<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE GENESYSV1.00>

<Item Type="WorkspaceData">
<ClientWnd><T>Array_I64</T><D>1;4;;;PC;e9</D></ClientWnd>
<IsOpen><T>Bool</T><D>1</D></IsOpen>
<PropStorageFileName>D:\TFS\DevelStable\Distribution\SystemVue\Examples\Baseband Verification\LTE_Advanced\LTE_Advanced_UL_AMC.wsv</PropStorageFileName>
<Time>2018:323:15:43</Time>
<ToolbarSize><T>Int</T><D>25</D></ToolbarSize>
<Ver><T>Double</T><D>2011.1</D></Ver>
<Version>1.21</Version>
<Item XName="GlobalEqns" Attrib="14" Type="Equation">
<Text>FREQ=1e6;&#x000D;&#x000A;TIME=0.0;&#x000D;&#x000A;TEMPERATURE=16.85;&#x000D;&#x000A;Start_Time=0;&#x000D;&#x000A;setdisplayunit(Start_Time, &apos;s&apos;);&#x000D;&#x000A;Stop_Time=1;&#x000D;&#x000A;setdisplayunit(Stop_Time, &apos;s&apos;);&#x000D;&#x000A;Time_Spacing=.001;&#x000D;&#x000A;setdisplayunit(Time_Spacing, &apos;s&apos;);&#x000D;&#x000A;Num_Samples=1001;&#x000D;&#x000A;Sample_Rate=1000;&#x000D;&#x000A;setdisplayunit(Sample_Rate, &apos;Hz&apos;);&#x000D;&#x000A;Freq_Resolution=1;&#x000D;&#x000A;setdisplayunit(Freq_Resolution, &apos;Hz&apos;);&#x000D;&#x000A;Data_Persistence=0;&#x000D;&#x000A;Start_Time_SC=0;&#x000D;&#x000A;setdisplayunit(Start_Time_SC, &apos;s&apos;);&#x000D;&#x000A;Stop_Time_SC=1;&#x000D;&#x000A;setdisplayunit(Stop_Time_SC, &apos;s&apos;);&#x000D;&#x000A;Num_Samples_SC=1001;&#x000D;&#x000A;</Text>
<Item XName="BPMgr" Type="BPMgr">
<BPLines><T>Empty</T></BPLines>
<BPStates><T>Empty</T></BPStates></Item>
<Item XName="EqnBlock" Type="EqnBlock">
<Lang><T>Int</T><D>1</D></Lang></Item>
<Item XName="Font" Type="Font">
<Name>Courier New</Name>
<Size><T>Double</T><D>125</D></Size></Item>
<Item XName="FunctionBlock" Type="FunctionBlock" />
<Item XName="VarBlock" Type="VarBlock" /></Item>
<Item XName="LTE_A_UL_SISO_AMC" UserName="LTE_A_UL_SISO_AMC" Type="Folder">
<IsOpen><T>Bool</T><D>1</D></IsOpen>
<Selected><T>Bool</T><D>0</D></Selected>
<Item XName="LTE_A_UL_SISO_Throughput" UserName="LTE_A_UL_SISO_Throughput" Type="Design">
<Intent><T>Int</T><D>1</D></Intent>
<Selected><T>Bool</T><D>0</D></Selected>
<Item XName="Connectivity" Type="DesignTopology">
<Item XName="N1" Type="Nexus">
<Item XName="C1" Type="ConnEndpoint">
<Direction><T>Int</T><D>0</D></Direction>
<NetLabel>BS_HARQ_Bits</NetLabel>
<SchObject>Connect1</SchObject></Item></Item>
<Item XName="N10" Type="Nexus">
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>1</D></Direction>
<IsMultiport><T>Bool</T><D>1</D></IsMultiport>
<PartID>LTE_A_UL_Rcv_1</PartID>
<PinName>PUSCH_ChannelBits</PinName>
<SchObject>Part18</SchObject>
<TermNum>3</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<NetName>48</NetName></Item></Item></Item></Item>
<Item XName="N11" Type="Nexus">
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>1</D></Direction>
<IsMultiport><T>Bool</T><D>1</D></IsMultiport>
<PartID>LTE_A_UL_Rcv_1</PartID>
<PinName>RI_Out</PinName>
<SchObject>Part18</SchObject>
<TermNum>4</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<NetName>49</NetName></Item></Item></Item></Item>
<Item XName="N12" Type="Nexus">
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>1</D></Direction>
<IsMultiport><T>Bool</T><D>1</D></IsMultiport>
<PartID>LTE_A_UL_Rcv_1</PartID>
<PinName>HARQACK_Out</PinName>
<SchObject>Part18</SchObject>
<TermNum>5</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<NetName>50</NetName></Item></Item></Item></Item>
<Item XName="N13" Type="Nexus">
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>1</D></Direction>
<IsMultiport><T>Bool</T><D>1</D></IsMultiport>
<PartID>LTE_A_UL_Rcv_1</PartID>
<PinName>CQI_Out</PinName>
<SchObject>Part18</SchObject>
<TermNum>6</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<NetName>51</NetName></Item></Item></Item></Item>
<Item XName="N14" Type="Nexus">
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>1</D></Direction>
<PartID>LTE_A_UL_Rcv_1</PartID>
<PinName>PUSCH_ModSymbols</PinName>
<SchObject>Part18</SchObject>
<TermNum>7</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<NetName>53</NetName></Item></Item></Item></Item>
<Item XName="N15" Type="Nexus">
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>1</D></Direction>
<IsMultiport><T>Bool</T><D>1</D></IsMultiport>
<PartID>LTE_A_UL_Src_1</PartID>
<PinName>SC_Status</PinName>
<SchObject>Part4</SchObject>
<TermNum>10</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<NetName>37</NetName></Item></Item></Item></Item>
<Item XName="N16" Type="Nexus">
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>1</D></Direction>
<IsMultiport><T>Bool</T><D>1</D></IsMultiport>
<PartID>LTE_A_UL_Src_1</PartID>
<PinName>FRM_FD</PinName>
<SchObject>Part4</SchObject>
<TermNum>6</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<NetName>17</NetName></Item></Item></Item></Item>
<Item XName="N17" Type="Nexus">
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>1</D></Direction>
<IsMultiport><T>Bool</T><D>1</D></IsMultiport>
<PartID>LTE_A_UL_Src_1</PartID>
<PinName>PUSCH_ChannelBits</PinName>
<SchObject>Part4</SchObject>
<TermNum>9</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<NetName>10</NetName></Item></Item></Item></Item>
<Item XName="N18" Type="Nexus">
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>1</D></Direction>
<IsMultiport><T>Bool</T><D>1</D></IsMultiport>
<PartID>LTE_A_UL_Src_1</PartID>
<PinName>PUSCH_ModSymbols</PinName>
<SchObject>Part4</SchObject>
<TermNum>8</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<NetName>6</NetName></Item></Item></Item></Item>
<Item XName="N19" Type="Nexus">
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>1</D></Direction>
<IsMultiport><T>Bool</T><D>1</D></IsMultiport>
<PartID>LTE_A_UL_Src_1</PartID>
<PinName>Data_FD</PinName>
<SchObject>Part4</SchObject>
<TermNum>7</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<NetName>3</NetName></Item></Item></Item></Item>
<Item XName="N2" Type="Nexus">
<Item XName="C1" Type="ConnEndpoint">
<Direction><T>Int</T><D>0</D></Direction>
<NetLabel>BS_CQI_Bits</NetLabel>
<SchObject>Connect3</SchObject></Item></Item>
<Item XName="N20" Type="Nexus">
<Item XName="C1" Type="ConnEndpoint">
<Direction><T>Int</T><D>1</D></Direction>
<NetLabel>BS_HARQ_Bits</NetLabel>
<SchObject>Connect11</SchObject></Item>
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>0</D></Direction>
<PartID>D1</PartID>
<PinName>input</PinName>
<SchObject>Part0</SchObject>
<TermNum>1</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<MappedSchObject>Connect11</MappedSchObject>
<NetName>BS_HARQ_Bits</NetName></Item></Item></Item></Item>
<Item XName="N21" Type="Nexus">
<Item XName="C1" Type="ConnEndpoint">
<Direction><T>Int</T><D>0</D></Direction>
<NetLabel>HARQ_Bits</NetLabel>
<SchObject>Connect18</SchObject></Item>
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>1</D></Direction>
<PartID>D1</PartID>
<PinName>output</PinName>
<SchObject>Part0</SchObject>
<TermNum>2</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<MappedSchObject>Connect18</MappedSchObject>
<NetName>HARQ_Bits</NetName></Item></Item></Item></Item>
<Item XName="N22" Type="Nexus">
<Item XName="C1" Type="ConnEndpoint">
<Direction><T>Int</T><D>1</D></Direction>
<NetLabel>BS_CQI_Bits</NetLabel>
<SchObject>Connect14</SchObject></Item>
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>0</D></Direction>
<PartID>D3</PartID>
<PinName>input</PinName>
<SchObject>Part1</SchObject>
<TermNum>1</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<MappedSchObject>Connect14</MappedSchObject>
<NetName>BS_CQI_Bits</NetName></Item></Item></Item></Item>
<Item XName="N23" Type="Nexus">
<Item XName="C1" Type="ConnEndpoint">
<Direction><T>Int</T><D>0</D></Direction>
<NetLabel>CQI_Bits</NetLabel>
<SchObject>Connect19</SchObject></Item>
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>1</D></Direction>
<PartID>D3</PartID>
<PinName>output</PinName>
<SchObject>Part1</SchObject>
<TermNum>2</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<MappedSchObject>Connect19</MappedSchObject>
<NetName>CQI_Bits</NetName></Item></Item></Item></Item>
<Item XName="N24" Type="Nexus">
<Item XName="C1" Type="ConnEndpoint">
<Direction><T>Int</T><D>1</D></Direction>
<ResolvedNetName>36</ResolvedNetName>
<SchObject>Connect13</SchObject></Item>
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>0</D></Direction>
<PartID>M1</PartID>
<PinName>LO</PinName>
<SchObject>Part11</SchObject>
<TermNum>3</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<MappedSchObject>Connect13</MappedSchObject>
<NetName>36</NetName></Item></Item></Item></Item>
<Item XName="N25" Type="Nexus">
<Item XName="C1" Type="ConnEndpoint">
<Direction><T>Int</T><D>1</D></Direction>
<ResolvedNetName>39</ResolvedNetName>
<SchObject>Connect37</SchObject></Item>
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>0</D></Direction>
<PartID>M1</PartID>
<PinName>input1</PinName>
<SchObject>Part11</SchObject>
<TermNum>1</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<MappedSchObject>Connect37</MappedSchObject>
<NetName>39</NetName></Item></Item></Item></Item>
<Item XName="N26" Type="Nexus">
<Item XName="C1" Type="ConnEndpoint">
<Direction><T>Int</T><D>1</D></Direction>
<ResolvedNetName>38</ResolvedNetName>
<SchObject>Connect38</SchObject></Item>
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>0</D></Direction>
<PartID>M1</PartID>
<PinName>input2</PinName>
<SchObject>Part11</SchObject>
<TermNum>2</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<MappedSchObject>Connect38</MappedSchObject>
<NetName>38</NetName></Item></Item></Item></Item>
<Item XName="N27" Type="Nexus">
<Item XName="C1" Type="ConnEndpoint">
<Direction><T>Int</T><D>0</D></Direction>
<ResolvedNetName>41</ResolvedNetName>
<SchObject>Connect9</SchObject></Item>
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>1</D></Direction>
<PartID>M1</PartID>
<PinName>output</PinName>
<SchObject>Part11</SchObject>
<TermNum>4</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<MappedSchObject>Connect9</MappedSchObject>
<NetName>41</NetName></Item></Item></Item></Item>
<Item XName="N28" Type="Nexus">
<Item XName="C1" Type="ConnEndpoint">
<Direction><T>Int</T><D>1</D></Direction>
<ResolvedNetName>2</ResolvedNetName>
<SchObject>Connect10</SchObject></Item>
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>0</D></Direction>
<PartID>C2</PartID>
<PinName>input</PinName>
<SchObject>Part12</SchObject>
<TermNum>1</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<MappedSchObject>Connect10</MappedSchObject>
<NetName>2</NetName></Item></Item></Item></Item>
<Item XName="N29" Type="Nexus">
<Item XName="C1" Type="ConnEndpoint">
<Direction><T>Int</T><D>0</D></Direction>
<ResolvedNetName>39</ResolvedNetName>
<SchObject>Connect37</SchObject></Item>
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>1</D></Direction>
<PartID>C2</PartID>
<PinName>real</PinName>
<SchObject>Part12</SchObject>
<TermNum>2</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<MappedSchObject>Connect37</MappedSchObject>
<NetName>39</NetName></Item></Item></Item></Item>
<Item XName="N3" Type="Nexus">
<Item XName="C1" Type="ConnEndpoint">
<Direction><T>Int</T><D>1</D></Direction>
<NetLabel>RxBits</NetLabel>
<SchObject>Connect4</SchObject></Item></Item>
<Item XName="N30" Type="Nexus">
<Item XName="C1" Type="ConnEndpoint">
<Direction><T>Int</T><D>0</D></Direction>
<ResolvedNetName>38</ResolvedNetName>
<SchObject>Connect38</SchObject></Item>
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>1</D></Direction>
<PartID>C2</PartID>
<PinName>imag</PinName>
<SchObject>Part12</SchObject>
<TermNum>3</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<MappedSchObject>Connect38</MappedSchObject>
<NetName>38</NetName></Item></Item></Item></Item>
<Item XName="N31" Type="Nexus">
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>1</D></Direction>
<PartID>R2</PartID>
<PinName>output</PinName>
<SchObject>Part14</SchObject>
<TermNum>3</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<MappedSchObject>Part18</MappedSchObject>
<NetName>44</NetName></Item></Item></Item>
<Item XName="P2" Type="PartPin">
<Direction><T>Int</T><D>0</D></Direction>
<IsMultiport><T>Bool</T><D>1</D></IsMultiport>
<PartID>LTE_A_UL_Rcv_1</PartID>
<PinName>Frame</PinName>
<SchObject>Part18</SchObject>
<TermNum>1</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<MappedSchObject>Part14</MappedSchObject>
<NetName>44</NetName></Item></Item></Item></Item>
<Item XName="N32" Type="Nexus">
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>0</D></Direction>
<PartID>R2</PartID>
<PinName>imag</PinName>
<SchObject>Part14</SchObject>
<TermNum>2</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<MappedSchObject>Part7</MappedSchObject>
<NetName>27</NetName></Item></Item></Item>
<Item XName="P2" Type="PartPin">
<Direction><T>Int</T><D>1</D></Direction>
<PartID>D2</PartID>
<PinName>output2</PinName>
<SchObject>Part7</SchObject>
<TermNum>3</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<MappedSchObject>Part14</MappedSchObject>
<NetName>27</NetName></Item></Item></Item></Item>
<Item XName="N33" Type="Nexus">
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>0</D></Direction>
<PartID>R2</PartID>
<PinName>real</PinName>
<SchObject>Part14</SchObject>
<TermNum>1</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<MappedSchObject>Part7</MappedSchObject>
<NetName>28</NetName></Item></Item></Item>
<Item XName="P2" Type="PartPin">
<Direction><T>Int</T><D>1</D></Direction>
<PartID>D2</PartID>
<PinName>output1</PinName>
<SchObject>Part7</SchObject>
<TermNum>2</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<MappedSchObject>Part14</MappedSchObject>
<NetName>28</NetName></Item></Item></Item></Item>
<Item XName="N34" Type="Nexus">
<Item XName="C1" Type="ConnEndpoint">
<Direction><T>Int</T><D>0</D></Direction>
<ResolvedNetName>5</ResolvedNetName>
<SchObject>Connect15</SchObject></Item>
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>1</D></Direction>
<PartID>B7</PartID>
<PinName>output</PinName>
<SchObject>Part15</SchObject>
<TermNum>1</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<MappedSchObject>Connect15</MappedSchObject>
<NetName>5</NetName></Item></Item></Item></Item>
<Item XName="N35" Type="Nexus">
<Item XName="C1" Type="ConnEndpoint">
<Direction><T>Int</T><D>0</D></Direction>
<ResolvedNetName>8</ResolvedNetName>
<SchObject>Connect5</SchObject></Item>
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>1</D></Direction>
<PartID>B8</PartID>
<PinName>output</PinName>
<SchObject>Part16</SchObject>
<TermNum>1</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<MappedSchObject>Connect5</MappedSchObject>
<NetName>8</NetName></Item></Item></Item></Item>
<Item XName="N36" Type="Nexus">
<Item XName="C1" Type="ConnEndpoint">
<Direction><T>Int</T><D>0</D></Direction>
<NetLabel>BS_HARQ_Bits</NetLabel>
<SchObject>Connect11</SchObject></Item>
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>1</D></Direction>
<IsMultiport><T>Bool</T><D>1</D></IsMultiport>
<PartID>LTE_A_UL_Rcv_1</PartID>
<PinName>HARQ_Bits</PinName>
<SchObject>Part18</SchObject>
<TermNum>11</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<MappedSchObject>Connect11</MappedSchObject>
<NetName>BS_HARQ_Bits</NetName></Item></Item></Item></Item>
<Item XName="N37" Type="Nexus">
<Item XName="C1" Type="ConnEndpoint">
<Direction><T>Int</T><D>0</D></Direction>
<NetLabel>BS_CQI_Bits</NetLabel>
<SchObject>Connect14</SchObject></Item>
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>1</D></Direction>
<IsMultiport><T>Bool</T><D>1</D></IsMultiport>
<PartID>LTE_A_UL_Rcv_1</PartID>
<PinName>CQI_Bits</PinName>
<SchObject>Part18</SchObject>
<TermNum>13</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<MappedSchObject>Connect14</MappedSchObject>
<NetName>BS_CQI_Bits</NetName></Item></Item></Item></Item>
<Item XName="N38" Type="Nexus">
<Item XName="C1" Type="ConnEndpoint">
<Direction><T>Int</T><D>0</D></Direction>
<NetLabel>RxBits</NetLabel>
<SchObject>Connect4</SchObject></Item>
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>1</D></Direction>
<IsMultiport><T>Bool</T><D>1</D></IsMultiport>
<PartID>LTE_A_UL_Rcv_1</PartID>
<PinName>UE_RawBits</PinName>
<SchObject>Part18</SchObject>
<TermNum>2</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<MappedSchObject>Connect4</MappedSchObject>
<NetName>RxBits</NetName></Item></Item></Item></Item>
<Item XName="N39" Type="Nexus">
<Item XName="C1" Type="ConnEndpoint">
<Direction><T>Int</T><D>0</D></Direction>
<NetLabel>BS_TBS</NetLabel>
<SchObject>Connect8</SchObject></Item>
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>1</D></Direction>
<IsMultiport><T>Bool</T><D>1</D></IsMultiport>
<PartID>LTE_A_UL_Rcv_1</PartID>
<PinName>TBS</PinName>
<SchObject>Part18</SchObject>
<TermNum>12</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<MappedSchObject>Connect8</MappedSchObject>
<NetName>BS_TBS</NetName></Item></Item></Item></Item>
<Item XName="N4" Type="Nexus">
<Item XName="C1" Type="ConnEndpoint">
<Direction><T>Int</T><D>0</D></Direction>
<NetLabel>BS_TBS</NetLabel>
<SchObject>Connect7</SchObject></Item></Item>
<Item XName="N40" Type="Nexus">
<Item XName="C1" Type="ConnEndpoint">
<Direction><T>Int</T><D>0</D></Direction>
<ResolvedNetName>1</ResolvedNetName>
<SchObject>Connect12</SchObject></Item>
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>1</D></Direction>
<PartID>B5</PartID>
<PinName>output</PinName>
<SchObject>Part2</SchObject>
<TermNum>1</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<MappedSchObject>Connect12</MappedSchObject>
<NetName>1</NetName></Item></Item></Item></Item>
<Item XName="N41" Type="Nexus">
<Item XName="C1" Type="ConnEndpoint">
<Direction><T>Int</T><D>1</D></Direction>
<NetLabel>BS_HARQ_Bits</NetLabel>
<SchObject>Connect1</SchObject></Item>
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>0</D></Direction>
<PartID>L2</PartID>
<PinName>CRCParity</PinName>
<SchObject>Part3</SchObject>
<TermNum>1</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<MappedSchObject>Connect1</MappedSchObject>
<NetName>BS_HARQ_Bits</NetName></Item></Item></Item></Item>
<Item XName="N42" Type="Nexus">
<Item XName="C1" Type="ConnEndpoint">
<Direction><T>Int</T><D>1</D></Direction>
<NetLabel>BS_TBS</NetLabel>
<SchObject>Connect7</SchObject></Item>
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>0</D></Direction>
<PartID>L2</PartID>
<PinName>TBS</PinName>
<SchObject>Part3</SchObject>
<TermNum>2</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<MappedSchObject>Connect7</MappedSchObject>
<NetName>BS_TBS</NetName></Item></Item></Item></Item>
<Item XName="N43" Type="Nexus">
<Item XName="C1" Type="ConnEndpoint">
<Direction><T>Int</T><D>0</D></Direction>
<ResolvedNetName>2</ResolvedNetName>
<SchObject>Connect10</SchObject></Item>
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>1</D></Direction>
<IsMultiport><T>Bool</T><D>1</D></IsMultiport>
<PartID>LTE_A_UL_Src_1</PartID>
<PinName>Frame</PinName>
<SchObject>Part4</SchObject>
<TermNum>5</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<MappedSchObject>Connect10</MappedSchObject>
<NetName>2</NetName></Item></Item></Item></Item>
<Item XName="N44" Type="Nexus">
<Item XName="C1" Type="ConnEndpoint">
<Direction><T>Int</T><D>1</D></Direction>
<ResolvedNetName>1</ResolvedNetName>
<SchObject>Connect12</SchObject></Item>
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>0</D></Direction>
<IsMultiport><T>Bool</T><D>1</D></IsMultiport>
<PartID>LTE_A_UL_Src_1</PartID>
<PinName>DataIn</PinName>
<SchObject>Part4</SchObject>
<TermNum>1</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<MappedSchObject>Connect12</MappedSchObject>
<NetName>1</NetName></Item></Item></Item></Item>
<Item XName="N45" Type="Nexus">
<Item XName="C1" Type="ConnEndpoint">
<Direction><T>Int</T><D>1</D></Direction>
<ResolvedNetName>5</ResolvedNetName>
<SchObject>Connect15</SchObject></Item>
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>0</D></Direction>
<IsMultiport><T>Bool</T><D>1</D></IsMultiport>
<PartID>LTE_A_UL_Src_1</PartID>
<PinName>CQI_In</PinName>
<SchObject>Part4</SchObject>
<TermNum>4</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<MappedSchObject>Connect15</MappedSchObject>
<NetName>5</NetName></Item></Item></Item></Item>
<Item XName="N46" Type="Nexus">
<Item XName="C1" Type="ConnEndpoint">
<Direction><T>Int</T><D>1</D></Direction>
<NetLabel>HARQ_Bits</NetLabel>
<SchObject>Connect18</SchObject></Item>
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>0</D></Direction>
<IsMultiport><T>Bool</T><D>1</D></IsMultiport>
<PartID>LTE_A_UL_Src_1</PartID>
<PinName>HARQ_Bits</PinName>
<SchObject>Part4</SchObject>
<TermNum>11</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<MappedSchObject>Connect18</MappedSchObject>
<NetName>HARQ_Bits</NetName></Item></Item></Item></Item>
<Item XName="N47" Type="Nexus">
<Item XName="C1" Type="ConnEndpoint">
<Direction><T>Int</T><D>1</D></Direction>
<NetLabel>CQI_Bits</NetLabel>
<SchObject>Connect19</SchObject></Item>
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>0</D></Direction>
<IsMultiport><T>Bool</T><D>1</D></IsMultiport>
<PartID>LTE_A_UL_Src_1</PartID>
<PinName>CQI_Bits</PinName>
<SchObject>Part4</SchObject>
<TermNum>12</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<MappedSchObject>Connect19</MappedSchObject>
<NetName>CQI_Bits</NetName></Item></Item></Item></Item>
<Item XName="N48" Type="Nexus">
<Item XName="C1" Type="ConnEndpoint">
<Direction><T>Int</T><D>1</D></Direction>
<ResolvedNetName>4</ResolvedNetName>
<SchObject>Connect2</SchObject></Item>
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>0</D></Direction>
<IsMultiport><T>Bool</T><D>1</D></IsMultiport>
<PartID>LTE_A_UL_Src_1</PartID>
<PinName>RI_In</PinName>
<SchObject>Part4</SchObject>
<TermNum>2</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<MappedSchObject>Connect2</MappedSchObject>
<NetName>4</NetName></Item></Item></Item></Item>
<Item XName="N49" Type="Nexus">
<Item XName="C1" Type="ConnEndpoint">
<Direction><T>Int</T><D>1</D></Direction>
<ResolvedNetName>8</ResolvedNetName>
<SchObject>Connect5</SchObject></Item>
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>0</D></Direction>
<IsMultiport><T>Bool</T><D>1</D></IsMultiport>
<PartID>LTE_A_UL_Src_1</PartID>
<PinName>HARQACK_In</PinName>
<SchObject>Part4</SchObject>
<TermNum>3</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<MappedSchObject>Connect5</MappedSchObject>
<NetName>8</NetName></Item></Item></Item></Item>
<Item XName="N5" Type="Nexus">
<Item XName="C1" Type="ConnEndpoint">
<Direction><T>Int</T><D>1</D></Direction>
<NetLabel>BS_TBS</NetLabel>
<SchObject>Connect8</SchObject></Item></Item>
<Item XName="N50" Type="Nexus">
<Item XName="C1" Type="ConnEndpoint">
<Direction><T>Int</T><D>0</D></Direction>
<ResolvedNetName>36</ResolvedNetName>
<SchObject>Connect13</SchObject></Item>
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>1</D></Direction>
<PartID>O1</PartID>
<PinName>output</PinName>
<SchObject>Part5</SchObject>
<TermNum>1</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<MappedSchObject>Connect13</MappedSchObject>
<NetName>36</NetName></Item></Item></Item></Item>
<Item XName="N51" Type="Nexus">
<Item XName="C1" Type="ConnEndpoint">
<Direction><T>Int</T><D>1</D></Direction>
<ResolvedNetName>41</ResolvedNetName>
<SchObject>Connect9</SchObject></Item>
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>0</D></Direction>
<PartID>A1</PartID>
<PinName>input</PinName>
<SchObject>Part6</SchObject>
<TermNum>1</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<MappedSchObject>Connect9</MappedSchObject>
<NetName>41</NetName></Item></Item></Item></Item>
<Item XName="N52" Type="Nexus">
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>1</D></Direction>
<PartID>A1</PartID>
<PinName>output</PinName>
<SchObject>Part6</SchObject>
<TermNum>2</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<MappedSchObject>Part7</MappedSchObject>
<NetName>42</NetName></Item></Item></Item>
<Item XName="P2" Type="PartPin">
<Direction><T>Int</T><D>0</D></Direction>
<PartID>D2</PartID>
<PinName>input</PinName>
<SchObject>Part7</SchObject>
<TermNum>1</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<MappedSchObject>Part6</MappedSchObject>
<NetName>42</NetName></Item></Item></Item></Item>
<Item XName="N53" Type="Nexus">
<Item XName="C1" Type="ConnEndpoint">
<Direction><T>Int</T><D>0</D></Direction>
<ResolvedNetName>4</ResolvedNetName>
<SchObject>Connect2</SchObject></Item>
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>1</D></Direction>
<PartID>B3</PartID>
<PinName>output</PinName>
<SchObject>Part8</SchObject>
<TermNum>1</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<MappedSchObject>Connect2</MappedSchObject>
<NetName>4</NetName></Item></Item></Item></Item>
<Item XName="N54" Type="Nexus">
<Item XName="C1" Type="ConnEndpoint">
<Direction><T>Int</T><D>1</D></Direction>
<NetLabel>BS_CQI_Bits</NetLabel>
<SchObject>Connect3</SchObject></Item>
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>0</D></Direction>
<IsMultiport><T>Bool</T><D>1</D></IsMultiport>
<PartID>CQI</PartID>
<PinName>input</PinName>
<SchObject>Part9</SchObject>
<TermNum>1</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<MappedSchObject>Connect3</MappedSchObject>
<NetName>BS_CQI_Bits</NetName></Item></Item></Item></Item>
<Item XName="N6" Type="Nexus">
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>1</D></Direction>
<PartID>M1</PartID>
<PinName>quad_output</PinName>
<SchObject>Part11</SchObject>
<TermNum>5</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<NetName>35</NetName></Item></Item></Item></Item>
<Item XName="N7" Type="Nexus">
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>1</D></Direction>
<IsMultiport><T>Bool</T><D>1</D></IsMultiport>
<PartID>LTE_A_UL_Rcv_1</PartID>
<PinName>PUSCH_FD</PinName>
<SchObject>Part18</SchObject>
<TermNum>8</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<NetName>47</NetName></Item></Item></Item></Item>
<Item XName="N8" Type="Nexus">
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>1</D></Direction>
<IsMultiport><T>Bool</T><D>1</D></IsMultiport>
<PartID>LTE_A_UL_Rcv_1</PartID>
<PinName>PUCCH_Sym</PinName>
<SchObject>Part18</SchObject>
<TermNum>9</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<NetName>52</NetName></Item></Item></Item></Item>
<Item XName="N9" Type="Nexus">
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>1</D></Direction>
<IsMultiport><T>Bool</T><D>1</D></IsMultiport>
<PartID>LTE_A_UL_Rcv_1</PartID>
<PinName>FRM_FD</PinName>
<SchObject>Part18</SchObject>
<TermNum>10</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<NetName>40</NetName></Item></Item></Item></Item></Item>
<Item XName="Equations" Type="Equation">
<Selected><T>Bool</T><D>0</D></Selected>
<Text>if exist(&apos;G_SWEEP_ENABLE&apos;)&#x000D;&#x000A;&#x0009;Sweep_Enable = G_SWEEP_ENABLE;&#x000D;&#x000A;else&#x000D;&#x000A;&#x0009;Sweep_Enable = 0;&#x000D;&#x000A;end&#x000D;&#x000A;&#x000D;&#x000A;if Sweep_Enable == 1&#x000D;&#x000A;&#x0009;if exist(&apos;G_PAYLOAD_CONFIG&apos;)&#x000D;&#x000A;&#x0009;&#x0009;Payload_Config = G_PAYLOAD_CONFIG;&#x000D;&#x000A;&#x0009;end&#x000D;&#x000A;&#x0009;if exist(&apos;G_MCS&apos;)&#x000D;&#x000A;&#x0009;&#x0009;Payload = [G_MCS];&#x000D;&#x000A;&#x0009;end&#x000D;&#x000A;&#x0009;if exist(&apos;G_AMC_ENABLE&apos;)&#x000D;&#x000A;&#x0009;&#x0009;AMC_Enable = G_AMC_ENABLE;&#x000D;&#x000A;&#x0009;end&#x000D;&#x000A;&#x0009;if exist(&apos;G_SNR&apos;)&#x000D;&#x000A;&#x0009;&#x0009;SNR = G_SNR;&#x000D;&#x000A;&#x0009;end&#x000D;&#x000A;end&#x000D;&#x000A;&#x000D;&#x000A;% Receiver delay&#x000D;&#x000A;RxSubframeDelay = 1;&#x000D;&#x000A;&#x000D;&#x000A;% FCarrier&#x000D;&#x000A;FCarrier = 2e9;&#x000D;&#x000A;&#x000D;&#x000A;% Rx algorithm (for EVA 5Hz)&#x000D;&#x000A;Tmax = 1e-7;&#x000D;&#x000A;Fmax = 0.01;&#x000D;&#x000A;TC_Iteration = 6;&#x000D;&#x000A;DemapperMaxLevel = 100.0;&#x000D;&#x000A;&#x000D;&#x000A;% Sampling Rate &#x000D;&#x000A;SamplingTable = [1.92 3.84 7.68 15.36 23.04 30.72];&#x000D;&#x000A;SamplingFreq = 1e6*SamplingTable(Bandwidth+1);&#x000D;&#x000A;SamplingRate = SamplingFreq*(2^OversamplingOption);&#x000D;&#x000A;SampsPerFrame = 10*0.001*SamplingRate;&#x000D;&#x000A;SampsPerSF = 0.001*SamplingRate;&#x000D;&#x000A;&#x000D;&#x000A;% calculate nosie density&#x000D;&#x000A;NumOfRB_BW = [6 15 25 50 75 100];&#x000D;&#x000A;NumOfRBs = NumOfRB_BW(Bandwidth+1);&#x000D;&#x000A;Bandwidth_Hz = 12 * 15000 * NumOfRBs;&#x000D;&#x000A;SignalPower = 1;&#x000D;&#x000A;SignalPower_dBm = 10 * log10(SignalPower*1000);&#x000D;&#x000A;NDensity_dBm = SignalPower_dBm - SNR - 10*log10(Bandwidth_Hz);&#x000D;&#x000A;NDensity = 10^(NDensity_dBm/10)/1000;</Text>
<UnitUse><T>Int</T><D>2</D></UnitUse>
<Item XName="BPMgr" Type="BPMgr">
<BPLines><T>Array_I64</T><D>1;0;</D></BPLines>
<BPStates><T>Array_I64</T><D>1;0;</D></BPStates></Item>
<Item XName="EqnBlock" Type="EqnBlock">
<Lang><T>Int</T><D>1</D></Lang></Item>
<Item XName="Font" Type="Font">
<Name>Courier New</Name>
<Size><T>Double</T><D>110.66160125</D></Size></Item>
<Item XName="FunctionBlock" Type="FunctionBlock" />
<Item XName="Page" Type="PageMgr">
<Item XName="Display0" Type="EquationDisp">
<DVport><T>Array_Dbl64</T><D>1;4;;;G24;G24</D></DVport>
<PVPort><T>Array_Dbl64</T><D>1;4;aA2C;CH2C;mG234;We734</D></PVPort>
<Show><T>Bool</T><D>0</D></Show>
<Split><T>Double</T><D>0.2647058823529412</D></Split>
<Split2><T>Double</T><D>0.1948051948051948</D></Split2></Item></Item>
<Item XName="VarBlock" Type="VarBlock">
<Item XName="AMC_Delay" Type="Variable">
<Data><T>Double</T><D>4</D></Data></Item>
<Item XName="AMC_Enable" Type="Variable">
<Data><T>Double</T><D>1</D></Data></Item>
<Item XName="Bandwidth" Type="Variable">
<Data><T>Double</T><D>2</D></Data></Item>
<Item XName="Bandwidth_Hz" Type="Variable">
<Creator>Equations</Creator>
<Data><T>Double</T><D>4500000</D></Data></Item>
<Item XName="CQIToMCS" Type="Variable">
<Data><T>Array_Dbl64</T><D>2;16;1;;;;4;G04;O04;W04;c04;g04;k04;o04;q04;s04;u04;w04;y04</D></Data></Item>
<Item XName="DemapperMaxLevel" Type="Variable">
<Creator>Equations</Creator>
<Data><T>Double</T><D>100</D></Data></Item>
<Item XName="FCarrier" Type="Variable">
<Creator>Equations</Creator>
<Data><T>Double</T><D>2000000000</D></Data></Item>
<Item XName="Fmax" Type="Variable">
<Creator>Equations</Creator>
<Data><T>Double</T><D>0.01</D></Data></Item>
<Item XName="FrameMode" Type="Variable">
<Data><T>Double</T><D>0</D></Data></Item>
<Item XName="HARQ_Enable" Type="Variable">
<Data><T>Double</T><D>1</D></Data></Item>
<Item XName="MappingType" Type="Variable">
<Data><T>Double</T><D>0</D></Data></Item>
<Item XName="MaxHARQTrans" Type="Variable">
<Data><T>Double</T><D>4</D></Data></Item>
<Item XName="NDensity" Type="Variable">
<Creator>Equations</Creator>
<Data><T>Double</T><D>2.222222222222221e-09</D></Data></Item>
<Item XName="NDensity_dBm" Type="Variable">
<Creator>Equations</Creator>
<Data><T>Double</T><D>-56.53212513775344</D></Data></Item>
<Item XName="NumFrames" Type="Variable">
<Data><T>Double</T><D>1000</D></Data></Item>
<Item XName="NumHARQ" Type="Variable">
<Data><T>Double</T><D>8</D></Data></Item>
<Item XName="NumOfRB_BW" Type="Variable">
<Creator>Equations</Creator>
<Data><T>Array_Dbl64</T><D>2;6;1;O04;k04;v04;914;mI14;P14</D></Data></Item>
<Item XName="NumOfRBs" Type="Variable">
<Creator>Equations</Creator>
<Data><T>Double</T><D>25</D></Data></Item>
<Item XName="OversamplingOption" Type="Variable">
<Data><T>Double</T><D>0</D></Data></Item>
<Item XName="Payload" Type="Variable">
<Data><T>Double</T><D>0</D></Data></Item>
<Item XName="Payload_Config" Type="Variable">
<Data><T>Double</T><D>0</D></Data></Item>
<Item XName="RB_Alloc" Type="Variable">
<Data><T>Array_Dbl64</T><D>2;2;1;;v04</D></Data></Item>
<Item XName="RxSubframeDelay" Type="Variable">
<Creator>Equations</Creator>
<Data><T>Double</T><D>1</D></Data></Item>
<Item XName="SNR" Type="Variable">
<Creator>Equations</Creator>
<Data><T>Double</T><D>20</D></Data></Item>
<Item XName="SNRToCQI" Type="Variable">
<Data><T>Array_Dbl64</T><D>2;15;1;K0C;cPcPcPcPE0C;DpCpCpCp80C;DpCpCpCpq}B;QcPcPcPcv{B;cPcPcPcPs}3;pCpCpCpCF04;cPcPcPcPK04;QcPcPcPcS04;Y04;pCpCpCpCb04;QcPcPcPcd04;cPcPcPcPh04;QcPcPcPck04;QcPcPcP6o04</D></Data></Item>
<Item XName="SamplingFreq" Type="Variable">
<Creator>Equations</Creator>
<Data><T>Double</T><D>7680000</D></Data></Item>
<Item XName="SamplingRate" Type="Variable">
<Creator>Equations</Creator>
<Data><T>Double</T><D>7680000</D></Data></Item>
<Item XName="SamplingTable" Type="Variable">
<Creator>Equations</Creator>
<Data><T>Array_Dbl64</T><D>2;6;1;uwHXh75k{}3;uwHXh75kE04;uwHXh75kU04;uwHXh75kk04;ARzemrZ2t04;uwHXh75k{04</D></Data></Item>
<Item XName="SampsPerFrame" Type="Variable">
<Creator>Equations</Creator>
<Data><T>Double</T><D>76800</D></Data></Item>
<Item XName="SampsPerSF" Type="Variable">
<Creator>Equations</Creator>
<Data><T>Double</T><D>7680</D></Data></Item>
<Item XName="SignalPower" Type="Variable">
<Creator>Equations</Creator>
<Data><T>Double</T><D>1</D></Data></Item>
<Item XName="SignalPower_dBm" Type="Variable">
<Creator>Equations</Creator>
<Data><T>Double</T><D>30</D></Data></Item>
<Item XName="SpecialSF_Config" Type="Variable">
<Data><T>Double</T><D>0</D></Data></Item>
<Item XName="Sweep_Enable" Type="Variable">
<Creator>Equations</Creator>
<Data><T>Double</T><D>0</D></Data></Item>
<Item XName="TC_Iteration" Type="Variable">
<Creator>Equations</Creator>
<Data><T>Double</T><D>6</D></Data></Item>
<Item XName="TDD_Config" Type="Variable">
<Data><T>Double</T><D>0</D></Data></Item>
<Item XName="Tmax" Type="Variable">
<Creator>Equations</Creator>
<Data><T>Double</T><D>1e-07</D></Data></Item></Item></Item>
<Item XName="Page" Type="PageMgr">
<Item XName="Display0" Type="DesignDisp">
<CurTab>Schematic</CurTab>
<DVport><T>Array_Dbl64</T><D>1;4;;;Ot14;am14</D></DVport>
<PVPort><T>Array_Dbl64</T><D>1;4;;;yYmB2lG2l24;jms2SBO}b24</D></PVPort>
<Show><T>Bool</T><D>1</D></Show>
<ShowCmd><T>Int</T><D>1</D></ShowCmd>
<Window><T>Array_I64</T><D>1;4;;q4;A6;e9</D></Window>
<ZOrder><T>Int</T><D>1</D></ZOrder>
<Item XName="TabInfo" Type="SerItem">
<Item XName="Equations" Type="TabInfo">
<PageNo><T>Int</T><D>0</D></PageNo></Item>
<Item XName="Parameters" Type="TabInfo">
<PageNo><T>Int</T><D>0</D></PageNo></Item>
<Item XName="PartList" Type="TabInfo">
<PageNo><T>Int</T><D>0</D></PageNo></Item>
<Item XName="Schematic" Type="TabInfo">
<PageNo><T>Int</T><D>0</D></PageNo></Item></Item></Item></Item>
<Item XName="Parameters" Type="Parameters">
<Selected><T>Bool</T><D>0</D></Selected>
<Item XName="Page" Type="PageMgr">
<Item XName="Display0" Type="ParmsDisp">
<DVport><T>Array_Dbl64</T><D>1;4;;;G24;G24</D></DVport>
<PVPort><T>Array_Dbl64</T><D>1;4;Wr0C;cPcPcPcvx0C;aj14;cPcPcPcBp14</D></PVPort>
<Show><T>Bool</T><D>0</D></Show></Item></Item>
<Item XName="ParamSet" Type="ParamSet">
<ParamOrder><T>Array_BString</T><D>1;18;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;Payload_Config;Payload;MappingType;RB_Alloc;HARQ_Enable;NumHARQ;MaxHARQTrans;AMC_Enable;AMC_Delay;CQIToMCS;SNRToCQI;SNR;NumFrames</D></ParamOrder>
<Item XName="AMC_Delay" Type="PartParam">
<DataEntry>4</DataEntry>
<Description>the CQI feedback delay in unit of subframes</Description>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="AMC_Enable" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>whether enable adaptive modulation and coding or not</Description>
<Enum>LTE_A_HARQ_Controller__AMC_Enable@LTE Advanced Enums</Enum>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="Bandwidth" Type="PartParam">
<DataEntry>2</DataEntry>
<Description>bandwidth</Description>
<Enum>LTE_DL_MIMO_2Ant_Src_Bandwidth@LTE 8.9 Enums</Enum>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="CQIToMCS" Type="PartParam">
<DataEntry>[0, 0, 0, 2, 4, 6, 8, 11, 13, 15, 18, 20, 22, 24, 26, 28]</DataEntry>
<Description>MCS indices corresponding to CQI index 0 to 15</Description>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="FrameMode" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>frame mode</Description>
<Enum>LTE_DL_MIMO_2Ant_Src_FrameMode@LTE 8.9 Enums</Enum>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="HARQ_Enable" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>whether enable HARQ or not</Description>
<Enum>LTE_UL_Src_HARQ_Enable@LTE 8.9 Enums</Enum>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="MappingType" Type="PartParam">
<DataEntry>[0]</DataEntry>
<Description>the modulation orders for UE 1 in each subframe, valid when UE1_Payload is not set to MCS index. (0:QPSK, 1:16QAM, 2:64QAM)</Description>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="MaxHARQTrans" Type="PartParam">
<DataEntry>4</DataEntry>
<Description>Maximum number of HARQ transmission per each HARQ process</Description>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="NumFrames" Type="PartParam">
<DataEntry>1000</DataEntry>
<Description>number of frames for simulation</Description>
<Enum />
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="NumHARQ" Type="PartParam">
<DataEntry>8</DataEntry>
<Description>Number of HARQ processes</Description>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="OversamplingOption" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>oversampling option</Description>
<Enum>LTE_DL_MIMO_2Ant_Src_OversamplingOption@LTE 8.9 Enums</Enum>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="Payload" Type="PartParam">
<DataEntry>[0]</DataEntry>
<Description>the input payload for UE 1, the meaning of the input is defined in UE1_Config</Description>
<Validate><T>Int</T><D>14</D></Validate></Item>
<Item XName="Payload_Config" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the configuration mode of input data for UE 1.</Description>
<Enum>LTE_DL_MIMO_2Ant_Src_UE1_Config@LTE 8.9 Enums</Enum>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="RB_Alloc" Type="PartParam">
<DataEntry>[0,25]</DataEntry>
<Description>the RB allocation for UE 1, in the formats of [start RB, number of RBs] or [SF0 start RB, SF0 number of RBs; ...; SF9 start RB, SF9 number of RBs]</Description>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="SNR" Type="PartParam">
<DataEntry>20</DataEntry>
<Description>SNR in dB</Description>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="SNRToCQI" Type="PartParam">
<DataEntry>[-5,-3.8, -3.1, -1.3, -0.1, 1.4, 3.9, 5.1, 6.9, 9.0, 10.6, 11.8, 13.7, 15.3, 18.1]</DataEntry>
<Description>minimum SNR values corresponding to CQI index 1 to 15</Description>
<Validate><T>Int</T><D>14</D></Validate></Item>
<Item XName="SpecialSF_Config" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>downlink and uplink allocations for TDD</Description>
<Enum>LTE_DL_MIMO_2Ant_Src_SpecialSF_Config@LTE 8.9 Enums</Enum>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="TDD_Config" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>downlink and uplink allocations for TDD</Description>
<Enum>LTE_DL_MIMO_2Ant_Src_TDD_Config@LTE 8.9 Enums</Enum>
<Validate><T>Int</T><D>16</D></Validate></Item></Item></Item>
<Item XName="PartList" Type="PartList">
<Selected><T>Bool</T><D>0</D></Selected>
<Item XName="A1" Type="Part">
<Category>Communications</Category>
<Description>Add Noise Density to Input</Description>
<DisabledNetlist />
<Footprint />
<MathLang><T>Bool</T><D>1</D></MathLang>
<Model>AddNDensity@Data Flow Models</Model>
<ModelID />
<Netlist>input,41?Connect9|output,42?Part7</Netlist>
<ParentPartName>AddNDensity@Algorithm Design</ParentPartName>
<SectionNum><T>Int</T><D>0</D></SectionNum>
<ShortSymbol />
<ShowModel><T>Bool</T><D>0</D></ShowModel>
<SimOverride><T>Int</T><D>0</D></SimOverride>
<Symbol>SYM_AddNDensity</Symbol>
<Item XName="ModelsParamSet" Type="ModelsParamSet">
<ReplaceMethod><T>Int</T><D>1</D></ReplaceMethod>
<Item XName="ModelSet_0" Type="ModelListEntry">
<Indentifier />
<ModelName>AddNDensity@Data Flow Models</ModelName>
<SymbolName>SYM_AddNDensity</SymbolName>
<Item XName="ParamSet" Type="ParamSet">
<Item XName="NDensity" Type="PartParam">
<DataEntry>NDensity</DataEntry>
<Description>Noise power spectral density in (Power Unit Selected)/Hz</Description>
<HideCondition>NDensityType ~= 0</HideCondition>
<Unit><T>Int</T><D>11001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="NDensityFreq" Type="PartParam">
<DataEntry />
<Description>Noise spectral density specification frequency values (Hz)</Description>
<DocSymbol />
<HideCondition>NDensityType ~= 1</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Validate><T>Int</T><D>14</D></Validate></Item>
<Item XName="NDensityPower" Type="PartParam">
<DataEntry />
<Description>Noise spectral density specification power density values (dBm/Hz)</Description>
<DocSymbol />
<HideCondition>NDensityType ~= 1</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Validate><T>Int</T><D>14</D></Validate></Item>
<Item XName="NDensityType" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Noise density type</Description>
<DocSymbol />
<Enum>AddNDensity__NDensityType@Data Flow Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="RefR" Type="PartParam">
<DataEntry>50</DataEntry>
<Description>Reference resistance</Description>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>2001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item></Item></Item></Item>
<Item XName="ParamSet" Type="ParamSet">
<Item XName="NDensity" Type="PartParam">
<DataEntry>NDensity</DataEntry>
<Description>Noise power spectral density in (Power Unit Selected)/Hz</Description>
<HideCondition>NDensityType ~= 0</HideCondition>
<Unit><T>Int</T><D>11001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="NDensityFreq" Type="PartParam">
<DataEntry />
<Description>Noise spectral density specification frequency values (Hz)</Description>
<DocSymbol />
<HideCondition>NDensityType ~= 1</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Validate><T>Int</T><D>14</D></Validate></Item>
<Item XName="NDensityPower" Type="PartParam">
<DataEntry />
<Description>Noise spectral density specification power density values (dBm/Hz)</Description>
<DocSymbol />
<HideCondition>NDensityType ~= 1</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Validate><T>Int</T><D>14</D></Validate></Item>
<Item XName="NDensityType" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Noise density type</Description>
<DocSymbol />
<Enum>AddNDensity__NDensityType@Data Flow Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="RefR" Type="PartParam">
<DataEntry>50</DataEntry>
<Description>Reference resistance</Description>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>2001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item></Item></Item>
<Item XName="B3" Type="Part">
<Category>Sources</Category>
<Description>Random Bit Generator</Description>
<DisabledNetlist />
<Footprint />
<MathLang><T>Bool</T><D>1</D></MathLang>
<Model>RandomBits@Data Flow Models</Model>
<ModelID />
<Netlist>output,4?Connect2</Netlist>
<ParentPartName>Bits@Algorithm Design</ParentPartName>
<SectionNum><T>Int</T><D>0</D></SectionNum>
<ShortSymbol />
<SimOverride><T>Int</T><D>0</D></SimOverride>
<Symbol>SYM_Bits</Symbol>
<Item XName="ModelsParamSet" Type="ModelsParamSet">
<ReplaceMethod><T>Int</T><D>1</D></ReplaceMethod>
<Item XName="ModelSet_0" Type="ModelListEntry">
<Indentifier />
<ModelName>DataPattern@Data Flow Models</ModelName></Item>
<Item XName="ModelSet_1" Type="ModelListEntry">
<Indentifier />
<ModelName>PRBS@Data Flow Models</ModelName></Item>
<Item XName="ModelSet_2" Type="ModelListEntry">
<Indentifier />
<ModelName>RandomBits@Data Flow Models</ModelName>
<SymbolName>SYM_Bits</SymbolName>
<Item XName="ParamSet" Type="ParamSet">
<Item XName="BitRate" Type="PartParam">
<DataEntry>Sample_Rate</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Output bit rate</Description>
<DocSymbol />
<Range>[0:SampleRate]</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>1001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="BurstDelay" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Sample delay within burst before the start of the burst length interval</Description>
<DocSymbol>DB</DocSymbol>
<HideCondition>( BurstMode == 0 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>[0:BurstPeriod-BurstLength]</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="BurstLength" Type="PartParam">
<DataEntry>100</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Burst sample length</Description>
<DocSymbol>BL</DocSymbol>
<HideCondition>( BurstMode == 0 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>[1:inf)</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="BurstMode" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Burst mode</Description>
<DocSymbol />
<Enum>RandomBits__BurstMode@Data Flow Enums</Enum>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="BurstPeriod" Type="PartParam">
<DataEntry>200</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Samples from start of one burst to start of next</Description>
<DocSymbol>BP</DocSymbol>
<HideCondition>( BurstMode ~= 2 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>[1:inf)</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="InitialDelay" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Output sample delay</Description>
<DocSymbol>D</DocSymbol>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Range>[ 0:inf )</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="ProbOfZero" Type="PartParam">
<DataEntry>0.5</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Probability of zero bit value</Description>
<DocSymbol>P</DocSymbol>
<Range>[0:1]</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="SampleRate" Type="PartParam">
<DataEntry>Sample_Rate</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Explicit sample rate</Description>
<DocSymbol>S</DocSymbol>
<HideCondition>( SampleRateOption == 2 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>( 0:inf )</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>1001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="SampleRateOption" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Sample rate option</Description>
<DocSymbol>SO</DocSymbol>
<Enum>RandomBits__SampleRateOption@Data Flow Enums</Enum>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowAdvancedParams" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>Show advanced parameters</Description>
<DocSymbol />
<Enum>RandomBits__ShowAdvancedParams@Data Flow Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item></Item></Item></Item>
<Item XName="ParamSet" Type="ParamSet">
<Item XName="BitRate" Type="PartParam">
<DataEntry>Sample_Rate</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Output bit rate</Description>
<DocSymbol />
<Range>[0:SampleRate]</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>1001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="BurstDelay" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Sample delay within burst before the start of the burst length interval</Description>
<DocSymbol>DB</DocSymbol>
<HideCondition>( BurstMode == 0 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>[0:BurstPeriod-BurstLength]</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="BurstLength" Type="PartParam">
<DataEntry>100</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Burst sample length</Description>
<DocSymbol>BL</DocSymbol>
<HideCondition>( BurstMode == 0 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>[1:inf)</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="BurstMode" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Burst mode</Description>
<DocSymbol />
<Enum>RandomBits__BurstMode@Data Flow Enums</Enum>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="BurstPeriod" Type="PartParam">
<DataEntry>200</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Samples from start of one burst to start of next</Description>
<DocSymbol>BP</DocSymbol>
<HideCondition>( BurstMode ~= 2 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>[1:inf)</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="InitialDelay" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Output sample delay</Description>
<DocSymbol>D</DocSymbol>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Range>[ 0:inf )</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="ProbOfZero" Type="PartParam">
<DataEntry>0.5</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Probability of zero bit value</Description>
<DocSymbol>P</DocSymbol>
<Range>[0:1]</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="SampleRate" Type="PartParam">
<DataEntry>Sample_Rate</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Explicit sample rate</Description>
<DocSymbol>S</DocSymbol>
<HideCondition>( SampleRateOption == 2 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>( 0:inf )</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>1001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="SampleRateOption" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Sample rate option</Description>
<DocSymbol>SO</DocSymbol>
<Enum>RandomBits__SampleRateOption@Data Flow Enums</Enum>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowAdvancedParams" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>Show advanced parameters</Description>
<DocSymbol />
<Enum>RandomBits__ShowAdvancedParams@Data Flow Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item></Item></Item>
<Item XName="B5" Type="Part">
<Category>Sources</Category>
<Description>Patterned Data Source</Description>
<DisabledNetlist />
<Footprint />
<MathLang><T>Bool</T><D>1</D></MathLang>
<Model>DataPattern@Data Flow Models</Model>
<ModelID />
<Netlist>output,1?Connect12</Netlist>
<ParentPartName>Bits@Algorithm Design</ParentPartName>
<SectionNum><T>Int</T><D>0</D></SectionNum>
<ShortSymbol />
<SimOverride><T>Int</T><D>0</D></SimOverride>
<Symbol>SYM_Bits</Symbol>
<Item XName="ModelsParamSet" Type="ModelsParamSet">
<ReplaceMethod><T>Int</T><D>1</D></ReplaceMethod>
<Item XName="ModelSet_0" Type="ModelListEntry">
<Indentifier />
<ModelName>DataPattern@Data Flow Models</ModelName>
<SymbolName>SYM_Bits</SymbolName>
<Item XName="ParamSet" Type="ParamSet">
<Item XName="BitRate" Type="PartParam">
<DataEntry>Sample_Rate</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Output bit rate</Description>
<DocSymbol />
<Range>[0:SampleRate]</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>1001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="BurstDelay" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Sample delay within burst before the start of the burst length interval</Description>
<DocSymbol>DB</DocSymbol>
<HideCondition>( BurstMode == 0 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>[0:BurstPeriod-BurstLength]</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="BurstLength" Type="PartParam">
<DataEntry>100</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Burst sample length</Description>
<DocSymbol>BL</DocSymbol>
<HideCondition>( BurstMode == 0 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>[1:inf)</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="BurstMode" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Burst mode</Description>
<DocSymbol />
<Enum>DataPattern__BurstMode@Data Flow Enums</Enum>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="BurstPeriod" Type="PartParam">
<DataEntry>200</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Samples from start of one burst to start of next</Description>
<DocSymbol>BP</DocSymbol>
<HideCondition>( BurstMode ~= 2 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>[1:inf)</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="DataPattern" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Data pattern</Description>
<DocSymbol>T</DocSymbol>
<Enum>DataPattern__DataPattern@Data Flow Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="InitialDelay" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Output sample delay</Description>
<DocSymbol>D</DocSymbol>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Range>[ 0:inf )</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SampleRate" Type="PartParam">
<DataEntry>Sample_Rate</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Explicit sample rate</Description>
<DocSymbol>S</DocSymbol>
<HideCondition>( SampleRateOption == 2 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>( 0:inf )</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>1001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="SampleRateOption" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Sample rate option</Description>
<DocSymbol>SO</DocSymbol>
<Enum>DataPattern__SampleRateOption@Data Flow Enums</Enum>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowAdvancedParams" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>Show advanced parameters</Description>
<DocSymbol />
<Enum>DataPattern__ShowAdvancedParams@Data Flow Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item></Item></Item>
<Item XName="ModelSet_1" Type="ModelListEntry">
<Indentifier />
<ModelName>PRBS@Data Flow Models</ModelName>
<SymbolName>SYM_Bits</SymbolName>
<Item XName="ParamSet" Type="ParamSet">
<Item XName="BitRate" Type="PartParam">
<DataEntry>Sample_Rate</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Output bit rate</Description>
<DocSymbol />
<Range>[0:SampleRate]</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>1001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="BurstDelay" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Sample delay within burst before the start of the burst length interval</Description>
<DocSymbol>DB</DocSymbol>
<HideCondition>( BurstMode == 0 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>[0:BurstPeriod-BurstLength]</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="BurstLength" Type="PartParam">
<DataEntry>100</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Burst sample length</Description>
<DocSymbol>BL</DocSymbol>
<HideCondition>( BurstMode == 0 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>[1:inf)</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="BurstMode" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Burst mode</Description>
<DocSymbol />
<Enum>PRBS__BurstMode@Data Flow Enums</Enum>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="BurstPeriod" Type="PartParam">
<DataEntry>200</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Samples from start of one burst to start of next</Description>
<DocSymbol>BP</DocSymbol>
<HideCondition>( BurstMode ~= 2 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>[1:inf)</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="InitialDelay" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Output sample delay</Description>
<DocSymbol>D</DocSymbol>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Range>[ 0:inf )</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="LFSR_InitState" Type="PartParam">
<DataEntry>1</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Linear feedback shift register initial state</Description>
<DocSymbol>IS</DocSymbol>
<Range>[1:2&lt;sup&gt;L&lt;/sup&gt;-1]</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="LFSR_Length" Type="PartParam">
<DataEntry>12</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Linear feedback shift register length</Description>
<DocSymbol>L</DocSymbol>
<Range>[2:31]</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SampleRate" Type="PartParam">
<DataEntry>Sample_Rate</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Explicit sample rate</Description>
<DocSymbol>S</DocSymbol>
<HideCondition>( SampleRateOption == 2 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>( 0:inf )</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>1001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="SampleRateOption" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Sample rate option</Description>
<DocSymbol>SO</DocSymbol>
<Enum>PRBS__SampleRateOption@Data Flow Enums</Enum>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowAdvancedParams" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>Show advanced parameters</Description>
<DocSymbol />
<Enum>PRBS__ShowAdvancedParams@Data Flow Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item></Item></Item>
<Item XName="ModelSet_2" Type="ModelListEntry">
<Indentifier />
<ModelName>RandomBits@Data Flow Models</ModelName>
<SymbolName>SYM_Bits</SymbolName>
<Item XName="ParamSet" Type="ParamSet">
<Item XName="BitRate" Type="PartParam">
<DataEntry>Sample_Rate</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Output bit rate</Description>
<DocSymbol />
<Range>[0:SampleRate]</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>1001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="BurstDelay" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Sample delay within burst before the start of the burst length interval</Description>
<DocSymbol>DB</DocSymbol>
<HideCondition>( BurstMode == 0 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>[0:BurstPeriod-BurstLength]</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="BurstLength" Type="PartParam">
<DataEntry>100</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Burst sample length</Description>
<DocSymbol>BL</DocSymbol>
<HideCondition>( BurstMode == 0 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>[1:inf)</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="BurstMode" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Burst mode</Description>
<DocSymbol />
<Enum>RandomBits__BurstMode@Data Flow Enums</Enum>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="BurstPeriod" Type="PartParam">
<DataEntry>200</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Samples from start of one burst to start of next</Description>
<DocSymbol>BP</DocSymbol>
<HideCondition>( BurstMode ~= 2 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>[1:inf)</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="InitialDelay" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Output sample delay</Description>
<DocSymbol>D</DocSymbol>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Range>[ 0:inf )</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="ProbOfZero" Type="PartParam">
<DataEntry>0.5</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Probability of zero bit value</Description>
<DocSymbol>P</DocSymbol>
<Range>[0:1]</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="SampleRate" Type="PartParam">
<DataEntry>Sample_Rate</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Explicit sample rate</Description>
<DocSymbol>S</DocSymbol>
<HideCondition>( SampleRateOption == 2 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>( 0:inf )</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>1001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="SampleRateOption" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Sample rate option</Description>
<DocSymbol>SO</DocSymbol>
<Enum>RandomBits__SampleRateOption@Data Flow Enums</Enum>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowAdvancedParams" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>Show advanced parameters</Description>
<DocSymbol />
<Enum>RandomBits__ShowAdvancedParams@Data Flow Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item></Item></Item></Item>
<Item XName="ParamSet" Type="ParamSet">
<Item XName="BitRate" Type="PartParam">
<DataEntry>Sample_Rate</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Output bit rate</Description>
<DocSymbol />
<Range>[0:SampleRate]</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>1001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="BurstDelay" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Sample delay within burst before the start of the burst length interval</Description>
<DocSymbol>DB</DocSymbol>
<HideCondition>( BurstMode == 0 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>[0:BurstPeriod-BurstLength]</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="BurstLength" Type="PartParam">
<DataEntry>100</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Burst sample length</Description>
<DocSymbol>BL</DocSymbol>
<HideCondition>( BurstMode == 0 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>[1:inf)</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="BurstMode" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Burst mode</Description>
<DocSymbol />
<Enum>DataPattern__BurstMode@Data Flow Enums</Enum>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="BurstPeriod" Type="PartParam">
<DataEntry>200</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Samples from start of one burst to start of next</Description>
<DocSymbol>BP</DocSymbol>
<HideCondition>( BurstMode ~= 2 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>[1:inf)</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="DataPattern" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Data pattern</Description>
<DocSymbol>T</DocSymbol>
<Enum>DataPattern__DataPattern@Data Flow Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="InitialDelay" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Output sample delay</Description>
<DocSymbol>D</DocSymbol>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Range>[ 0:inf )</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SampleRate" Type="PartParam">
<DataEntry>Sample_Rate</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Explicit sample rate</Description>
<DocSymbol>S</DocSymbol>
<HideCondition>( SampleRateOption == 2 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>( 0:inf )</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>1001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="SampleRateOption" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Sample rate option</Description>
<DocSymbol>SO</DocSymbol>
<Enum>DataPattern__SampleRateOption@Data Flow Enums</Enum>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowAdvancedParams" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>Show advanced parameters</Description>
<DocSymbol />
<Enum>DataPattern__ShowAdvancedParams@Data Flow Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item></Item></Item>
<Item XName="B7" Type="Part">
<Category>Sources</Category>
<Description>Random Bit Generator</Description>
<DisabledNetlist />
<Footprint />
<MathLang><T>Bool</T><D>1</D></MathLang>
<Model>RandomBits@Data Flow Models</Model>
<ModelID />
<Netlist>output,5?Connect15</Netlist>
<ParentPartName>Bits@Algorithm Design</ParentPartName>
<SectionNum><T>Int</T><D>0</D></SectionNum>
<ShortSymbol />
<SimOverride><T>Int</T><D>0</D></SimOverride>
<Symbol>SYM_Bits</Symbol>
<Item XName="ModelsParamSet" Type="ModelsParamSet">
<ReplaceMethod><T>Int</T><D>1</D></ReplaceMethod>
<Item XName="ModelSet_0" Type="ModelListEntry">
<Indentifier />
<ModelName>DataPattern@Data Flow Models</ModelName></Item>
<Item XName="ModelSet_1" Type="ModelListEntry">
<Indentifier />
<ModelName>PRBS@Data Flow Models</ModelName></Item>
<Item XName="ModelSet_2" Type="ModelListEntry">
<Indentifier />
<ModelName>RandomBits@Data Flow Models</ModelName>
<SymbolName>SYM_Bits</SymbolName>
<Item XName="ParamSet" Type="ParamSet">
<Item XName="BitRate" Type="PartParam">
<DataEntry>Sample_Rate</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Output bit rate</Description>
<DocSymbol />
<Range>[0:SampleRate]</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>1001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="BurstDelay" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Sample delay within burst before the start of the burst length interval</Description>
<DocSymbol>DB</DocSymbol>
<HideCondition>( BurstMode == 0 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>[0:BurstPeriod-BurstLength]</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="BurstLength" Type="PartParam">
<DataEntry>100</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Burst sample length</Description>
<DocSymbol>BL</DocSymbol>
<HideCondition>( BurstMode == 0 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>[1:inf)</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="BurstMode" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Burst mode</Description>
<DocSymbol />
<Enum>RandomBits__BurstMode@Data Flow Enums</Enum>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="BurstPeriod" Type="PartParam">
<DataEntry>200</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Samples from start of one burst to start of next</Description>
<DocSymbol>BP</DocSymbol>
<HideCondition>( BurstMode ~= 2 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>[1:inf)</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="InitialDelay" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Output sample delay</Description>
<DocSymbol>D</DocSymbol>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Range>[ 0:inf )</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="ProbOfZero" Type="PartParam">
<DataEntry>0.5</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Probability of zero bit value</Description>
<DocSymbol>P</DocSymbol>
<Range>[0:1]</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="SampleRate" Type="PartParam">
<DataEntry>Sample_Rate</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Explicit sample rate</Description>
<DocSymbol>S</DocSymbol>
<HideCondition>( SampleRateOption == 2 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>( 0:inf )</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>1001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="SampleRateOption" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Sample rate option</Description>
<DocSymbol>SO</DocSymbol>
<Enum>RandomBits__SampleRateOption@Data Flow Enums</Enum>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowAdvancedParams" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>Show advanced parameters</Description>
<DocSymbol />
<Enum>RandomBits__ShowAdvancedParams@Data Flow Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item></Item></Item></Item>
<Item XName="ParamSet" Type="ParamSet">
<Item XName="BitRate" Type="PartParam">
<DataEntry>Sample_Rate</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Output bit rate</Description>
<DocSymbol />
<Range>[0:SampleRate]</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>1001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="BurstDelay" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Sample delay within burst before the start of the burst length interval</Description>
<DocSymbol>DB</DocSymbol>
<HideCondition>( BurstMode == 0 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>[0:BurstPeriod-BurstLength]</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="BurstLength" Type="PartParam">
<DataEntry>100</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Burst sample length</Description>
<DocSymbol>BL</DocSymbol>
<HideCondition>( BurstMode == 0 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>[1:inf)</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="BurstMode" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Burst mode</Description>
<DocSymbol />
<Enum>RandomBits__BurstMode@Data Flow Enums</Enum>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="BurstPeriod" Type="PartParam">
<DataEntry>200</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Samples from start of one burst to start of next</Description>
<DocSymbol>BP</DocSymbol>
<HideCondition>( BurstMode ~= 2 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>[1:inf)</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="InitialDelay" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Output sample delay</Description>
<DocSymbol>D</DocSymbol>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Range>[ 0:inf )</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="ProbOfZero" Type="PartParam">
<DataEntry>0.5</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Probability of zero bit value</Description>
<DocSymbol>P</DocSymbol>
<Range>[0:1]</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="SampleRate" Type="PartParam">
<DataEntry>Sample_Rate</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Explicit sample rate</Description>
<DocSymbol>S</DocSymbol>
<HideCondition>( SampleRateOption == 2 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>( 0:inf )</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>1001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="SampleRateOption" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Sample rate option</Description>
<DocSymbol>SO</DocSymbol>
<Enum>RandomBits__SampleRateOption@Data Flow Enums</Enum>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowAdvancedParams" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>Show advanced parameters</Description>
<DocSymbol />
<Enum>RandomBits__ShowAdvancedParams@Data Flow Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item></Item></Item>
<Item XName="B8" Type="Part">
<Category>Sources</Category>
<Description>Random Bit Generator</Description>
<DisabledNetlist />
<Footprint />
<MathLang><T>Bool</T><D>1</D></MathLang>
<Model>RandomBits@Data Flow Models</Model>
<ModelID />
<Netlist>output,8?Connect5</Netlist>
<ParentPartName>Bits@Algorithm Design</ParentPartName>
<SectionNum><T>Int</T><D>0</D></SectionNum>
<ShortSymbol />
<SimOverride><T>Int</T><D>0</D></SimOverride>
<Symbol>SYM_Bits</Symbol>
<Item XName="ModelsParamSet" Type="ModelsParamSet">
<ReplaceMethod><T>Int</T><D>1</D></ReplaceMethod>
<Item XName="ModelSet_0" Type="ModelListEntry">
<Indentifier />
<ModelName>DataPattern@Data Flow Models</ModelName></Item>
<Item XName="ModelSet_1" Type="ModelListEntry">
<Indentifier />
<ModelName>PRBS@Data Flow Models</ModelName></Item>
<Item XName="ModelSet_2" Type="ModelListEntry">
<Indentifier />
<ModelName>RandomBits@Data Flow Models</ModelName>
<SymbolName>SYM_Bits</SymbolName>
<Item XName="ParamSet" Type="ParamSet">
<Item XName="BitRate" Type="PartParam">
<DataEntry>Sample_Rate</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Output bit rate</Description>
<DocSymbol />
<Range>[0:SampleRate]</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>1001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="BurstDelay" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Sample delay within burst before the start of the burst length interval</Description>
<DocSymbol>DB</DocSymbol>
<HideCondition>( BurstMode == 0 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>[0:BurstPeriod-BurstLength]</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="BurstLength" Type="PartParam">
<DataEntry>100</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Burst sample length</Description>
<DocSymbol>BL</DocSymbol>
<HideCondition>( BurstMode == 0 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>[1:inf)</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="BurstMode" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Burst mode</Description>
<DocSymbol />
<Enum>RandomBits__BurstMode@Data Flow Enums</Enum>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="BurstPeriod" Type="PartParam">
<DataEntry>200</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Samples from start of one burst to start of next</Description>
<DocSymbol>BP</DocSymbol>
<HideCondition>( BurstMode ~= 2 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>[1:inf)</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="InitialDelay" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Output sample delay</Description>
<DocSymbol>D</DocSymbol>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Range>[ 0:inf )</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="ProbOfZero" Type="PartParam">
<DataEntry>0.5</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Probability of zero bit value</Description>
<DocSymbol>P</DocSymbol>
<Range>[0:1]</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="SampleRate" Type="PartParam">
<DataEntry>Sample_Rate</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Explicit sample rate</Description>
<DocSymbol>S</DocSymbol>
<HideCondition>( SampleRateOption == 2 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>( 0:inf )</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>1001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="SampleRateOption" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Sample rate option</Description>
<DocSymbol>SO</DocSymbol>
<Enum>RandomBits__SampleRateOption@Data Flow Enums</Enum>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowAdvancedParams" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>Show advanced parameters</Description>
<DocSymbol />
<Enum>RandomBits__ShowAdvancedParams@Data Flow Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item></Item></Item></Item>
<Item XName="ParamSet" Type="ParamSet">
<Item XName="BitRate" Type="PartParam">
<DataEntry>Sample_Rate</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Output bit rate</Description>
<DocSymbol />
<Range>[0:SampleRate]</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>1001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="BurstDelay" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Sample delay within burst before the start of the burst length interval</Description>
<DocSymbol>DB</DocSymbol>
<HideCondition>( BurstMode == 0 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>[0:BurstPeriod-BurstLength]</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="BurstLength" Type="PartParam">
<DataEntry>100</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Burst sample length</Description>
<DocSymbol>BL</DocSymbol>
<HideCondition>( BurstMode == 0 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>[1:inf)</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="BurstMode" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Burst mode</Description>
<DocSymbol />
<Enum>RandomBits__BurstMode@Data Flow Enums</Enum>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="BurstPeriod" Type="PartParam">
<DataEntry>200</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Samples from start of one burst to start of next</Description>
<DocSymbol>BP</DocSymbol>
<HideCondition>( BurstMode ~= 2 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>[1:inf)</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="InitialDelay" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Output sample delay</Description>
<DocSymbol>D</DocSymbol>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Range>[ 0:inf )</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="ProbOfZero" Type="PartParam">
<DataEntry>0.5</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Probability of zero bit value</Description>
<DocSymbol>P</DocSymbol>
<Range>[0:1]</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="SampleRate" Type="PartParam">
<DataEntry>Sample_Rate</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Explicit sample rate</Description>
<DocSymbol>S</DocSymbol>
<HideCondition>( SampleRateOption == 2 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>( 0:inf )</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>1001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="SampleRateOption" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Sample rate option</Description>
<DocSymbol>SO</DocSymbol>
<Enum>RandomBits__SampleRateOption@Data Flow Enums</Enum>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowAdvancedParams" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>Show advanced parameters</Description>
<DocSymbol />
<Enum>RandomBits__ShowAdvancedParams@Data Flow Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item></Item></Item>
<Item XName="C2" Type="Part">
<Category>Math Scalar</Category>
<Description>Complex to Real and Imaginary Converter</Description>
<Footprint />
<MathLang><T>Bool</T><D>1</D></MathLang>
<Model>CxToRect@Data Flow Models</Model>
<ModelID />
<Netlist>input,2?Connect10|real,39?Connect37|imag,38?Connect38</Netlist>
<ParentPartName>CxToRect@Algorithm Design</ParentPartName>
<SectionNum><T>Int</T><D>0</D></SectionNum>
<ShortSymbol />
<ShowModel><T>Bool</T><D>0</D></ShowModel>
<SimOverride><T>Int</T><D>0</D></SimOverride>
<Symbol>SYM_CxToRect</Symbol>
<Item XName="ModelsParamSet" Type="ModelsParamSet">
<ReplaceMethod><T>Int</T><D>1</D></ReplaceMethod>
<Item XName="ModelSet_0" Type="ModelListEntry">
<Indentifier />
<ModelName>CxToRect@Data Flow Models</ModelName>
<SymbolName>SYM_CxToRect</SymbolName>
<Item XName="ParamSet" Type="ParamSet" /></Item></Item>
<Item XName="ParamSet" Type="ParamSet" /></Item>
<Item XName="CQI" Type="Part">
<Category>Sinks</Category>
<Description>Data Sink</Description>
<Footprint />
<MathLang><T>Bool</T><D>1</D></MathLang>
<Model>Sink@Data Flow Models</Model>
<ModelID />
<Netlist>input,BS_CQI_Bits?Connect3</Netlist>
<ParentPartName>Sink@Algorithm Design</ParentPartName>
<SectionNum><T>Int</T><D>0</D></SectionNum>
<ShortSymbol />
<Symbol>SYM_Sink</Symbol>
<Item XName="ModelsParamSet" Type="ModelsParamSet">
<Item XName="ModelSet_0" Type="ModelListEntry">
<Indentifier />
<ModelName>Sink@Data Flow Models</ModelName>
<SymbolName>SYM_Sink</SymbolName>
<Item XName="ParamSet" Type="ParamSet">
<Item XName="ClippingLevel" Type="PartParam">
<DataEntry>1.0</DataEntry>
<Description>Clipping voltage level</Description>
<DocSymbol />
<HideCondition>SinkTarget == 0 || ( DataFileType ~= 2 &amp;&amp; DataFileType ~= 3 ) || NormalizeWaveform == 1 || (ContinuousMode==1 &amp;&amp; DisableDataCollect==1)</HideCondition>
<Range>(0:inf)</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>9001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="ContinuousMode" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Run simulation in continuous mode</Description>
<DocSymbol />
<Enum>Sink__ContinuousMode@Data Flow Enums</Enum>
<HideCondition>SinkTarget == 1</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="DataFileName" Type="PartParam">
<DataEntry>SinkData</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Data file name</Description>
<DocSymbol />
<HideCondition>SinkTarget == 0 || (ContinuousMode==1 &amp;&amp; DisableDataCollect==1)</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>10</D></Validate></Item>
<Item XName="DataFileType" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Data file format</Description>
<DocSymbol />
<Enum>Sink__DataFileType@Data Flow Enums</Enum>
<HideCondition>SinkTarget == 0 || (ContinuousMode==1 &amp;&amp; DisableDataCollect==1)</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="DisableDataCollect" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Disable the collection of data</Description>
<DocSymbol />
<Enum>Sink__DisableDataCollect@Data Flow Enums</Enum>
<HideCondition>ContinuousMode == 0</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="EquationBP" Type="PartParam">
<DataEntry>[]</DataEntry>
<Description>Equation Breakpoints</Description>
<DocSymbol />
<IsSettable><T>Bool</T><D>0</D></IsSettable>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>5</D></Validate></Item>
<Item XName="EquationBPStates" Type="PartParam">
<DataEntry>[]</DataEntry>
<Description>Equation Breakpoint States</Description>
<DocSymbol />
<IsSettable><T>Bool</T><D>0</D></IsSettable>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>5</D></Validate></Item>
<Item XName="EquationText" Type="PartParam">
<DataEntry />
<Default><T>Bool</T><D>1</D></Default>
<Description>Equation Text to Parse, edited in the equation set</Description>
<DocSymbol />
<IsSettable><T>Bool</T><D>0</D></IsSettable>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>4</D></Validate></Item>
<Item XName="Graph" Type="PartParam">
<DataEntry />
<Default><T>Bool</T><D>1</D></Default>
<Description>Graph to display the data in (if empty no graph is created)</Description>
<DocSymbol />
<HideCondition>SinkTarget == 1 || (ContinuousMode==1 &amp;&amp; DisableDataCollect==1)</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>4</D></Validate></Item>
<Item XName="InsertFileHeader" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Enable inserting file header before csv file content</Description>
<DocSymbol />
<Enum>Sink__InsertFileHeader@Data Flow Enums</Enum>
<HideCondition>SinkTarget == 0 || DataFileType ~= 4 || (ContinuousMode==1 &amp;&amp; DisableDataCollect==1)</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="NormalizeWaveform" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>Normalize input signal magnitude to [-1,1] range before writing to file</Description>
<DocSymbol />
<Enum>Sink__NormalizeWaveform@Data Flow Enums</Enum>
<HideCondition>SinkTarget == 0 || ( DataFileType ~= 2 &amp;&amp; DataFileType ~= 3 ) || (ContinuousMode==1 &amp;&amp; DisableDataCollect==1)</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="Persistence" Type="PartParam">
<DataEntry>Data_Persistence</DataEntry>
<Description>Keep sink data in dataset when workspace is saved</Description>
<DocSymbol />
<Enum>Sink__Persistence@Data Flow Enums</Enum>
<HideCondition>SinkTarget == 1 || (ContinuousMode==1 &amp;&amp; DisableDataCollect==1)</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="SampleStart" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Sample number to start data collection</Description>
<DocSymbol />
<HideCondition>StartStopOption == 2</HideCondition>
<Range>[0:inf)</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SampleStop" Type="PartParam">
<DataEntry>NumFrames*10 - 1</DataEntry>
<Description>Sample number to stop data collection</Description>
<DocSymbol />
<HideCondition>StartStopOption == 2</HideCondition>
<Range>[SampleStart:inf)</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SinkTarget" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Location where simulation data is written</Description>
<DocSymbol />
<Enum>Sink__SinkTarget@Data Flow Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="SkipFrequency" Type="PartParam">
<DataEntry>1</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Do not write characterization frequency (for complex envelope data) to file</Description>
<DocSymbol />
<Enum>Sink__SkipFrequency@Data Flow Enums</Enum>
<HideCondition>SinkTarget == 0 || DataFileType == 2 || DataFileType == 3 || (ContinuousMode==1 &amp;&amp; DisableDataCollect==1)</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="StartStopOption" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>Sink collection mode</Description>
<DocSymbol />
<Enum>Sink__StartStopOption@Data Flow Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="Table" Type="PartParam">
<DataEntry />
<Default><T>Bool</T><D>1</D></Default>
<Description>Table to display the data in (if empty no table is created)</Description>
<DocSymbol />
<HideCondition>SinkTarget == 1 || (ContinuousMode==1 &amp;&amp; DisableDataCollect==1)</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>4</D></Validate></Item>
<Item XName="TimeStart" Type="PartParam">
<DataEntry>Start_Time</DataEntry>
<Description>Time to start data collection</Description>
<DocSymbol />
<HideCondition>StartStopOption == 1</HideCondition>
<Range>[0:inf)</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>7004</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="TimeStop" Type="PartParam">
<DataEntry>Stop_Time</DataEntry>
<Description>Time to stop data collection</Description>
<DocSymbol />
<HideCondition>StartStopOption == 1</HideCondition>
<Range>[TimeStart:inf)</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>7004</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="ToSingleFile" Type="PartParam">
<DataEntry>1</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Write data from all inputs to the same file</Description>
<DocSymbol />
<Enum>Sink__ToSingleFile@Data Flow Enums</Enum>
<HideCondition>SinkTarget == 0 || (ContinuousMode==1 &amp;&amp; DisableDataCollect==1)</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="WindowSize" Type="PartParam">
<DataEntry>500</DataEntry>
<Description>Number of samples to collect and display in dynamically updated graph</Description>
<DocSymbol />
<HideCondition>ContinuousMode == 0</HideCondition>
<Range>[1:inf)</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item></Item></Item></Item>
<Item XName="ParamSet" Type="ParamSet">
<Item XName="ClippingLevel" Type="PartParam">
<DataEntry>1.0</DataEntry>
<Description>Clipping voltage level</Description>
<DocSymbol />
<HideCondition>SinkTarget == 0 || ( DataFileType ~= 2 &amp;&amp; DataFileType ~= 3 ) || NormalizeWaveform == 1 || (ContinuousMode==1 &amp;&amp; DisableDataCollect==1)</HideCondition>
<Range>(0:inf)</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>9001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="ContinuousMode" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Run simulation in continuous mode</Description>
<DocSymbol />
<Enum>Sink__ContinuousMode@Data Flow Enums</Enum>
<HideCondition>SinkTarget == 1</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="DataFileName" Type="PartParam">
<DataEntry>SinkData</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Data file name</Description>
<DocSymbol />
<HideCondition>SinkTarget == 0 || (ContinuousMode==1 &amp;&amp; DisableDataCollect==1)</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>10</D></Validate></Item>
<Item XName="DataFileType" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Data file format</Description>
<DocSymbol />
<Enum>Sink__DataFileType@Data Flow Enums</Enum>
<HideCondition>SinkTarget == 0 || (ContinuousMode==1 &amp;&amp; DisableDataCollect==1)</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="DisableDataCollect" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Disable the collection of data</Description>
<DocSymbol />
<Enum>Sink__DisableDataCollect@Data Flow Enums</Enum>
<HideCondition>ContinuousMode == 0</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="EquationBP" Type="PartParam">
<DataEntry>[]</DataEntry>
<Description>Equation Breakpoints</Description>
<DocSymbol />
<IsSettable><T>Bool</T><D>0</D></IsSettable>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>5</D></Validate></Item>
<Item XName="EquationBPStates" Type="PartParam">
<DataEntry>[]</DataEntry>
<Description>Equation Breakpoint States</Description>
<DocSymbol />
<IsSettable><T>Bool</T><D>0</D></IsSettable>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>5</D></Validate></Item>
<Item XName="EquationText" Type="PartParam">
<DataEntry />
<Default><T>Bool</T><D>1</D></Default>
<Description>Equation Text to Parse, edited in the equation set</Description>
<DocSymbol />
<IsSettable><T>Bool</T><D>0</D></IsSettable>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>4</D></Validate></Item>
<Item XName="Graph" Type="PartParam">
<DataEntry />
<Default><T>Bool</T><D>1</D></Default>
<Description>Graph to display the data in (if empty no graph is created)</Description>
<DocSymbol />
<HideCondition>SinkTarget == 1 || (ContinuousMode==1 &amp;&amp; DisableDataCollect==1)</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>4</D></Validate></Item>
<Item XName="InsertFileHeader" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Enable inserting file header before csv file content</Description>
<DocSymbol />
<Enum>Sink__InsertFileHeader@Data Flow Enums</Enum>
<HideCondition>SinkTarget == 0 || DataFileType ~= 4 || (ContinuousMode==1 &amp;&amp; DisableDataCollect==1)</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="NormalizeWaveform" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>Normalize input signal magnitude to [-1,1] range before writing to file</Description>
<DocSymbol />
<Enum>Sink__NormalizeWaveform@Data Flow Enums</Enum>
<HideCondition>SinkTarget == 0 || ( DataFileType ~= 2 &amp;&amp; DataFileType ~= 3 ) || (ContinuousMode==1 &amp;&amp; DisableDataCollect==1)</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="Persistence" Type="PartParam">
<DataEntry>Data_Persistence</DataEntry>
<Description>Keep sink data in dataset when workspace is saved</Description>
<DocSymbol />
<Enum>Sink__Persistence@Data Flow Enums</Enum>
<HideCondition>SinkTarget == 1 || (ContinuousMode==1 &amp;&amp; DisableDataCollect==1)</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="SampleStart" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Sample number to start data collection</Description>
<DocSymbol />
<HideCondition>StartStopOption == 2</HideCondition>
<Range>[0:inf)</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SampleStop" Type="PartParam">
<DataEntry>NumFrames*10 - 1</DataEntry>
<Description>Sample number to stop data collection</Description>
<DocSymbol />
<HideCondition>StartStopOption == 2</HideCondition>
<Range>[SampleStart:inf)</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SinkTarget" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Location where simulation data is written</Description>
<DocSymbol />
<Enum>Sink__SinkTarget@Data Flow Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="SkipFrequency" Type="PartParam">
<DataEntry>1</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Do not write characterization frequency (for complex envelope data) to file</Description>
<DocSymbol />
<Enum>Sink__SkipFrequency@Data Flow Enums</Enum>
<HideCondition>SinkTarget == 0 || DataFileType == 2 || DataFileType == 3 || (ContinuousMode==1 &amp;&amp; DisableDataCollect==1)</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="StartStopOption" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>Sink collection mode</Description>
<DocSymbol />
<Enum>Sink__StartStopOption@Data Flow Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="Table" Type="PartParam">
<DataEntry />
<Default><T>Bool</T><D>1</D></Default>
<Description>Table to display the data in (if empty no table is created)</Description>
<DocSymbol />
<HideCondition>SinkTarget == 1 || (ContinuousMode==1 &amp;&amp; DisableDataCollect==1)</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>4</D></Validate></Item>
<Item XName="TimeStart" Type="PartParam">
<DataEntry>Start_Time</DataEntry>
<Description>Time to start data collection</Description>
<DocSymbol />
<HideCondition>StartStopOption == 1</HideCondition>
<Range>[0:inf)</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>7004</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="TimeStop" Type="PartParam">
<DataEntry>Stop_Time</DataEntry>
<Description>Time to stop data collection</Description>
<DocSymbol />
<HideCondition>StartStopOption == 1</HideCondition>
<Range>[TimeStart:inf)</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>7004</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="ToSingleFile" Type="PartParam">
<DataEntry>1</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Write data from all inputs to the same file</Description>
<DocSymbol />
<Enum>Sink__ToSingleFile@Data Flow Enums</Enum>
<HideCondition>SinkTarget == 0 || (ContinuousMode==1 &amp;&amp; DisableDataCollect==1)</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="WindowSize" Type="PartParam">
<DataEntry>500</DataEntry>
<Description>Number of samples to collect and display in dynamically updated graph</Description>
<DocSymbol />
<HideCondition>ContinuousMode == 0</HideCondition>
<Range>[1:inf)</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item></Item></Item>
<Item XName="D1" Type="Part">
<Category>Signal Processing</Category>
<Description>Delay</Description>
<DisabledNetlist />
<Footprint />
<MathLang><T>Bool</T><D>1</D></MathLang>
<Model>Delay@Data Flow Models</Model>
<ModelID />
<Netlist>input,BS_HARQ_Bits?Connect11|output,HARQ_Bits?Connect18</Netlist>
<ParentPartName>Delay@Algorithm Design</ParentPartName>
<SectionNum><T>Int</T><D>0</D></SectionNum>
<ShortSymbol />
<SimOverride><T>Int</T><D>0</D></SimOverride>
<Symbol>SYM_Delay</Symbol>
<Item XName="ModelsParamSet" Type="ModelsParamSet">
<ReplaceMethod><T>Int</T><D>1</D></ReplaceMethod>
<Item XName="ModelSet_0" Type="ModelListEntry">
<Indentifier />
<ModelName>DelayFxp@Fxp Models</ModelName></Item>
<Item XName="ModelSet_1" Type="ModelListEntry">
<Indentifier />
<ModelName>InitDelay@Data Flow Models</ModelName></Item>
<Item XName="ModelSet_2" Type="ModelListEntry">
<Indentifier />
<ModelName>Delay@Data Flow Models</ModelName>
<SymbolName>SYM_Delay</SymbolName>
<Item XName="ParamSet" Type="ParamSet">
<Item XName="BusWidth" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>BusWidth</Description>
<DocSymbol />
<IsSettable><T>Bool</T><D>0</D></IsSettable>
<Range>[2:inf)</Range>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="N" Type="PartParam">
<DataEntry>NumHARQ-RxSubframeDelay</DataEntry>
<Description>Sample delay size</Description>
<DocSymbol />
<Range>[0:inf)</Range>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="OutputTiming" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>Output start time</Description>
<DocSymbol />
<Enum>Delay__OutputTiming@Data Flow Enums</Enum>
<Range />
<Validate><T>Int</T><D>16</D></Validate></Item></Item></Item></Item>
<Item XName="ParamSet" Type="ParamSet">
<Item XName="BusWidth" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>BusWidth</Description>
<DocSymbol />
<IsSettable><T>Bool</T><D>0</D></IsSettable>
<Range>[2:inf)</Range>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="N" Type="PartParam">
<DataEntry>NumHARQ-RxSubframeDelay</DataEntry>
<Description>Sample delay size</Description>
<DocSymbol />
<Range>[0:inf)</Range>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="OutputTiming" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>Output start time</Description>
<DocSymbol />
<Enum>Delay__OutputTiming@Data Flow Enums</Enum>
<Range />
<Validate><T>Int</T><D>16</D></Validate></Item></Item></Item>
<Item XName="D2" Type="Part">
<Category>Communications</Category>
<Description>Demodulator</Description>
<Footprint />
<MathLang><T>Bool</T><D>1</D></MathLang>
<Model>Demodulator@Data Flow Models</Model>
<ModelID />
<Netlist>input,42?Part6|output1,28?Part14|output2,27?Part14</Netlist>
<ParentPartName>Demodulator@Algorithm Design</ParentPartName>
<SectionNum><T>Int</T><D>0</D></SectionNum>
<ShortSymbol />
<ShowModel><T>Bool</T><D>0</D></ShowModel>
<SimOverride><T>Int</T><D>0</D></SimOverride>
<Symbol>SYM_Demodulator</Symbol>
<Item XName="ModelsParamSet" Type="ModelsParamSet">
<ReplaceMethod><T>Int</T><D>1</D></ReplaceMethod>
<Item XName="ModelSet_0" Type="ModelListEntry">
<Indentifier />
<ModelName>Demodulator@Data Flow Models</ModelName>
<SymbolName>SYM_Demodulator</SymbolName>
<Item XName="ParamSet" Type="ParamSet">
<Item XName="AmpSensitivity" Type="PartParam">
<DataEntry>1</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Amplitude sensitivity</Description>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="FCarrier" Type="PartParam">
<DataEntry>FCarrier</DataEntry>
<Description>Carrier frequency</Description>
<Unit><T>Int</T><D>1001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="FreqSensitivity" Type="PartParam">
<DataEntry>1.0e-4</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Frequency deviation sensitivity in Volts/Hz</Description>
<HideCondition>OutputType ~= 2</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="GainImbalance" Type="PartParam">
<DataEntry>0.0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Gain imbalance in dB</Description>
<DocSymbol>G</DocSymbol>
<HideCondition>ShowIQ_Impairments ~= 1</HideCondition>
<Range>(-inf:inf)</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="IQ_Rotation" Type="PartParam">
<DataEntry>0.0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>IQ rotation</Description>
<DocSymbol>R</DocSymbol>
<HideCondition>ShowIQ_Impairments ~= 1</HideCondition>
<Range>(-inf:inf)</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>8001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="I_OriginOffset" Type="PartParam">
<DataEntry>0.0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>I origin offset</Description>
<DocSymbol>I&lt;sub&gt;off&lt;/sub&gt;</DocSymbol>
<HideCondition>ShowIQ_Impairments ~= 1</HideCondition>
<Range>(-inf:inf)</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="InitialPhase" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Initial phase</Description>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>8001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="MirrorSignal" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Mirror signal about carrier</Description>
<DocSymbol />
<Enum>Demodulator__MirrorSignal@Data Flow Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="OutputType" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Output type</Description>
<Enum>Demodulator__OutputType@Data Flow Enums</Enum>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PhaseImbalance" Type="PartParam">
<DataEntry>0.0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Phase imbalance</Description>
<DocSymbol>phi.gif</DocSymbol>
<HideCondition>ShowIQ_Impairments ~= 1</HideCondition>
<Range>(-inf:inf)</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>8001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="PhaseSensitivity" Type="PartParam">
<DataEntry>1.0/90.0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Phase deviation sensitivity in Volts/degree</Description>
<HideCondition>OutputType ~= 1</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="Q_OriginOffset" Type="PartParam">
<DataEntry>0.0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Q origin offset</Description>
<DocSymbol>Q&lt;sub&gt;off&lt;/sub&gt;</DocSymbol>
<HideCondition>ShowIQ_Impairments ~= 1</HideCondition>
<Range>(-inf:inf)</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="ShowIQ_Impairments" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Show I and Q impairments</Description>
<DocSymbol />
<Enum>Demodulator__ShowIQ_Impairments@Data Flow Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item></Item></Item></Item>
<Item XName="ParamSet" Type="ParamSet">
<Item XName="AmpSensitivity" Type="PartParam">
<DataEntry>1</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Amplitude sensitivity</Description>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="FCarrier" Type="PartParam">
<DataEntry>FCarrier</DataEntry>
<Description>Carrier frequency</Description>
<Unit><T>Int</T><D>1001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="FreqSensitivity" Type="PartParam">
<DataEntry>1.0e-4</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Frequency deviation sensitivity in Volts/Hz</Description>
<HideCondition>OutputType ~= 2</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="GainImbalance" Type="PartParam">
<DataEntry>0.0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Gain imbalance in dB</Description>
<DocSymbol>G</DocSymbol>
<HideCondition>ShowIQ_Impairments ~= 1</HideCondition>
<Range>(-inf:inf)</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="IQ_Rotation" Type="PartParam">
<DataEntry>0.0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>IQ rotation</Description>
<DocSymbol>R</DocSymbol>
<HideCondition>ShowIQ_Impairments ~= 1</HideCondition>
<Range>(-inf:inf)</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>8001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="I_OriginOffset" Type="PartParam">
<DataEntry>0.0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>I origin offset</Description>
<DocSymbol>I&lt;sub&gt;off&lt;/sub&gt;</DocSymbol>
<HideCondition>ShowIQ_Impairments ~= 1</HideCondition>
<Range>(-inf:inf)</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="InitialPhase" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Initial phase</Description>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>8001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="MirrorSignal" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Mirror signal about carrier</Description>
<DocSymbol />
<Enum>Demodulator__MirrorSignal@Data Flow Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="OutputType" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Output type</Description>
<Enum>Demodulator__OutputType@Data Flow Enums</Enum>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PhaseImbalance" Type="PartParam">
<DataEntry>0.0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Phase imbalance</Description>
<DocSymbol>phi.gif</DocSymbol>
<HideCondition>ShowIQ_Impairments ~= 1</HideCondition>
<Range>(-inf:inf)</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>8001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="PhaseSensitivity" Type="PartParam">
<DataEntry>1.0/90.0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Phase deviation sensitivity in Volts/degree</Description>
<HideCondition>OutputType ~= 1</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="Q_OriginOffset" Type="PartParam">
<DataEntry>0.0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Q origin offset</Description>
<DocSymbol>Q&lt;sub&gt;off&lt;/sub&gt;</DocSymbol>
<HideCondition>ShowIQ_Impairments ~= 1</HideCondition>
<Range>(-inf:inf)</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="ShowIQ_Impairments" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Show I and Q impairments</Description>
<DocSymbol />
<Enum>Demodulator__ShowIQ_Impairments@Data Flow Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item></Item></Item>
<Item XName="D3" Type="Part">
<Category>Signal Processing</Category>
<Description>Delay</Description>
<DisabledNetlist />
<Footprint />
<MathLang><T>Bool</T><D>1</D></MathLang>
<Model>Delay@Data Flow Models</Model>
<ModelID />
<Netlist>input,BS_CQI_Bits?Connect14|output,CQI_Bits?Connect19</Netlist>
<ParentPartName>Delay@Algorithm Design</ParentPartName>
<SectionNum><T>Int</T><D>0</D></SectionNum>
<ShortSymbol />
<SimOverride><T>Int</T><D>0</D></SimOverride>
<Symbol>SYM_Delay</Symbol>
<Item XName="ModelsParamSet" Type="ModelsParamSet">
<ReplaceMethod><T>Int</T><D>1</D></ReplaceMethod>
<Item XName="ModelSet_0" Type="ModelListEntry">
<Indentifier />
<ModelName>DelayFxp@Fxp Models</ModelName></Item>
<Item XName="ModelSet_1" Type="ModelListEntry">
<Indentifier />
<ModelName>InitDelay@Data Flow Models</ModelName></Item>
<Item XName="ModelSet_2" Type="ModelListEntry">
<Indentifier />
<ModelName>Delay@Data Flow Models</ModelName>
<SymbolName>SYM_Delay</SymbolName>
<Item XName="ParamSet" Type="ParamSet">
<Item XName="BusWidth" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>BusWidth</Description>
<DocSymbol />
<IsSettable><T>Bool</T><D>0</D></IsSettable>
<Range>[2:inf)</Range>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="N" Type="PartParam">
<DataEntry>AMC_Delay-RxSubframeDelay</DataEntry>
<Description>Sample delay size</Description>
<DocSymbol />
<Range>[0:inf)</Range>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="OutputTiming" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>Output start time</Description>
<DocSymbol />
<Enum>Delay__OutputTiming@Data Flow Enums</Enum>
<Range />
<Validate><T>Int</T><D>16</D></Validate></Item></Item></Item></Item>
<Item XName="ParamSet" Type="ParamSet">
<Item XName="BusWidth" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>BusWidth</Description>
<DocSymbol />
<IsSettable><T>Bool</T><D>0</D></IsSettable>
<Range>[2:inf)</Range>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="N" Type="PartParam">
<DataEntry>AMC_Delay-RxSubframeDelay</DataEntry>
<Description>Sample delay size</Description>
<DocSymbol />
<Range>[0:inf)</Range>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="OutputTiming" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>Output start time</Description>
<DocSymbol />
<Enum>Delay__OutputTiming@Data Flow Enums</Enum>
<Range />
<Validate><T>Int</T><D>16</D></Validate></Item></Item></Item>
<Item XName="L2" Type="Part">
<Category>Measurement</Category>
<Description>Throughput measurement in LTE library</Description>
<DisabledNetlist />
<Footprint />
<MathLang><T>Bool</T><D>1</D></MathLang>
<Model>LTE_Throughput@LTE 8.9 Models</Model>
<ModelID />
<Netlist>CRCParity,BS_HARQ_Bits?Connect1|TBS,BS_TBS?Connect7</Netlist>
<ParentPartName>LTE_Throughput@LTE 8.9</ParentPartName>
<SectionNum><T>Int</T><D>0</D></SectionNum>
<ShortSymbol />
<SimOverride><T>Int</T><D>0</D></SimOverride>
<Symbol>SYM_LTE_Throughput@LTE 8.9 Symbols</Symbol>
<Item XName="ModelsParamSet" Type="ModelsParamSet">
<ReplaceMethod><T>Int</T><D>1</D></ReplaceMethod>
<Item XName="ModelSet_0" Type="ModelListEntry">
<Indentifier />
<ModelName>LTE_Throughput@LTE 8.9 Models</ModelName>
<SymbolName>SYM_LTE_Throughput@LTE 8.9 Symbols</SymbolName>
<Item XName="ParamSet" Type="ParamSet">
<Item XName="ControlSimulation" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>Let sink control how long the simulation will run?</Description>
<DocSymbol />
<Enum>LTE_Throughput__ControlSimulation@LTE 8.9 Enums</Enum>
<IsSettable><T>Bool</T><D>0</D></IsSettable>
<Range />
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="StatusUpdatePeriod" Type="PartParam">
<DataEntry>10</DataEntry>
<Description>Status update period in number of subframes</Description>
<DocSymbol />
<Range>[1:inf)</Range>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SubframeStart" Type="PartParam">
<DataEntry>10</DataEntry>
<Description>Data collection start subframe index</Description>
<DocSymbol />
<Range>[0:inf)</Range>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SubframeStop" Type="PartParam">
<DataEntry>NumFrames*10</DataEntry>
<Description>Data collection stop subframe index</Description>
<DocSymbol />
<Range>[SubframeStart:inf)</Range>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item></Item></Item></Item>
<Item XName="ParamSet" Type="ParamSet">
<Item XName="ControlSimulation" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>Let sink control how long the simulation will run?</Description>
<DocSymbol />
<Enum>LTE_Throughput__ControlSimulation@LTE 8.9 Enums</Enum>
<IsSettable><T>Bool</T><D>0</D></IsSettable>
<Range />
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="StatusUpdatePeriod" Type="PartParam">
<DataEntry>10</DataEntry>
<Description>Status update period in number of subframes</Description>
<DocSymbol />
<Range>[1:inf)</Range>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SubframeStart" Type="PartParam">
<DataEntry>10</DataEntry>
<Description>Data collection start subframe index</Description>
<DocSymbol />
<Range>[0:inf)</Range>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SubframeStop" Type="PartParam">
<DataEntry>NumFrames*10</DataEntry>
<Description>Data collection stop subframe index</Description>
<DocSymbol />
<Range>[SubframeStart:inf)</Range>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item></Item></Item>
<Item XName="LTE_A_UL_Rcv_1" Type="Part">
<Category>Receiver</Category>
<Description>Uplink Baseband Receiver</Description>
<DisabledNetlist />
<Footprint />
<MathLang><T>Bool</T><D>1</D></MathLang>
<Model>LTE_A_UL_Rcv@LTE Advanced Models</Model>
<ModelID />
<Netlist>Frame,44?Part14|UE_RawBits,RxBits?Connect4|PUSCH_ChannelBits,48|RI_Out,49|HARQACK_Out,50|CQI_Out,51|PUSCH_ModSymbols,53|PUSCH_FD,47|PUCCH_Sym,52|FRM_FD,40|HARQ_Bits,BS_HARQ_Bits?Connect11|TBS,BS_TBS?Connect8|CQI_Bits,BS_CQI_Bits?Connect14</Netlist>
<ParentPartName>LTE_A_UL_Rcv@LTE Advanced</ParentPartName>
<SectionNum><T>Int</T><D>0</D></SectionNum>
<ShareParamValues><T>Int</T><D>1</D></ShareParamValues>
<ShortSymbol />
<SimOverride><T>Int</T><D>0</D></SimOverride>
<Symbol>SYM_LTE_A_UL_Rcv@LTE Advanced Symbols</Symbol>
<Item XName="ModelsParamSet" Type="ModelsParamSet">
<ReplaceMethod><T>Int</T><D>1</D></ReplaceMethod>
<Item XName="ModelSet_0" Type="ModelListEntry">
<Indentifier />
<ModelName>LTE_A_UL_Rcv@LTE Advanced Models</ModelName>
<SymbolName>SYM_LTE_A_UL_Rcv@LTE Advanced Symbols</SymbolName>
<Item XName="ParamSet" Type="ParamSet">
<ParamOrder><T>Array_BString</T><D>1;13374;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI</D></ParamOrder>
<Item XName="AMC_Delay" Type="PartParam">
<DataEntry>AMC_Delay</DataEntry>
<Description>the CQI feedback delay in unit of subframes</Description>
<HideCondition>0==AMC_Enable</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="AMC_Enable" Type="PartParam">
<DataEntry>AMC_Enable</DataEntry>
<Description>whether enable adaptive modulation and coding or not</Description>
<Enum>LTE_A_HARQ_Controller__AMC_Enable@LTE Advanced Enums</Enum>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ActivateDMRSwithOOC" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>whether to activate DMRS with OOC</Description>
<Enum>LTE_A_UL_CAZAC__ActivateDMRSwithOOC@LTE Advanced Enums</Enum>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="Bandwidth" Type="PartParam">
<DataEntry>Bandwidth</DataEntry>
<Description>bandwidth</Description>
<Enum>LTE_UL_Receiver_Bandwidth@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="CQIToMCS" Type="PartParam">
<DataEntry>CQIToMCS</DataEntry>
<Description>MCS indices corresponding to CQI index 0 to 15</Description>
<HideCondition>0==AMC_Enable</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="CQI_BetaOffsetIndex" Type="PartParam">
<DataEntry>[2]</DataEntry>
<Description>CQI offset values, used in calculating the number of coded CQI symbols</Description>
<Enum />
<HideCondition>0==ShowControlInfoParameters || 1==PUCCH_PUSCH || 1==PUSCH_TransMode</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="CQI_NumInfoBits" Type="PartParam">
<DataEntry>[0]</DataEntry>
<Description>CQI information bits size</Description>
<Enum />
<HideCondition>0==ShowControlInfoParameters || 1==PUCCH_PUSCH || 1==PUSCH_TransMode</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="CdBlk_Index" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>codebook index for precoding, valid when MIMO_Mode is Spatial_Mux</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="CellID_Group" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the index of cell identity group ([0, 167])</Description>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="CellID_Sector" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the index of cell identity within the physical-layer cell-identity group ([0, 2])</Description>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="ChEstimatorMode" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>mode of interpolation algorithm in channel estimator</Description>
<Enum>LTE_UL_Receiver_ChEstimatorMode@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowRxAlgorithmParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="CyclicPrefix" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>type of cyclic prefix</Description>
<Enum>LTE_UL_Receiver_CyclicPrefix@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="DFTSwap_Enable" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>PUSCH DFT swap is enable</Description>
<Enum>LTE_UL_Receiver_DFTSwap_Enable@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="DL_CyclicPrefix" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>type of cyclic prefix in downlink</Description>
<Enum>LTE_UL_Receiver_DL_CyclicPrefix@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="DemapperMaxLevel" Type="PartParam">
<DataEntry>DemapperMaxLevel</DataEntry>
<Description>the maximum level for soft demapping output when DemapperType is Soft or CSI ((0:inf))</Description>
<HideCondition>0==ShowRxAlgorithmParameters || 0==DemapperType</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="DemapperType" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>symbol demodulation type</Description>
<Enum>LTE_UL_Receiver_DemapperType@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowRxAlgorithmParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="Enable64QAM" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>indicates whether 64QAM is allowed in uplink</Description>
<Enum>LTE_UL_Receiver_Enable64QAM@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="Fmax" Type="PartParam">
<DataEntry>Fmax</DataEntry>
<Description>the maximum doppler frequency. (used by MMSE channel estimator in PUSCH) ([0:inf))</Description>
<HideCondition>0==ShowRxAlgorithmParameters || 0==ChEstimatorMode</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>1001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="FrameIncreased" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>frame number increasing or not</Description>
<Enum>LTE_UL_Receiver_FrameIncreased@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="FrameMode" Type="PartParam">
<DataEntry>FrameMode</DataEntry>
<Description>frame mode</Description>
<Enum>LTE_UL_Receiver_FrameMode@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="FrameNum" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>frame number ([0, inf))</Description>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="GroupHop_Enable" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>whether enable group hopping for DMRS on PUCCH and PUSCH or not</Description>
<Enum>LTE_UL_Receiver_GroupHop_Enable@LTE 8.9 Enums</Enum>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="HARQACK_BetaOffsetIndex" Type="PartParam">
<DataEntry>[0]</DataEntry>
<Description>HARQ-ACK offset values, used in calculating the number of coded HARQ-ACK symbols</Description>
<Enum />
<HideCondition>0==ShowControlInfoParameters || 1==PUCCH_PUSCH || 1==PUSCH_TransMode</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="HARQACK_NumInfoBits" Type="PartParam">
<DataEntry>[0]</DataEntry>
<Description>HARQ-ACK information bits size</Description>
<Enum />
<HideCondition>0==ShowControlInfoParameters || 1==PUCCH_PUSCH || 1==PUSCH_TransMode</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="HARQ_Enable" Type="PartParam">
<DataEntry>HARQ_Enable</DataEntry>
<Description>whether enable HARQ or not</Description>
<Enum>LTE_UL_Receiver_HARQ_Enable@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="HalfCarrierShift_Enable" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>whether or not to enable 1/2 subcarrier shifting</Description>
<Enum>LTE_UL_Receiver_HalfCarrierShift_Enable@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="IQ_Offset_Correct" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>whether or not to correct IQ offset</Description>
<Enum>LTE_UL_Receiver_IQ_Offset_Correct@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowRxAlgorithmParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="MappingType" Type="PartParam">
<DataEntry>MappingType</DataEntry>
<Description>the modulation orders for the PUSCH in each subframe. (0:QPSK, 1:16QAM, 2:64QAM)</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="MaxHARQTrans" Type="PartParam">
<DataEntry>MaxHARQTrans</DataEntry>
<Description>Maximum number of HARQ transmission per each HARQ process</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH || 0==HARQ_Enable</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="NumHARQ" Type="PartParam">
<DataEntry>NumHARQ</DataEntry>
<Description>Number of HARQ processes</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH || 0==HARQ_Enable</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="NumOfCWs" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>number of code words</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="NumOfLayers" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>number of layers</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="NumRxAnts" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>number of Rx antennas</Description>
<Enum>LTE_A_UL_Rcv_NumRxAnts@LTE Advanced Enums</Enum>
<HideCondition>0==ShowSystemParameters</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="NumTxAnts" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>number of Tx antennas</Description>
<Enum>LTE_A_UL_Src_NumTxAnts@LTE Advanced Enums</Enum>
<HideCondition>0==ShowSystemParameters</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="OversamplingOption" Type="PartParam">
<DataEntry>OversamplingOption</DataEntry>
<Description>oversampling ratio option</Description>
<Enum>LTE_UL_Receiver_OversamplingOption@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PRACH_Config" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>PRACH configuration index ([0, 63])</Description>
<HideCondition>0==ShowPRACH_Parameters || 0==PRACH_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PRACH_Enable" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>whether or not to enable PRACH</Description>
<Enum>LTE_UL_Receiver_PRACH_Enable@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPRACH_Parameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PRACH_HS_flag" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>high speed flag</Description>
<Enum>LTE_UL_Receiver_PRACH_HS_flag@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPRACH_Parameters || 0==PRACH_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PRACH_LogicalIndex" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>logical index of root ZC sequence ([0, 837])</Description>
<HideCondition>0==ShowPRACH_Parameters || 0==PRACH_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PRACH_Ncs" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>cyclic shifts of ZC sequence ([0, 15])</Description>
<HideCondition>0==ShowPRACH_Parameters || 0==PRACH_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PRACH_PrmbleIndex" Type="PartParam">
<DataEntry>[0]</DataEntry>
<Description>preamble indexes, used to select preamble sequences from 64 preambles available in this cell ([0, 63])</Description>
<HideCondition>0==ShowPRACH_Parameters || 0==PRACH_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="PRACH_PwrOffset" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the power offset in dB for PRACH ((-inf, +inf))</Description>
<HideCondition>0==ShowPowerParameters || 0==PRACH_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="PRACH_RBOffset" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>PRACH frequency offset, the first RB available for PRACH ([0, 94])</Description>
<HideCondition>0==ShowPRACH_Parameters || 0==PRACH_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PRACH_ResourceIndex" Type="PartParam">
<DataEntry>[1]</DataEntry>
<Description>the PRACH Resource Index. In FDD, it indicates the subframe number where the preamble starts; in TDD, it indicates the preamble mapping in time and frequency ([0, 9])</Description>
<HideCondition>0==ShowPRACH_Parameters || 0==PRACH_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="PUCCH_Delta_shift" Type="PartParam">
<DataEntry>2</DataEntry>
<Description>used to calculate PUCCH cyclic shift Alfa ([1, 3])</Description>
<HideCondition>0==ShowPUCCH_Parameters || 0==PUCCH_PUSCH || PUCCH_Format &gt; 5</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PUCCH_Format" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>PUCCH format</Description>
<Enum>LTE_UL_Receiver_PUCCH_Format@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUCCH_Parameters || 0==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PUCCH_NRB2" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>number of RBs used for transmission PUCCH format 2/2a/2b ([0, 99])</Description>
<HideCondition>0==ShowPUCCH_Parameters || 0==PUCCH_PUSCH || PUCCH_Format &gt; 8</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PUCCH_NumCQIBits" Type="PartParam">
<DataEntry>5</DataEntry>
<Description>number of CQI bits for PUCCH format 2/2a/2b</Description>
<Enum />
<HideCondition>0==ShowPUCCH_Parameters || 0==PUCCH_PUSCH || 6&gt;PUCCH_Format</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PUCCH_NumHARQACKBits" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>number of HARQ-ACK bits for PUCCH format 2 in Extended CP mode</Description>
<Enum>LTE_UL_Receiver_PUCCH_NumHARQACKBits@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUCCH_Parameters || 0==PUCCH_PUSCH || ((0==CyclicPrefix || 6~=PUCCH_Format) &amp;&amp; (9&gt;PUCCH_Format))</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PUCCH_NumSRBits" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>number of SR bits for PUCCH format 3 and Shortened 3</Description>
<Enum>LTE_A_UL_Receiver_PUCCH_NumSRBits@LTE Advanced Enums</Enum>
<HideCondition>0==ShowPUCCH_Parameters || 0==PUCCH_PUSCH || 9&gt;PUCCH_Format</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PUCCH_PUSCH" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>PUCCH and PUSCH selection</Description>
<Enum>LTE_UL_Receiver_PUCCH_PUSCH@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PUCCH_PwrOffset" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the power offset in dB for PUCCH ((-inf, +inf))</Description>
<HideCondition>0==ShowPowerParameters || 0==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="PUCCH_RS_PwrOffset" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the power offset in dB for PUCCH RS ((-inf, +inf))</Description>
<HideCondition>0==ShowPowerParameters || 0==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="PUCCH_SF_Alloc" Type="PartParam">
<DataEntry>[2]</DataEntry>
<Description>which sub frames contain the PUCCH, valid when PUCCH_PUSCH is other than PUSCH ([0, 9])</Description>
<HideCondition>0==ShowPUCCH_Parameters || 0==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="PUCCH_n1" Type="PartParam">
<DataEntry>11</DataEntry>
<Description>resources used for transmission PUCCH format 1/1a/1b ([0, 12*100-1])</Description>
<HideCondition>0==ShowPUCCH_Parameters || 0==PUCCH_PUSCH || PUCCH_Format &gt; 5</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="PUCCH_n2" Type="PartParam">
<DataEntry>11</DataEntry>
<Description>resources used for transmission PUCCH format 2/2a/2b ([0, 12*PUCCH_NB2-1])</Description>
<HideCondition>0==ShowPUCCH_Parameters || 0==PUCCH_PUSCH || PUCCH_Format &lt; 6 || PUCCH_Format &gt; 8</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="PUCCH_n3" Type="PartParam">
<DataEntry>[11]</DataEntry>
<Description>resources used for transmission PUCCH format 3 and Shortened 3</Description>
<HideCondition>0==ShowPUCCH_Parameters || 0==PUCCH_PUSCH || PUCCH_Format &lt; 9</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="PUSCH_Delta_ss" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>used in determining the sequence-shift pattern for PUSCH ([0, 29])</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PUSCH_HoppingBits" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>information in PUSCH hopping bits</Description>
<Enum>LTE_UL_Receiver_PUSCH_HoppingBits@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH || 0==PUSCH_HoppingEnable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PUSCH_HoppingEnable" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>whether PUSCH frequency-hopping is enabled or not</Description>
<Enum>LTE_UL_Receiver_PUSCH_HoppingEnable@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PUSCH_HoppingMode" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>PUSCH frequency hopping mode</Description>
<Enum>LTE_UL_Receiver_PUSCH_HoppingMode@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH || 0==PUSCH_HoppingEnable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PUSCH_HoppingOffset" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the offset used for PUSCH frequency hopping ([0, 63])</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH || 0==PUSCH_HoppingEnable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PUSCH_Hopping_Nsb" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>number of sub-bands for PUSCH frequency hopping ([1, 4])</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH || 0==PUSCH_HoppingEnable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PUSCH_PwrOffset" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the power offset in dB for PUSCH ((-inf, +inf))</Description>
<HideCondition>0==ShowPowerParameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="PUSCH_RS_PwrOffset" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the power offset in dB for PUSCH RS ((-inf, +inf))</Description>
<HideCondition>0==ShowPowerParameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="PUSCH_TransMode" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>whether control and data are sent via PUSCH</Description>
<Enum>LTE_UL_Receiver_PUSCH_TransMode@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PUSCH_n_DMRS1" Type="PartParam">
<DataEntry>[0]</DataEntry>
<Description>used in computing the cyclic shift for PUSCH DMRS</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="PUSCH_n_DMRS2" Type="PartParam">
<DataEntry>[0]</DataEntry>
<Description>used in computing the cyclic shift for PUSCH DMRS</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="Payload" Type="PartParam">
<DataEntry>Payload</DataEntry>
<Description>the input payload for PUSCH, the meaning of the input is defined in Payload_Config</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>14</D></Validate></Item>
<Item XName="Payload_Config" Type="PartParam">
<DataEntry>Payload_Config</DataEntry>
<Description>the configuration mode of input data of PUSCH.</Description>
<Enum>LTE_UL_Receiver_Payload_Config@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PreDownsampling" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>pre-downsampling to 1X symbol rate</Description>
<Enum>LTE_UL_Receiver_PreDownsampling@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowRxAlgorithmParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="RB_Alloc" Type="PartParam">
<DataEntry>RB_Alloc</DataEntry>
<Description>the RB allocation for PUSCH, in the fomats of [start RB, number of RBs] or[SF0 start RB, SF0 number of RBs; ...; SF9 start RB, SF9 number of RBs]</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="RB_AllocType" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>RB allocation type</Description>
<Enum>LTE_UL_Receiver_RB_AllocType@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="RI_BetaOffsetIndex" Type="PartParam">
<DataEntry>[0]</DataEntry>
<Description>RI offset values, used in calculating the number of coded RI symbols</Description>
<Enum />
<HideCondition>0==ShowControlInfoParameters || 1==PUCCH_PUSCH || 1==PUSCH_TransMode</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="RI_NumInfoBits" Type="PartParam">
<DataEntry>[0]</DataEntry>
<Description>number of RI infomation bits ([0,2])</Description>
<Enum />
<HideCondition>0==ShowControlInfoParameters || 1==PUCCH_PUSCH || 1==PUSCH_TransMode</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="RV_Sequence" Type="PartParam">
<DataEntry>[0,1,2,3]</DataEntry>
<Description>Redundancy Version Index ([0, 3])</Description>
<Enum />
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="ReceiverDelay" Type="PartParam">
<DataEntry>RxSubframeDelay</DataEntry>
<Description>receiver delay ( One frame delay is for non-HARQ; One subframe delay is for closed-loop HARQ.</Description>
<Enum>LTE_UL_DemuxFrame__ReceiverDelay@LTE 8.9 Enums</Enum>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="SNR" Type="PartParam">
<DataEntry>SNR</DataEntry>
<Description>SNR in dB. (used by MMSE channel estimator in PUSCH) ((-inf:inf))</Description>
<HideCondition>0==ShowRxAlgorithmParameters || 0==ChEstimatorMode</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="SNREstimatorMode" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the working mode of SNR estimator.</Description>
<Enum>LTE_A_DL_CQI_Gen__SNREstimatorMode@LTE Advanced Enums</Enum>
<HideCondition>0==AMC_Enable</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="SNRFilterAlpha" Type="PartParam">
<DataEntry>0.01</DataEntry>
<Description>The filter coefficient value for SNR estimation</Description>
<HideCondition>0==AMC_Enable||0==SNREstimatorMode</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="SNRToCQI" Type="PartParam">
<DataEntry>SNRToCQI</DataEntry>
<Description>minimum SNR values corresponding to CQI index 1 to 15</Description>
<HideCondition>0==AMC_Enable</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>14</D></Validate></Item>
<Item XName="SRS_Bandwidth" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the UE-specific SRS bandwidth ([0, 3])</Description>
<HideCondition>0==ShowSRS_Parameters || 0==SRS_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SRS_BandwidthConfig" Type="PartParam">
<DataEntry>7</DataEntry>
<Description>the cell-specific SRS bandwidth configuration ([0, 7])</Description>
<HideCondition>0==ShowSRS_Parameters || 0==SRS_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SRS_ConfigIndex" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the UE-specific SRS configuration ([0, 1023])</Description>
<HideCondition>0==ShowSRS_Parameters || 0==SRS_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SRS_CyclicShift" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>used in computing the cyclic shift of SRS ([0, 7])</Description>
<HideCondition>0==ShowSRS_Parameters || 0==SRS_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SRS_Enable" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>sounding reference symbol is enable</Description>
<Enum>LTE_UL_Receiver_SRS_Enable@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSRS_Parameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="SRS_FreqPosition" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the SRS frequency domain position ([0, 23])</Description>
<HideCondition>0==ShowSRS_Parameters || 0==SRS_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SRS_HoppingBandwidth" Type="PartParam">
<DataEntry>3</DataEntry>
<Description>the SRS hopping bandwidth ([0, 3])</Description>
<HideCondition>0==ShowSRS_Parameters || 0==SRS_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SRS_MaxUpPts" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>whether enable the reconfiguration of maximum m_SRS_0 or not ([0, 15])</Description>
<Enum>LTE_UL_Receiver_SRS_MaxUpPts@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSRS_Parameters || 0==SRS_Enable || 0==FrameMode</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="SRS_PwrOffset" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the power offset in dB for SRS ((-inf, +inf))</Description>
<HideCondition>0==ShowPowerParameters || 0==SRS_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="SRS_SF_Config" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the cell-specific SRS subframe configuration ([0, 14])</Description>
<HideCondition>0==ShowSRS_Parameters || 0==SRS_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SRS_TransmissionComb" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>transmission comb ([0, 1])</Description>
<HideCondition>0==ShowSRS_Parameters || 0==SRS_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SeqHop_Enable" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>whether enable sequence hopping for DMRS on PUSCH  or not</Description>
<Enum>LTE_UL_Receiver_SeqHop_Enable@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowControlInfoParameters" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>show control information parameters for LTE uplink signals</Description>
<Enum>LTE_UL_Receiver_ShowParameters@LTE 8.9 Enums</Enum>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowPRACH_Parameters" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>show PRACH parameters for LTE uplink signals</Description>
<Enum>LTE_UL_Receiver_ShowParameters@LTE 8.9 Enums</Enum>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowPUCCH_Parameters" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>show PUCCH parameters for LTE uplink signals</Description>
<Enum>LTE_UL_Receiver_ShowParameters@LTE 8.9 Enums</Enum>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowPUSCH_Parameters" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>show PUSCH parameters for LTE uplink signals</Description>
<Enum>LTE_UL_Receiver_ShowParameters@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowPowerParameters" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>show power-related parameters</Description>
<Enum>LTE_UL_Receiver_ShowParameters@LTE 8.9 Enums</Enum>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowRxAlgorithmParameters" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>show parameters for LTE uplink receiver algorithm</Description>
<Enum>LTE_UL_Receiver_ShowParameters@LTE 8.9 Enums</Enum>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowSRS_Parameters" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>show SRS parameters for LTE uplink signals</Description>
<Enum>LTE_UL_Receiver_ShowParameters@LTE 8.9 Enums</Enum>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowSystemParameters" Type="PartParam">
<DataEntry />
<Description>show system parameters for LTE uplink signals</Description>
<Enum>LTE_UL_Receiver_ShowParameters@LTE 8.9 Enums</Enum>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="SpecialSF_Config" Type="PartParam">
<DataEntry>SpecialSF_Config</DataEntry>
<Description>special subframe configuration for TDD</Description>
<Enum>LTE_UL_Receiver_SpecialSF_Config@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters || 0==FrameMode</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="Sym_StartPos" Type="PartParam">
<DataEntry>[-20,-18]</DataEntry>
<Description>the start position of the negative offset value to the CP length(without oversampling) to get the OFDM symbol for FFT operation</Description>
<HideCondition>0==ShowRxAlgorithmParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="TC_Iteration" Type="PartParam">
<DataEntry>TC_Iteration</DataEntry>
<Description>Turbo decoder iteration number ([1:20])</Description>
<HideCondition>0==ShowRxAlgorithmParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="TDD_Config" Type="PartParam">
<DataEntry>TDD_Config</DataEntry>
<Description>downlink and uplink allocations for TDD</Description>
<Enum>LTE_UL_Receiver_TDD_Config@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters || 0==FrameMode</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="Tmax" Type="PartParam">
<DataEntry>Tmax</DataEntry>
<Description>the maximum delay of multi-path channel. (used by MMSE channel estimator in PUSCH) ([0:inf))</Description>
<HideCondition>0==ShowRxAlgorithmParameters || 0==ChEstimatorMode</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>7004</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="n_RNTI" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>radio network temporary identifier ([0, 65535])</Description>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item></Item></Item></Item>
<Item XName="ParamSet" Type="ParamSet">
<ParamOrder><T>Array_BString</T><D>1;13374;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;SNRFilterAlpha;SNREstimatorMode;SNRToCQI</D></ParamOrder>
<Item XName="AMC_Delay" Type="PartParam">
<DataEntry>AMC_Delay</DataEntry>
<Description>the CQI feedback delay in unit of subframes</Description>
<HideCondition>0==AMC_Enable</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="AMC_Enable" Type="PartParam">
<DataEntry>AMC_Enable</DataEntry>
<Description>whether enable adaptive modulation and coding or not</Description>
<Enum>LTE_A_HARQ_Controller__AMC_Enable@LTE Advanced Enums</Enum>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ActivateDMRSwithOOC" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>whether to activate DMRS with OOC</Description>
<Enum>LTE_A_UL_CAZAC__ActivateDMRSwithOOC@LTE Advanced Enums</Enum>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="Bandwidth" Type="PartParam">
<DataEntry>Bandwidth</DataEntry>
<Description>bandwidth</Description>
<Enum>LTE_UL_Receiver_Bandwidth@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="CQIToMCS" Type="PartParam">
<DataEntry>CQIToMCS</DataEntry>
<Description>MCS indices corresponding to CQI index 0 to 15</Description>
<HideCondition>0==AMC_Enable</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="CQI_BetaOffsetIndex" Type="PartParam">
<DataEntry>[2]</DataEntry>
<Description>CQI offset values, used in calculating the number of coded CQI symbols</Description>
<Enum />
<HideCondition>0==ShowControlInfoParameters || 1==PUCCH_PUSCH || 1==PUSCH_TransMode</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="CQI_NumInfoBits" Type="PartParam">
<DataEntry>[0]</DataEntry>
<Description>CQI information bits size</Description>
<Enum />
<HideCondition>0==ShowControlInfoParameters || 1==PUCCH_PUSCH || 1==PUSCH_TransMode</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="CdBlk_Index" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>codebook index for precoding, valid when MIMO_Mode is Spatial_Mux</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="CellID_Group" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the index of cell identity group ([0, 167])</Description>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="CellID_Sector" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the index of cell identity within the physical-layer cell-identity group ([0, 2])</Description>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="ChEstimatorMode" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>mode of interpolation algorithm in channel estimator</Description>
<Enum>LTE_UL_Receiver_ChEstimatorMode@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowRxAlgorithmParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="CyclicPrefix" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>type of cyclic prefix</Description>
<Enum>LTE_UL_Receiver_CyclicPrefix@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="DFTSwap_Enable" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>PUSCH DFT swap is enable</Description>
<Enum>LTE_UL_Receiver_DFTSwap_Enable@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="DL_CyclicPrefix" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>type of cyclic prefix in downlink</Description>
<Enum>LTE_UL_Receiver_DL_CyclicPrefix@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="DemapperMaxLevel" Type="PartParam">
<DataEntry>DemapperMaxLevel</DataEntry>
<Description>the maximum level for soft demapping output when DemapperType is Soft or CSI ((0:inf))</Description>
<HideCondition>0==ShowRxAlgorithmParameters || 0==DemapperType</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="DemapperType" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>symbol demodulation type</Description>
<Enum>LTE_UL_Receiver_DemapperType@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowRxAlgorithmParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="Enable64QAM" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>indicates whether 64QAM is allowed in uplink</Description>
<Enum>LTE_UL_Receiver_Enable64QAM@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="Fmax" Type="PartParam">
<DataEntry>Fmax</DataEntry>
<Description>the maximum doppler frequency. (used by MMSE channel estimator in PUSCH) ([0:inf))</Description>
<HideCondition>0==ShowRxAlgorithmParameters || 0==ChEstimatorMode</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>1001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="FrameIncreased" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>frame number increasing or not</Description>
<Enum>LTE_UL_Receiver_FrameIncreased@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="FrameMode" Type="PartParam">
<DataEntry>FrameMode</DataEntry>
<Description>frame mode</Description>
<Enum>LTE_UL_Receiver_FrameMode@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="FrameNum" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>frame number ([0, inf))</Description>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="GroupHop_Enable" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>whether enable group hopping for DMRS on PUCCH and PUSCH or not</Description>
<Enum>LTE_UL_Receiver_GroupHop_Enable@LTE 8.9 Enums</Enum>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="HARQACK_BetaOffsetIndex" Type="PartParam">
<DataEntry>[0]</DataEntry>
<Description>HARQ-ACK offset values, used in calculating the number of coded HARQ-ACK symbols</Description>
<Enum />
<HideCondition>0==ShowControlInfoParameters || 1==PUCCH_PUSCH || 1==PUSCH_TransMode</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="HARQACK_NumInfoBits" Type="PartParam">
<DataEntry>[0]</DataEntry>
<Description>HARQ-ACK information bits size</Description>
<Enum />
<HideCondition>0==ShowControlInfoParameters || 1==PUCCH_PUSCH || 1==PUSCH_TransMode</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="HARQ_Enable" Type="PartParam">
<DataEntry>HARQ_Enable</DataEntry>
<Description>whether enable HARQ or not</Description>
<Enum>LTE_UL_Receiver_HARQ_Enable@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="HalfCarrierShift_Enable" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>whether or not to enable 1/2 subcarrier shifting</Description>
<Enum>LTE_UL_Receiver_HalfCarrierShift_Enable@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="IQ_Offset_Correct" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>whether or not to correct IQ offset</Description>
<Enum>LTE_UL_Receiver_IQ_Offset_Correct@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowRxAlgorithmParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="MappingType" Type="PartParam">
<DataEntry>MappingType</DataEntry>
<Description>the modulation orders for the PUSCH in each subframe. (0:QPSK, 1:16QAM, 2:64QAM)</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="MaxHARQTrans" Type="PartParam">
<DataEntry>MaxHARQTrans</DataEntry>
<Description>Maximum number of HARQ transmission per each HARQ process</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH || 0==HARQ_Enable</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="NumHARQ" Type="PartParam">
<DataEntry>NumHARQ</DataEntry>
<Description>Number of HARQ processes</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH || 0==HARQ_Enable</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="NumOfCWs" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>number of code words</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="NumOfLayers" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>number of layers</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="NumRxAnts" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>number of Rx antennas</Description>
<Enum>LTE_A_UL_Rcv_NumRxAnts@LTE Advanced Enums</Enum>
<HideCondition>0==ShowSystemParameters</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="NumTxAnts" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>number of Tx antennas</Description>
<Enum>LTE_A_UL_Src_NumTxAnts@LTE Advanced Enums</Enum>
<HideCondition>0==ShowSystemParameters</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="OversamplingOption" Type="PartParam">
<DataEntry>OversamplingOption</DataEntry>
<Description>oversampling ratio option</Description>
<Enum>LTE_UL_Receiver_OversamplingOption@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PRACH_Config" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>PRACH configuration index ([0, 63])</Description>
<HideCondition>0==ShowPRACH_Parameters || 0==PRACH_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PRACH_Enable" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>whether or not to enable PRACH</Description>
<Enum>LTE_UL_Receiver_PRACH_Enable@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPRACH_Parameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PRACH_HS_flag" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>high speed flag</Description>
<Enum>LTE_UL_Receiver_PRACH_HS_flag@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPRACH_Parameters || 0==PRACH_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PRACH_LogicalIndex" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>logical index of root ZC sequence ([0, 837])</Description>
<HideCondition>0==ShowPRACH_Parameters || 0==PRACH_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PRACH_Ncs" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>cyclic shifts of ZC sequence ([0, 15])</Description>
<HideCondition>0==ShowPRACH_Parameters || 0==PRACH_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PRACH_PrmbleIndex" Type="PartParam">
<DataEntry>[0]</DataEntry>
<Description>preamble indexes, used to select preamble sequences from 64 preambles available in this cell ([0, 63])</Description>
<HideCondition>0==ShowPRACH_Parameters || 0==PRACH_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="PRACH_PwrOffset" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the power offset in dB for PRACH ((-inf, +inf))</Description>
<HideCondition>0==ShowPowerParameters || 0==PRACH_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="PRACH_RBOffset" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>PRACH frequency offset, the first RB available for PRACH ([0, 94])</Description>
<HideCondition>0==ShowPRACH_Parameters || 0==PRACH_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PRACH_ResourceIndex" Type="PartParam">
<DataEntry>[1]</DataEntry>
<Description>the PRACH Resource Index. In FDD, it indicates the subframe number where the preamble starts; in TDD, it indicates the preamble mapping in time and frequency ([0, 9])</Description>
<HideCondition>0==ShowPRACH_Parameters || 0==PRACH_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="PUCCH_Delta_shift" Type="PartParam">
<DataEntry>2</DataEntry>
<Description>used to calculate PUCCH cyclic shift Alfa ([1, 3])</Description>
<HideCondition>0==ShowPUCCH_Parameters || 0==PUCCH_PUSCH || PUCCH_Format &gt; 5</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PUCCH_Format" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>PUCCH format</Description>
<Enum>LTE_UL_Receiver_PUCCH_Format@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUCCH_Parameters || 0==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PUCCH_NRB2" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>number of RBs used for transmission PUCCH format 2/2a/2b ([0, 99])</Description>
<HideCondition>0==ShowPUCCH_Parameters || 0==PUCCH_PUSCH || PUCCH_Format &gt; 8</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PUCCH_NumCQIBits" Type="PartParam">
<DataEntry>5</DataEntry>
<Description>number of CQI bits for PUCCH format 2/2a/2b</Description>
<Enum />
<HideCondition>0==ShowPUCCH_Parameters || 0==PUCCH_PUSCH || 6&gt;PUCCH_Format</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PUCCH_NumHARQACKBits" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>number of HARQ-ACK bits for PUCCH format 2 in Extended CP mode</Description>
<Enum>LTE_UL_Receiver_PUCCH_NumHARQACKBits@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUCCH_Parameters || 0==PUCCH_PUSCH || ((0==CyclicPrefix || 6~=PUCCH_Format) &amp;&amp; (9&gt;PUCCH_Format))</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PUCCH_NumSRBits" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>number of SR bits for PUCCH format 3 and Shortened 3</Description>
<Enum>LTE_A_UL_Receiver_PUCCH_NumSRBits@LTE Advanced Enums</Enum>
<HideCondition>0==ShowPUCCH_Parameters || 0==PUCCH_PUSCH || 9&gt;PUCCH_Format</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PUCCH_PUSCH" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>PUCCH and PUSCH selection</Description>
<Enum>LTE_UL_Receiver_PUCCH_PUSCH@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PUCCH_PwrOffset" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the power offset in dB for PUCCH ((-inf, +inf))</Description>
<HideCondition>0==ShowPowerParameters || 0==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="PUCCH_RS_PwrOffset" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the power offset in dB for PUCCH RS ((-inf, +inf))</Description>
<HideCondition>0==ShowPowerParameters || 0==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="PUCCH_SF_Alloc" Type="PartParam">
<DataEntry>[2]</DataEntry>
<Description>which sub frames contain the PUCCH, valid when PUCCH_PUSCH is other than PUSCH ([0, 9])</Description>
<HideCondition>0==ShowPUCCH_Parameters || 0==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="PUCCH_n1" Type="PartParam">
<DataEntry>11</DataEntry>
<Description>resources used for transmission PUCCH format 1/1a/1b ([0, 12*100-1])</Description>
<HideCondition>0==ShowPUCCH_Parameters || 0==PUCCH_PUSCH || PUCCH_Format &gt; 5</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="PUCCH_n2" Type="PartParam">
<DataEntry>11</DataEntry>
<Description>resources used for transmission PUCCH format 2/2a/2b ([0, 12*PUCCH_NB2-1])</Description>
<HideCondition>0==ShowPUCCH_Parameters || 0==PUCCH_PUSCH || PUCCH_Format &lt; 6 || PUCCH_Format &gt; 8</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="PUCCH_n3" Type="PartParam">
<DataEntry>[11]</DataEntry>
<Description>resources used for transmission PUCCH format 3 and Shortened 3</Description>
<HideCondition>0==ShowPUCCH_Parameters || 0==PUCCH_PUSCH || PUCCH_Format &lt; 9</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="PUSCH_Delta_ss" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>used in determining the sequence-shift pattern for PUSCH ([0, 29])</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PUSCH_HoppingBits" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>information in PUSCH hopping bits</Description>
<Enum>LTE_UL_Receiver_PUSCH_HoppingBits@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH || 0==PUSCH_HoppingEnable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PUSCH_HoppingEnable" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>whether PUSCH frequency-hopping is enabled or not</Description>
<Enum>LTE_UL_Receiver_PUSCH_HoppingEnable@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PUSCH_HoppingMode" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>PUSCH frequency hopping mode</Description>
<Enum>LTE_UL_Receiver_PUSCH_HoppingMode@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH || 0==PUSCH_HoppingEnable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PUSCH_HoppingOffset" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the offset used for PUSCH frequency hopping ([0, 63])</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH || 0==PUSCH_HoppingEnable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PUSCH_Hopping_Nsb" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>number of sub-bands for PUSCH frequency hopping ([1, 4])</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH || 0==PUSCH_HoppingEnable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PUSCH_PwrOffset" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the power offset in dB for PUSCH ((-inf, +inf))</Description>
<HideCondition>0==ShowPowerParameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="PUSCH_RS_PwrOffset" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the power offset in dB for PUSCH RS ((-inf, +inf))</Description>
<HideCondition>0==ShowPowerParameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="PUSCH_TransMode" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>whether control and data are sent via PUSCH</Description>
<Enum>LTE_UL_Receiver_PUSCH_TransMode@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PUSCH_n_DMRS1" Type="PartParam">
<DataEntry>[0]</DataEntry>
<Description>used in computing the cyclic shift for PUSCH DMRS</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="PUSCH_n_DMRS2" Type="PartParam">
<DataEntry>[0]</DataEntry>
<Description>used in computing the cyclic shift for PUSCH DMRS</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="Payload" Type="PartParam">
<DataEntry>Payload</DataEntry>
<Description>the input payload for PUSCH, the meaning of the input is defined in Payload_Config</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>14</D></Validate></Item>
<Item XName="Payload_Config" Type="PartParam">
<DataEntry>Payload_Config</DataEntry>
<Description>the configuration mode of input data of PUSCH.</Description>
<Enum>LTE_UL_Receiver_Payload_Config@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PreDownsampling" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>pre-downsampling to 1X symbol rate</Description>
<Enum>LTE_UL_Receiver_PreDownsampling@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowRxAlgorithmParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="RB_Alloc" Type="PartParam">
<DataEntry>RB_Alloc</DataEntry>
<Description>the RB allocation for PUSCH, in the fomats of [start RB, number of RBs] or[SF0 start RB, SF0 number of RBs; ...; SF9 start RB, SF9 number of RBs]</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="RB_AllocType" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>RB allocation type</Description>
<Enum>LTE_UL_Receiver_RB_AllocType@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="RI_BetaOffsetIndex" Type="PartParam">
<DataEntry>[0]</DataEntry>
<Description>RI offset values, used in calculating the number of coded RI symbols</Description>
<Enum />
<HideCondition>0==ShowControlInfoParameters || 1==PUCCH_PUSCH || 1==PUSCH_TransMode</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="RI_NumInfoBits" Type="PartParam">
<DataEntry>[0]</DataEntry>
<Description>number of RI infomation bits ([0,2])</Description>
<Enum />
<HideCondition>0==ShowControlInfoParameters || 1==PUCCH_PUSCH || 1==PUSCH_TransMode</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="RV_Sequence" Type="PartParam">
<DataEntry>[0,1,2,3]</DataEntry>
<Description>Redundancy Version Index ([0, 3])</Description>
<Enum />
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="ReceiverDelay" Type="PartParam">
<DataEntry>RxSubframeDelay</DataEntry>
<Description>receiver delay ( One frame delay is for non-HARQ; One subframe delay is for closed-loop HARQ.</Description>
<Enum>LTE_UL_DemuxFrame__ReceiverDelay@LTE 8.9 Enums</Enum>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="SNR" Type="PartParam">
<DataEntry>SNR</DataEntry>
<Description>SNR in dB. (used by MMSE channel estimator in PUSCH) ((-inf:inf))</Description>
<HideCondition>0==ShowRxAlgorithmParameters || 0==ChEstimatorMode</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="SNREstimatorMode" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the working mode of SNR estimator.</Description>
<Enum>LTE_A_DL_CQI_Gen__SNREstimatorMode@LTE Advanced Enums</Enum>
<HideCondition>0==AMC_Enable</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="SNRFilterAlpha" Type="PartParam">
<DataEntry>0.01</DataEntry>
<Description>The filter coefficient value for SNR estimation</Description>
<HideCondition>0==AMC_Enable||0==SNREstimatorMode</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="SNRToCQI" Type="PartParam">
<DataEntry>SNRToCQI</DataEntry>
<Description>minimum SNR values corresponding to CQI index 1 to 15</Description>
<HideCondition>0==AMC_Enable</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>14</D></Validate></Item>
<Item XName="SRS_Bandwidth" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the UE-specific SRS bandwidth ([0, 3])</Description>
<HideCondition>0==ShowSRS_Parameters || 0==SRS_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SRS_BandwidthConfig" Type="PartParam">
<DataEntry>7</DataEntry>
<Description>the cell-specific SRS bandwidth configuration ([0, 7])</Description>
<HideCondition>0==ShowSRS_Parameters || 0==SRS_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SRS_ConfigIndex" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the UE-specific SRS configuration ([0, 1023])</Description>
<HideCondition>0==ShowSRS_Parameters || 0==SRS_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SRS_CyclicShift" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>used in computing the cyclic shift of SRS ([0, 7])</Description>
<HideCondition>0==ShowSRS_Parameters || 0==SRS_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SRS_Enable" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>sounding reference symbol is enable</Description>
<Enum>LTE_UL_Receiver_SRS_Enable@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSRS_Parameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="SRS_FreqPosition" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the SRS frequency domain position ([0, 23])</Description>
<HideCondition>0==ShowSRS_Parameters || 0==SRS_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SRS_HoppingBandwidth" Type="PartParam">
<DataEntry>3</DataEntry>
<Description>the SRS hopping bandwidth ([0, 3])</Description>
<HideCondition>0==ShowSRS_Parameters || 0==SRS_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SRS_MaxUpPts" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>whether enable the reconfiguration of maximum m_SRS_0 or not ([0, 15])</Description>
<Enum>LTE_UL_Receiver_SRS_MaxUpPts@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSRS_Parameters || 0==SRS_Enable || 0==FrameMode</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="SRS_PwrOffset" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the power offset in dB for SRS ((-inf, +inf))</Description>
<HideCondition>0==ShowPowerParameters || 0==SRS_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="SRS_SF_Config" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the cell-specific SRS subframe configuration ([0, 14])</Description>
<HideCondition>0==ShowSRS_Parameters || 0==SRS_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SRS_TransmissionComb" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>transmission comb ([0, 1])</Description>
<HideCondition>0==ShowSRS_Parameters || 0==SRS_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SeqHop_Enable" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>whether enable sequence hopping for DMRS on PUSCH  or not</Description>
<Enum>LTE_UL_Receiver_SeqHop_Enable@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowControlInfoParameters" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>show control information parameters for LTE uplink signals</Description>
<Enum>LTE_UL_Receiver_ShowParameters@LTE 8.9 Enums</Enum>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowPRACH_Parameters" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>show PRACH parameters for LTE uplink signals</Description>
<Enum>LTE_UL_Receiver_ShowParameters@LTE 8.9 Enums</Enum>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowPUCCH_Parameters" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>show PUCCH parameters for LTE uplink signals</Description>
<Enum>LTE_UL_Receiver_ShowParameters@LTE 8.9 Enums</Enum>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowPUSCH_Parameters" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>show PUSCH parameters for LTE uplink signals</Description>
<Enum>LTE_UL_Receiver_ShowParameters@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowPowerParameters" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>show power-related parameters</Description>
<Enum>LTE_UL_Receiver_ShowParameters@LTE 8.9 Enums</Enum>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowRxAlgorithmParameters" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>show parameters for LTE uplink receiver algorithm</Description>
<Enum>LTE_UL_Receiver_ShowParameters@LTE 8.9 Enums</Enum>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowSRS_Parameters" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>show SRS parameters for LTE uplink signals</Description>
<Enum>LTE_UL_Receiver_ShowParameters@LTE 8.9 Enums</Enum>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowSystemParameters" Type="PartParam">
<DataEntry />
<Description>show system parameters for LTE uplink signals</Description>
<Enum>LTE_UL_Receiver_ShowParameters@LTE 8.9 Enums</Enum>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="SpecialSF_Config" Type="PartParam">
<DataEntry>SpecialSF_Config</DataEntry>
<Description>special subframe configuration for TDD</Description>
<Enum>LTE_UL_Receiver_SpecialSF_Config@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters || 0==FrameMode</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="Sym_StartPos" Type="PartParam">
<DataEntry>[-20,-18]</DataEntry>
<Description>the start position of the negative offset value to the CP length(without oversampling) to get the OFDM symbol for FFT operation</Description>
<HideCondition>0==ShowRxAlgorithmParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="TC_Iteration" Type="PartParam">
<DataEntry>TC_Iteration</DataEntry>
<Description>Turbo decoder iteration number ([1:20])</Description>
<HideCondition>0==ShowRxAlgorithmParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="TDD_Config" Type="PartParam">
<DataEntry>TDD_Config</DataEntry>
<Description>downlink and uplink allocations for TDD</Description>
<Enum>LTE_UL_Receiver_TDD_Config@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters || 0==FrameMode</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="Tmax" Type="PartParam">
<DataEntry>Tmax</DataEntry>
<Description>the maximum delay of multi-path channel. (used by MMSE channel estimator in PUSCH) ([0:inf))</Description>
<HideCondition>0==ShowRxAlgorithmParameters || 0==ChEstimatorMode</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>7004</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="n_RNTI" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>radio network temporary identifier ([0, 65535])</Description>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item></Item></Item>
<Item XName="LTE_A_UL_Src_1" Type="Part">
<Category>Source</Category>
<Description>Uplink Source</Description>
<Footprint />
<MathLang><T>Bool</T><D>1</D></MathLang>
<Model>LTE_A_UL_Src@LTE Advanced Models</Model>
<ModelID />
<Netlist>DataIn,1?Connect12|RI_In,4?Connect2|HARQACK_In,8?Connect5|CQI_In,5?Connect15|Frame,2?Connect10|FRM_FD,17|Data_FD,3|PUSCH_ModSymbols,6|PUSCH_ChannelBits,10|SC_Status,37|HARQ_Bits,HARQ_Bits?Connect18|CQI_Bits,CQI_Bits?Connect19</Netlist>
<ParentPartName>LTE_A_UL_Src@LTE Advanced</ParentPartName>
<SectionNum><T>Int</T><D>0</D></SectionNum>
<ShareParamValues><T>Int</T><D>1</D></ShareParamValues>
<ShortSymbol />
<Symbol>SYM_LTE_A_UL_Src@LTE Advanced Symbols</Symbol>
<Item XName="ModelsParamSet" Type="ModelsParamSet">
<ReplaceMethod><T>Int</T><D>1</D></ReplaceMethod>
<Item XName="ModelSet_0" Type="ModelListEntry">
<Indentifier />
<ModelName>LTE_A_UL_Src@LTE Advanced Models</ModelName>
<SymbolName>SYM_LTE_A_UL_Src@LTE Advanced Symbols</SymbolName>
<Item XName="ParamSet" Type="ParamSet">
<ParamOrder><T>Array_BString</T><D>1;6708;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS</D></ParamOrder>
<Item XName="ACK_NACK_FeedbackMode" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>ACK/NACK feedback modes for TDD</Description>
<Enum>LTE_UL_Src_ACK_NACK_FeedbackMode@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowControlInfoParameters || 1==PUCCH_PUSCH || 0==FrameMode</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="AMC_Delay" Type="PartParam">
<DataEntry>AMC_Delay</DataEntry>
<Description>the CQI feedback delay in unit of subframes</Description>
<HideCondition>0==AMC_Enable</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="AMC_Enable" Type="PartParam">
<DataEntry>AMC_Enable</DataEntry>
<Description>whether enable adaptive modulation and coding or not</Description>
<Enum>LTE_A_HARQ_Controller__AMC_Enable@LTE Advanced Enums</Enum>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ActivateDMRSwithOOC" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>whether to activate DMRS with OOC</Description>
<Enum>LTE_A_UL_CAZAC__ActivateDMRSwithOOC@LTE Advanced Enums</Enum>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="Bandwidth" Type="PartParam">
<DataEntry>Bandwidth</DataEntry>
<Description>bandwidth</Description>
<Enum>LTE_UL_Src_Bandwidth@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="CI_StartPos" Type="PartParam">
<DataEntry>-3</DataEntry>
<Description>the start position of cyclic interval(take the start position of CP as origin), indicates the number of samples(without oversampling) of ECP added before CP ([-96, 0])</Description>
<HideCondition>0==ShowSpectrumShapingParameters || 1==SpectrumShapingType</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="CQIToMCS" Type="PartParam">
<DataEntry>CQIToMCS</DataEntry>
<Description>MCS indices corresponding to CQI index 0 to 15</Description>
<HideCondition>0==AMC_Enable</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="CQI_BetaOffsetIndex" Type="PartParam">
<DataEntry>[2]</DataEntry>
<Description>CQI offset values, used in calculating the number of coded CQI synbols ([2,15]</Description>
<HideCondition>0==ShowControlInfoParameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="CQI_NumInfoBits" Type="PartParam">
<DataEntry>[0,0,0,0,0,0,0,0,0,0]</DataEntry>
<Description>CQI information bits size ([0, inf))</Description>
<HideCondition>0==ShowControlInfoParameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="CdBlk_Index" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>codebook index for precoding, valid when MIMO_Mode is Spatial_Mux</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="CellID_Group" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the index of cell identity group ([0, 167])</Description>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="CellID_Sector" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the index of cell identity within the physical-layer cell-identity group ([0, 2])</Description>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="CyclicInterval" Type="PartParam">
<DataEntry>6</DataEntry>
<Description>the overlapped cyclic interval between two adjacent SC-FDMA symbols in unit of chips (without oversampleing) ([0, 96])</Description>
<HideCondition>0==ShowSpectrumShapingParameters || 1==SpectrumShapingType</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="CyclicPrefix" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>type of cyclic prefix</Description>
<Enum>LTE_UL_Src_CyclicPrefix@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="DFTSwap_Enable" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>PUSCH DFT swap is enable</Description>
<Enum>LTE_UL_Src_DFTSwap_Enable@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="DL_CyclicPrefix" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>type of cyclic prefix in downlink</Description>
<Enum>LTE_UL_Src_DL_CyclicPrefix@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="Enable64QAM" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>indicates whether 64QAM is allowed in uplink</Description>
<Enum>LTE_UL_Src_Enable64QAM@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="FIR_FilterType" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>spectrum-shaping FIR filter type</Description>
<Enum>LTE_UL_Src_FIR_FilterType@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSpectrumShapingParameters || 0==SpectrumShapingType</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="FIR_Taps" Type="PartParam">
<DataEntry>19</DataEntry>
<Description>number of FIR filter taps ([1, 1000])</Description>
<HideCondition>0==ShowSpectrumShapingParameters || 0==SpectrumShapingType</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="FIR_withInterp" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>spectrum-shaping FIR filter with interpolation operation</Description>
<Enum>LTE_UL_Src_FIR_withInterp@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSpectrumShapingParameters || 0==SpectrumShapingType</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="FrameIncreased" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>frame number increasing or not</Description>
<Enum>LTE_UL_Src_FrameIncreased@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="FrameMode" Type="PartParam">
<DataEntry>FrameMode</DataEntry>
<Description>frame mode</Description>
<Enum>LTE_UL_Src_FrameMode@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="FrameNum" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>frame number ([0, inf))</Description>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="GroupHop_Enable" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>whether enable group hopping for DMRS on PUCCH and PUSCH or not</Description>
<Enum>LTE_UL_Src_GroupHop_Enable@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="HARQACK_BetaOffsetIndex" Type="PartParam">
<DataEntry>[0]</DataEntry>
<Description>HARQ-ACK offset values, used in calculating the number of coded HARQ-ACK symbols ([0,14])</Description>
<HideCondition>0==ShowControlInfoParameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="HARQACK_NumInfoBits" Type="PartParam">
<DataEntry>[0,0,0,0,0,0,0,0,0,0]</DataEntry>
<Description>HARQ-ACK information bits size ([0, inf))</Description>
<HideCondition>0==ShowControlInfoParameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="HARQ_Enable" Type="PartParam">
<DataEntry>HARQ_Enable</DataEntry>
<Description>whether enable HARQ or not</Description>
<Enum>LTE_UL_Src_HARQ_Enable@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="HalfCarrierShift_Enable" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>whether or not to enable 1/2 subcarrier shifting</Description>
<Enum>LTE_UL_Src_HalfCarrierShift_Enable@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="MappingType" Type="PartParam">
<DataEntry>MappingType</DataEntry>
<Description>the modulation orders for the PUSCH in each subframe. (0:QPSK, 1:16QAM, 2:64QAM)</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="MaxHARQTrans" Type="PartParam">
<DataEntry>MaxHARQTrans</DataEntry>
<Description>Maximum number of HARQ transmission per each HARQ process</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH || 0==HARQ_Enable</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="Nbundled" Type="PartParam">
<DataEntry>[1]</DataEntry>
<Description>Nbundled for TDD ACK/NACK bundling ([1, 20])</Description>
<HideCondition>0==ShowControlInfoParameters || 1==PUCCH_PUSCH || 0==FrameMode</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="NumHARQ" Type="PartParam">
<DataEntry>NumHARQ</DataEntry>
<Description>Number of HARQ processes</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH || 0==HARQ_Enable</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="NumOfCWs" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>number of codewords</Description>
<Enum />
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="NumOfLayers" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>number of layers</Description>
<Enum />
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="NumTxAnts" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>number of Tx antennas</Description>
<Enum>LTE_A_UL_Src_NumTxAnts@LTE Advanced Enums</Enum>
<HideCondition>0==ShowSystemParameters</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="OversamplingOption" Type="PartParam">
<DataEntry>OversamplingOption</DataEntry>
<Description>oversampling ratio option</Description>
<Enum>LTE_UL_Src_OversamplingOption@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PRACH_Config" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>PRACH configuration index ([0, 63])</Description>
<HideCondition>0==ShowPRACH_Parameters || 0==PRACH_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PRACH_Enable" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>whether or not to enable PRACH</Description>
<Enum>LTE_UL_Src_PRACH_Enable@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPRACH_Parameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PRACH_HS_flag" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>high speed flag</Description>
<Enum>LTE_UL_Src_PRACH_HS_flag@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPRACH_Parameters || 0==PRACH_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PRACH_LogicalIndex" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>logical index of root ZC sequence ([0, 837])</Description>
<HideCondition>0==ShowPRACH_Parameters || 0==PRACH_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PRACH_Ncs" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>cyclic shifts of ZC sequence ([0, 15])</Description>
<HideCondition>0==ShowPRACH_Parameters || 0==PRACH_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PRACH_PrmbleIndex" Type="PartParam">
<DataEntry>[0]</DataEntry>
<Description>preamble indexes, used to select preamble sequences from 64 preambles available in this cell ([0, 63])</Description>
<HideCondition>0==ShowPRACH_Parameters || 0==PRACH_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="PRACH_PwrOffset" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the power offset in dB for PRACH ((-inf, +inf))</Description>
<HideCondition>0==ShowPowerParameters || 0==PRACH_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="PRACH_RBOffset" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>PRACH frequency offset, the first RB available for PRACH ([0, 94])</Description>
<HideCondition>0==ShowPRACH_Parameters || 0==PRACH_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PRACH_ResourceIndex" Type="PartParam">
<DataEntry>[1]</DataEntry>
<Description>the PRACH Resource Index. In FDD, it indicates the subframe number where the preamble starts; in TDD, it indicates the preamble mapping in time and frequency ([0, 9])</Description>
<HideCondition>0==ShowPRACH_Parameters || 0==PRACH_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="PUCCH_Delta_shift" Type="PartParam">
<DataEntry>2</DataEntry>
<Description>used to calculate PUCCH cyclic shift Alfa ([1, 3])</Description>
<HideCondition>0==ShowPUCCH_Parameters || 0==PUCCH_PUSCH || 5&lt;PUCCH_Format</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PUCCH_Format" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>PUCCH format</Description>
<Enum>LTE_UL_Src_PUCCH_Format@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUCCH_Parameters || 0==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PUCCH_NRB2" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>number of RBs used for transmission PUCCH format 2/2a/2b ([0, 99])</Description>
<HideCondition>0==ShowPUCCH_Parameters || 0==PUCCH_PUSCH || 8&lt;PUCCH_Format</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PUCCH_NumCQIBits" Type="PartParam">
<DataEntry>5</DataEntry>
<Description>number of CQI bits for PUCCH format 2/2a/2b/3/shortened 3</Description>
<HideCondition>0==ShowPUCCH_Parameters || 0==PUCCH_PUSCH || 6&gt;PUCCH_Format</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PUCCH_NumHARQACKBits" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>number of HARQ-ACK bits for PUCCH format 2 in extended CP mode or for PUCCH format 3/shortened 3</Description>
<Enum>LTE_UL_Src_PUCCH_NumHARQACKBits@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUCCH_Parameters || 0==PUCCH_PUSCH || ((0==CyclicPrefix || 6~=PUCCH_Format) &amp;&amp; (9&gt;PUCCH_Format))</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PUCCH_NumSRBits" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>number of SR bits for PUCCH format 3 and shortened 3</Description>
<Enum>LTE_A_UL_Src_PUCCH_NumSRBits@LTE Advanced Enums</Enum>
<HideCondition>0==ShowPUCCH_Parameters || 0==PUCCH_PUSCH || 9&gt;PUCCH_Format</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PUCCH_PUSCH" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>PUCCH and PUSCH selection</Description>
<Enum>LTE_UL_Src_PUCCH_PUSCH@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PUCCH_PwrOffset" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the power offset in dB for PUCCH ((-inf, +inf))</Description>
<HideCondition>0==ShowPowerParameters || 0==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="PUCCH_RS_PwrOffset" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the power offset in dB for PUCCH RS ((-inf, +inf))</Description>
<HideCondition>0==ShowPowerParameters || 0==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="PUCCH_SF_Alloc" Type="PartParam">
<DataEntry>[2]</DataEntry>
<Description>which sub frames contain the PUCCH, valid when PUCCH_PUSCH is other than PUSCH ([0, 9])</Description>
<HideCondition>0==ShowPUCCH_Parameters || 0==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="PUCCH_n1" Type="PartParam">
<DataEntry>11</DataEntry>
<Description>resources used for transmission PUCCH format 1/1a/1b ([0, 12*100-1])</Description>
<HideCondition>0==ShowPUCCH_Parameters || 0==PUCCH_PUSCH || 5&lt;PUCCH_Format</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="PUCCH_n2" Type="PartParam">
<DataEntry>11</DataEntry>
<Description>resources used for transmission PUCCH format 2/2a/2b ([0, 12*PUCCH_NB2-1])</Description>
<HideCondition>0==ShowPUCCH_Parameters || 0==PUCCH_PUSCH || 6&gt;PUCCH_Format || 8&lt;PUCCH_Format</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="PUCCH_n3" Type="PartParam">
<DataEntry>[0]</DataEntry>
<Description>resources used for transmission PUCCH format 3 and shortened 3 ([0, 5*NumOfRb-1])</Description>
<HideCondition>0==ShowPUCCH_Parameters || 0==PUCCH_PUSCH || 9&gt;PUCCH_Format</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="PUSCH_Delta_ss" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>used in determining the sequence-shift pattern for PUSCH ([0, 29])</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PUSCH_HoppingBits" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>information in PUSCH hopping bits</Description>
<Enum>LTE_UL_Src_PUSCH_HoppingBits@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 0==PUSCH_HoppingEnable || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PUSCH_HoppingEnable" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>whether PUSCH frequency-hopping is enabled or not</Description>
<Enum>LTE_UL_Src_PUSCH_HoppingEnable@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PUSCH_HoppingMode" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>PUSCH frequency hopping mode</Description>
<Enum>LTE_UL_Src_PUSCH_HoppingMode@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 0==PUSCH_HoppingEnable || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PUSCH_HoppingOffset" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the offset used for PUSCH frequency hopping ([0, 63])</Description>
<HideCondition>0==ShowPUSCH_Parameters || 0==PUSCH_HoppingEnable || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PUSCH_Hopping_Nsb" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>number of sub-bands for PUSCH frequency hopping ([1, 4])</Description>
<HideCondition>0==ShowPUSCH_Parameters || 0==PUSCH_HoppingEnable || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PUSCH_PwrOffset" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the power offset in dB for PUSCH ((-inf, +inf))</Description>
<HideCondition>0==ShowPowerParameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="PUSCH_RS_PwrOffset" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the power offset in dB for PUSCH RS ((-inf, +inf))</Description>
<HideCondition>0==ShowPowerParameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="PUSCH_TransMode" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>whether control and data are sent via PUSCH</Description>
<Enum>LTE_UL_Src_PUSCH_TransMode@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PUSCH_n_DMRS1" Type="PartParam">
<DataEntry>[0]</DataEntry>
<Description>used in computing the cyclic shift for PUSCH DMRS</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="PUSCH_n_DMRS2" Type="PartParam">
<DataEntry>[0]</DataEntry>
<Description>used in computing the cyclic shift for PUSCH DMRS</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="Payload" Type="PartParam">
<DataEntry>Payload</DataEntry>
<Description>the input payload for PUSCH, the meaning of the input is defined in Payload_Config</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>14</D></Validate></Item>
<Item XName="Payload_Config" Type="PartParam">
<DataEntry>Payload_Config</DataEntry>
<Description>the configuration mode of input data of PUSCH.</Description>
<Enum>LTE_UL_Src_Payload_Config@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="Printf_RB_SF_Alloc" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>print the RB_SF allocation to file</Description>
<Enum>LTE_UL_Src_Printf_RB_SF_Alloc@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="RB_Alloc" Type="PartParam">
<DataEntry>RB_Alloc</DataEntry>
<Description>the RB allocation for PUSCH, in the fomats of [start RB, number of RBs] or[SF0 start RB, SF0 number of RBs; ...; SF9 start RB, SF9 number of RBs]</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="RB_AllocType" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>RB allocation type</Description>
<Enum>LTE_UL_Src_RB_AllocType@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="RI_BetaOffsetIndex" Type="PartParam">
<DataEntry>[0]</DataEntry>
<Description>RI offset values, used in calculating the number of coded RI symbols ([0,12])</Description>
<HideCondition>0==ShowControlInfoParameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="RI_NumInfoBits" Type="PartParam">
<DataEntry>[0,0,0,0,0,0,0,0,0,0]</DataEntry>
<Description>RI information bits size ([0, inf))</Description>
<HideCondition>0==ShowControlInfoParameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="RRC_Alpha" Type="PartParam">
<DataEntry>0.22</DataEntry>
<Description>roll-off factor for root raised-cosine filter ([0, 1.0])</Description>
<HideCondition>0==ShowSpectrumShapingParameters || 0==SpectrumShapingType</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="RV_Sequence" Type="PartParam">
<DataEntry>[0,1,2,3]</DataEntry>
<Description>Redundancy Version Index ([0, 3])</Description>
<Enum />
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="SRS_Bandwidth" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the UE-specific SRS bandwidth ([0, 3])</Description>
<HideCondition>0==ShowSRS_Parameters || 0==SRS_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SRS_BandwidthConfig" Type="PartParam">
<DataEntry>7</DataEntry>
<Description>the cell-specific SRS bandwidth configuration ([0, 7])</Description>
<HideCondition>0==ShowSRS_Parameters || 0==SRS_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SRS_ConfigIndex" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the UE-specific SRS configuration ([0, 1023])</Description>
<HideCondition>0==ShowSRS_Parameters || 0==SRS_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SRS_CyclicShift" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>used in computing the cyclic shift of SRS ([0, 7])</Description>
<HideCondition>0==ShowSRS_Parameters || 0==SRS_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="SRS_Enable" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>sounding reference symbol is enable</Description>
<Enum>LTE_UL_Src_SRS_Enable@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSRS_Parameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="SRS_FreqPosition" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the SRS frequency domain position ([0, 23])</Description>
<HideCondition>0==ShowSRS_Parameters || 0==SRS_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SRS_HoppingBandwidth" Type="PartParam">
<DataEntry>3</DataEntry>
<Description>the SRS hopping bandwidth ([0, 3])</Description>
<HideCondition>0==ShowSRS_Parameters || 0==SRS_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SRS_MaxUpPts" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>whether enable the reconfiguration of maximum m_SRS_0 or not ([0, 15])</Description>
<Enum>LTE_UL_Src_SRS_MaxUpPts@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSRS_Parameters || 0==SRS_Enable || 0==FrameMode</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="SRS_PwrOffset" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the power offset in dB for SRS ((-inf, +inf))</Description>
<HideCondition>0==ShowPowerParameters || 0==SRS_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="SRS_SF_Config" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the cell-specific SRS subframe configuration ([0, 14])</Description>
<HideCondition>0==ShowSRS_Parameters || 0==SRS_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SRS_TransmissionComb" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>transmission comb ([0, 1])</Description>
<HideCondition>0==ShowSRS_Parameters || 0==SRS_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SeqHop_Enable" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>whether enable sequence hopping for DMRS on PUSCH  or not</Description>
<Enum>LTE_UL_Src_SeqHop_Enable@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowControlInfoParameters" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>show control information parameters for LTE uplink signals</Description>
<Enum>LTE_UL_Src_ShowParameters@LTE 8.9 Enums</Enum>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowPRACH_Parameters" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>show PRACH parameters for LTE uplink signals</Description>
<Enum>LTE_UL_Src_ShowParameters@LTE 8.9 Enums</Enum>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowPUCCH_Parameters" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>show PUCCH parameters for LTE uplink signals</Description>
<Enum>LTE_UL_Src_ShowParameters@LTE 8.9 Enums</Enum>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowPUSCH_Parameters" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>show PUSCH parameters for LTE uplink signals</Description>
<Enum>LTE_UL_Src_ShowParameters@LTE 8.9 Enums</Enum>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowPowerParameters" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>show power-related parameters</Description>
<Enum>LTE_UL_Src_ShowParameters@LTE 8.9 Enums</Enum>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowSRS_Parameters" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>show SRS parameters for LTE uplink signals</Description>
<Enum>LTE_UL_Src_ShowParameters@LTE 8.9 Enums</Enum>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowSpectrumShapingParameters" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>show parameters for transmit spectrum shaping</Description>
<Enum>LTE_UL_Src_ShowParameters@LTE 8.9 Enums</Enum>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowSystemParameters" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>show system parameters for LTE uplink signals</Description>
<Enum>LTE_UL_Src_ShowParameters@LTE 8.9 Enums</Enum>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="SpecialSF_Config" Type="PartParam">
<DataEntry>SpecialSF_Config</DataEntry>
<Description>special subframe configuration for TDD</Description>
<Enum>LTE_UL_Src_SpecialSF_Config@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters || 0==FrameMode</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="SpectrumShapingType" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>spectrum-shaping type</Description>
<Enum>LTE_UL_Src_SpectrumShapingType@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSpectrumShapingParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="TDD_Config" Type="PartParam">
<DataEntry>TDD_Config</DataEntry>
<Description>downlink and uplink allocations for TDD</Description>
<Enum>LTE_UL_Src_TDD_Config@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters || 0==FrameMode</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="WindowType" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>type of time transition windowing between two consecutive symbols</Description>
<Enum>LTE_UL_Src_WindowType@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSpectrumShapingParameters || 1==SpectrumShapingType</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="n_RNTI" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>radio network temporary identifier ([0, 65535])</Description>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item></Item></Item></Item>
<Item XName="ParamSet" Type="ParamSet">
<ParamOrder><T>Array_BString</T><D>1;6708;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;PUCCH_NumSRBits;PUCCH_n3;AMC_Enable;AMC_Delay;CQIToMCS</D></ParamOrder>
<Item XName="ACK_NACK_FeedbackMode" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>ACK/NACK feedback modes for TDD</Description>
<Enum>LTE_UL_Src_ACK_NACK_FeedbackMode@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowControlInfoParameters || 1==PUCCH_PUSCH || 0==FrameMode</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="AMC_Delay" Type="PartParam">
<DataEntry>AMC_Delay</DataEntry>
<Description>the CQI feedback delay in unit of subframes</Description>
<HideCondition>0==AMC_Enable</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="AMC_Enable" Type="PartParam">
<DataEntry>AMC_Enable</DataEntry>
<Description>whether enable adaptive modulation and coding or not</Description>
<Enum>LTE_A_HARQ_Controller__AMC_Enable@LTE Advanced Enums</Enum>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ActivateDMRSwithOOC" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>whether to activate DMRS with OOC</Description>
<Enum>LTE_A_UL_CAZAC__ActivateDMRSwithOOC@LTE Advanced Enums</Enum>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="Bandwidth" Type="PartParam">
<DataEntry>Bandwidth</DataEntry>
<Description>bandwidth</Description>
<Enum>LTE_UL_Src_Bandwidth@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="CI_StartPos" Type="PartParam">
<DataEntry>-3</DataEntry>
<Description>the start position of cyclic interval(take the start position of CP as origin), indicates the number of samples(without oversampling) of ECP added before CP ([-96, 0])</Description>
<HideCondition>0==ShowSpectrumShapingParameters || 1==SpectrumShapingType</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="CQIToMCS" Type="PartParam">
<DataEntry>CQIToMCS</DataEntry>
<Description>MCS indices corresponding to CQI index 0 to 15</Description>
<HideCondition>0==AMC_Enable</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="CQI_BetaOffsetIndex" Type="PartParam">
<DataEntry>[2]</DataEntry>
<Description>CQI offset values, used in calculating the number of coded CQI synbols ([2,15]</Description>
<HideCondition>0==ShowControlInfoParameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="CQI_NumInfoBits" Type="PartParam">
<DataEntry>[0,0,0,0,0,0,0,0,0,0]</DataEntry>
<Description>CQI information bits size ([0, inf))</Description>
<HideCondition>0==ShowControlInfoParameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="CdBlk_Index" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>codebook index for precoding, valid when MIMO_Mode is Spatial_Mux</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="CellID_Group" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the index of cell identity group ([0, 167])</Description>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="CellID_Sector" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the index of cell identity within the physical-layer cell-identity group ([0, 2])</Description>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="CyclicInterval" Type="PartParam">
<DataEntry>6</DataEntry>
<Description>the overlapped cyclic interval between two adjacent SC-FDMA symbols in unit of chips (without oversampleing) ([0, 96])</Description>
<HideCondition>0==ShowSpectrumShapingParameters || 1==SpectrumShapingType</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="CyclicPrefix" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>type of cyclic prefix</Description>
<Enum>LTE_UL_Src_CyclicPrefix@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="DFTSwap_Enable" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>PUSCH DFT swap is enable</Description>
<Enum>LTE_UL_Src_DFTSwap_Enable@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="DL_CyclicPrefix" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>type of cyclic prefix in downlink</Description>
<Enum>LTE_UL_Src_DL_CyclicPrefix@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="Enable64QAM" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>indicates whether 64QAM is allowed in uplink</Description>
<Enum>LTE_UL_Src_Enable64QAM@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="FIR_FilterType" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>spectrum-shaping FIR filter type</Description>
<Enum>LTE_UL_Src_FIR_FilterType@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSpectrumShapingParameters || 0==SpectrumShapingType</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="FIR_Taps" Type="PartParam">
<DataEntry>19</DataEntry>
<Description>number of FIR filter taps ([1, 1000])</Description>
<HideCondition>0==ShowSpectrumShapingParameters || 0==SpectrumShapingType</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="FIR_withInterp" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>spectrum-shaping FIR filter with interpolation operation</Description>
<Enum>LTE_UL_Src_FIR_withInterp@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSpectrumShapingParameters || 0==SpectrumShapingType</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="FrameIncreased" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>frame number increasing or not</Description>
<Enum>LTE_UL_Src_FrameIncreased@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="FrameMode" Type="PartParam">
<DataEntry>FrameMode</DataEntry>
<Description>frame mode</Description>
<Enum>LTE_UL_Src_FrameMode@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="FrameNum" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>frame number ([0, inf))</Description>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="GroupHop_Enable" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>whether enable group hopping for DMRS on PUCCH and PUSCH or not</Description>
<Enum>LTE_UL_Src_GroupHop_Enable@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="HARQACK_BetaOffsetIndex" Type="PartParam">
<DataEntry>[0]</DataEntry>
<Description>HARQ-ACK offset values, used in calculating the number of coded HARQ-ACK symbols ([0,14])</Description>
<HideCondition>0==ShowControlInfoParameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="HARQACK_NumInfoBits" Type="PartParam">
<DataEntry>[0,0,0,0,0,0,0,0,0,0]</DataEntry>
<Description>HARQ-ACK information bits size ([0, inf))</Description>
<HideCondition>0==ShowControlInfoParameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="HARQ_Enable" Type="PartParam">
<DataEntry>HARQ_Enable</DataEntry>
<Description>whether enable HARQ or not</Description>
<Enum>LTE_UL_Src_HARQ_Enable@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="HalfCarrierShift_Enable" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>whether or not to enable 1/2 subcarrier shifting</Description>
<Enum>LTE_UL_Src_HalfCarrierShift_Enable@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="MappingType" Type="PartParam">
<DataEntry>MappingType</DataEntry>
<Description>the modulation orders for the PUSCH in each subframe. (0:QPSK, 1:16QAM, 2:64QAM)</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="MaxHARQTrans" Type="PartParam">
<DataEntry>MaxHARQTrans</DataEntry>
<Description>Maximum number of HARQ transmission per each HARQ process</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH || 0==HARQ_Enable</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="Nbundled" Type="PartParam">
<DataEntry>[1]</DataEntry>
<Description>Nbundled for TDD ACK/NACK bundling ([1, 20])</Description>
<HideCondition>0==ShowControlInfoParameters || 1==PUCCH_PUSCH || 0==FrameMode</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="NumHARQ" Type="PartParam">
<DataEntry>NumHARQ</DataEntry>
<Description>Number of HARQ processes</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH || 0==HARQ_Enable</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="NumOfCWs" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>number of codewords</Description>
<Enum />
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="NumOfLayers" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>number of layers</Description>
<Enum />
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="NumTxAnts" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>number of Tx antennas</Description>
<Enum>LTE_A_UL_Src_NumTxAnts@LTE Advanced Enums</Enum>
<HideCondition>0==ShowSystemParameters</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="OversamplingOption" Type="PartParam">
<DataEntry>OversamplingOption</DataEntry>
<Description>oversampling ratio option</Description>
<Enum>LTE_UL_Src_OversamplingOption@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PRACH_Config" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>PRACH configuration index ([0, 63])</Description>
<HideCondition>0==ShowPRACH_Parameters || 0==PRACH_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PRACH_Enable" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>whether or not to enable PRACH</Description>
<Enum>LTE_UL_Src_PRACH_Enable@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPRACH_Parameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PRACH_HS_flag" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>high speed flag</Description>
<Enum>LTE_UL_Src_PRACH_HS_flag@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPRACH_Parameters || 0==PRACH_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PRACH_LogicalIndex" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>logical index of root ZC sequence ([0, 837])</Description>
<HideCondition>0==ShowPRACH_Parameters || 0==PRACH_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PRACH_Ncs" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>cyclic shifts of ZC sequence ([0, 15])</Description>
<HideCondition>0==ShowPRACH_Parameters || 0==PRACH_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PRACH_PrmbleIndex" Type="PartParam">
<DataEntry>[0]</DataEntry>
<Description>preamble indexes, used to select preamble sequences from 64 preambles available in this cell ([0, 63])</Description>
<HideCondition>0==ShowPRACH_Parameters || 0==PRACH_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="PRACH_PwrOffset" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the power offset in dB for PRACH ((-inf, +inf))</Description>
<HideCondition>0==ShowPowerParameters || 0==PRACH_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="PRACH_RBOffset" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>PRACH frequency offset, the first RB available for PRACH ([0, 94])</Description>
<HideCondition>0==ShowPRACH_Parameters || 0==PRACH_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PRACH_ResourceIndex" Type="PartParam">
<DataEntry>[1]</DataEntry>
<Description>the PRACH Resource Index. In FDD, it indicates the subframe number where the preamble starts; in TDD, it indicates the preamble mapping in time and frequency ([0, 9])</Description>
<HideCondition>0==ShowPRACH_Parameters || 0==PRACH_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="PUCCH_Delta_shift" Type="PartParam">
<DataEntry>2</DataEntry>
<Description>used to calculate PUCCH cyclic shift Alfa ([1, 3])</Description>
<HideCondition>0==ShowPUCCH_Parameters || 0==PUCCH_PUSCH || 5&lt;PUCCH_Format</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PUCCH_Format" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>PUCCH format</Description>
<Enum>LTE_UL_Src_PUCCH_Format@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUCCH_Parameters || 0==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PUCCH_NRB2" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>number of RBs used for transmission PUCCH format 2/2a/2b ([0, 99])</Description>
<HideCondition>0==ShowPUCCH_Parameters || 0==PUCCH_PUSCH || 8&lt;PUCCH_Format</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PUCCH_NumCQIBits" Type="PartParam">
<DataEntry>5</DataEntry>
<Description>number of CQI bits for PUCCH format 2/2a/2b/3/shortened 3</Description>
<HideCondition>0==ShowPUCCH_Parameters || 0==PUCCH_PUSCH || 6&gt;PUCCH_Format</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PUCCH_NumHARQACKBits" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>number of HARQ-ACK bits for PUCCH format 2 in extended CP mode or for PUCCH format 3/shortened 3</Description>
<Enum>LTE_UL_Src_PUCCH_NumHARQACKBits@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUCCH_Parameters || 0==PUCCH_PUSCH || ((0==CyclicPrefix || 6~=PUCCH_Format) &amp;&amp; (9&gt;PUCCH_Format))</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PUCCH_NumSRBits" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>number of SR bits for PUCCH format 3 and shortened 3</Description>
<Enum>LTE_A_UL_Src_PUCCH_NumSRBits@LTE Advanced Enums</Enum>
<HideCondition>0==ShowPUCCH_Parameters || 0==PUCCH_PUSCH || 9&gt;PUCCH_Format</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PUCCH_PUSCH" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>PUCCH and PUSCH selection</Description>
<Enum>LTE_UL_Src_PUCCH_PUSCH@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PUCCH_PwrOffset" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the power offset in dB for PUCCH ((-inf, +inf))</Description>
<HideCondition>0==ShowPowerParameters || 0==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="PUCCH_RS_PwrOffset" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the power offset in dB for PUCCH RS ((-inf, +inf))</Description>
<HideCondition>0==ShowPowerParameters || 0==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="PUCCH_SF_Alloc" Type="PartParam">
<DataEntry>[2]</DataEntry>
<Description>which sub frames contain the PUCCH, valid when PUCCH_PUSCH is other than PUSCH ([0, 9])</Description>
<HideCondition>0==ShowPUCCH_Parameters || 0==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="PUCCH_n1" Type="PartParam">
<DataEntry>11</DataEntry>
<Description>resources used for transmission PUCCH format 1/1a/1b ([0, 12*100-1])</Description>
<HideCondition>0==ShowPUCCH_Parameters || 0==PUCCH_PUSCH || 5&lt;PUCCH_Format</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="PUCCH_n2" Type="PartParam">
<DataEntry>11</DataEntry>
<Description>resources used for transmission PUCCH format 2/2a/2b ([0, 12*PUCCH_NB2-1])</Description>
<HideCondition>0==ShowPUCCH_Parameters || 0==PUCCH_PUSCH || 6&gt;PUCCH_Format || 8&lt;PUCCH_Format</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="PUCCH_n3" Type="PartParam">
<DataEntry>[0]</DataEntry>
<Description>resources used for transmission PUCCH format 3 and shortened 3 ([0, 5*NumOfRb-1])</Description>
<HideCondition>0==ShowPUCCH_Parameters || 0==PUCCH_PUSCH || 9&gt;PUCCH_Format</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="PUSCH_Delta_ss" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>used in determining the sequence-shift pattern for PUSCH ([0, 29])</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PUSCH_HoppingBits" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>information in PUSCH hopping bits</Description>
<Enum>LTE_UL_Src_PUSCH_HoppingBits@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 0==PUSCH_HoppingEnable || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PUSCH_HoppingEnable" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>whether PUSCH frequency-hopping is enabled or not</Description>
<Enum>LTE_UL_Src_PUSCH_HoppingEnable@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PUSCH_HoppingMode" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>PUSCH frequency hopping mode</Description>
<Enum>LTE_UL_Src_PUSCH_HoppingMode@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 0==PUSCH_HoppingEnable || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PUSCH_HoppingOffset" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the offset used for PUSCH frequency hopping ([0, 63])</Description>
<HideCondition>0==ShowPUSCH_Parameters || 0==PUSCH_HoppingEnable || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PUSCH_Hopping_Nsb" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>number of sub-bands for PUSCH frequency hopping ([1, 4])</Description>
<HideCondition>0==ShowPUSCH_Parameters || 0==PUSCH_HoppingEnable || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PUSCH_PwrOffset" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the power offset in dB for PUSCH ((-inf, +inf))</Description>
<HideCondition>0==ShowPowerParameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="PUSCH_RS_PwrOffset" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the power offset in dB for PUSCH RS ((-inf, +inf))</Description>
<HideCondition>0==ShowPowerParameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="PUSCH_TransMode" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>whether control and data are sent via PUSCH</Description>
<Enum>LTE_UL_Src_PUSCH_TransMode@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PUSCH_n_DMRS1" Type="PartParam">
<DataEntry>[0]</DataEntry>
<Description>used in computing the cyclic shift for PUSCH DMRS</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="PUSCH_n_DMRS2" Type="PartParam">
<DataEntry>[0]</DataEntry>
<Description>used in computing the cyclic shift for PUSCH DMRS</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="Payload" Type="PartParam">
<DataEntry>Payload</DataEntry>
<Description>the input payload for PUSCH, the meaning of the input is defined in Payload_Config</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>14</D></Validate></Item>
<Item XName="Payload_Config" Type="PartParam">
<DataEntry>Payload_Config</DataEntry>
<Description>the configuration mode of input data of PUSCH.</Description>
<Enum>LTE_UL_Src_Payload_Config@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="Printf_RB_SF_Alloc" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>print the RB_SF allocation to file</Description>
<Enum>LTE_UL_Src_Printf_RB_SF_Alloc@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="RB_Alloc" Type="PartParam">
<DataEntry>RB_Alloc</DataEntry>
<Description>the RB allocation for PUSCH, in the fomats of [start RB, number of RBs] or[SF0 start RB, SF0 number of RBs; ...; SF9 start RB, SF9 number of RBs]</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="RB_AllocType" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>RB allocation type</Description>
<Enum>LTE_UL_Src_RB_AllocType@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="RI_BetaOffsetIndex" Type="PartParam">
<DataEntry>[0]</DataEntry>
<Description>RI offset values, used in calculating the number of coded RI symbols ([0,12])</Description>
<HideCondition>0==ShowControlInfoParameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="RI_NumInfoBits" Type="PartParam">
<DataEntry>[0,0,0,0,0,0,0,0,0,0]</DataEntry>
<Description>RI information bits size ([0, inf))</Description>
<HideCondition>0==ShowControlInfoParameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="RRC_Alpha" Type="PartParam">
<DataEntry>0.22</DataEntry>
<Description>roll-off factor for root raised-cosine filter ([0, 1.0])</Description>
<HideCondition>0==ShowSpectrumShapingParameters || 0==SpectrumShapingType</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="RV_Sequence" Type="PartParam">
<DataEntry>[0,1,2,3]</DataEntry>
<Description>Redundancy Version Index ([0, 3])</Description>
<Enum />
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="SRS_Bandwidth" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the UE-specific SRS bandwidth ([0, 3])</Description>
<HideCondition>0==ShowSRS_Parameters || 0==SRS_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SRS_BandwidthConfig" Type="PartParam">
<DataEntry>7</DataEntry>
<Description>the cell-specific SRS bandwidth configuration ([0, 7])</Description>
<HideCondition>0==ShowSRS_Parameters || 0==SRS_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SRS_ConfigIndex" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the UE-specific SRS configuration ([0, 1023])</Description>
<HideCondition>0==ShowSRS_Parameters || 0==SRS_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SRS_CyclicShift" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>used in computing the cyclic shift of SRS ([0, 7])</Description>
<HideCondition>0==ShowSRS_Parameters || 0==SRS_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="SRS_Enable" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>sounding reference symbol is enable</Description>
<Enum>LTE_UL_Src_SRS_Enable@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSRS_Parameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="SRS_FreqPosition" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the SRS frequency domain position ([0, 23])</Description>
<HideCondition>0==ShowSRS_Parameters || 0==SRS_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SRS_HoppingBandwidth" Type="PartParam">
<DataEntry>3</DataEntry>
<Description>the SRS hopping bandwidth ([0, 3])</Description>
<HideCondition>0==ShowSRS_Parameters || 0==SRS_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SRS_MaxUpPts" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>whether enable the reconfiguration of maximum m_SRS_0 or not ([0, 15])</Description>
<Enum>LTE_UL_Src_SRS_MaxUpPts@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSRS_Parameters || 0==SRS_Enable || 0==FrameMode</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="SRS_PwrOffset" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the power offset in dB for SRS ((-inf, +inf))</Description>
<HideCondition>0==ShowPowerParameters || 0==SRS_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="SRS_SF_Config" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the cell-specific SRS subframe configuration ([0, 14])</Description>
<HideCondition>0==ShowSRS_Parameters || 0==SRS_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SRS_TransmissionComb" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>transmission comb ([0, 1])</Description>
<HideCondition>0==ShowSRS_Parameters || 0==SRS_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SeqHop_Enable" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>whether enable sequence hopping for DMRS on PUSCH  or not</Description>
<Enum>LTE_UL_Src_SeqHop_Enable@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowControlInfoParameters" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>show control information parameters for LTE uplink signals</Description>
<Enum>LTE_UL_Src_ShowParameters@LTE 8.9 Enums</Enum>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowPRACH_Parameters" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>show PRACH parameters for LTE uplink signals</Description>
<Enum>LTE_UL_Src_ShowParameters@LTE 8.9 Enums</Enum>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowPUCCH_Parameters" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>show PUCCH parameters for LTE uplink signals</Description>
<Enum>LTE_UL_Src_ShowParameters@LTE 8.9 Enums</Enum>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowPUSCH_Parameters" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>show PUSCH parameters for LTE uplink signals</Description>
<Enum>LTE_UL_Src_ShowParameters@LTE 8.9 Enums</Enum>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowPowerParameters" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>show power-related parameters</Description>
<Enum>LTE_UL_Src_ShowParameters@LTE 8.9 Enums</Enum>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowSRS_Parameters" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>show SRS parameters for LTE uplink signals</Description>
<Enum>LTE_UL_Src_ShowParameters@LTE 8.9 Enums</Enum>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowSpectrumShapingParameters" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>show parameters for transmit spectrum shaping</Description>
<Enum>LTE_UL_Src_ShowParameters@LTE 8.9 Enums</Enum>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowSystemParameters" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>show system parameters for LTE uplink signals</Description>
<Enum>LTE_UL_Src_ShowParameters@LTE 8.9 Enums</Enum>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="SpecialSF_Config" Type="PartParam">
<DataEntry>SpecialSF_Config</DataEntry>
<Description>special subframe configuration for TDD</Description>
<Enum>LTE_UL_Src_SpecialSF_Config@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters || 0==FrameMode</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="SpectrumShapingType" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>spectrum-shaping type</Description>
<Enum>LTE_UL_Src_SpectrumShapingType@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSpectrumShapingParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="TDD_Config" Type="PartParam">
<DataEntry>TDD_Config</DataEntry>
<Description>downlink and uplink allocations for TDD</Description>
<Enum>LTE_UL_Src_TDD_Config@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters || 0==FrameMode</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="WindowType" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>type of time transition windowing between two consecutive symbols</Description>
<Enum>LTE_UL_Src_WindowType@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSpectrumShapingParameters || 1==SpectrumShapingType</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="n_RNTI" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>radio network temporary identifier ([0, 65535])</Description>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item></Item></Item>
<Item XName="M1" Type="Part">
<Category>Communications</Category>
<Description>Modulator</Description>
<Footprint />
<MathLang><T>Bool</T><D>1</D></MathLang>
<Model>Modulator@Data Flow Models</Model>
<ModelID />
<Netlist>input1,39?Connect37|input2,38?Connect38|LO,36?Connect13|output,41?Connect9|quad_output,35</Netlist>
<ParentPartName>Modulator@Algorithm Design</ParentPartName>
<SectionNum><T>Int</T><D>0</D></SectionNum>
<ShortSymbol />
<ShowModel><T>Bool</T><D>0</D></ShowModel>
<SimOverride><T>Int</T><D>0</D></SimOverride>
<Symbol>SYM_Modulator</Symbol>
<Item XName="ModelsParamSet" Type="ModelsParamSet">
<ReplaceMethod><T>Int</T><D>1</D></ReplaceMethod>
<Item XName="ModelSet_0" Type="ModelListEntry">
<Indentifier />
<ModelName>Modulator@Data Flow Models</ModelName>
<SymbolName>SYM_Modulator</SymbolName>
<Item XName="ParamSet" Type="ParamSet">
<Item XName="AmpSensitivity" Type="PartParam">
<DataEntry>1</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Amplitude sensitivity</Description>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="ConjugatedQuadrature" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Negate quadrature output</Description>
<Enum>Modulator__ConjugatedQuadrature@Data Flow Enums</Enum>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="FCarrier" Type="PartParam">
<DataEntry>FCarrier</DataEntry>
<Description>Carrier frequency (used if optional LO input not used)</Description>
<Unit><T>Int</T><D>1001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="FreqSensitivity" Type="PartParam">
<DataEntry>10000</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Frequency deviation sensitivity in Hz/Volt</Description>
<HideCondition>InputType ~= 2</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="GainImbalance" Type="PartParam">
<DataEntry>0.0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Gain imbalance in dB</Description>
<HideCondition>ShowIQ_Impairments ~= 1</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="IQ_Rotation" Type="PartParam">
<DataEntry>0.0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>IQ rotation</Description>
<HideCondition>ShowIQ_Impairments ~= 1</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>8001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="I_OriginOffset" Type="PartParam">
<DataEntry>0.0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>I origin offset</Description>
<HideCondition>ShowIQ_Impairments ~= 1</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="InitialPhase" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Initial phase</Description>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>8001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="InputType" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Input type</Description>
<Enum>Modulator__InputType@Data Flow Enums</Enum>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="MirrorSignal" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Mirror signal about carrier</Description>
<Enum>Modulator__MirrorSignal@Data Flow Enums</Enum>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PhaseImbalance" Type="PartParam">
<DataEntry>0.0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Phase imbalance</Description>
<HideCondition>ShowIQ_Impairments ~= 1</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>8001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="PhaseSensitivity" Type="PartParam">
<DataEntry>90</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Phase deviation sensitivity in degrees/Volt</Description>
<HideCondition>InputType ~= 1</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="Q_OriginOffset" Type="PartParam">
<DataEntry>0.0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Q origin offset</Description>
<HideCondition>ShowIQ_Impairments ~= 1</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="ShowIQ_Impairments" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Show I and Q impairments</Description>
<Enum>Modulator__ShowIQ_Impairments@Data Flow Enums</Enum>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item></Item></Item></Item>
<Item XName="ParamSet" Type="ParamSet">
<Item XName="AmpSensitivity" Type="PartParam">
<DataEntry>1</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Amplitude sensitivity</Description>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="ConjugatedQuadrature" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Negate quadrature output</Description>
<Enum>Modulator__ConjugatedQuadrature@Data Flow Enums</Enum>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="FCarrier" Type="PartParam">
<DataEntry>FCarrier</DataEntry>
<Description>Carrier frequency (used if optional LO input not used)</Description>
<Unit><T>Int</T><D>1001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="FreqSensitivity" Type="PartParam">
<DataEntry>10000</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Frequency deviation sensitivity in Hz/Volt</Description>
<HideCondition>InputType ~= 2</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="GainImbalance" Type="PartParam">
<DataEntry>0.0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Gain imbalance in dB</Description>
<HideCondition>ShowIQ_Impairments ~= 1</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="IQ_Rotation" Type="PartParam">
<DataEntry>0.0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>IQ rotation</Description>
<HideCondition>ShowIQ_Impairments ~= 1</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>8001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="I_OriginOffset" Type="PartParam">
<DataEntry>0.0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>I origin offset</Description>
<HideCondition>ShowIQ_Impairments ~= 1</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="InitialPhase" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Initial phase</Description>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>8001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="InputType" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Input type</Description>
<Enum>Modulator__InputType@Data Flow Enums</Enum>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="MirrorSignal" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Mirror signal about carrier</Description>
<Enum>Modulator__MirrorSignal@Data Flow Enums</Enum>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PhaseImbalance" Type="PartParam">
<DataEntry>0.0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Phase imbalance</Description>
<HideCondition>ShowIQ_Impairments ~= 1</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>8001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="PhaseSensitivity" Type="PartParam">
<DataEntry>90</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Phase deviation sensitivity in degrees/Volt</Description>
<HideCondition>InputType ~= 1</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="Q_OriginOffset" Type="PartParam">
<DataEntry>0.0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Q origin offset</Description>
<HideCondition>ShowIQ_Impairments ~= 1</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="ShowIQ_Impairments" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Show I and Q impairments</Description>
<Enum>Modulator__ShowIQ_Impairments@Data Flow Enums</Enum>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item></Item></Item>
<Item XName="O1" Type="Part">
<Category>Source:RF</Category>
<Description>Oscillator with Carrier Frequency</Description>
<Footprint />
<LayoutUse><T>Int</T><D>0</D></LayoutUse>
<MathLang><T>Bool</T><D>1</D></MathLang>
<Model>Oscillator@Data Flow Models</Model>
<ModelID />
<Netlist>output,36?Connect13</Netlist>
<ParentPartName>Oscillator@Data Flow Parts</ParentPartName>
<SectionNum><T>Int</T><D>0</D></SectionNum>
<ShortSymbol />
<ShowModel><T>Bool</T><D>0</D></ShowModel>
<SimOverride><T>Int</T><D>0</D></SimOverride>
<Symbol>SYM_Oscillator</Symbol>
<Item XName="ModelsParamSet" Type="ModelsParamSet">
<ReplaceMethod><T>Int</T><D>1</D></ReplaceMethod>
<Item XName="ModelSet_0" Type="ModelListEntry">
<Indentifier />
<ModelName>Oscillator@Data Flow Models</ModelName>
<SymbolName>SYM_Oscillator</SymbolName>
<Item XName="ParamSet" Type="ParamSet">
<Item XName="Frequency" Type="PartParam">
<DataEntry>FCarrier</DataEntry>
<Description>RF tone frequency</Description>
<Unit><T>Int</T><D>1001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="InitialDelay" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Initial output time delay</Description>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>7004</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="NDensity" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Noise spectral density added</Description>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>11001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="PN_Type" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Phase noise model type with random or fixed offset freq spacing and amplitude</Description>
<Enum>Oscillator__PN_Type@Data Flow Enums</Enum>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="Phase" Type="PartParam">
<DataEntry>0.0</DataEntry>
<Description>RF tone carrier phase</Description>
<HideCondition>RandomPhase == 1</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>8001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="PhaseNoiseData" Type="PartParam">
<DataEntry />
<Description>Phase noise specification - pairs of offset freq (Hz) and SSB phase noise level (dBc/Hz)</Description>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>14</D></Validate></Item>
<Item XName="Power" Type="PartParam">
<DataEntry>SignalPower</DataEntry>
<Description>RF tone carrier power</Description>
<Unit><T>Int</T><D>11001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="RandomPhase" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Set phase of RF tone to random value between -PI and +PI</Description>
<Enum>AtoD__EnableJitter@Data Flow Enums</Enum>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="RefR" Type="PartParam">
<DataEntry>50</DataEntry>
<Description>Reference resistance</Description>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>2001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="SampleRate" Type="PartParam">
<DataEntry>SamplingRate</DataEntry>
<Description>Explicit sample rate</Description>
<HideCondition>( SampleRateOption == 2 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Unit><T>Int</T><D>1001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="SampleRateOption" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>Sample rate option</Description>
<Enum>Const__SampleRateOption@Data Flow Enums</Enum>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowAdvancedParams" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>Show advanced parameters</Description>
<Enum>AtoD__EnableJitter@Data Flow Enums</Enum>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item></Item></Item></Item>
<Item XName="ParamSet" Type="ParamSet">
<Item XName="Frequency" Type="PartParam">
<DataEntry>FCarrier</DataEntry>
<Description>RF tone frequency</Description>
<Unit><T>Int</T><D>1001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="InitialDelay" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Initial output time delay</Description>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>7004</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="NDensity" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Noise spectral density added</Description>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>11001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="PN_Type" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Phase noise model type with random or fixed offset freq spacing and amplitude</Description>
<Enum>Oscillator__PN_Type@Data Flow Enums</Enum>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="Phase" Type="PartParam">
<DataEntry>0.0</DataEntry>
<Description>RF tone carrier phase</Description>
<HideCondition>RandomPhase == 1</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>8001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="PhaseNoiseData" Type="PartParam">
<DataEntry />
<Description>Phase noise specification - pairs of offset freq (Hz) and SSB phase noise level (dBc/Hz)</Description>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>14</D></Validate></Item>
<Item XName="Power" Type="PartParam">
<DataEntry>SignalPower</DataEntry>
<Description>RF tone carrier power</Description>
<Unit><T>Int</T><D>11001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="RandomPhase" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Set phase of RF tone to random value between -PI and +PI</Description>
<Enum>AtoD__EnableJitter@Data Flow Enums</Enum>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="RefR" Type="PartParam">
<DataEntry>50</DataEntry>
<Description>Reference resistance</Description>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>2001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="SampleRate" Type="PartParam">
<DataEntry>SamplingRate</DataEntry>
<Description>Explicit sample rate</Description>
<HideCondition>( SampleRateOption == 2 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Unit><T>Int</T><D>1001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="SampleRateOption" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>Sample rate option</Description>
<Enum>Const__SampleRateOption@Data Flow Enums</Enum>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowAdvancedParams" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>Show advanced parameters</Description>
<Enum>AtoD__EnableJitter@Data Flow Enums</Enum>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item></Item></Item>
<Item XName="Page" Type="PageMgr">
<Item XName="Display0" Type="PartListDisp">
<DVport><T>Array_Dbl64</T><D>1;4;;;G24;G24</D></DVport>
<PVPort><T>Array_Dbl64</T><D>1;4;aA2C;CH2C;mG234;We734</D></PVPort>
<Show><T>Bool</T><D>0</D></Show></Item></Item>
<Item XName="R2" Type="Part">
<Category>Math Scalar</Category>
<Description>Real and Imaginary to Complex Converter</Description>
<Footprint />
<MathLang><T>Bool</T><D>1</D></MathLang>
<Model>RectToCx@Data Flow Models</Model>
<Netlist>real,28?Part7|imag,27?Part7|output,44?Part18</Netlist>
<ParentPartName>RectToCx@Algorithm Design</ParentPartName>
<SectionNum><T>Int</T><D>0</D></SectionNum>
<ShortSymbol />
<SimOverride><T>Int</T><D>0</D></SimOverride>
<Symbol>SYM_RectToCx</Symbol>
<Item XName="ModelsParamSet" Type="ModelsParamSet">
<Item XName="ModelSet_0" Type="ModelListEntry">
<Indentifier />
<ModelName>RectToCx@Data Flow Models</ModelName>
<SymbolName>SYM_RectToCx</SymbolName>
<Item XName="ParamSet" Type="ParamSet" /></Item></Item>
<Item XName="ParamSet" Type="ParamSet" /></Item></Item>
<Item XName="Schematic" Type="CSchematic">
<SchVer><T>Int</T><D>1</D></SchVer>
<Selected><T>Bool</T><D>0</D></Selected>
<ShowPage><T>Int</T><D>1</D></ShowPage>
<Shown><T>Int</T><D>15354</D></Shown>
<SymRotate><T>Double</T><D>0</D></SymRotate>
<SymScale><T>Double</T><D>1</D></SymScale>
<Units><T>Int</T><D>6003</D></Units>
<Item XName="Font" Type="Font">
<Size><T>Double</T><D>90.90909090909091</D></Size></Item>
<Item XName="Height" Type="Param">
<DataEntry>12</DataEntry>
<Unit><T>Int</T><D>6003</D></Unit></Item>
<Item XName="Page" Type="PageMgr">
<Item XName="Annotate0" Type="TextA">
<BorderColor><T>Int</T><D>255</D></BorderColor>
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<BorderWeight><T>Int</T><D>3</D></BorderWeight>
<Color><T>Int</T><D>-16777215</D></Color>
<Filled><T>Bool</T><D>1</D></Filled>
<Height><T>Double</T><D>750</D></Height>
<HorizMargin><T>Int</T><D>50</D></HorizMargin>
<Justification><T>Int</T><D>5</D></Justification>
<PosX><T>Double</T><D>10125.00012207033</D></PosX>
<PosY><T>Double</T><D>9250</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<ToPoint><T>Bool</T><D>0</D></ToPoint>
<VertMargin><T>Int</T><D>50</D></VertMargin>
<Width><T>Double</T><D>3999.999877929673</D></Width>
<ZOrder><T>Int</T><D>1</D></ZOrder>
<Item XName="Font" Type="Font">
<Angle><T>Int</T><D>0</D></Angle>
<Color><T>Int</T><D>0</D></Color>
<Italic><T>Int</T><D>0</D></Italic>
<Name>Arial</Name>
<Size><T>Double</T><D>361.1111111111111</D></Size>
<Weight><T>Int</T><D>400</D></Weight></Item>
<Item XName="Text" Type="Param">
<DataEntry>Throughput</DataEntry>
<TextParam><T>Bool</T><D>1</D></TextParam></Item></Item>
<Item XName="Annotate1" Type="TextA">
<BorderColor><T>Int</T><D>255</D></BorderColor>
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<BorderWeight><T>Int</T><D>3</D></BorderWeight>
<Color><T>Int</T><D>-16777215</D></Color>
<Filled><T>Bool</T><D>1</D></Filled>
<Height><T>Double</T><D>1500</D></Height>
<HorizMargin><T>Int</T><D>50</D></HorizMargin>
<Justification><T>Int</T><D>5</D></Justification>
<PosX><T>Double</T><D>6750.000122070336</D></PosX>
<PosY><T>Double</T><D>125.0000000000509</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<ToPoint><T>Bool</T><D>0</D></ToPoint>
<VertMargin><T>Int</T><D>50</D></VertMargin>
<Width><T>Double</T><D>10379.875</D></Width>
<ZOrder><T>Int</T><D>36</D></ZOrder>
<Item XName="Font" Type="Font">
<Angle><T>Int</T><D>0</D></Angle>
<Color><T>Int</T><D>0</D></Color>
<Italic><T>Int</T><D>0</D></Italic>
<Name>Arial</Name>
<Size><T>Double</T><D>500</D></Size>
<Weight><T>Int</T><D>400</D></Weight></Item>
<Item XName="Text" Type="Param">
<DataEntry>LTE_A_UL_SISO_THROUGHPUT</DataEntry>
<TextParam><T>Bool</T><D>1</D></TextParam></Item></Item>
<Item XName="Annotate2" Type="TextA">
<BorderColor><T>Int</T><D>255</D></BorderColor>
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<BorderWeight><T>Int</T><D>3</D></BorderWeight>
<Color><T>Int</T><D>-16777215</D></Color>
<Filled><T>Bool</T><D>1</D></Filled>
<Height><T>Double</T><D>1500</D></Height>
<HorizMargin><T>Int</T><D>50</D></HorizMargin>
<Justification><T>Int</T><D>5</D></Justification>
<PosX><T>Double</T><D>3000.00012207034</D></PosX>
<PosY><T>Double</T><D>1125.000000000051</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<ToPoint><T>Bool</T><D>0</D></ToPoint>
<VertMargin><T>Int</T><D>50</D></VertMargin>
<Width><T>Double</T><D>19375</D></Width>
<ZOrder><T>Int</T><D>37</D></ZOrder>
<Item XName="Font" Type="Font">
<Angle><T>Int</T><D>0</D></Angle>
<Color><T>Int</T><D>0</D></Color>
<Italic><T>Int</T><D>0</D></Italic>
<Name>Arial</Name>
<Size><T>Double</T><D>500</D></Size>
<Weight><T>Int</T><D>400</D></Weight></Item>
<Item XName="Text" Type="Param">
<DataEntry>LTE Advanced: FDD Uplink SISO Throughput Measurements</DataEntry>
<TextParam><T>Bool</T><D>1</D></TextParam></Item></Item>
<Item XName="Annotate3" Type="TextA">
<BorderColor><T>Int</T><D>255</D></BorderColor>
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<BorderWeight><T>Int</T><D>3</D></BorderWeight>
<Color><T>Int</T><D>-16777215</D></Color>
<Filled><T>Bool</T><D>1</D></Filled>
<Height><T>Double</T><D>625</D></Height>
<HorizMargin><T>Int</T><D>50</D></HorizMargin>
<Justification><T>Int</T><D>5</D></Justification>
<PosX><T>Double</T><D>2000</D></PosX>
<PosY><T>Double</T><D>4625</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<ToPoint><T>Bool</T><D>0</D></ToPoint>
<VertMargin><T>Int</T><D>50</D></VertMargin>
<Width><T>Double</T><D>2125</D></Width>
<ZOrder><T>Int</T><D>2</D></ZOrder>
<Item XName="Font" Type="Font">
<Angle><T>Int</T><D>0</D></Angle>
<Color><T>Int</T><D>0</D></Color>
<Italic><T>Int</T><D>0</D></Italic>
<Name>Arial</Name>
<Size><T>Double</T><D>361.1111111111111</D></Size>
<Weight><T>Int</T><D>400</D></Weight></Item>
<Item XName="Text" Type="Param">
<DataEntry>BB Tx</DataEntry>
<TextParam><T>Bool</T><D>1</D></TextParam></Item></Item>
<Item XName="Annotate4" Type="TextA">
<BorderColor><T>Int</T><D>255</D></BorderColor>
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<BorderWeight><T>Int</T><D>3</D></BorderWeight>
<Color><T>Int</T><D>-16777215</D></Color>
<Filled><T>Bool</T><D>1</D></Filled>
<Height><T>Double</T><D>625</D></Height>
<HorizMargin><T>Int</T><D>50</D></HorizMargin>
<Justification><T>Int</T><D>5</D></Justification>
<PosX><T>Double</T><D>16498.00195312499</D></PosX>
<PosY><T>Double</T><D>4500</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<ToPoint><T>Bool</T><D>0</D></ToPoint>
<VertMargin><T>Int</T><D>50</D></VertMargin>
<Width><T>Double</T><D>2125</D></Width>
<ZOrder><T>Int</T><D>2</D></ZOrder>
<Item XName="Font" Type="Font">
<Angle><T>Int</T><D>0</D></Angle>
<Color><T>Int</T><D>0</D></Color>
<Italic><T>Int</T><D>0</D></Italic>
<Name>Arial</Name>
<Size><T>Double</T><D>361.1111111111111</D></Size>
<Weight><T>Int</T><D>400</D></Weight></Item>
<Item XName="Text" Type="Param">
<DataEntry>BB Rx</DataEntry>
<TextParam><T>Bool</T><D>1</D></TextParam></Item></Item>
<Item XName="B0" Type="RectA">
<BorderColor><T>Int</T><D>-16777215</D></BorderColor>
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<BorderWeight><T>Int</T><D>3</D></BorderWeight>
<Color><T>Int</T><D>-16777215</D></Color>
<Height><T>Double</T><D>2500</D></Height>
<PosX><T>Double</T><D>10125.00012207033</D></PosX>
<PosY><T>Double</T><D>9250.000000000018</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<Treat><T>Int</T><D>0</D></Treat>
<Width><T>Double</T><D>4000</D></Width>
<ZOrder><T>Int</T><D>2</D></ZOrder></Item>
<Item XName="B1" Type="RectA">
<BorderColor><T>Int</T><D>-16777215</D></BorderColor>
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<BorderWeight><T>Int</T><D>3</D></BorderWeight>
<Color><T>Int</T><D>-16777215</D></Color>
<Height><T>Double</T><D>5125</D></Height>
<PosX><T>Double</T><D>500</D></PosX>
<PosY><T>Double</T><D>4500</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<Treat><T>Int</T><D>0</D></Treat>
<Width><T>Double</T><D>5499.999999999999</D></Width>
<ZOrder><T>Int</T><D>2</D></ZOrder></Item>
<Item XName="B2" Type="RectA">
<BorderColor><T>Int</T><D>-16777215</D></BorderColor>
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<BorderWeight><T>Int</T><D>3</D></BorderWeight>
<Color><T>Int</T><D>-16777215</D></Color>
<Height><T>Double</T><D>4999.999999999999</D></Height>
<PosX><T>Double</T><D>16498.00195312499</D></PosX>
<PosY><T>Double</T><D>4375</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<Treat><T>Int</T><D>0</D></Treat>
<Width><T>Double</T><D>2250</D></Width>
<ZOrder><T>Int</T><D>2</D></ZOrder></Item>
<Item XName="Connect1" Type="SchConnector">
<BorderColor><T>Int</T><D>0</D></BorderColor>
<BorderStyle><T>Int</T><D>0</D></BorderStyle>
<BorderWeight><T>Int</T><D>1</D></BorderWeight>
<Coords><T>Array_Dbl64</T><D>1;4;VL34;bn24;46M34;bn24</D></Coords>
<Filled><T>Bool</T><D>0</D></Filled>
<NetLabel Attrib="13">BS_HARQ_Bits</NetLabel>
<PosX><T>Double</T><D>-10874.99985240391</D></PosX>
<PosY><T>Double</T><D>6250.000025035333</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<eLeft><T>Int</T><D>0</D></eLeft>
<eRight><T>Int</T><D>1</D></eRight></Item>
<Item XName="Connect10" Type="SchConnector">
<BorderColor><T>Int</T><D>0</D></BorderColor>
<BorderStyle><T>Int</T><D>0</D></BorderStyle>
<BorderWeight><T>Int</T><D>1</D></BorderWeight>
<Coords><T>Array_Dbl64</T><D>1;4;Y{q24;Jz24;mvu24;Jz24</D></Coords>
<Filled><T>Bool</T><D>0</D></Filled>
<NetLabel Attrib="13" />
<PosX><T>Double</T><D>125</D></PosX>
<PosY><T>Double</T><D>0</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<eLeft><T>Int</T><D>1</D></eLeft>
<eRight><T>Int</T><D>1</D></eRight></Item>
<Item XName="Connect11" Type="SchConnector">
<BorderColor><T>Int</T><D>0</D></BorderColor>
<BorderStyle><T>Int</T><D>0</D></BorderStyle>
<BorderWeight><T>Int</T><D>1</D></BorderWeight>
<Coords><T>Array_Dbl64</T><D>1;6;WT634;WKi24;yzG34;WKi24;W0yzG34;W}}St24</D></Coords>
<Filled><T>Bool</T><D>0</D></Filled>
<NetLabel Attrib="13">BS_HARQ_Bits</NetLabel>
<PosX><T>Double</T><D>125</D></PosX>
<PosY><T>Double</T><D>0</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<eLeft><T>Int</T><D>1</D></eLeft>
<eRight><T>Int</T><D>1</D></eRight></Item>
<Item XName="Connect12" Type="SchConnector">
<BorderColor><T>Int</T><D>0</D></BorderColor>
<BorderStyle><T>Int</T><D>0</D></BorderStyle>
<BorderWeight><T>Int</T><D>1</D></BorderWeight>
<Coords><T>Array_Dbl64</T><D>1;6;4Ii24;WKy24;WKi24;m5134;GV24;m5134</D></Coords>
<Filled><T>Bool</T><D>0</D></Filled>
<NetLabel Attrib="13" />
<PosX><T>Double</T><D>125</D></PosX>
<PosY><T>Double</T><D>0</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<eLeft><T>Int</T><D>1</D></eLeft>
<eRight><T>Int</T><D>1</D></eRight></Item>
<Item XName="Connect13" Type="SchConnector">
<BorderColor><T>Int</T><D>0</D></BorderColor>
<BorderStyle><T>Int</T><D>0</D></BorderStyle>
<BorderWeight><T>Int</T><D>1</D></BorderWeight>
<Coords><T>Array_Dbl64</T><D>1;4;W}VZ234;}Fuv24;W}VZ234;WTs24</D></Coords>
<Filled><T>Bool</T><D>0</D></Filled>
<NetLabel Attrib="13" />
<PosX><T>Double</T><D>125</D></PosX>
<PosY><T>Double</T><D>0</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<eLeft><T>Int</T><D>1</D></eLeft>
<eRight><T>Int</T><D>1</D></eRight></Item>
<Item XName="Connect14" Type="SchConnector">
<BorderColor><T>Int</T><D>0</D></BorderColor>
<BorderStyle><T>Int</T><D>0</D></BorderStyle>
<BorderWeight><T>Int</T><D>1</D></BorderWeight>
<Coords><T>Array_Dbl64</T><D>1;6;u{F34;W4Guv24;WT634;Guv24;WT634;m2p24</D></Coords>
<Filled><T>Bool</T><D>0</D></Filled>
<NetLabel Attrib="13">BS_CQI_Bits</NetLabel>
<PosX><T>Double</T><D>125</D></PosX>
<PosY><T>Double</T><D>0</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<eLeft><T>Int</T><D>1</D></eLeft>
<eRight><T>Int</T><D>1</D></eRight></Item>
<Item XName="Connect15" Type="SchConnector">
<BorderColor><T>Int</T><D>0</D></BorderColor>
<BorderStyle><T>Int</T><D>0</D></BorderStyle>
<BorderWeight><T>Int</T><D>1</D></BorderWeight>
<Coords><T>Array_Dbl64</T><D>1;6;4Ii24;Pv24;WKi24;m}q24;W00GV24;W0m}q24</D></Coords>
<Filled><T>Bool</T><D>0</D></Filled>
<NetLabel Attrib="13" />
<PosX><T>Double</T><D>125</D></PosX>
<PosY><T>Double</T><D>0</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<eLeft><T>Int</T><D>1</D></eLeft>
<eRight><T>Int</T><D>1</D></eRight></Item>
<Item XName="Connect18" Type="SchConnector">
<BorderColor><T>Int</T><D>0</D></BorderColor>
<BorderStyle><T>Int</T><D>0</D></BorderStyle>
<BorderWeight><T>Int</T><D>1</D></BorderWeight>
<Coords><T>Array_Dbl64</T><D>1;6;bn24;G{r24;bn24;WKi24;W0u2334;WKi24</D></Coords>
<Filled><T>Bool</T><D>0</D></Filled>
<NetLabel Attrib="13">HARQ_Bits</NetLabel>
<PosX><T>Double</T><D>125</D></PosX>
<PosY><T>Double</T><D>0</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<eLeft><T>Int</T><D>1</D></eLeft>
<eRight><T>Int</T><D>1</D></eRight></Item>
<Item XName="Connect19" Type="SchConnector">
<BorderColor><T>Int</T><D>0</D></BorderColor>
<BorderStyle><T>Int</T><D>0</D></BorderStyle>
<BorderWeight><T>Int</T><D>1</D></BorderWeight>
<Coords><T>Array_Dbl64</T><D>1;6;WZo24;G{r24;WZo24;m2p24;W0u2334;m2p24</D></Coords>
<Filled><T>Bool</T><D>0</D></Filled>
<NetLabel Attrib="13">CQI_Bits</NetLabel>
<PosX><T>Double</T><D>125</D></PosX>
<PosY><T>Double</T><D>0</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<eLeft><T>Int</T><D>1</D></eLeft>
<eRight><T>Int</T><D>1</D></eRight></Item>
<Item XName="Connect2" Type="SchConnector">
<BorderColor><T>Int</T><D>0</D></BorderColor>
<BorderStyle><T>Int</T><D>0</D></BorderStyle>
<BorderWeight><T>Int</T><D>1</D></BorderWeight>
<Coords><T>Array_Dbl64</T><D>1;6;W}}FV24;Goz24;GV24;Mx24;4Ii24;Mx24</D></Coords>
<Filled><T>Bool</T><D>0</D></Filled>
<NetLabel Attrib="13" />
<PosX><T>Double</T><D>125</D></PosX>
<PosY><T>Double</T><D>0</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<eLeft><T>Int</T><D>1</D></eLeft>
<eRight><T>Int</T><D>1</D></eRight></Item>
<Item XName="Connect3" Type="SchConnector">
<BorderColor><T>Int</T><D>0</D></BorderColor>
<BorderStyle><T>Int</T><D>0</D></BorderStyle>
<BorderWeight><T>Int</T><D>1</D></BorderWeight>
<Coords><T>Array_Dbl64</T><D>1;4;mmE34;m}434;8aC34;m}434</D></Coords>
<Filled><T>Bool</T><D>0</D></Filled>
<NetLabel Attrib="13">BS_CQI_Bits</NetLabel>
<PosX><T>Double</T><D>125</D></PosX>
<PosY><T>Double</T><D>0</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<eLeft><T>Int</T><D>1</D></eLeft>
<eRight><T>Int</T><D>0</D></eRight></Item>
<Item XName="Connect37" Type="SchConnector">
<BorderColor><T>Int</T><D>0</D></BorderColor>
<BorderStyle><T>Int</T><D>0</D></BorderStyle>
<BorderWeight><T>Int</T><D>1</D></BorderWeight>
<Coords><T>Array_Dbl64</T><D>1;4;8s034;Goz24;Gl}24;Goz24</D></Coords>
<Filled><T>Bool</T><D>0</D></Filled>
<NetLabel Attrib="13" />
<PosX><T>Double</T><D>125</D></PosX>
<PosY><T>Double</T><D>0</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<eLeft><T>Int</T><D>1</D></eLeft>
<eRight><T>Int</T><D>1</D></eRight></Item>
<Item XName="Connect38" Type="SchConnector">
<BorderColor><T>Int</T><D>0</D></BorderColor>
<BorderStyle><T>Int</T><D>0</D></BorderStyle>
<BorderWeight><T>Int</T><D>1</D></BorderWeight>
<Coords><T>Array_Dbl64</T><D>1;4;W}7s034;mpy24;}Fl}24;mpy24</D></Coords>
<Filled><T>Bool</T><D>0</D></Filled>
<NetLabel Attrib="13" />
<PosX><T>Double</T><D>125</D></PosX>
<PosY><T>Double</T><D>0</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<eLeft><T>Int</T><D>1</D></eLeft>
<eRight><T>Int</T><D>1</D></eRight></Item>
<Item XName="Connect4" Type="SchConnector">
<BorderColor><T>Int</T><D>0</D></BorderColor>
<BorderStyle><T>Int</T><D>0</D></BorderStyle>
<BorderWeight><T>Int</T><D>1</D></BorderWeight>
<Coords><T>Array_Dbl64</T><D>1;4;W0qiH34;8s034;W084I34;8s034</D></Coords>
<Filled><T>Bool</T><D>0</D></Filled>
<NetLabel Attrib="13">RxBits</NetLabel>
<PosX><T>Double</T><D>125</D></PosX>
<PosY><T>Double</T><D>0</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<eLeft><T>Int</T><D>1</D></eLeft>
<eRight><T>Int</T><D>0</D></eRight></Item>
<Item XName="Connect5" Type="SchConnector">
<BorderColor><T>Int</T><D>0</D></BorderColor>
<BorderStyle><T>Int</T><D>0</D></BorderStyle>
<BorderWeight><T>Int</T><D>1</D></BorderWeight>
<Coords><T>Array_Dbl64</T><D>1;6;4Ii24;WNw24;GV24;WNw24;GV24;Pv24</D></Coords>
<Filled><T>Bool</T><D>0</D></Filled>
<NetLabel Attrib="13" />
<PosX><T>Double</T><D>125</D></PosX>
<PosY><T>Double</T><D>0</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<eLeft><T>Int</T><D>1</D></eLeft>
<eRight><T>Int</T><D>1</D></eRight></Item>
<Item XName="Connect7" Type="SchConnector">
<BorderColor><T>Int</T><D>0</D></BorderColor>
<BorderStyle><T>Int</T><D>0</D></BorderStyle>
<BorderWeight><T>Int</T><D>1</D></BorderWeight>
<Coords><T>Array_Dbl64</T><D>1;4;VL34;Wcm24;46M34;Wcm24</D></Coords>
<Filled><T>Bool</T><D>0</D></Filled>
<NetLabel Attrib="13">BS_TBS</NetLabel>
<PosX><T>Double</T><D>-10874.99985240391</D></PosX>
<PosY><T>Double</T><D>6250.000025035333</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<eLeft><T>Int</T><D>0</D></eLeft>
<eRight><T>Int</T><D>1</D></eRight></Item>
<Item XName="Connect8" Type="SchConnector">
<BorderColor><T>Int</T><D>0</D></BorderColor>
<BorderStyle><T>Int</T><D>0</D></BorderStyle>
<BorderWeight><T>Int</T><D>1</D></BorderWeight>
<Coords><T>Array_Dbl64</T><D>1;4;W0KkG34;Rt24;W0KkG34;WWq24</D></Coords>
<Filled><T>Bool</T><D>0</D></Filled>
<NetLabel Attrib="13">BS_TBS</NetLabel>
<PosX><T>Double</T><D>125</D></PosX>
<PosY><T>Double</T><D>0</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<eLeft><T>Int</T><D>1</D></eLeft>
<eRight><T>Int</T><D>0</D></eRight></Item>
<Item XName="Connect9" Type="SchConnector">
<BorderColor><T>Int</T><D>0</D></BorderColor>
<BorderStyle><T>Int</T><D>0</D></BorderStyle>
<BorderWeight><T>Int</T><D>1</D></BorderWeight>
<Coords><T>Array_Dbl64</T><D>1;4;1ek534;Goz24;uG434;Goz24</D></Coords>
<Filled><T>Bool</T><D>0</D></Filled>
<NetLabel Attrib="13" />
<PosX><T>Double</T><D>125</D></PosX>
<PosY><T>Double</T><D>0</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<eLeft><T>Int</T><D>1</D></eLeft>
<eRight><T>Int</T><D>1</D></eRight></Item>
<Item XName="Display0" Type="SchematicDisp">
<DVport><T>Array_Dbl64</T><D>1;4;;;qr14;eh14</D></DVport>
<PVPort><T>Array_Dbl64</T><D>1;4;WZy8FopJ62C;5S2C;7vHUad3AN34;{UWsTrtqA34</D></PVPort>
<Show><T>Bool</T><D>0</D></Show></Item>
<Item XName="Font" Type="Font">
<Size><T>Double</T><D>90.90909090909091</D></Size></Item>
<Item XName="LabelSet" Type="LabelSet">
<Item XName="Font" Type="Font">
<Color><T>Int</T><D>21760</D></Color>
<Name>Arial</Name>
<Size><T>Double</T><D>41.66666666666667</D></Size></Item></Item>
<Item XName="PageBox" Type="PageBox">
<Alpha><T>Int</T><D>32</D></Alpha>
<Color><T>Int</T><D>128</D></Color>
<Height><T>Double</T><D>11999</D></Height>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>0</D></PosY>
<Visible><T>Bool</T><D>1</D></Visible>
<Width><T>Double</T><D>22999</D></Width></Item>
<Item XName="Part0" Type="SchPart">
<CenterX><T>Double</T><D>0</D></CenterX>
<CenterY><T>Double</T><D>0</D></CenterY>
<Designator>D1</Designator>
<PosX><T>Double</T><D>11626.00080035533</D></PosX>
<PosY><T>Double</T><D>3624.999935525545</D></PosY>
<Rotate><T>Double</T><D>180</D></Rotate>
<Selected><T>Bool</T><D>0</D></Selected>
<Symbol>SYM_Delay</Symbol>
<Item XName="DrawParams" Type="DrawGroup">
<PosX><T>Double</T><D>874.9990234375</D></PosX>
<PosY><T>Double</T><D>420.001708984375</D></PosY>
<Rotate><T>Double</T><D>-180</D></Rotate>
<Visible><T>Bool</T><D>1</D></Visible>
<ZOrder><T>Int</T><D>1</D></ZOrder>
<Item XName="__pD1" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>0</D></FontColor>
<Justification><T>Int</T><D>9</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>-225.64</D></PosY>
<Text>D1 {Delay@Data Flow Models}</Text>
<Visible><T>Bool</T><D>1</D></Visible></Item>
<Item XName="_pN" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>11141120</D></FontColor>
<Justification><T>Int</T><D>9</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>-112.82</D></PosY>
<Text>N=7 [NumHARQ-RxSubframeDelay]</Text></Item>
<Item XName="_pOutputTiming" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>11141120</D></FontColor>
<Justification><T>Int</T><D>9</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>0</D></PosY>
<Text>OutputTiming=BeforeInput</Text></Item></Item></Item>
<Item XName="Part1" Type="SchPart">
<CenterX><T>Double</T><D>0</D></CenterX>
<CenterY><T>Double</T><D>0</D></CenterY>
<Designator>D3</Designator>
<PosX><T>Double</T><D>11626.00062077478</D></PosX>
<PosY><T>Double</T><D>4874.999951345105</D></PosY>
<Rotate><T>Double</T><D>180</D></Rotate>
<Selected><T>Bool</T><D>0</D></Selected>
<Symbol>SYM_Delay</Symbol>
<Item XName="DrawParams" Type="DrawGroup">
<PosX><T>Double</T><D>874.9990234375</D></PosX>
<PosY><T>Double</T><D>420.00146484375</D></PosY>
<Rotate><T>Double</T><D>-180</D></Rotate>
<Visible><T>Bool</T><D>1</D></Visible>
<ZOrder><T>Int</T><D>1</D></ZOrder>
<Item XName="__pD3" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>0</D></FontColor>
<Justification><T>Int</T><D>9</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>-225.64</D></PosY>
<Text>D3 {Delay@Data Flow Models}</Text>
<Visible><T>Bool</T><D>1</D></Visible></Item>
<Item XName="_pN" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>11141120</D></FontColor>
<Justification><T>Int</T><D>9</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>-112.82</D></PosY>
<Text>N=3 [AMC_Delay-RxSubframeDelay]</Text></Item>
<Item XName="_pOutputTiming" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>11141120</D></FontColor>
<Justification><T>Int</T><D>9</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>0</D></PosY>
<Text>OutputTiming=BeforeInput</Text></Item></Item></Item>
<Item XName="Part11" Type="SchPart">
<CenterX><T>Double</T><D>0</D></CenterX>
<CenterY><T>Double</T><D>0</D></CenterY>
<Designator>M1</Designator>
<PosX><T>Double</T><D>8750.000122070322</D></PosX>
<PosY><T>Double</T><D>7625.000000000098</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<Symbol>SYM_Modulator</Symbol>
<ZOrder><T>Int</T><D>31</D></ZOrder>
<Item XName="DrawParams" Type="DrawGroup">
<PosX><T>Double</T><D>875</D></PosX>
<PosY><T>Double</T><D>295</D></PosY>
<Visible><T>Bool</T><D>1</D></Visible>
<ZOrder><T>Int</T><D>1</D></ZOrder>
<Item XName="__pM1" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>0</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>0</D></PosY>
<Text>M1</Text>
<Visible><T>Bool</T><D>1</D></Visible></Item>
<Item XName="_pFCarrier" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>11141120</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>225.64</D></PosY>
<Text>FCarrier=2e+9 Hz [FCarrier]</Text></Item>
<Item XName="_pInputType" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>11141120</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>112.82</D></PosY>
<Text>InputType=I/Q</Text></Item></Item></Item>
<Item XName="Part12" Type="SchPart">
<CenterX><T>Double</T><D>0</D></CenterX>
<CenterY><T>Double</T><D>0</D></CenterY>
<Designator>C2</Designator>
<PosX><T>Double</T><D>6500.000122070333</D></PosX>
<PosY><T>Double</T><D>7500.00000000012</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<Symbol>SYM_CxToRect</Symbol>
<ZOrder><T>Int</T><D>32</D></ZOrder>
<Item XName="DrawParams" Type="DrawGroup">
<PosX><T>Double</T><D>875</D></PosX>
<PosY><T>Double</T><D>420</D></PosY>
<Visible><T>Bool</T><D>1</D></Visible>
<ZOrder><T>Int</T><D>1</D></ZOrder>
<Item XName="__pC2" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>0</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>0</D></PosY>
<Text>C2</Text>
<Visible><T>Bool</T><D>1</D></Visible></Item></Item></Item>
<Item XName="Part14" Type="SchPart">
<CenterX><T>Double</T><D>0</D></CenterX>
<CenterY><T>Double</T><D>0</D></CenterY>
<Designator>R2</Designator>
<PosX><T>Double</T><D>14750.00207519533</D></PosX>
<PosY><T>Double</T><D>7750.000000000084</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<Symbol>SYM_RectToCx</Symbol>
<ZOrder><T>Int</T><D>30</D></ZOrder>
<Item XName="DrawParams" Type="DrawGroup">
<PosX><T>Double</T><D>875</D></PosX>
<PosY><T>Double</T><D>295</D></PosY>
<Visible><T>Bool</T><D>1</D></Visible>
<ZOrder><T>Int</T><D>1</D></ZOrder>
<Item XName="__pR2" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>0</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>0</D></PosY>
<Text>R2 {RectToCx@Data Flow Models}</Text>
<Visible><T>Bool</T><D>1</D></Visible></Item></Item></Item>
<Item XName="Part15" Type="SchPart">
<CenterX><T>Double</T><D>0</D></CenterX>
<CenterY><T>Double</T><D>0</D></CenterY>
<Designator>B7</Designator>
<PosX><T>Double</T><D>2125.00019275475</D></PosX>
<PosY><T>Double</T><D>5375.000606963181</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<Symbol>SYM_Bits</Symbol>
<Item XName="DrawParams" Type="DrawGroup">
<PosX><T>Double</T><D>-596</D></PosX>
<PosY><T>Double</T><D>420</D></PosY>
<Visible><T>Bool</T><D>1</D></Visible>
<ZOrder><T>Int</T><D>1</D></ZOrder>
<Item XName="__pB7" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>0</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>0</D></PosY>
<Text>B7 {RandomBits@Data Flow Models}</Text>
<Visible><T>Bool</T><D>1</D></Visible></Item></Item></Item>
<Item XName="Part16" Type="SchPart">
<CenterX><T>Double</T><D>0</D></CenterX>
<CenterY><T>Double</T><D>0</D></CenterY>
<Designator>B8</Designator>
<PosX><T>Double</T><D>2125.000026617747</D></PosX>
<PosY><T>Double</T><D>6499.999893789311</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<Symbol>SYM_Bits</Symbol>
<Item XName="DrawParams" Type="DrawGroup">
<PosX><T>Double</T><D>-596</D></PosX>
<PosY><T>Double</T><D>420</D></PosY>
<Visible><T>Bool</T><D>1</D></Visible>
<ZOrder><T>Int</T><D>1</D></ZOrder>
<Item XName="__pB8" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>0</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>0</D></PosY>
<Text>B8 {RandomBits@Data Flow Models}</Text>
<Visible><T>Bool</T><D>1</D></Visible></Item></Item></Item>
<Item XName="Part18" Type="SchPart">
<CenterX><T>Double</T><D>0</D></CenterX>
<CenterY><T>Double</T><D>0</D></CenterY>
<Designator>LTE_A_UL_Rcv_1</Designator>
<PosX><T>Double</T><D>16500.00285999678</D></PosX>
<PosY><T>Double</T><D>7625.00015816317</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<Symbol>SYM_LTE_A_UL_Rcv@LTE Advanced Symbols</Symbol>
<Item XName="DrawParams" Type="DrawGroup">
<PosX><T>Double</T><D>889.685546875</D></PosX>
<PosY><T>Double</T><D>1170</D></PosY>
<Visible><T>Bool</T><D>1</D></Visible>
<ZOrder><T>Int</T><D>1</D></ZOrder>
<Item XName="__pLTE_A_UL_Rcv_1" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>0</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>0</D></PosY>
<Text>LTE_A_UL_Rcv_1 {LTE_A_UL_Rcv@LTE Advanced Models}</Text>
<Visible><T>Bool</T><D>1</D></Visible></Item>
<Item XName="_pEnable256QAM" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>11141120</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>112.82</D></PosY>
<Text>Enable256QAM=NO</Text></Item></Item></Item>
<Item XName="Part2" Type="SchPart">
<CenterX><T>Double</T><D>0</D></CenterX>
<CenterY><T>Double</T><D>0</D></CenterY>
<Designator>B5</Designator>
<PosX><T>Double</T><D>2125.000053405776</D></PosX>
<PosY><T>Double</T><D>8750.000362822586</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<Symbol>SYM_Bits</Symbol>
<Item XName="DrawParams" Type="DrawGroup">
<PosX><T>Double</T><D>-596</D></PosX>
<PosY><T>Double</T><D>420</D></PosY>
<Visible><T>Bool</T><D>1</D></Visible>
<ZOrder><T>Int</T><D>1</D></ZOrder>
<Item XName="__pB5" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>0</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>0</D></PosY>
<Text>B5 {DataPattern@Data Flow Models}</Text>
<Visible><T>Bool</T><D>1</D></Visible></Item>
<Item XName="_pDataPattern" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>11141120</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>112.82</D></PosY>
<Text>DataPattern=PN9</Text></Item></Item></Item>
<Item XName="Part3" Type="SchPart">
<CenterX><T>Double</T><D>250</D></CenterX>
<CenterY><T>Double</T><D>250</D></CenterY>
<Designator>L2</Designator>
<Mirror><T>Int</T><D>0</D></Mirror>
<PosX><T>Double</T><D>11750.00047820555</D></PosX>
<PosY><T>Double</T><D>10500.00002503533</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<Symbol>SYM_LTE_Throughput@LTE 8.9 Symbols</Symbol>
<Item XName="DrawParams" Type="DrawGroup">
<PosX><T>Double</T><D>588.373046875</D></PosX>
<PosY><T>Double</T><D>540.6328125</D></PosY>
<Visible><T>Bool</T><D>1</D></Visible>
<ZOrder><T>Int</T><D>1</D></ZOrder>
<Item XName="__pL2" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>0</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>0</D></PosY>
<Text>L2 {LTE_Throughput@LTE 8.9 Models}</Text>
<Visible><T>Bool</T><D>1</D></Visible></Item>
<Item XName="_pStatusUpdatePeriod" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>11141120</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>338.46</D></PosY>
<Text>StatusUpdatePeriod=10</Text></Item>
<Item XName="_pSubframeStart" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>11141120</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>112.82</D></PosY>
<Text>SubframeStart=10</Text></Item>
<Item XName="_pSubframeStop" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>11141120</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>225.64</D></PosY>
<Text>SubframeStop=10000 [NumFrames*10]</Text></Item>
<Item XName="_pTTI" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>11141120</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>451.28</D></PosY>
<Text>TTI=1e-3</Text></Item></Item></Item>
<Item XName="Part4" Type="SchPart">
<Designator>LTE_A_UL_Src_1</Designator>
<PosX><T>Double</T><D>3745.125108831437</D></PosX>
<PosY><T>Double</T><D>7250.000099340525</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<Symbol>SYM_LTE_A_UL_Src@LTE Advanced Symbols</Symbol>
<Item XName="DrawParams" Type="DrawGroup">
<PosX><T>Double</T><D>889.6875</D></PosX>
<PosY><T>Double</T><D>420</D></PosY>
<Visible><T>Bool</T><D>1</D></Visible>
<ZOrder><T>Int</T><D>1</D></ZOrder>
<Item XName="__pLTE_A_UL_Src_1" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>0</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>0</D></PosY>
<Text>LTE_A_UL_Src_1 {LTE_A_UL_Src@LTE Advanced Models}</Text>
<Visible><T>Bool</T><D>1</D></Visible></Item>
<Item XName="_pEnable256QAM" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>11141120</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>112.82</D></PosY>
<Text>Enable256QAM=NO</Text></Item></Item></Item>
<Item XName="Part5" Type="SchPart">
<CenterX><T>Double</T><D>0</D></CenterX>
<CenterY><T>Double</T><D>0</D></CenterY>
<Designator>O1</Designator>
<PosX><T>Double</T><D>9625.001586913679</D></PosX>
<PosY><T>Double</T><D>5750.000000000111</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<Symbol>SYM_Oscillator</Symbol>
<TextOrigin><T>Array_Dbl64</T><D>1;2;FoA2C;Gw14</D></TextOrigin>
<ZOrder><T>Int</T><D>27</D></ZOrder>
<Item XName="DrawParams" Type="DrawGroup">
<PosX><T>Double</T><D>-857.1171875</D></PosX>
<PosY><T>Double</T><D>420</D></PosY>
<ZOrder><T>Int</T><D>1</D></ZOrder>
<Item XName="__pO1" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>0</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>0</D></PosY>
<Text>O1</Text>
<Visible><T>Bool</T><D>1</D></Visible></Item>
<Item XName="_pFrequency" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>11141120</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>112.82</D></PosY>
<Text>Frequency=2e+9 Hz [FCarrier]</Text></Item>
<Item XName="_pPower" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>11141120</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>225.64</D></PosY>
<Text>Power=1 W [SignalPower]</Text></Item>
<Item XName="_pSampleRate" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>11141120</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>338.46</D></PosY>
<Text>SampleRate=7.68e+6 Hz [SamplingRate]</Text></Item></Item></Item>
<Item XName="Part6" Type="SchPart">
<CenterX><T>Double</T><D>0</D></CenterX>
<CenterY><T>Double</T><D>0</D></CenterY>
<Designator>A1</Designator>
<PosX><T>Double</T><D>11249.00207519529</D></PosX>
<PosY><T>Double</T><D>7625.000000000116</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<Symbol>SYM_AddNDensity</Symbol>
<ZOrder><T>Int</T><D>34</D></ZOrder>
<Item XName="DrawParams" Type="DrawGroup">
<PosX><T>Double</T><D>875</D></PosX>
<PosY><T>Double</T><D>420</D></PosY>
<Visible><T>Bool</T><D>1</D></Visible>
<ZOrder><T>Int</T><D>1</D></ZOrder>
<Item XName="__pA1" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>0</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>0</D></PosY>
<Text>A1</Text>
<Visible><T>Bool</T><D>1</D></Visible></Item>
<Item XName="_pNDensity" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>11141120</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>225.64</D></PosY>
<Text>NDensity=2.222e-9 W [NDensity]</Text></Item>
<Item XName="_pNDensityType" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>11141120</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>112.82</D></PosY>
<Text>NDensityType=Constant noise density</Text></Item></Item></Item>
<Item XName="Part7" Type="SchPart">
<CenterX><T>Double</T><D>0</D></CenterX>
<CenterY><T>Double</T><D>0</D></CenterY>
<Designator>D2</Designator>
<PosX><T>Double</T><D>13000.00207519532</D></PosX>
<PosY><T>Double</T><D>7625.000000000084</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<Symbol>SYM_Demodulator</Symbol>
<ZOrder><T>Int</T><D>28</D></ZOrder>
<Item XName="DrawParams" Type="DrawGroup">
<PosX><T>Double</T><D>875</D></PosX>
<PosY><T>Double</T><D>420</D></PosY>
<Visible><T>Bool</T><D>1</D></Visible>
<ZOrder><T>Int</T><D>1</D></ZOrder>
<Item XName="__pD2" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>0</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>0</D></PosY>
<Text>D2</Text>
<Visible><T>Bool</T><D>1</D></Visible></Item>
<Item XName="_pFCarrier" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>11141120</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>225.64</D></PosY>
<Text>FCarrier=2e+9 Hz [FCarrier]</Text></Item>
<Item XName="_pOutputType" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>11141120</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>112.82</D></PosY>
<Text>OutputType=I/Q</Text></Item></Item></Item>
<Item XName="Part8" Type="SchPart">
<CenterX><T>Double</T><D>0</D></CenterX>
<CenterY><T>Double</T><D>0</D></CenterY>
<Designator>B3</Designator>
<PosX><T>Double</T><D>2125.000032537477</D></PosX>
<PosY><T>Double</T><D>7624.999781285929</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<Symbol>SYM_Bits</Symbol>
<Item XName="DrawParams" Type="DrawGroup">
<PosX><T>Double</T><D>-596</D></PosX>
<PosY><T>Double</T><D>420</D></PosY>
<Visible><T>Bool</T><D>1</D></Visible>
<ZOrder><T>Int</T><D>1</D></ZOrder>
<Item XName="__pB3" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>0</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>0</D></PosY>
<Text>B3 {RandomBits@Data Flow Models}</Text>
<Visible><T>Bool</T><D>1</D></Visible></Item></Item></Item>
<Item XName="Part9" Type="SchPart">
<CenterX><T>Double</T><D>0</D></CenterX>
<CenterY><T>Double</T><D>0</D></CenterY>
<Designator>CQI</Designator>
<PosX><T>Double</T><D>15874</D></PosX>
<PosY><T>Double</T><D>10750</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<Symbol>SYM_Sink</Symbol>
<Item XName="DrawParams" Type="DrawGroup">
<PosX><T>Double</T><D>596</D></PosX>
<PosY><T>Double</T><D>232.5</D></PosY>
<Visible><T>Bool</T><D>1</D></Visible>
<ZOrder><T>Int</T><D>1</D></ZOrder>
<Item XName="__pCQI" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>0</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>0</D></PosY>
<Text>CQI {Sink@Data Flow Models}</Text>
<Visible><T>Bool</T><D>1</D></Visible></Item>
<Item XName="_pStartStopOption" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>11141120</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>112.82</D></PosY>
<Text>StartStopOption=Samples</Text></Item></Item></Item></Item>
<Item XName="PartLength" Type="Param">
<DataEntry>1.0</DataEntry>
<Unit><T>Int</T><D>6003</D></Unit></Item>
<Item XName="SnapGrid" Type="Param">
<Data><T>Double</T><D>125</D></Data>
<Unit><T>Int</T><D>0</D></Unit></Item>
<Item XName="Width" Type="Param">
<DataEntry>23</DataEntry>
<Unit><T>Int</T><D>6003</D></Unit></Item></Item></Item>
<Item XName="LTE_A_UL_SISO_Throughput_Analysis" UserName="LTE_A_UL_SISO_Throughput_Analysis" Type="Data Flow Analysis">
<AutoRecalc><T>Bool</T><D>0</D></AutoRecalc>
<AutoSave><T>Int</T><D>0</D></AutoSave>
<CollectFixedPtData><T>Int</T><D>0</D></CollectFixedPtData>
<DataFlowInformation><T>Int</T><D>0</D></DataFlowInformation>
<DeadlockResolution><T>Int</T><D>0</D></DeadlockResolution>
<NeedRun><T>Bool</T><D>0</D></NeedRun>
<OutList><T>Array_BString</T><D>1;0;</D></OutList>
<RepeatableRandomSequences><T>Int</T><D>1</D></RepeatableRandomSequences>
<RunTimeTuning><T>Bool</T><D>0</D></RunTimeTuning>
<SaveDesignParamsToDataset><T>Int</T><D>1</D></SaveDesignParamsToDataset>
<SchedulerType><T>Int</T><D>0</D></SchedulerType>
<Selected><T>Bool</T><D>0</D></Selected>
<ShowPtolemyErrors><T>Bool</T><D>1</D></ShowPtolemyErrors>
<Item XName="ConfigurationName" Type="Param">
<DataEntry />
<TextParam><T>Bool</T><D>1</D></TextParam></Item>
<Item XName="CustomSinks" Type="SerItem" />
<Item XName="Cycle_Accurate" Type="Param">
<Data><T>Int</T><D>1</D></Data></Item>
<Item XName="DCAnalysis" Type="Param">
<Data />
<TextParam><T>Bool</T><D>1</D></TextParam></Item>
<Item XName="DataName" Type="Param">
<DataEntry>LTE_A_UL_SISO_Throughput_Data</DataEntry>
<TextParam><T>Bool</T><D>1</D></TextParam></Item>
<Item XName="Data_Persistence" Type="Param">
<Data><T>Int</T><D>1</D></Data></Item>
<Item XName="DefaultNumericStart" Type="Param">
<DataEntry>0</DataEntry></Item>
<Item XName="DefaultNumericStop" Type="Param">
<DataEntry>100</DataEntry></Item>
<Item XName="DefaultSeed" Type="Param">
<Data>1234567</Data></Item>
<Item XName="DefaultTimeStart" Type="Param">
<DataEntry>0</DataEntry>
<Unit><T>Int</T><D>7002</D></Unit></Item>
<Item XName="DefaultTimeStop" Type="Param">
<DataEntry>100</DataEntry>
<Unit><T>Int</T><D>7002</D></Unit></Item>
<Item XName="DesignName" Type="Param">
<DataEntry>LTE_A_UL_SISO_Throughput</DataEntry>
<TextParam><T>Bool</T><D>1</D></TextParam></Item>
<Item XName="FreqRes" Type="Param">
<Data><T>Double</T><D>1e-06</D></Data>
<Unit><T>Int</T><D>1000</D></Unit></Item>
<Item XName="Freq_Resolution" Type="Param">
<Data><T>Double</T><D>50</D></Data>
<Unit><T>Int</T><D>1001</D></Unit></Item>
<Item XName="HBAnalysis" Type="Param">
<Data />
<TextParam><T>Bool</T><D>1</D></TextParam></Item>
<Item XName="NumSamples" Type="Param">
<Data><T>Int</T><D>1024</D></Data></Item>
<Item XName="Num_Samples" Type="Param">
<DataEntry>20000</DataEntry></Item>
<Item XName="ProfileTimesFile" Type="Param">
<Data /></Item>
<Item XName="SampleRate" Type="Param">
<Data><T>Double</T><D>0.000977</D></Data>
<Unit><T>Int</T><D>1000</D></Unit></Item>
<Item XName="Sample_Rate" Type="Param">
<DataEntry>1</DataEntry>
<Unit><T>Int</T><D>1000</D></Unit></Item>
<Item XName="ScheduleLogFile" Type="Param">
<Data /></Item>
<Item XName="Start_Time" Type="Param">
<Data><T>Double</T><D>0</D></Data>
<Unit><T>Int</T><D>7002</D></Unit></Item>
<Item XName="Stop_Time" Type="Param">
<Data><T>Double</T><D>0.019999</D></Data>
<Unit><T>Int</T><D>7002</D></Unit></Item>
<Item XName="Temperature" UserName="RoomTemp" Help="8228" Type="Param">
<DataEntry>27.0</DataEntry>
<Unit><T>Int</T><D>12001</D></Unit></Item>
<Item XName="TimeSpacing" Type="Param">
<Data><T>Double</T><D>0.000977</D></Data>
<Unit><T>Int</T><D>7002</D></Unit></Item>
<Item XName="TimeStart" Type="Param">
<Data><T>Double</T><D>0</D></Data>
<Unit><T>Int</T><D>7002</D></Unit></Item>
<Item XName="TimeStop" Type="Param">
<Data><T>Double</T><D>1</D></Data>
<Unit><T>Int</T><D>7002</D></Unit></Item>
<Item XName="Time_Spacing" Type="Param">
<Data><T>Double</T><D>1e-06</D></Data>
<Unit><T>Int</T><D>7002</D></Unit></Item></Item>
<Item XName="LTE_A_UL_SISO_Throughput_Data" UserName="LTE_A_UL_SISO_Throughput_Data" Type="DataSet">
<FullPath>LTE_A_UL_SISO_AMC\LTE_A_UL_SISO_Throughput_Data</FullPath>
<Selected><T>Bool</T><D>1</D></Selected>
<Item XName="Eqns" Type="Equation">
<Item XName="BPMgr" Type="BPMgr">
<BPLines><T>Empty</T></BPLines>
<BPStates><T>Empty</T></BPStates></Item>
<Item XName="EqnBlock" Type="EqnBlock">
<Lang><T>Int</T><D>1</D></Lang></Item>
<Item XName="Font" Type="Font">
<Name>Courier New</Name>
<Size><T>Double</T><D>125</D></Size></Item>
<Item XName="FunctionBlock" Type="FunctionBlock" />
<Item XName="VarBlock" Type="VarBlock">
<Item XName="AMC_Delay" Type="Variable">
<ByAnalysis><T>Bool</T><D>1</D></ByAnalysis>
<Data><T>Double</T><D>4</D></Data></Item>
<Item XName="AMC_Enable" Type="Variable">
<ByAnalysis><T>Bool</T><D>1</D></ByAnalysis>
<Data><T>Double</T><D>1</D></Data></Item>
<Item XName="Bandwidth" Type="Variable">
<ByAnalysis><T>Bool</T><D>1</D></ByAnalysis>
<Data><T>Double</T><D>2</D></Data></Item>
<Item XName="CQI" Type="Variable">
<ByAnalysis><T>Bool</T><D>1</D></ByAnalysis>
<Data><T>Array_I64</T><D>1;10000;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F;F</D></Data>
<IndepValue>LTE_A_UL_SISO_AMC\LTE_A_UL_SISO_Throughput_Data\Eqns\VarBlock\CQI_Index</IndepValue></Item>
<Item XName="CQIToMCS" Type="Variable">
<ByAnalysis><T>Bool</T><D>1</D></ByAnalysis>
<Data><T>Array_Dbl64</T><D>2;16;1;;;;4;G04;O04;W04;c04;g04;k04;o04;q04;s04;u04;w04;y04</D></Data></Item>
<Item XName="CQI_Index" Type="Variable">
<ByAnalysis><T>Bool</T><D>1</D></ByAnalysis>
<Data><T>Array_I64</T><D>1;10000;;1;2;3;4;5;6;7;8;9;A;B;C;D;E;F;G;H;I;J;K;L;M;N;O;P;Q;S;R;T;U;V;W;X;Y;Z;a;b;c;d;e;f;g;h;i;j;k;l;m;n;o;p;q;r;s;t;u;v;w;x;y;z;{;};01;11;21;31;41;51;61;71;81;91;A1;B1;C1;D1;E1;F1;G1;H1;I1;J1;K1;L1;M1;N1;O1;P1;Q1;S1;R1;T1;U1;V1;W1;X1;Y1;Z1;a1;b1;c1;d1;e1;f1;g1;h1;i1;j1;k1;l1;m1;n1;o1;p1;q1;r1;s1;t1;u1;v1;w1;x1;y1;z1;{1;}1;02;12;22;32;42;52;62;72;82;92;A2;B2;C2;D2;E2;F2;G2;H2;I2;J2;K2;L2;M2;N2;O2;P2;Q2;S2;R2;T2;U2;V2;W2;X2;Y2;Z2;a2;b2;c2;d2;e2;f2;g2;h2;i2;j2;k2;l2;m2;n2;o2;p2;q2;r2;s2;t2;u2;v2;w2;x2;y2;z2;{2;}2;03;13;23;33;43;53;63;73;83;93;A3;B3;C3;D3;E3;F3;G3;H3;I3;J3;K3;L3;M3;N3;O3;P3;Q3;S3;R3;T3;U3;V3;W3;X3;Y3;Z3;a3;b3;c3;d3;e3;f3;g3;h3;i3;j3;k3;l3;m3;n3;o3;p3;q3;r3;s3;t3;u3;v3;w3;x3;y3;z3;{3;}3;04;14;24;34;44;54;64;74;84;94;A4;B4;C4;D4;E4;F4;G4;H4;I4;J4;K4;L4;M4;N4;O4;P4;Q4;S4;R4;T4;U4;V4;W4;X4;Y4;Z4;a4;b4;c4;d4;e4;f4;g4;h4;i4;j4;k4;l4;m4;n4;o4;p4;q4;r4;s4;t4;u4;v4;w4;x4;y4;z4;{4;}4;05;15;25;35;45;55;65;75;85;95;A5;B5;C5;D5;E5;F5;G5;H5;I5;J5;K5;L5;M5;N5;O5;P5;Q5;S5;R5;T5;U5;V5;W5;X5;Y5;Z5;a5;b5;c5;d5;e5;f5;g5;h5;i5;j5;k5;l5;m5;n5;o5;p5;q5;r5;s5;t5;u5;v5;w5;x5;y5;z5;{5;}5;06;16;26;36;46;56;66;76;86;96;A6;B6;C6;D6;E6;F6;G6;H6;I6;J6;K6;L6;M6;N6;O6;P6;Q6;S6;R6;T6;U6;V6;W6;X6;Y6;Z6;a6;b6;c6;d6;e6;f6;g6;h6;i6;j6;k6;l6;m6;n6;o6;p6;q6;r6;s6;t6;u6;v6;w6;x6;y6;z6;{6;}6;07;17;27;37;47;57;67;77;87;97;A7;B7;C7;D7;E7;F7;G7;H7;I7;J7;K7;L7;M7;N7;O7;P7;Q7;S7;R7;T7;U7;V7;W7;X7;Y7;Z7;a7;b7;c7;d7;e7;f7;g7;h7;i7;j7;k7;l7;m7;n7;o7;p7;q7;r7;s7;t7;u7;v7;w7;x7;y7;z7;{7;}7;08;18;28;38;48;58;68;78;88;98;A8;B8;C8;D8;E8;F8;G8;H8;I8;J8;K8;L8;M8;N8;O8;P8;Q8;S8;R8;T8;U8;V8;W8;X8;Y8;Z8;a8;b8;c8;d8;e8;f8;g8;h8;i8;j8;k8;l8;m8;n8;o8;p8;q8;r8;s8;t8;u8;v8;w8;x8;y8;z8;{8;}8;09;19;29;39;49;59;69;79;89;99;A9;B9;C9;D9;E9;F9;G9;H9;I9;J9;K9;L9;M9;N9;O9;P9;Q9;S9;R9;T9;U9;V9;W9;X9;Y9;Z9;a9;b9;c9;d9;e9;f9;g9;h9;i9;j9;k9;l9;m9;n9;o9;p9;q9;r9;s9;t9;u9;v9;w9;x9;y9;z9;{9;}9;0A;1A;2A;3A;4A;5A;6A;7A;8A;9A;AA;BA;CA;DA;EA;FA;GA;HA;IA;JA;KA;LA;MA;NA;OA;PA;QA;SA;RA;TA;UA;VA;WA;XA;YA;ZA;aA;bA;cA;dA;eA;fA;gA;hA;iA;jA;kA;lA;mA;nA;oA;pA;qA;rA;sA;tA;uA;vA;wA;xA;yA;zA;{A;}A;0B;1B;2B;3B;4B;5B;6B;7B;8B;9B;AB;BB;CB;DB;EB;FB;GB;HB;IB;JB;KB;LB;MB;NB;OB;PB;QB;SB;RB;TB;UB;VB;WB;XB;YB;ZB;aB;bB;cB;dB;eB;fB;gB;hB;iB;jB;kB;lB;mB;nB;oB;pB;qB;rB;sB;tB;uB;vB;wB;xB;yB;zB;{B;}B;0C;1C;2C;3C;4C;5C;6C;7C;8C;9C;AC;BC;CC;DC;EC;FC;GC;HC;IC;JC;KC;LC;MC;NC;OC;PC;QC;SC;RC;TC;UC;VC;WC;XC;YC;ZC;aC;bC;cC;dC;eC;fC;gC;hC;iC;jC;kC;lC;mC;nC;oC;pC;qC;rC;sC;tC;uC;vC;wC;xC;yC;zC;{C;}C;0D;1D;2D;3D;4D;5D;6D;7D;8D;9D;AD;BD;CD;DD;ED;FD;GD;HD;ID;JD;KD;LD;MD;ND;OD;PD;QD;SD;RD;TD;UD;VD;WD;XD;YD;ZD;aD;bD;cD;dD;eD;fD;gD;hD;iD;jD;kD;lD;mD;nD;oD;pD;qD;rD;sD;tD;uD;vD;wD;xD;yD;zD;{D;}D;0E;1E;2E;3E;4E;5E;6E;7E;8E;9E;AE;BE;CE;DE;EE;FE;GE;HE;IE;JE;KE;LE;ME;NE;OE;PE;QE;SE;RE;TE;UE;VE;WE;XE;YE;ZE;aE;bE;cE;dE;eE;fE;gE;hE;iE;jE;kE;lE;mE;nE;oE;pE;qE;rE;sE;tE;uE;vE;wE;xE;yE;zE;{E;}E;0F;1F;2F;3F;4F;5F;6F;7F;8F;9F;AF;BF;CF;DF;EF;FF;GF;HF;IF;JF;KF;LF;MF;NF;OF;PF;QF;SF;RF;TF;UF;VF;WF;XF;YF;ZF;aF;bF;cF;dF;eF;fF;gF;hF;iF;jF;kF;lF;mF;nF;oF;pF;qF;rF;sF;tF;uF;vF;wF;xF;yF;zF;{F;}F;0G;1G;2G;3G;4G;5G;6G;7G;8G;9G;AG;BG;CG;DG;EG;FG;GG;HG;IG;JG;KG;LG;MG;NG;OG;PG;QG;SG;RG;TG;UG;VG;WG;XG;YG;ZG;aG;bG;cG;dG;eG;fG;gG;hG;iG;jG;kG;lG;mG;nG;oG;pG;qG;rG;sG;tG;uG;vG;wG;xG;yG;zG;{G;}G;0H;1H;2H;3H;4H;5H;6H;7H;8H;9H;AH;BH;CH;DH;EH;FH;GH;HH;IH;JH;KH;LH;MH;NH;OH;PH;QH;SH;RH;TH;UH;VH;WH;XH;YH;ZH;aH;bH;cH;dH;eH;fH;gH;hH;iH;jH;kH;lH;mH;nH;oH;pH;qH;rH;sH;tH;uH;vH;wH;xH;yH;zH;{H;}H;0I;1I;2I;3I;4I;5I;6I;7I;8I;9I;AI;BI;CI;DI;EI;FI;GI;HI;II;JI;KI;LI;MI;NI;OI;PI;QI;SI;RI;TI;UI;VI;WI;XI;YI;ZI;aI;bI;cI;dI;eI;fI;gI;hI;iI;jI;kI;lI;mI;nI;oI;pI;qI;rI;sI;tI;uI;vI;wI;xI;yI;zI;{I;}I;0J;1J;2J;3J;4J;5J;6J;7J;8J;9J;AJ;BJ;CJ;DJ;EJ;FJ;GJ;HJ;IJ;JJ;KJ;LJ;MJ;NJ;OJ;PJ;QJ;SJ;RJ;TJ;UJ;VJ;WJ;XJ;YJ;ZJ;aJ;bJ;cJ;dJ;eJ;fJ;gJ;hJ;iJ;jJ;kJ;lJ;mJ;nJ;oJ;pJ;qJ;rJ;sJ;tJ;uJ;vJ;wJ;xJ;yJ;zJ;{J;}J;0K;1K;2K;3K;4K;5K;6K;7K;8K;9K;AK;BK;CK;DK;EK;FK;GK;HK;IK;JK;KK;LK;MK;NK;OK;PK;QK;SK;RK;TK;UK;VK;WK;XK;YK;ZK;aK;bK;cK;dK;eK;fK;gK;hK;iK;jK;kK;lK;mK;nK;oK;pK;qK;rK;sK;tK;uK;vK;wK;xK;yK;zK;{K;}K;0L;1L;2L;3L;4L;5L;6L;7L;8L;9L;AL;BL;CL;DL;EL;FL;GL;HL;IL;JL;KL;LL;ML;NL;OL;PL;QL;SL;RL;TL;UL;VL;WL;XL;YL;ZL;aL;bL;cL;dL;eL;fL;gL;hL;iL;jL;kL;lL;mL;nL;oL;pL;qL;rL;sL;tL;uL;vL;wL;xL;yL;zL;{L;}L;0M;1M;2M;3M;4M;5M;6M;7M;8M;9M;AM;BM;CM;DM;EM;FM;GM;HM;IM;JM;KM;LM;MM;NM;OM;PM;QM;SM;RM;TM;UM;VM;WM;XM;YM;ZM;aM;bM;cM;dM;eM;fM;gM;hM;iM;jM;kM;lM;mM;nM;oM;pM;qM;rM;sM;tM;uM;vM;wM;xM;yM;zM;{M;}M;0N;1N;2N;3N;4N;5N;6N;7N;8N;9N;AN;BN;CN;DN;EN;FN;GN;HN;IN;JN;KN;LN;MN;NN;ON;PN;QN;SN;RN;TN;UN;VN;WN;XN;YN;ZN;aN;bN;cN;dN;eN;fN;gN;hN;iN;jN;kN;lN;mN;nN;oN;pN;qN;rN;sN;tN;uN;vN;wN;xN;yN;zN;{N;}N;0O;1O;2O;3O;4O;5O;6O;7O;8O;9O;AO;BO;CO;DO;EO;FO;GO;HO;IO;JO;KO;LO;MO;NO;OO;PO;QO;SO;RO;TO;UO;VO;WO;XO;YO;ZO;aO;bO;cO;dO;eO;fO;gO;hO;iO;jO;kO;lO;mO;nO;oO;pO;qO;rO;sO;tO;uO;vO;wO;xO;yO;zO;{O;}O;0P;1P;2P;3P;4P;5P;6P;7P;8P;9P;AP;BP;CP;DP;EP;FP;GP;HP;IP;JP;KP;LP;MP;NP;OP;PP;QP;SP;RP;TP;UP;VP;WP;XP;YP;ZP;aP;bP;cP;dP;eP;fP;gP;hP;iP;jP;kP;lP;mP;nP;oP;pP;qP;rP;sP;tP;uP;vP;wP;xP;yP;zP;{P;}P;0Q;1Q;2Q;3Q;4Q;5Q;6Q;7Q;8Q;9Q;AQ;BQ;CQ;DQ;EQ;FQ;GQ;HQ;IQ;JQ;KQ;LQ;MQ;NQ;OQ;PQ;QQ;SQ;RQ;TQ;UQ;VQ;WQ;XQ;YQ;ZQ;aQ;bQ;cQ;dQ;eQ;fQ;gQ;hQ;iQ;jQ;kQ;lQ;mQ;nQ;oQ;pQ;qQ;rQ;sQ;tQ;uQ;vQ;wQ;xQ;yQ;zQ;{Q;}Q;0S;1S;2S;3S;4S;5S;6S;7S;8S;9S;AS;BS;CS;DS;ES;FS;GS;HS;IS;JS;KS;LS;MS;NS;OS;PS;QS;SS;RS;TS;US;VS;WS;XS;YS;ZS;aS;bS;cS;dS;eS;fS;gS;hS;iS;jS;kS;lS;mS;nS;oS;pS;qS;rS;sS;tS;uS;vS;wS;xS;yS;zS;{S;}S;0R;1R;2R;3R;4R;5R;6R;7R;8R;9R;AR;BR;CR;DR;ER;FR;GR;HR;IR;JR;KR;LR;MR;NR;OR;PR;QR;SR;RR;TR;UR;VR;WR;XR;YR;ZR;aR;bR;cR;dR;eR;fR;gR;hR;iR;jR;kR;lR;mR;nR;oR;pR;qR;rR;sR;tR;uR;vR;wR;xR;yR;zR;{R;}R;0T;1T;2T;3T;4T;5T;6T;7T;8T;9T;AT;BT;CT;DT;ET;FT;GT;HT;IT;JT;KT;LT;MT;NT;OT;PT;QT;ST;RT;TT;UT;VT;WT;XT;YT;ZT;aT;bT;cT;dT;eT;fT;gT;hT;iT;jT;kT;lT;mT;nT;oT;pT;qT;rT;sT;tT;uT;vT;wT;xT;yT;zT;{T;}T;0U;1U;2U;3U;4U;5U;6U;7U;8U;9U;AU;BU;CU;DU;EU;FU;GU;HU;IU;JU;KU;LU;MU;NU;OU;PU;QU;SU;RU;TU;UU;VU;WU;XU;YU;ZU;aU;bU;cU;dU;eU;fU;gU;hU;iU;jU;kU;lU;mU;nU;oU;pU;qU;rU;sU;tU;uU;vU;wU;xU;yU;zU;{U;}U;0V;1V;2V;3V;4V;5V;6V;7V;8V;9V;AV;BV;CV;DV;EV;FV;GV;HV;IV;JV;KV;LV;MV;NV;OV;PV;QV;SV;RV;TV;UV;VV;WV;XV;YV;ZV;aV;bV;cV;dV;eV;fV;gV;hV;iV;jV;kV;lV;mV;nV;oV;pV;qV;rV;sV;tV;uV;vV;wV;xV;yV;zV;{V;}V;0W;1W;2W;3W;4W;5W;6W;7W;8W;9W;AW;BW;CW;DW;EW;FW;GW;HW;IW;JW;KW;LW;MW;NW;OW;PW;QW;SW;RW;TW;UW;VW;WW;XW;YW;ZW;aW;bW;cW;dW;eW;fW;gW;hW;iW;jW;kW;lW;mW;nW;oW;pW;qW;rW;sW;tW;uW;vW;wW;xW;yW;zW;{W;}W;0X;1X;2X;3X;4X;5X;6X;7X;8X;9X;AX;BX;CX;DX;EX;FX;GX;HX;IX;JX;KX;LX;MX;NX;OX;PX;QX;SX;RX;TX;UX;VX;WX;XX;YX;ZX;aX;bX;cX;dX;eX;fX;gX;hX;iX;jX;kX;lX;mX;nX;oX;pX;qX;rX;sX;tX;uX;vX;wX;xX;yX;zX;{X;}X;0Y;1Y;2Y;3Y;4Y;5Y;6Y;7Y;8Y;9Y;AY;BY;CY;DY;EY;FY;GY;HY;IY;JY;KY;LY;MY;NY;OY;PY;QY;SY;RY;TY;UY;VY;WY;XY;YY;ZY;aY;bY;cY;dY;eY;fY;gY;hY;iY;jY;kY;lY;mY;nY;oY;pY;qY;rY;sY;tY;uY;vY;wY;xY;yY;zY;{Y;}Y;0Z;1Z;2Z;3Z;4Z;5Z;6Z;7Z;8Z;9Z;AZ;BZ;CZ;DZ;EZ;FZ;GZ;HZ;IZ;JZ;KZ;LZ;MZ;NZ;OZ;PZ;QZ;SZ;RZ;TZ;UZ;VZ;WZ;XZ;YZ;ZZ;aZ;bZ;cZ;dZ;eZ;fZ;gZ;hZ;iZ;jZ;kZ;lZ;mZ;nZ;oZ;pZ;qZ;rZ;sZ;tZ;uZ;vZ;wZ;xZ;yZ;zZ;{Z;}Z;0a;1a;2a;3a;4a;5a;6a;7a;8a;9a;Aa;Ba;Ca;Da;Ea;Fa;Ga;Ha;Ia;Ja;Ka;La;Ma;Na;Oa;Pa;Qa;Sa;Ra;Ta;Ua;Va;Wa;Xa;Ya;Za;aa;ba;ca;da;ea;fa;ga;ha;ia;ja;ka;la;ma;na;oa;pa;qa;ra;sa;ta;ua;va;wa;xa;ya;za;{a;}a;0b;1b;2b;3b;4b;5b;6b;7b;8b;9b;Ab;Bb;Cb;Db;Eb;Fb;Gb;Hb;Ib;Jb;Kb;Lb;Mb;Nb;Ob;Pb;Qb;Sb;Rb;Tb;Ub;Vb;Wb;Xb;Yb;Zb;ab;bb;cb;db;eb;fb;gb;hb;ib;jb;kb;lb;mb;nb;ob;pb;qb;rb;sb;tb;ub;vb;wb;xb;yb;zb;{b;}b;0c;1c;2c;3c;4c;5c;6c;7c;8c;9c;Ac;Bc;Cc;Dc;Ec;Fc;Gc;Hc;Ic;Jc;Kc;Lc;Mc;Nc;Oc;Pc;Qc;Sc;Rc;Tc;Uc;Vc;Wc;Xc;Yc;Zc;ac;bc;cc;dc;ec;fc;gc;hc;ic;jc;kc;lc;mc;nc;oc;pc;qc;rc;sc;tc;uc;vc;wc;xc;yc;zc;{c;}c;0d;1d;2d;3d;4d;5d;6d;7d;8d;9d;Ad;Bd;Cd;Dd;Ed;Fd;Gd;Hd;Id;Jd;Kd;Ld;Md;Nd;Od;Pd;Qd;Sd;Rd;Td;Ud;Vd;Wd;Xd;Yd;Zd;ad;bd;cd;dd;ed;fd;gd;hd;id;jd;kd;ld;md;nd;od;pd;qd;rd;sd;td;ud;vd;wd;xd;yd;zd;{d;}d;0e;1e;2e;3e;4e;5e;6e;7e;8e;9e;Ae;Be;Ce;De;Ee;Fe;Ge;He;Ie;Je;Ke;Le;Me;Ne;Oe;Pe;Qe;Se;Re;Te;Ue;Ve;We;Xe;Ye;Ze;ae;be;ce;de;ee;fe;ge;he;ie;je;ke;le;me;ne;oe;pe;qe;re;se;te;ue;ve;we;xe;ye;ze;{e;}e;0f;1f;2f;3f;4f;5f;6f;7f;8f;9f;Af;Bf;Cf;Df;Ef;Ff;Gf;Hf;If;Jf;Kf;Lf;Mf;Nf;Of;Pf;Qf;Sf;Rf;Tf;Uf;Vf;Wf;Xf;Yf;Zf;af;bf;cf;df;ef;ff;gf;hf;if;jf;kf;lf;mf;nf;of;pf;qf;rf;sf;tf;uf;vf;wf;xf;yf;zf;{f;}f;0g;1g;2g;3g;4g;5g;6g;7g;8g;9g;Ag;Bg;Cg;Dg;Eg;Fg;Gg;Hg;Ig;Jg;Kg;Lg;Mg;Ng;Og;Pg;Qg;Sg;Rg;Tg;Ug;Vg;Wg;Xg;Yg;Zg;ag;bg;cg;dg;eg;fg;gg;hg;ig;jg;kg;lg;mg;ng;og;pg;qg;rg;sg;tg;ug;vg;wg;xg;yg;zg;{g;}g;0h;1h;2h;3h;4h;5h;6h;7h;8h;9h;Ah;Bh;Ch;Dh;Eh;Fh;Gh;Hh;Ih;Jh;Kh;Lh;Mh;Nh;Oh;Ph;Qh;Sh;Rh;Th;Uh;Vh;Wh;Xh;Yh;Zh;ah;bh;ch;dh;eh;fh;gh;hh;ih;jh;kh;lh;mh;nh;oh;ph;qh;rh;sh;th;uh;vh;wh;xh;yh;zh;{h;}h;0i;1i;2i;3i;4i;5i;6i;7i;8i;9i;Ai;Bi;Ci;Di;Ei;Fi;Gi;Hi;Ii;Ji;Ki;Li;Mi;Ni;Oi;Pi;Qi;Si;Ri;Ti;Ui;Vi;Wi;Xi;Yi;Zi;ai;bi;ci;di;ei;fi;gi;hi;ii;ji;ki;li;mi;ni;oi;pi;qi;ri;si;ti;ui;vi;wi;xi;yi;zi;{i;}i;0j;1j;2j;3j;4j;5j;6j;7j;8j;9j;Aj;Bj;Cj;Dj;Ej;Fj;Gj;Hj;Ij;Jj;Kj;Lj;Mj;Nj;Oj;Pj;Qj;Sj;Rj;Tj;Uj;Vj;Wj;Xj;Yj;Zj;aj;bj;cj;dj;ej;fj;gj;hj;ij;jj;kj;lj;mj;nj;oj;pj;qj;rj;sj;tj;uj;vj;wj;xj;yj;zj;{j;}j;0k;1k;2k;3k;4k;5k;6k;7k;8k;9k;Ak;Bk;Ck;Dk;Ek;Fk;Gk;Hk;Ik;Jk;Kk;Lk;Mk;Nk;Ok;Pk;Qk;Sk;Rk;Tk;Uk;Vk;Wk;Xk;Yk;Zk;ak;bk;ck;dk;ek;fk;gk;hk;ik;jk;kk;lk;mk;nk;ok;pk;qk;rk;sk;tk;uk;vk;wk;xk;yk;zk;{k;}k;0l;1l;2l;3l;4l;5l;6l;7l;8l;9l;Al;Bl;Cl;Dl;El;Fl;Gl;Hl;Il;Jl;Kl;Ll;Ml;Nl;Ol;Pl;Ql;Sl;Rl;Tl;Ul;Vl;Wl;Xl;Yl;Zl;al;bl;cl;dl;el;fl;gl;hl;il;jl;kl;ll;ml;nl;ol;pl;ql;rl;sl;tl;ul;vl;wl;xl;yl;zl;{l;}l;0m;1m;2m;3m;4m;5m;6m;7m;8m;9m;Am;Bm;Cm;Dm;Em;Fm;Gm;Hm;Im;Jm;Km;Lm;Mm;Nm;Om;Pm;Qm;Sm;Rm;Tm;Um;Vm;Wm;Xm;Ym;Zm;am;bm;cm;dm;em;fm;gm;hm;im;jm;km;lm;mm;nm;om;pm;qm;rm;sm;tm;um;vm;wm;xm;ym;zm;{m;}m;0n;1n;2n;3n;4n;5n;6n;7n;8n;9n;An;Bn;Cn;Dn;En;Fn;Gn;Hn;In;Jn;Kn;Ln;Mn;Nn;On;Pn;Qn;Sn;Rn;Tn;Un;Vn;Wn;Xn;Yn;Zn;an;bn;cn;dn;en;fn;gn;hn;in;jn;kn;ln;mn;nn;on;pn;qn;rn;sn;tn;un;vn;wn;xn;yn;zn;{n;}n;0o;1o;2o;3o;4o;5o;6o;7o;8o;9o;Ao;Bo;Co;Do;Eo;Fo;Go;Ho;Io;Jo;Ko;Lo;Mo;No;Oo;Po;Qo;So;Ro;To;Uo;Vo;Wo;Xo;Yo;Zo;ao;bo;co;do;eo;fo;go;ho;io;jo;ko;lo;mo;no;oo;po;qo;ro;so;to;uo;vo;wo;xo;yo;zo;{o;}o;0p;1p;2p;3p;4p;5p;6p;7p;8p;9p;Ap;Bp;Cp;Dp;Ep;Fp;Gp;Hp;Ip;Jp;Kp;Lp;Mp;Np;Op;Pp;Qp;Sp;Rp;Tp;Up;Vp;Wp;Xp;Yp;Zp;ap;bp;cp;dp;ep;fp;gp;hp;ip;jp;kp;lp;mp;np;op;pp;qp;rp;sp;tp;up;vp;wp;xp;yp;zp;{p;}p;0q;1q;2q;3q;4q;5q;6q;7q;8q;9q;Aq;Bq;Cq;Dq;Eq;Fq;Gq;Hq;Iq;Jq;Kq;Lq;Mq;Nq;Oq;Pq;Qq;Sq;Rq;Tq;Uq;Vq;Wq;Xq;Yq;Zq;aq;bq;cq;dq;eq;fq;gq;hq;iq;jq;kq;lq;mq;nq;oq;pq;qq;rq;sq;tq;uq;vq;wq;xq;yq;zq;{q;}q;0r;1r;2r;3r;4r;5r;6r;7r;8r;9r;Ar;Br;Cr;Dr;Er;Fr;Gr;Hr;Ir;Jr;Kr;Lr;Mr;Nr;Or;Pr;Qr;Sr;Rr;Tr;Ur;Vr;Wr;Xr;Yr;Zr;ar;br;cr;dr;er;fr;gr;hr;ir;jr;kr;lr;mr;nr;or;pr;qr;rr;sr;tr;ur;vr;wr;xr;yr;zr;{r;}r;0s;1s;2s;3s;4s;5s;6s;7s;8s;9s;As;Bs;Cs;Ds;Es;Fs;Gs;Hs;Is;Js;Ks;Ls;Ms;Ns;Os;Ps;Qs;Ss;Rs;Ts;Us;Vs;Ws;Xs;Ys;Zs;as;bs;cs;ds;es;fs;gs;hs;is;js;ks;ls;ms;ns;os;ps;qs;rs;ss;ts;us;vs;ws;xs;ys;zs;{s;}s;0t;1t;2t;3t;4t;5t;6t;7t;8t;9t;At;Bt;Ct;Dt;Et;Ft;Gt;Ht;It;Jt;Kt;Lt;Mt;Nt;Ot;Pt;Qt;St;Rt;Tt;Ut;Vt;Wt;Xt;Yt;Zt;at;bt;ct;dt;et;ft;gt;ht;it;jt;kt;lt;mt;nt;ot;pt;qt;rt;st;tt;ut;vt;wt;xt;yt;zt;{t;}t;0u;1u;2u;3u;4u;5u;6u;7u;8u;9u;Au;Bu;Cu;Du;Eu;Fu;Gu;Hu;Iu;Ju;Ku;Lu;Mu;Nu;Ou;Pu;Qu;Su;Ru;Tu;Uu;Vu;Wu;Xu;Yu;Zu;au;bu;cu;du;eu;fu;gu;hu;iu;ju;ku;lu;mu;nu;ou;pu;qu;ru;su;tu;uu;vu;wu;xu;yu;zu;{u;}u;0v;1v;2v;3v;4v;5v;6v;7v;8v;9v;Av;Bv;Cv;Dv;Ev;Fv;Gv;Hv;Iv;Jv;Kv;Lv;Mv;Nv;Ov;Pv;Qv;Sv;Rv;Tv;Uv;Vv;Wv;Xv;Yv;Zv;av;bv;cv;dv;ev;fv;gv;hv;iv;jv;kv;lv;mv;nv;ov;pv;qv;rv;sv;tv;uv;vv;wv;xv;yv;zv;{v;}v;0w;1w;2w;3w;4w;5w;6w;7w;8w;9w;Aw;Bw;Cw;Dw;Ew;Fw;Gw;Hw;Iw;Jw;Kw;Lw;Mw;Nw;Ow;Pw;Qw;Sw;Rw;Tw;Uw;Vw;Ww;Xw;Yw;Zw;aw;bw;cw;dw;ew;fw;gw;hw;iw;jw;kw;lw;mw;nw;ow;pw;qw;rw;sw;tw;uw;vw;ww;xw;yw;zw;{w;}w;0x;1x;2x;3x;4x;5x;6x;7x;8x;9x;Ax;Bx;Cx;Dx;Ex;Fx;Gx;Hx;Ix;Jx;Kx;Lx;Mx;Nx;Ox;Px;Qx;Sx;Rx;Tx;Ux;Vx;Wx;Xx;Yx;Zx;ax;bx;cx;dx;ex;fx;gx;hx;ix;jx;kx;lx;mx;nx;ox;px;qx;rx;sx;tx;ux;vx;wx;xx;yx;zx;{x;}x;0y;1y;2y;3y;4y;5y;6y;7y;8y;9y;Ay;By;Cy;Dy;Ey;Fy;Gy;Hy;Iy;Jy;Ky;Ly;My;Ny;Oy;Py;Qy;Sy;Ry;Ty;Uy;Vy;Wy;Xy;Yy;Zy;ay;by;cy;dy;ey;fy;gy;hy;iy;jy;ky;ly;my;ny;oy;py;qy;ry;sy;ty;uy;vy;wy;xy;yy;zy;{y;}y;0z;1z;2z;3z;4z;5z;6z;7z;8z;9z;Az;Bz;Cz;Dz;Ez;Fz;Gz;Hz;Iz;Jz;Kz;Lz;Mz;Nz;Oz;Pz;Qz;Sz;Rz;Tz;Uz;Vz;Wz;Xz;Yz;Zz;az;bz;cz;dz;ez;fz;gz;hz;iz;jz;kz;lz;mz;nz;oz;pz;qz;rz;sz;tz;uz;vz;wz;xz;yz;zz;{z;}z;0{;1{;2{;3{;4{;5{;6{;7{;8{;9{;A{;B{;C{;D{;E{;F{;G{;H{;I{;J{;K{;L{;M{;N{;O{;P{;Q{;S{;R{;T{;U{;V{;W{;X{;Y{;Z{;a{;b{;c{;d{;e{;f{;g{;h{;i{;j{;k{;l{;m{;n{;o{;p{;q{;r{;s{;t{;u{;v{;w{;x{;y{;z{;{{;}{;0};1};2};3};4};5};6};7};8};9};A};B};C};D};E};F};G};H};I};J};K};L};M};N};O};P};Q};S};R};T};U};V};W};X};Y};Z};a};b};c};d};e};f};g};h};i};j};k};l};m};n};o};p};q};r};s};t};u};v};w};x};y};z};{};}};001;101;201;301;401;501;601;701;801;901;A01;B01;C01;D01;E01;F01;G01;H01;I01;J01;K01;L01;M01;N01;O01;P01;Q01;S01;R01;T01;U01;V01;W01;X01;Y01;Z01;a01;b01;c01;d01;e01;f01;g01;h01;i01;j01;k01;l01;m01;n01;o01;p01;q01;r01;s01;t01;u01;v01;w01;x01;y01;z01;{01;}01;011;111;211;311;411;511;611;711;811;911;A11;B11;C11;D11;E11;F11;G11;H11;I11;J11;K11;L11;M11;N11;O11;P11;Q11;S11;R11;T11;U11;V11;W11;X11;Y11;Z11;a11;b11;c11;d11;e11;f11;g11;h11;i11;j11;k11;l11;m11;n11;o11;p11;q11;r11;s11;t11;u11;v11;w11;x11;y11;z11;{11;}11;021;121;221;321;421;521;621;721;821;921;A21;B21;C21;D21;E21;F21;G21;H21;I21;J21;K21;L21;M21;N21;O21;P21;Q21;S21;R21;T21;U21;V21;W21;X21;Y21;Z21;a21;b21;c21;d21;e21;f21;g21;h21;i21;j21;k21;l21;m21;n21;o21;p21;q21;r21;s21;t21;u21;v21;w21;x21;y21;z21;{21;}21;031;131;231;331;431;531;631;731;831;931;A31;B31;C31;D31;E31;F31;G31;H31;I31;J31;K31;L31;M31;N31;O31;P31;Q31;S31;R31;T31;U31;V31;W31;X31;Y31;Z31;a31;b31;c31;d31;e31;f31;g31;h31;i31;j31;k31;l31;m31;n31;o31;p31;q31;r31;s31;t31;u31;v31;w31;x31;y31;z31;{31;}31;041;141;241;341;441;541;641;741;841;941;A41;B41;C41;D41;E41;F41;G41;H41;I41;J41;K41;L41;M41;N41;O41;P41;Q41;S41;R41;T41;U41;V41;W41;X41;Y41;Z41;a41;b41;c41;d41;e41;f41;g41;h41;i41;j41;k41;l41;m41;n41;o41;p41;q41;r41;s41;t41;u41;v41;w41;x41;y41;z41;{41;}41;051;151;251;351;451;551;651;751;851;951;A51;B51;C51;D51;E51;F51;G51;H51;I51;J51;K51;L51;M51;N51;O51;P51;Q51;S51;R51;T51;U51;V51;W51;X51;Y51;Z51;a51;b51;c51;d51;e51;f51;g51;h51;i51;j51;k51;l51;m51;n51;o51;p51;q51;r51;s51;t51;u51;v51;w51;x51;y51;z51;{51;}51;061;161;261;361;461;561;661;761;861;961;A61;B61;C61;D61;E61;F61;G61;H61;I61;J61;K61;L61;M61;N61;O61;P61;Q61;S61;R61;T61;U61;V61;W61;X61;Y61;Z61;a61;b61;c61;d61;e61;f61;g61;h61;i61;j61;k61;l61;m61;n61;o61;p61;q61;r61;s61;t61;u61;v61;w61;x61;y61;z61;{61;}61;071;171;271;371;471;571;671;771;871;971;A71;B71;C71;D71;E71;F71;G71;H71;I71;J71;K71;L71;M71;N71;O71;P71;Q71;S71;R71;T71;U71;V71;W71;X71;Y71;Z71;a71;b71;c71;d71;e71;f71;g71;h71;i71;j71;k71;l71;m71;n71;o71;p71;q71;r71;s71;t71;u71;v71;w71;x71;y71;z71;{71;}71;081;181;281;381;481;581;681;781;881;981;A81;B81;C81;D81;E81;F81;G81;H81;I81;J81;K81;L81;M81;N81;O81;P81;Q81;S81;R81;T81;U81;V81;W81;X81;Y81;Z81;a81;b81;c81;d81;e81;f81;g81;h81;i81;j81;k81;l81;m81;n81;o81;p81;q81;r81;s81;t81;u81;v81;w81;x81;y81;z81;{81;}81;091;191;291;391;491;591;691;791;891;991;A91;B91;C91;D91;E91;F91;G91;H91;I91;J91;K91;L91;M91;N91;O91;P91;Q91;S91;R91;T91;U91;V91;W91;X91;Y91;Z91;a91;b91;c91;d91;e91;f91;g91;h91;i91;j91;k91;l91;m91;n91;o91;p91;q91;r91;s91;t91;u91;v91;w91;x91;y91;z91;{91;}91;0A1;1A1;2A1;3A1;4A1;5A1;6A1;7A1;8A1;9A1;AA1;BA1;CA1;DA1;EA1;FA1;GA1;HA1;IA1;JA1;KA1;LA1;MA1;NA1;OA1;PA1;QA1;SA1;RA1;TA1;UA1;VA1;WA1;XA1;YA1;ZA1;aA1;bA1;cA1;dA1;eA1;fA1;gA1;hA1;iA1;jA1;kA1;lA1;mA1;nA1;oA1;pA1;qA1;rA1;sA1;tA1;uA1;vA1;wA1;xA1;yA1;zA1;{A1;}A1;0B1;1B1;2B1;3B1;4B1;5B1;6B1;7B1;8B1;9B1;AB1;BB1;CB1;DB1;EB1;FB1;GB1;HB1;IB1;JB1;KB1;LB1;MB1;NB1;OB1;PB1;QB1;SB1;RB1;TB1;UB1;VB1;WB1;XB1;YB1;ZB1;aB1;bB1;cB1;dB1;eB1;fB1;gB1;hB1;iB1;jB1;kB1;lB1;mB1;nB1;oB1;pB1;qB1;rB1;sB1;tB1;uB1;vB1;wB1;xB1;yB1;zB1;{B1;}B1;0C1;1C1;2C1;3C1;4C1;5C1;6C1;7C1;8C1;9C1;AC1;BC1;CC1;DC1;EC1;FC1;GC1;HC1;IC1;JC1;KC1;LC1;MC1;NC1;OC1;PC1;QC1;SC1;RC1;TC1;UC1;VC1;WC1;XC1;YC1;ZC1;aC1;bC1;cC1;dC1;eC1;fC1;gC1;hC1;iC1;jC1;kC1;lC1;mC1;nC1;oC1;pC1;qC1;rC1;sC1;tC1;uC1;vC1;wC1;xC1;yC1;zC1;{C1;}C1;0D1;1D1;2D1;3D1;4D1;5D1;6D1;7D1;8D1;9D1;AD1;BD1;CD1;DD1;ED1;FD1;GD1;HD1;ID1;JD1;KD1;LD1;MD1;ND1;OD1;PD1;QD1;SD1;RD1;TD1;UD1;VD1;WD1;XD1;YD1;ZD1;aD1;bD1;cD1;dD1;eD1;fD1;gD1;hD1;iD1;jD1;kD1;lD1;mD1;nD1;oD1;pD1;qD1;rD1;sD1;tD1;uD1;vD1;wD1;xD1;yD1;zD1;{D1;}D1;0E1;1E1;2E1;3E1;4E1;5E1;6E1;7E1;8E1;9E1;AE1;BE1;CE1;DE1;EE1;FE1;GE1;HE1;IE1;JE1;KE1;LE1;ME1;NE1;OE1;PE1;QE1;SE1;RE1;TE1;UE1;VE1;WE1;XE1;YE1;ZE1;aE1;bE1;cE1;dE1;eE1;fE1;gE1;hE1;iE1;jE1;kE1;lE1;mE1;nE1;oE1;pE1;qE1;rE1;sE1;tE1;uE1;vE1;wE1;xE1;yE1;zE1;{E1;}E1;0F1;1F1;2F1;3F1;4F1;5F1;6F1;7F1;8F1;9F1;AF1;BF1;CF1;DF1;EF1;FF1;GF1;HF1;IF1;JF1;KF1;LF1;MF1;NF1;OF1;PF1;QF1;SF1;RF1;TF1;UF1;VF1;WF1;XF1;YF1;ZF1;aF1;bF1;cF1;dF1;eF1;fF1;gF1;hF1;iF1;jF1;kF1;lF1;mF1;nF1;oF1;pF1;qF1;rF1;sF1;tF1;uF1;vF1;wF1;xF1;yF1;zF1;{F1;}F1;0G1;1G1;2G1;3G1;4G1;5G1;6G1;7G1;8G1;9G1;AG1;BG1;CG1;DG1;EG1;FG1;GG1;HG1;IG1;JG1;KG1;LG1;MG1;NG1;OG1;PG1;QG1;SG1;RG1;TG1;UG1;VG1;WG1;XG1;YG1;ZG1;aG1;bG1;cG1;dG1;eG1;fG1;gG1;hG1;iG1;jG1;kG1;lG1;mG1;nG1;oG1;pG1;qG1;rG1;sG1;tG1;uG1;vG1;wG1;xG1;yG1;zG1;{G1;}G1;0H1;1H1;2H1;3H1;4H1;5H1;6H1;7H1;8H1;9H1;AH1;BH1;CH1;DH1;EH1;FH1;GH1;HH1;IH1;JH1;KH1;LH1;MH1;NH1;OH1;PH1;QH1;SH1;RH1;TH1;UH1;VH1;WH1;XH1;YH1;ZH1;aH1;bH1;cH1;dH1;eH1;fH1;gH1;hH1;iH1;jH1;kH1;lH1;mH1;nH1;oH1;pH1;qH1;rH1;sH1;tH1;uH1;vH1;wH1;xH1;yH1;zH1;{H1;}H1;0I1;1I1;2I1;3I1;4I1;5I1;6I1;7I1;8I1;9I1;AI1;BI1;CI1;DI1;EI1;FI1;GI1;HI1;II1;JI1;KI1;LI1;MI1;NI1;OI1;PI1;QI1;SI1;RI1;TI1;UI1;VI1;WI1;XI1;YI1;ZI1;aI1;bI1;cI1;dI1;eI1;fI1;gI1;hI1;iI1;jI1;kI1;lI1;mI1;nI1;oI1;pI1;qI1;rI1;sI1;tI1;uI1;vI1;wI1;xI1;yI1;zI1;{I1;}I1;0J1;1J1;2J1;3J1;4J1;5J1;6J1;7J1;8J1;9J1;AJ1;BJ1;CJ1;DJ1;EJ1;FJ1;GJ1;HJ1;IJ1;JJ1;KJ1;LJ1;MJ1;NJ1;OJ1;PJ1;QJ1;SJ1;RJ1;TJ1;UJ1;VJ1;WJ1;XJ1;YJ1;ZJ1;aJ1;bJ1;cJ1;dJ1;eJ1;fJ1;gJ1;hJ1;iJ1;jJ1;kJ1;lJ1;mJ1;nJ1;oJ1;pJ1;qJ1;rJ1;sJ1;tJ1;uJ1;vJ1;wJ1;xJ1;yJ1;zJ1;{J1;}J1;0K1;1K1;2K1;3K1;4K1;5K1;6K1;7K1;8K1;9K1;AK1;BK1;CK1;DK1;EK1;FK1;GK1;HK1;IK1;JK1;KK1;LK1;MK1;NK1;OK1;PK1;QK1;SK1;RK1;TK1;UK1;VK1;WK1;XK1;YK1;ZK1;aK1;bK1;cK1;dK1;eK1;fK1;gK1;hK1;iK1;jK1;kK1;lK1;mK1;nK1;oK1;pK1;qK1;rK1;sK1;tK1;uK1;vK1;wK1;xK1;yK1;zK1;{K1;}K1;0L1;1L1;2L1;3L1;4L1;5L1;6L1;7L1;8L1;9L1;AL1;BL1;CL1;DL1;EL1;FL1;GL1;HL1;IL1;JL1;KL1;LL1;ML1;NL1;OL1;PL1;QL1;SL1;RL1;TL1;UL1;VL1;WL1;XL1;YL1;ZL1;aL1;bL1;cL1;dL1;eL1;fL1;gL1;hL1;iL1;jL1;kL1;lL1;mL1;nL1;oL1;pL1;qL1;rL1;sL1;tL1;uL1;vL1;wL1;xL1;yL1;zL1;{L1;}L1;0M1;1M1;2M1;3M1;4M1;5M1;6M1;7M1;8M1;9M1;AM1;BM1;CM1;DM1;EM1;FM1;GM1;HM1;IM1;JM1;KM1;LM1;MM1;NM1;OM1;PM1;QM1;SM1;RM1;TM1;UM1;VM1;WM1;XM1;YM1;ZM1;aM1;bM1;cM1;dM1;eM1;fM1;gM1;hM1;iM1;jM1;kM1;lM1;mM1;nM1;oM1;pM1;qM1;rM1;sM1;tM1;uM1;vM1;wM1;xM1;yM1;zM1;{M1;}M1;0N1;1N1;2N1;3N1;4N1;5N1;6N1;7N1;8N1;9N1;AN1;BN1;CN1;DN1;EN1;FN1;GN1;HN1;IN1;JN1;KN1;LN1;MN1;NN1;ON1;PN1;QN1;SN1;RN1;TN1;UN1;VN1;WN1;XN1;YN1;ZN1;aN1;bN1;cN1;dN1;eN1;fN1;gN1;hN1;iN1;jN1;kN1;lN1;mN1;nN1;oN1;pN1;qN1;rN1;sN1;tN1;uN1;vN1;wN1;xN1;yN1;zN1;{N1;}N1;0O1;1O1;2O1;3O1;4O1;5O1;6O1;7O1;8O1;9O1;AO1;BO1;CO1;DO1;EO1;FO1;GO1;HO1;IO1;JO1;KO1;LO1;MO1;NO1;OO1;PO1;QO1;SO1;RO1;TO1;UO1;VO1;WO1;XO1;YO1;ZO1;aO1;bO1;cO1;dO1;eO1;fO1;gO1;hO1;iO1;jO1;kO1;lO1;mO1;nO1;oO1;pO1;qO1;rO1;sO1;tO1;uO1;vO1;wO1;xO1;yO1;zO1;{O1;}O1;0P1;1P1;2P1;3P1;4P1;5P1;6P1;7P1;8P1;9P1;AP1;BP1;CP1;DP1;EP1;FP1;GP1;HP1;IP1;JP1;KP1;LP1;MP1;NP1;OP1;PP1;QP1;SP1;RP1;TP1;UP1;VP1;WP1;XP1;YP1;ZP1;aP1;bP1;cP1;dP1;eP1;fP1;gP1;hP1;iP1;jP1;kP1;lP1;mP1;nP1;oP1;pP1;qP1;rP1;sP1;tP1;uP1;vP1;wP1;xP1;yP1;zP1;{P1;}P1;0Q1;1Q1;2Q1;3Q1;4Q1;5Q1;6Q1;7Q1;8Q1;9Q1;AQ1;BQ1;CQ1;DQ1;EQ1;FQ1;GQ1;HQ1;IQ1;JQ1;KQ1;LQ1;MQ1;NQ1;OQ1;PQ1;QQ1;SQ1;RQ1;TQ1;UQ1;VQ1;WQ1;XQ1;YQ1;ZQ1;aQ1;bQ1;cQ1;dQ1;eQ1;fQ1;gQ1;hQ1;iQ1;jQ1;kQ1;lQ1;mQ1;nQ1;oQ1;pQ1;qQ1;rQ1;sQ1;tQ1;uQ1;vQ1;wQ1;xQ1;yQ1;zQ1;{Q1;}Q1;0S1;1S1;2S1;3S1;4S1;5S1;6S1;7S1;8S1;9S1;AS1;BS1;CS1;DS1;ES1;FS1;GS1;HS1;IS1;JS1;KS1;LS1;MS1;NS1;OS1;PS1;QS1;SS1;RS1;TS1;US1;VS1;WS1;XS1;YS1;ZS1;aS1;bS1;cS1;dS1;eS1;fS1;gS1;hS1;iS1;jS1;kS1;lS1;mS1;nS1;oS1;pS1;qS1;rS1;sS1;tS1;uS1;vS1;wS1;xS1;yS1;zS1;{S1;}S1;0R1;1R1;2R1;3R1;4R1;5R1;6R1;7R1;8R1;9R1;AR1;BR1;CR1;DR1;ER1;FR1;GR1;HR1;IR1;JR1;KR1;LR1;MR1;NR1;OR1;PR1;QR1;SR1;RR1;TR1;UR1;VR1;WR1;XR1;YR1;ZR1;aR1;bR1;cR1;dR1;eR1;fR1;gR1;hR1;iR1;jR1;kR1;lR1;mR1;nR1;oR1;pR1;qR1;rR1;sR1;tR1;uR1;vR1;wR1;xR1;yR1;zR1;{R1;}R1;0T1;1T1;2T1;3T1;4T1;5T1;6T1;7T1;8T1;9T1;AT1;BT1;CT1;DT1;ET1;FT1;GT1;HT1;IT1;JT1;KT1;LT1;MT1;NT1;OT1;PT1;QT1;ST1;RT1;TT1;UT1;VT1;WT1;XT1;YT1;ZT1;aT1;bT1;cT1;dT1;eT1;fT1;gT1;hT1;iT1;jT1;kT1;lT1;mT1;nT1;oT1;pT1;qT1;rT1;sT1;tT1;uT1;vT1;wT1;xT1;yT1;zT1;{T1;}T1;0U1;1U1;2U1;3U1;4U1;5U1;6U1;7U1;8U1;9U1;AU1;BU1;CU1;DU1;EU1;FU1;GU1;HU1;IU1;JU1;KU1;LU1;MU1;NU1;OU1;PU1;QU1;SU1;RU1;TU1;UU1;VU1;WU1;XU1;YU1;ZU1;aU1;bU1;cU1;dU1;eU1;fU1;gU1;hU1;iU1;jU1;kU1;lU1;mU1;nU1;oU1;pU1;qU1;rU1;sU1;tU1;uU1;vU1;wU1;xU1;yU1;zU1;{U1;}U1;0V1;1V1;2V1;3V1;4V1;5V1;6V1;7V1;8V1;9V1;AV1;BV1;CV1;DV1;EV1;FV1;GV1;HV1;IV1;JV1;KV1;LV1;MV1;NV1;OV1;PV1;QV1;SV1;RV1;TV1;UV1;VV1;WV1;XV1;YV1;ZV1;aV1;bV1;cV1;dV1;eV1;fV1;gV1;hV1;iV1;jV1;kV1;lV1;mV1;nV1;oV1;pV1;qV1;rV1;sV1;tV1;uV1;vV1;wV1;xV1;yV1;zV1;{V1;}V1;0W1;1W1;2W1;3W1;4W1;5W1;6W1;7W1;8W1;9W1;AW1;BW1;CW1;DW1;EW1;FW1;GW1;HW1;IW1;JW1;KW1;LW1;MW1;NW1;OW1;PW1;QW1;SW1;RW1;TW1;UW1;VW1;WW1;XW1;YW1;ZW1;aW1;bW1;cW1;dW1;eW1;fW1;gW1;hW1;iW1;jW1;kW1;lW1;mW1;nW1;oW1;pW1;qW1;rW1;sW1;tW1;uW1;vW1;wW1;xW1;yW1;zW1;{W1;}W1;0X1;1X1;2X1;3X1;4X1;5X1;6X1;7X1;8X1;9X1;AX1;BX1;CX1;DX1;EX1;FX1;GX1;HX1;IX1;JX1;KX1;LX1;MX1;NX1;OX1;PX1;QX1;SX1;RX1;TX1;UX1;VX1;WX1;XX1;YX1;ZX1;aX1;bX1;cX1;dX1;eX1;fX1;gX1;hX1;iX1;jX1;kX1;lX1;mX1;nX1;oX1;pX1;qX1;rX1;sX1;tX1;uX1;vX1;wX1;xX1;yX1;zX1;{X1;}X1;0Y1;1Y1;2Y1;3Y1;4Y1;5Y1;6Y1;7Y1;8Y1;9Y1;AY1;BY1;CY1;DY1;EY1;FY1;GY1;HY1;IY1;JY1;KY1;LY1;MY1;NY1;OY1;PY1;QY1;SY1;RY1;TY1;UY1;VY1;WY1;XY1;YY1;ZY1;aY1;bY1;cY1;dY1;eY1;fY1;gY1;hY1;iY1;jY1;kY1;lY1;mY1;nY1;oY1;pY1;qY1;rY1;sY1;tY1;uY1;vY1;wY1;xY1;yY1;zY1;{Y1;}Y1;0Z1;1Z1;2Z1;3Z1;4Z1;5Z1;6Z1;7Z1;8Z1;9Z1;AZ1;BZ1;CZ1;DZ1;EZ1;FZ1;GZ1;HZ1;IZ1;JZ1;KZ1;LZ1;MZ1;NZ1;OZ1;PZ1;QZ1;SZ1;RZ1;TZ1;UZ1;VZ1;WZ1;XZ1;YZ1;ZZ1;aZ1;bZ1;cZ1;dZ1;eZ1;fZ1;gZ1;hZ1;iZ1;jZ1;kZ1;lZ1;mZ1;nZ1;oZ1;pZ1;qZ1;rZ1;sZ1;tZ1;uZ1;vZ1;wZ1;xZ1;yZ1;zZ1;{Z1;}Z1;0a1;1a1;2a1;3a1;4a1;5a1;6a1;7a1;8a1;9a1;Aa1;Ba1;Ca1;Da1;Ea1;Fa1;Ga1;Ha1;Ia1;Ja1;Ka1;La1;Ma1;Na1;Oa1;Pa1;Qa1;Sa1;Ra1;Ta1;Ua1;Va1;Wa1;Xa1;Ya1;Za1;aa1;ba1;ca1;da1;ea1;fa1;ga1;ha1;ia1;ja1;ka1;la1;ma1;na1;oa1;pa1;qa1;ra1;sa1;ta1;ua1;va1;wa1;xa1;ya1;za1;{a1;}a1;0b1;1b1;2b1;3b1;4b1;5b1;6b1;7b1;8b1;9b1;Ab1;Bb1;Cb1;Db1;Eb1;Fb1;Gb1;Hb1;Ib1;Jb1;Kb1;Lb1;Mb1;Nb1;Ob1;Pb1;Qb1;Sb1;Rb1;Tb1;Ub1;Vb1;Wb1;Xb1;Yb1;Zb1;ab1;bb1;cb1;db1;eb1;fb1;gb1;hb1;ib1;jb1;kb1;lb1;mb1;nb1;ob1;pb1;qb1;rb1;sb1;tb1;ub1;vb1;wb1;xb1;yb1;zb1;{b1;}b1;0c1;1c1;2c1;3c1;4c1;5c1;6c1;7c1;8c1;9c1;Ac1;Bc1;Cc1;Dc1;Ec1;Fc1;Gc1;Hc1;Ic1;Jc1;Kc1;Lc1;Mc1;Nc1;Oc1;Pc1;Qc1;Sc1;Rc1;Tc1;Uc1;Vc1;Wc1;Xc1;Yc1;Zc1;ac1;bc1;cc1;dc1;ec1;fc1;gc1;hc1;ic1;jc1;kc1;lc1;mc1;nc1;oc1;pc1;qc1;rc1;sc1;tc1;uc1;vc1;wc1;xc1;yc1;zc1;{c1;}c1;0d1;1d1;2d1;3d1;4d1;5d1;6d1;7d1;8d1;9d1;Ad1;Bd1;Cd1;Dd1;Ed1;Fd1;Gd1;Hd1;Id1;Jd1;Kd1;Ld1;Md1;Nd1;Od1;Pd1;Qd1;Sd1;Rd1;Td1;Ud1;Vd1;Wd1;Xd1;Yd1;Zd1;ad1;bd1;cd1;dd1;ed1;fd1;gd1;hd1;id1;jd1;kd1;ld1;md1;nd1;od1;pd1;qd1;rd1;sd1;td1;ud1;vd1;wd1;xd1;yd1;zd1;{d1;}d1;0e1;1e1;2e1;3e1;4e1;5e1;6e1;7e1;8e1;9e1;Ae1;Be1;Ce1;De1;Ee1;Fe1;Ge1;He1;Ie1;Je1;Ke1;Le1;Me1;Ne1;Oe1;Pe1;Qe1;Se1;Re1;Te1;Ue1;Ve1;We1;Xe1;Ye1;Ze1;ae1;be1;ce1;de1;ee1;fe1;ge1;he1;ie1;je1;ke1;le1;me1;ne1;oe1;pe1;qe1;re1;se1;te1;ue1;ve1;we1;xe1;ye1;ze1;{e1;}e1;0f1;1f1;2f1;3f1;4f1;5f1;6f1;7f1;8f1;9f1;Af1;Bf1;Cf1;Df1;Ef1;Ff1;Gf1;Hf1;If1;Jf1;Kf1;Lf1;Mf1;Nf1;Of1;Pf1;Qf1;Sf1;Rf1;Tf1;Uf1;Vf1;Wf1;Xf1;Yf1;Zf1;af1;bf1;cf1;df1;ef1;ff1;gf1;hf1;if1;jf1;kf1;lf1;mf1;nf1;of1;pf1;qf1;rf1;sf1;tf1;uf1;vf1;wf1;xf1;yf1;zf1;{f1;}f1;0g1;1g1;2g1;3g1;4g1;5g1;6g1;7g1;8g1;9g1;Ag1;Bg1;Cg1;Dg1;Eg1;Fg1;Gg1;Hg1;Ig1;Jg1;Kg1;Lg1;Mg1;Ng1;Og1;Pg1;Qg1;Sg1;Rg1;Tg1;Ug1;Vg1;Wg1;Xg1;Yg1;Zg1;ag1;bg1;cg1;dg1;eg1;fg1;gg1;hg1;ig1;jg1;kg1;lg1;mg1;ng1;og1;pg1;qg1;rg1;sg1;tg1;ug1;vg1;wg1;xg1;yg1;zg1;{g1;}g1;0h1;1h1;2h1;3h1;4h1;5h1;6h1;7h1;8h1;9h1;Ah1;Bh1;Ch1;Dh1;Eh1;Fh1;Gh1;Hh1;Ih1;Jh1;Kh1;Lh1;Mh1;Nh1;Oh1;Ph1;Qh1;Sh1;Rh1;Th1;Uh1;Vh1;Wh1;Xh1;Yh1;Zh1;ah1;bh1;ch1;dh1;eh1;fh1;gh1;hh1;ih1;jh1;kh1;lh1;mh1;nh1;oh1;ph1;qh1;rh1;sh1;th1;uh1;vh1;wh1;xh1;yh1;zh1;{h1;}h1;0i1;1i1;2i1;3i1;4i1;5i1;6i1;7i1;8i1;9i1;Ai1;Bi1;Ci1;Di1;Ei1;Fi1;Gi1;Hi1;Ii1;Ji1;Ki1;Li1;Mi1;Ni1;Oi1;Pi1;Qi1;Si1;Ri1;Ti1;Ui1;Vi1;Wi1;Xi1;Yi1;Zi1;ai1;bi1;ci1;di1;ei1;fi1;gi1;hi1;ii1;ji1;ki1;li1;mi1;ni1;oi1;pi1;qi1;ri1;si1;ti1;ui1;vi1;wi1;xi1;yi1;zi1;{i1;}i1;0j1;1j1;2j1;3j1;4j1;5j1;6j1;7j1;8j1;9j1;Aj1;Bj1;Cj1;Dj1;Ej1;Fj1;Gj1;Hj1;Ij1;Jj1;Kj1;Lj1;Mj1;Nj1;Oj1;Pj1;Qj1;Sj1;Rj1;Tj1;Uj1;Vj1;Wj1;Xj1;Yj1;Zj1;aj1;bj1;cj1;dj1;ej1;fj1;gj1;hj1;ij1;jj1;kj1;lj1;mj1;nj1;oj1;pj1;qj1;rj1;sj1;tj1;uj1;vj1;wj1;xj1;yj1;zj1;{j1;}j1;0k1;1k1;2k1;3k1;4k1;5k1;6k1;7k1;8k1;9k1;Ak1;Bk1;Ck1;Dk1;Ek1;Fk1;Gk1;Hk1;Ik1;Jk1;Kk1;Lk1;Mk1;Nk1;Ok1;Pk1;Qk1;Sk1;Rk1;Tk1;Uk1;Vk1;Wk1;Xk1;Yk1;Zk1;ak1;bk1;ck1;dk1;ek1;fk1;gk1;hk1;ik1;jk1;kk1;lk1;mk1;nk1;ok1;pk1;qk1;rk1;sk1;tk1;uk1;vk1;wk1;xk1;yk1;zk1;{k1;}k1;0l1;1l1;2l1;3l1;4l1;5l1;6l1;7l1;8l1;9l1;Al1;Bl1;Cl1;Dl1;El1;Fl1;Gl1;Hl1;Il1;Jl1;Kl1;Ll1;Ml1;Nl1;Ol1;Pl1;Ql1;Sl1;Rl1;Tl1;Ul1;Vl1;Wl1;Xl1;Yl1;Zl1;al1;bl1;cl1;dl1;el1;fl1;gl1;hl1;il1;jl1;kl1;ll1;ml1;nl1;ol1;pl1;ql1;rl1;sl1;tl1;ul1;vl1;wl1;xl1;yl1;zl1;{l1;}l1;0m1;1m1;2m1;3m1;4m1;5m1;6m1;7m1;8m1;9m1;Am1;Bm1;Cm1;Dm1;Em1;Fm1;Gm1;Hm1;Im1;Jm1;Km1;Lm1;Mm1;Nm1;Om1;Pm1;Qm1;Sm1;Rm1;Tm1;Um1;Vm1;Wm1;Xm1;Ym1;Zm1;am1;bm1;cm1;dm1;em1;fm1;gm1;hm1;im1;jm1;km1;lm1;mm1;nm1;om1;pm1;qm1;rm1;sm1;tm1;um1;vm1;wm1;xm1;ym1;zm1;{m1;}m1;0n1;1n1;2n1;3n1;4n1;5n1;6n1;7n1;8n1;9n1;An1;Bn1;Cn1;Dn1;En1;Fn1;Gn1;Hn1;In1;Jn1;Kn1;Ln1;Mn1;Nn1;On1;Pn1;Qn1;Sn1;Rn1;Tn1;Un1;Vn1;Wn1;Xn1;Yn1;Zn1;an1;bn1;cn1;dn1;en1;fn1;gn1;hn1;in1;jn1;kn1;ln1;mn1;nn1;on1;pn1;qn1;rn1;sn1;tn1;un1;vn1;wn1;xn1;yn1;zn1;{n1;}n1;0o1;1o1;2o1;3o1;4o1;5o1;6o1;7o1;8o1;9o1;Ao1;Bo1;Co1;Do1;Eo1;Fo1;Go1;Ho1;Io1;Jo1;Ko1;Lo1;Mo1;No1;Oo1;Po1;Qo1;So1;Ro1;To1;Uo1;Vo1;Wo1;Xo1;Yo1;Zo1;ao1;bo1;co1;do1;eo1;fo1;go1;ho1;io1;jo1;ko1;lo1;mo1;no1;oo1;po1;qo1;ro1;so1;to1;uo1;vo1;wo1;xo1;yo1;zo1;{o1;}o1;0p1;1p1;2p1;3p1;4p1;5p1;6p1;7p1;8p1;9p1;Ap1;Bp1;Cp1;Dp1;Ep1;Fp1;Gp1;Hp1;Ip1;Jp1;Kp1;Lp1;Mp1;Np1;Op1;Pp1;Qp1;Sp1;Rp1;Tp1;Up1;Vp1;Wp1;Xp1;Yp1;Zp1;ap1;bp1;cp1;dp1;ep1;fp1;gp1;hp1;ip1;jp1;kp1;lp1;mp1;np1;op1;pp1;qp1;rp1;sp1;tp1;up1;vp1;wp1;xp1;yp1;zp1;{p1;}p1;0q1;1q1;2q1;3q1;4q1;5q1;6q1;7q1;8q1;9q1;Aq1;Bq1;Cq1;Dq1;Eq1;Fq1;Gq1;Hq1;Iq1;Jq1;Kq1;Lq1;Mq1;Nq1;Oq1;Pq1;Qq1;Sq1;Rq1;Tq1;Uq1;Vq1;Wq1;Xq1;Yq1;Zq1;aq1;bq1;cq1;dq1;eq1;fq1;gq1;hq1;iq1;jq1;kq1;lq1;mq1;nq1;oq1;pq1;qq1;rq1;sq1;tq1;uq1;vq1;wq1;xq1;yq1;zq1;{q1;}q1;0r1;1r1;2r1;3r1;4r1;5r1;6r1;7r1;8r1;9r1;Ar1;Br1;Cr1;Dr1;Er1;Fr1;Gr1;Hr1;Ir1;Jr1;Kr1;Lr1;Mr1;Nr1;Or1;Pr1;Qr1;Sr1;Rr1;Tr1;Ur1;Vr1;Wr1;Xr1;Yr1;Zr1;ar1;br1;cr1;dr1;er1;fr1;gr1;hr1;ir1;jr1;kr1;lr1;mr1;nr1;or1;pr1;qr1;rr1;sr1;tr1;ur1;vr1;wr1;xr1;yr1;zr1;{r1;}r1;0s1;1s1;2s1;3s1;4s1;5s1;6s1;7s1;8s1;9s1;As1;Bs1;Cs1;Ds1;Es1;Fs1;Gs1;Hs1;Is1;Js1;Ks1;Ls1;Ms1;Ns1;Os1;Ps1;Qs1;Ss1;Rs1;Ts1;Us1;Vs1;Ws1;Xs1;Ys1;Zs1;as1;bs1;cs1;ds1;es1;fs1;gs1;hs1;is1;js1;ks1;ls1;ms1;ns1;os1;ps1;qs1;rs1;ss1;ts1;us1;vs1;ws1;xs1;ys1;zs1;{s1;}s1;0t1;1t1;2t1;3t1;4t1;5t1;6t1;7t1;8t1;9t1;At1;Bt1;Ct1;Dt1;Et1;Ft1;Gt1;Ht1;It1;Jt1;Kt1;Lt1;Mt1;Nt1;Ot1;Pt1;Qt1;St1;Rt1;Tt1;Ut1;Vt1;Wt1;Xt1;Yt1;Zt1;at1;bt1;ct1;dt1;et1;ft1;gt1;ht1;it1;jt1;kt1;lt1;mt1;nt1;ot1;pt1;qt1;rt1;st1;tt1;ut1;vt1;wt1;xt1;yt1;zt1;{t1;}t1;0u1;1u1;2u1;3u1;4u1;5u1;6u1;7u1;8u1;9u1;Au1;Bu1;Cu1;Du1;Eu1;Fu1;Gu1;Hu1;Iu1;Ju1;Ku1;Lu1;Mu1;Nu1;Ou1;Pu1;Qu1;Su1;Ru1;Tu1;Uu1;Vu1;Wu1;Xu1;Yu1;Zu1;au1;bu1;cu1;du1;eu1;fu1;gu1;hu1;iu1;ju1;ku1;lu1;mu1;nu1;ou1;pu1;qu1;ru1;su1;tu1;uu1;vu1;wu1;xu1;yu1;zu1;{u1;}u1;0v1;1v1;2v1;3v1;4v1;5v1;6v1;7v1;8v1;9v1;Av1;Bv1;Cv1;Dv1;Ev1;Fv1;Gv1;Hv1;Iv1;Jv1;Kv1;Lv1;Mv1;Nv1;Ov1;Pv1;Qv1;Sv1;Rv1;Tv1;Uv1;Vv1;Wv1;Xv1;Yv1;Zv1;av1;bv1;cv1;dv1;ev1;fv1;gv1;hv1;iv1;jv1;kv1;lv1;mv1;nv1;ov1;pv1;qv1;rv1;sv1;tv1;uv1;vv1;wv1;xv1;yv1;zv1;{v1;}v1;0w1;1w1;2w1;3w1;4w1;5w1;6w1;7w1;8w1;9w1;Aw1;Bw1;Cw1;Dw1;Ew1;Fw1;Gw1;Hw1;Iw1;Jw1;Kw1;Lw1;Mw1;Nw1;Ow1;Pw1;Qw1;Sw1;Rw1;Tw1;Uw1;Vw1;Ww1;Xw1;Yw1;Zw1;aw1;bw1;cw1;dw1;ew1;fw1;gw1;hw1;iw1;jw1;kw1;lw1;mw1;nw1;ow1;pw1;qw1;rw1;sw1;tw1;uw1;vw1;ww1;xw1;yw1;zw1;{w1;}w1;0x1;1x1;2x1;3x1;4x1;5x1;6x1;7x1;8x1;9x1;Ax1;Bx1;Cx1;Dx1;Ex1;Fx1;Gx1;Hx1;Ix1;Jx1;Kx1;Lx1;Mx1;Nx1;Ox1;Px1;Qx1;Sx1;Rx1;Tx1;Ux1;Vx1;Wx1;Xx1;Yx1;Zx1;ax1;bx1;cx1;dx1;ex1;fx1;gx1;hx1;ix1;jx1;kx1;lx1;mx1;nx1;ox1;px1;qx1;rx1;sx1;tx1;ux1;vx1;wx1;xx1;yx1;zx1;{x1;}x1;0y1;1y1;2y1;3y1;4y1;5y1;6y1;7y1;8y1;9y1;Ay1;By1;Cy1;Dy1;Ey1;Fy1;Gy1;Hy1;Iy1;Jy1;Ky1;Ly1;My1;Ny1;Oy1;Py1;Qy1;Sy1;Ry1;Ty1;Uy1;Vy1;Wy1;Xy1;Yy1;Zy1;ay1;by1;cy1;dy1;ey1;fy1;gy1;hy1;iy1;jy1;ky1;ly1;my1;ny1;oy1;py1;qy1;ry1;sy1;ty1;uy1;vy1;wy1;xy1;yy1;zy1;{y1;}y1;0z1;1z1;2z1;3z1;4z1;5z1;6z1;7z1;8z1;9z1;Az1;Bz1;Cz1;Dz1;Ez1;Fz1;Gz1;Hz1;Iz1;Jz1;Kz1;Lz1;Mz1;Nz1;Oz1;Pz1;Qz1;Sz1;Rz1;Tz1;Uz1;Vz1;Wz1;Xz1;Yz1;Zz1;az1;bz1;cz1;dz1;ez1;fz1;gz1;hz1;iz1;jz1;kz1;lz1;mz1;nz1;oz1;pz1;qz1;rz1;sz1;tz1;uz1;vz1;wz1;xz1;yz1;zz1;{z1;}z1;0{1;1{1;2{1;3{1;4{1;5{1;6{1;7{1;8{1;9{1;A{1;B{1;C{1;D{1;E{1;F{1;G{1;H{1;I{1;J{1;K{1;L{1;M{1;N{1;O{1;P{1;Q{1;S{1;R{1;T{1;U{1;V{1;W{1;X{1;Y{1;Z{1;a{1;b{1;c{1;d{1;e{1;f{1;g{1;h{1;i{1;j{1;k{1;l{1;m{1;n{1;o{1;p{1;q{1;r{1;s{1;t{1;u{1;v{1;w{1;x{1;y{1;z{1;{{1;}{1;0}1;1}1;2}1;3}1;4}1;5}1;6}1;7}1;8}1;9}1;A}1;B}1;C}1;D}1;E}1;F}1;G}1;H}1;I}1;J}1;K}1;L}1;M}1;N}1;O}1;P}1;Q}1;S}1;R}1;T}1;U}1;V}1;W}1;X}1;Y}1;Z}1;a}1;b}1;c}1;d}1;e}1;f}1;g}1;h}1;i}1;j}1;k}1;l}1;m}1;n}1;o}1;p}1;q}1;r}1;s}1;t}1;u}1;v}1;w}1;x}1;y}1;z}1;{}1;}}1;002;102;202;302;402;502;602;702;802;902;A02;B02;C02;D02;E02;F02;G02;H02;I02;J02;K02;L02;M02;N02;O02;P02;Q02;S02;R02;T02;U02;V02;W02;X02;Y02;Z02;a02;b02;c02;d02;e02;f02;g02;h02;i02;j02;k02;l02;m02;n02;o02;p02;q02;r02;s02;t02;u02;v02;w02;x02;y02;z02;{02;}02;012;112;212;312;412;512;612;712;812;912;A12;B12;C12;D12;E12;F12;G12;H12;I12;J12;K12;L12;M12;N12;O12;P12;Q12;S12;R12;T12;U12;V12;W12;X12;Y12;Z12;a12;b12;c12;d12;e12;f12;g12;h12;i12;j12;k12;l12;m12;n12;o12;p12;q12;r12;s12;t12;u12;v12;w12;x12;y12;z12;{12;}12;022;122;222;322;422;522;622;722;822;922;A22;B22;C22;D22;E22;F22;G22;H22;I22;J22;K22;L22;M22;N22;O22;P22;Q22;S22;R22;T22;U22;V22;W22;X22;Y22;Z22;a22;b22;c22;d22;e22;f22;g22;h22;i22;j22;k22;l22;m22;n22;o22;p22;q22;r22;s22;t22;u22;v22;w22;x22;y22;z22;{22;}22;032;132;232;332;432;532;632;732;832;932;A32;B32;C32;D32;E32;F32;G32;H32;I32;J32;K32;L32;M32;N32;O32;P32;Q32;S32;R32;T32;U32;V32;W32;X32;Y32;Z32;a32;b32;c32;d32;e32;f32;g32;h32;i32;j32;k32;l32;m32;n32;o32;p32;q32;r32;s32;t32;u32;v32;w32;x32;y32;z32;{32;}32;042;142;242;342;442;542;642;742;842;942;A42;B42;C42;D42;E42;F42;G42;H42;I42;J42;K42;L42;M42;N42;O42;P42;Q42;S42;R42;T42;U42;V42;W42;X42;Y42;Z42;a42;b42;c42;d42;e42;f42;g42;h42;i42;j42;k42;l42;m42;n42;o42;p42;q42;r42;s42;t42;u42;v42;w42;x42;y42;z42;{42;}42;052;152;252;352;452;552;652;752;852;952;A52;B52;C52;D52;E52;F52;G52;H52;I52;J52;K52;L52;M52;N52;O52;P52;Q52;S52;R52;T52;U52;V52;W52;X52;Y52;Z52;a52;b52;c52;d52;e52;f52;g52;h52;i52;j52;k52;l52;m52;n52;o52;p52;q52;r52;s52;t52;u52;v52;w52;x52;y52;z52;{52;}52;062;162;262;362;462;562;662;762;862;962;A62;B62;C62;D62;E62;F62;G62;H62;I62;J62;K62;L62;M62;N62;O62;P62;Q62;S62;R62;T62;U62;V62;W62;X62;Y62;Z62;a62;b62;c62;d62;e62;f62;g62;h62;i62;j62;k62;l62;m62;n62;o62;p62;q62;r62;s62;t62;u62;v62;w62;x62;y62;z62;{62;}62;072;172;272;372;472;572;672;772;872;972;A72;B72;C72;D72;E72;F72;G72;H72;I72;J72;K72;L72;M72;N72;O72;P72;Q72;S72;R72;T72;U72;V72;W72;X72;Y72;Z72;a72;b72;c72;d72;e72;f72;g72;h72;i72;j72;k72;l72;m72;n72;o72;p72;q72;r72;s72;t72;u72;v72;w72;x72;y72;z72;{72;}72;082;182;282;382;482;582;682;782;882;982;A82;B82;C82;D82;E82;F82;G82;H82;I82;J82;K82;L82;M82;N82;O82;P82;Q82;S82;R82;T82;U82;V82;W82;X82;Y82;Z82;a82;b82;c82;d82;e82;f82;g82;h82;i82;j82;k82;l82;m82;n82;o82;p82;q82;r82;s82;t82;u82;v82;w82;x82;y82;z82;{82;}82;092;192;292;392;492;592;692;792;892;992;A92;B92;C92;D92;E92;F92;G92;H92;I92;J92;K92;L92;M92;N92;O92;P92;Q92;S92;R92;T92;U92;V92;W92;X92;Y92;Z92;a92;b92;c92;d92;e92;f92;g92;h92;i92;j92;k92;l92;m92;n92;o92;p92;q92;r92;s92;t92;u92;v92;w92;x92;y92;z92;{92;}92;0A2;1A2;2A2;3A2;4A2;5A2;6A2;7A2;8A2;9A2;AA2;BA2;CA2;DA2;EA2;FA2;GA2;HA2;IA2;JA2;KA2;LA2;MA2;NA2;OA2;PA2;QA2;SA2;RA2;TA2;UA2;VA2;WA2;XA2;YA2;ZA2;aA2;bA2;cA2;dA2;eA2;fA2;gA2;hA2;iA2;jA2;kA2;lA2;mA2;nA2;oA2;pA2;qA2;rA2;sA2;tA2;uA2;vA2;wA2;xA2;yA2;zA2;{A2;}A2;0B2;1B2;2B2;3B2;4B2;5B2;6B2;7B2;8B2;9B2;AB2;BB2;CB2;DB2;EB2;FB2;GB2;HB2;IB2;JB2;KB2;LB2;MB2;NB2;OB2;PB2;QB2;SB2;RB2;TB2;UB2;VB2;WB2;XB2;YB2;ZB2;aB2;bB2;cB2;dB2;eB2;fB2;gB2;hB2;iB2;jB2;kB2;lB2;mB2;nB2;oB2;pB2;qB2;rB2;sB2;tB2;uB2;vB2;wB2;xB2;yB2;zB2;{B2;}B2;0C2;1C2;2C2;3C2;4C2;5C2;6C2;7C2;8C2;9C2;AC2;BC2;CC2;DC2;EC2;FC2;GC2;HC2;IC2;JC2;KC2;LC2;MC2;NC2;OC2;PC2;QC2;SC2;RC2;TC2;UC2;VC2;WC2;XC2;YC2;ZC2;aC2;bC2;cC2;dC2;eC2;fC2;gC2;hC2;iC2;jC2;kC2;lC2;mC2;nC2;oC2;pC2;qC2;rC2;sC2;tC2;uC2;vC2;wC2;xC2;yC2;zC2;{C2;}C2;0D2;1D2;2D2;3D2;4D2;5D2;6D2;7D2;8D2;9D2;AD2;BD2;CD2;DD2;ED2;FD2;GD2;HD2;ID2;JD2;KD2;LD2;MD2;ND2;OD2;PD2;QD2;SD2;RD2;TD2;UD2;VD2;WD2;XD2;YD2;ZD2;aD2;bD2;cD2;dD2;eD2;fD2;gD2;hD2;iD2;jD2;kD2;lD2;mD2;nD2;oD2;pD2;qD2;rD2;sD2;tD2;uD2;vD2;wD2;xD2;yD2;zD2;{D2;}D2;0E2;1E2;2E2;3E2;4E2;5E2;6E2;7E2;8E2;9E2;AE2;BE2;CE2;DE2;EE2;FE2;GE2;HE2;IE2;JE2;KE2;LE2;ME2;NE2;OE2;PE2;QE2;SE2;RE2;TE2;UE2;VE2;WE2;XE2;YE2;ZE2;aE2;bE2;cE2;dE2;eE2;fE2;gE2;hE2;iE2;jE2;kE2;lE2;mE2;nE2;oE2;pE2;qE2;rE2;sE2;tE2;uE2;vE2;wE2;xE2;yE2;zE2;{E2;}E2;0F2;1F2;2F2;3F2;4F2;5F2;6F2;7F2;8F2;9F2;AF2;BF2;CF2;DF2;EF2;FF2;GF2;HF2;IF2;JF2;KF2;LF2;MF2;NF2;OF2;PF2;QF2;SF2;RF2;TF2;UF2;VF2;WF2;XF2;YF2;ZF2;aF2;bF2;cF2;dF2;eF2;fF2;gF2;hF2;iF2;jF2;kF2;lF2;mF2;nF2;oF2;pF2;qF2;rF2;sF2;tF2;uF2;vF2;wF2;xF2;yF2;zF2;{F2;}F2;0G2;1G2;2G2;3G2;4G2;5G2;6G2;7G2;8G2;9G2;AG2;BG2;CG2;DG2;EG2;FG2;GG2;HG2;IG2;JG2;KG2;LG2;MG2;NG2;OG2;PG2;QG2;SG2;RG2;TG2;UG2;VG2;WG2;XG2;YG2;ZG2;aG2;bG2;cG2;dG2;eG2;fG2;gG2;hG2;iG2;jG2;kG2;lG2;mG2;nG2;oG2;pG2;qG2;rG2;sG2;tG2;uG2;vG2;wG2;xG2;yG2;zG2;{G2;}G2;0H2;1H2;2H2;3H2;4H2;5H2;6H2;7H2;8H2;9H2;AH2;BH2;CH2;DH2;EH2;FH2;GH2;HH2;IH2;JH2;KH2;LH2;MH2;NH2;OH2;PH2;QH2;SH2;RH2;TH2;UH2;VH2;WH2;XH2;YH2;ZH2;aH2;bH2;cH2;dH2;eH2;fH2;gH2;hH2;iH2;jH2;kH2;lH2;mH2;nH2;oH2;pH2;qH2;rH2;sH2;tH2;uH2;vH2;wH2;xH2;yH2;zH2;{H2;}H2;0I2;1I2;2I2;3I2;4I2;5I2;6I2;7I2;8I2;9I2;AI2;BI2;CI2;DI2;EI2;FI2;GI2;HI2;II2;JI2;KI2;LI2;MI2;NI2;OI2;PI2;QI2;SI2;RI2;TI2;UI2;VI2;WI2;XI2;YI2;ZI2;aI2;bI2;cI2;dI2;eI2;fI2;gI2;hI2;iI2;jI2;kI2;lI2;mI2;nI2;oI2;pI2;qI2;rI2;sI2;tI2;uI2;vI2;wI2;xI2;yI2;zI2;{I2;}I2;0J2;1J2;2J2;3J2;4J2;5J2;6J2;7J2;8J2;9J2;AJ2;BJ2;CJ2;DJ2;EJ2;FJ2;GJ2;HJ2;IJ2;JJ2;KJ2;LJ2;MJ2;NJ2;OJ2;PJ2;QJ2;SJ2;RJ2;TJ2;UJ2;VJ2;WJ2;XJ2;YJ2;ZJ2;aJ2;bJ2;cJ2;dJ2;eJ2;fJ2;gJ2;hJ2;iJ2;jJ2;kJ2;lJ2;mJ2;nJ2;oJ2;pJ2;qJ2;rJ2;sJ2;tJ2;uJ2;vJ2;wJ2;xJ2;yJ2;zJ2;{J2;}J2;0K2;1K2;2K2;3K2;4K2;5K2;6K2;7K2;8K2;9K2;AK2;BK2;CK2;DK2;EK2;FK2;GK2;HK2;IK2;JK2;KK2;LK2;MK2;NK2;OK2;PK2;QK2;SK2;RK2;TK2;UK2;VK2;WK2;XK2;YK2;ZK2;aK2;bK2;cK2;dK2;eK2;fK2;gK2;hK2;iK2;jK2;kK2;lK2;mK2;nK2;oK2;pK2;qK2;rK2;sK2;tK2;uK2;vK2;wK2;xK2;yK2;zK2;{K2;}K2;0L2;1L2;2L2;3L2;4L2;5L2;6L2;7L2;8L2;9L2;AL2;BL2;CL2;DL2;EL2;FL2;GL2;HL2;IL2;JL2;KL2;LL2;ML2;NL2;OL2;PL2;QL2;SL2;RL2;TL2;UL2;VL2;WL2;XL2;YL2;ZL2;aL2;bL2;cL2;dL2;eL2;fL2;gL2;hL2;iL2;jL2;kL2;lL2;mL2;nL2;oL2;pL2;qL2;rL2;sL2;tL2;uL2;vL2;wL2;xL2;yL2;zL2;{L2;}L2;0M2;1M2;2M2;3M2;4M2;5M2;6M2;7M2;8M2;9M2;AM2;BM2;CM2;DM2;EM2;FM2;GM2;HM2;IM2;JM2;KM2;LM2;MM2;NM2;OM2;PM2;QM2;SM2;RM2;TM2;UM2;VM2;WM2;XM2;YM2;ZM2;aM2;bM2;cM2;dM2;eM2;fM2;gM2;hM2;iM2;jM2;kM2;lM2;mM2;nM2;oM2;pM2;qM2;rM2;sM2;tM2;uM2;vM2;wM2;xM2;yM2;zM2;{M2;}M2;0N2;1N2;2N2;3N2;4N2;5N2;6N2;7N2;8N2;9N2;AN2;BN2;CN2;DN2;EN2;FN2;GN2;HN2;IN2;JN2;KN2;LN2;MN2;NN2;ON2;PN2;QN2;SN2;RN2;TN2;UN2;VN2;WN2;XN2;YN2;ZN2;aN2;bN2;cN2;dN2;eN2;fN2;gN2;hN2;iN2;jN2;kN2;lN2;mN2;nN2;oN2;pN2;qN2;rN2;sN2;tN2;uN2;vN2;wN2;xN2;yN2;zN2;{N2;}N2;0O2;1O2;2O2;3O2;4O2;5O2;6O2;7O2;8O2;9O2;AO2;BO2;CO2;DO2;EO2;FO2;GO2;HO2;IO2;JO2;KO2;LO2;MO2;NO2;OO2;PO2;QO2;SO2;RO2;TO2;UO2;VO2;WO2;XO2;YO2;ZO2;aO2;bO2;cO2;dO2;eO2;fO2;gO2;hO2;iO2;jO2;kO2;lO2;mO2;nO2;oO2;pO2;qO2;rO2;sO2;tO2;uO2;vO2;wO2;xO2;yO2;zO2;{O2;}O2;0P2;1P2;2P2;3P2;4P2;5P2;6P2;7P2;8P2;9P2;AP2;BP2;CP2;DP2;EP2;FP2;GP2;HP2;IP2;JP2;KP2;LP2;MP2;NP2;OP2;PP2;QP2;SP2;RP2;TP2;UP2;VP2;WP2;XP2;YP2;ZP2;aP2;bP2;cP2;dP2;eP2;fP2;gP2;hP2;iP2;jP2;kP2;lP2;mP2;nP2;oP2;pP2;qP2;rP2;sP2;tP2;uP2;vP2;wP2;xP2;yP2;zP2;{P2;}P2;0Q2;1Q2;2Q2;3Q2;4Q2;5Q2;6Q2;7Q2;8Q2;9Q2;AQ2;BQ2;CQ2;DQ2;EQ2;FQ2;GQ2;HQ2;IQ2;JQ2;KQ2;LQ2;MQ2;NQ2;OQ2;PQ2;QQ2;SQ2;RQ2;TQ2;UQ2;VQ2;WQ2;XQ2;YQ2;ZQ2;aQ2;bQ2;cQ2;dQ2;eQ2;fQ2;gQ2;hQ2;iQ2;jQ2;kQ2;lQ2;mQ2;nQ2;oQ2;pQ2;qQ2;rQ2;sQ2;tQ2;uQ2;vQ2;wQ2;xQ2;yQ2;zQ2;{Q2;}Q2;0S2;1S2;2S2;3S2;4S2;5S2;6S2;7S2;8S2;9S2;AS2;BS2;CS2;DS2;ES2;FS2;GS2;HS2;IS2;JS2;KS2;LS2;MS2;NS2;OS2;PS2;QS2;SS2;RS2;TS2;US2;VS2;WS2;XS2;YS2;ZS2;aS2;bS2;cS2;dS2;eS2;fS2;gS2;hS2;iS2;jS2;kS2;lS2;mS2;nS2;oS2;pS2;qS2;rS2;sS2;tS2;uS2;vS2;wS2;xS2;yS2;zS2;{S2;}S2;0R2;1R2;2R2;3R2;4R2;5R2;6R2;7R2;8R2;9R2;AR2;BR2;CR2;DR2;ER2;FR2</D></Data></Item>
<Item XName="FrameMode" Type="Variable">
<ByAnalysis><T>Bool</T><D>1</D></ByAnalysis>
<Data><T>Double</T><D>0</D></Data></Item>
<Item XName="HARQ_Enable" Type="Variable">
<ByAnalysis><T>Bool</T><D>1</D></ByAnalysis>
<Data><T>Double</T><D>1</D></Data></Item>
<Item XName="L2_BLER" Type="Variable">
<ByAnalysis><T>Bool</T><D>1</D></ByAnalysis>
<Data><T>Double</T><D>0.004604143729356469</D></Data>
<IndepValue>LTE_A_UL_SISO_AMC\LTE_A_UL_SISO_Throughput_Data\Eqns\VarBlock\L2_BLER_Index</IndepValue></Item>
<Item XName="L2_BLER_Index" Type="Variable">
<ByAnalysis><T>Bool</T><D>1</D></ByAnalysis>
<Data><T>Int</T><D>0</D></Data></Item>
<Item XName="L2_Throughput" Type="Variable">
<ByAnalysis><T>Bool</T><D>1</D></ByAnalysis>
<Data><T>Double</T><D>18251578</D></Data>
<IndepValue>LTE_A_UL_SISO_AMC\LTE_A_UL_SISO_Throughput_Data\Eqns\VarBlock\L2_Throughput_Index</IndepValue></Item>
<Item XName="L2_ThroughputFraction" Type="Variable">
<ByAnalysis><T>Bool</T><D>1</D></ByAnalysis>
<Data><T>Double</T><D>99.53958562706435</D></Data>
<IndepValue>LTE_A_UL_SISO_AMC\LTE_A_UL_SISO_Throughput_Data\Eqns\VarBlock\L2_ThroughputFraction_Index</IndepValue></Item>
<Item XName="L2_ThroughputFraction_Index" Type="Variable">
<ByAnalysis><T>Bool</T><D>1</D></ByAnalysis>
<Data><T>Int</T><D>0</D></Data></Item>
<Item XName="L2_Throughput_Index" Type="Variable">
<ByAnalysis><T>Bool</T><D>1</D></ByAnalysis>
<Data><T>Int</T><D>0</D></Data></Item>
<Item XName="LogOutput" Type="Variable">
<ByAnalysis><T>Bool</T><D>1</D></ByAnalysis>
<Data>Data Flow Analysis : LTE_A_UL_SISO_Throughput_Analysis&#x000D;&#x000A;6/22/2017..8:51 PM&#x000D;&#x000A;Ambient Temperature[C]=27.000000&#x000D;&#x000A;LTE_A_UL_Src_RangeCheck &apos;LTE_A_UL_SISO_Throughput__LTE_A_UL_Src_1.RangeCheck&apos;: &#x000D;&#x000A;&#x000D;&#x000A;&#x000D;&#x000A;System Configurations:&#x000D;&#x000A;1. Frame structure is FDD.&#x000D;&#x000A;&#x000D;&#x000A;2. Channel bandwidth is 5 MHz; Total RB number is 25.&#x000D;&#x000A;&#x000D;&#x000A;3. Cell ID is 0.&#x000D;&#x000A;&#x000D;&#x000A;4. Normal cyclic prefix is employed in Uplink.&#x000D;&#x000A;  Normal cyclic prefix is employed in Downlink.&#x000D;&#x000A;&#x000D;&#x000A;PUSCH and DMRS information&#x000D;&#x000A;5. RB allocation for PUSCH in each slot is &#x000D;&#x000A;  Slot 0: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 &#x000D;&#x000A;  Slot 1: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 &#x000D;&#x000A;  Slot 2: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 &#x000D;&#x000A;  Slot 3: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 &#x000D;&#x000A;  Slot 4: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 &#x000D;&#x000A;  Slot 5: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 &#x000D;&#x000A;  Slot 6: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 &#x000D;&#x000A;  Slot 7: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 &#x000D;&#x000A;  Slot 8: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 &#x000D;&#x000A;  Slot 9: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 &#x000D;&#x000A;  Slot 10: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 &#x000D;&#x000A;  Slot 11: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 &#x000D;&#x000A;  Slot 12: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 &#x000D;&#x000A;  Slot 13: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 &#x000D;&#x000A;  Slot 14: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 &#x000D;&#x000A;  Slot 15: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 &#x000D;&#x000A;  Slot 16: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 &#x000D;&#x000A;  Slot 17: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 &#x000D;&#x000A;  Slot 18: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 &#x000D;&#x000A;  Slot 19: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 &#x000D;&#x000A;&#x000D;&#x000A;6. The sequence-group number u, base sequence number v and  cyclic shifts n_cs for PUSCH DMRS are&#x000D;&#x000A;  slot             0       1       2       3       4       5       6       7       8       9     10     11     12     13     14     15     16     17     18     19&#x000D;&#x000A;  u                 0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0&#x000D;&#x000A;  v                 0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0&#x000D;&#x000A;  n_cs    &#x000D;&#x000A;  Layer 0:       4      10       2       0      10       2       9       8       0       2       2       2       2       2       4      10       8       2       2       2&#x000D;&#x000A;&#x000D;&#x000A;Channel Coding information&#x000D;&#x000A;7.HARQ closed-loop transmission is enabled.&#x000D;&#x000A;  The number of HARQ processes is 8. The maximum number of HARQ transmission per each HARQ process is 4.&#x000D;&#x000A;&#x000D;&#x000A;8.Adaptive modulation and coding scheme is enabled.&#x000D;&#x000A;  The AMC delay in unit of subframe is 4.&#x000D;&#x000A;  The CQI mapping table is :&#x000D;&#x000A;  CQI Index:       0       1       2       3       4       5       6       7       8       9     10     11     12     13     14     15&#x000D;&#x000A;  MCS Index:       0       0       0       2       4       6       8     11     13     15     18     20     22     24     26     28&#x000D;&#x000A;  The number of Raw Bits displayed following indicates the transport block size in each subframe when there is no HARQ retransmission and no AMC scheme.These values may be different due to HARQ retransmissions or AMC scheme.&#x000D;&#x000A;  The modulation types, channel coding rate and nunmber of channel bits without AMC scheme are also displayed below.These values may be different due to AMC scheme.&#x000D;&#x000A;&#x000D;&#x000A;9. Number of symbols (resource elements (REs)) available for PUSCH in each layer of the 10 subframes are:&#x000D;&#x000A;  {3600, 3600, 3600, 3600, 3600, 3600, 3600, 3600, 3600, 3600}.&#x000D;&#x000A;&#x000D;&#x000A;10. The modulation types of the 10 subframes are:&#x000D;&#x000A;  Codeword 0: {QPSK, QPSK, QPSK, QPSK, QPSK, QPSK, QPSK, QPSK, QPSK, QPSK}.&#x000D;&#x000A;&#x000D;&#x000A;11. Number of Raw Bits (uncoded bits) for PUSCH of the 10 subframes are:&#x000D;&#x000A;  Codeword 0: {680, 680, 680, 680, 680, 680, 680, 680, 680, 680}.&#x000D;&#x000A;&#x000D;&#x000A;12. Number of Channel Bits for PUSCH of the 10 subframes are:&#x000D;&#x000A;  Codeword 0: {7200, 7200, 7200, 7200, 7200, 7200, 7200, 7200, 7200, 7200}.&#x000D;&#x000A;&#x000D;&#x000A;13. Channel coding rate for PUSCH of the 10 subframes are:&#x000D;&#x000A;  Codeword 0: {0.09444, 0.09444, 0.09444, 0.09444, 0.09444, 0.09444, 0.09444, 0.09444, 0.09444, 0.09444}.&#x000D;&#x000A;&#x000D;&#x000A;PUCCH information&#x000D;&#x000A;14. PUCCH is not transmitted.&#x000D;&#x000A;&#x000D;&#x000A;SRS information&#x000D;&#x000A;15. SRS is not transmitted.&#x000D;&#x000A;&#x000D;&#x000A;PRACH information&#x000D;&#x000A;16. PRACH is not transmitted.&#x000D;&#x000A;LTE_Throughput &apos;LTE_A_UL_SISO_Throughput.L2&apos;: &#x000D;&#x000A;The throughput measurement was finished.&#x000D;&#x000A;&gt;&gt;&gt; 9991 subframes were processed.&#x000D;&#x000A;&gt;&gt;&gt; The throughput averaged over these subframes was 18251578 bps.&#x000D;&#x000A;&gt;&gt;&gt; Correspondingly, fraction (%) of the achieved throughput to the maximum throughput was 99.54%.&#x000D;&#x000A;Execution time: 323.526 sec&#x000D;&#x000A;</Data></Item>
<Item XName="MCS" Type="Variable">
<DataEntry>=CQIToMCS(max(0,CQI)+1)&apos;</DataEntry></Item>
<Item XName="MappingType" Type="Variable">
<ByAnalysis><T>Bool</T><D>1</D></ByAnalysis>
<Data><T>Double</T><D>0</D></Data></Item>
<Item XName="MaxHARQTrans" Type="Variable">
<ByAnalysis><T>Bool</T><D>1</D></ByAnalysis>
<Data><T>Double</T><D>4</D></Data></Item>
<Item XName="NumFrames" Type="Variable">
<ByAnalysis><T>Bool</T><D>1</D></ByAnalysis>
<Data><T>Double</T><D>1000</D></Data></Item>
<Item XName="NumHARQ" Type="Variable">
<ByAnalysis><T>Bool</T><D>1</D></ByAnalysis>
<Data><T>Double</T><D>8</D></Data></Item>
<Item XName="OversamplingOption" Type="Variable">
<ByAnalysis><T>Bool</T><D>1</D></ByAnalysis>
<Data><T>Double</T><D>0</D></Data></Item>
<Item XName="Payload" Type="Variable">
<ByAnalysis><T>Bool</T><D>1</D></ByAnalysis>
<Data><T>Double</T><D>0</D></Data></Item>
<Item XName="Payload_Config" Type="Variable">
<ByAnalysis><T>Bool</T><D>1</D></ByAnalysis>
<Data><T>Double</T><D>0</D></Data></Item>
<Item XName="RB_Alloc" Type="Variable">
<ByAnalysis><T>Bool</T><D>1</D></ByAnalysis>
<Data><T>Array_Dbl64</T><D>2;2;1;;v04</D></Data></Item>
<Item XName="SNR" Type="Variable">
<ByAnalysis><T>Bool</T><D>1</D></ByAnalysis>
<Data><T>Double</T><D>20</D></Data></Item>
<Item XName="SNRToCQI" Type="Variable">
<ByAnalysis><T>Bool</T><D>1</D></ByAnalysis>
<Data><T>Array_Dbl64</T><D>2;15;1;K0C;cPcPcPcPE0C;DpCpCpCp80C;DpCpCpCpq}B;QcPcPcPcv{B;cPcPcPcPs}3;pCpCpCpCF04;cPcPcPcPK04;QcPcPcPcS04;Y04;pCpCpCpCb04;QcPcPcPcd04;cPcPcPcPh04;QcPcPcPck04;QcPcPcP6o04</D></Data></Item>
<Item XName="SpecialSF_Config" Type="Variable">
<ByAnalysis><T>Bool</T><D>1</D></ByAnalysis>
<Data><T>Double</T><D>0</D></Data></Item>
<Item XName="TDD_Config" Type="Variable">
<ByAnalysis><T>Bool</T><D>1</D></ByAnalysis>
<Data><T>Double</T><D>0</D></Data></Item></Item></Item>
<Item XName="Font" Type="Font">
<Size><T>Double</T><D>125</D></Size></Item>
<Item XName="Page" Type="PageMgr">
<Item XName="Display0" Type="DataSetDisp">
<DVport><T>Array_Dbl64</T><D>1;4;;;K524;Or14</D></DVport>
<PVPort><T>Array_Dbl64</T><D>1;4;;;LfIbALr4q24;wnZ7FUc8a24</D></PVPort>
<SelVar>CQI</SelVar>
<Show><T>Bool</T><D>0</D></Show>
<ShowCmd><T>Int</T><D>1</D></ShowCmd>
<Split><T>Double</T><D>0.478908188585608</D></Split>
<SubSplit><T>Double</T><D>0.0246575</D></SubSplit>
<Window><T>Array_I64</T><D>1;4;t1;J2;0C;A9</D></Window>
<ZOrder><T>Int</T><D>4</D></ZOrder></Item></Item></Item>
<Item XName="LTE_A_UL_SISO_Throughput_Graph" UserName="LTE_A_UL_SISO_Throughput_Graph" Type="Rectangular Graph">
<AaBackgnd><T>Bool</T><D>0</D></AaBackgnd>
<AaTraces><T>Bool</T><D>1</D></AaTraces>
<AllowAA><T>Bool</T><D>0</D></AllowAA>
<DefContext>LTE_A_UL_SISO_Throughput_Data</DefContext>
<GoalFill><T>Int</T><D>2</D></GoalFill>
<GoalLine><T>Int</T><D>1</D></GoalLine>
<LastAxisTab>X</LastAxisTab>
<MarkerLine><T>Int</T><D>1</D></MarkerLine>
<Selected><T>Bool</T><D>0</D></Selected>
<ShowColumns><T>Bool</T><D>1</D></ShowColumns>
<ShowOptTargets><T>Bool</T><D>1</D></ShowOptTargets>
<ShowPoints><T>Bool</T><D>0</D></ShowPoints>
<ShowYieldTargets><T>Bool</T><D>0</D></ShowYieldTargets>
<Title>Throughput Vs SNR</Title>
<Item XName="AxisQueue" Type="AxisQueue">
<Current><T>Int</T><D>0</D></Current>
<Top><T>Int</T><D>0</D></Top></Item>
<Item XName="Font" Type="Font">
<Italic><T>Int</T><D>0</D></Italic>
<Name>Arial</Name>
<Size><T>Double</T><D>14</D></Size>
<Weight><T>Int</T><D>700</D></Weight></Item>
<Item XName="Height" Type="Param">
<Data><T>Double</T><D>0.1016</D></Data></Item>
<Item XName="Page" Type="PageMgr">
<Item XName="AxisX" Type="GrAxis">
<AutoScale><T>Bool</T><D>0</D></AutoScale>
<AxisType><T>Int</T><D>2</D></AxisType>
<InUse><T>Bool</T><D>1</D></InUse>
<LogScale><T>Bool</T><D>0</D></LogScale>
<MajorColor><T>Int</T><D>0</D></MajorColor>
<MajorTick><T>Int</T><D>1</D></MajorTick>
<Max><T>Double</T><D>22</D></Max>
<MaxPT><T>Int</T><D>0</D></MaxPT>
<Min><T>Double</T><D>-6</D></Min>
<MinPT><T>Int</T><D>0</D></MinPT>
<MinorColor><T>Int</T><D>12632256</D></MinorColor>
<MinorTick><T>Int</T><D>2</D></MinorTick>
<NumMajorDiv><T>Int</T><D>14</D></NumMajorDiv>
<NumMinorDiv><T>Int</T><D>2</D></NumMinorDiv>
<ShowMajorGrid><T>Bool</T><D>1</D></ShowMajorGrid>
<ShowMinorGrid><T>Bool</T><D>1</D></ShowMinorGrid>
<TextColor><T>Int</T><D>0</D></TextColor>
<TitleColor><T>Int</T><D>0</D></TitleColor>
<TitleOverride>SNR (dB)</TitleOverride>
<Unit><T>Int</T><D>0</D></Unit>
<Visible><T>Bool</T><D>1</D></Visible>
<ZOrder><T>Int</T><D>10000</D></ZOrder>
<Item XName="Font" Type="Font">
<Size><T>Int</T><D>9</D></Size></Item></Item>
<Item XName="AxisY" UserName="MCS0, MCS6, MCS11, MCS15, MCS20, MCS24, MCS28, AMC" Type="GrAxis">
<AutoScale><T>Bool</T><D>1</D></AutoScale>
<AxisType><T>Int</T><D>0</D></AxisType>
<InUse><T>Bool</T><D>1</D></InUse>
<LogScale><T>Bool</T><D>0</D></LogScale>
<MajorColor><T>Int</T><D>0</D></MajorColor>
<MajorTick><T>Int</T><D>1</D></MajorTick>
<Max><T>Double</T><D>20000000</D></Max>
<MaxPT><T>Int</T><D>0</D></MaxPT>
<Min><T>Double</T><D>0</D></Min>
<MinPT><T>Int</T><D>0</D></MinPT>
<MinorColor><T>Int</T><D>12632256</D></MinorColor>
<MinorTick><T>Int</T><D>2</D></MinorTick>
<NumMajorDiv><T>Int</T><D>10</D></NumMajorDiv>
<NumMinorDiv><T>Int</T><D>2</D></NumMinorDiv>
<ShowMajorGrid><T>Bool</T><D>1</D></ShowMajorGrid>
<ShowMinorGrid><T>Bool</T><D>1</D></ShowMinorGrid>
<TextColor><T>Int</T><D>14418140</D></TextColor>
<TitleColor><T>Int</T><D>14418140</D></TitleColor>
<TitleOverride>Throughput (bps)</TitleOverride>
<Unit><T>Int</T><D>0</D></Unit>
<Visible><T>Bool</T><D>1</D></Visible>
<ZOrder><T>Int</T><D>10000</D></ZOrder>
<Item XName="Font" Type="Font">
<Size><T>Int</T><D>9</D></Size></Item></Item>
<Item XName="AxisY2" Type="GrAxis">
<AutoScale><T>Bool</T><D>1</D></AutoScale>
<AxisType><T>Int</T><D>1</D></AxisType>
<InUse><T>Bool</T><D>0</D></InUse>
<LogScale><T>Bool</T><D>0</D></LogScale>
<MajorColor><T>Int</T><D>0</D></MajorColor>
<MajorTick><T>Int</T><D>1</D></MajorTick>
<Max><T>Double</T><D>10</D></Max>
<MaxPT><T>Int</T><D>0</D></MaxPT>
<Min><T>Double</T><D>0</D></Min>
<MinPT><T>Int</T><D>0</D></MinPT>
<MinorColor><T>Int</T><D>12632256</D></MinorColor>
<MinorTick><T>Int</T><D>2</D></MinorTick>
<NumMajorDiv><T>Int</T><D>10</D></NumMajorDiv>
<NumMinorDiv><T>Int</T><D>2</D></NumMinorDiv>
<ShowMajorGrid><T>Bool</T><D>1</D></ShowMajorGrid>
<ShowMinorGrid><T>Bool</T><D>1</D></ShowMinorGrid>
<TextColor><T>Int</T><D>0</D></TextColor>
<Visible><T>Bool</T><D>1</D></Visible>
<ZOrder><T>Int</T><D>10000</D></ZOrder>
<Item XName="Font" Type="Font">
<Size><T>Int</T><D>9</D></Size></Item></Item>
<Item XName="Display0" Type="GraphDisp">
<DVport><T>Array_Dbl64</T><D>1;4;;;et14;am14</D></DVport>
<PVPort><T>Array_Dbl64</T><D>1;4;;;ge5E38KHs24;}}}}}}}Fl24</D></PVPort>
<PanX><T>Double</T><D>0</D></PanX>
<PanY><T>Double</T><D>0</D></PanY>
<Show><T>Bool</T><D>1</D></Show>
<ShowCmd><T>Int</T><D>1</D></ShowCmd>
<Window><T>Array_I64</T><D>1;4;A6;;OC;q4</D></Window>
<ZOrder><T>Int</T><D>2</D></ZOrder>
<Zoom><T>Double</T><D>1</D></Zoom></Item>
<Item XName="Legend" Type="Legend">
<Color><T>Int</T><D>1073741824</D></Color>
<DockPos><T>Int</T><D>59423</D></DockPos>
<Height><T>Double</T><D>1280.875294014174</D></Height>
<PosX><T>Double</T><D>773.6482760609993</D></PosX>
<PosY><T>Double</T><D>656.5635850120993</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<Visible><T>Bool</T><D>1</D></Visible>
<Width><T>Double</T><D>378.5094176627746</D></Width>
<ZOrder><T>Int</T><D>8000</D></ZOrder>
<drFloat><T>Array_Dbl64</T><D>1;4;G}14;G}14;G515K24;ORKNS24</D></drFloat>
<Item XName="Font" Type="Font">
<Name>Arial</Name>
<Size><T>Double</T><D>8</D></Size></Item></Item>
<Item XName="MkrGroup" Type="MkrGroup">
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>0</D></PosY>
<Selected><T>Bool</T><D>1</D></Selected>
<ZOrder><T>Int</T><D>7000</D></ZOrder>
<Item XName="Font" Type="Font">
<Italic><T>Int</T><D>0</D></Italic>
<Name>Arial</Name>
<Size><T>Double</T><D>8</D></Size>
<Weight><T>Int</T><D>400</D></Weight></Item>
<Item XName="Marker_A" Type="Marker">
<Indep><T>Double</T><D>-6</D></Indep>
<Index><T>Int</T><D>0</D></Index>
<MarkAll><T>Bool</T><D>1</D></MarkAll>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>0</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<Series>Series6</Series>
<SortNum><T>Int</T><D>1</D></SortNum>
<Trace>Trace0</Trace>
<UserIndep><T>Double</T><D>-6</D></UserIndep>
<dCoord><T>Array_Dbl64</T><D>1;2;O0C;</D></dCoord>
<Item XName="Trace1" Type="SubMkr">
<Indep><T>Double</T><D>-6</D></Indep>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>0</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<Series>Series0</Series>
<Trace>Trace0</Trace>
<dCoord><T>Array_Dbl64</T><D>1;2;O0C;WP73R34</D></dCoord>
<Item XName="MkrText" Type="DrawText">
<Color><T>Int</T><D>16774124</D></Color>
<Filled><T>Bool</T><D>1</D></Filled>
<Justification><T>Int</T><D>8</D></Justification>
<PosX><T>Double</T><D>734.8581323818897</D></PosX>
<PosY><T>Double</T><D>3718.145374565184</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<Text>-6 , 28721.85 </Text>
<Item XName="Font" Type="Font">
<Color><T>Int</T><D>14418140</D></Color>
<Italic><T>Int</T><D>0</D></Italic>
<Name>Arial</Name>
<Size><T>Double</T><D>111.1111111111111</D></Size>
<Weight><T>Int</T><D>400</D></Weight></Item></Item>
<Item XName="Symbol" Type="MkrSymbol">
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>0</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected></Item></Item>
<Item XName="Trace2" Type="SubMkr">
<Indep><T>Double</T><D>-6</D></Indep>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>0</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<Series>Series1</Series>
<Trace>Trace0</Trace>
<dCoord><T>Array_Dbl64</T><D>1;2;O0C;zxGm14</D></dCoord>
<Item XName="MkrText" Type="DrawText">
<Color><T>Int</T><D>16774124</D></Color>
<Filled><T>Bool</T><D>1</D></Filled>
<Justification><T>Int</T><D>8</D></Justification>
<PosX><T>Double</T><D>734.8581323818897</D></PosX>
<PosY><T>Double</T><D>3722.658464238422</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<Text>-6 , 260.234 </Text>
<Item XName="Font" Type="Font">
<Color><T>Int</T><D>16711680</D></Color>
<Italic><T>Int</T><D>0</D></Italic>
<Name>Arial</Name>
<Size><T>Double</T><D>111.1111111111111</D></Size>
<Weight><T>Int</T><D>400</D></Weight></Item></Item>
<Item XName="Symbol" Type="MkrSymbol">
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>0</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected></Item></Item>
<Item XName="Trace3" Type="SubMkr">
<Indep><T>Double</T><D>-6</D></Indep>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>0</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<Series>Series2</Series>
<Trace>Trace0</Trace>
<dCoord><T>Array_Dbl64</T><D>1;2;O0C;</D></dCoord>
<Item XName="MkrText" Type="DrawText">
<Color><T>Int</T><D>16774124</D></Color>
<Filled><T>Bool</T><D>1</D></Filled>
<Justification><T>Int</T><D>8</D></Justification>
<PosX><T>Double</T><D>734.8581323818897</D></PosX>
<PosY><T>Double</T><D>3722.699728946235</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<Text>-6 , 0 </Text>
<Item XName="Font" Type="Font">
<Color><T>Int</T><D>43520</D></Color>
<Italic><T>Int</T><D>0</D></Italic>
<Name>Arial</Name>
<Size><T>Double</T><D>111.1111111111111</D></Size>
<Weight><T>Int</T><D>400</D></Weight></Item></Item>
<Item XName="Symbol" Type="MkrSymbol">
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>0</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected></Item></Item>
<Item XName="Trace4" Type="SubMkr">
<Indep><T>Double</T><D>-6</D></Indep>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>0</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<Series>Series3</Series>
<Trace>Trace0</Trace>
<dCoord><T>Array_Dbl64</T><D>1;2;O0C;</D></dCoord>
<Item XName="MkrText" Type="DrawText">
<Color><T>Int</T><D>16774124</D></Color>
<Filled><T>Bool</T><D>1</D></Filled>
<Justification><T>Int</T><D>8</D></Justification>
<PosX><T>Double</T><D>734.8581323818897</D></PosX>
<PosY><T>Double</T><D>3722.699728946235</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<Text>-6 , 0 </Text>
<Item XName="Font" Type="Font">
<Color><T>Int</T><D>33535</D></Color>
<Italic><T>Int</T><D>0</D></Italic>
<Name>Arial</Name>
<Size><T>Double</T><D>111.1111111111111</D></Size>
<Weight><T>Int</T><D>400</D></Weight></Item></Item>
<Item XName="Symbol" Type="MkrSymbol">
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>0</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected></Item></Item>
<Item XName="Trace5" Type="SubMkr">
<Indep><T>Double</T><D>-6</D></Indep>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>0</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<Series>Series4</Series>
<Trace>Trace0</Trace>
<dCoord><T>Array_Dbl64</T><D>1;2;O0C;</D></dCoord>
<Item XName="MkrText" Type="DrawText">
<Color><T>Int</T><D>16774124</D></Color>
<Filled><T>Bool</T><D>1</D></Filled>
<Justification><T>Int</T><D>8</D></Justification>
<PosX><T>Double</T><D>734.8581323818897</D></PosX>
<PosY><T>Double</T><D>3722.699728946235</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<Text>-6 , 0 </Text>
<Item XName="Font" Type="Font">
<Color><T>Int</T><D>128</D></Color>
<Italic><T>Int</T><D>0</D></Italic>
<Name>Arial</Name>
<Size><T>Double</T><D>111.1111111111111</D></Size>
<Weight><T>Int</T><D>400</D></Weight></Item></Item>
<Item XName="Symbol" Type="MkrSymbol">
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>0</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected></Item></Item>
<Item XName="Trace6" Type="SubMkr">
<Indep><T>Double</T><D>-6</D></Indep>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>0</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<Series>Series5</Series>
<Trace>Trace0</Trace>
<dCoord><T>Array_Dbl64</T><D>1;2;O0C;</D></dCoord>
<Item XName="MkrText" Type="DrawText">
<Color><T>Int</T><D>16774124</D></Color>
<Filled><T>Bool</T><D>1</D></Filled>
<Justification><T>Int</T><D>8</D></Justification>
<PosX><T>Double</T><D>734.8581323818897</D></PosX>
<PosY><T>Double</T><D>3722.699728946235</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<Text>-6 , 0 </Text>
<Item XName="Font" Type="Font">
<Color><T>Int</T><D>8421504</D></Color>
<Italic><T>Int</T><D>0</D></Italic>
<Name>Arial</Name>
<Size><T>Double</T><D>111.1111111111111</D></Size>
<Weight><T>Int</T><D>400</D></Weight></Item></Item>
<Item XName="Symbol" Type="MkrSymbol">
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>0</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected></Item></Item>
<Item XName="Trace7" Type="SubMkr">
<Indep><T>Double</T><D>-6</D></Indep>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>0</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<Series>Series6</Series>
<Trace>Trace0</Trace>
<dCoord><T>Array_Dbl64</T><D>1;2;O0C;</D></dCoord>
<Item XName="MkrText" Type="DrawText">
<Color><T>Int</T><D>16774124</D></Color>
<Filled><T>Bool</T><D>1</D></Filled>
<Justification><T>Int</T><D>8</D></Justification>
<PosX><T>Double</T><D>734.8581323818897</D></PosX>
<PosY><T>Double</T><D>3466.56764886811</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<Text>-6 , 0 </Text>
<Item XName="Font" Type="Font">
<Color><T>Int</T><D>8388608</D></Color>
<Italic><T>Int</T><D>0</D></Italic>
<Name>Arial</Name>
<Size><T>Double</T><D>111.1111111111111</D></Size>
<Weight><T>Int</T><D>400</D></Weight></Item></Item>
<Item XName="Symbol" Type="MkrSymbol">
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>0</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected></Item></Item>
<Item XName="Trace8" Type="SubMkr">
<Indep><T>Double</T><D>-6</D></Indep>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>0</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<Series>Series7</Series>
<Trace>Trace0</Trace>
<dCoord><T>Array_Dbl64</T><D>1;2;O0C;WP73R34</D></dCoord>
<Item XName="MkrText" Type="DrawText">
<Color><T>Int</T><D>16774124</D></Color>
<Filled><T>Bool</T><D>1</D></Filled>
<Justification><T>Int</T><D>8</D></Justification>
<PosX><T>Double</T><D>734.8581323818897</D></PosX>
<PosY><T>Double</T><D>3718.145374565184</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<Text>-6 , 28721.85 </Text>
<Item XName="Font" Type="Font">
<Color><T>Int</T><D>255</D></Color>
<Italic><T>Int</T><D>0</D></Italic>
<Name>Arial</Name>
<Size><T>Double</T><D>111.1111111111111</D></Size>
<Weight><T>Int</T><D>400</D></Weight></Item></Item>
<Item XName="Symbol" Type="MkrSymbol">
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>0</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected></Item></Item></Item></Item>
<Item XName="Series0" Type="GraphSeries">
<Color><T>Int</T><D>14418140</D></Color>
<Context>&lt; Post Processed &gt;</Context>
<DataFormat><T>Int</T><D>0</D></DataFormat>
<Label>MCS0</Label>
<Meas>y</Meas>
<MeasFormat />
<MeasGroup />
<MeasSource><T>Int</T><D>0</D></MeasSource>
<OnRight><T>Bool</T><D>0</D></OnRight>
<PPVar>y</PPVar>
<PlotType />
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>0</D></PosY>
<SeriesType><T>Int</T><D>8</D></SeriesType>
<SymbolShape><T>Int</T><D>2</D></SymbolShape>
<UserHide><T>Bool</T><D>0</D></UserHide>
<ZOrder><T>Int</T><D>9000</D></ZOrder>
<Item XName="Eqns" Type="Equation">
<Text>y = getvariable(&apos;LTE_A_UL_SISO_Throughput_Sweep_Data&apos;, &apos;Throughput&apos;);&#x000D;&#x000A;x = getvariable(&apos;LTE_A_UL_SISO_Throughput_Sweep_Data&apos;, &apos;SNR_LIST&apos;);&#x000D;&#x000A;y = y(:,1);&#x000D;&#x000A;setindep(&apos;y&apos;, &apos;x&apos;);</Text>
<UnitUse><T>Int</T><D>2</D></UnitUse>
<Item XName="BPMgr" Type="BPMgr">
<BPLines><T>Empty</T></BPLines>
<BPStates><T>Empty</T></BPStates></Item>
<Item XName="EqnBlock" Type="EqnBlock">
<Lang><T>Int</T><D>1</D></Lang>
<UsingContext>LTE_A_UL_SISO_Throughput_Sweep_Data;</UsingContext></Item>
<Item XName="Font" Type="Font">
<Name>Courier New</Name>
<Size><T>Double</T><D>125</D></Size></Item>
<Item XName="FunctionBlock" Type="FunctionBlock" /></Item></Item>
<Item XName="Series1" Type="GraphSeries">
<Color><T>Int</T><D>16711680</D></Color>
<Context>&lt; Post Processed &gt;</Context>
<DataFormat><T>Int</T><D>0</D></DataFormat>
<Label>MCS6</Label>
<Meas>y</Meas>
<MeasFormat />
<MeasGroup />
<MeasSource><T>Int</T><D>0</D></MeasSource>
<OnRight><T>Bool</T><D>0</D></OnRight>
<PPVar>y</PPVar>
<PlotType />
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>0</D></PosY>
<SeriesType><T>Int</T><D>8</D></SeriesType>
<SymbolShape><T>Int</T><D>1</D></SymbolShape>
<UserHide><T>Bool</T><D>0</D></UserHide>
<ZOrder><T>Int</T><D>8999</D></ZOrder>
<Item XName="Eqns" Type="Equation">
<Text>y = getvariable(&apos;LTE_A_UL_SISO_Throughput_Sweep_Data&apos;, &apos;Throughput&apos;);&#x000D;&#x000A;x = getvariable(&apos;LTE_A_UL_SISO_Throughput_Sweep_Data&apos;, &apos;SNR_LIST&apos;);&#x000D;&#x000A;y = y(:,2);&#x000D;&#x000A;setindep(&apos;y&apos;, &apos;x&apos;);</Text>
<UnitUse><T>Int</T><D>2</D></UnitUse>
<Item XName="BPMgr" Type="BPMgr">
<BPLines><T>Empty</T></BPLines>
<BPStates><T>Empty</T></BPStates></Item>
<Item XName="EqnBlock" Type="EqnBlock">
<Lang><T>Int</T><D>1</D></Lang>
<UsingContext>LTE_A_UL_SISO_Throughput_Sweep_Data;</UsingContext></Item>
<Item XName="Font" Type="Font">
<Name>Courier New</Name>
<Size><T>Double</T><D>125</D></Size></Item>
<Item XName="FunctionBlock" Type="FunctionBlock" /></Item></Item>
<Item XName="Series2" Type="GraphSeries">
<Color><T>Int</T><D>43520</D></Color>
<Context>&lt; Post Processed &gt;</Context>
<DataFormat><T>Int</T><D>0</D></DataFormat>
<Label>MCS11</Label>
<Meas>y</Meas>
<MeasFormat />
<MeasGroup />
<MeasSource><T>Int</T><D>0</D></MeasSource>
<OnRight><T>Bool</T><D>0</D></OnRight>
<PPVar>y</PPVar>
<PlotType />
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>0</D></PosY>
<SeriesType><T>Int</T><D>8</D></SeriesType>
<SymbolShape><T>Int</T><D>3</D></SymbolShape>
<UserHide><T>Bool</T><D>0</D></UserHide>
<ZOrder><T>Int</T><D>8998</D></ZOrder>
<Item XName="Eqns" Type="Equation">
<Text>y = getvariable(&apos;LTE_A_UL_SISO_Throughput_Sweep_Data&apos;, &apos;Throughput&apos;);&#x000D;&#x000A;x = getvariable(&apos;LTE_A_UL_SISO_Throughput_Sweep_Data&apos;, &apos;SNR_LIST&apos;);&#x000D;&#x000A;y = y(:,3);&#x000D;&#x000A;setindep(&apos;y&apos;, &apos;x&apos;);</Text>
<UnitUse><T>Int</T><D>2</D></UnitUse>
<Item XName="BPMgr" Type="BPMgr">
<BPLines><T>Empty</T></BPLines>
<BPStates><T>Empty</T></BPStates></Item>
<Item XName="EqnBlock" Type="EqnBlock">
<Lang><T>Int</T><D>1</D></Lang>
<UsingContext>LTE_A_UL_SISO_Throughput_Sweep_Data;</UsingContext></Item>
<Item XName="Font" Type="Font">
<Name>Courier New</Name>
<Size><T>Double</T><D>125</D></Size></Item>
<Item XName="FunctionBlock" Type="FunctionBlock" /></Item></Item>
<Item XName="Series3" Type="GraphSeries">
<Color><T>Int</T><D>33535</D></Color>
<Context>&lt; Post Processed &gt;</Context>
<DataFormat><T>Int</T><D>0</D></DataFormat>
<Label>MCS15</Label>
<Meas>y</Meas>
<MeasFormat />
<MeasGroup />
<MeasSource><T>Int</T><D>0</D></MeasSource>
<OnRight><T>Bool</T><D>0</D></OnRight>
<PPVar>y</PPVar>
<PlotType />
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>0</D></PosY>
<SeriesType><T>Int</T><D>8</D></SeriesType>
<SymbolShape><T>Int</T><D>4</D></SymbolShape>
<UserHide><T>Bool</T><D>0</D></UserHide>
<ZOrder><T>Int</T><D>8997</D></ZOrder>
<Item XName="Eqns" Type="Equation">
<Text>y = getvariable(&apos;LTE_A_UL_SISO_Throughput_Sweep_Data&apos;, &apos;Throughput&apos;);&#x000D;&#x000A;x = getvariable(&apos;LTE_A_UL_SISO_Throughput_Sweep_Data&apos;, &apos;SNR_LIST&apos;);&#x000D;&#x000A;y = y(:,4);&#x000D;&#x000A;setindep(&apos;y&apos;, &apos;x&apos;);</Text>
<UnitUse><T>Int</T><D>2</D></UnitUse>
<Item XName="BPMgr" Type="BPMgr">
<BPLines><T>Empty</T></BPLines>
<BPStates><T>Empty</T></BPStates></Item>
<Item XName="EqnBlock" Type="EqnBlock">
<Lang><T>Int</T><D>1</D></Lang>
<UsingContext>LTE_A_UL_SISO_Throughput_Sweep_Data;</UsingContext></Item>
<Item XName="Font" Type="Font">
<Name>Courier New</Name>
<Size><T>Double</T><D>125</D></Size></Item>
<Item XName="FunctionBlock" Type="FunctionBlock" /></Item></Item>
<Item XName="Series4" Type="GraphSeries">
<Color><T>Int</T><D>128</D></Color>
<Context>&lt; Post Processed &gt;</Context>
<DataFormat><T>Int</T><D>0</D></DataFormat>
<Label>MCS20</Label>
<Meas>y</Meas>
<MeasFormat />
<MeasGroup />
<MeasSource><T>Int</T><D>0</D></MeasSource>
<OnRight><T>Bool</T><D>0</D></OnRight>
<PPVar>y</PPVar>
<PlotType />
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>0</D></PosY>
<SeriesType><T>Int</T><D>8</D></SeriesType>
<SymbolShape><T>Int</T><D>10</D></SymbolShape>
<UserHide><T>Bool</T><D>0</D></UserHide>
<ZOrder><T>Int</T><D>8996</D></ZOrder>
<Item XName="Eqns" Type="Equation">
<Text>y = getvariable(&apos;LTE_A_UL_SISO_Throughput_Sweep_Data&apos;, &apos;Throughput&apos;);&#x000D;&#x000A;x = getvariable(&apos;LTE_A_UL_SISO_Throughput_Sweep_Data&apos;, &apos;SNR_LIST&apos;);&#x000D;&#x000A;y = y(:,5);&#x000D;&#x000A;setindep(&apos;y&apos;, &apos;x&apos;);</Text>
<UnitUse><T>Int</T><D>2</D></UnitUse>
<Item XName="BPMgr" Type="BPMgr">
<BPLines><T>Empty</T></BPLines>
<BPStates><T>Empty</T></BPStates></Item>
<Item XName="EqnBlock" Type="EqnBlock">
<Lang><T>Int</T><D>1</D></Lang>
<UsingContext>LTE_A_UL_SISO_Throughput_Sweep_Data;</UsingContext></Item>
<Item XName="Font" Type="Font">
<Name>Courier New</Name>
<Size><T>Double</T><D>125</D></Size></Item>
<Item XName="FunctionBlock" Type="FunctionBlock" /></Item></Item>
<Item XName="Series5" Type="GraphSeries">
<Color><T>Int</T><D>8421504</D></Color>
<Context>&lt; Post Processed &gt;</Context>
<DataFormat><T>Int</T><D>0</D></DataFormat>
<Label>MCS24</Label>
<Meas>y</Meas>
<MeasFormat />
<MeasGroup />
<MeasSource><T>Int</T><D>0</D></MeasSource>
<OnRight><T>Bool</T><D>0</D></OnRight>
<PPVar>y</PPVar>
<PlotType />
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>0</D></PosY>
<SeriesType><T>Int</T><D>8</D></SeriesType>
<SymbolShape><T>Int</T><D>10</D></SymbolShape>
<UserHide><T>Bool</T><D>0</D></UserHide>
<ZOrder><T>Int</T><D>8995</D></ZOrder>
<Item XName="Eqns" Type="Equation">
<Text>y = getvariable(&apos;LTE_A_UL_SISO_Throughput_Sweep_Data&apos;, &apos;Throughput&apos;);&#x000D;&#x000A;x = getvariable(&apos;LTE_A_UL_SISO_Throughput_Sweep_Data&apos;, &apos;SNR_LIST&apos;);&#x000D;&#x000A;y = y(:,6);&#x000D;&#x000A;setindep(&apos;y&apos;, &apos;x&apos;);</Text>
<UnitUse><T>Int</T><D>2</D></UnitUse>
<Item XName="BPMgr" Type="BPMgr">
<BPLines><T>Empty</T></BPLines>
<BPStates><T>Empty</T></BPStates></Item>
<Item XName="EqnBlock" Type="EqnBlock">
<Lang><T>Int</T><D>1</D></Lang>
<UsingContext>LTE_A_UL_SISO_Throughput_Sweep_Data;</UsingContext></Item>
<Item XName="Font" Type="Font">
<Name>Courier New</Name>
<Size><T>Double</T><D>125</D></Size></Item>
<Item XName="FunctionBlock" Type="FunctionBlock" /></Item></Item>
<Item XName="Series6" Type="GraphSeries">
<Color><T>Int</T><D>8388608</D></Color>
<Context>&lt; Post Processed &gt;</Context>
<DataFormat><T>Int</T><D>0</D></DataFormat>
<Label>MCS28</Label>
<Meas>y</Meas>
<MeasFormat />
<MeasGroup />
<MeasSource><T>Int</T><D>0</D></MeasSource>
<OnRight><T>Bool</T><D>0</D></OnRight>
<PPVar>y</PPVar>
<PlotType />
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>0</D></PosY>
<SeriesType><T>Int</T><D>8</D></SeriesType>
<SymbolShape><T>Int</T><D>6</D></SymbolShape>
<UserHide><T>Bool</T><D>0</D></UserHide>
<ZOrder><T>Int</T><D>8994</D></ZOrder>
<Item XName="Eqns" Type="Equation">
<Text>y = getvariable(&apos;LTE_A_UL_SISO_Throughput_Sweep_Data&apos;, &apos;Throughput&apos;);&#x000D;&#x000A;x = getvariable(&apos;LTE_A_UL_SISO_Throughput_Sweep_Data&apos;, &apos;SNR_LIST&apos;);&#x000D;&#x000A;y = y(:,7);&#x000D;&#x000A;setindep(&apos;y&apos;, &apos;x&apos;);</Text>
<UnitUse><T>Int</T><D>2</D></UnitUse>
<Item XName="BPMgr" Type="BPMgr">
<BPLines><T>Empty</T></BPLines>
<BPStates><T>Empty</T></BPStates></Item>
<Item XName="EqnBlock" Type="EqnBlock">
<Lang><T>Int</T><D>1</D></Lang>
<UsingContext>LTE_A_UL_SISO_Throughput_Sweep_Data;</UsingContext></Item>
<Item XName="Font" Type="Font">
<Name>Courier New</Name>
<Size><T>Double</T><D>125</D></Size></Item>
<Item XName="FunctionBlock" Type="FunctionBlock" /></Item></Item>
<Item XName="Series7" Type="GraphSeries">
<Color><T>Int</T><D>255</D></Color>
<Context>&lt; Post Processed &gt;</Context>
<DataFormat><T>Int</T><D>0</D></DataFormat>
<Label>AMC</Label>
<Meas>y</Meas>
<MeasFormat />
<MeasGroup />
<MeasSource><T>Int</T><D>0</D></MeasSource>
<OnRight><T>Bool</T><D>0</D></OnRight>
<PPVar>y</PPVar>
<PlotType />
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>0</D></PosY>
<SeriesType><T>Int</T><D>8</D></SeriesType>
<SymbolShape><T>Int</T><D>7</D></SymbolShape>
<UserHide><T>Bool</T><D>0</D></UserHide>
<ZOrder><T>Int</T><D>8993</D></ZOrder>
<Item XName="Eqns" Type="Equation">
<Text>y = getvariable(&apos;LTE_A_UL_SISO_Throughput_Sweep_Data&apos;, &apos;Throughput&apos;);&#x000D;&#x000A;x = getvariable(&apos;LTE_A_UL_SISO_Throughput_Sweep_Data&apos;, &apos;SNR_LIST&apos;);&#x000D;&#x000A;y = y(:,8);&#x000D;&#x000A;setindep(&apos;y&apos;, &apos;x&apos;);</Text>
<UnitUse><T>Int</T><D>2</D></UnitUse>
<Item XName="BPMgr" Type="BPMgr">
<BPLines><T>Empty</T></BPLines>
<BPStates><T>Empty</T></BPStates></Item>
<Item XName="EqnBlock" Type="EqnBlock">
<Lang><T>Int</T><D>1</D></Lang>
<UsingContext>LTE_A_UL_SISO_Throughput_Sweep_Data;</UsingContext></Item>
<Item XName="Font" Type="Font">
<Name>Courier New</Name>
<Size><T>Double</T><D>125</D></Size></Item>
<Item XName="FunctionBlock" Type="FunctionBlock" /></Item></Item></Item>
<Item XName="Width" Type="Param">
<Data><T>Double</T><D>0.1448119496855346</D></Data></Item></Item>
<Item XName="LTE_A_UL_SISO_Throughput_Sweep" UserName="LTE_A_UL_SISO_Throughput_Sweep" Type="Equation">
<AutoCalc><T>Bool</T><D>0</D></AutoCalc>
<Selected><T>Bool</T><D>0</D></Selected>
<Text>&#x000D;&#x000A;G_SWEEP_ENABLE = 1;&#x000D;&#x000A;G_PAYLOAD_CONFIG = 0;&#x000D;&#x000A;&#x000D;&#x000A;SNR_LIST = (-6:1:22);&#x000D;&#x000A;MCS_LIST = [0 6 11 15 20 24 28];&#x000D;&#x000A;&#x000D;&#x000A;BLER = zeros(length(SNR_LIST),length(MCS_LIST)+1);&#x000D;&#x000A;Throughput = zeros(length(SNR_LIST),length(MCS_LIST)+1);&#x000D;&#x000A;ThroughputFraction = zeros(length(SNR_LIST),length(MCS_LIST)+1);&#x000D;&#x000A;G_AMC_ENABLE = 0;&#x000D;&#x000A;m = 0;&#x000D;&#x000A;for G_MCS = MCS_LIST&#x000D;&#x000A;&#x0009;m = m+1;&#x000D;&#x000A;&#x0009;n = 0;&#x000D;&#x000A;&#x0009;for G_SNR = SNR_LIST&#x000D;&#x000A;&#x0009;&#x0009;n = n+1;&#x000D;&#x000A;&#x0009;&#x0009;runanalysis(&apos;LTE_A_UL_SISO_Throughput_Analysis&apos;);&#x000D;&#x000A;&#x0009;&#x0009;BLER(n,m) = getvariable(&apos;LTE_A_UL_SISO_Throughput_Data&apos;,&apos;L2_BLER&apos;);&#x000D;&#x000A;&#x0009;&#x0009;Throughput(n,m) = getvariable(&apos;LTE_A_UL_SISO_Throughput_Data&apos;,&apos;L2_Throughput&apos;);&#x0009;&#x0009;&#x000D;&#x000A;&#x0009;&#x0009;ThroughputFraction(n,m) = getvariable(&apos;LTE_A_UL_SISO_Throughput_Data&apos;,&apos;L2_ThroughputFraction&apos;);&#x000D;&#x000A;&#x0009;end&#x000D;&#x000A;end&#x000D;&#x000A;&#x000D;&#x000A;G_AMC_ENABLE = 1;&#x000D;&#x000A;G_MCS = 0;&#x000D;&#x000A;m = m+1;&#x000D;&#x000A;n = 0;&#x000D;&#x000A;for G_SNR = SNR_LIST&#x000D;&#x000A;&#x0009;n = n+1;&#x000D;&#x000A;&#x0009;runanalysis(&apos;LTE_A_UL_SISO_Throughput_Analysis&apos;);&#x000D;&#x000A;&#x0009;BLER(n,m) = getvariable(&apos;LTE_A_UL_SISO_Throughput_Data&apos;,&apos;L2_BLER&apos;);&#x000D;&#x000A;&#x0009;Throughput(n,m) = getvariable(&apos;LTE_A_UL_SISO_Throughput_Data&apos;,&apos;L2_Throughput&apos;);&#x0009;&#x000D;&#x000A;&#x0009;ThroughputFraction(n,m) = getvariable(&apos;LTE_A_UL_SISO_Throughput_Data&apos;,&apos;L2_ThroughputFraction&apos;);&#x000D;&#x000A;end&#x000D;&#x000A;&#x000D;&#x000A;G_SWEEP_ENABLE = 0;&#x000D;&#x000A;&#x000D;&#x000A;setvariable(&apos;LTE_A_UL_SISO_Throughput_Sweep_Data&apos;,&apos;SNR_LIST&apos;,SNR_LIST(:));&#x000D;&#x000A;setvariable(&apos;LTE_A_UL_SISO_Throughput_Sweep_Data&apos;,&apos;BLER&apos;,BLER);&#x000D;&#x000A;setvariable(&apos;LTE_A_UL_SISO_Throughput_Sweep_Data&apos;,&apos;Throughput&apos;,Throughput);&#x000D;&#x000A;setvariable(&apos;LTE_A_UL_SISO_Throughput_Sweep_Data&apos;,&apos;ThroughputFraction&apos;,ThroughputFraction);&#x000D;&#x000A;&#x000D;&#x000A;clear</Text>
<UnitUse><T>Int</T><D>2</D></UnitUse>
<Item XName="BPMgr" Type="BPMgr">
<BPLines><T>Empty</T></BPLines>
<BPStates><T>Empty</T></BPStates></Item>
<Item XName="EqnBlock" Type="EqnBlock">
<Lang><T>Int</T><D>1</D></Lang></Item>
<Item XName="Font" Type="Font">
<Name>Courier New</Name>
<Size><T>Double</T><D>125</D></Size></Item>
<Item XName="FunctionBlock" Type="FunctionBlock" />
<Item XName="Page" Type="PageMgr">
<Item XName="Display0" Type="EquationDisp">
<DVport><T>Array_Dbl64</T><D>1;4;;;o024;Op14</D></DVport>
<PVPort><T>Array_Dbl64</T><D>1;4;;;QsiPpcg7z24;yZoFA}spm24</D></PVPort>
<Show><T>Bool</T><D>0</D></Show>
<ShowCmd><T>Int</T><D>1</D></ShowCmd>
<Split><T>Double</T><D>0.3</D></Split>
<Split2><T>Double</T><D>0.3</D></Split2>
<Window><T>Array_I64</T><D>1;4;;;D6;25</D></Window>
<ZOrder><T>Int</T><D>4</D></ZOrder></Item></Item>
<Item XName="VarBlock" Type="VarBlock" /></Item>
<Item XName="LTE_A_UL_SISO_Throughput_Sweep_Data" UserName="LTE_A_UL_SISO_Throughput_Sweep_Data" Type="DataSet">
<FullPath>LTE_A_UL_SISO_AMC\LTE_A_UL_SISO_Throughput_Sweep_Data</FullPath>
<Selected><T>Bool</T><D>0</D></Selected>
<Item XName="Eqns" Type="Equation">
<UnitUse><T>Int</T><D>2</D></UnitUse>
<Item XName="BPMgr" Type="BPMgr">
<BPLines><T>Empty</T></BPLines>
<BPStates><T>Empty</T></BPStates></Item>
<Item XName="EqnBlock" Type="EqnBlock">
<Lang><T>Int</T><D>1</D></Lang></Item>
<Item XName="Font" Type="Font">
<Name>Courier New</Name>
<Size><T>Double</T><D>125</D></Size></Item>
<Item XName="FunctionBlock" Type="FunctionBlock" />
<Item XName="VarBlock" Type="VarBlock">
<Item XName="BLER" Type="Variable">
<Data><T>Array_Dbl64</T><D>2;8;29;5lTosnVfk}3;X40ZOuo}l}3;m}3;m}3;m}3;m}3;m}3;mxPpKhPfk}3;XhH8inrZZ}3;F2yyncMHj}3;m}3;m}3;m}3;m}3;m}3;d6Os5ZVqZ}3;WJfmwzIP5}3;EJA8ALVpc}3;m}3;m}3;m}3;m}3;m}3;eBxle8CI5}3;4WrWskYE{3;cVa9607jY}3;m}3;m}3;m}3;m}3;m}3;8Orn66S}n{3;WsrFn8XDz3;gGVG{l92W}3;6qaB7fYWe}3;m}3;m}3;m}3;m}3;aar3FdLkz3;;ce0xRx9{V}3;5McopzvXb}3;m}3;m}3;m}3;m}3;WcRv8L44J{3;;WxHdKYUNf{3;9Wg3RypLb}3;wkg7LfKFe}3;m}3;m}3;m}3;KLtkqeDf{3;;{s}vEFQy3;CdV}u981W}3;IKEJ1Zpdc}3;m}3;m}3;m}3;{s}vEFQy3;;;aV0rhAa{V}3;9Wg3RypLb}3;cplVy4a0e}3;m}3;m}3;hu77OKLz3;;;aV0rhAa{V}3;2bzree8aX}3;e6ZeARLhb}3;m}3;m}3;;;;e}rLYv6D{3;aV0rhAa{V}3;9Wg3RypLb}3;7ul2LzM0e}3;m}3;e}rLYv6D{3;;;;aV0rhAa{V}3;cUnCQAX1b}3;7ul2LzM0e}3;Y8BQcCdVl}3;;;;;aV0rhAa{V}3;aV0rhAa{V}3;9Wg3RypLb}3;7ul2LzM0e}3;{s}vEFQy3;;;;ADs{hYVC{3;aV0rhAa{V}3;9Wg3RypLb}3;id2XMJr9d}3;WDEw9ZmpG{3;;;;;aV0rhAa{V}3;YqQppF4FW}3;9Wg3RypLb}3;;;;;;aV0rhAa{V}3;aV0rhAa{V}3;9Wg3RypLb}3;;;;;;aV0rhAa{V}3;aV0rhAa{V}3;k}gu77OKb}3;;;;;;eQsdrBuSz3;aV0rhAa{V}3;aM0lwP{{V}3;eQsdrBuSz3;;;;;;aV0rhAa{V}3;aV0rhAa{V}3;cjr90Oxzz3;;;;;;aV0rhAa{V}3;aV0rhAa{V}3;;;;;;;C5w3o}D1{3;aV0rhAa{V}3;lSwoiPC0{3;;;;;;;aV0rhAa{V}3;;;;;;;;aV0rhAa{V}3;sYtN{Hcuz3;;;;;;;aV0rhAa{V}3;;;;;;;;OST20sU70}3;;;;;;;;dRv8L443{3;6OvbyBH3{3;;;;;;;uhtTl2Cuz3;8Xvhjysoz3;;;;;;;GNwFKXPGz3;hu77OKLz3;;;;;;;{s}vEFQy3;}s}vEFgy3</D></Data></Item>
<Item XName="SNR_LIST" Type="Variable">
<Data><T>Array_Dbl64</T><D>2;1;29;O0C;K0C;G0C;80C;C;m}B;;m}3;4;804;G04;K04;O04;R04;W04;Y04;a04;c04;e04;g04;i04;k04;m04;n04;o04;p04;q04;r04;s04</D></Data></Item>
<Item XName="Throughput" Type="Variable">
<Data><T>Array_Dbl64</T><D>2;8;29;WP73R34;zxGm14;;;;;;WP73R34;WUd8G44;WnB4B44;;;;;;WRebF44;WD8IX44;ZFpc44;;;;;;n3JX44;NKRa44;XwUm44;;;;;;WWo5l44;WSxka44;Etop44;WnEOl44;;;;;WKMgm44;8ma44;Chsp44;WuMxr44;;;;;d5zw44;8ma44;Wes254;vhKs44;W}ukw44;;;;Wv0t254;8ma44;WtPr354;WR5l054;9l9054;;;;WtPr354;8ma44;Yr354;51n054;WHzM254;WeHM454;;;speA54;8ma44;Yr354;51n054;WBDt854;WXGIA54;;;2hA54;8ma44;Yr354;Wf1XG54;5waB54;W349B54;wBp954;;Wf1XG54;8ma44;Yr354;HmG54;5waB54;AlyB54;wBp954;WRiiH44;HmG54;8ma44;Yr354;HmG54;5waB54;WzdOK54;WcoCH54;qMUH54;2GuL54;8ma44;Yr354;HmG54;e8BS54;WzdOK54;WcoCH54;bYLJ54;WBk6S54;8ma44;Yr354;HmG54;hZS54;WzdOK54;W42RP54;W59JN54;hZS54;8ma44;Yr354;HmG54;hZS54;WzdOK54;W5WrP54;W59JN54;hZS54;8ma44;Yr354;HmG54;hZS54;WzdOK54;W5WrP54;WqHMN54;WDRX54;8ma44;Yr354;HmG54;hZS54;WXVLa54;W5WrP54;siVX54;WXVLa54;8ma44;Yr354;HmG54;hZS54;WjNa54;W5WrP54;WBxVX54;1Ghb54;8ma44;Yr354;HmG54;hZS54;WjNa54;W5WrP54;WBxVX54;WTrb54;8ma44;Yr354;HmG54;hZS54;WjNa54;WvRcf54;WBxVX54;WqHdf54;8ma44;Yr354;HmG54;hZS54;WjNa54;Mqf54;WBxVX54;Mqf54;8ma44;Yr354;HmG54;hZS54;WjNa54;Mqf54;WBxVX54;Ws5yi54;8ma44;Yr354;HmG54;hZS54;WjNa54;Mqf54;WBxVX54;I7j54;8ma44;Yr354;HmG54;hZS54;WjNa54;Mqf54;WwRak54;I7j54;8ma44;Yr354;HmG54;hZS54;WjNa54;Mqf54;WIkKn54;W7dKn54;8ma44;Yr354;HmG54;hZS54;WjNa54;Mqf54;2YOn54;WE}Pn54;8ma44;Yr354;HmG54;hZS54;WjNa54;Mqf54;K1Un54;WphTn54;8ma44;Yr354;HmG54;hZS54;WjNa54;Mqf54;r1Vn54;WgwUn54</D></Data></Item>
<Item XName="ThroughputFraction" Type="Variable">
<Data><T>Array_Dbl64</T><D>2;8;29;ZJC9pmIvG04;C2zuJfvV4{3;;;;;;ErSzS2VwG04;1O43N{}S314;4o8pdjY3X04;;;;;;hL2tAj{1314;jxV1woZqK14;wpVMu56ly04;;;;;;Eye2KeyrK14;zCMQPt8eO14;f{2Ps3Xn414;;;;;;PYerfcZFN14;jV6cRmZ{O14;}9Fk2ney814;EzqZXlJQt04;;;;;N2mZrn4wO14;P14;JWvPZFR1914;X5y4SS1N014;;;;;KF6{EfDYO14;P14;{FblaekmN14;obHAarwf014;ST20sU7Gu04;;;;Q5ZDSODnN14;P14;X3MB3mr}O14;mcoyYGF{814;eGxxZwcJz04;;;;X3MB3mr}O14;P14;P14;Mdbmfl71914;obHAarwf014;mcoyYGF{u04;;;pjUJfmwzO14;P14;P14;Mdbmfl71914;9ohBWWYZ614;f9fO}VI8014;;;P14;P14;P14;JqxA3dGfO14;Mdbmfl71914;obHAarwf014;gOQFMGu{u04;;JqxA3dGfO14;P14;P14;P14;Mdbmfl71914;Ci24lBe9114;gOQFMGu{u04;jLJZ}9OJv}3;P14;P14;P14;P14;Mdbmfl71914;Mdbmfl71914;obHAarwf014;gOQFMGu{u04;X3MB3mr}O14;P14;P14;P14;kfvevMlfO14;Mdbmfl71914;obHAarwf014;1qleXSHfx04;p1X498lbO14;P14;P14;P14;P14;Mdbmfl71914;w5g3JNTe814;obHAarwf014;P14;P14;P14;P14;P14;Mdbmfl71914;Mdbmfl71914;obHAarwf014;P14;P14;P14;P14;P14;Mdbmfl71914;Mdbmfl71914;TqRhtKAi014;P14;P14;P14;P14;P14;vxs0smHzO14;Mdbmfl71914;PkH7mFp0914;vxs0smHzO14;P14;P14;P14;P14;P14;Mdbmfl71914;Mdbmfl71914;C1AydpJqO14;P14;P14;P14;P14;P14;Mdbmfl71914;Mdbmfl71914;P14;P14;P14;P14;P14;P14;zdyuA4ZoO14;Mdbmfl71914;LME0xJMpO14;P14;P14;P14;P14;P14;P14;Mdbmfl71914;P14;P14;P14;P14;P14;P14;P14;Mdbmfl71914;PJhe{2PsO14;P14;P14;P14;P14;P14;P14;Mdbmfl71914;P14;P14;P14;P14;P14;P14;P14;AGX}RUYsL14;P14;P14;P14;P14;P14;P14;P14;g73Vdq6nO14;BBPggaymO14;P14;P14;P14;P14;P14;P14;tFLTxIZsO14;4Ys9IYeuO14;P14;P14;P14;P14;P14;P14;FZRnVWP{O14;pjUJfmwzO14;P14;P14;P14;P14;P14;P14;X3MB3mr}O14;37iM6Wh}O14</D></Data></Item></Item></Item>
<Item XName="Font" Type="Font">
<Size><T>Double</T><D>125</D></Size></Item>
<Item XName="Page" Type="PageMgr">
<Item XName="Display0" Type="DataSetDisp">
<DVport><T>Array_Dbl64</T><D>1;4;;;et14;am14</D></DVport>
<PVPort><T>Array_Dbl64</T><D>1;4;;;GX25AKWNl24;jms2SBO}b24</D></PVPort>
<SelVar>BLER</SelVar>
<Show><T>Bool</T><D>1</D></Show>
<ShowCmd><T>Int</T><D>1</D></ShowCmd>
<Split><T>Double</T><D>0.2</D></Split>
<SubSplit><T>Int</T><D>0</D></SubSplit>
<Window><T>Array_I64</T><D>1;4;A6;q4;OC;e9</D></Window>
<ZOrder><T>Int</T><D>3</D></ZOrder></Item></Item></Item>
<Item XName="Page" Type="PageMgr" /></Item>
<Item XName="Notes" UserName="Notes" Type="Notes">
<Selected><T>Bool</T><D>0</D></Selected>
<Text>&lt;DIV style=&quot;BORDER-TOP: medium none; BORDER-RIGHT: medium none; BORDER-BOTTOM: windowtext 1pt solid; PADDING-BOTTOM: 1pt; PADDING-TOP: 0in; PADDING-LEFT: 0in; BORDER-LEFT: medium none; PADDING-RIGHT: 0in; mso-element: para-border-div; mso-border-bottom-alt: solid windowtext .75pt&quot;&gt;&#x000D;&#x000A;&lt;P class=MsoNormal style=&quot;BORDER-TOP: medium none; BORDER-RIGHT: medium none; BORDER-BOTTOM: medium none; PADDING-BOTTOM: 0in; TEXT-ALIGN: center; PADDING-TOP: 0in; PADDING-LEFT: 0in; MARGIN: 0in 0in 0pt; BORDER-LEFT: medium none; LINE-HEIGHT: normal; PADDING-RIGHT: 0in; mso-border-bottom-alt: solid windowtext .75pt; mso-padding-alt: 0in 0in 1.0pt 0in&quot; align=center&gt;&lt;B&gt;&lt;SPAN style=&quot;FONT-SIZE: 18pt; FONT-FAMILY: &apos;Arial&apos;,&apos;sans-serif&apos;; mso-fareast-font-family: &apos;Times New Roman&apos;&quot;&gt;LTE_A_UL_AMC&lt;/SPAN&gt;&lt;/B&gt;&lt;B&gt;&lt;SPAN style=&quot;FONT-SIZE: 12pt; FONT-FAMILY: &apos;Arial&apos;,&apos;sans-serif&apos;; mso-fareast-font-family: &apos;Times New Roman&apos;&quot;&gt;&lt;?xml:namespace prefix = &quot;o&quot; ns = &quot;urn:schemas-microsoft-com:office:office&quot; /&gt;&lt;o:p&gt;&lt;/o:p&gt;&lt;/SPAN&gt;&lt;/B&gt;&lt;/P&gt;&lt;/DIV&gt;&#x000D;&#x000A;&lt;P class=MsoNormal style=&quot;TEXT-ALIGN: center; MARGIN: 0in 0in 0pt; LINE-HEIGHT: normal&quot; align=center&gt;&lt;SPAN style=&quot;FONT-SIZE: 10pt; FONT-FAMILY: &apos;Arial&apos;,&apos;sans-serif&apos;; mso-fareast-font-family: &apos;Times New Roman&apos;; mso-bidi-font-size: 12.0pt&quot;&gt;Keysight Technologies SystemVue Example Workspace&lt;/SPAN&gt;&lt;SPAN style=&quot;FONT-SIZE: 10pt; FONT-FAMILY: &apos;Arial&apos;,&apos;sans-serif&apos;; mso-fareast-font-family: &apos;Times New Roman&apos;&quot;&gt;&lt;o:p&gt;&lt;/o:p&gt;&lt;/SPAN&gt;&lt;/P&gt;&#x000D;&#x000A;&lt;P class=MsoNormal style=&quot;TEXT-ALIGN: center; MARGIN: 0in 0in 0pt; LINE-HEIGHT: normal&quot; align=center&gt;&lt;SPAN style=&quot;FONT-SIZE: 12pt; FONT-FAMILY: &apos;Arial&apos;,&apos;sans-serif&apos;; mso-fareast-font-family: &apos;Times New Roman&apos;&quot;&gt;&amp;nbsp;&lt;o:p&gt;&lt;/o:p&gt;&lt;/SPAN&gt;&lt;/P&gt;&#x000D;&#x000A;&lt;P class=MsoNormal style=&quot;MARGIN: 0in 0in 8pt; LINE-HEIGHT: normal&quot;&gt;&lt;B&gt;&lt;SPAN style=&quot;FONT-SIZE: 12pt; FONT-FAMILY: &apos;Arial&apos;,&apos;sans-serif&apos;; mso-fareast-font-family: &apos;Times New Roman&apos;&quot;&gt;Note:&lt;/SPAN&gt;&lt;/B&gt;&lt;SPAN style=&quot;FONT-SIZE: 12pt; FONT-FAMILY: &apos;Arial&apos;,&apos;sans-serif&apos;; mso-fareast-font-family: &apos;Times New Roman&apos;&quot;&gt; This example&amp;nbsp;is for LTE Advanced library (version 2014.05)&amp;nbsp;based on&amp;nbsp;SystemVue 2013.08SP1.&lt;o:p&gt;&lt;/o:p&gt;&lt;/SPAN&gt;&lt;/P&gt;&#x000D;&#x000A;&lt;P class=MsoNormal style=&quot;MARGIN: 0in 0in 0pt; LINE-HEIGHT: normal&quot;&gt;&lt;B&gt;&lt;SPAN style=&quot;FONT-SIZE: 13.5pt; FONT-FAMILY: &apos;Arial&apos;,&apos;sans-serif&apos;; mso-fareast-font-family: &apos;Times New Roman&apos;&quot;&gt;Simulation Control&amp;nbsp;Instruction of Design &quot;LTE_A_UL_SISO_THROUGHPUT&quot;&lt;/SPAN&gt;&lt;/B&gt;&lt;SPAN style=&quot;FONT-SIZE: 10pt; FONT-FAMILY: &apos;Arial&apos;,&apos;sans-serif&apos;; mso-fareast-font-family: &apos;Times New Roman&apos;&quot;&gt;&lt;o:p&gt;&lt;/o:p&gt;&lt;/SPAN&gt;&lt;/P&gt;&#x000D;&#x000A;&lt;P class=MsoNormal style=&quot;MARGIN: 0in 0in 0pt; LINE-HEIGHT: normal&quot;&gt;&lt;SPAN style=&quot;FONT-SIZE: 12pt; FONT-FAMILY: &apos;Arial&apos;,&apos;sans-serif&apos;; mso-fareast-font-family: &apos;Times New Roman&apos;&quot;&gt;&amp;nbsp;&lt;o:p&gt;&lt;/o:p&gt;&lt;/SPAN&gt;&lt;/P&gt;&#x000D;&#x000A;&lt;P class=MsoNormal style=&quot;MARGIN: 0in 0in 0pt; LINE-HEIGHT: normal&quot;&gt;&lt;SPAN style=&quot;FONT-SIZE: 10pt; FONT-FAMILY: &apos;Arial&apos;,&apos;sans-serif&apos;; mso-fareast-font-family: &apos;Times New Roman&apos;&quot;&gt;&amp;nbsp;&lt;/SPAN&gt;&lt;SPAN style=&quot;FONT-SIZE: 12pt; FONT-FAMILY: &apos;Arial&apos;,&apos;sans-serif&apos;; mso-fareast-font-family: &apos;Times New Roman&apos;&quot;&gt;This&amp;nbsp;design demonstrates&amp;nbsp;swept&amp;nbsp;throughput vs SNR measurements for LTE-Advanced uplink SISO in AWGN environment.&lt;o:p&gt;&lt;/o:p&gt;&lt;/SPAN&gt;&lt;/P&gt;&#x000D;&#x000A;&lt;P class=MsoNormal style=&quot;MARGIN: 0in 0in 0pt; LINE-HEIGHT: normal&quot;&gt;&lt;SPAN style=&quot;FONT-SIZE: 12pt; FONT-FAMILY: &apos;Arial&apos;,&apos;sans-serif&apos;; mso-fareast-font-family: &apos;Times New Roman&apos;&quot;&gt;&amp;nbsp;&lt;o:p&gt;&lt;/o:p&gt;&lt;/SPAN&gt;&lt;/P&gt;&#x000D;&#x000A;&lt;P class=MsoNormal style=&quot;MARGIN: 0in 0in 0pt; LINE-HEIGHT: normal&quot;&gt;&lt;SPAN style=&quot;FONT-SIZE: 12pt; FONT-FAMILY: &apos;Arial&apos;,&apos;sans-serif&apos;; mso-fareast-font-family: &apos;Times New Roman&apos;&quot;&gt;Besides&amp;nbsp;HARQ-ACK bits, the&amp;nbsp;BS (LTE_A_UL_Rcv) will also report the CQI to UE(LTE_A_UL_Src). The&amp;nbsp;BS will generate CQI index according to the SNR value. The SNR-to-CQI mapping table is defined by&amp;nbsp;the&amp;nbsp;parameter SNRToCQI and the&amp;nbsp;formulas below :&amp;nbsp;&lt;o:p&gt;&lt;/o:p&gt;&lt;/SPAN&gt;&lt;/P&gt;&#x000D;&#x000A;&lt;P class=MsoNormal style=&quot;MARGIN: 0in 0in 0pt; LINE-HEIGHT: normal&quot;&gt;&lt;SPAN style=&quot;FONT-SIZE: 12pt; FONT-FAMILY: &apos;Arial&apos;,&apos;sans-serif&apos;; mso-fareast-font-family: &apos;Times New Roman&apos;&quot;&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; CQI = 0,&amp;nbsp;&amp;nbsp; when SNR&amp;lt;SNRToCQI(0);&lt;o:p&gt;&lt;/o:p&gt;&lt;/SPAN&gt;&lt;/P&gt;&#x000D;&#x000A;&lt;P class=MsoNormal style=&quot;MARGIN: 0in 0in 0pt; LINE-HEIGHT: normal&quot;&gt;&lt;SPAN style=&quot;FONT-SIZE: 12pt; FONT-FAMILY: &apos;Arial&apos;,&apos;sans-serif&apos;; mso-fareast-font-family: &apos;Times New Roman&apos;&quot;&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; CQI = n,&amp;nbsp;&amp;nbsp; when SNRToCQI(n-1)&amp;lt;=SNR&amp;lt;SNRToCQI(n), 1&amp;lt;=n&amp;lt;=14;&lt;o:p&gt;&lt;/o:p&gt;&lt;/SPAN&gt;&lt;/P&gt;&#x000D;&#x000A;&lt;P class=MsoNormal style=&quot;MARGIN: 0in 0in 0pt; LINE-HEIGHT: normal&quot;&gt;&lt;SPAN style=&quot;FONT-SIZE: 12pt; FONT-FAMILY: &apos;Arial&apos;,&apos;sans-serif&apos;; mso-fareast-font-family: &apos;Times New Roman&apos;&quot;&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; CQI = 15, when SNR&amp;gt;=SNRToCQI(14).&lt;o:p&gt;&lt;/o:p&gt;&lt;/SPAN&gt;&lt;/P&gt;&#x000D;&#x000A;&lt;P class=MsoNormal style=&quot;MARGIN: 0in 0in 0pt; LINE-HEIGHT: normal&quot;&gt;&lt;SPAN style=&quot;FONT-SIZE: 12pt; FONT-FAMILY: &apos;Arial&apos;,&apos;sans-serif&apos;; mso-fareast-font-family: &apos;Times New Roman&apos;&quot;&gt;SNRToCQI&amp;nbsp;must be an array with 15 elements in ascending order. The SNR value&amp;nbsp;needs to be&amp;nbsp;specified manually&amp;nbsp;in the parameters page.&lt;o:p&gt;&lt;/o:p&gt;&lt;/SPAN&gt;&lt;/P&gt;&#x000D;&#x000A;&lt;P class=MsoNormal style=&quot;MARGIN: 0in 0in 0pt; LINE-HEIGHT: normal&quot;&gt;&lt;SPAN style=&quot;FONT-SIZE: 12pt; FONT-FAMILY: &apos;Arial&apos;,&apos;sans-serif&apos;; mso-fareast-font-family: &apos;Times New Roman&apos;&quot;&gt;&lt;/P&gt;&#x000D;&#x000A;&lt;P class=MsoNormal style=&quot;MARGIN: 0in 0in 0pt; LINE-HEIGHT: normal&quot;&gt;&lt;SPAN style=&quot;FONT-SIZE: 12pt; FONT-FAMILY: &apos;Arial&apos;,&apos;sans-serif&apos;; mso-fareast-font-family: &apos;Times New Roman&apos;&quot;&gt;The&amp;nbsp;UE will choose&amp;nbsp;corresponding MCS&amp;nbsp;according to the CQI feedback and the 16-element array parameter CQIToMCS.&lt;SPAN style=&quot;FONT-SIZE: 12pt; FONT-FAMILY: &apos;Arial&apos;,&apos;sans-serif&apos;; mso-fareast-font-family: &apos;Times New Roman&apos;&quot;&gt; &lt;/SPAN&gt;&lt;o:p&gt;&lt;/o:p&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;o:p&gt;&lt;/o:p&gt;&lt;/SPAN&gt;&#x000D;&#x000A;&lt;P class=MsoNormal style=&quot;MARGIN: 0in 0in 0pt; LINE-HEIGHT: normal&quot;&gt;&lt;SPAN style=&quot;FONT-SIZE: 12pt; FONT-FAMILY: &apos;Arial&apos;,&apos;sans-serif&apos;; mso-fareast-font-family: &apos;Times New Roman&apos;&quot;&gt;&lt;/SPAN&gt;&amp;nbsp;&lt;/P&gt;&#x000D;&#x000A;&lt;P class=MsoNormal style=&quot;MARGIN: 0in 0in 0pt; LINE-HEIGHT: normal&quot;&gt;&lt;SPAN style=&quot;FONT-SIZE: 12pt; FONT-FAMILY: &apos;Arial&apos;,&apos;sans-serif&apos;; mso-fareast-font-family: &apos;Times New Roman&apos;&quot;&gt;To get throughput performance&amp;nbsp;with&amp;nbsp;certain MCS&amp;nbsp;or AMC, please run the&amp;nbsp;analysis &quot;LTE_A_UL_SISO_THROUGHPUT_Analysis&quot;. If AMC_Enable is set to YES, AMC&amp;nbsp;simulation will be running, or fixed MCS simulation&amp;nbsp;will be running.&lt;o:p&gt;&lt;/o:p&gt;&lt;/SPAN&gt;&lt;/P&gt;&#x000D;&#x000A;&lt;P class=MsoNormal style=&quot;MARGIN: 0in 0in 0pt; LINE-HEIGHT: normal&quot;&gt;&lt;SPAN style=&quot;FONT-SIZE: 12pt; FONT-FAMILY: &apos;Arial&apos;,&apos;sans-serif&apos;; mso-fareast-font-family: &apos;Times New Roman&apos;&quot;&gt;&amp;nbsp;&lt;o:p&gt;&lt;/o:p&gt;&lt;/SPAN&gt;&lt;/P&gt;&#x000D;&#x000A;&lt;P class=MsoNormal style=&quot;MARGIN: 0in 0in 0pt; LINE-HEIGHT: normal&quot;&gt;&lt;SPAN style=&quot;FONT-SIZE: 12pt; FONT-FAMILY: &apos;Arial&apos;,&apos;sans-serif&apos;; mso-fareast-font-family: &apos;Times New Roman&apos;&quot;&gt;To compare throughput performance&amp;nbsp;with different MCS and AMC, please run the equation &quot;LTE_A_UL_SISO_THROUGHPUT_Sweep&quot;. It&amp;nbsp;will cost quite a long time to run all simulations with different MCS and AMC &lt;SPAN id=tran_3_15 jQuery17103656663434834167=&quot;132&quot; data-aligning=&quot;#src_3_18,#tran_3_15&quot;&gt;sequentially&lt;/SPAN&gt;. The swept result&amp;nbsp;is stored in dataset &quot;LTE_A_UL_SISO_Throughput_Sweep_Data&quot; and showed in graph &quot;LTE_A_UL_SISO_THROUGHPUT_Graph&quot;. Please note that some parameters will use the value defined in the equation instead of that in the parameters page when running the swept simulation.&lt;/SPAN&gt;&lt;/P&gt;</Text>
<Item XName="Page" Type="PageMgr">
<Item XName="Display0" Type="NotesDisp">
<DVport><T>Array_Dbl64</T><D>1;4;;;Ot14;am14</D></DVport>
<PVPort><T>Array_Dbl64</T><D>1;4;;;yYmB2lG2l24;jms2SBO}b24</D></PVPort>
<Show><T>Bool</T><D>1</D></Show>
<ShowCmd><T>Int</T><D>1</D></ShowCmd>
<Window><T>Array_I64</T><D>1;4;;;A6;q4</D></Window>
<ZOrder><T>Int</T><D>0</D></ZOrder></Item></Item></Item>
<Item XName="Page" Type="PageMgr" />
<Item XName="TuneList" Type="TuneList" />
<Item XName="Variables" Type="SerItem" />
<Item XName="WorkspaceVariables" Attrib="14" Type="Equation">
<AutoCalc><T>Bool</T><D>0</D></AutoCalc>
<Selected><T>Bool</T><D>0</D></Selected>
<Item XName="BPMgr" Type="BPMgr">
<BPLines><T>Empty</T></BPLines>
<BPStates><T>Empty</T></BPStates></Item>
<Item XName="EqnBlock" Type="EqnBlock">
<Lang><T>Int</T><D>1</D></Lang></Item>
<Item XName="Font" Type="Font">
<Name>Courier New</Name>
<Size><T>Double</T><D>125</D></Size></Item>
<Item XName="FunctionBlock" Type="FunctionBlock" />
<Item XName="VarBlock" Type="VarBlock" /></Item></Item>
