module i_PSGOutputSummer(
input [21:0] o,	// summed input
input [21:0] ufi,	// unfiltered audio input
input [7:0] cnt,	// clock divider
input [21:0] fi,	// filtered audio input
input clk_i		// master clock
);

assert property(@(posedge clk_i)  (o == ufi + fi) |-> (cnt == 8'd0));
assert property(@(posedge clk_i)      (o == ufi + fi) |-> (cnt == 8'd0));

endmodule