# HW-Lab
This reporsitory contains the lab work and the project of module Hardware Engineering. 

**Group Members:**  

- Arsal Abbasi  
- Ahmed Helmy  
- Jires Donfack Voufo



**PLEASE NOTE**

We have uploaded our complete alarm clock in the Project folder. There are three different folders in Project folder. 
-  *VHDL_Design* contains our alarm-clock design files on ModelSim, including testbench and simulation results.
-  *FPGA_Design* contatins our all source files from Vivado including the top file which is named Temp_on_7seg, the screenshots of synthesis results reports are also attached.
-  *PCB_Design* folder contains all files of our PCB design and schematic.  
