<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta content="text/html; charset=utf-8" http-equiv="Content-Type"/><link href="insn.css" rel="stylesheet" type="text/css"/><meta content="iform.xsl" name="generator"/><title>FMAXV -- A64</title></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old"><a href="../../ISA_v82A_A64_xml_00bet3.1/xhtml/fmaxv_advsimd.html">ISA_v82A_A64_xml_00bet3.1 (old)</a></td><td class="explain">htmldiff from-ISA_v82A_A64_xml_00bet3.1</td><td class="new"><a href="../xhtml/fmaxv_advsimd.html">(new) ISA_v82A_A64_xml_00bet3.1_OPT</a></td></tr></tbody></table></div><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="permindex.html">Permuted Index</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h2 class="instruction-section">FMAXV</h2><p id="desc"><p class="aml">Floating-point Maximum across Vector. This instruction compares all the vector elements in the source SIMD&amp;FP register, and writes the largest of the values as a scalar to the destination SIMD&amp;FP register. All the values in this instruction are floating-point values.</p><p class="aml">This instruction can generate a floating-point exception. Depending on the settings in <a class="armarm-xref" title="Reference to ARM ARM section">FPCR</a>, the exception results in either a flag being set in <a class="armarm-xref" title="Reference to ARM ARM section">FPSR</a> or a synchronous exception being generated. For more information, see <a class="armarm-xref" title="Reference to ARM ARM section">Floating-point exception traps</a>.</p><p class="aml">Depending on the settings in the <a class="armarm-xref" title="Reference to ARM ARM section">CPACR_EL1</a>, <a class="armarm-xref" title="Reference to ARM ARM section">CPTR_EL2</a>, and <a class="armarm-xref" title="Reference to ARM ARM section">CPTR_EL3</a> registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.</p></p><p class="desc">
      It has encodings from 2 classes:
      <a href="#FMAXV_asimdall_only_H">Half-precision</a>
       and 
      <a href="#FMAXV_asimdall_only_SD">Single-precision and double-precision</a></p><h3 class="classheading"><a id="FMAXV_asimdall_only_H" name="FMAXV_asimdall_only_H">Half-precision</a><font style="font-size:smaller;"><br/>(ARMv8.2)
          </font></h3><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">Q</td><td class="lr">0</td><td class="l">0</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">0</td><td class="lr">0</td><td class="l">1</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="l">0</td><td>1</td><td>1</td><td>1</td><td class="r">1</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr><tr class="secondrow"><td></td><td></td><td></td><td colspan="5"></td><td class="droppedname">o1</td><td></td><td colspan="5"></td><td colspan="5"></td><td colspan="2"></td><td colspan="5"></td><td colspan="5"></td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Half-precision</h4><p class="asm-code"><a id="FMAXV_asimdall_only_H" name="FMAXV_asimdall_only_H">FMAXV  <a href="#v" title="Destination width specifier, H">&lt;V></a><a href="#d" title="SIMD&amp;FP destination register number (field &quot;Rd&quot;)">&lt;d></a>, <a href="#vn" title="SIMD&amp;FP source register (field &quot;Rn&quot;)">&lt;Vn></a>.<a href="#t" title="Arrangement specifier (field &quot;Q&quot;) [4H,8H]">&lt;T></a></a></p></div><p class="pseudocode">if !HaveFP16Ext() then <a href="shared_pseudocode.html#impl-shared.UnallocatedEncoding.0" title="function: UnallocatedEncoding()">UnallocatedEncoding</a>();

integer d = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rd);
integer n = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rn);

integer esize = 16;
<ins>integer datasize = if Q == '1' then 128 else 64;</ins><del>integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;</del><a href="shared_pseudocode.html#ReduceOp" title="enumeration ReduceOp {ReduceOp_FMINNUM, ReduceOp_FMAXNUM, ReduceOp_FMIN, ReduceOp_FMAX, ReduceOp_FADD, ReduceOp_ADD}"><del>ReduceOp</del></a><del> op = if o1 == '1' then </del><a href="shared_pseudocode.html#ReduceOp_FMIN" title="enumeration ReduceOp {ReduceOp_FMINNUM, ReduceOp_FMAXNUM, ReduceOp_FMIN, ReduceOp_FMAX, ReduceOp_FADD, ReduceOp_ADD}"><del>ReduceOp_FMIN</del></a><del> else </del><a href="shared_pseudocode.html#ReduceOp_FMAX" title="enumeration ReduceOp {ReduceOp_FMINNUM, ReduceOp_FMAXNUM, ReduceOp_FMIN, ReduceOp_FMAX, ReduceOp_FADD, ReduceOp_ADD}"><del>ReduceOp_FMAX</del></a><del>;</del></p><h3 class="classheading"><a id="FMAXV_asimdall_only_SD" name="FMAXV_asimdall_only_SD">Single-precision and double-precision</a></h3><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">Q</td><td class="lr">1</td><td class="l">0</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">0</td><td class="lr">sz</td><td class="l">1</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="l">0</td><td>1</td><td>1</td><td>1</td><td class="r">1</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr><tr class="secondrow"><td></td><td></td><td></td><td colspan="5"></td><td class="droppedname">o1</td><td></td><td colspan="5"></td><td colspan="5"></td><td colspan="2"></td><td colspan="5"></td><td colspan="5"></td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Single-precision and double-precision</h4><p class="asm-code"><a id="FMAXV_asimdall_only_SD" name="FMAXV_asimdall_only_SD">FMAXV  <a href="#v_1" title="Destination width specifier (field &quot;sz&quot;) [S]">&lt;V></a><a href="#d" title="SIMD&amp;FP destination register number (field &quot;Rd&quot;)">&lt;d></a>, <a href="#vn" title="SIMD&amp;FP source register (field &quot;Rn&quot;)">&lt;Vn></a>.<a href="#t_1" title="Arrangement specifier (field &quot;Q:sz&quot;) [4S]">&lt;T></a></a></p></div><p class="pseudocode">integer d = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rd);
integer n = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rn);

if sz:Q != '01' then <a href="shared_pseudocode.html#impl-shared.ReservedValue.0" title="function: ReservedValue()">ReservedValue</a>();

integer esize = 32 &lt;&lt; <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(sz);
<ins>integer datasize = if Q == '1' then 128 else 64;</ins><del>integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;</del><a href="shared_pseudocode.html#ReduceOp" title="enumeration ReduceOp {ReduceOp_FMINNUM, ReduceOp_FMAXNUM, ReduceOp_FMIN, ReduceOp_FMAX, ReduceOp_FADD, ReduceOp_ADD}"><del>ReduceOp</del></a><del> op = if o1 == '1' then </del><a href="shared_pseudocode.html#ReduceOp_FMIN" title="enumeration ReduceOp {ReduceOp_FMINNUM, ReduceOp_FMAXNUM, ReduceOp_FMIN, ReduceOp_FMAX, ReduceOp_FADD, ReduceOp_ADD}"><del>ReduceOp_FMIN</del></a><del> else </del><a href="shared_pseudocode.html#ReduceOp_FMAX" title="enumeration ReduceOp {ReduceOp_FMINNUM, ReduceOp_FMAXNUM, ReduceOp_FMIN, ReduceOp_FMAX, ReduceOp_FADD, ReduceOp_ADD}"><del>ReduceOp_FMAX</del></a><del>;</del></p><p class="encoding-notes"></p><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;V></td><td><a id="v" name="v"><p class="aml">For the half-precision variant: is the destination width specifier, H.</p></a></td></tr><tr><td></td><td><a id="v_1" name="v_1">
        For the single-precision and double-precision variant: is the destination width specifier, 
    encoded in 
    <q>sz</q>:
      
        <table class="valuetable"><thead><tr><th class="bitfield">sz</th><th class="symbol">&lt;V></th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="symbol">S</td></tr><tr><td class="bitfield">1</td><td class="symbol">RESERVED</td></tr></tbody></table></a></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;d></td><td><a id="d" name="d"><p class="aml">Is the number of the SIMD&amp;FP destination register, encoded in the "Rd" field.</p></a></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Vn></td><td><a id="vn" name="vn"><p class="aml">Is the name of the SIMD&amp;FP source register, encoded in the "Rn" field.</p></a></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;T></td><td><a id="t" name="t">
        For the half-precision variant: is an arrangement specifier, 
    encoded in 
    <q>Q</q>:
      
        <table class="valuetable"><thead><tr><th class="bitfield">Q</th><th class="symbol">&lt;T></th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="symbol">4H</td></tr><tr><td class="bitfield">1</td><td class="symbol">8H</td></tr></tbody></table></a></td></tr><tr><td></td><td><a id="t_1" name="t_1">
        For the single-precision and double-precision variant: is an arrangement specifier, 
    encoded in 
    <q>Q:sz</q>:
      
        <table class="valuetable"><thead><tr><th class="bitfield">Q</th><th class="bitfield">sz</th><th class="symbol">&lt;T></th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">x</td><td class="symbol">RESERVED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="symbol">4S</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="symbol">RESERVED</td></tr></tbody></table></a></td></tr></table></div><p class="syntax-notes"></p><div class="ps" psname="commonps"><a id="commonps" name="commonps"></a><h3 class="pseudocode">Operation</h3><p class="pseudocode"><a href="shared_pseudocode.html#impl-aarch64.CheckFPAdvSIMDEnabled64.0" title="function: CheckFPAdvSIMDEnabled64()">CheckFPAdvSIMDEnabled64</a>();
bits(datasize) operand = <a href="shared_pseudocode.html#impl-aarch64.V.read.1" title="accessor: bits(width) V[integer n]">V</a>[n];
<a href="shared_pseudocode.html#impl-aarch64.V.write.1" title="accessor: V[integer n] = bits(width) value">V</a>[d] = <a href="shared_pseudocode.html#impl-aarch64.Reduce.3" title="function: bits(esize) Reduce(ReduceOp op, bits(N) input, integer esize)">Reduce</a><ins>(</ins><del>(op, operand, esize);</del><a href="shared_pseudocode.html#ReduceOp_FMAX" title="enumeration ReduceOp {ReduceOp_FMINNUM, ReduceOp_FMAXNUM, ReduceOp_FMIN, ReduceOp_FMAX, ReduceOp_FADD, ReduceOp_ADD}"><ins>ReduceOp_FMAX</ins></a><ins>, operand, esize);</ins></p></div><hr/><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="permindex.html">Permuted Index</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      Internal version only: isa v25.07, AdvSIMD v23.0, pseudocode v31.3
    </p><p class="copyconf">
      Copyright © 2010-2017 ARM Limited or its affiliates. All rights reserved.
      This document is Confidential.
    </p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old"><a href="../../ISA_v82A_A64_xml_00bet3.1/xhtml/fmaxv_advsimd.html">ISA_v82A_A64_xml_00bet3.1 (old)</a></td><td class="explain">htmldiff from-ISA_v82A_A64_xml_00bet3.1</td><td class="new"><a href="../xhtml/fmaxv_advsimd.html">(new) ISA_v82A_A64_xml_00bet3.1_OPT</a></td></tr></tbody></table></div></body></html>