INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 15:59:01 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.063ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.140ns period=6.280ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.140ns period=6.280ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.280ns  (clk rise@6.280ns - clk rise@0.000ns)
  Data Path Delay:        6.011ns  (logic 2.066ns (34.372%)  route 3.945ns (65.628%))
  Logic Levels:           18  (CARRY4=6 LUT3=3 LUT4=3 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.763 - 6.280 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2029, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X16Y165        FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y165        FDCE (Prop_fdce_C_Q)         0.254     0.762 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q_reg/Q
                         net (fo=20, routed)          0.350     1.112    lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q
    SLICE_X16Y166        LUT4 (Prop_lut4_I0_O)        0.043     1.155 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_7/O
                         net (fo=1, routed)           0.000     1.155    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_7_n_0
    SLICE_X16Y166        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     1.401 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.401    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3_n_0
    SLICE_X16Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.451 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.451    lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3_n_0
    SLICE_X16Y168        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     1.603 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4/O[1]
                         net (fo=5, routed)           0.192     1.796    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4_n_6
    SLICE_X17Y168        LUT3 (Prop_lut3_I1_O)        0.121     1.917 f  lsq1/handshake_lsq_lsq1_core/dataReg[31]_i_8/O
                         net (fo=33, routed)          0.411     2.327    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/oldest_entry_allocated_per_port_2
    SLICE_X17Y171        LUT6 (Prop_lut6_I2_O)        0.043     2.370 f  lsq1/handshake_lsq_lsq1_core/dataReg[26]_i_2/O
                         net (fo=4, routed)           0.309     2.679    lsq1/handshake_lsq_lsq1_core/dataReg[26]_i_2_n_0
    SLICE_X15Y170        LUT5 (Prop_lut5_I2_O)        0.043     2.722 f  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_20/O
                         net (fo=7, routed)           0.411     3.133    lsq1/handshake_lsq_lsq1_core/dataReg_reg[26]
    SLICE_X17Y171        LUT4 (Prop_lut4_I1_O)        0.043     3.176 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__3_i_3/O
                         net (fo=5, routed)           0.255     3.431    lsq1/handshake_lsq_lsq1_core/ltOp_carry__3_i_3_n_0
    SLICE_X13Y170        LUT5 (Prop_lut5_I4_O)        0.043     3.474 f  lsq1/handshake_lsq_lsq1_core/excRt_c4_reg[1]_srl4_i_2/O
                         net (fo=4, routed)           0.433     3.907    lsq1/handshake_lsq_lsq1_core/dataReg_reg[30]
    SLICE_X15Y168        LUT5 (Prop_lut5_I3_O)        0.043     3.950 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_10/O
                         net (fo=4, routed)           0.232     4.182    lsq1/handshake_lsq_lsq1_core/dataReg_reg[22]
    SLICE_X14Y169        LUT3 (Prop_lut3_I0_O)        0.043     4.225 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_5/O
                         net (fo=1, routed)           0.000     4.225    addf0/operator/ltOp_carry__3_1[3]
    SLICE_X14Y169        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173     4.398 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.398    addf0/operator/ltOp_carry__2_n_0
    SLICE_X14Y170        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     4.520 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=87, routed)          0.183     4.703    lsq1/handshake_lsq_lsq1_core/CO[0]
    SLICE_X15Y171        LUT6 (Prop_lut6_I5_O)        0.127     4.830 r  lsq1/handshake_lsq_lsq1_core/i__carry_i_4/O
                         net (fo=1, routed)           0.097     4.928    addf0/operator/p_1_in[0]
    SLICE_X14Y171        CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.314     5.242 r  addf0/operator/_inferred__1/i__carry/O[3]
                         net (fo=2, routed)           0.307     5.549    addf0/operator/RightShifterComponent/O[2]
    SLICE_X15Y173        LUT4 (Prop_lut4_I3_O)        0.120     5.669 r  addf0/operator/RightShifterComponent/level4_c1[25]_i_2/O
                         net (fo=7, routed)           0.204     5.872    lsq1/handshake_lsq_lsq1_core/level4_c1_reg[25]
    SLICE_X14Y173        LUT5 (Prop_lut5_I0_O)        0.043     5.915 f  lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6/O
                         net (fo=12, routed)          0.211     6.126    lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6_n_0
    SLICE_X13Y173        LUT3 (Prop_lut3_I1_O)        0.043     6.169 r  lsq1/handshake_lsq_lsq1_core/level4_c1[23]_i_1/O
                         net (fo=14, routed)          0.349     6.519    addf0/operator/RightShifterComponent/level4_c1_reg[23]_0
    SLICE_X14Y172        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.280     6.280 r  
                                                      0.000     6.280 r  clk (IN)
                         net (fo=2029, unset)         0.483     6.763    addf0/operator/RightShifterComponent/clk
    SLICE_X14Y172        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[14]/C
                         clock pessimism              0.000     6.763    
                         clock uncertainty           -0.035     6.727    
    SLICE_X14Y172        FDRE (Setup_fdre_C_R)       -0.271     6.456    addf0/operator/RightShifterComponent/level4_c1_reg[14]
  -------------------------------------------------------------------
                         required time                          6.456    
                         arrival time                          -6.519    
  -------------------------------------------------------------------
                         slack                                 -0.063    




