/share/jinz/Xilinx_synthesis/MyResearch/PipeGen4/autoesl/dct/xilinx_fpga/run_2012.10.23_09.19.30/synthesis/dct.ngc 1350999921
/share/jinz/AutoESL/coregen/vhdl_hi_latency/xilinx_fadd.ngc 1350922213
/share/jinz/AutoESL/coregen/vhdl_hi_latency/xilinx_fsub.ngc 1350922213
/share/jinz/AutoESL/coregen/vhdl_hi_latency/xilinx_fmul.ngc 1350922213
OK
