// Seed: 2737860722
`timescale 1ps / 1ps
`define pp_10 0
`timescale 1 ps / 1ps `timescale 1 ps / 1 ps
module module_0 (
    output id_0,
    input id_1,
    input id_2,
    output logic id_3,
    output id_4,
    input logic id_5,
    input id_6,
    input id_7,
    output id_8,
    input logic id_9
);
  assign id_4 = 1;
  logic id_10;
  logic id_11;
  assign id_3 = id_10;
  logic id_12;
  assign id_12 = id_12;
  logic id_13;
endmodule
`define pp_11 0
`celldefine
`define pp_12 0
