
Cadence Innovus(TM) Implementation System.
Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v21.35-s114_1, built Thu Oct 13 12:11:47 PDT 2022
Options:	-wait 30 
Date:		Wed Feb 26 15:31:27 2025
Host:		cn90.it.auth.gr (x86_64 w/Linux 5.14.0-503.23.2.el9_5.x86_64) (12cores*12cpus*AMD EPYC 7352 24-Core Processor 512KB)
OS:		Rocky Linux release 9.5 (Blue Onyx)

License:
		[15:31:27.187801] Configured Lic search path (21.01-s002): 5280@cadence.it.auth.gr

		invs	Innovus Implementation System	21.1	Denied
		invsb	Innovus Implementation System Basic	21.1	Denied
		fexl	First Encounter XL	21.1	Denied
		vdixl	Virtuoso Digital Implementation XL	21.1	Denied
		vdi	Virtuoso Digital Implementation	21.1	Denied
		fel	First Encounter L	21.1	Denied
		License checkout failed ... Still trying ...
		invs	Innovus Implementation System	21.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (95 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getVersion
<CMD> getVersion
<CMD> getVersion
[INFO] Loading PVS 21.12 fill procedures
<CMD> win
<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getVersion
<CMD> getVersion
<CMD> getVersion
<CMD> win
<CMD> set init_gnd_net VSS
<CMD> set init_lef_file {/mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_tech.lef /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_macro.lef}
<CMD> set init_design_settop 0
<CMD> set init_verilog genus_invs_des/genus.v
<CMD> set init_mmmc_file Default.view
<CMD> set init_pwr_net VDD
<CMD> init_design
#% Begin Load MMMC data ... (date=02/26 15:34:12, mem=963.6M)
#% End Load MMMC data ... (date=02/26 15:34:12, total cpu=0:00:00.1, real=0:00:00.0, peak res=964.1M, current mem=964.1M)
default_emulate_rc_corner

Loading LEF file /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_tech.lef ...

Loading LEF file /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_macro.lef ...
Set DBUPerIGU to M2 pitch 400.
**WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from Default.view
Reading default_emulate_libset_max timing library '/mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
Read 489 cells in library 'slow_vdd1v0' 
Reading default_emulate_libset_max timing library '/mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib' ...
**WARN: (TECHLIB-459):	Appending library 'slow_vdd1v0' to the previously read library of the same name and nominal PVT. Cell definitions from the previously read library will not be overridden. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
Read 16 cells in library 'slow_vdd1v0' 
*** End library_loading (cpu=0.02min, real=0.02min, mem=31.5M, fe_cpu=0.69min, fe_real=2.78min, fe_mem=1040.1M) ***
#% Begin Load netlist data ... (date=02/26 15:34:14, mem=987.4M)
*** Begin netlist parsing (mem=1040.1M) ***
Pin 'VDD' of cell 'SDFF4RX2' is declared as power/ground in timing library but as signal in LEF.  Treat it as power/ground.
Pin 'VSS' of cell 'SDFF4RX2' is declared as power/ground in timing library but as signal in LEF.  Treat it as power/ground.
Pin 'VDD' of cell 'SDFF4RX1' is declared as power/ground in timing library but as signal in LEF.  Treat it as power/ground.
Pin 'VSS' of cell 'SDFF4RX1' is declared as power/ground in timing library but as signal in LEF.  Treat it as power/ground.
Created 505 new cells from 1 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'genus_invs_des/genus.v'

*** Memory Usage v#1 (Current mem = 1042.090M, initial mem = 483.844M) ***
*** End netlist parsing (cpu=0:00:00.2, real=0:00:00.0, mem=1042.1M) ***
#% End Load netlist data ... (date=02/26 15:34:14, total cpu=0:00:00.2, real=0:00:00.0, peak res=1000.6M, current mem=1000.6M)
Top level cell is picorv32.
Hooked 505 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell picorv32 ...
*** Netlist is unique.
** info: there are 642 modules.
** info: there are 9755 stdCell insts.

*** Memory Usage v#1 (Current mem = 1101.004M, initial mem = 483.844M) ***
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Start create_tracks
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
Generating auto layer map file.
Importing multi-corner technology file(s) for preRoute extraction...
/mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch
Generating auto layer map file.
Completed (cpu: 0:00:05.1 real: 0:00:05.0)
Set Shrink Factor to 1.00000
Summary of Active RC-Corners : 
 
 Analysis View: default_emulate_view
    RC-Corner Name        : default_emulate_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
    RC-Corner Technology file: '/mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch'
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.
*Info: initialize multi-corner CTS.
Reading timing constraints file 'genus_invs_des/genus.default_emulate_constraint_mode.sdc' ...
Current (total cpu=0:00:47.7, real=0:02:54, peak res=1344.2M, current mem=1344.2M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File genus_invs_des/genus.default_emulate_constraint_mode.sdc, Line 9).

**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File genus_invs_des/genus.default_emulate_constraint_mode.sdc, Line 10).

picorv32
INFO (CTE): Reading of timing constraints file genus_invs_des/genus.default_emulate_constraint_mode.sdc completed, with 2 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1363.4M, current mem=1363.4M)
Current (total cpu=0:00:47.9, real=0:02:54, peak res=1363.4M, current mem=1363.4M)
Total number of combinational cells: 327
Total number of sequential cells: 168
Total number of tristate cells: 10
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
Total number of usable buffers: 16
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
Total number of usable inverters: 19
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
Total number of identified usable delay cells: 8
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
WARNING   TECHLIB-302         20  No function defined for cell '%s'. The c...
WARNING   TECHLIB-459          1  Appending library '%s' to the previously...
*** Message Summary: 26 warning(s), 0 error(s)

<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site CoreSite -r 0.994253787277 0.75 15 15 15 15
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Start create_tracks
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal11 bottom Metal11 left Metal10 right Metal10} -width {top 3 bottom 3 left 3 right 3} -spacing {top 3 bottom 3 left 3 right 3} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
#% Begin addRing (date=02/26 15:34:21, mem=1390.1M)


viaInitial starts at Wed Feb 26 15:34:21 2025
viaInitial ends at Wed Feb 26 15:34:21 2025
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1459.1M)
Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal10|        4       |       NA       |
|  Via10 |        8       |        0       |
| Metal11|        4       |       NA       |
+--------+----------------+----------------+
#% End addRing (date=02/26 15:34:21, total cpu=0:00:00.1, real=0:00:00.0, peak res=1393.7M, current mem=1393.7M)
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {VDD VSS} -layer Metal11 -direction horizontal -width 3 -spacing 3 -number_of_sets 3 -start_from bottom -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal11 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal11 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
#% Begin addStripe (date=02/26 15:34:21, mem=1393.7M)

Initialize fgc environment(mem: 1460.1M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1460.1M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1460.1M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1460.1M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1460.1M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
addStripe created 6 wires.
ViaGen created 12 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  Via10 |       12       |        0       |
| Metal11|        6       |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=02/26 15:34:21, total cpu=0:00:00.1, real=0:00:00.0, peak res=1394.4M, current mem=1394.4M)
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst *
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst *
<CMD> globalNetConnect VDD -type tiehi -instanceBasename *
<CMD> globalNetConnect VSS -type tielo -instanceBasename *
<CMD> createPGPin VSS -net VSS -geom Metal8 0 10 10 20
<CMD> createPGPin VDD -net VDD -geom Metal9 0 30 14 40
<CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
<CMD> setNanoRouteMode -quiet -droutePostRouteWidenWireRule LEFSpecialRouteSpec
<CMD> setNanoRouteMode -quiet -timingEngine {}
<CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
<CMD> setOptMode -effort high -powerEffort high -leakageToDynamicRatio 1 -reclaimArea true -simplifyNetlist true -allEndPoints false -setupTargetSlack 0 -holdTargetSlack 0 -maxDensity 0.95 -drcMargin 0 -usefulSkew true
<CMD> setPlaceMode -reset
<CMD> setPlaceMode -congEffort auto -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 1 -moduleAwareSpare 0 -preserveRouting 1 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
<CMD> place_opt_design
**INFO: User settings:
setUsefulSkewMode -maxAllowedDelay                  1
setUsefulSkewMode -noBoundary                       false
setDelayCalMode -engine                             aae
setOptMode -allEndPoints                            false
setOptMode -drcMargin                               0
setOptMode -effort                                  high
setOptMode -holdTargetSlack                         0
setOptMode -leakageToDynamicRatio                   1
setOptMode -maxDensity                              0.95
setOptMode -powerEffort                             high
setOptMode -reclaimArea                             true
setOptMode -setupTargetSlack                        0
setOptMode -simplifyNetlist                         true
setOptMode -usefulSkew                              true
setPlaceMode -place_detail_check_route              false
setPlaceMode -place_detail_preserve_routing         true
setPlaceMode -place_detail_remove_affected_routing  false
setPlaceMode -place_detail_swap_eeq_cells           false
setPlaceMode -place_global_clock_gate_aware         true
setPlaceMode -place_global_cong_effort              auto
setPlaceMode -place_global_ignore_scan              true
setPlaceMode -place_global_ignore_spare             false
setPlaceMode -place_global_module_aware_spare       false
setPlaceMode -place_global_place_io_pins            true
setPlaceMode -place_global_reorder_scan             true
setPlaceMode -powerDriven                           false
setPlaceMode -timingDriven                          true
setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
setRouteMode -earlyGlobalRoutePartitionPinGuide     true

*** place_opt_design #1 [begin] : totSession cpu/real = 0:00:48.4/0:02:36.7 (0.3), mem = 1460.1M
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
Estimated cell power/ground rail width = 0.213 um
*** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:48.5/0:02:36.9 (0.3), mem = 1460.9M
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 663 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.8) ***
Effort level <high> specified for tdgp_reg2reg_default path_group
**INFO: No dynamic/leakage power view specified, setting up the setup view "default_emulate_view" as power view
** WARN:  (VOLTUS_POWR-3212): The 'set_power_analysis_mode -leakage_power_view |-dynamic_power_view|-analysis_view' will be obsolete in 18.20 release. Use 'set_analysis_view -leakage <> | -dynamic <>' to set leakage and dynamic power views.

Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Extracting macro/IO cell pins and blockage ...... 
Pin and blockage extraction finished
No user-set net weight.
Net fanout histogram:
2		: 6443 (57.5%) nets
3		: 3136 (28.0%) nets
4     -	14	: 1327 (11.9%) nets
15    -	39	: 284 (2.5%) nets
40    -	79	: 3 (0.0%) nets
80    -	159	: 1 (0.0%) nets
160   -	319	: 2 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=9112 (0 fixed + 9112 movable) #buf cell=0 #inv cell=596 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=11196 #term=37787 #term/net=3.38, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=304
stdCell: 9112 single + 0 double + 0 multi
Total standard cell length = 18.1726 (mm), area = 0.0311 (mm^2)
Average module density = 0.690.
Density for the design = 0.690.
       = stdcell_area 90863 sites (31075 um^2) / alloc_area 131610 sites (45011 um^2).
Pin Density = 0.2871.
            = total # of pins 37787 / total area 131610.
=== lastAutoLevel = 8 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 9.858e-10 (3.37e-10 6.48e-10)
              Est.  stn bbox = 1.043e-09 (3.56e-10 6.86e-10)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1563.5M
Iteration  2: Total net bbox = 9.858e-10 (3.37e-10 6.48e-10)
              Est.  stn bbox = 1.043e-09 (3.56e-10 6.86e-10)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1563.5M
*** Finished SKP initialization (cpu=0:00:03.5, real=0:00:04.0)***
Iteration  3: Total net bbox = 4.310e+03 (2.27e+03 2.04e+03)
              Est.  stn bbox = 5.427e+03 (2.85e+03 2.58e+03)
              cpu = 0:00:06.4 real = 0:00:07.0 mem = 1641.5M
Iteration  4: Total net bbox = 9.613e+04 (4.16e+04 5.45e+04)
              Est.  stn bbox = 1.162e+05 (5.01e+04 6.61e+04)
              cpu = 0:00:09.9 real = 0:00:10.0 mem = 1662.4M
Iteration  5: Total net bbox = 9.613e+04 (4.16e+04 5.45e+04)
              Est.  stn bbox = 1.162e+05 (5.01e+04 6.61e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1662.4M
Iteration  6: Total net bbox = 1.462e+05 (7.26e+04 7.36e+04)
              Est.  stn bbox = 1.833e+05 (9.41e+04 8.92e+04)
              cpu = 0:00:09.3 real = 0:00:09.0 mem = 1642.4M
Iteration  7: Total net bbox = 1.918e+05 (9.98e+04 9.20e+04)
              Est.  stn bbox = 2.374e+05 (1.27e+05 1.10e+05)
              cpu = 0:00:07.3 real = 0:00:08.0 mem = 1642.9M
Iteration  8: Total net bbox = 1.918e+05 (9.98e+04 9.20e+04)
              Est.  stn bbox = 2.374e+05 (1.27e+05 1.10e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1642.9M
Iteration  9: Total net bbox = 1.891e+05 (9.98e+04 8.94e+04)
              Est.  stn bbox = 2.340e+05 (1.27e+05 1.07e+05)
              cpu = 0:00:08.5 real = 0:00:08.0 mem = 1638.6M
Iteration 10: Total net bbox = 1.891e+05 (9.98e+04 8.94e+04)
              Est.  stn bbox = 2.340e+05 (1.27e+05 1.07e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1638.6M
Iteration 11: Total net bbox = 1.859e+05 (9.68e+04 8.91e+04)
              Est.  stn bbox = 2.289e+05 (1.22e+05 1.07e+05)
              cpu = 0:00:22.3 real = 0:00:23.0 mem = 1640.0M
Iteration 12: Total net bbox = 1.859e+05 (9.68e+04 8.91e+04)
              Est.  stn bbox = 2.289e+05 (1.22e+05 1.07e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1640.0M
Finished Global Placement (cpu=0:01:04, real=0:01:06, mem=1640.0M)
Keep Tdgp Graph and DB for later use
Info: 58 clock gating cells identified, 58 (on average) moved 290/5
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:01:54 mem=1640.0M) ***
Total net bbox length = 1.862e+05 (9.717e+04 8.904e+04) (ext = 1.153e+04)
Move report: Detail placement moves 9111 insts, mean move: 0.80 um, max move: 48.48 um 
	Max move on inst (g65036__5526): (135.26, 117.62) --> (175.20, 126.16)
	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 1660.9MB
Summary Report:
Instances move: 9111 (out of 9112 movable)
Instances flipped: 0
Mean displacement: 0.80 um
Max displacement: 48.48 um (Instance: g65036__5526) (135.259, 117.62) -> (175.2, 126.16)
	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: NAND2X1
Total net bbox length = 1.855e+05 (9.628e+04 8.926e+04) (ext = 1.146e+04)
Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 1660.9MB
*** Finished refinePlace (0:01:55 mem=1660.9M) ***
*** Finished Initial Placement (cpu=0:01:05, real=0:01:07, mem=1647.9M) ***
Starting IO pin assignment...
The design is not routed. Using placement based method for pin assignment.
Completed IO pin assignment.
Effort level <high> specified for tdgp_reg2reg_default path_group

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  default_emulate_view
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 54 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 54
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 11196 nets ( ignored 0 )
[NR-eGR] There are 59 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 11196
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 11196 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.082814e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         3( 0.02%)   ( 0.02%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         3( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.34 seconds, mem = 1659.8M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0  37483 
[NR-eGR]  Metal2   (2V)         66705  53340 
[NR-eGR]  Metal3   (3H)         81971   5865 
[NR-eGR]  Metal4   (4V)         40479   2331 
[NR-eGR]  Metal5   (5H)         24310    196 
[NR-eGR]  Metal6   (6V)          1887     84 
[NR-eGR]  Metal7   (7H)          1243     33 
[NR-eGR]  Metal8   (8V)            95     28 
[NR-eGR]  Metal9   (9H)           536     13 
[NR-eGR]  Metal10  (10V)            1     11 
[NR-eGR]  Metal11  (11H)            3      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       217229  99384 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 185276um
[NR-eGR] Total length: 217229um, number of vias: 99384
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 7593um, number of vias: 2103
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.42 seconds, mem = 1655.8M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:00.8, real=0:00:01.0)***
Tdgp not successfully inited but do clear! skip clearing
**placeDesign ... cpu = 0: 1: 8, real = 0: 1:10, mem = 1632.8M **
AAE DB initialization (MEM=1656.65 CPU=0:00:00.0 REAL=0:00:00.0) 
*** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:01:08.9/0:01:10.8 (1.0), totSession cpu/real = 0:01:57.5/0:03:47.7 (0.5), mem = 1656.6M
Enable CTE adjustment.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1579.0M, totSessionCpu=0:01:57 **
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:57.5/0:03:47.7 (0.5), mem = 1656.6M
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
AAE DB initialization (MEM=1664.67 CPU=0:00:00.0 REAL=0:00:00.0) 
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 1641.9M, totSessionCpu=0:01:59 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 1.
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1705.30 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 54 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 54
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 11196 nets ( ignored 0 )
[NR-eGR] There are 59 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 11196
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 11196 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.097400e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         2( 0.01%)   ( 0.01%) 
[NR-eGR]  Metal3 ( 3)         2( 0.01%)   ( 0.01%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         4( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0  37483 
[NR-eGR]  Metal2   (2V)         66620  53328 
[NR-eGR]  Metal3   (3H)         82175   6082 
[NR-eGR]  Metal4   (4V)         41353   2437 
[NR-eGR]  Metal5   (5H)         24750    215 
[NR-eGR]  Metal6   (6V)          1800     87 
[NR-eGR]  Metal7   (7H)          1409     34 
[NR-eGR]  Metal8   (8V)            37     28 
[NR-eGR]  Metal9   (9H)           568     13 
[NR-eGR]  Metal10  (10V)            3     11 
[NR-eGR]  Metal11  (11H)            3      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       218718  99718 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 185276um
[NR-eGR] Total length: 218718um, number of vias: 99718
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 7748um, number of vias: 2082
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.81 sec, Real: 0.82 sec, Curr Mem: 1716.47 MB )
Extraction called for design 'picorv32' of instances=9112 and nets=13357 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1711.469M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1719.51)
siFlow : Timing analysis mode is single, using late cdB files
Total number of fetched objects 13175
End delay calculation. (MEM=1862.12 CPU=0:00:02.3 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=1862.12 CPU=0:00:03.0 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:04.2 real=0:00:04.0 totSessionCpu=0:02:04 mem=1854.1M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -42.741 |
|           TNS (ns):| -7081.5 |
|    Violating Paths:|   693   |
|          All Paths:|  2253   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    226 (226)     |   -0.573   |    226 (226)     |
|   max_tran     |   1069 (4916)    |  -20.789   |   1069 (4918)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.040%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:07, real = 0:00:08, mem = 1685.9M, totSessionCpu=0:02:05 **
*** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:07.2/0:00:07.3 (1.0), totSession cpu/real = 0:02:04.7/0:03:55.0 (0.5), mem = 1831.4M
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1831.4M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1831.4M) ***
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:05.0/0:03:55.3 (0.5), mem = 1831.4M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:02:05.2/0:03:55.6 (0.5), mem = 2028.3M
End: GigaOpt Route Type Constraints Refinement
The useful skew maximum allowed delay set by user is: 1
*** ForceDownSizing #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:05.7/0:03:56.1 (0.5), mem = 1932.3M
clk(250MHz) 
Starting Levelizing
2025-Feb-26 15:35:41 (2025-Feb-26 13:35:41 GMT)
2025-Feb-26 15:35:41 (2025-Feb-26 13:35:41 GMT): 10%
2025-Feb-26 15:35:41 (2025-Feb-26 13:35:41 GMT): 20%
2025-Feb-26 15:35:41 (2025-Feb-26 13:35:41 GMT): 30%
2025-Feb-26 15:35:41 (2025-Feb-26 13:35:41 GMT): 40%
2025-Feb-26 15:35:41 (2025-Feb-26 13:35:41 GMT): 50%
2025-Feb-26 15:35:41 (2025-Feb-26 13:35:41 GMT): 60%
2025-Feb-26 15:35:41 (2025-Feb-26 13:35:41 GMT): 70%
2025-Feb-26 15:35:41 (2025-Feb-26 13:35:41 GMT): 80%
2025-Feb-26 15:35:41 (2025-Feb-26 13:35:41 GMT): 90%

Finished Levelizing
2025-Feb-26 15:35:41 (2025-Feb-26 13:35:41 GMT)

Starting Activity Propagation
2025-Feb-26 15:35:41 (2025-Feb-26 13:35:41 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2025-Feb-26 15:35:41 (2025-Feb-26 13:35:41 GMT): 10%
2025-Feb-26 15:35:41 (2025-Feb-26 13:35:41 GMT): 20%

Finished Activity Propagation
2025-Feb-26 15:35:41 (2025-Feb-26 13:35:41 GMT)
env CDS_WORKAREA is set to /home/s/sourlieleni/exercise10

Power Net Detected:
        Voltage	    Name
             0V	    VSS
           0.9V	    VDD
Using Power View: default_emulate_view.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1846.69MB/3183.12MB/1846.69MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1846.69MB/3183.12MB/1846.69MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1846.69MB/3183.12MB/1846.69MB)

Begin Processing Signal Activity


Starting Activity Propagation
2025-Feb-26 15:35:42 (2025-Feb-26 13:35:42 GMT)
2025-Feb-26 15:35:42 (2025-Feb-26 13:35:42 GMT): 10%
2025-Feb-26 15:35:42 (2025-Feb-26 13:35:42 GMT): 20%

Finished Activity Propagation
2025-Feb-26 15:35:42 (2025-Feb-26 13:35:42 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1846.94MB/3183.12MB/1846.94MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Feb-26 15:35:42 (2025-Feb-26 13:35:42 GMT)
 ... Calculating leakage power
2025-Feb-26 15:35:42 (2025-Feb-26 13:35:42 GMT): 10%
2025-Feb-26 15:35:42 (2025-Feb-26 13:35:42 GMT): 20%
2025-Feb-26 15:35:43 (2025-Feb-26 13:35:43 GMT): 30%
2025-Feb-26 15:35:43 (2025-Feb-26 13:35:43 GMT): 40%

Finished Calculating power
2025-Feb-26 15:35:43 (2025-Feb-26 13:35:43 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1847.32MB/3183.12MB/1847.32MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1847.44MB/3183.12MB/1847.44MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1847.44MB/3183.12MB/1847.44MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1847.44MB/3183.12MB/1847.44MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 21.35-s114_1 (64bit) 10/13/2022 12:11 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2025-Feb-26 15:35:43 (2025-Feb-26 13:35:43 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: picorv32
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.00063260
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                     0.0002298       36.33
Macro                                  0           0
IO                                     0           0
Combinational                   0.000396        62.6
Clock (Combinational)                  0           0
Clock (Sequential)             6.738e-06       1.065
-----------------------------------------------------------------------------------------
Total                          0.0006326         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9  0.0006326         100


Clock                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
clk                            6.738e-06       1.065
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.004000 usec 
Clock Toggle Rate:   500.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: CDN_MBIT_instr_jal_reg_MB_decoded_rs2_reg[4]_MB_instr_jalr_reg_MB_is_sb_sh_sw_reg (DFF4X2):        6.594e-07
*              Highest Leakage Power: CDN_MBIT_instr_jal_reg_MB_decoded_rs2_reg[4]_MB_instr_jalr_reg_MB_is_sb_sh_sw_reg (DFF4X2):        6.594e-07
*                Total Cap:      1.19997e-10 F
*                Total instances in design:  9112
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1850.94MB/3185.87MB/1850.94MB)

Begin: Forced Downsizing 
** Forced Downsizing WNS Slack -42.741  TNS Slack -7081.471  Density 69.040 
(I,S,L,T): default_emulate_view: NA, NA, 0.000609464, 0.000609464
+---------+---------+--------+---------+------------+--------+
| Density | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+---------+---------+--------+---------+------------+--------+
|   69.04%|        -| -42.741|-7081.471|   0:00:00.0| 1992.6M|
Total number of fetched objects 13175
End delay calculation. (MEM=2027.6 CPU=0:00:02.3 REAL=0:00:02.0)
|   66.64%|     4305| -84.554|-12511.706|   0:00:06.0| 2019.6M|
+---------+---------+--------+---------+------------+--------+

Change summary: 45 (0/45/0) / 4260 (838/1319/2103) sequential/combinational (up/down/same) sizing moves committed. 
** Forced Downsizing WNS Slack -84.554  TNS Slack -12511.706  Density 66.639 
End: Forced Downsizing 
*** ForceDownSizing #1 [finish] (place_opt_design #1) : cpu/real = 0:00:08.1/0:00:08.1 (1.0), totSession cpu/real = 0:02:13.8/0:04:04.2 (0.5), mem = 1967.6M
#InfoCS: Num dontuse cells 1, Num usable cells 641
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 1, Num usable cells 641
*** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:13.9/0:04:04.2 (0.5), mem = 1967.6M
Info: 59 clock nets excluded from IPO operation.
(I,S,L,T): default_emulate_view: NA, NA, 0.000456988, 0.000456988

Footprint cell information for calculating maxBufDist
*info: There are 16 candidate Buffer cells
*info: There are 19 candidate Inverter cells


Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
(I,S,L,T): default_emulate_view: NA, NA, 0.000456988, 0.000456988
*** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:02.7/0:00:02.7 (1.0), totSession cpu/real = 0:02:16.6/0:04:07.0 (0.6), mem = 2003.0M
#InfoCS: Num dontuse cells 1, Num usable cells 641
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 1, Num usable cells 641
Info: 59 clock nets excluded from IPO operation.

Begin: Area Power Optimization
Begin: Area Power Reclaim Optimization
*** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:16.7/0:04:07.1 (0.6), mem = 2060.2M
(I,S,L,T): default_emulate_view: NA, NA, 0.000456988, 0.000456988
Reclaim Optimization WNS Slack -84.554  TNS Slack -12511.706 Density 66.64
+---------+---------+--------+----------+------------+--------+
| Density | Commits |  WNS   |   TNS    |    Real    |  Mem   |
+---------+---------+--------+----------+------------+--------+
|   66.64%|        -| -84.554|-12511.706|   0:00:00.0| 2060.2M|
Info: 59 clock nets excluded from IPO operation.
|   66.65%|        3| -84.554|-12511.513|   0:00:01.0| 2089.3M|
|   66.65%|        0| -84.554|-12511.513|   0:00:01.0| 2089.3M|
|   66.65%|        1| -84.554|-12511.513|   0:00:00.0| 2089.3M|
|   66.65%|        0| -84.554|-12511.513|   0:00:00.0| 2089.3M|
|   66.65%|        0| -84.554|-12511.513|   0:00:02.0| 2090.3M|
+---------+---------+--------+----------+------------+--------+
Reclaim Optimization End WNS Slack -84.554  TNS Slack -12511.513 Density 66.65
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:05.6) (real = 0:00:05.0) **
(I,S,L,T): default_emulate_view: NA, NA, 0.000457201, 0.000457201
*** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:05.7/0:00:05.8 (1.0), totSession cpu/real = 0:02:22.5/0:04:12.9 (0.6), mem = 2090.3M
End: Area Reclaim Optimization (cpu=0:00:06, real=0:00:06, mem=2012.24M, totSessionCpu=0:02:23).
skipped the cell partition in DRV
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 1, Num usable cells 641
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 1, Num usable cells 641
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:22.8/0:04:13.3 (0.6), mem = 2012.2M
Info: 59 clock nets excluded from IPO operation.
(I,S,L,T): default_emulate_view: NA, NA, 0.000457201, 0.000457201
(I,S,L,T): default_emulate_view: NA, NA, 0.000457201, 0.000457201
*** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:02.4/0:00:02.4 (1.0), totSession cpu/real = 0:02:25.2/0:04:15.7 (0.6), mem = 2014.4M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
*** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:25.2/0:04:15.7 (0.6), mem = 2014.4M
Info: 59 clock nets excluded from IPO operation.
(I,S,L,T): default_emulate_view: NA, NA, 0.000457201, 0.000457201
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|  2699| 14783|   -39.43|   226|   226|    -0.66|     0|     0|     0|     0|   -84.55|-12511.51|       0|       0|       0| 66.65%|          |         |
|   257|   316|    -1.15|   234|   234|    -0.04|     0|     0|     0|     0|    -1.87|  -175.07|     850|     741|     856| 73.03%| 0:00:18.0|  2115.8M|
|   234|   238|    -1.15|   234|   234|    -0.04|     0|     0|     0|     0|    -1.87|  -175.07|       2|       3|      20| 73.05%| 0:00:02.0|  2116.8M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 234 net(s) have violations which can't be fixed by DRV optimization.


*** Finish DRV Fixing (cpu=0:00:20.2 real=0:00:20.0 mem=2116.8M) ***

(I,S,L,T): default_emulate_view: NA, NA, 0.000594649, 0.000594649
*** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:21.8/0:00:22.0 (1.0), totSession cpu/real = 0:02:47.0/0:04:37.7 (0.6), mem = 2034.7M
End: GigaOpt DRV Optimization
Leakage Power Opt: resetting the buf/inv selection
**optDesign ... cpu = 0:00:50, real = 0:00:50, mem = 1884.9M, totSessionCpu=0:02:47 **
Info: 59 clock nets excluded from IPO operation.
*** GlobalSizing #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:47.1/0:04:37.7 (0.6), mem = 2034.7M
(I,S,L,T): default_emulate_view: NA, NA, 0.000594649, 0.000594649
*info: 59 clock nets excluded
*info: 72 no-driver nets excluded.
Begin: GigaOpt Global Sizing 
** GigaOpt GlsOpt WNS Slack -1.873  TNS Slack -175.068 Density 73.05
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   73.05%|        -|  -1.873|-175.068|   0:00:00.0| 2093.0M|
|   73.02%|       97|  -1.505|-111.238|   0:00:18.0| 2152.5M|
+---------+---------+--------+--------+------------+--------+
** GigaOpt GlsOpt WNS Slack -1.505  TNS Slack -111.238 Density 73.02
Change summary: 2(2) buffer(inverter) were added and 93(0) instances(flop) were resized.
End: GigaOpt Global Sizing 
(I,S,L,T): default_emulate_view: NA, NA, 0.000595791, 0.000595791
*** GlobalSizing #1 [finish] (place_opt_design #1) : cpu/real = 0:00:21.1/0:00:21.2 (1.0), totSession cpu/real = 0:03:08.1/0:04:58.9 (0.6), mem = 2069.4M

Active setup views:
 default_emulate_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 1, Num usable cells 641
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 1, Num usable cells 641
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 59 clock nets excluded from IPO operation.
*** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:08.4/0:04:59.2 (0.6), mem = 2107.6M
(I,S,L,T): default_emulate_view: NA, NA, 0.000595791, 0.000595791
*info: 59 clock nets excluded
*info: 72 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -1.505  TNS Slack -111.238 
+--------+--------+---------+------------+--------+--------------------+---------+----------------------------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |     Worst View     |Pathgroup|                     End Point                      |
+--------+--------+---------+------------+--------+--------------------+---------+----------------------------------------------------+
|  -1.505|-111.238|   73.02%|   0:00:00.0| 2145.7M|default_emulate_view|  default| CDN_MBIT_genblk1.pcpi_mul_rd_reg[60]_MB_genblk1.pc |
|        |        |         |            |        |                    |         | pi_mul_rd_reg[61]_MB_genblk1.pcpi_mul_rd_reg[62]_M |
|        |        |         |            |        |                    |         | B_genblk1.pcpi_mul_rd_reg[63]/D1                   |
|  -1.112| -61.585|   73.01%|   0:00:05.0| 2155.3M|default_emulate_view|  default| CDN_MBIT_genblk1.pcpi_mul_rd_reg[60]_MB_genblk1.pc |
|        |        |         |            |        |                    |         | pi_mul_rd_reg[61]_MB_genblk1.pcpi_mul_rd_reg[62]_M |
|        |        |         |            |        |                    |         | B_genblk1.pcpi_mul_rd_reg[63]/D1                   |
|  -1.112| -58.420|   73.02%|   0:00:01.0| 2155.3M|default_emulate_view|  default| CDN_MBIT_genblk1.pcpi_mul_rd_reg[60]_MB_genblk1.pc |
|        |        |         |            |        |                    |         | pi_mul_rd_reg[61]_MB_genblk1.pcpi_mul_rd_reg[62]_M |
|        |        |         |            |        |                    |         | B_genblk1.pcpi_mul_rd_reg[63]/D1                   |
|  -1.112| -58.420|   73.02%|   0:00:00.0| 2155.3M|default_emulate_view|  default| CDN_MBIT_genblk1.pcpi_mul_rd_reg[60]_MB_genblk1.pc |
|        |        |         |            |        |                    |         | pi_mul_rd_reg[61]_MB_genblk1.pcpi_mul_rd_reg[62]_M |
|        |        |         |            |        |                    |         | B_genblk1.pcpi_mul_rd_reg[63]/D1                   |
|  -0.832| -36.628|   73.03%|   0:00:05.0| 2155.3M|default_emulate_view|  default| CDN_MBIT_genblk1.pcpi_mul_rd_reg[36]_MB_genblk1.pc |
|        |        |         |            |        |                    |         | pi_mul_rd_reg[37]_MB_genblk1.pcpi_mul_rd_reg[38]_M |
|        |        |         |            |        |                    |         | B_genblk1.pcpi_mul_rd_reg[39]/D4                   |
|  -0.651| -26.586|   73.08%|   0:00:04.0| 2155.3M|default_emulate_view|  default| CDN_MBIT_genblk1.pcpi_mul_rd_reg[60]_MB_genblk1.pc |
|        |        |         |            |        |                    |         | pi_mul_rd_reg[61]_MB_genblk1.pcpi_mul_rd_reg[62]_M |
|        |        |         |            |        |                    |         | B_genblk1.pcpi_mul_rd_reg[63]/D2                   |
|  -0.651| -26.586|   73.09%|   0:00:01.0| 2155.3M|default_emulate_view|  default| CDN_MBIT_genblk1.pcpi_mul_rd_reg[60]_MB_genblk1.pc |
|        |        |         |            |        |                    |         | pi_mul_rd_reg[61]_MB_genblk1.pcpi_mul_rd_reg[62]_M |
|        |        |         |            |        |                    |         | B_genblk1.pcpi_mul_rd_reg[63]/D2                   |
|  -0.651| -26.586|   73.09%|   0:00:00.0| 2155.3M|default_emulate_view|  default| CDN_MBIT_genblk1.pcpi_mul_rd_reg[60]_MB_genblk1.pc |
|        |        |         |            |        |                    |         | pi_mul_rd_reg[61]_MB_genblk1.pcpi_mul_rd_reg[62]_M |
|        |        |         |            |        |                    |         | B_genblk1.pcpi_mul_rd_reg[63]/D2                   |
|  -0.505| -19.064|   73.08%|   0:00:02.0| 2155.3M|default_emulate_view|  default| CDN_MBIT_genblk1.pcpi_mul_rd_reg[56]_MB_genblk1.pc |
|        |        |         |            |        |                    |         | pi_mul_rd_reg[57]_MB_genblk1.pcpi_mul_rd_reg[58]_M |
|        |        |         |            |        |                    |         | B_genblk1.pcpi_mul_rd_reg[59]/D1                   |
|  -0.396| -15.951|   73.12%|   0:00:02.0| 2155.3M|default_emulate_view|  default| CDN_MBIT_genblk1.pcpi_mul_rd_reg[60]_MB_genblk1.pc |
|        |        |         |            |        |                    |         | pi_mul_rd_reg[61]_MB_genblk1.pcpi_mul_rd_reg[62]_M |
|        |        |         |            |        |                    |         | B_genblk1.pcpi_mul_rd_reg[63]/D1                   |
|  -0.396| -15.951|   73.12%|   0:00:01.0| 2155.3M|default_emulate_view|  default| CDN_MBIT_genblk1.pcpi_mul_rd_reg[60]_MB_genblk1.pc |
|        |        |         |            |        |                    |         | pi_mul_rd_reg[61]_MB_genblk1.pcpi_mul_rd_reg[62]_M |
|        |        |         |            |        |                    |         | B_genblk1.pcpi_mul_rd_reg[63]/D1                   |
|  -0.396| -15.951|   73.12%|   0:00:00.0| 2155.3M|default_emulate_view|  default| CDN_MBIT_genblk1.pcpi_mul_rd_reg[60]_MB_genblk1.pc |
|        |        |         |            |        |                    |         | pi_mul_rd_reg[61]_MB_genblk1.pcpi_mul_rd_reg[62]_M |
|        |        |         |            |        |                    |         | B_genblk1.pcpi_mul_rd_reg[63]/D1                   |
|  -0.379| -11.804|   73.12%|   0:00:01.0| 2155.3M|default_emulate_view|  default| mem_la_addr[21]                                    |
|  -0.379| -11.931|   73.15%|   0:00:02.0| 2155.3M|default_emulate_view|  default| mem_la_addr[21]                                    |
|  -0.379| -11.819|   73.15%|   0:00:01.0| 2155.3M|default_emulate_view|  default| mem_la_addr[21]                                    |
|  -0.379| -11.819|   73.15%|   0:00:00.0| 2155.3M|default_emulate_view|  default| mem_la_addr[21]                                    |
|  -0.287|  -8.149|   73.18%|   0:00:01.0| 2155.3M|default_emulate_view|  default| CDN_MBIT_genblk1.pcpi_mul_rd_reg[56]_MB_genblk1.pc |
|        |        |         |            |        |                    |         | pi_mul_rd_reg[57]_MB_genblk1.pcpi_mul_rd_reg[58]_M |
|        |        |         |            |        |                    |         | B_genblk1.pcpi_mul_rd_reg[59]/D1                   |
|  -0.246|  -6.411|   73.21%|   0:00:02.0| 2155.3M|default_emulate_view|  default| CDN_MBIT_genblk1.pcpi_mul_rd_reg[36]_MB_genblk1.pc |
|        |        |         |            |        |                    |         | pi_mul_rd_reg[37]_MB_genblk1.pcpi_mul_rd_reg[38]_M |
|        |        |         |            |        |                    |         | B_genblk1.pcpi_mul_rd_reg[39]/D4                   |
|  -0.246|  -6.411|   73.21%|   0:00:01.0| 2155.3M|default_emulate_view|  default| CDN_MBIT_genblk1.pcpi_mul_rd_reg[36]_MB_genblk1.pc |
|        |        |         |            |        |                    |         | pi_mul_rd_reg[37]_MB_genblk1.pcpi_mul_rd_reg[38]_M |
|        |        |         |            |        |                    |         | B_genblk1.pcpi_mul_rd_reg[39]/D4                   |
|  -0.246|  -6.411|   73.21%|   0:00:00.0| 2155.3M|default_emulate_view|  default| CDN_MBIT_genblk1.pcpi_mul_rd_reg[36]_MB_genblk1.pc |
|        |        |         |            |        |                    |         | pi_mul_rd_reg[37]_MB_genblk1.pcpi_mul_rd_reg[38]_M |
|        |        |         |            |        |                    |         | B_genblk1.pcpi_mul_rd_reg[39]/D4                   |
|  -0.227|  -5.502|   73.21%|   0:00:01.0| 2155.3M|default_emulate_view|  default| CDN_MBIT_genblk1.pcpi_mul_rd_reg[36]_MB_genblk1.pc |
|        |        |         |            |        |                    |         | pi_mul_rd_reg[37]_MB_genblk1.pcpi_mul_rd_reg[38]_M |
|        |        |         |            |        |                    |         | B_genblk1.pcpi_mul_rd_reg[39]/D4                   |
|  -0.221|  -4.925|   73.24%|   0:00:02.0| 2155.3M|default_emulate_view|  default| CDN_MBIT_genblk1.pcpi_mul_rd_reg[36]_MB_genblk1.pc |
|        |        |         |            |        |                    |         | pi_mul_rd_reg[37]_MB_genblk1.pcpi_mul_rd_reg[38]_M |
|        |        |         |            |        |                    |         | B_genblk1.pcpi_mul_rd_reg[39]/D4                   |
|  -0.221|  -4.925|   73.24%|   0:00:00.0| 2155.3M|default_emulate_view|  default| CDN_MBIT_genblk1.pcpi_mul_rd_reg[36]_MB_genblk1.pc |
|        |        |         |            |        |                    |         | pi_mul_rd_reg[37]_MB_genblk1.pcpi_mul_rd_reg[38]_M |
|        |        |         |            |        |                    |         | B_genblk1.pcpi_mul_rd_reg[39]/D4                   |
|  -0.221|  -4.925|   73.24%|   0:00:00.0| 2155.3M|default_emulate_view|  default| CDN_MBIT_genblk1.pcpi_mul_rd_reg[36]_MB_genblk1.pc |
|        |        |         |            |        |                    |         | pi_mul_rd_reg[37]_MB_genblk1.pcpi_mul_rd_reg[38]_M |
|        |        |         |            |        |                    |         | B_genblk1.pcpi_mul_rd_reg[39]/D4                   |
|  -0.206|  -4.348|   73.24%|   0:00:01.0| 2155.3M|default_emulate_view|  default| CDN_MBIT_genblk1.pcpi_mul_rd_reg[36]_MB_genblk1.pc |
|        |        |         |            |        |                    |         | pi_mul_rd_reg[37]_MB_genblk1.pcpi_mul_rd_reg[38]_M |
|        |        |         |            |        |                    |         | B_genblk1.pcpi_mul_rd_reg[39]/D4                   |
|  -0.177|  -3.649|   73.25%|   0:00:03.0| 2155.3M|default_emulate_view|  default| CDN_MBIT_genblk1.pcpi_mul_rd_reg[36]_MB_genblk1.pc |
|        |        |         |            |        |                    |         | pi_mul_rd_reg[37]_MB_genblk1.pcpi_mul_rd_reg[38]_M |
|        |        |         |            |        |                    |         | B_genblk1.pcpi_mul_rd_reg[39]/D4                   |
+--------+--------+---------+------------+--------+--------------------+---------+----------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:36.2 real=0:00:36.0 mem=2155.3M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:36.2 real=0:00:36.0 mem=2155.3M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack -0.177  TNS Slack -3.649 
(I,S,L,T): default_emulate_view: NA, NA, 0.000609682, 0.000609682
*** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:39.3/0:00:39.7 (1.0), totSession cpu/real = 0:03:47.7/0:05:38.9 (0.7), mem = 2066.3M
End: GigaOpt Global Optimization
Leakage Power Opt: resetting the buf/inv selection
*** Timing NOT met, worst failing slack is -0.177
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 1, Num usable cells 641
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 1, Num usable cells 641
Info: 59 clock nets excluded from IPO operation.

Begin: Area Power Optimization
Begin: Area Power Reclaim Optimization
*** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:48.0/0:05:39.2 (0.7), mem = 2119.5M
(I,S,L,T): default_emulate_view: NA, NA, 0.000609682, 0.000609682
Reclaim Optimization WNS Slack -0.177  TNS Slack -3.649 Density 73.25
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   73.25%|        -|  -0.177|  -3.649|   0:00:00.0| 2123.5M|
Info: 59 clock nets excluded from IPO operation.
|   73.23%|       10|  -0.177|  -3.649|   0:00:03.0| 2144.1M|
|   73.22%|        5|  -0.177|  -3.649|   0:00:01.0| 2144.1M|
|   73.22%|        3|  -0.177|  -3.649|   0:00:01.0| 2144.1M|
|   73.22%|        1|  -0.177|  -3.649|   0:00:00.0| 2144.1M|
|   73.22%|        1|  -0.177|  -3.649|   0:00:01.0| 2144.1M|
|   73.22%|        0|  -0.177|  -3.649|   0:00:00.0| 2144.1M|
|   73.16%|       36|  -0.177|  -3.649|   0:00:02.0| 2144.1M|
|   72.82%|      302|  -0.175|  -3.871|   0:00:03.0| 2144.1M|
|   72.81%|       10|  -0.175|  -3.871|   0:00:01.0| 2144.1M|
|   72.80%|        2|  -0.175|  -3.871|   0:00:00.0| 2144.1M|
|   72.80%|        0|  -0.175|  -3.871|   0:00:00.0| 2144.1M|
|   72.80%|        0|  -0.175|  -3.871|   0:00:03.0| 2144.1M|
|   72.80%|        0|  -0.175|  -3.871|   0:00:00.0| 2144.1M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.175  TNS Slack -3.871 Density 72.80
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:16.6) (real = 0:00:17.0) **
(I,S,L,T): default_emulate_view: NA, NA, 0.000601503, 0.000601503
*** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:16.7/0:00:17.0 (1.0), totSession cpu/real = 0:04:04.7/0:05:56.2 (0.7), mem = 2144.1M
End: Area Reclaim Optimization (cpu=0:00:17, real=0:00:17, mem=2066.02M, totSessionCpu=0:04:05).
*** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:04:05.2/0:05:56.7 (0.7), mem = 2066.0M

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  default_emulate_view
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 54 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 54
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 12778 nets ( ignored 0 )
[NR-eGR] There are 59 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 12777
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 12777 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.104138e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)             (5-6)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)        11( 0.06%)         4( 0.02%)         3( 0.02%)   ( 0.09%) 
[NR-eGR]  Metal3 ( 3)         6( 0.03%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total        17( 0.01%)         4( 0.00%)         3( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.46 seconds, mem = 2079.5M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:01.8, real=0:00:01.0)***
Iteration  6: Total net bbox = 1.858e+05 (9.25e+04 9.33e+04)
              Est.  stn bbox = 2.219e+05 (1.14e+05 1.08e+05)
              cpu = 0:00:03.4 real = 0:00:03.0 mem = 2113.3M
Iteration  7: Total net bbox = 1.901e+05 (9.66e+04 9.35e+04)
              Est.  stn bbox = 2.265e+05 (1.18e+05 1.08e+05)
              cpu = 0:00:05.2 real = 0:00:06.0 mem = 2103.3M
Iteration  8: Total net bbox = 1.876e+05 (9.61e+04 9.15e+04)
              Est.  stn bbox = 2.232e+05 (1.17e+05 1.06e+05)
              cpu = 0:00:05.2 real = 0:00:05.0 mem = 2099.3M
Iteration  9: Total net bbox = 1.901e+05 (9.75e+04 9.25e+04)
              Est.  stn bbox = 2.250e+05 (1.18e+05 1.07e+05)
              cpu = 0:00:08.1 real = 0:00:09.0 mem = 2099.3M
Iteration 10: Total net bbox = 1.856e+05 (9.35e+04 9.21e+04)
              Est.  stn bbox = 2.194e+05 (1.13e+05 1.06e+05)
              cpu = 0:00:03.8 real = 0:00:04.0 mem = 2099.4M
Move report: Timing Driven Placement moves 10694 insts, mean move: 8.29 um, max move: 114.79 um 
	Max move on inst (FE_OFC330_pcpi_rs1_6): (111.20, 146.68) --> (138.78, 59.47)

Finished Incremental Placement (cpu=0:00:29.1, real=0:00:30.0, mem=2099.4M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:04:35 mem=2099.4M) ***
Total net bbox length = 1.913e+05 (9.804e+04 9.329e+04) (ext = 9.305e+03)
Move report: Detail placement moves 10694 insts, mean move: 0.78 um, max move: 34.65 um 
	Max move on inst (FE_OFC309_pcpi_rs1_11): (85.55, 221.93) --> (120.20, 221.92)
	Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 2104.6MB
Summary Report:
Instances move: 10694 (out of 10694 movable)
Instances flipped: 0
Mean displacement: 0.78 um
Max displacement: 34.65 um (Instance: FE_OFC309_pcpi_rs1_11) (85.5545, 221.925) -> (120.2, 221.92)
	Length: 9 sites, height: 1 rows, site name: CoreSite, cell type: CLKINVX8
Total net bbox length = 1.928e+05 (9.835e+04 9.449e+04) (ext = 9.271e+03)
Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 2104.6MB
*** Finished refinePlace (0:04:37 mem=2104.6M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 54 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 54
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 12778 nets ( ignored 0 )
[NR-eGR] There are 59 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 12778
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 12778 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.100564e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         2( 0.01%)   ( 0.01%) 
[NR-eGR]  Metal3 ( 3)         5( 0.03%)   ( 0.03%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         7( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.46 seconds, mem = 2094.7M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  Metal1   (1H)             0   40635 
[NR-eGR]  Metal2   (2V)         66935   56469 
[NR-eGR]  Metal3   (3H)         82212    6498 
[NR-eGR]  Metal4   (4V)         42792    2526 
[NR-eGR]  Metal5   (5H)         24911     211 
[NR-eGR]  Metal6   (6V)          1826      80 
[NR-eGR]  Metal7   (7H)           800      43 
[NR-eGR]  Metal8   (8V)           126      28 
[NR-eGR]  Metal9   (9H)           302      15 
[NR-eGR]  Metal10  (10V)            3      11 
[NR-eGR]  Metal11  (11H)            6       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total       219912  106516 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 192831um
[NR-eGR] Total length: 219912um, number of vias: 106516
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 7793um, number of vias: 2120
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.48 seconds, mem = 2090.7M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:32.7, real=0:00:33.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2060.7M)
Extraction called for design 'picorv32' of instances=10694 and nets=14936 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2060.715M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:02:41, real = 0:02:43, mem = 1885.8M, totSessionCpu=0:04:39 **
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2054.81)
Total number of fetched objects 14757
End delay calculation. (MEM=2082.76 CPU=0:00:02.6 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2082.76 CPU=0:00:03.2 REAL=0:00:03.0)
*** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:38.2/0:00:38.7 (1.0), totSession cpu/real = 0:04:43.3/0:06:35.4 (0.7), mem = 2082.8M
skipped the cell partition in DRV
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 1, Num usable cells 641
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 1, Num usable cells 641
Begin: GigaOpt DRV Optimization
*** DrvOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:04:44.0/0:06:36.0 (0.7), mem = 2098.8M
Info: 59 clock nets excluded from IPO operation.
(I,S,L,T): default_emulate_view: NA, NA, 0.000601503, 0.000601503
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   285|   352|    -1.11|    23|    23|    -0.15|     0|     0|     0|     0|    -0.27|    -9.09|       0|       0|       0| 72.80%|          |         |
|   234|   234|    -1.09|   231|   231|    -0.15|     0|     0|     0|     0|    -0.27|    -7.39|       6|       9|     279| 73.47%| 0:00:05.0|  2162.5M|
|   237|   241|    -0.68|   234|   234|    -0.15|     0|     0|     0|     0|    -0.27|    -7.35|       0|       0|     222| 74.66%| 0:00:03.0|  2162.5M|
|   241|   248|    -0.48|   234|   234|    -0.15|     0|     0|     0|     0|    -0.27|    -7.37|      72|       0|      14| 76.00%| 0:00:03.0|  2162.5M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 162 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:   162 net(s): Could not be fixed because the gain is not enough.

*info: Total 79 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.


*** Finish DRV Fixing (cpu=0:00:10.7 real=0:00:11.0 mem=2162.5M) ***

(I,S,L,T): default_emulate_view: NA, NA, 0.00072009, 0.00072009
*** DrvOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:13.2/0:00:13.4 (1.0), totSession cpu/real = 0:04:57.2/0:06:49.4 (0.7), mem = 2079.4M
End: GigaOpt DRV Optimization
Leakage Power Opt: resetting the buf/inv selection
**optDesign ... cpu = 0:03:00, real = 0:03:02, mem = 1914.5M, totSessionCpu=0:04:57 **
*** Timing NOT met, worst failing slack is -0.271
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 1, Num usable cells 641
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 1, Num usable cells 641
Begin: GigaOpt Optimization in TNS mode
Info: 59 clock nets excluded from IPO operation.
*** TnsOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:04:58.6/0:06:50.8 (0.7), mem = 2077.4M
(I,S,L,T): default_emulate_view: NA, NA, 0.00072009, 0.00072009
*info: 59 clock nets excluded
*info: 72 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.271 TNS Slack -7.370 Density 76.00
OptDebug: Start of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.024|-0.043|
|reg2cgate | 0.395| 0.000|
|reg2reg   |-0.271|-7.327|
|HEPG      |-0.271|-7.327|
|All Paths |-0.271|-7.370|
+----------+------+------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+--------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |     Worst View     |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+--------------------+---------+----------------------------------------------------+
|  -0.271|   -0.271|  -7.327|   -7.370|   76.00%|   0:00:00.0| 2136.6M|default_emulate_view|  reg2reg| CDN_MBIT_genblk1.pcpi_mul_rd_reg[36]_MB_genblk1.pc |
|        |         |        |         |         |            |        |                    |         | pi_mul_rd_reg[37]_MB_genblk1.pcpi_mul_rd_reg[38]_M |
|        |         |        |         |         |            |        |                    |         | B_genblk1.pcpi_mul_rd_reg[39]/D2                   |
|  -0.219|   -0.219|  -5.555|   -5.598|   76.01%|   0:00:01.0| 2160.3M|default_emulate_view|  reg2reg| CDN_MBIT_genblk1.pcpi_mul_rd_reg[36]_MB_genblk1.pc |
|        |         |        |         |         |            |        |                    |         | pi_mul_rd_reg[37]_MB_genblk1.pcpi_mul_rd_reg[38]_M |
|        |         |        |         |         |            |        |                    |         | B_genblk1.pcpi_mul_rd_reg[39]/D2                   |
|  -0.175|   -0.175|  -3.790|   -3.833|   76.02%|   0:00:00.0| 2163.3M|default_emulate_view|  reg2reg| CDN_MBIT_genblk1.pcpi_mul_rd_reg[60]_MB_genblk1.pc |
|        |         |        |         |         |            |        |                    |         | pi_mul_rd_reg[61]_MB_genblk1.pcpi_mul_rd_reg[62]_M |
|        |         |        |         |         |            |        |                    |         | B_genblk1.pcpi_mul_rd_reg[63]/D3                   |
|  -0.147|   -0.147|  -2.659|   -2.703|   76.05%|   0:00:01.0| 2163.3M|default_emulate_view|  reg2reg| CDN_MBIT_genblk1.pcpi_mul_rd_reg[60]_MB_genblk1.pc |
|        |         |        |         |         |            |        |                    |         | pi_mul_rd_reg[61]_MB_genblk1.pcpi_mul_rd_reg[62]_M |
|        |         |        |         |         |            |        |                    |         | B_genblk1.pcpi_mul_rd_reg[63]/D3                   |
|  -0.113|   -0.113|  -1.795|   -1.838|   76.05%|   0:00:01.0| 2182.4M|default_emulate_view|  reg2reg| CDN_MBIT_genblk1.pcpi_mul_rd_reg[60]_MB_genblk1.pc |
|        |         |        |         |         |            |        |                    |         | pi_mul_rd_reg[61]_MB_genblk1.pcpi_mul_rd_reg[62]_M |
|        |         |        |         |         |            |        |                    |         | B_genblk1.pcpi_mul_rd_reg[63]/D3                   |
|  -0.088|   -0.088|  -1.235|   -1.278|   76.07%|   0:00:01.0| 2182.4M|default_emulate_view|  reg2reg| CDN_MBIT_genblk1.pcpi_mul_rd_reg[60]_MB_genblk1.pc |
|        |         |        |         |         |            |        |                    |         | pi_mul_rd_reg[61]_MB_genblk1.pcpi_mul_rd_reg[62]_M |
|        |         |        |         |         |            |        |                    |         | B_genblk1.pcpi_mul_rd_reg[63]/D3                   |
|  -0.084|   -0.084|  -0.902|   -0.945|   76.07%|   0:00:01.0| 2182.4M|default_emulate_view|  reg2reg| CDN_MBIT_genblk1.pcpi_mul_rd_reg[32]_MB_genblk1.pc |
|        |         |        |         |         |            |        |                    |         | pi_mul_rd_reg[33]_MB_genblk1.pcpi_mul_rd_reg[34]_M |
|        |         |        |         |         |            |        |                    |         | B_genblk1.pcpi_mul_rd_reg[35]/D4                   |
|  -0.084|   -0.084|  -0.886|   -0.930|   76.07%|   0:00:01.0| 2182.4M|default_emulate_view|  reg2reg| CDN_MBIT_genblk1.pcpi_mul_rd_reg[32]_MB_genblk1.pc |
|        |         |        |         |         |            |        |                    |         | pi_mul_rd_reg[33]_MB_genblk1.pcpi_mul_rd_reg[34]_M |
|        |         |        |         |         |            |        |                    |         | B_genblk1.pcpi_mul_rd_reg[35]/D4                   |
|  -0.084|   -0.084|  -0.864|   -0.908|   76.07%|   0:00:01.0| 2182.4M|default_emulate_view|  reg2reg| CDN_MBIT_genblk1.pcpi_mul_rd_reg[32]_MB_genblk1.pc |
|        |         |        |         |         |            |        |                    |         | pi_mul_rd_reg[33]_MB_genblk1.pcpi_mul_rd_reg[34]_M |
|        |         |        |         |         |            |        |                    |         | B_genblk1.pcpi_mul_rd_reg[35]/D4                   |
|  -0.084|   -0.084|  -0.864|   -0.908|   76.08%|   0:00:01.0| 2182.4M|default_emulate_view|  reg2reg| CDN_MBIT_genblk1.pcpi_mul_rd_reg[32]_MB_genblk1.pc |
|        |         |        |         |         |            |        |                    |         | pi_mul_rd_reg[33]_MB_genblk1.pcpi_mul_rd_reg[34]_M |
|        |         |        |         |         |            |        |                    |         | B_genblk1.pcpi_mul_rd_reg[35]/D4                   |
+--------+---------+--------+---------+---------+------------+--------+--------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:07.5 real=0:00:08.0 mem=2182.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:07.6 real=0:00:08.0 mem=2182.4M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.024|-0.043|
|reg2cgate | 0.395| 0.000|
|reg2reg   |-0.084|-0.864|
|HEPG      |-0.084|-0.864|
|All Paths |-0.084|-0.908|
+----------+------+------+

** GigaOpt Optimizer WNS Slack -0.084 TNS Slack -0.908 Density 76.08
OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.024|-0.043|
|reg2cgate | 0.395| 0.000|
|reg2reg   |-0.084|-0.864|
|HEPG      |-0.084|-0.864|
|All Paths |-0.084|-0.908|
+----------+------+------+

Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:08.3 real=0:00:08.0 mem=2182.4M) ***

(I,S,L,T): default_emulate_view: NA, NA, 0.000722149, 0.000722149
*** TnsOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:10.7/0:00:10.7 (1.0), totSession cpu/real = 0:05:09.3/0:07:01.6 (0.7), mem = 2077.3M
End: GigaOpt Optimization in TNS mode
*** IncrReplace #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:05:09.9/0:07:02.1 (0.7), mem = 2077.3M

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  default_emulate_view
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 54 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 54
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 12879 nets ( ignored 0 )
[NR-eGR] There are 59 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 12879
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 12879 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.102616e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         4( 0.02%)   ( 0.02%) 
[NR-eGR]  Metal3 ( 3)         5( 0.03%)   ( 0.03%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         9( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.47 seconds, mem = 2085.8M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:01.9, real=0:00:02.0)***
Iteration  6: Total net bbox = 1.833e+05 (9.13e+04 9.19e+04)
              Est.  stn bbox = 2.185e+05 (1.12e+05 1.06e+05)
              cpu = 0:00:03.0 real = 0:00:03.0 mem = 2132.4M
Iteration  7: Total net bbox = 1.876e+05 (9.50e+04 9.26e+04)
              Est.  stn bbox = 2.231e+05 (1.16e+05 1.07e+05)
              cpu = 0:00:04.8 real = 0:00:05.0 mem = 2120.4M
Iteration  8: Total net bbox = 1.866e+05 (9.47e+04 9.19e+04)
              Est.  stn bbox = 2.218e+05 (1.16e+05 1.06e+05)
              cpu = 0:00:05.5 real = 0:00:06.0 mem = 2116.4M
Iteration  9: Total net bbox = 1.878e+05 (9.54e+04 9.24e+04)
              Est.  stn bbox = 2.221e+05 (1.16e+05 1.06e+05)
              cpu = 0:00:09.2 real = 0:00:09.0 mem = 2116.4M
Iteration 10: Total net bbox = 1.835e+05 (9.12e+04 9.24e+04)
              Est.  stn bbox = 2.164e+05 (1.10e+05 1.06e+05)
              cpu = 0:00:04.3 real = 0:00:05.0 mem = 2116.4M
Move report: Timing Driven Placement moves 10795 insts, mean move: 5.36 um, max move: 68.12 um 
	Max move on inst (RC_CG_HIER_INST17/RC_CGIC_INST): (153.20, 160.36) --> (112.44, 133.00)

Finished Incremental Placement (cpu=0:00:30.1, real=0:00:31.0, mem=2116.4M)
*** Starting refinePlace (0:05:41 mem=2116.4M) ***
Total net bbox length = 1.894e+05 (9.587e+04 9.355e+04) (ext = 1.033e+04)
Move report: Detail placement moves 10794 insts, mean move: 0.86 um, max move: 23.60 um 
	Max move on inst (FE_OFC1141_mem_la_wdata_27): (195.41, 131.28) --> (219.00, 131.29)
	Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 2121.6MB
Summary Report:
Instances move: 10794 (out of 10795 movable)
Instances flipped: 1
Mean displacement: 0.86 um
Max displacement: 23.60 um (Instance: FE_OFC1141_mem_la_wdata_27) (195.409, 131.276) -> (219, 131.29)
	Length: 24 sites, height: 1 rows, site name: CoreSite, cell type: CLKBUFX20
Total net bbox length = 1.915e+05 (9.662e+04 9.485e+04) (ext = 1.030e+04)
Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 2121.6MB
*** Finished refinePlace (0:05:42 mem=2121.6M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 54 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 54
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 12879 nets ( ignored 0 )
[NR-eGR] There are 59 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 12879
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 12879 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.081463e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         4( 0.02%)   ( 0.02%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         4( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.37 seconds, mem = 2112.8M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  Metal1   (1H)             0   40837 
[NR-eGR]  Metal2   (2V)         65885   56454 
[NR-eGR]  Metal3   (3H)         81257    6824 
[NR-eGR]  Metal4   (4V)         42480    2629 
[NR-eGR]  Metal5   (5H)         23949     305 
[NR-eGR]  Metal6   (6V)          2921      78 
[NR-eGR]  Metal7   (7H)          1106      45 
[NR-eGR]  Metal8   (8V)           212      28 
[NR-eGR]  Metal9   (9H)           260      11 
[NR-eGR]  Metal10  (10V)            1      11 
[NR-eGR]  Metal11  (11H)            6       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total       218077  107222 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 191470um
[NR-eGR] Total length: 218077um, number of vias: 107222
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 7511um, number of vias: 2092
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.49 seconds, mem = 2108.8M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:33.1, real=0:00:33.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2078.8M)
Extraction called for design 'picorv32' of instances=10795 and nets=15037 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2078.758M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:03:46, real = 0:03:49, mem = 1895.2M, totSessionCpu=0:05:44 **
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2072.85)
Total number of fetched objects 14858
End delay calculation. (MEM=2100.06 CPU=0:00:02.7 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=2100.06 CPU=0:00:03.3 REAL=0:00:03.0)
*** IncrReplace #2 [finish] (place_opt_design #1) : cpu/real = 0:00:38.4/0:00:39.0 (1.0), totSession cpu/real = 0:05:48.3/0:07:41.2 (0.8), mem = 2100.1M
skipped the cell partition in DRV
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 1, Num usable cells 641
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 1, Num usable cells 641
Begin: GigaOpt DRV Optimization
*** DrvOpt #4 [begin] (place_opt_design #1) : totSession cpu/real = 0:05:49.0/0:07:41.8 (0.8), mem = 2116.1M
Info: 59 clock nets excluded from IPO operation.
(I,S,L,T): default_emulate_view: NA, NA, 0.000722149, 0.000722149
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   612|  1293|    -0.53|   234|   234|    -0.20|     0|     0|     0|     0|    -0.15|    -2.44|       0|       0|       0| 76.08%|          |         |
|   235|   236|    -0.39|   234|   234|    -0.16|     0|     0|     0|     0|    -0.12|    -1.91|     175|      15|     229| 76.84%| 0:00:08.0|  2189.3M|
|   234|   234|    -0.39|   234|   234|    -0.16|     0|     0|     0|     0|    -0.12|    -1.91|       0|       0|       1| 76.85%| 0:00:03.0|  2189.3M|
|   234|   234|    -0.39|   234|   234|    -0.16|     0|     0|     0|     0|    -0.12|    -1.91|       0|       0|       0| 76.85%| 0:00:03.0|  2189.3M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 234 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:   234 net(s): Could not be fixed because the gain is not enough.


*** Finish DRV Fixing (cpu=0:00:13.8 real=0:00:14.0 mem=2189.3M) ***

*** Starting refinePlace (0:06:05 mem=2166.3M) ***
Total net bbox length = 1.918e+05 (9.672e+04 9.508e+04) (ext = 1.024e+04)
Move report: Detail placement moves 768 insts, mean move: 2.09 um, max move: 23.84 um 
	Max move on inst (FE_OFC2158_n_1875): (148.80, 187.72) --> (131.80, 194.56)
	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 2169.4MB
Summary Report:
Instances move: 768 (out of 10985 movable)
Instances flipped: 0
Mean displacement: 2.09 um
Max displacement: 23.84 um (Instance: FE_OFC2158_n_1875) (148.8, 187.72) -> (131.8, 194.56)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 1.933e+05 (9.764e+04 9.561e+04) (ext = 1.027e+04)
Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 2169.4MB
*** Finished refinePlace (0:06:06 mem=2169.4M) ***
*** maximum move = 23.84 um ***
*** Finished re-routing un-routed nets (2166.4M) ***

*** Finish Physical Update (cpu=0:00:01.5 real=0:00:01.0 mem=2166.4M) ***
(I,S,L,T): default_emulate_view: NA, NA, 0.000737703, 0.000737703
*** DrvOpt #4 [finish] (place_opt_design #1) : cpu/real = 0:00:18.0/0:00:18.2 (1.0), totSession cpu/real = 0:06:07.0/0:08:00.0 (0.8), mem = 2087.3M
End: GigaOpt DRV Optimization
Leakage Power Opt: resetting the buf/inv selection

------------------------------------------------------------------
     Summary (cpu=0.30min real=0.32min mem=2087.3M)
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.183  | -0.183  |  0.417  |  0.034  |
|           TNS (ns):| -3.315  | -3.315  |  0.000  |  0.000  |
|    Violating Paths:|   32    |   32    |    0    |    0    |
|          All Paths:|  2253   |  1945   |   58    |   714   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    234 (234)     |   -0.104   |    234 (234)     |
|   max_tran     |    244 (254)     |   -0.338   |    244 (254)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 76.845%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:04:10, real = 0:04:13, mem = 1928.2M, totSessionCpu=0:06:08 **
*** Timing NOT met, worst failing slack is -0.183
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 1, Num usable cells 641
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 1, Num usable cells 641
Begin: GigaOpt Optimization in WNS mode
Info: 59 clock nets excluded from IPO operation.
*** WnsOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:06:07.8/0:08:00.8 (0.8), mem = 2087.4M
(I,S,L,T): default_emulate_view: NA, NA, 0.000737703, 0.000737703
*info: 59 clock nets excluded
*info: 72 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.183 TNS Slack -3.315 Density 76.85
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.034| 0.000|
|reg2cgate | 0.417| 0.000|
|reg2reg   |-0.183|-3.315|
|HEPG      |-0.183|-3.315|
|All Paths |-0.183|-3.315|
+----------+------+------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+---------+------------+--------+--------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |     Worst View     |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+--------------------+---------+----------------------------------------------------+
|  -0.183|   -0.183|  -3.315|   -3.315|   76.85%|   0:00:00.0| 2144.7M|default_emulate_view|  reg2reg| CDN_MBIT_genblk1.pcpi_mul_rd_reg[56]_MB_genblk1.pc |
|        |         |        |         |         |            |        |                    |         | pi_mul_rd_reg[57]_MB_genblk1.pcpi_mul_rd_reg[58]_M |
|        |         |        |         |         |            |        |                    |         | B_genblk1.pcpi_mul_rd_reg[59]/D1                   |
|  -0.117|   -0.117|  -1.909|   -1.909|   76.85%|   0:00:00.0| 2163.8M|default_emulate_view|  reg2reg| CDN_MBIT_genblk1.pcpi_mul_rd_reg[56]_MB_genblk1.pc |
|        |         |        |         |         |            |        |                    |         | pi_mul_rd_reg[57]_MB_genblk1.pcpi_mul_rd_reg[58]_M |
|        |         |        |         |         |            |        |                    |         | B_genblk1.pcpi_mul_rd_reg[59]/D1                   |
|  -0.094|   -0.094|  -1.372|   -1.372|   76.84%|   0:00:01.0| 2163.8M|default_emulate_view|  reg2reg| CDN_MBIT_genblk1.pcpi_mul_rd_reg[36]_MB_genblk1.pc |
|        |         |        |         |         |            |        |                    |         | pi_mul_rd_reg[37]_MB_genblk1.pcpi_mul_rd_reg[38]_M |
|        |         |        |         |         |            |        |                    |         | B_genblk1.pcpi_mul_rd_reg[39]/D2                   |
|  -0.057|   -0.057|  -0.573|   -0.573|   76.85%|   0:00:00.0| 2163.8M|default_emulate_view|  reg2reg| CDN_MBIT_genblk1.pcpi_mul_rd_reg[36]_MB_genblk1.pc |
|        |         |        |         |         |            |        |                    |         | pi_mul_rd_reg[37]_MB_genblk1.pcpi_mul_rd_reg[38]_M |
|        |         |        |         |         |            |        |                    |         | B_genblk1.pcpi_mul_rd_reg[39]/D2                   |
|  -0.032|   -0.032|  -0.160|   -0.160|   76.86%|   0:00:01.0| 2169.9M|default_emulate_view|  reg2reg| CDN_MBIT_genblk1.pcpi_mul_rd_reg[36]_MB_genblk1.pc |
|        |         |        |         |         |            |        |                    |         | pi_mul_rd_reg[37]_MB_genblk1.pcpi_mul_rd_reg[38]_M |
|        |         |        |         |         |            |        |                    |         | B_genblk1.pcpi_mul_rd_reg[39]/D2                   |
|  -0.012|   -0.012|  -0.050|   -0.050|   76.85%|   0:00:01.0| 2188.9M|default_emulate_view|  reg2reg| CDN_MBIT_count_cycle_reg[60]_MB_count_cycle_reg[61 |
|        |         |        |         |         |            |        |                    |         | ]_MB_count_cycle_reg[62]_MB_count_cycle_reg[63]/D4 |
|   0.009|    0.009|   0.000|    0.000|   76.86%|   0:00:01.0| 2188.9M|default_emulate_view|  reg2reg| CDN_MBIT_genblk1.pcpi_mul_rd_reg[36]_MB_genblk1.pc |
|        |         |        |         |         |            |        |                    |         | pi_mul_rd_reg[37]_MB_genblk1.pcpi_mul_rd_reg[38]_M |
|        |         |        |         |         |            |        |                    |         | B_genblk1.pcpi_mul_rd_reg[39]/D2                   |
|   0.025|    0.025|   0.000|    0.000|   76.86%|   0:00:03.0| 2196.9M|default_emulate_view|  reg2reg| CDN_MBIT_genblk1.pcpi_mul_rd_reg[36]_MB_genblk1.pc |
|        |         |        |         |         |            |        |                    |         | pi_mul_rd_reg[37]_MB_genblk1.pcpi_mul_rd_reg[38]_M |
|        |         |        |         |         |            |        |                    |         | B_genblk1.pcpi_mul_rd_reg[39]/D2                   |
|   0.031|    0.031|   0.000|    0.000|   76.86%|   0:00:07.0| 2198.9M|default_emulate_view|  reg2reg| CDN_MBIT_genblk1.pcpi_mul_rd_reg[52]_MB_genblk1.pc |
|        |         |        |         |         |            |        |                    |         | pi_mul_rd_reg[53]_MB_genblk1.pcpi_mul_rd_reg[54]_M |
|        |         |        |         |         |            |        |                    |         | B_genblk1.pcpi_mul_rd_reg[55]/D4                   |
|   0.052|    0.034|   0.000|    0.000|   76.86%|   0:00:11.0| 2198.9M|default_emulate_view|  reg2reg| CDN_MBIT_genblk1.pcpi_mul_rd_reg[52]_MB_genblk1.pc |
|        |         |        |         |         |            |        |                    |         | pi_mul_rd_reg[53]_MB_genblk1.pcpi_mul_rd_reg[54]_M |
|        |         |        |         |         |            |        |                    |         | B_genblk1.pcpi_mul_rd_reg[55]/D4                   |
|   0.051|    0.034|   0.000|    0.000|   76.86%|   0:00:00.0| 2198.9M|default_emulate_view|  reg2reg| CDN_MBIT_genblk1.pcpi_mul_rd_reg[52]_MB_genblk1.pc |
|        |         |        |         |         |            |        |                    |         | pi_mul_rd_reg[53]_MB_genblk1.pcpi_mul_rd_reg[54]_M |
|        |         |        |         |         |            |        |                    |         | B_genblk1.pcpi_mul_rd_reg[55]/D4                   |
+--------+---------+--------+---------+---------+------------+--------+--------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:24.3 real=0:00:25.0 mem=2198.9M) ***
Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+--------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |     Worst View     |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+--------------------+---------+----------------------------------------------------+
|   0.034|    0.034|   0.000|    0.000|   76.86%|   0:00:00.0| 2198.9M|default_emulate_view|  default| mem_la_addr[24]                                    |
|   0.057|    0.052|   0.000|    0.000|   76.86%|   0:00:00.0| 2198.9M|                  NA|       NA| NA                                                 |
|   0.057|    0.051|   0.000|    0.000|   76.86%|   0:00:00.0| 2198.9M|default_emulate_view|       NA| NA                                                 |
+--------+---------+--------+---------+---------+------------+--------+--------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=2198.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:24.7 real=0:00:25.0 mem=2198.9M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.061|0.000|
|reg2cgate |0.433|0.000|
|reg2reg   |0.051|0.000|
|HEPG      |0.051|0.000|
|All Paths |0.051|0.000|
+----------+-----+-----+

** GigaOpt Optimizer WNS Slack 0.051 TNS Slack 0.000 Density 76.86
*** Starting refinePlace (0:06:35 mem=2176.9M) ***
Total net bbox length = 1.933e+05 (9.763e+04 9.564e+04) (ext = 1.027e+04)

Starting Small incrNP...
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2176.9M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 176 insts, mean move: 0.93 um, max move: 10.44 um 
	Max move on inst (FE_OFC1305_genblk1_pcpi_mul_mul_2366_47_n_1508): (184.00, 71.44) --> (187.60, 78.28)
	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 2180.0MB
Summary Report:
Instances move: 176 (out of 10993 movable)
Instances flipped: 0
Mean displacement: 0.93 um
Max displacement: 10.44 um (Instance: FE_OFC1305_genblk1_pcpi_mul_mul_2366_47_n_1508) (184, 71.44) -> (187.6, 78.28)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 1.934e+05 (9.768e+04 9.570e+04) (ext = 1.027e+04)
Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 2180.0MB
*** Finished refinePlace (0:06:36 mem=2180.0M) ***
*** maximum move = 10.44 um ***
*** Finished re-routing un-routed nets (2176.0M) ***

*** Finish Physical Update (cpu=0:00:01.4 real=0:00:01.0 mem=2176.0M) ***
** GigaOpt Optimizer WNS Slack 0.051 TNS Slack 0.000 Density 76.86
OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.061|0.000|
|reg2cgate |0.433|0.000|
|reg2reg   |0.051|0.000|
|HEPG      |0.051|0.000|
|All Paths |0.051|0.000|
+----------+-----+-----+

Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:26.8 real=0:00:27.0 mem=2176.0M) ***

(I,S,L,T): default_emulate_view: NA, NA, 0.00073916, 0.00073916
*** WnsOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:29.1/0:00:29.3 (1.0), totSession cpu/real = 0:06:36.9/0:08:30.1 (0.8), mem = 2094.9M
End: GigaOpt Optimization in WNS mode
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 59 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:06:37.3/0:08:30.5 (0.8), mem = 2152.2M
(I,S,L,T): default_emulate_view: NA, NA, 0.00073916, 0.00073916
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 76.86
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   76.86%|        -|   0.000|   0.000|   0:00:00.0| 2152.2M|
|   74.86%|      660|  -0.001|  -0.001|   0:00:25.0| 2257.2M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.001  TNS Slack -0.001 Density 74.86
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:25.6) (real = 0:00:26.0) **
(I,S,L,T): default_emulate_view: NA, NA, 0.000705768, 0.000705768
*** AreaOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:25.7/0:00:26.0 (1.0), totSession cpu/real = 0:07:03.0/0:08:56.5 (0.8), mem = 2257.2M
End: Area Reclaim Optimization (cpu=0:00:26, real=0:00:26, mem=2106.08M, totSessionCpu=0:07:03).
Info: 59 clock nets excluded from IPO operation.

Begin: Area Power Optimization
Begin: Area Power Reclaim Optimization
*** AreaOpt #4 [begin] (place_opt_design #1) : totSession cpu/real = 0:07:03.3/0:08:56.8 (0.8), mem = 2163.3M
(I,S,L,T): default_emulate_view: NA, NA, 0.000705768, 0.000705768
Reclaim Optimization WNS Slack -0.001  TNS Slack -0.001 Density 74.86
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   74.86%|        -|  -0.001|  -0.001|   0:00:00.0| 2163.3M|
|   74.86%|        0|  -0.001|  -0.001|   0:00:00.0| 2163.3M|
|   74.79%|       30|  -0.001|  -0.001|   0:00:02.0| 2182.4M|
|   74.11%|      162|   0.000|   0.000|   0:00:03.0| 2182.4M|
|   74.07%|       48|   0.000|   0.000|   0:00:01.0| 2182.4M|
|   74.07%|        2|   0.000|   0.000|   0:00:00.0| 2182.4M|
|   74.07%|        0|   0.000|   0.000|   0:00:00.0| 2182.4M|
|   74.07%|        0|   0.000|   0.000|   0:00:03.0| 2182.4M|
|   74.07%|        0|   0.000|   0.000|   0:00:00.0| 2182.4M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 74.07
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 951 skipped = 0, called in commitmove = 212, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:09.4) (real = 0:00:10.0) **
(I,S,L,T): default_emulate_view: NA, NA, 0.000681969, 0.000681969
*** AreaOpt #4 [finish] (place_opt_design #1) : cpu/real = 0:00:09.6/0:00:09.6 (1.0), totSession cpu/real = 0:07:12.9/0:09:06.4 (0.8), mem = 2182.4M
End: Area Reclaim Optimization (cpu=0:00:10, real=0:00:10, mem=2106.31M, totSessionCpu=0:07:13).
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #5 [begin] (place_opt_design #1) : totSession cpu/real = 0:07:13.1/0:09:06.7 (0.8), mem = 2106.3M
Info: 59 clock nets excluded from IPO operation.
(I,S,L,T): default_emulate_view: NA, NA, 0.000681969, 0.000681969
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   245|   280|    -0.39|   234|   234|    -0.16|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0| 74.07%|          |         |
|   234|   234|    -0.39|   234|   234|    -0.16|     0|     0|     0|     0|     0.00|     0.00|       8|       2|       8| 74.10%| 0:00:04.0|  2220.8M|
|   234|   234|    -0.39|   234|   234|    -0.16|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0| 74.10%| 0:00:03.0|  2220.8M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 234 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:   234 net(s): Could not be fixed because the gain is not enough.


*** Finish DRV Fixing (cpu=0:00:07.4 real=0:00:07.0 mem=2220.8M) ***

(I,S,L,T): default_emulate_view: NA, NA, 0.000682457, 0.000682457
*** DrvOpt #5 [finish] (place_opt_design #1) : cpu/real = 0:00:09.3/0:00:09.3 (1.0), totSession cpu/real = 0:07:22.3/0:09:16.0 (0.8), mem = 2106.7M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:07:23 mem=2106.7M) ***

Starting Small incrNP...
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2106.7M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 914 insts, mean move: 0.81 um, max move: 10.44 um 
	Max move on inst (FE_OFC2278_n_1957): (108.80, 150.10) --> (112.40, 156.94)
	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 2109.8MB
Summary Report:
Instances move: 914 (out of 10487 movable)
Instances flipped: 0
Mean displacement: 0.81 um
Max displacement: 10.44 um (Instance: FE_OFC2278_n_1957) (108.8, 150.1) -> (112.4, 156.94)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 2109.8MB
*** Finished refinePlace (0:07:24 mem=2109.8M) ***
GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
Design TNS changes after trial route: 0.000 -> 0.000
GigaOpt: Skipping post-eco TNS optimization
**optDesign ... cpu = 0:05:27, real = 0:05:31, mem = 1940.5M, totSessionCpu=0:07:25 **

------------------------------------------------------------------
        Before Power Reclaim
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.001  |  0.417  |  0.011  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  2253   |  1945   |   58    |   714   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    234 (234)     |   -0.104   |    234 (234)     |
|   max_tran     |    234 (234)     |   -0.338   |    234 (234)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.101%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Info: 59 clock nets excluded from IPO operation.

Begin: Leakage Power Optimization
env CDS_WORKAREA is set to /home/s/sourlieleni/exercise10
Using Power View: default_emulate_view.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1940.79MB/3349.73MB/1983.11MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1940.79MB/3349.73MB/1983.11MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1940.79MB/3349.73MB/1983.11MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Feb-26 15:41:04 (2025-Feb-26 13:41:04 GMT)
2025-Feb-26 15:41:04 (2025-Feb-26 13:41:04 GMT): 10%
2025-Feb-26 15:41:04 (2025-Feb-26 13:41:04 GMT): 20%
2025-Feb-26 15:41:04 (2025-Feb-26 13:41:04 GMT): 30%
2025-Feb-26 15:41:04 (2025-Feb-26 13:41:04 GMT): 40%
2025-Feb-26 15:41:04 (2025-Feb-26 13:41:04 GMT): 50%
2025-Feb-26 15:41:04 (2025-Feb-26 13:41:04 GMT): 60%
2025-Feb-26 15:41:04 (2025-Feb-26 13:41:04 GMT): 70%
2025-Feb-26 15:41:04 (2025-Feb-26 13:41:04 GMT): 80%
2025-Feb-26 15:41:04 (2025-Feb-26 13:41:04 GMT): 90%

Finished Levelizing
2025-Feb-26 15:41:04 (2025-Feb-26 13:41:04 GMT)

Starting Activity Propagation
2025-Feb-26 15:41:04 (2025-Feb-26 13:41:04 GMT)
2025-Feb-26 15:41:04 (2025-Feb-26 13:41:04 GMT): 10%
2025-Feb-26 15:41:04 (2025-Feb-26 13:41:04 GMT): 20%

Finished Activity Propagation
2025-Feb-26 15:41:05 (2025-Feb-26 13:41:05 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1941.04MB/3349.73MB/1983.11MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Feb-26 15:41:05 (2025-Feb-26 13:41:05 GMT)
 ... Calculating leakage power
2025-Feb-26 15:41:05 (2025-Feb-26 13:41:05 GMT): 10%
2025-Feb-26 15:41:05 (2025-Feb-26 13:41:05 GMT): 20%
2025-Feb-26 15:41:05 (2025-Feb-26 13:41:05 GMT): 30%
2025-Feb-26 15:41:05 (2025-Feb-26 13:41:05 GMT): 40%

Finished Calculating power
2025-Feb-26 15:41:05 (2025-Feb-26 13:41:05 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1941.04MB/3349.73MB/1983.11MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1941.04MB/3349.73MB/1983.11MB)

Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1941.04MB/3349.73MB/1983.11MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1941.04MB/3349.73MB/1983.11MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 21.35-s114_1 (64bit) 10/13/2022 12:11 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2025-Feb-26 15:41:05 (2025-Feb-26 13:41:05 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: picorv32
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.00070181
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                     0.0002233       31.82
Macro                                  0           0
IO                                     0           0
Combinational                  0.0004718       67.22
Clock (Combinational)                  0           0
Clock (Sequential)             6.738e-06      0.9601
-----------------------------------------------------------------------------------------
Total                          0.0007018         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9  0.0007018         100


Clock                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
clk                            6.738e-06      0.9601
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.004000 usec 
Clock Toggle Rate:   500.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:    FE_OFC805_mem_la_write (CLKBUFX20):         6.25e-07
*              Highest Leakage Power:    FE_OFC805_mem_la_write (CLKBUFX20):         6.25e-07
*                Total Cap:      1.1906e-10 F
*                Total instances in design: 10487
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1943.91MB/3349.73MB/1983.11MB)

OptDebug: Start of Power Reclaim:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.011|0.000|
|reg2cgate |0.417|0.000|
|reg2reg   |0.001|0.000|
|HEPG      |0.001|0.000|
|All Paths |0.001|0.000|
+----------+-----+-----+

env CDS_WORKAREA is set to /home/s/sourlieleni/exercise10
Using Power View: default_emulate_view.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1942.71MB/3377.88MB/1983.11MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1942.71MB/3377.88MB/1983.11MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1942.71MB/3377.88MB/1983.11MB)

Begin Processing Signal Activity


Starting Activity Propagation
2025-Feb-26 15:41:15 (2025-Feb-26 13:41:15 GMT)
2025-Feb-26 15:41:15 (2025-Feb-26 13:41:15 GMT): 10%
2025-Feb-26 15:41:15 (2025-Feb-26 13:41:15 GMT): 20%

Finished Activity Propagation
2025-Feb-26 15:41:16 (2025-Feb-26 13:41:16 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1943.08MB/3377.88MB/1983.11MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Feb-26 15:41:16 (2025-Feb-26 13:41:16 GMT)
 ... Calculating leakage power
2025-Feb-26 15:41:16 (2025-Feb-26 13:41:16 GMT): 10%
2025-Feb-26 15:41:16 (2025-Feb-26 13:41:16 GMT): 20%
2025-Feb-26 15:41:16 (2025-Feb-26 13:41:16 GMT): 30%
2025-Feb-26 15:41:16 (2025-Feb-26 13:41:16 GMT): 40%

Finished Calculating power
2025-Feb-26 15:41:16 (2025-Feb-26 13:41:16 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1943.08MB/3377.88MB/1983.11MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1943.08MB/3377.88MB/1983.11MB)

Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1943.08MB/3377.88MB/1983.11MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1943.08MB/3377.88MB/1983.11MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 21.35-s114_1 (64bit) 10/13/2022 12:11 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2025-Feb-26 15:41:16 (2025-Feb-26 13:41:16 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: picorv32
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.00070181
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                     0.0002233       31.82
Macro                                  0           0
IO                                     0           0
Combinational                  0.0004718       67.22
Clock (Combinational)                  0           0
Clock (Sequential)             6.738e-06      0.9601
-----------------------------------------------------------------------------------------
Total                          0.0007018         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9  0.0007018         100


Clock                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
clk                            6.738e-06      0.9601
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.004000 usec 
Clock Toggle Rate:   500.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:    FE_OFC805_mem_la_write (CLKBUFX20):         6.25e-07
*              Highest Leakage Power:    FE_OFC805_mem_la_write (CLKBUFX20):         6.25e-07
*                Total Cap:      1.1906e-10 F
*                Total instances in design: 10487
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1946.08MB/3379.63MB/1983.11MB)

OptDebug: End of Power Reclaim:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.011|0.000|
|reg2cgate |0.417|0.000|
|reg2reg   |0.001|0.000|
|HEPG      |0.001|0.000|
|All Paths |0.001|0.000|
+----------+-----+-----+

End: Leakage Power Optimization (cpu=0:00:11, real=0:00:11, mem=2108.91M, totSessionCpu=0:07:38).
**optDesign ... cpu = 0:05:41, real = 0:05:45, mem = 1941.1M, totSessionCpu=0:07:38 **
Register exp ratio and priority group on 0 nets on 14492 nets : 

Active setup views:
 default_emulate_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'picorv32' of instances=10487 and nets=14729 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2092.547M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
<optDesign CMD> Restore Using all VT Cells
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2086.56)
Total number of fetched objects 14550
End delay calculation. (MEM=2113.77 CPU=0:00:02.4 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2113.77 CPU=0:00:03.0 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:04.1 real=0:00:04.0 totSessionCpu=0:07:44 mem=2113.8M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 54 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 54
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 12571 nets ( ignored 0 )
[NR-eGR] There are 59 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 12571
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 12571 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.083327e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         7( 0.04%)   ( 0.04%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         7( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.46 sec, Real: 0.47 sec, Curr Mem: 2121.77 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:05:47, real = 0:05:51, mem = 1937.3M, totSessionCpu=0:07:44 **
Using report_power -leakage to report leakage power.
env CDS_WORKAREA is set to /home/s/sourlieleni/exercise10
Using Power View: default_emulate_view.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1932.99MB/3270.43MB/1983.11MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1932.99MB/3270.43MB/1983.11MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1932.99MB/3270.43MB/1983.11MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Feb-26 15:41:23 (2025-Feb-26 13:41:23 GMT)
2025-Feb-26 15:41:24 (2025-Feb-26 13:41:24 GMT): 10%
2025-Feb-26 15:41:24 (2025-Feb-26 13:41:24 GMT): 20%
2025-Feb-26 15:41:24 (2025-Feb-26 13:41:24 GMT): 30%
2025-Feb-26 15:41:24 (2025-Feb-26 13:41:24 GMT): 40%
2025-Feb-26 15:41:24 (2025-Feb-26 13:41:24 GMT): 50%
2025-Feb-26 15:41:24 (2025-Feb-26 13:41:24 GMT): 60%
2025-Feb-26 15:41:24 (2025-Feb-26 13:41:24 GMT): 70%
2025-Feb-26 15:41:24 (2025-Feb-26 13:41:24 GMT): 80%
2025-Feb-26 15:41:24 (2025-Feb-26 13:41:24 GMT): 90%

Finished Levelizing
2025-Feb-26 15:41:24 (2025-Feb-26 13:41:24 GMT)

Starting Activity Propagation
2025-Feb-26 15:41:24 (2025-Feb-26 13:41:24 GMT)
2025-Feb-26 15:41:24 (2025-Feb-26 13:41:24 GMT): 10%
2025-Feb-26 15:41:24 (2025-Feb-26 13:41:24 GMT): 20%

Finished Activity Propagation
2025-Feb-26 15:41:24 (2025-Feb-26 13:41:24 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:00, mem(process/total/peak)=1933.37MB/3270.43MB/1983.11MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Feb-26 15:41:24 (2025-Feb-26 13:41:24 GMT)
 ... Calculating leakage power
2025-Feb-26 15:41:24 (2025-Feb-26 13:41:24 GMT): 10%
2025-Feb-26 15:41:24 (2025-Feb-26 13:41:24 GMT): 20%
2025-Feb-26 15:41:24 (2025-Feb-26 13:41:24 GMT): 30%
2025-Feb-26 15:41:24 (2025-Feb-26 13:41:24 GMT): 40%

Finished Calculating power
2025-Feb-26 15:41:24 (2025-Feb-26 13:41:24 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1933.37MB/3270.43MB/1983.11MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1933.37MB/3270.43MB/1983.11MB)

Ended Power Analysis: (cpu=0:00:02, real=0:00:01, mem(process/total/peak)=1933.37MB/3270.43MB/1983.11MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1933.37MB/3270.43MB/1983.11MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 21.35-s114_1 (64bit) 10/13/2022 12:11 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2025-Feb-26 15:41:24 (2025-Feb-26 13:41:24 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: picorv32

*

*	Power Domain used: 

*              Rail:        VDD      Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/picorv32_preCTS.power -leakage

*

-----------------------------------------------------------------------------------------

*



Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.00070181
-----------------------------------------------------------------------------------------
Sequential                     0.0002233       31.82
Macro                                  0           0
IO                                     0           0
Combinational                  0.0004718       67.22
Clock (Combinational)                  0           0
Clock (Sequential)             6.738e-06      0.9601
-----------------------------------------------------------------------------------------
Total                          0.0007018         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9  0.0007018         100


Clock                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
clk                            6.738e-06      0.9601
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.004000 usec 
Clock Toggle Rate:   500.0000 Mhz 
Clock Static Probability:  0.5000
  
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1936.24MB/3270.43MB/1983.11MB)


Output file is ./timingReports/picorv32_preCTS.power.

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.002  |  0.002  |  0.417  |  0.011  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  2253   |  1945   |   58    |   714   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    234 (234)     |   -0.104   |    234 (234)     |
|   max_tran     |    234 (234)     |   -0.338   |    234 (234)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.101%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:05:50, real = 0:05:59, mem = 1934.7M, totSessionCpu=0:07:47 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
Disable CTE adjustment.
**place_opt_design ... cpu = 0:06:59, real = 0:07:11, mem = 1984.2M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3530          4  The process node is not set. Use the com...
WARNING   IMPSP-9025           2  No scan chain specified/traced.          
WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
WARNING   IMPOPT-3195          2  Analysis mode has changed.               
*** Message Summary: 9 warning(s), 0 error(s)

*** place_opt_design #1 [finish] : cpu/real = 0:06:58.9/0:07:10.3 (1.0), totSession cpu/real = 0:07:47.3/0:09:46.9 (0.8), mem = 1984.2M
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix picorv32_preCTS -outDir timingReports
*** timeDesign #1 [begin] : totSession cpu/real = 0:07:47.3/0:09:47.0 (0.8), mem = 1984.2M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1984.2M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.002  |  0.002  |  0.417  |  0.011  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  2253   |  1945   |   58    |   714   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    234 (234)     |   -0.104   |    234 (234)     |
|   max_tran     |    234 (234)     |   -0.338   |    234 (234)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.101%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 2.56 sec
Total Real time: 7.0 sec
Total Memory Usage: 1984.363281 Mbytes
*** timeDesign #1 [finish] : cpu/real = 0:00:02.6/0:00:07.5 (0.3), totSession cpu/real = 0:07:49.9/0:09:54.5 (0.8), mem = 1984.4M
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -preCTS -hold -pathReports -slackReports -numPaths 50 -prefix picorv32_preCTS -outDir timingReports
*** timeDesign #2 [begin] : totSession cpu/real = 0:07:49.9/0:09:54.5 (0.8), mem = 1984.4M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1970.8M)
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1974.86)
Total number of fetched objects 14550
End delay calculation. (MEM=2010.81 CPU=0:00:02.7 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=2010.81 CPU=0:00:03.4 REAL=0:00:03.0)
Turning on fast DC mode.
*** Done Building Timing Graph (cpu=0:00:04.3 real=0:00:04.0 totSessionCpu=0:07:55 mem=2010.8M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.193  |  0.263  |  0.494  |  0.193  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  2253   |  1945   |   58    |   714   |
+--------------------+---------+---------+---------+---------+

Density: 74.101%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 6.17 sec
Total Real time: 6.0 sec
Total Memory Usage: 1950.296875 Mbytes
*** timeDesign #2 [finish] : cpu/real = 0:00:06.2/0:00:06.2 (1.0), totSession cpu/real = 0:07:56.1/0:10:00.7 (0.8), mem = 1950.3M
<CMD> add_ndr -width {Metal1 0.12 Metal2 0.16 Metal3 0.16 Metal4 0.16 Metal5 0.16 Metal6 0.16 Metal7 0.16 Metal8 0.16 Metal9 0.16 Metal10 0.44 Metal11 0.44 } -spacing {Metal1 0.12 Metal2 0.14 Metal3 0.14 Metal4 0.14 Metal5 0.14 Metal6 0.14 Metal7 0.14 Metal8 0.14 Metal9 0.14 Metal10 0.4 Metal11 0.4 } -name NDRclock
<CMD> create_route_type -top_preferred_layer 7 -bottom_preferred_layer 5 -non_default_rule NDRclock -name NDRtype
<CMD> set_ccopt_property -route_type NDRtype -net_type trunk
<CMD> set_ccopt_property -route_type default -net_type leaf
<CMD> set_ccopt_property -target_skew 0.4
<CMD> set_ccopt_property -target_max_trans 0.04
<CMD> set_ccopt_property -cell_halo_x 0.1
<CMD> set_ccopt_property -cell_halo_y 0.1
<CMD> ccopt_design
#% Begin ccopt_design (date=02/26 15:41:45, mem=1796.9M)
Turning off fast DC mode.
*** ccopt_design #1 [begin] : totSession cpu/real = 0:07:56.2/0:10:00.8 (0.8), mem = 1950.3M
Runtime...
**INFO: User's settings:
setNanoRouteMode -droutePostRouteSpreadWire         1
setNanoRouteMode -droutePostRouteWidenWireRule      LEFSpecialRouteSpec
setNanoRouteMode -extractThirdPartyCompatible       false
setNanoRouteMode -grouteExpTdStdDelay               38
setNanoRouteMode -timingEngine                      {}
setExtractRCMode -engine                            preRoute
setDelayCalMode -enable_high_fanout                 true
setDelayCalMode -engine                             aae
setDelayCalMode -ignoreNetLoad                      false
setDelayCalMode -socv_accuracy_mode                 low
setOptMode -activeHoldViews                         { default_emulate_view }
setOptMode -activeSetupViews                        { default_emulate_view }
setOptMode -allEndPoints                            false
setOptMode -autoSetupViews                          { default_emulate_view}
setOptMode -autoTDGRSetupViews                      { default_emulate_view}
setOptMode -drcMargin                               0
setOptMode -effort                                  high
setOptMode -fixDrc                                  true
setOptMode -holdTargetSlack                         0
setOptMode -leakageToDynamicRatio                   1
setOptMode -maxDensity                              0.95
setOptMode -optimizeFF                              true
setOptMode -powerEffort                             high
setOptMode -preserveAllSequential                   true
setOptMode -reclaimArea                             true
setOptMode -setupTargetSlack                        0
setOptMode -simplifyNetlist                         true
setOptMode -usefulSkew                              true
setPlaceMode -place_detail_check_route              false
setPlaceMode -place_detail_preserve_routing         true
setPlaceMode -place_detail_remove_affected_routing  false
setPlaceMode -place_detail_swap_eeq_cells           false
setPlaceMode -place_global_clock_gate_aware         true
setPlaceMode -place_global_cong_effort              auto
setPlaceMode -place_global_ignore_scan              true
setPlaceMode -place_global_ignore_spare             false
setPlaceMode -place_global_module_aware_spare       false
setPlaceMode -place_global_place_io_pins            true
setPlaceMode -place_global_reorder_scan             true
setPlaceMode -powerDriven                           false
setPlaceMode -timingDriven                          true
setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
setRouteMode -earlyGlobalRoutePartitionPinGuide     true

(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): default_emulate_constraint_mode
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for clk...
  clock_tree clk contains 512 sinks and 58 clock gates.
Extracting original clock gating for clk done.
The skew group clk/default_emulate_constraint_mode was created. It contains 512 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=1956.3M, init mem=1956.3M)
*info: Placed = 10487         
*info: Unplaced = 0           
Placement Density:74.10%(33353/45011)
Placement Density (including fixed std cells):74.10%(33353/45011)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=1956.3M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.1 real=0:00:00.1)
Innovus will update I/O latencies
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:00.1 real=0:00:00.1)
CCOpt::Phase::Initialization done. (took cpu=0:00:00.1 real=0:00:00.1)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
*** CTS #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:07:57.1/0:10:01.7 (0.8), mem = 1956.3M
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Leaving CCOpt scope - Initializing activity data...
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
             0V	    VSS
           0.9V	    VDD

Starting Levelizing
2025-Feb-26 15:41:47 (2025-Feb-26 13:41:47 GMT)
2025-Feb-26 15:41:47 (2025-Feb-26 13:41:47 GMT): 10%
2025-Feb-26 15:41:47 (2025-Feb-26 13:41:47 GMT): 20%
2025-Feb-26 15:41:47 (2025-Feb-26 13:41:47 GMT): 30%
2025-Feb-26 15:41:47 (2025-Feb-26 13:41:47 GMT): 40%
2025-Feb-26 15:41:47 (2025-Feb-26 13:41:47 GMT): 50%
2025-Feb-26 15:41:47 (2025-Feb-26 13:41:47 GMT): 60%
2025-Feb-26 15:41:47 (2025-Feb-26 13:41:47 GMT): 70%
2025-Feb-26 15:41:47 (2025-Feb-26 13:41:47 GMT): 80%
2025-Feb-26 15:41:47 (2025-Feb-26 13:41:47 GMT): 90%

Finished Levelizing
2025-Feb-26 15:41:47 (2025-Feb-26 13:41:47 GMT)

Starting Activity Propagation
2025-Feb-26 15:41:47 (2025-Feb-26 13:41:47 GMT)
2025-Feb-26 15:41:47 (2025-Feb-26 13:41:47 GMT): 10%
2025-Feb-26 15:41:48 (2025-Feb-26 13:41:48 GMT): 20%

Finished Activity Propagation
2025-Feb-26 15:41:48 (2025-Feb-26 13:41:48 GMT)
Leaving CCOpt scope - Initializing activity data done. (took cpu=0:00:01.6 real=0:00:01.6)
Found 0 advancing pin insertion delay (0.000% of 512 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 512 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1984.64 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 54 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 54
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 12571 nets ( ignored 0 )
[NR-eGR] There are 59 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 12571
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 12571 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.083327e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         7( 0.04%)   ( 0.04%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         7( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  Metal1   (1H)             0   40222 
[NR-eGR]  Metal2   (2V)         65148   55572 
[NR-eGR]  Metal3   (3H)         81032    6914 
[NR-eGR]  Metal4   (4V)         42938    2650 
[NR-eGR]  Metal5   (5H)         24277     312 
[NR-eGR]  Metal6   (6V)          3057      79 
[NR-eGR]  Metal7   (7H)          1115      39 
[NR-eGR]  Metal8   (8V)           210      28 
[NR-eGR]  Metal9   (9H)           260      11 
[NR-eGR]  Metal10  (10V)            1      11 
[NR-eGR]  Metal11  (11H)            5       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total       218044  105838 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 191936um
[NR-eGR] Total length: 218044um, number of vias: 105838
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 7518um, number of vias: 2121
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.75 sec, Real: 0.76 sec, Curr Mem: 1998.84 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.8 real=0:00:00.8)
Legalization setup...
Using cell based legalization.
Initializing placement interface...
  Use check_library -place or consult logv if problems occur.
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
Initializing placement interface done.
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Leaving CCOpt scope - Initializing placement interface...
Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
Legalization setup done. (took cpu=0:00:00.2 real=0:00:00.2)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    cts_merge_clock_gates is set for at least one object
    cts_merge_clock_logic is set for at least one object
    route_type is set for at least one object
    source_driver is set for at least one object
    target_max_trans is set for at least one object
    target_max_trans_sdc is set for at least one object
    target_skew is set for at least one object
  Private non-default CCOpt properties:
    cloning_copy_activity: 1 (default: false)
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Route type trimming info:
  No route type modifications were made.
**ERROR: (IMPCCOPT-1209):	Non-leaf transition time target of 0.040ns is too low on the rising edge. The largest clock gate is unable to drive the largest buffer or inverter in power_domain auto-default. To adhere to the given transition time target, you will need to select a stronger clock gate, increase the transition time target to at least 0.049ns or remove these driver cells from the CTS cell lists: BUFX2 CLKBUFX2 CLKBUFX3 CLKBUFX4 INVX1 INVX2 INVX3 INVXL.
Type 'man IMPCCOPT-1209' for more detail.
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
    route_type (trunk): NDRtype (default: default)
    source_driver: BUFX4/A BUFX4/Y (default: )
  No private non-default CCOpt properties
For power domain auto-default:
  Buffers:     {CLKBUFX4 CLKBUFX3 CLKBUFX2 BUFX2}
  Inverters:   {INVX3 INVX2 INVX1 INVXL}
  Clock gates: TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 45010.620um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: NDRtype; Top/bottom preferred layer name: Metal7/Metal5; 
  Non-default rule name: NDRclock; Unshielded; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner default_emulate_delay_corner:both, late and power domain auto-default:
  Slew time target (leaf):    0.040ns (Too low; min: 0.055ns)
  Slew time target (trunk):   0.040ns (Too low; min: 0.055ns)
  Slew time target (top):     0.040ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.077ns
  Buffer max distance: 20.920um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CLKBUFX4, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=20.920um, saturatedSlew=0.036ns, speed=229.638um per ns, cellArea=114.436um^2 per 1000um}
  Inverter  : {lib_cell:INVX3, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=13.909um, saturatedSlew=0.035ns, speed=377.449um per ns, cellArea=98.354um^2 per 1000um}
  Clock gate (with test): {lib_cell:TLATNTSCAX6, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=15.196um, saturatedSlew=0.039ns, speed=66.329um per ns, cellArea=562.648um^2 per 1000um}
  Clock gate   (no test): {lib_cell:TLATNCAX6, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=15.111um, saturatedSlew=0.039ns, speed=65.987um per ns, cellArea=497.915um^2 per 1000um}

**ERROR: (IMPCCOPT-1013):	The target_max_trans time is too low for at least one clock tree, net type and timing corner. Search the log for the string 'Too low;' to find the minimum acceptable targets for each combination. CTS will now terminate.
Type 'man IMPCCOPT-1013' for more detail.

Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk/default_emulate_constraint_mode:
  Sources:                     pin clk
  Total number of sinks:       512
  Delay constrained sinks:     512
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner default_emulate_delay_corner:both.late:
  Skew target:                 0.400ns
Primary reporting skew groups are:
skew_group clk/default_emulate_constraint_mode with 512 clock sinks

Clock DAG stats initial state:
  cell counts      : b=0, i=0, icg=58, dcg=0, l=0, total=58
  sink counts      : regular=512, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=512
  misc counts      : r=1, pp=0
  cell areas       : b=0.000um^2, i=0.000um^2, icg=376.884um^2, dcg=0.000um^2, l=0.000um^2, total=376.884um^2
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=5520.805um, total=5520.805um
Clock DAG library cell distribution initial state {count}:
   ICGs: TLATNTSCAX2: 58 

Distribution of half-perimeter wire length by ICG depth:

---------------------------------------------------------------------------
Min ICG    Max ICG    Count    HPWL
Depth      Depth               (um)
---------------------------------------------------------------------------
   0          0        58      [min=1, max=173, avg=95, sd=60, total=5521]
   0          1         1      [min=397, max=397, avg=397, sd=0, total=397]
---------------------------------------------------------------------------

No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
No dont_touch hpins found in the clock network.
Checking for illegal sizes of clock logic instances...
Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration done. (took cpu=0:00:00.7 real=0:00:00.7)

CCOpt configuration status: cannot run ccopt_design.
Check the log for details of problem(s) found:

---------------------------------------------------
Design configuration problems
---------------------------------------------------
One or more clock trees have configuration problems
---------------------------------------------------

Clock tree configuration problems:

------------------------------------------------------
Clock tree    Problem
------------------------------------------------------
clk           The maximum transition target is too low
------------------------------------------------------


CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:03.3 real=0:00:03.3)
Runtime done. (took cpu=0:00:04.2 real=0:00:04.3)
Runtime Summary
===============
Clock Runtime:  (25%) Core CTS           0.88 (Init 0.88, Construction 0.00, Implementation 0.00, eGRPC 0.00, PostConditioning 0.00, Other 0.00)
Clock Runtime:   (0%) CTS services       0.00 (RefinePlace 0.00, EarlyGlobalClock 0.00, NanoRoute 0.00, ExtractRC 0.00, TimingAnalysis 0.00)
Clock Runtime:  (74%) Other CTS          2.56 (Init 2.56, CongRepair/EGR-DP 0.00, TimingUpdate 0.00, Other 0.00)
Clock Runtime: (100%) Total              3.44

Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
**ERROR: 3
*** CTS #1 [finish] (ccopt_design #1) : cpu/real = 0:00:03.3/0:00:03.4 (1.0), totSession cpu/real = 0:08:00.5/0:10:05.1 (0.8), mem = 1995.3M
**ERROR: (IMPCCOPT-2196):	Cannot run ccopt_design because the command prerequisites were not met. Review the previous error messages for more details about the failure.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPCCOPT-2196        1  Cannot run ccopt_design because the comm...
ERROR     IMPCCOPT-1209        1  Non-leaf transition time target of %s%s ...
ERROR     IMPCCOPT-1013        1  The target_max_trans time is too low for...
*** Message Summary: 0 warning(s), 3 error(s)

*** ccopt_design #1 [finish] : cpu/real = 0:00:04.3/0:00:04.4 (1.0), totSession cpu/real = 0:08:00.5/0:10:05.1 (0.8), mem = 1995.3M
#% End ccopt_design (date=02/26 15:41:50, total cpu=0:00:04.4, real=0:00:05.0, peak res=1851.8M, current mem=1851.8M)

<CMD> set_ccopt_property -target_max_trans 0.05
<CMD> ccopt_design
#% Begin ccopt_design (date=02/26 15:41:50, mem=1851.8M)
*** ccopt_design #2 [begin] : totSession cpu/real = 0:08:00.6/0:10:05.2 (0.8), mem = 1993.3M
Runtime...
**INFO: User's settings:
setNanoRouteMode -droutePostRouteSpreadWire         1
setNanoRouteMode -droutePostRouteWidenWireRule      LEFSpecialRouteSpec
setNanoRouteMode -extractThirdPartyCompatible       false
setNanoRouteMode -grouteExpTdStdDelay               38
setNanoRouteMode -timingEngine                      {}
setExtractRCMode -engine                            preRoute
setDelayCalMode -enable_high_fanout                 true
setDelayCalMode -engine                             aae
setDelayCalMode -ignoreNetLoad                      false
setDelayCalMode -socv_accuracy_mode                 low
setOptMode -activeHoldViews                         { default_emulate_view }
setOptMode -activeSetupViews                        { default_emulate_view }
setOptMode -allEndPoints                            false
setOptMode -autoSetupViews                          { default_emulate_view}
setOptMode -autoTDGRSetupViews                      { default_emulate_view}
setOptMode -drcMargin                               0
setOptMode -effort                                  high
setOptMode -fixDrc                                  true
setOptMode -holdTargetSlack                         0
setOptMode -leakageToDynamicRatio                   1
setOptMode -maxDensity                              0.95
setOptMode -optimizeFF                              true
setOptMode -powerEffort                             high
setOptMode -preserveAllSequential                   true
setOptMode -reclaimArea                             true
setOptMode -setupTargetSlack                        0
setOptMode -simplifyNetlist                         true
setOptMode -usefulSkew                              true
setPlaceMode -place_detail_check_route              false
setPlaceMode -place_detail_preserve_routing         true
setPlaceMode -place_detail_remove_affected_routing  false
setPlaceMode -place_detail_swap_eeq_cells           false
setPlaceMode -place_global_clock_gate_aware         true
setPlaceMode -place_global_cong_effort              auto
setPlaceMode -place_global_ignore_scan              true
setPlaceMode -place_global_ignore_spare             false
setPlaceMode -place_global_module_aware_spare       false
setPlaceMode -place_global_place_io_pins            true
setPlaceMode -place_global_reorder_scan             true
setPlaceMode -powerDriven                           false
setPlaceMode -timingDriven                          true
setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
setRouteMode -earlyGlobalRoutePartitionPinGuide     true

(ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
(ccopt_design): Checking analysis view for power/activity...
Not setting up route_type 'default_route_type_nonleaf' from CTS mode settings, as it has already been done
Not setting up route_type 'default_route_type_leaf' from CTS mode settings, as it has already been done
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=1993.3M, init mem=1993.3M)
*info: Placed = 10487         
*info: Unplaced = 0           
Placement Density:74.10%(33353/45011)
Placement Density (including fixed std cells):74.10%(33353/45011)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=1993.3M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.1 real=0:00:00.1)
Innovus will update I/O latencies
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:00.1 real=0:00:00.1)
CCOpt::Phase::Initialization done. (took cpu=0:00:00.1 real=0:00:00.1)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
*** CTS #1 [begin] (ccopt_design #2) : totSession cpu/real = 0:08:00.8/0:10:05.4 (0.8), mem = 1993.3M
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Leaving CCOpt scope - Initializing activity data...
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
             0V	    VSS
           0.9V	    VDD

Starting Levelizing
2025-Feb-26 15:41:51 (2025-Feb-26 13:41:51 GMT)
2025-Feb-26 15:41:51 (2025-Feb-26 13:41:51 GMT): 10%
2025-Feb-26 15:41:51 (2025-Feb-26 13:41:51 GMT): 20%
2025-Feb-26 15:41:51 (2025-Feb-26 13:41:51 GMT): 30%
2025-Feb-26 15:41:51 (2025-Feb-26 13:41:51 GMT): 40%
2025-Feb-26 15:41:51 (2025-Feb-26 13:41:51 GMT): 50%
2025-Feb-26 15:41:51 (2025-Feb-26 13:41:51 GMT): 60%
2025-Feb-26 15:41:51 (2025-Feb-26 13:41:51 GMT): 70%
2025-Feb-26 15:41:51 (2025-Feb-26 13:41:51 GMT): 80%
2025-Feb-26 15:41:51 (2025-Feb-26 13:41:51 GMT): 90%

Finished Levelizing
2025-Feb-26 15:41:51 (2025-Feb-26 13:41:51 GMT)

Starting Activity Propagation
2025-Feb-26 15:41:51 (2025-Feb-26 13:41:51 GMT)
2025-Feb-26 15:41:51 (2025-Feb-26 13:41:51 GMT): 10%
2025-Feb-26 15:41:51 (2025-Feb-26 13:41:51 GMT): 20%

Finished Activity Propagation
2025-Feb-26 15:41:51 (2025-Feb-26 13:41:51 GMT)
Leaving CCOpt scope - Initializing activity data done. (took cpu=0:00:01.7 real=0:00:01.7)
Found 0 advancing pin insertion delay (0.000% of 512 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 512 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 54 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 54
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 12571 nets ( ignored 0 )
[NR-eGR] There are 59 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 12571
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 12571 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.083327e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         7( 0.04%)   ( 0.04%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         7( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  Metal1   (1H)             0   40222 
[NR-eGR]  Metal2   (2V)         65148   55572 
[NR-eGR]  Metal3   (3H)         81032    6914 
[NR-eGR]  Metal4   (4V)         42938    2650 
[NR-eGR]  Metal5   (5H)         24277     312 
[NR-eGR]  Metal6   (6V)          3057      79 
[NR-eGR]  Metal7   (7H)          1115      39 
[NR-eGR]  Metal8   (8V)           210      28 
[NR-eGR]  Metal9   (9H)           260      11 
[NR-eGR]  Metal10  (10V)            1      11 
[NR-eGR]  Metal11  (11H)            5       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total       218044  105838 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 191936um
[NR-eGR] Total length: 218044um, number of vias: 105838
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 7518um, number of vias: 2121
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.80 sec, Real: 0.81 sec, Curr Mem: 2036.12 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.9 real=0:00:00.9)
Legalization setup...
Using cell based legalization.
Leaving CCOpt scope - Initializing placement interface...
Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
Legalization setup done. (took cpu=0:00:00.1 real=0:00:00.1)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    cts_merge_clock_gates is set for at least one object
    cts_merge_clock_logic is set for at least one object
    route_type is set for at least one object
    source_driver is set for at least one object
    target_max_trans is set for at least one object
    target_max_trans_sdc is set for at least one object
    target_skew is set for at least one object
  Private non-default CCOpt properties:
    cloning_copy_activity: 1 (default: false)
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Route type trimming info:
  No route type modifications were made.
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
    route_type (trunk): NDRtype (default: default)
    source_driver: BUFX4/A BUFX4/Y (default: )
  No private non-default CCOpt properties
For power domain auto-default:
  Buffers:     {CLKBUFX4 CLKBUFX3 CLKBUFX2 BUFX2}
  Inverters:   {INVX3 INVX2 INVX1 INVXL}
  Clock gates: TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 45010.620um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: NDRtype; Top/bottom preferred layer name: Metal7/Metal5; 
  Non-default rule name: NDRclock; Unshielded; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner default_emulate_delay_corner:both, late and power domain auto-default:
  Slew time target (leaf):    0.050ns (Too low; min: 0.055ns)
  Slew time target (trunk):   0.050ns (Too low; min: 0.055ns)
  Slew time target (top):     0.050ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.081ns
  Buffer max distance: 32.299um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CLKBUFX4, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=32.299um, saturatedSlew=0.044ns, speed=328.911um per ns, cellArea=74.120um^2 per 1000um}
  Inverter  : {lib_cell:INVX3, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=21.207um, saturatedSlew=0.043ns, speed=486.399um per ns, cellArea=64.507um^2 per 1000um}
  Clock gate (with test): {lib_cell:TLATNTSCAX6, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=37.542um, saturatedSlew=0.047ns, speed=158.005um per ns, cellArea=227.745um^2 per 1000um}
  Clock gate   (no test): {lib_cell:TLATNCAX6, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=37.333um, saturatedSlew=0.047ns, speed=157.258um per ns, cellArea=201.538um^2 per 1000um}

**ERROR: (IMPCCOPT-1013):	The target_max_trans time is too low for at least one clock tree, net type and timing corner. Search the log for the string 'Too low;' to find the minimum acceptable targets for each combination. CTS will now terminate.
Type 'man IMPCCOPT-1013' for more detail.

Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk/default_emulate_constraint_mode:
  Sources:                     pin clk
  Total number of sinks:       512
  Delay constrained sinks:     512
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner default_emulate_delay_corner:both.late:
  Skew target:                 0.400ns
Primary reporting skew groups are:
skew_group clk/default_emulate_constraint_mode with 512 clock sinks

Clock DAG stats initial state:
  cell counts      : b=0, i=0, icg=58, dcg=0, l=0, total=58
  sink counts      : regular=512, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=512
  misc counts      : r=1, pp=0
  cell areas       : b=0.000um^2, i=0.000um^2, icg=376.884um^2, dcg=0.000um^2, l=0.000um^2, total=376.884um^2
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=5520.805um, total=5520.805um
Clock DAG library cell distribution initial state {count}:
   ICGs: TLATNTSCAX2: 58 

Distribution of half-perimeter wire length by ICG depth:

---------------------------------------------------------------------------
Min ICG    Max ICG    Count    HPWL
Depth      Depth               (um)
---------------------------------------------------------------------------
   0          0        58      [min=1, max=173, avg=95, sd=60, total=5521]
   0          1         1      [min=397, max=397, avg=397, sd=0, total=397]
---------------------------------------------------------------------------

No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
No dont_touch hpins found in the clock network.
Checking for illegal sizes of clock logic instances...
Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration done. (took cpu=0:00:01.1 real=0:00:01.1)

CCOpt configuration status: cannot run ccopt_design.
Check the log for details of problem(s) found:

---------------------------------------------------
Design configuration problems
---------------------------------------------------
One or more clock trees have configuration problems
---------------------------------------------------

Clock tree configuration problems:

------------------------------------------------------
Clock tree    Problem
------------------------------------------------------
clk           The maximum transition target is too low
------------------------------------------------------


CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:03.8 real=0:00:03.8)
Runtime done. (took cpu=0:00:03.9 real=0:00:04.0)
Runtime Summary
===============
Clock Runtime:  (32%) Core CTS           1.28 (Init 1.28, Construction 0.00, Implementation 0.00, eGRPC 0.00, PostConditioning 0.00, Other 0.00)
Clock Runtime:   (0%) CTS services       0.00 (RefinePlace 0.00, EarlyGlobalClock 0.00, NanoRoute 0.00, ExtractRC 0.00, TimingAnalysis 0.00)
Clock Runtime:  (67%) Other CTS          2.68 (Init 2.68, CongRepair/EGR-DP 0.00, TimingUpdate 0.00, Other 0.00)
Clock Runtime: (100%) Total              3.96

Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
**ERROR: 3
*** CTS #1 [finish] (ccopt_design #2) : cpu/real = 0:00:03.9/0:00:03.9 (1.0), totSession cpu/real = 0:08:04.6/0:10:09.3 (0.8), mem = 2032.5M
**ERROR: (IMPCCOPT-2196):	Cannot run ccopt_design because the command prerequisites were not met. Review the previous error messages for more details about the failure.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPCCOPT-2196        1  Cannot run ccopt_design because the comm...
ERROR     IMPCCOPT-1013        1  The target_max_trans time is too low for...
*** Message Summary: 0 warning(s), 2 error(s)

*** ccopt_design #2 [finish] : cpu/real = 0:00:04.1/0:00:04.1 (1.0), totSession cpu/real = 0:08:04.7/0:10:09.4 (0.8), mem = 2032.5M
#% End ccopt_design (date=02/26 15:41:54, total cpu=0:00:04.1, real=0:00:04.0, peak res=1888.3M, current mem=1888.3M)

<CMD> set_ccopt_property -target_max_trans 0.055
<CMD> ccopt_design
#% Begin ccopt_design (date=02/26 15:41:54, mem=1888.3M)
*** ccopt_design #3 [begin] : totSession cpu/real = 0:08:04.8/0:10:09.5 (0.8), mem = 2030.5M
Runtime...
**INFO: User's settings:
setNanoRouteMode -droutePostRouteSpreadWire         1
setNanoRouteMode -droutePostRouteWidenWireRule      LEFSpecialRouteSpec
setNanoRouteMode -extractThirdPartyCompatible       false
setNanoRouteMode -grouteExpTdStdDelay               38
setNanoRouteMode -timingEngine                      {}
setDesignMode -propagateActivity                    true
setExtractRCMode -engine                            preRoute
setDelayCalMode -enable_high_fanout                 true
setDelayCalMode -engine                             aae
setDelayCalMode -ignoreNetLoad                      false
setDelayCalMode -socv_accuracy_mode                 low
setOptMode -activeHoldViews                         { default_emulate_view }
setOptMode -activeSetupViews                        { default_emulate_view }
setOptMode -allEndPoints                            false
setOptMode -autoSetupViews                          { default_emulate_view}
setOptMode -autoTDGRSetupViews                      { default_emulate_view}
setOptMode -drcMargin                               0
setOptMode -effort                                  high
setOptMode -fixDrc                                  true
setOptMode -holdTargetSlack                         0
setOptMode -leakageToDynamicRatio                   1
setOptMode -maxDensity                              0.95
setOptMode -optimizeFF                              true
setOptMode -powerEffort                             high
setOptMode -preserveAllSequential                   true
setOptMode -reclaimArea                             true
setOptMode -setupTargetSlack                        0
setOptMode -simplifyNetlist                         true
setOptMode -usefulSkew                              true
setPlaceMode -place_detail_check_route              false
setPlaceMode -place_detail_preserve_routing         true
setPlaceMode -place_detail_remove_affected_routing  false
setPlaceMode -place_detail_swap_eeq_cells           false
setPlaceMode -place_global_clock_gate_aware         true
setPlaceMode -place_global_cong_effort              auto
setPlaceMode -place_global_ignore_scan              true
setPlaceMode -place_global_ignore_spare             false
setPlaceMode -place_global_module_aware_spare       false
setPlaceMode -place_global_place_io_pins            true
setPlaceMode -place_global_reorder_scan             true
setPlaceMode -powerDriven                           false
setPlaceMode -timingDriven                          true
setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
setRouteMode -earlyGlobalRoutePartitionPinGuide     true

(ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
(ccopt_design): Checking analysis view for power/activity...
Not setting up route_type 'default_route_type_nonleaf' from CTS mode settings, as it has already been done
Not setting up route_type 'default_route_type_leaf' from CTS mode settings, as it has already been done
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=2030.5M, init mem=2030.5M)
*info: Placed = 10487         
*info: Unplaced = 0           
Placement Density:74.10%(33353/45011)
Placement Density (including fixed std cells):74.10%(33353/45011)
Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.2, real=0:00:00.0; mem=2030.5M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.2 real=0:00:00.2)
Innovus will update I/O latencies
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:00.2 real=0:00:00.2)
CCOpt::Phase::Initialization done. (took cpu=0:00:00.2 real=0:00:00.2)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
*** CTS #1 [begin] (ccopt_design #3) : totSession cpu/real = 0:08:05.1/0:10:09.7 (0.8), mem = 2030.5M
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Leaving CCOpt scope - Initializing activity data...
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
             0V	    VSS
           0.9V	    VDD

Starting Levelizing
2025-Feb-26 15:41:55 (2025-Feb-26 13:41:55 GMT)
2025-Feb-26 15:41:55 (2025-Feb-26 13:41:55 GMT): 10%
2025-Feb-26 15:41:55 (2025-Feb-26 13:41:55 GMT): 20%
2025-Feb-26 15:41:55 (2025-Feb-26 13:41:55 GMT): 30%
2025-Feb-26 15:41:55 (2025-Feb-26 13:41:55 GMT): 40%
2025-Feb-26 15:41:55 (2025-Feb-26 13:41:55 GMT): 50%
2025-Feb-26 15:41:55 (2025-Feb-26 13:41:55 GMT): 60%
2025-Feb-26 15:41:55 (2025-Feb-26 13:41:55 GMT): 70%
2025-Feb-26 15:41:55 (2025-Feb-26 13:41:55 GMT): 80%
2025-Feb-26 15:41:55 (2025-Feb-26 13:41:55 GMT): 90%

Finished Levelizing
2025-Feb-26 15:41:55 (2025-Feb-26 13:41:55 GMT)

Starting Activity Propagation
2025-Feb-26 15:41:55 (2025-Feb-26 13:41:55 GMT)
2025-Feb-26 15:41:56 (2025-Feb-26 13:41:56 GMT): 10%
2025-Feb-26 15:41:56 (2025-Feb-26 13:41:56 GMT): 20%

Finished Activity Propagation
2025-Feb-26 15:41:56 (2025-Feb-26 13:41:56 GMT)
Leaving CCOpt scope - Initializing activity data done. (took cpu=0:00:01.7 real=0:00:01.7)
Found 0 advancing pin insertion delay (0.000% of 512 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 512 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 54 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 54
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 12571 nets ( ignored 0 )
[NR-eGR] There are 59 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 12571
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 12571 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.083327e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         7( 0.04%)   ( 0.04%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         7( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  Metal1   (1H)             0   40222 
[NR-eGR]  Metal2   (2V)         65148   55572 
[NR-eGR]  Metal3   (3H)         81032    6914 
[NR-eGR]  Metal4   (4V)         42938    2650 
[NR-eGR]  Metal5   (5H)         24277     312 
[NR-eGR]  Metal6   (6V)          3057      79 
[NR-eGR]  Metal7   (7H)          1115      39 
[NR-eGR]  Metal8   (8V)           210      28 
[NR-eGR]  Metal9   (9H)           260      11 
[NR-eGR]  Metal10  (10V)            1      11 
[NR-eGR]  Metal11  (11H)            5       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total       218044  105838 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 191936um
[NR-eGR] Total length: 218044um, number of vias: 105838
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 7518um, number of vias: 2121
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.74 sec, Real: 0.75 sec, Curr Mem: 2073.36 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.8 real=0:00:00.8)
Legalization setup...
Using cell based legalization.
Leaving CCOpt scope - Initializing placement interface...
Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
Legalization setup done. (took cpu=0:00:00.1 real=0:00:00.1)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    cts_merge_clock_gates is set for at least one object
    cts_merge_clock_logic is set for at least one object
    route_type is set for at least one object
    source_driver is set for at least one object
    target_max_trans is set for at least one object
    target_max_trans_sdc is set for at least one object
    target_skew is set for at least one object
  Private non-default CCOpt properties:
    cloning_copy_activity: 1 (default: false)
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Route type trimming info:
  No route type modifications were made.
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
    route_type (trunk): NDRtype (default: default)
    source_driver: BUFX4/A BUFX4/Y (default: )
  No private non-default CCOpt properties
For power domain auto-default:
  Buffers:     {CLKBUFX4 CLKBUFX3 CLKBUFX2 BUFX2}
  Inverters:   {INVX3 INVX2 INVX1 INVXL}
  Clock gates: TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 45010.620um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: NDRtype; Top/bottom preferred layer name: Metal7/Metal5; 
  Non-default rule name: NDRclock; Unshielded; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner default_emulate_delay_corner:both, late and power domain auto-default:
  Slew time target (leaf):    0.055ns
  Slew time target (trunk):   0.055ns
  Slew time target (top):     0.055ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.083ns
  Buffer max distance: 37.937um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CLKBUFX4, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=37.937um, saturatedSlew=0.048ns, speed=370.478um per ns, cellArea=63.105um^2 per 1000um}
  Inverter  : {lib_cell:INVX3, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=24.881um, saturatedSlew=0.047ns, speed=528.821um per ns, cellArea=54.982um^2 per 1000um}
  Clock gate (with test): {lib_cell:TLATNTSCAX6, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=48.715um, saturatedSlew=0.051ns, speed=201.468um per ns, cellArea=175.511um^2 per 1000um}
  Clock gate   (no test): {lib_cell:TLATNCAX6, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=48.492um, saturatedSlew=0.050ns, speed=200.712um per ns, cellArea=155.160um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk/default_emulate_constraint_mode:
  Sources:                     pin clk
  Total number of sinks:       512
  Delay constrained sinks:     512
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner default_emulate_delay_corner:both.late:
  Skew target:                 0.400ns
Primary reporting skew groups are:
skew_group clk/default_emulate_constraint_mode with 512 clock sinks

Clock DAG stats initial state:
  cell counts      : b=0, i=0, icg=58, dcg=0, l=0, total=58
  sink counts      : regular=512, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=512
  misc counts      : r=1, pp=0
  cell areas       : b=0.000um^2, i=0.000um^2, icg=376.884um^2, dcg=0.000um^2, l=0.000um^2, total=376.884um^2
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=5520.805um, total=5520.805um
Clock DAG library cell distribution initial state {count}:
   ICGs: TLATNTSCAX2: 58 

Distribution of half-perimeter wire length by ICG depth:

---------------------------------------------------------------------------
Min ICG    Max ICG    Count    HPWL
Depth      Depth               (um)
---------------------------------------------------------------------------
   0          0        58      [min=1, max=173, avg=95, sd=60, total=5521]
   0          1         1      [min=397, max=397, avg=397, sd=0, total=397]
---------------------------------------------------------------------------

No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
No dont_touch hpins found in the clock network.
Checking for illegal sizes of clock logic instances...
Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration done. (took cpu=0:00:00.9 real=0:00:01.0)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
  Removing clock DAG drivers
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:03.6 real=0:00:03.6)
Synthesizing clock trees...
  Preparing To Balance...
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Library trimming clock gates in power domain auto-default and half-corner default_emulate_delay_corner:both.late removed 0 of 8 cells
  Original list had 8 cells:
  TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
  Library trimming was not able to trim any cells:
  TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=58, dcg=0, l=0, total=58
      sink counts      : regular=512, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=512
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=376.884um^2, dcg=0.000um^2, l=0.000um^2, total=376.884um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=5520.805um, total=5520.805um
    Clock DAG library cell distribution before merging {count}:
       ICGs: TLATNTSCAX2: 58 
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Merging duplicate clock dag driver clones in DAG...
    Merging duplicate clock dag driver clones in DAG done.
    
    Clock gate merging summary:
    
    ----------------------------------------------------------
    Description                          Number of occurrences
    ----------------------------------------------------------
    Total clock gates                             58
    Globally unique enables                       58
    Potentially mergeable clock gates              0
    Actually merged clock gates                    0
    ----------------------------------------------------------
    
    --------------------------------------------
    Cannot merge reason    Number of occurrences
    --------------------------------------------
    GloballyUnique                  58
    --------------------------------------------
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Applying movement limits...
  Applying movement limits done.
  Preparing To Balance done. (took cpu=0:00:00.2 real=0:00:00.2)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=58, dcg=0, l=0, total=58
      sink counts      : regular=512, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=512
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=872.784um^2, dcg=0.000um^2, l=0.000um^2, total=872.784um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=5520.805um, total=5520.805um
    Clock DAG library cell distribution before clustering {count}:
       ICGs: TLATNTSCAX20: 58 
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Computing optimal clock node locations...
    : ...20% ...40% ...60% ...80% ...100% 
    Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering bottom-up starting from leaves...
      Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
      Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
      Clustering clock_tree clk...
      Clustering clock_tree clk done.
    Clustering bottom-up starting from leaves done.
    Rebuilding the clock tree after clustering...
    Rebuilding the clock tree after clustering done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=174, i=0, icg=58, dcg=0, l=0, total=232
      sink counts      : regular=512, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=512
      misc counts      : r=1, pp=0
      cell areas       : b=387.486um^2, i=0.000um^2, icg=723.672um^2, dcg=0.000um^2, l=0.000um^2, total=1111.158um^2
      hp wire lengths  : top=0.000um, trunk=4111.770um, leaf=4585.330um, total=8697.100um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: CLKBUFX4: 107 CLKBUFX3: 49 BUFX2: 18 
       ICGs: TLATNTSCAX20: 40 TLATNTSCAX6: 2 TLATNTSCAX3: 2 TLATNTSCAX2: 14 
    Bottom-up phase done. (took cpu=0:00:01.0 real=0:00:01.0)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
*** Starting refinePlace (0:08:10 mem=2069.8M) ***
Total net bbox length = 1.949e+05 (9.881e+04 9.607e+04) (ext = 1.031e+04)
Move report: Detail placement moves 2243 insts, mean move: 1.86 um, max move: 16.44 um 
	Max move on inst (CDN_MBIT_cpuregs_reg[8][12]_MB_cpuregs_reg[8][13]_MB_cpuregs_reg[8][14]_MB_cpuregs_reg[8][15]): (92.40, 206.53) --> (82.80, 199.69)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 2088.9MB
Summary Report:
Instances move: 2243 (out of 10661 movable)
Instances flipped: 0
Mean displacement: 1.86 um
Max displacement: 16.44 um (Instance: CDN_MBIT_cpuregs_reg[8][12]_MB_cpuregs_reg[8][13]_MB_cpuregs_reg[8][14]_MB_cpuregs_reg[8][15]) (92.4, 206.53) -> (82.8, 199.69)
	Length: 68 sites, height: 1 rows, site name: CoreSite, cell type: DFF4X1
Total net bbox length = 1.986e+05 (1.009e+05 9.766e+04) (ext = 1.032e+04)
Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 2088.9MB
*** Finished refinePlace (0:08:10 mem=2088.9M) ***
    ClockRefiner summary
    All clock instances: Moved 303, flipped 117 and cell swapped 0 (out of a total of 744).
    The largest move was 16.4 um for CDN_MBIT_cpuregs_reg[8][12]_MB_cpuregs_reg[8][13]_MB_cpuregs_reg[8][14]_MB_cpuregs_reg[8][15].
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.7 real=0:00:00.7)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
    Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
    
    Clock tree legalization - Histogram:
    ====================================
    
    ---------------------------------
    Movement (um)     Number of cells
    ---------------------------------
    [0.2,1.302)              9
    [1.302,2.404)           33
    [2.404,3.506)           16
    [3.506,4.608)            5
    [4.608,5.71)             7
    [5.71,6.812)             2
    [6.812,7.914)            4
    [7.914,9.016)            6
    [9.016,10.118)           0
    [10.118,11.22)           2
    ---------------------------------
    
    
    Clock tree legalization - Top 10 Movements:
    ===========================================
    
    ------------------------------------------------------------------------------------------------------------------------------------------------------------------------
    Movement (um)    Desired             Achieved            Node
                     location            location            
    ------------------------------------------------------------------------------------------------------------------------------------------------------------------------
        11.22        (90.600,206.530)    (98.400,209.950)    cell RC_CG_HIER_INST11/RC_CGIC_INST (a lib_cell TLATNTSCAX20) at (98.400,209.950), in power domain auto-default
        11.22        (90.600,203.110)    (98.400,206.530)    cell RC_CG_HIER_INST33/RC_CGIC_INST (a lib_cell TLATNTSCAX20) at (98.400,206.530), in power domain auto-default
         8.44        (89.800,156.940)    (88.200,163.780)    cell RC_CG_HIER_INST10/RC_CGIC_INST (a lib_cell TLATNTSCAX20) at (88.200,163.780), in power domain auto-default
         8.44        (89.800,153.520)    (88.200,160.360)    cell RC_CG_HIER_INST12/RC_CGIC_INST (a lib_cell TLATNTSCAX20) at (88.200,160.360), in power domain auto-default
         8.44        (89.800,160.360)    (88.200,167.200)    cell RC_CG_HIER_INST15/RC_CGIC_INST (a lib_cell TLATNTSCAX20) at (88.200,167.200), in power domain auto-default
         8.31        (90.600,211.660)    (97.200,213.370)    cell RC_CG_HIER_INST14/RC_CGIC_INST (a lib_cell TLATNTSCAX20) at (97.200,213.370), in power domain auto-default
         8           (90.600,203.110)    (98.600,203.110)    cell RC_CG_HIER_INST29/RC_CGIC_INST (a lib_cell TLATNTSCAX20) at (98.600,203.110), in power domain auto-default
         8           (90.600,218.500)    (98.600,218.500)    cell RC_CG_HIER_INST28/RC_CGIC_INST (a lib_cell TLATNTSCAX20) at (98.600,218.500), in power domain auto-default
         7.2         (89.800,155.230)    (97.000,155.230)    cell RC_CG_HIER_INST13/RC_CGIC_INST (a lib_cell TLATNTSCAX20) at (97.000,155.230), in power domain auto-default
         7.2         (91.600,168.910)    (98.800,168.910)    cell RC_CG_HIER_INST6/RC_CGIC_INST (a lib_cell TLATNTSCAX20) at (98.800,168.910), in power domain auto-default
    ------------------------------------------------------------------------------------------------------------------------------------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:01.0 real=0:00:01.0)
    Clock DAG stats after 'Clustering':
      cell counts      : b=174, i=0, icg=58, dcg=0, l=0, total=232
      sink counts      : regular=512, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=512
      misc counts      : r=1, pp=0
      cell areas       : b=387.486um^2, i=0.000um^2, icg=723.672um^2, dcg=0.000um^2, l=0.000um^2, total=1111.158um^2
      cell capacitance : b=0.065pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.077pF
      sink capacitance : total=0.108pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.307pF, leaf=0.379pF, total=0.687pF
      wire lengths     : top=0.000um, trunk=4476.420um, leaf=5183.714um, total=9660.134um
      hp wire lengths  : top=0.000um, trunk=4288.780um, leaf=4740.535um, total=9029.315um
    Clock DAG net violations after 'Clustering':
      Remaining Transition : {count=8, worst=[0.008ns, 0.005ns, 0.004ns, 0.004ns, 0.003ns, 0.003ns, 0.001ns, 0.000ns]} avg=0.004ns sd=0.003ns sum=0.030ns
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.055ns count=98 avg=0.045ns sd=0.008ns min=0.027ns max=0.064ns {6 <= 0.033ns, 34 <= 0.044ns, 12 <= 0.050ns, 25 <= 0.052ns, 18 <= 0.055ns} {0 <= 0.058ns, 2 <= 0.060ns, 1 <= 0.066ns, 0 <= 0.082ns, 0 > 0.082ns}
      Leaf  : target=0.055ns count=135 avg=0.046ns sd=0.006ns min=0.028ns max=0.059ns {6 <= 0.033ns, 39 <= 0.044ns, 44 <= 0.050ns, 26 <= 0.052ns, 15 <= 0.055ns} {3 <= 0.058ns, 2 <= 0.060ns, 0 <= 0.066ns, 0 <= 0.082ns, 0 > 0.082ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: CLKBUFX4: 107 CLKBUFX3: 49 BUFX2: 18 
       ICGs: TLATNTSCAX20: 40 TLATNTSCAX6: 2 TLATNTSCAX3: 2 TLATNTSCAX2: 14 
    Primary reporting skew groups after 'Clustering':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.844, max=1.098, avg=1.038, sd=0.070], skew [0.254 vs 0.400], 100% {0.844, 1.098} (wid=0.003 ws=0.001) (gid=1.095 gs=0.254)
    Skew group summary after 'Clustering':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.844, max=1.098, avg=1.038, sd=0.070], skew [0.254 vs 0.400], 100% {0.844, 1.098} (wid=0.003 ws=0.001) (gid=1.095 gs=0.254)
    Legalizer API calls during this step: 3378 succeeded with high effort: 3378 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:02.0 real=0:00:02.0)
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:       233 (unrouted=233, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 14670 (unrouted=2216, trialRouted=12454, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2157, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR only step...
(ccopt eGR): There are 233 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 233 nets for routing of which 233 have one or more fixed wires.
(ccopt eGR): Start to route 233 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 2098 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 2098
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 12745 nets ( ignored 12512 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 233 clock nets ( 233 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: NDRclock  Nets: 98
[NR-eGR] Rule id: 1  Nets: 135
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 135 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.157360e+03um
[NR-eGR] Create a new net group with 2 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 98 net(s) in layer range [5, 7]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 9.528120e+03um
[NR-eGR] Layer group 3: route 2 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 9.617040e+03um
[NR-eGR] Create a new net group with 2 nets and layer range [3, 8]
[NR-eGR] Layer group 4: route 2 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 9.644400e+03um
[NR-eGR] Create a new net group with 2 nets and layer range [3, 10]
[NR-eGR] Layer group 5: route 2 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 9.671760e+03um
[NR-eGR] Create a new net group with 2 nets and layer range [3, 11]
[NR-eGR] Layer group 6: route 2 net(s) in layer range [3, 11]
[NR-eGR] Early Global Route overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 9.699120e+03um
[NR-eGR] Create a new net group with 1 nets and layer range [2, 11]
[NR-eGR] Layer group 7: route 1 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 7: 0.00% H + 0.00% V. EstWL: 9.762390e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  Metal1   (1H)             0   40431 
[NR-eGR]  Metal2   (2V)         64524   55442 
[NR-eGR]  Metal3   (3H)         80651    7076 
[NR-eGR]  Metal4   (4V)         42285    2737 
[NR-eGR]  Metal5   (5H)         25414     469 
[NR-eGR]  Metal6   (6V)          3823      79 
[NR-eGR]  Metal7   (7H)          1115      39 
[NR-eGR]  Metal8   (8V)           210      28 
[NR-eGR]  Metal9   (9H)           260      11 
[NR-eGR]  Metal10  (10V)            1      11 
[NR-eGR]  Metal11  (11H)            5       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total       218289  106323 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 198570um
[NR-eGR] Total length: 218289um, number of vias: 106323
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 9718um, number of vias: 3018
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0   976 
[NR-eGR]  Metal2   (2V)          1021  1061 
[NR-eGR]  Metal3   (3H)          3870   539 
[NR-eGR]  Metal4   (4V)           845   271 
[NR-eGR]  Metal5   (5H)          3072   171 
[NR-eGR]  Metal6   (6V)           911     0 
[NR-eGR]  Metal7   (7H)             0     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total         9718  3018 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 9200um
[NR-eGR] Total length: 9718um, number of vias: 3018
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 9718um, number of vias: 3018
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.31 sec, Real: 0.32 sec, Curr Mem: 2086.21 MB )
      Early Global Route - eGR only step done. (took cpu=0:00:00.4 real=0:00:00.4)
    Routing using eGR only done.
Net route status summary:
  Clock:       233 (unrouted=0, trialRouted=0, noStatus=0, routed=233, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 14670 (unrouted=2216, trialRouted=12454, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2157, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...
*** IncrReplace #1 [begin] (CTS #1 / ccopt_design #3) : totSession cpu/real = 0:08:11.4/0:10:16.1 (0.8), mem = 2086.2M
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 54 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 54
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 233  Num Prerouted Wires = 3348
[NR-eGR] Read 12745 nets ( ignored 233 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 2  Nets: 12512
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 12512 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.045502e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)        10( 0.05%)   ( 0.05%) 
[NR-eGR]  Metal3 ( 3)         3( 0.02%)   ( 0.02%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        13( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.37 seconds, mem = 2096.4M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  Metal1   (1H)             0   40570 
[NR-eGR]  Metal2   (2V)         62541   55111 
[NR-eGR]  Metal3   (3H)         77131    8472 
[NR-eGR]  Metal4   (4V)         44161    4191 
[NR-eGR]  Metal5   (5H)         30425     718 
[NR-eGR]  Metal6   (6V)          6442     206 
[NR-eGR]  Metal7   (7H)          2814      45 
[NR-eGR]  Metal8   (8V)           279      28 
[NR-eGR]  Metal9   (9H)           226      11 
[NR-eGR]  Metal10  (10V)            1      11 
[NR-eGR]  Metal11  (11H)            7       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total       224026  109363 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 198570um
[NR-eGR] Total length: 224026um, number of vias: 109363
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.50 seconds, mem = 2092.4M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.9, real=0:00:01.0)
*** IncrReplace #1 [finish] (CTS #1 / ccopt_design #3) : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:08:12.3/0:10:17.0 (0.8), mem = 2092.4M
    Congestion Repair done. (took cpu=0:00:00.9 real=0:00:00.9)
  CCOpt: Starting congestion repair using flow wrapper done.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:01.5 real=0:00:01.5)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'picorv32' of instances=10661 and nets=14903 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 2092.391M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.3 real=0:00:00.3)
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=174, i=0, icg=58, dcg=0, l=0, total=232
    sink counts      : regular=512, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=512
    misc counts      : r=1, pp=0
    cell areas       : b=387.486um^2, i=0.000um^2, icg=723.672um^2, dcg=0.000um^2, l=0.000um^2, total=1111.158um^2
    cell capacitance : b=0.065pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.077pF
    sink capacitance : total=0.108pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.318pF, leaf=0.378pF, total=0.697pF
    wire lengths     : top=0.000um, trunk=4476.420um, leaf=5183.714um, total=9660.134um
    hp wire lengths  : top=0.000um, trunk=4288.780um, leaf=4740.535um, total=9029.315um
  Clock DAG net violations after clustering cong repair call:
    Remaining Transition : {count=10, worst=[0.011ns, 0.008ns, 0.006ns, 0.004ns, 0.003ns, 0.002ns, 0.001ns, 0.000ns, 0.000ns, 0.000ns]} avg=0.004ns sd=0.004ns sum=0.037ns
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=0.055ns count=98 avg=0.046ns sd=0.008ns min=0.027ns max=0.066ns {5 <= 0.033ns, 35 <= 0.044ns, 12 <= 0.050ns, 24 <= 0.052ns, 17 <= 0.055ns} {2 <= 0.058ns, 0 <= 0.060ns, 2 <= 0.066ns, 1 <= 0.082ns, 0 > 0.082ns}
    Leaf  : target=0.055ns count=135 avg=0.046ns sd=0.006ns min=0.028ns max=0.059ns {6 <= 0.033ns, 38 <= 0.044ns, 44 <= 0.050ns, 27 <= 0.052ns, 15 <= 0.055ns} {3 <= 0.058ns, 2 <= 0.060ns, 0 <= 0.066ns, 0 <= 0.082ns, 0 > 0.082ns}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Bufs: CLKBUFX4: 107 CLKBUFX3: 49 BUFX2: 18 
     ICGs: TLATNTSCAX20: 40 TLATNTSCAX6: 2 TLATNTSCAX3: 2 TLATNTSCAX2: 14 
  Primary reporting skew groups after clustering cong repair call:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.846, max=1.105, avg=1.041, sd=0.072], skew [0.259 vs 0.400], 100% {0.846, 1.105} (wid=0.003 ws=0.001) (gid=1.102 gs=0.258)
  Skew group summary after clustering cong repair call:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.846, max=1.105, avg=1.041, sd=0.072], skew [0.259 vs 0.400], 100% {0.846, 1.105} (wid=0.003 ws=0.001) (gid=1.102 gs=0.258)
  CongRepair After Initial Clustering done. (took cpu=0:00:02.0 real=0:00:02.0)
  Stage::Clustering done. (took cpu=0:00:04.0 real=0:00:04.0)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=180, i=0, icg=58, dcg=0, l=0, total=238
      sink counts      : regular=512, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=512
      misc counts      : r=1, pp=0
      cell areas       : b=402.192um^2, i=0.000um^2, icg=724.014um^2, dcg=0.000um^2, l=0.000um^2, total=1126.206um^2
      cell capacitance : b=0.067pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.079pF
      sink capacitance : total=0.108pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.325pF, leaf=0.379pF, total=0.704pF
      wire lengths     : top=0.000um, trunk=4556.655um, leaf=5195.858um, total=9752.512um
      hp wire lengths  : top=0.000um, trunk=4400.400um, leaf=4742.815um, total=9143.215um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.055ns count=103 avg=0.045ns sd=0.008ns min=0.027ns max=0.055ns {6 <= 0.033ns, 37 <= 0.044ns, 14 <= 0.050ns, 27 <= 0.052ns, 19 <= 0.055ns}
      Leaf  : target=0.055ns count=136 avg=0.046ns sd=0.006ns min=0.028ns max=0.055ns {6 <= 0.033ns, 40 <= 0.044ns, 43 <= 0.050ns, 30 <= 0.052ns, 17 <= 0.055ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: CLKBUFX4: 115 CLKBUFX3: 46 BUFX2: 19 
       ICGs: TLATNTSCAX20: 38 TLATNTSCAX16: 3 TLATNTSCAX6: 1 TLATNTSCAX3: 2 TLATNTSCAX2: 14 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.846, max=1.257], skew [0.411 vs 0.400*]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.846, max=1.257], skew [0.411 vs 0.400*]
    Legalizer API calls during this step: 666 succeeded with high effort: 666 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:01.4 real=0:00:01.4)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=180, i=0, icg=58, dcg=0, l=0, total=238
      sink counts      : regular=512, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=512
      misc counts      : r=1, pp=0
      cell areas       : b=402.192um^2, i=0.000um^2, icg=724.014um^2, dcg=0.000um^2, l=0.000um^2, total=1126.206um^2
      cell capacitance : b=0.067pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.079pF
      sink capacitance : total=0.108pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.325pF, leaf=0.379pF, total=0.704pF
      wire lengths     : top=0.000um, trunk=4556.655um, leaf=5195.858um, total=9752.512um
      hp wire lengths  : top=0.000um, trunk=4400.400um, leaf=4742.815um, total=9143.215um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.055ns count=103 avg=0.045ns sd=0.008ns min=0.027ns max=0.055ns {6 <= 0.033ns, 37 <= 0.044ns, 14 <= 0.050ns, 27 <= 0.052ns, 19 <= 0.055ns}
      Leaf  : target=0.055ns count=136 avg=0.046ns sd=0.006ns min=0.028ns max=0.055ns {6 <= 0.033ns, 40 <= 0.044ns, 43 <= 0.050ns, 30 <= 0.052ns, 17 <= 0.055ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: CLKBUFX4: 115 CLKBUFX3: 46 BUFX2: 19 
       ICGs: TLATNTSCAX20: 38 TLATNTSCAX16: 3 TLATNTSCAX6: 1 TLATNTSCAX3: 2 TLATNTSCAX2: 14 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.846, max=1.257, avg=1.066, sd=0.093], skew [0.411 vs 0.400*], 99.2% {0.846, 1.246} (wid=0.003 ws=0.001) (gid=1.254 gs=0.411)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.846, max=1.257, avg=1.066, sd=0.093], skew [0.411 vs 0.400*], 99.2% {0.846, 1.246} (wid=0.003 ws=0.001) (gid=1.254 gs=0.411)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::DRV Fixing done. (took cpu=0:00:01.5 real=0:00:01.5)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=179, i=0, icg=58, dcg=0, l=0, total=237
      sink counts      : regular=512, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=512
      misc counts      : r=1, pp=0
      cell areas       : b=399.798um^2, i=0.000um^2, icg=724.014um^2, dcg=0.000um^2, l=0.000um^2, total=1123.812um^2
      cell capacitance : b=0.066pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.078pF
      sink capacitance : total=0.108pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.325pF, leaf=0.379pF, total=0.703pF
      wire lengths     : top=0.000um, trunk=4554.884um, leaf=5195.858um, total=9750.742um
      hp wire lengths  : top=0.000um, trunk=4381.000um, leaf=4742.815um, total=9123.815um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.055ns count=102 avg=0.045ns sd=0.008ns min=0.027ns max=0.055ns {6 <= 0.033ns, 35 <= 0.044ns, 14 <= 0.050ns, 27 <= 0.052ns, 20 <= 0.055ns}
      Leaf  : target=0.055ns count=136 avg=0.046ns sd=0.006ns min=0.028ns max=0.055ns {6 <= 0.033ns, 40 <= 0.044ns, 43 <= 0.050ns, 30 <= 0.052ns, 17 <= 0.055ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: CLKBUFX4: 114 CLKBUFX3: 46 BUFX2: 19 
       ICGs: TLATNTSCAX20: 38 TLATNTSCAX16: 3 TLATNTSCAX6: 1 TLATNTSCAX3: 2 TLATNTSCAX2: 14 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.763, max=1.174], skew [0.411 vs 0.400*]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.763, max=1.174], skew [0.411 vs 0.400*]
    Legalizer API calls during this step: 15 succeeded with high effort: 15 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=179, i=0, icg=58, dcg=0, l=0, total=237
      sink counts      : regular=512, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=512
      misc counts      : r=1, pp=0
      cell areas       : b=399.798um^2, i=0.000um^2, icg=724.014um^2, dcg=0.000um^2, l=0.000um^2, total=1123.812um^2
      cell capacitance : b=0.066pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.078pF
      sink capacitance : total=0.108pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.325pF, leaf=0.379pF, total=0.703pF
      wire lengths     : top=0.000um, trunk=4554.884um, leaf=5195.858um, total=9750.742um
      hp wire lengths  : top=0.000um, trunk=4381.000um, leaf=4742.815um, total=9123.815um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.055ns count=102 avg=0.045ns sd=0.008ns min=0.027ns max=0.055ns {6 <= 0.033ns, 35 <= 0.044ns, 14 <= 0.050ns, 27 <= 0.052ns, 20 <= 0.055ns}
      Leaf  : target=0.055ns count=136 avg=0.046ns sd=0.006ns min=0.028ns max=0.055ns {6 <= 0.033ns, 40 <= 0.044ns, 43 <= 0.050ns, 30 <= 0.052ns, 17 <= 0.055ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: CLKBUFX4: 114 CLKBUFX3: 46 BUFX2: 19 
       ICGs: TLATNTSCAX20: 38 TLATNTSCAX16: 3 TLATNTSCAX6: 1 TLATNTSCAX3: 2 TLATNTSCAX2: 14 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.763, max=1.174], skew [0.411 vs 0.400*]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.763, max=1.174], skew [0.411 vs 0.400*]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=179, i=0, icg=58, dcg=0, l=0, total=237
      sink counts      : regular=512, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=512
      misc counts      : r=1, pp=0
      cell areas       : b=399.798um^2, i=0.000um^2, icg=724.014um^2, dcg=0.000um^2, l=0.000um^2, total=1123.812um^2
      cell capacitance : b=0.066pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.078pF
      sink capacitance : total=0.108pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.325pF, leaf=0.379pF, total=0.703pF
      wire lengths     : top=0.000um, trunk=4554.884um, leaf=5195.858um, total=9750.742um
      hp wire lengths  : top=0.000um, trunk=4381.000um, leaf=4742.815um, total=9123.815um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.055ns count=102 avg=0.045ns sd=0.008ns min=0.027ns max=0.055ns {6 <= 0.033ns, 35 <= 0.044ns, 14 <= 0.050ns, 27 <= 0.052ns, 20 <= 0.055ns}
      Leaf  : target=0.055ns count=136 avg=0.046ns sd=0.006ns min=0.028ns max=0.055ns {6 <= 0.033ns, 40 <= 0.044ns, 43 <= 0.050ns, 30 <= 0.052ns, 17 <= 0.055ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: CLKBUFX4: 114 CLKBUFX3: 46 BUFX2: 19 
       ICGs: TLATNTSCAX20: 38 TLATNTSCAX16: 3 TLATNTSCAX6: 1 TLATNTSCAX3: 2 TLATNTSCAX2: 14 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.763, max=1.174], skew [0.411 vs 0.400*]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.763, max=1.174], skew [0.411 vs 0.400*]
    Legalizer API calls during this step: 8 succeeded with high effort: 8 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=173, i=0, icg=58, dcg=0, l=0, total=231
      sink counts      : regular=512, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=512
      misc counts      : r=1, pp=0
      cell areas       : b=388.854um^2, i=0.000um^2, icg=717.858um^2, dcg=0.000um^2, l=0.000um^2, total=1106.712um^2
      cell capacitance : b=0.064pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.077pF
      sink capacitance : total=0.108pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.319pF, leaf=0.379pF, total=0.698pF
      wire lengths     : top=0.000um, trunk=4486.020um, leaf=5194.997um, total=9681.018um
      hp wire lengths  : top=0.000um, trunk=4296.740um, leaf=4744.515um, total=9041.255um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.055ns count=96 avg=0.046ns sd=0.008ns min=0.029ns max=0.055ns {4 <= 0.033ns, 31 <= 0.044ns, 12 <= 0.050ns, 24 <= 0.052ns, 25 <= 0.055ns}
      Leaf  : target=0.055ns count=136 avg=0.046ns sd=0.006ns min=0.028ns max=0.055ns {6 <= 0.033ns, 43 <= 0.044ns, 41 <= 0.050ns, 29 <= 0.052ns, 17 <= 0.055ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: CLKBUFX4: 115 CLKBUFX3: 42 BUFX2: 16 
       ICGs: TLATNTSCAX20: 35 TLATNTSCAX16: 6 TLATNTSCAX6: 1 TLATNTSCAX3: 2 TLATNTSCAX2: 14 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.589, max=0.927], skew [0.338 vs 0.400]
    Skew group summary after 'Removing longest path buffering':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.589, max=0.927], skew [0.338 vs 0.400]
    Legalizer API calls during this step: 191 succeeded with high effort: 191 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.3 real=0:00:00.3)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=173, i=0, icg=58, dcg=0, l=0, total=231
      sink counts      : regular=512, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=512
      misc counts      : r=1, pp=0
      cell areas       : b=388.170um^2, i=0.000um^2, icg=717.858um^2, dcg=0.000um^2, l=0.000um^2, total=1106.028um^2
      cell capacitance : b=0.064pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.077pF
      sink capacitance : total=0.108pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.318pF, leaf=0.378pF, total=0.697pF
      wire lengths     : top=0.000um, trunk=4480.030um, leaf=5188.123um, total=9668.153um
      hp wire lengths  : top=0.000um, trunk=4293.540um, leaf=4744.515um, total=9038.055um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.055ns count=96 avg=0.046ns sd=0.008ns min=0.029ns max=0.055ns {4 <= 0.033ns, 31 <= 0.044ns, 12 <= 0.050ns, 24 <= 0.052ns, 25 <= 0.055ns}
      Leaf  : target=0.055ns count=136 avg=0.046ns sd=0.006ns min=0.028ns max=0.055ns {6 <= 0.033ns, 43 <= 0.044ns, 42 <= 0.050ns, 28 <= 0.052ns, 17 <= 0.055ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: CLKBUFX4: 113 CLKBUFX3: 44 BUFX2: 16 
       ICGs: TLATNTSCAX20: 35 TLATNTSCAX16: 6 TLATNTSCAX6: 1 TLATNTSCAX3: 2 TLATNTSCAX2: 14 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.581, max=0.911, avg=0.836, sd=0.093], skew [0.330 vs 0.400], 100% {0.581, 0.911} (wid=0.003 ws=0.001) (gid=0.908 gs=0.329)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.581, max=0.911, avg=0.836, sd=0.093], skew [0.330 vs 0.400], 100% {0.581, 0.911} (wid=0.003 ws=0.001) (gid=0.908 gs=0.329)
    Legalizer API calls during this step: 339 succeeded with high effort: 339 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:00.4 real=0:00:00.4)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:00.8 real=0:00:00.8)
  CCOpt::Phase::Construction done. (took cpu=0:00:06.2 real=0:00:06.3)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=173, i=0, icg=58, dcg=0, l=0, total=231
      sink counts      : regular=512, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=512
      misc counts      : r=1, pp=0
      cell areas       : b=388.170um^2, i=0.000um^2, icg=717.858um^2, dcg=0.000um^2, l=0.000um^2, total=1106.028um^2
      cell capacitance : b=0.064pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.077pF
      sink capacitance : total=0.108pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.318pF, leaf=0.378pF, total=0.697pF
      wire lengths     : top=0.000um, trunk=4480.030um, leaf=5188.123um, total=9668.153um
      hp wire lengths  : top=0.000um, trunk=4293.540um, leaf=4744.515um, total=9038.055um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.055ns count=96 avg=0.046ns sd=0.008ns min=0.029ns max=0.055ns {4 <= 0.033ns, 31 <= 0.044ns, 12 <= 0.050ns, 24 <= 0.052ns, 25 <= 0.055ns}
      Leaf  : target=0.055ns count=136 avg=0.046ns sd=0.006ns min=0.028ns max=0.055ns {6 <= 0.033ns, 43 <= 0.044ns, 42 <= 0.050ns, 28 <= 0.052ns, 17 <= 0.055ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: CLKBUFX4: 113 CLKBUFX3: 44 BUFX2: 16 
       ICGs: TLATNTSCAX20: 35 TLATNTSCAX16: 6 TLATNTSCAX6: 1 TLATNTSCAX3: 2 TLATNTSCAX2: 14 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.581, max=0.911], skew [0.330 vs 0.400]
    Skew group summary after 'Improving clock tree routing':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.581, max=0.911], skew [0.330 vs 0.400]
    Legalizer API calls during this step: 353 succeeded with high effort: 353 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.1 real=0:00:00.1)
  Reducing clock tree power 1...
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after reducing clock tree power 1 iteration 1:
      cell counts      : b=173, i=0, icg=58, dcg=0, l=0, total=231
      sink counts      : regular=512, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=512
      misc counts      : r=1, pp=0
      cell areas       : b=350.892um^2, i=0.000um^2, icg=478.116um^2, dcg=0.000um^2, l=0.000um^2, total=829.008um^2
      cell capacitance : b=0.058pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.070pF
      sink capacitance : total=0.108pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.321pF, leaf=0.379pF, total=0.699pF
      wire lengths     : top=0.000um, trunk=4513.843um, leaf=5198.052um, total=9711.895um
      hp wire lengths  : top=0.000um, trunk=4336.580um, leaf=4750.880um, total=9087.460um
    Clock DAG net violations after reducing clock tree power 1 iteration 1:
      Remaining Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns sum=0.001ns
    Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
      Trunk : target=0.055ns count=96 avg=0.049ns sd=0.004ns min=0.036ns max=0.056ns {0 <= 0.033ns, 9 <= 0.044ns, 39 <= 0.050ns, 16 <= 0.052ns, 31 <= 0.055ns} {1 <= 0.058ns, 0 <= 0.060ns, 0 <= 0.066ns, 0 <= 0.082ns, 0 > 0.082ns}
      Leaf  : target=0.055ns count=136 avg=0.047ns sd=0.006ns min=0.029ns max=0.055ns {5 <= 0.033ns, 24 <= 0.044ns, 43 <= 0.050ns, 36 <= 0.052ns, 28 <= 0.055ns}
    Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
       Bufs: CLKBUFX4: 41 CLKBUFX3: 79 CLKBUFX2: 4 BUFX2: 49 
       ICGs: TLATNTSCAX16: 7 TLATNTSCAX12: 1 TLATNTSCAX6: 23 TLATNTSCAX3: 12 TLATNTSCAX2: 15 
    Primary reporting skew groups after reducing clock tree power 1 iteration 1:
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.584, max=0.890], skew [0.306 vs 0.400]
    Skew group summary after reducing clock tree power 1 iteration 1:
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.584, max=0.890], skew [0.306 vs 0.400]
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after reducing clock tree power 1 iteration 2:
      cell counts      : b=173, i=0, icg=58, dcg=0, l=0, total=231
      sink counts      : regular=512, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=512
      misc counts      : r=1, pp=0
      cell areas       : b=349.524um^2, i=0.000um^2, icg=470.934um^2, dcg=0.000um^2, l=0.000um^2, total=820.458um^2
      cell capacitance : b=0.057pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.070pF
      sink capacitance : total=0.108pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.321pF, leaf=0.379pF, total=0.700pF
      wire lengths     : top=0.000um, trunk=4519.364um, leaf=5204.402um, total=9723.765um
      hp wire lengths  : top=0.000um, trunk=4341.310um, leaf=4756.010um, total=9097.320um
    Clock DAG net violations after reducing clock tree power 1 iteration 2:
      Remaining Transition : {count=3, worst=[0.005ns, 0.004ns, 0.001ns]} avg=0.003ns sd=0.003ns sum=0.010ns
    Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 2:
      Trunk : target=0.055ns count=96 avg=0.050ns sd=0.004ns min=0.036ns max=0.059ns {0 <= 0.033ns, 8 <= 0.044ns, 36 <= 0.050ns, 16 <= 0.052ns, 34 <= 0.055ns} {1 <= 0.058ns, 1 <= 0.060ns, 0 <= 0.066ns, 0 <= 0.082ns, 0 > 0.082ns}
      Leaf  : target=0.055ns count=136 avg=0.048ns sd=0.006ns min=0.029ns max=0.060ns {5 <= 0.033ns, 23 <= 0.044ns, 43 <= 0.050ns, 36 <= 0.052ns, 28 <= 0.055ns} {0 <= 0.058ns, 1 <= 0.060ns, 0 <= 0.066ns, 0 <= 0.082ns, 0 > 0.082ns}
    Clock DAG library cell distribution after reducing clock tree power 1 iteration 2 {count}:
       Bufs: CLKBUFX4: 39 CLKBUFX3: 79 CLKBUFX2: 4 BUFX2: 51 
       ICGs: TLATNTSCAX16: 6 TLATNTSCAX12: 2 TLATNTSCAX6: 20 TLATNTSCAX3: 15 TLATNTSCAX2: 15 
    Primary reporting skew groups after reducing clock tree power 1 iteration 2:
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.584, max=0.910], skew [0.326 vs 0.400]
    Skew group summary after reducing clock tree power 1 iteration 2:
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.584, max=0.910], skew [0.326 vs 0.400]
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=173, i=0, icg=58, dcg=0, l=0, total=231
      sink counts      : regular=512, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=512
      misc counts      : r=1, pp=0
      cell areas       : b=349.524um^2, i=0.000um^2, icg=470.934um^2, dcg=0.000um^2, l=0.000um^2, total=820.458um^2
      cell capacitance : b=0.057pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.070pF
      sink capacitance : total=0.108pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.321pF, leaf=0.379pF, total=0.700pF
      wire lengths     : top=0.000um, trunk=4515.399um, leaf=5204.402um, total=9719.801um
      hp wire lengths  : top=0.000um, trunk=4337.890um, leaf=4756.010um, total=9093.900um
    Clock DAG net violations after 'Reducing clock tree power 1':
      Remaining Transition : {count=3, worst=[0.005ns, 0.003ns, 0.001ns]} avg=0.003ns sd=0.002ns sum=0.009ns
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.055ns count=96 avg=0.050ns sd=0.004ns min=0.036ns max=0.058ns {0 <= 0.033ns, 8 <= 0.044ns, 36 <= 0.050ns, 16 <= 0.052ns, 34 <= 0.055ns} {1 <= 0.058ns, 1 <= 0.060ns, 0 <= 0.066ns, 0 <= 0.082ns, 0 > 0.082ns}
      Leaf  : target=0.055ns count=136 avg=0.048ns sd=0.006ns min=0.029ns max=0.060ns {5 <= 0.033ns, 23 <= 0.044ns, 43 <= 0.050ns, 36 <= 0.052ns, 28 <= 0.055ns} {0 <= 0.058ns, 1 <= 0.060ns, 0 <= 0.066ns, 0 <= 0.082ns, 0 > 0.082ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: CLKBUFX4: 39 CLKBUFX3: 79 CLKBUFX2: 3 BUFX2: 52 
       ICGs: TLATNTSCAX16: 6 TLATNTSCAX12: 2 TLATNTSCAX6: 20 TLATNTSCAX3: 15 TLATNTSCAX2: 15 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.584, max=0.910], skew [0.326 vs 0.400]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.584, max=0.910], skew [0.326 vs 0.400]
    Legalizer API calls during this step: 1550 succeeded with high effort: 1550 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:00.7 real=0:00:00.7)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=173, i=0, icg=58, dcg=0, l=0, total=231
      sink counts      : regular=512, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=512
      misc counts      : r=1, pp=0
      cell areas       : b=349.524um^2, i=0.000um^2, icg=470.934um^2, dcg=0.000um^2, l=0.000um^2, total=820.458um^2
      cell capacitance : b=0.057pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.070pF
      sink capacitance : total=0.108pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.321pF, leaf=0.379pF, total=0.700pF
      wire lengths     : top=0.000um, trunk=4515.399um, leaf=5204.402um, total=9719.801um
      hp wire lengths  : top=0.000um, trunk=4337.890um, leaf=4756.010um, total=9093.900um
    Clock DAG net violations after 'Reducing clock tree power 2':
      Remaining Transition : {count=3, worst=[0.005ns, 0.003ns, 0.001ns]} avg=0.003ns sd=0.002ns sum=0.009ns
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.055ns count=96 avg=0.050ns sd=0.004ns min=0.036ns max=0.058ns {0 <= 0.033ns, 8 <= 0.044ns, 36 <= 0.050ns, 16 <= 0.052ns, 34 <= 0.055ns} {1 <= 0.058ns, 1 <= 0.060ns, 0 <= 0.066ns, 0 <= 0.082ns, 0 > 0.082ns}
      Leaf  : target=0.055ns count=136 avg=0.048ns sd=0.006ns min=0.029ns max=0.060ns {5 <= 0.033ns, 23 <= 0.044ns, 43 <= 0.050ns, 36 <= 0.052ns, 28 <= 0.055ns} {0 <= 0.058ns, 1 <= 0.060ns, 0 <= 0.066ns, 0 <= 0.082ns, 0 > 0.082ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: CLKBUFX4: 39 CLKBUFX3: 79 CLKBUFX2: 3 BUFX2: 52 
       ICGs: TLATNTSCAX16: 6 TLATNTSCAX12: 2 TLATNTSCAX6: 20 TLATNTSCAX3: 15 TLATNTSCAX2: 15 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.584, max=0.910, avg=0.805, sd=0.078], skew [0.326 vs 0.400], 100% {0.584, 0.910} (wid=0.003 ws=0.001) (gid=0.907 gs=0.325)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.584, max=0.910, avg=0.805, sd=0.078], skew [0.326 vs 0.400], 100% {0.584, 0.910} (wid=0.003 ws=0.001) (gid=0.907 gs=0.325)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Reducing Power done. (took cpu=0:00:00.8 real=0:00:00.8)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.2 real=0:00:00.2)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 233 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=173, i=0, icg=58, dcg=0, l=0, total=231
          sink counts      : regular=512, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=512
          misc counts      : r=1, pp=0
          cell areas       : b=349.524um^2, i=0.000um^2, icg=470.934um^2, dcg=0.000um^2, l=0.000um^2, total=820.458um^2
          cell capacitance : b=0.057pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.070pF
          sink capacitance : total=0.108pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.321pF, leaf=0.379pF, total=0.700pF
          wire lengths     : top=0.000um, trunk=4515.399um, leaf=5204.402um, total=9719.801um
          hp wire lengths  : top=0.000um, trunk=4337.890um, leaf=4756.010um, total=9093.900um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew':
          Remaining Transition : {count=3, worst=[0.005ns, 0.003ns, 0.001ns]} avg=0.003ns sd=0.002ns sum=0.009ns
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.055ns count=96 avg=0.050ns sd=0.004ns min=0.036ns max=0.058ns {0 <= 0.033ns, 8 <= 0.044ns, 36 <= 0.050ns, 16 <= 0.052ns, 34 <= 0.055ns} {1 <= 0.058ns, 1 <= 0.060ns, 0 <= 0.066ns, 0 <= 0.082ns, 0 > 0.082ns}
          Leaf  : target=0.055ns count=136 avg=0.048ns sd=0.006ns min=0.029ns max=0.060ns {5 <= 0.033ns, 23 <= 0.044ns, 43 <= 0.050ns, 36 <= 0.052ns, 28 <= 0.055ns} {0 <= 0.058ns, 1 <= 0.060ns, 0 <= 0.066ns, 0 <= 0.082ns, 0 > 0.082ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: CLKBUFX4: 39 CLKBUFX3: 79 CLKBUFX2: 3 BUFX2: 52 
           ICGs: TLATNTSCAX16: 6 TLATNTSCAX12: 2 TLATNTSCAX6: 20 TLATNTSCAX3: 15 TLATNTSCAX2: 15 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=173, i=0, icg=58, dcg=0, l=0, total=231
          sink counts      : regular=512, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=512
          misc counts      : r=1, pp=0
          cell areas       : b=349.524um^2, i=0.000um^2, icg=470.934um^2, dcg=0.000um^2, l=0.000um^2, total=820.458um^2
          cell capacitance : b=0.057pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.070pF
          sink capacitance : total=0.108pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.321pF, leaf=0.379pF, total=0.700pF
          wire lengths     : top=0.000um, trunk=4515.399um, leaf=5204.402um, total=9719.801um
          hp wire lengths  : top=0.000um, trunk=4337.890um, leaf=4756.010um, total=9093.900um
        Clock DAG net violations after 'Approximately balancing fragments bottom up':
          Remaining Transition : {count=3, worst=[0.005ns, 0.003ns, 0.001ns]} avg=0.003ns sd=0.002ns sum=0.009ns
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.055ns count=96 avg=0.050ns sd=0.004ns min=0.036ns max=0.058ns {0 <= 0.033ns, 8 <= 0.044ns, 36 <= 0.050ns, 16 <= 0.052ns, 34 <= 0.055ns} {1 <= 0.058ns, 1 <= 0.060ns, 0 <= 0.066ns, 0 <= 0.082ns, 0 > 0.082ns}
          Leaf  : target=0.055ns count=136 avg=0.048ns sd=0.006ns min=0.029ns max=0.060ns {5 <= 0.033ns, 23 <= 0.044ns, 43 <= 0.050ns, 36 <= 0.052ns, 28 <= 0.055ns} {0 <= 0.058ns, 1 <= 0.060ns, 0 <= 0.066ns, 0 <= 0.082ns, 0 > 0.082ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: CLKBUFX4: 39 CLKBUFX3: 79 CLKBUFX2: 3 BUFX2: 52 
           ICGs: TLATNTSCAX16: 6 TLATNTSCAX12: 2 TLATNTSCAX6: 20 TLATNTSCAX3: 15 TLATNTSCAX2: 15 
        Legalizer API calls during this step: 11 succeeded with high effort: 11 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.1 real=0:00:00.1)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=173, i=0, icg=58, dcg=0, l=0, total=231
          sink counts      : regular=512, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=512
          misc counts      : r=1, pp=0
          cell areas       : b=349.524um^2, i=0.000um^2, icg=470.934um^2, dcg=0.000um^2, l=0.000um^2, total=820.458um^2
          cell capacitance : b=0.057pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.070pF
          sink capacitance : total=0.108pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.321pF, leaf=0.379pF, total=0.700pF
          wire lengths     : top=0.000um, trunk=4515.399um, leaf=5204.402um, total=9719.801um
          hp wire lengths  : top=0.000um, trunk=4337.890um, leaf=4756.010um, total=9093.900um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:
          Remaining Transition : {count=3, worst=[0.005ns, 0.003ns, 0.001ns]} avg=0.003ns sd=0.002ns sum=0.009ns
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.055ns count=96 avg=0.050ns sd=0.004ns min=0.036ns max=0.058ns {0 <= 0.033ns, 8 <= 0.044ns, 36 <= 0.050ns, 16 <= 0.052ns, 34 <= 0.055ns} {1 <= 0.058ns, 1 <= 0.060ns, 0 <= 0.066ns, 0 <= 0.082ns, 0 > 0.082ns}
          Leaf  : target=0.055ns count=136 avg=0.048ns sd=0.006ns min=0.029ns max=0.060ns {5 <= 0.033ns, 23 <= 0.044ns, 43 <= 0.050ns, 36 <= 0.052ns, 28 <= 0.055ns} {0 <= 0.058ns, 1 <= 0.060ns, 0 <= 0.066ns, 0 <= 0.082ns, 0 > 0.082ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: CLKBUFX4: 39 CLKBUFX3: 79 CLKBUFX2: 3 BUFX2: 52 
           ICGs: TLATNTSCAX16: 6 TLATNTSCAX12: 2 TLATNTSCAX6: 20 TLATNTSCAX3: 15 TLATNTSCAX2: 15 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=173, i=0, icg=58, dcg=0, l=0, total=231
      sink counts      : regular=512, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=512
      misc counts      : r=1, pp=0
      cell areas       : b=349.524um^2, i=0.000um^2, icg=470.934um^2, dcg=0.000um^2, l=0.000um^2, total=820.458um^2
      cell capacitance : b=0.057pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.070pF
      sink capacitance : total=0.108pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.321pF, leaf=0.379pF, total=0.700pF
      wire lengths     : top=0.000um, trunk=4515.399um, leaf=5204.402um, total=9719.801um
      hp wire lengths  : top=0.000um, trunk=4337.890um, leaf=4756.010um, total=9093.900um
    Clock DAG net violations after 'Approximately balancing fragments step':
      Remaining Transition : {count=3, worst=[0.005ns, 0.003ns, 0.001ns]} avg=0.003ns sd=0.002ns sum=0.009ns
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.055ns count=96 avg=0.050ns sd=0.004ns min=0.036ns max=0.058ns {0 <= 0.033ns, 8 <= 0.044ns, 36 <= 0.050ns, 16 <= 0.052ns, 34 <= 0.055ns} {1 <= 0.058ns, 1 <= 0.060ns, 0 <= 0.066ns, 0 <= 0.082ns, 0 > 0.082ns}
      Leaf  : target=0.055ns count=136 avg=0.048ns sd=0.006ns min=0.029ns max=0.060ns {5 <= 0.033ns, 23 <= 0.044ns, 43 <= 0.050ns, 36 <= 0.052ns, 28 <= 0.055ns} {0 <= 0.058ns, 1 <= 0.060ns, 0 <= 0.066ns, 0 <= 0.082ns, 0 > 0.082ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: CLKBUFX4: 39 CLKBUFX3: 79 CLKBUFX2: 3 BUFX2: 52 
       ICGs: TLATNTSCAX16: 6 TLATNTSCAX12: 2 TLATNTSCAX6: 20 TLATNTSCAX3: 15 TLATNTSCAX2: 15 
    Legalizer API calls during this step: 11 succeeded with high effort: 11 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:00.4 real=0:00:00.4)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=173, i=0, icg=58, dcg=0, l=0, total=231
    sink counts      : regular=512, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=512
    misc counts      : r=1, pp=0
    cell areas       : b=349.524um^2, i=0.000um^2, icg=470.934um^2, dcg=0.000um^2, l=0.000um^2, total=820.458um^2
    cell capacitance : b=0.057pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.070pF
    sink capacitance : total=0.108pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.321pF, leaf=0.379pF, total=0.700pF
    wire lengths     : top=0.000um, trunk=4515.399um, leaf=5204.402um, total=9719.801um
    hp wire lengths  : top=0.000um, trunk=4337.890um, leaf=4756.010um, total=9093.900um
  Clock DAG net violations after Approximately balancing fragments:
    Remaining Transition : {count=3, worst=[0.005ns, 0.003ns, 0.001ns]} avg=0.003ns sd=0.002ns sum=0.009ns
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.055ns count=96 avg=0.050ns sd=0.004ns min=0.036ns max=0.058ns {0 <= 0.033ns, 8 <= 0.044ns, 36 <= 0.050ns, 16 <= 0.052ns, 34 <= 0.055ns} {1 <= 0.058ns, 1 <= 0.060ns, 0 <= 0.066ns, 0 <= 0.082ns, 0 > 0.082ns}
    Leaf  : target=0.055ns count=136 avg=0.048ns sd=0.006ns min=0.029ns max=0.060ns {5 <= 0.033ns, 23 <= 0.044ns, 43 <= 0.050ns, 36 <= 0.052ns, 28 <= 0.055ns} {0 <= 0.058ns, 1 <= 0.060ns, 0 <= 0.066ns, 0 <= 0.082ns, 0 > 0.082ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: CLKBUFX4: 39 CLKBUFX3: 79 CLKBUFX2: 3 BUFX2: 52 
     ICGs: TLATNTSCAX16: 6 TLATNTSCAX12: 2 TLATNTSCAX6: 20 TLATNTSCAX3: 15 TLATNTSCAX2: 15 
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.584, max=0.910], skew [0.326 vs 0.400]
  Skew group summary after Approximately balancing fragments:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.584, max=0.910], skew [0.326 vs 0.400]
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=173, i=0, icg=58, dcg=0, l=0, total=231
      sink counts      : regular=512, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=512
      misc counts      : r=1, pp=0
      cell areas       : b=349.524um^2, i=0.000um^2, icg=470.934um^2, dcg=0.000um^2, l=0.000um^2, total=820.458um^2
      cell capacitance : b=0.057pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.070pF
      sink capacitance : total=0.108pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.321pF, leaf=0.379pF, total=0.700pF
      wire lengths     : top=0.000um, trunk=4515.399um, leaf=5204.402um, total=9719.801um
      hp wire lengths  : top=0.000um, trunk=4337.890um, leaf=4756.010um, total=9093.900um
    Clock DAG net violations after 'Improving fragments clock skew':
      Remaining Transition : {count=3, worst=[0.005ns, 0.003ns, 0.001ns]} avg=0.003ns sd=0.002ns sum=0.009ns
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.055ns count=96 avg=0.050ns sd=0.004ns min=0.036ns max=0.058ns {0 <= 0.033ns, 8 <= 0.044ns, 36 <= 0.050ns, 16 <= 0.052ns, 34 <= 0.055ns} {1 <= 0.058ns, 1 <= 0.060ns, 0 <= 0.066ns, 0 <= 0.082ns, 0 > 0.082ns}
      Leaf  : target=0.055ns count=136 avg=0.048ns sd=0.006ns min=0.029ns max=0.060ns {5 <= 0.033ns, 23 <= 0.044ns, 43 <= 0.050ns, 36 <= 0.052ns, 28 <= 0.055ns} {0 <= 0.058ns, 1 <= 0.060ns, 0 <= 0.066ns, 0 <= 0.082ns, 0 > 0.082ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: CLKBUFX4: 39 CLKBUFX3: 79 CLKBUFX2: 3 BUFX2: 52 
       ICGs: TLATNTSCAX16: 6 TLATNTSCAX12: 2 TLATNTSCAX6: 20 TLATNTSCAX3: 15 TLATNTSCAX2: 15 
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.584, max=0.910], skew [0.326 vs 0.400]
    Skew group summary after 'Improving fragments clock skew':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.584, max=0.910], skew [0.326 vs 0.400]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=173, i=0, icg=58, dcg=0, l=0, total=231
          sink counts      : regular=512, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=512
          misc counts      : r=1, pp=0
          cell areas       : b=349.524um^2, i=0.000um^2, icg=470.934um^2, dcg=0.000um^2, l=0.000um^2, total=820.458um^2
          cell capacitance : b=0.057pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.070pF
          sink capacitance : total=0.108pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.321pF, leaf=0.379pF, total=0.700pF
          wire lengths     : top=0.000um, trunk=4515.399um, leaf=5204.402um, total=9719.801um
          hp wire lengths  : top=0.000um, trunk=4337.890um, leaf=4756.010um, total=9093.900um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:
          Remaining Transition : {count=3, worst=[0.005ns, 0.003ns, 0.001ns]} avg=0.003ns sd=0.002ns sum=0.009ns
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.055ns count=96 avg=0.050ns sd=0.004ns min=0.036ns max=0.058ns {0 <= 0.033ns, 8 <= 0.044ns, 36 <= 0.050ns, 16 <= 0.052ns, 34 <= 0.055ns} {1 <= 0.058ns, 1 <= 0.060ns, 0 <= 0.066ns, 0 <= 0.082ns, 0 > 0.082ns}
          Leaf  : target=0.055ns count=136 avg=0.048ns sd=0.006ns min=0.029ns max=0.060ns {5 <= 0.033ns, 23 <= 0.044ns, 43 <= 0.050ns, 36 <= 0.052ns, 28 <= 0.055ns} {0 <= 0.058ns, 1 <= 0.060ns, 0 <= 0.066ns, 0 <= 0.082ns, 0 > 0.082ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: CLKBUFX4: 39 CLKBUFX3: 79 CLKBUFX2: 3 BUFX2: 52 
           ICGs: TLATNTSCAX16: 6 TLATNTSCAX12: 2 TLATNTSCAX6: 20 TLATNTSCAX3: 15 TLATNTSCAX2: 15 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=173, i=0, icg=58, dcg=0, l=0, total=231
      sink counts      : regular=512, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=512
      misc counts      : r=1, pp=0
      cell areas       : b=349.524um^2, i=0.000um^2, icg=470.934um^2, dcg=0.000um^2, l=0.000um^2, total=820.458um^2
      cell capacitance : b=0.057pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.070pF
      sink capacitance : total=0.108pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.321pF, leaf=0.379pF, total=0.700pF
      wire lengths     : top=0.000um, trunk=4515.399um, leaf=5204.402um, total=9719.801um
      hp wire lengths  : top=0.000um, trunk=4337.890um, leaf=4756.010um, total=9093.900um
    Clock DAG net violations after 'Approximately balancing step':
      Remaining Transition : {count=3, worst=[0.005ns, 0.003ns, 0.001ns]} avg=0.003ns sd=0.002ns sum=0.009ns
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.055ns count=96 avg=0.050ns sd=0.004ns min=0.036ns max=0.058ns {0 <= 0.033ns, 8 <= 0.044ns, 36 <= 0.050ns, 16 <= 0.052ns, 34 <= 0.055ns} {1 <= 0.058ns, 1 <= 0.060ns, 0 <= 0.066ns, 0 <= 0.082ns, 0 > 0.082ns}
      Leaf  : target=0.055ns count=136 avg=0.048ns sd=0.006ns min=0.029ns max=0.060ns {5 <= 0.033ns, 23 <= 0.044ns, 43 <= 0.050ns, 36 <= 0.052ns, 28 <= 0.055ns} {0 <= 0.058ns, 1 <= 0.060ns, 0 <= 0.066ns, 0 <= 0.082ns, 0 > 0.082ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: CLKBUFX4: 39 CLKBUFX3: 79 CLKBUFX2: 3 BUFX2: 52 
       ICGs: TLATNTSCAX16: 6 TLATNTSCAX12: 2 TLATNTSCAX6: 20 TLATNTSCAX3: 15 TLATNTSCAX2: 15 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.584, max=0.910], skew [0.326 vs 0.400]
    Skew group summary after 'Approximately balancing step':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.584, max=0.910], skew [0.326 vs 0.400]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.1 real=0:00:00.1)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=173, i=0, icg=58, dcg=0, l=0, total=231
      sink counts      : regular=512, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=512
      misc counts      : r=1, pp=0
      cell areas       : b=349.524um^2, i=0.000um^2, icg=470.934um^2, dcg=0.000um^2, l=0.000um^2, total=820.458um^2
      cell capacitance : b=0.057pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.070pF
      sink capacitance : total=0.108pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.321pF, leaf=0.379pF, total=0.700pF
      wire lengths     : top=0.000um, trunk=4515.399um, leaf=5204.402um, total=9719.801um
      hp wire lengths  : top=0.000um, trunk=4337.890um, leaf=4756.010um, total=9093.900um
    Clock DAG net violations after 'Fixing clock tree overload':
      Remaining Transition : {count=3, worst=[0.005ns, 0.003ns, 0.001ns]} avg=0.003ns sd=0.002ns sum=0.009ns
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.055ns count=96 avg=0.050ns sd=0.004ns min=0.036ns max=0.058ns {0 <= 0.033ns, 8 <= 0.044ns, 36 <= 0.050ns, 16 <= 0.052ns, 34 <= 0.055ns} {1 <= 0.058ns, 1 <= 0.060ns, 0 <= 0.066ns, 0 <= 0.082ns, 0 > 0.082ns}
      Leaf  : target=0.055ns count=136 avg=0.048ns sd=0.006ns min=0.029ns max=0.060ns {5 <= 0.033ns, 23 <= 0.044ns, 43 <= 0.050ns, 36 <= 0.052ns, 28 <= 0.055ns} {0 <= 0.058ns, 1 <= 0.060ns, 0 <= 0.066ns, 0 <= 0.082ns, 0 > 0.082ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: CLKBUFX4: 39 CLKBUFX3: 79 CLKBUFX2: 3 BUFX2: 52 
       ICGs: TLATNTSCAX16: 6 TLATNTSCAX12: 2 TLATNTSCAX6: 20 TLATNTSCAX3: 15 TLATNTSCAX2: 15 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.584, max=0.910], skew [0.326 vs 0.400]
    Skew group summary after 'Fixing clock tree overload':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.584, max=0.910], skew [0.326 vs 0.400]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=173, i=0, icg=58, dcg=0, l=0, total=231
      sink counts      : regular=512, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=512
      misc counts      : r=1, pp=0
      cell areas       : b=349.524um^2, i=0.000um^2, icg=470.934um^2, dcg=0.000um^2, l=0.000um^2, total=820.458um^2
      cell capacitance : b=0.057pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.070pF
      sink capacitance : total=0.108pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.321pF, leaf=0.379pF, total=0.700pF
      wire lengths     : top=0.000um, trunk=4515.399um, leaf=5204.402um, total=9719.801um
      hp wire lengths  : top=0.000um, trunk=4337.890um, leaf=4756.010um, total=9093.900um
    Clock DAG net violations after 'Approximately balancing paths':
      Remaining Transition : {count=3, worst=[0.005ns, 0.003ns, 0.001ns]} avg=0.003ns sd=0.002ns sum=0.009ns
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.055ns count=96 avg=0.050ns sd=0.004ns min=0.036ns max=0.058ns {0 <= 0.033ns, 8 <= 0.044ns, 36 <= 0.050ns, 16 <= 0.052ns, 34 <= 0.055ns} {1 <= 0.058ns, 1 <= 0.060ns, 0 <= 0.066ns, 0 <= 0.082ns, 0 > 0.082ns}
      Leaf  : target=0.055ns count=136 avg=0.048ns sd=0.006ns min=0.029ns max=0.060ns {5 <= 0.033ns, 23 <= 0.044ns, 43 <= 0.050ns, 36 <= 0.052ns, 28 <= 0.055ns} {0 <= 0.058ns, 1 <= 0.060ns, 0 <= 0.066ns, 0 <= 0.082ns, 0 > 0.082ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: CLKBUFX4: 39 CLKBUFX3: 79 CLKBUFX2: 3 BUFX2: 52 
       ICGs: TLATNTSCAX16: 6 TLATNTSCAX12: 2 TLATNTSCAX6: 20 TLATNTSCAX3: 15 TLATNTSCAX2: 15 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.584, max=0.910, avg=0.805, sd=0.078], skew [0.326 vs 0.400], 100% {0.584, 0.910} (wid=0.003 ws=0.001) (gid=0.907 gs=0.325)
    Skew group summary after 'Approximately balancing paths':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.584, max=0.910, avg=0.805, sd=0.078], skew [0.326 vs 0.400], 100% {0.584, 0.910} (wid=0.003 ws=0.001) (gid=0.907 gs=0.325)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing done. (took cpu=0:00:00.5 real=0:00:00.5)
  Stage::Polishing...
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats before polishing:
    cell counts      : b=173, i=0, icg=58, dcg=0, l=0, total=231
    sink counts      : regular=512, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=512
    misc counts      : r=1, pp=0
    cell areas       : b=349.524um^2, i=0.000um^2, icg=470.934um^2, dcg=0.000um^2, l=0.000um^2, total=820.458um^2
    cell capacitance : b=0.057pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.070pF
    sink capacitance : total=0.108pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.321pF, leaf=0.379pF, total=0.700pF
    wire lengths     : top=0.000um, trunk=4515.399um, leaf=5204.402um, total=9719.801um
    hp wire lengths  : top=0.000um, trunk=4337.890um, leaf=4756.010um, total=9093.900um
  Clock DAG net violations before polishing:
    Remaining Transition : {count=3, worst=[0.005ns, 0.003ns, 0.001ns]} avg=0.003ns sd=0.002ns sum=0.008ns
  Clock DAG primary half-corner transition distribution before polishing:
    Trunk : target=0.055ns count=96 avg=0.050ns sd=0.004ns min=0.036ns max=0.058ns {0 <= 0.033ns, 8 <= 0.044ns, 36 <= 0.050ns, 16 <= 0.052ns, 34 <= 0.055ns} {1 <= 0.058ns, 1 <= 0.060ns, 0 <= 0.066ns, 0 <= 0.082ns, 0 > 0.082ns}
    Leaf  : target=0.055ns count=136 avg=0.048ns sd=0.006ns min=0.029ns max=0.060ns {5 <= 0.033ns, 23 <= 0.044ns, 43 <= 0.050ns, 36 <= 0.052ns, 28 <= 0.055ns} {0 <= 0.058ns, 1 <= 0.060ns, 0 <= 0.066ns, 0 <= 0.082ns, 0 > 0.082ns}
  Clock DAG library cell distribution before polishing {count}:
     Bufs: CLKBUFX4: 39 CLKBUFX3: 79 CLKBUFX2: 3 BUFX2: 52 
     ICGs: TLATNTSCAX16: 6 TLATNTSCAX12: 2 TLATNTSCAX6: 20 TLATNTSCAX3: 15 TLATNTSCAX2: 15 
  Primary reporting skew groups before polishing:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.587, max=0.912], skew [0.325 vs 0.400]
  Skew group summary before polishing:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.587, max=0.912], skew [0.325 vs 0.400]
  Merging balancing drivers for power...
    Tried: 233 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=173, i=0, icg=58, dcg=0, l=0, total=231
      sink counts      : regular=512, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=512
      misc counts      : r=1, pp=0
      cell areas       : b=349.524um^2, i=0.000um^2, icg=470.934um^2, dcg=0.000um^2, l=0.000um^2, total=820.458um^2
      cell capacitance : b=0.057pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.070pF
      sink capacitance : total=0.108pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.321pF, leaf=0.379pF, total=0.700pF
      wire lengths     : top=0.000um, trunk=4515.399um, leaf=5204.402um, total=9719.801um
      hp wire lengths  : top=0.000um, trunk=4337.890um, leaf=4756.010um, total=9093.900um
    Clock DAG net violations after 'Merging balancing drivers for power':
      Remaining Transition : {count=3, worst=[0.005ns, 0.003ns, 0.001ns]} avg=0.003ns sd=0.002ns sum=0.008ns
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.055ns count=96 avg=0.050ns sd=0.004ns min=0.036ns max=0.058ns {0 <= 0.033ns, 8 <= 0.044ns, 36 <= 0.050ns, 16 <= 0.052ns, 34 <= 0.055ns} {1 <= 0.058ns, 1 <= 0.060ns, 0 <= 0.066ns, 0 <= 0.082ns, 0 > 0.082ns}
      Leaf  : target=0.055ns count=136 avg=0.048ns sd=0.006ns min=0.029ns max=0.060ns {5 <= 0.033ns, 23 <= 0.044ns, 43 <= 0.050ns, 36 <= 0.052ns, 28 <= 0.055ns} {0 <= 0.058ns, 1 <= 0.060ns, 0 <= 0.066ns, 0 <= 0.082ns, 0 > 0.082ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: CLKBUFX4: 39 CLKBUFX3: 79 CLKBUFX2: 3 BUFX2: 52 
       ICGs: TLATNTSCAX16: 6 TLATNTSCAX12: 2 TLATNTSCAX6: 20 TLATNTSCAX3: 15 TLATNTSCAX2: 15 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.587, max=0.912], skew [0.325 vs 0.400]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.587, max=0.912], skew [0.325 vs 0.400]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=173, i=0, icg=58, dcg=0, l=0, total=231
      sink counts      : regular=512, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=512
      misc counts      : r=1, pp=0
      cell areas       : b=349.524um^2, i=0.000um^2, icg=470.934um^2, dcg=0.000um^2, l=0.000um^2, total=820.458um^2
      cell capacitance : b=0.057pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.070pF
      sink capacitance : total=0.108pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.321pF, leaf=0.379pF, total=0.700pF
      wire lengths     : top=0.000um, trunk=4515.399um, leaf=5204.402um, total=9719.801um
      hp wire lengths  : top=0.000um, trunk=4337.890um, leaf=4756.010um, total=9093.900um
    Clock DAG net violations after 'Improving clock skew':
      Remaining Transition : {count=3, worst=[0.005ns, 0.003ns, 0.001ns]} avg=0.003ns sd=0.002ns sum=0.008ns
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.055ns count=96 avg=0.050ns sd=0.004ns min=0.036ns max=0.058ns {0 <= 0.033ns, 8 <= 0.044ns, 36 <= 0.050ns, 16 <= 0.052ns, 34 <= 0.055ns} {1 <= 0.058ns, 1 <= 0.060ns, 0 <= 0.066ns, 0 <= 0.082ns, 0 > 0.082ns}
      Leaf  : target=0.055ns count=136 avg=0.048ns sd=0.006ns min=0.029ns max=0.060ns {5 <= 0.033ns, 23 <= 0.044ns, 43 <= 0.050ns, 36 <= 0.052ns, 28 <= 0.055ns} {0 <= 0.058ns, 1 <= 0.060ns, 0 <= 0.066ns, 0 <= 0.082ns, 0 > 0.082ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: CLKBUFX4: 39 CLKBUFX3: 79 CLKBUFX2: 3 BUFX2: 52 
       ICGs: TLATNTSCAX16: 6 TLATNTSCAX12: 2 TLATNTSCAX6: 20 TLATNTSCAX3: 15 TLATNTSCAX2: 15 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.587, max=0.912, avg=0.807, sd=0.078], skew [0.325 vs 0.400], 100% {0.587, 0.912} (wid=0.003 ws=0.001) (gid=0.909 gs=0.325)
    Skew group summary after 'Improving clock skew':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.587, max=0.912, avg=0.807, sd=0.078], skew [0.325 vs 0.400], 100% {0.587, 0.912} (wid=0.003 ws=0.001) (gid=0.909 gs=0.325)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Moving gates to reduce wire capacitance...
    Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
    Iteration 1...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 1418 succeeded with high effort: 1418 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.7 real=0:00:00.7)
      Moving gates to reduce wire capacitance - iteration 1: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 3154 succeeded with high effort: 3154 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:01.4 real=0:00:01.4)
    Iteration 1 done.
    Iteration 2...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 1341 succeeded with high effort: 1341 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.6 real=0:00:00.6)
      Moving gates to reduce wire capacitance - iteration 2: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 3135 succeeded with high effort: 3135 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:01.2 real=0:00:01.2)
    Iteration 2 done.
    Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
    Clock DAG stats after 'Moving gates to reduce wire capacitance':
      cell counts      : b=173, i=0, icg=58, dcg=0, l=0, total=231
      sink counts      : regular=512, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=512
      misc counts      : r=1, pp=0
      cell areas       : b=349.524um^2, i=0.000um^2, icg=470.934um^2, dcg=0.000um^2, l=0.000um^2, total=820.458um^2
      cell capacitance : b=0.057pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.070pF
      sink capacitance : total=0.108pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.281pF, leaf=0.377pF, total=0.658pF
      wire lengths     : top=0.000um, trunk=3899.472um, leaf=5191.823um, total=9091.295um
      hp wire lengths  : top=0.000um, trunk=3764.110um, leaf=4837.635um, total=8601.745um
    Clock DAG net violations after 'Moving gates to reduce wire capacitance':
      Remaining Transition : {count=6, worst=[0.006ns, 0.003ns, 0.001ns, 0.001ns, 0.001ns, 0.000ns]} avg=0.002ns sd=0.002ns sum=0.012ns
    Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
      Trunk : target=0.055ns count=96 avg=0.047ns sd=0.007ns min=0.021ns max=0.061ns {7 <= 0.033ns, 22 <= 0.044ns, 29 <= 0.050ns, 13 <= 0.052ns, 20 <= 0.055ns} {3 <= 0.058ns, 1 <= 0.060ns, 1 <= 0.066ns, 0 <= 0.082ns, 0 > 0.082ns}
      Leaf  : target=0.055ns count=136 avg=0.048ns sd=0.005ns min=0.031ns max=0.056ns {4 <= 0.033ns, 25 <= 0.044ns, 48 <= 0.050ns, 36 <= 0.052ns, 22 <= 0.055ns} {1 <= 0.058ns, 0 <= 0.060ns, 0 <= 0.066ns, 0 <= 0.082ns, 0 > 0.082ns}
    Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
       Bufs: CLKBUFX4: 39 CLKBUFX3: 79 CLKBUFX2: 3 BUFX2: 52 
       ICGs: TLATNTSCAX16: 6 TLATNTSCAX12: 2 TLATNTSCAX6: 20 TLATNTSCAX3: 15 TLATNTSCAX2: 15 
    Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.571, max=0.901, avg=0.797, sd=0.081], skew [0.331 vs 0.400], 100% {0.571, 0.901} (wid=0.003 ws=0.001) (gid=0.899 gs=0.330)
    Skew group summary after 'Moving gates to reduce wire capacitance':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.571, max=0.901, avg=0.797, sd=0.081], skew [0.331 vs 0.400], 100% {0.571, 0.901} (wid=0.003 ws=0.001) (gid=0.899 gs=0.330)
    Legalizer API calls during this step: 9048 succeeded with high effort: 9048 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Moving gates to reduce wire capacitance done. (took cpu=0:00:03.9 real=0:00:04.0)
  Reducing clock tree power 3...
    Artificially removing short and long paths...
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initial gate capacitance is (rise=0.178pF fall=0.157pF).
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=0.177pF fall=0.157pF).
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=173, i=0, icg=58, dcg=0, l=0, total=231
      sink counts      : regular=512, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=512
      misc counts      : r=1, pp=0
      cell areas       : b=345.420um^2, i=0.000um^2, icg=437.418um^2, dcg=0.000um^2, l=0.000um^2, total=782.838um^2
      cell capacitance : b=0.057pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.069pF
      sink capacitance : total=0.108pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.281pF, leaf=0.378pF, total=0.659pF
      wire lengths     : top=0.000um, trunk=3905.612um, leaf=5197.988um, total=9103.600um
      hp wire lengths  : top=0.000um, trunk=3767.530um, leaf=4842.765um, total=8610.295um
    Clock DAG net violations after 'Reducing clock tree power 3':
      Remaining Transition : {count=6, worst=[0.006ns, 0.003ns, 0.001ns, 0.001ns, 0.001ns, 0.000ns]} avg=0.002ns sd=0.002ns sum=0.012ns
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.055ns count=96 avg=0.048ns sd=0.007ns min=0.022ns max=0.061ns {7 <= 0.033ns, 12 <= 0.044ns, 27 <= 0.050ns, 19 <= 0.052ns, 26 <= 0.055ns} {3 <= 0.058ns, 1 <= 0.060ns, 1 <= 0.066ns, 0 <= 0.082ns, 0 > 0.082ns}
      Leaf  : target=0.055ns count=136 avg=0.048ns sd=0.005ns min=0.031ns max=0.056ns {4 <= 0.033ns, 25 <= 0.044ns, 45 <= 0.050ns, 37 <= 0.052ns, 24 <= 0.055ns} {1 <= 0.058ns, 0 <= 0.060ns, 0 <= 0.066ns, 0 <= 0.082ns, 0 > 0.082ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: CLKBUFX4: 31 CLKBUFX3: 83 CLKBUFX2: 3 BUFX2: 56 
       ICGs: TLATNTSCAX12: 5 TLATNTSCAX6: 15 TLATNTSCAX3: 22 TLATNTSCAX2: 16 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.578, max=0.883, avg=0.796, sd=0.078], skew [0.305 vs 0.400], 100% {0.578, 0.883} (wid=0.003 ws=0.001) (gid=0.881 gs=0.305)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.578, max=0.883, avg=0.796, sd=0.078], skew [0.305 vs 0.400], 100% {0.578, 0.883} (wid=0.003 ws=0.001) (gid=0.881 gs=0.305)
    Legalizer API calls during this step: 501 succeeded with high effort: 501 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.2 real=0:00:00.2)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=173, i=0, icg=58, dcg=0, l=0, total=231
      sink counts      : regular=512, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=512
      misc counts      : r=1, pp=0
      cell areas       : b=345.420um^2, i=0.000um^2, icg=437.418um^2, dcg=0.000um^2, l=0.000um^2, total=782.838um^2
      cell capacitance : b=0.057pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.069pF
      sink capacitance : total=0.108pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.281pF, leaf=0.378pF, total=0.659pF
      wire lengths     : top=0.000um, trunk=3905.612um, leaf=5197.988um, total=9103.600um
      hp wire lengths  : top=0.000um, trunk=3767.530um, leaf=4842.765um, total=8610.295um
    Clock DAG net violations after 'Improving insertion delay':
      Remaining Transition : {count=6, worst=[0.006ns, 0.003ns, 0.001ns, 0.001ns, 0.001ns, 0.000ns]} avg=0.002ns sd=0.002ns sum=0.012ns
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.055ns count=96 avg=0.048ns sd=0.007ns min=0.022ns max=0.061ns {7 <= 0.033ns, 12 <= 0.044ns, 27 <= 0.050ns, 19 <= 0.052ns, 26 <= 0.055ns} {3 <= 0.058ns, 1 <= 0.060ns, 1 <= 0.066ns, 0 <= 0.082ns, 0 > 0.082ns}
      Leaf  : target=0.055ns count=136 avg=0.048ns sd=0.005ns min=0.031ns max=0.056ns {4 <= 0.033ns, 25 <= 0.044ns, 45 <= 0.050ns, 37 <= 0.052ns, 24 <= 0.055ns} {1 <= 0.058ns, 0 <= 0.060ns, 0 <= 0.066ns, 0 <= 0.082ns, 0 > 0.082ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: CLKBUFX4: 31 CLKBUFX3: 83 CLKBUFX2: 3 BUFX2: 56 
       ICGs: TLATNTSCAX12: 5 TLATNTSCAX6: 15 TLATNTSCAX3: 22 TLATNTSCAX2: 16 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.578, max=0.883, avg=0.796, sd=0.078], skew [0.305 vs 0.400], 100% {0.578, 0.883} (wid=0.003 ws=0.001) (gid=0.881 gs=0.305)
    Skew group summary after 'Improving insertion delay':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.578, max=0.883, avg=0.796, sd=0.078], skew [0.305 vs 0.400], 100% {0.578, 0.883} (wid=0.003 ws=0.001) (gid=0.881 gs=0.305)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A0...
        Legalizer API calls during this step: 423 succeeded with high effort: 423 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=232, filtered=232, permitted=231, cannotCompute=21, computed=210, moveTooSmall=438, resolved=0, predictFail=32, currentlyIllegal=0, legalizationFail=6, legalizedMoveTooSmall=135, ignoredLeafDriver=0, worse=386, accepted=40
        Max accepted move=16.310um, total accepted move=236.190um, average move=5.904um
        Move for wirelength. considered=232, filtered=232, permitted=231, cannotCompute=20, computed=211, moveTooSmall=447, resolved=0, predictFail=44, currentlyIllegal=0, legalizationFail=7, legalizedMoveTooSmall=158, ignoredLeafDriver=0, worse=422, accepted=16
        Max accepted move=11.260um, total accepted move=82.000um, average move=5.125um
        Move for wirelength. considered=232, filtered=232, permitted=231, cannotCompute=21, computed=210, moveTooSmall=442, resolved=0, predictFail=49, currentlyIllegal=0, legalizationFail=8, legalizedMoveTooSmall=179, ignoredLeafDriver=0, worse=436, accepted=2
        Max accepted move=2.110um, total accepted move=3.820um, average move=1.910um
        Legalizer API calls during this step: 1920 succeeded with high effort: 1920 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:01.0 real=0:00:01.0)
      Global shorten wires A1...
        Legalizer API calls during this step: 424 succeeded with high effort: 424 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=232, filtered=232, permitted=231, cannotCompute=217, computed=14, moveTooSmall=335, resolved=0, predictFail=1, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=14, ignoredLeafDriver=0, worse=5, accepted=2
        Max accepted move=6.840um, total accepted move=13.680um, average move=6.840um
        Move for wirelength. considered=232, filtered=232, permitted=231, cannotCompute=219, computed=12, moveTooSmall=333, resolved=0, predictFail=1, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=14, ignoredLeafDriver=0, worse=5, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 42 succeeded with high effort: 42 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.1 real=0:00:00.1)
      Global shorten wires B...
        Legalizer API calls during this step: 1074 succeeded with high effort: 1074 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:00.2 real=0:00:00.2)
      Move For Wirelength - branch...
        Move for wirelength. considered=232, filtered=232, permitted=231, cannotCompute=0, computed=231, moveTooSmall=0, resolved=0, predictFail=2, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=224, accepted=9
        Max accepted move=3.420um, total accepted move=7.620um, average move=0.847um
        Move for wirelength. considered=232, filtered=232, permitted=231, cannotCompute=221, computed=10, moveTooSmall=0, resolved=0, predictFail=333, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=10, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 247 succeeded with high effort: 247 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.1 real=0:00:00.1)
      Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=173, i=0, icg=58, dcg=0, l=0, total=231
        sink counts      : regular=512, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=512
        misc counts      : r=1, pp=0
        cell areas       : b=345.420um^2, i=0.000um^2, icg=437.418um^2, dcg=0.000um^2, l=0.000um^2, total=782.838um^2
        cell capacitance : b=0.057pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.069pF
        sink capacitance : total=0.108pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.272pF, leaf=0.377pF, total=0.649pF
        wire lengths     : top=0.000um, trunk=3768.473um, leaf=5182.158um, total=8950.631um
        hp wire lengths  : top=0.000um, trunk=3641.930um, leaf=4840.945um, total=8482.875um
      Clock DAG net violations after 'Wire Reduction extra effort':
        Remaining Transition : {count=7, worst=[0.007ns, 0.001ns, 0.001ns, 0.001ns, 0.000ns, 0.000ns, 0.000ns]} avg=0.001ns sd=0.002ns sum=0.010ns
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=0.055ns count=96 avg=0.048ns sd=0.007ns min=0.022ns max=0.062ns {6 <= 0.033ns, 13 <= 0.044ns, 30 <= 0.050ns, 18 <= 0.052ns, 23 <= 0.055ns} {5 <= 0.058ns, 0 <= 0.060ns, 1 <= 0.066ns, 0 <= 0.082ns, 0 > 0.082ns}
        Leaf  : target=0.055ns count=136 avg=0.048ns sd=0.005ns min=0.031ns max=0.056ns {4 <= 0.033ns, 24 <= 0.044ns, 46 <= 0.050ns, 38 <= 0.052ns, 23 <= 0.055ns} {1 <= 0.058ns, 0 <= 0.060ns, 0 <= 0.066ns, 0 <= 0.082ns, 0 > 0.082ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Bufs: CLKBUFX4: 31 CLKBUFX3: 83 CLKBUFX2: 3 BUFX2: 56 
         ICGs: TLATNTSCAX12: 5 TLATNTSCAX6: 15 TLATNTSCAX3: 22 TLATNTSCAX2: 16 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.572, max=0.874, avg=0.793, sd=0.077], skew [0.302 vs 0.400], 100% {0.572, 0.874} (wid=0.003 ws=0.001) (gid=0.872 gs=0.302)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.572, max=0.874, avg=0.793, sd=0.077], skew [0.302 vs 0.400], 100% {0.572, 0.874} (wid=0.003 ws=0.001) (gid=0.872 gs=0.302)
      Legalizer API calls during this step: 4130 succeeded with high effort: 4130 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:01.4 real=0:00:01.4)
    Optimizing orientation...
    FlipOpt...
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Performing Single Threaded FlipOpt
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 233 , Succeeded = 0 , Constraints Broken = 0 , CannotMove = 2 , Illegal = 231 , Other = 0
    Optimizing orientation on clock cells done.
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    FlipOpt done. (took cpu=0:00:00.1 real=0:00:00.1)
    Optimizing orientation done. (took cpu=0:00:00.1 real=0:00:00.1)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=173, i=0, icg=58, dcg=0, l=0, total=231
      sink counts      : regular=512, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=512
      misc counts      : r=1, pp=0
      cell areas       : b=345.420um^2, i=0.000um^2, icg=437.418um^2, dcg=0.000um^2, l=0.000um^2, total=782.838um^2
      cell capacitance : b=0.057pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.069pF
      sink capacitance : total=0.108pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.272pF, leaf=0.377pF, total=0.649pF
      wire lengths     : top=0.000um, trunk=3768.473um, leaf=5182.158um, total=8950.631um
      hp wire lengths  : top=0.000um, trunk=3641.930um, leaf=4840.945um, total=8482.875um
    Clock DAG net violations after 'Wire Opt OverFix':
      Remaining Transition : {count=7, worst=[0.007ns, 0.001ns, 0.001ns, 0.001ns, 0.000ns, 0.000ns, 0.000ns]} avg=0.001ns sd=0.002ns sum=0.010ns
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.055ns count=96 avg=0.048ns sd=0.007ns min=0.022ns max=0.062ns {6 <= 0.033ns, 13 <= 0.044ns, 30 <= 0.050ns, 18 <= 0.052ns, 23 <= 0.055ns} {5 <= 0.058ns, 0 <= 0.060ns, 1 <= 0.066ns, 0 <= 0.082ns, 0 > 0.082ns}
      Leaf  : target=0.055ns count=136 avg=0.048ns sd=0.005ns min=0.031ns max=0.056ns {4 <= 0.033ns, 24 <= 0.044ns, 46 <= 0.050ns, 38 <= 0.052ns, 23 <= 0.055ns} {1 <= 0.058ns, 0 <= 0.060ns, 0 <= 0.066ns, 0 <= 0.082ns, 0 > 0.082ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Bufs: CLKBUFX4: 31 CLKBUFX3: 83 CLKBUFX2: 3 BUFX2: 56 
       ICGs: TLATNTSCAX12: 5 TLATNTSCAX6: 15 TLATNTSCAX3: 22 TLATNTSCAX2: 16 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.572, max=0.874, avg=0.793, sd=0.077], skew [0.302 vs 0.400], 100% {0.572, 0.874} (wid=0.003 ws=0.001) (gid=0.872 gs=0.302)
    Skew group summary after 'Wire Opt OverFix':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.572, max=0.874, avg=0.793, sd=0.077], skew [0.302 vs 0.400], 100% {0.572, 0.874} (wid=0.003 ws=0.001) (gid=0.872 gs=0.302)
    Legalizer API calls during this step: 4130 succeeded with high effort: 4130 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:01.6 real=0:00:01.6)
  Total capacitance is (rise=0.826pF fall=0.805pF), of which (rise=0.649pF fall=0.649pF) is wire, and (rise=0.177pF fall=0.157pF) is gate.
  Stage::Polishing done. (took cpu=0:00:05.9 real=0:00:05.9)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 231 clock instances.
  Performing Clock Only Refine Place.
*** Starting refinePlace (0:08:22 mem=2086.5M) ***
Total net bbox length = 1.978e+05 (1.003e+05 9.749e+04) (ext = 1.034e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2086.5MB
Summary Report:
Instances move: 0 (out of 10660 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.978e+05 (1.003e+05 9.749e+04) (ext = 1.034e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2086.5MB
*** Finished refinePlace (0:08:22 mem=2086.5M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 743).
  Restoring pStatusCts on 231 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Updating netlist done. (took cpu=0:00:00.2 real=0:00:00.2)
  CCOpt::Phase::Implementation done. (took cpu=0:00:07.4 real=0:00:07.5)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:       232 (unrouted=232, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 14670 (unrouted=2216, trialRouted=12454, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2157, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(ccopt eGR): There are 232 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 232 nets for routing of which 232 have one or more fixed wires.
(ccopt eGR): Start to route 232 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 2098 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 2098
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 12744 nets ( ignored 12512 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 232 clock nets ( 232 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: NDRclock  Nets: 96
[NR-eGR] Rule id: 1  Nets: 136
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 136 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.183010e+03um
[NR-eGR] Create a new net group with 1 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 96 net(s) in layer range [5, 7]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 8.903970e+03um
[NR-eGR] Layer group 3: route 1 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 8.943300e+03um
[NR-eGR] Create a new net group with 1 nets and layer range [3, 8]
[NR-eGR] Layer group 4: route 1 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 8.943300e+03um
[NR-eGR] Create a new net group with 1 nets and layer range [3, 10]
[NR-eGR] Layer group 5: route 1 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 8.943300e+03um
[NR-eGR] Create a new net group with 1 nets and layer range [3, 11]
[NR-eGR] Layer group 6: route 1 net(s) in layer range [3, 11]
[NR-eGR] Early Global Route overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 8.943300e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  Metal1   (1H)             0   40429 
[NR-eGR]  Metal2   (2V)         62320   54936 
[NR-eGR]  Metal3   (3H)         76718    8353 
[NR-eGR]  Metal4   (4V)         43559    4115 
[NR-eGR]  Metal5   (5H)         29489     660 
[NR-eGR]  Metal6   (6V)          5925     200 
[NR-eGR]  Metal7   (7H)          2779      45 
[NR-eGR]  Metal8   (8V)           279      28 
[NR-eGR]  Metal9   (9H)           226      11 
[NR-eGR]  Metal10  (10V)            1      11 
[NR-eGR]  Metal11  (11H)            7       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total       221301  108788 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 197828um
[NR-eGR] Total length: 221301um, number of vias: 108788
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 9021um, number of vias: 2897
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0   974 
[NR-eGR]  Metal2   (2V)          1044  1059 
[NR-eGR]  Metal3   (3H)          3918   496 
[NR-eGR]  Metal4   (4V)           944   239 
[NR-eGR]  Metal5   (5H)          2481   129 
[NR-eGR]  Metal6   (6V)           634     0 
[NR-eGR]  Metal7   (7H)             0     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total         9021  2897 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 8583um
[NR-eGR] Total length: 9021um, number of vias: 2897
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 9021um, number of vias: 2897
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.31 sec, Real: 0.32 sec, Curr Mem: 2086.67 MB )
        Early Global Route - eGR only step done. (took cpu=0:00:00.4 real=0:00:00.4)
      Routing using eGR only done.
Net route status summary:
  Clock:       232 (unrouted=0, trialRouted=0, noStatus=0, routed=232, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 14670 (unrouted=2216, trialRouted=12454, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2157, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.4 real=0:00:00.4)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'picorv32' of instances=10660 and nets=14902 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 2086.672M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.2 real=0:00:00.2)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
        Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
        Reset bufferability constraints done. (took cpu=0:00:00.1 real=0:00:00.1)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=173, i=0, icg=58, dcg=0, l=0, total=231
          sink counts      : regular=512, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=512
          misc counts      : r=1, pp=0
          cell areas       : b=345.420um^2, i=0.000um^2, icg=437.418um^2, dcg=0.000um^2, l=0.000um^2, total=782.838um^2
          cell capacitance : b=0.057pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.069pF
          sink capacitance : total=0.108pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.285pF, leaf=0.377pF, total=0.662pF
          wire lengths     : top=0.000um, trunk=3794.565um, leaf=5226.690um, total=9021.255um
          hp wire lengths  : top=0.000um, trunk=3641.930um, leaf=4840.945um, total=8482.875um
        Clock DAG net violations eGRPC initial state:
          Remaining Transition : {count=22, worst=[0.010ns, 0.005ns, 0.005ns, 0.004ns, 0.003ns, 0.003ns, 0.002ns, 0.002ns, 0.002ns, 0.002ns, ...]} avg=0.002ns sd=0.002ns sum=0.050ns
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.055ns count=96 avg=0.049ns sd=0.008ns min=0.022ns max=0.065ns {5 <= 0.033ns, 14 <= 0.044ns, 23 <= 0.050ns, 20 <= 0.052ns, 15 <= 0.055ns} {15 <= 0.058ns, 3 <= 0.060ns, 1 <= 0.066ns, 0 <= 0.082ns, 0 > 0.082ns}
          Leaf  : target=0.055ns count=136 avg=0.048ns sd=0.006ns min=0.031ns max=0.056ns {4 <= 0.033ns, 26 <= 0.044ns, 44 <= 0.050ns, 38 <= 0.052ns, 21 <= 0.055ns} {3 <= 0.058ns, 0 <= 0.060ns, 0 <= 0.066ns, 0 <= 0.082ns, 0 > 0.082ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: CLKBUFX4: 31 CLKBUFX3: 83 CLKBUFX2: 3 BUFX2: 56 
           ICGs: TLATNTSCAX12: 5 TLATNTSCAX6: 15 TLATNTSCAX3: 22 TLATNTSCAX2: 16 
        Primary reporting skew groups eGRPC initial state:
          skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.577, max=0.872, avg=0.795, sd=0.076], skew [0.295 vs 0.400], 100% {0.577, 0.872} (wid=0.002 ws=0.001) (gid=0.870 gs=0.295)
        Skew group summary eGRPC initial state:
          skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.577, max=0.872, avg=0.795, sd=0.076], skew [0.295 vs 0.400], 100% {0.577, 0.872} (wid=0.002 ws=0.001) (gid=0.870 gs=0.295)
        eGRPC Moving buffers...
          Violation analysis...
          Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
          Moving buffers down: ...20% ...40% ...60% ...80% ...100% 
          
            Nodes to move:         9
            Processed:             9
            Moved (slew improved): 2
            Moved (slew fixed):    0
            Not moved:             7
          Clock DAG stats after 'eGRPC Moving buffers':
            cell counts      : b=173, i=0, icg=58, dcg=0, l=0, total=231
            sink counts      : regular=512, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=512
            misc counts      : r=1, pp=0
            cell areas       : b=345.420um^2, i=0.000um^2, icg=437.418um^2, dcg=0.000um^2, l=0.000um^2, total=782.838um^2
            cell capacitance : b=0.057pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.069pF
            sink capacitance : total=0.108pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.286pF, leaf=0.377pF, total=0.663pF
            wire lengths     : top=0.000um, trunk=3794.565um, leaf=5226.690um, total=9021.255um
            hp wire lengths  : top=0.000um, trunk=3643.640um, leaf=4840.945um, total=8484.585um
          Clock DAG net violations after 'eGRPC Moving buffers':
            Remaining Transition : {count=23, worst=[0.005ns, 0.004ns, 0.004ns, 0.003ns, 0.003ns, 0.003ns, 0.002ns, 0.002ns, 0.002ns, 0.002ns, ...]} avg=0.002ns sd=0.001ns sum=0.043ns
          Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
            Trunk : target=0.055ns count=96 avg=0.049ns sd=0.008ns min=0.022ns max=0.060ns {5 <= 0.033ns, 14 <= 0.044ns, 23 <= 0.050ns, 20 <= 0.052ns, 14 <= 0.055ns} {16 <= 0.058ns, 4 <= 0.060ns, 0 <= 0.066ns, 0 <= 0.082ns, 0 > 0.082ns}
            Leaf  : target=0.055ns count=136 avg=0.048ns sd=0.006ns min=0.031ns max=0.056ns {4 <= 0.033ns, 26 <= 0.044ns, 44 <= 0.050ns, 38 <= 0.052ns, 21 <= 0.055ns} {3 <= 0.058ns, 0 <= 0.060ns, 0 <= 0.066ns, 0 <= 0.082ns, 0 > 0.082ns}
          Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
             Bufs: CLKBUFX4: 31 CLKBUFX3: 83 CLKBUFX2: 3 BUFX2: 56 
             ICGs: TLATNTSCAX12: 5 TLATNTSCAX6: 15 TLATNTSCAX3: 22 TLATNTSCAX2: 16 
          Primary reporting skew groups after 'eGRPC Moving buffers':
            skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.577, max=0.872], skew [0.295 vs 0.400]
          Skew group summary after 'eGRPC Moving buffers':
            skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.577, max=0.872], skew [0.295 vs 0.400]
          Legalizer API calls during this step: 26 succeeded with high effort: 26 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Moving buffers done. (took cpu=0:00:00.1 real=0:00:00.1)
        eGRPC Initial Pass of Downsizing Clock Tree cells...
          Artificially removing long paths...
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Modifying slew-target multiplier from 1 to 0.9
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Downsizing: Library trimming buffers in power domain auto-default and half-corner default_emulate_delay_corner:both.late removed 0 of 4 cells
          Original list had 4 cells:
          CLKBUFX4 CLKBUFX3 BUFX2 CLKBUFX2 
          Library trimming was not able to trim any cells:
          CLKBUFX4 CLKBUFX3 BUFX2 CLKBUFX2 
          ...20% ...40% ...60% ...80% ...100% 
          DoDownSizing Summary : numSized = 0, numUnchanged = 49, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 182, numSkippedDueToCloseToSkewTarget = 1
          CCOpt-eGRPC Downsizing: considered: 49, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 49, unsuccessful: 0, sized: 0
          Reverting slew-target multiplier from 0.9 to 1
          Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            cell counts      : b=173, i=0, icg=58, dcg=0, l=0, total=231
            sink counts      : regular=512, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=512
            misc counts      : r=1, pp=0
            cell areas       : b=345.420um^2, i=0.000um^2, icg=437.418um^2, dcg=0.000um^2, l=0.000um^2, total=782.838um^2
            cell capacitance : b=0.057pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.069pF
            sink capacitance : total=0.108pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.286pF, leaf=0.377pF, total=0.663pF
            wire lengths     : top=0.000um, trunk=3794.565um, leaf=5226.690um, total=9021.255um
            hp wire lengths  : top=0.000um, trunk=3643.640um, leaf=4840.945um, total=8484.585um
          Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Remaining Transition : {count=23, worst=[0.005ns, 0.004ns, 0.004ns, 0.003ns, 0.003ns, 0.003ns, 0.002ns, 0.002ns, 0.002ns, 0.002ns, ...]} avg=0.002ns sd=0.001ns sum=0.043ns
          Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Trunk : target=0.055ns count=96 avg=0.049ns sd=0.008ns min=0.022ns max=0.060ns {5 <= 0.033ns, 14 <= 0.044ns, 23 <= 0.050ns, 20 <= 0.052ns, 14 <= 0.055ns} {16 <= 0.058ns, 4 <= 0.060ns, 0 <= 0.066ns, 0 <= 0.082ns, 0 > 0.082ns}
            Leaf  : target=0.055ns count=136 avg=0.048ns sd=0.006ns min=0.031ns max=0.056ns {4 <= 0.033ns, 26 <= 0.044ns, 44 <= 0.050ns, 38 <= 0.052ns, 21 <= 0.055ns} {3 <= 0.058ns, 0 <= 0.060ns, 0 <= 0.066ns, 0 <= 0.082ns, 0 > 0.082ns}
          Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
             Bufs: CLKBUFX4: 31 CLKBUFX3: 83 CLKBUFX2: 3 BUFX2: 56 
             ICGs: TLATNTSCAX12: 5 TLATNTSCAX6: 15 TLATNTSCAX3: 22 TLATNTSCAX2: 16 
          Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.577, max=0.872], skew [0.295 vs 0.400]
          Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.577, max=0.872], skew [0.295 vs 0.400]
          Legalizer API calls during this step: 79 succeeded with high effort: 79 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.2 real=0:00:00.2)
        eGRPC Fixing DRVs...
          Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
          CCOpt-eGRPC: considered: 232, tested: 232, violation detected: 23, violation ignored (due to small violation): 14, cannot run: 1, attempted: 8, unsuccessful: 0, sized: 8
          
          Statistics: Fix DRVs (cell sizing):
          ===================================
          
          Cell changes by Net Type:
          
          ----------------------------------------------------------------------------------------------------------------------------
          Net Type    Attempted            Upsized              Downsized    Swapped Same Size    Total Changed        Not Sized
          ----------------------------------------------------------------------------------------------------------------------------
          top                0                    0                    0            0                    0                    0
          trunk              8 [100.0%]           8 (100.0%)           0            0                    8 (100.0%)           0 (0.0%)
          leaf               0                    0                    0            0                    0                    0
          ----------------------------------------------------------------------------------------------------------------------------
          Total              8 [100.0%]           8 (100.0%)           0            0                    8 (100.0%)           0 (0.0%)
          ----------------------------------------------------------------------------------------------------------------------------
          
          Upsized: 8, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 4.104um^2 (0.524%)
          Max. move: 1.000um (RC_CG_HIER_INST33/RC_CGIC_INST and 6 others), Min. move: 0.000um, Avg. move: 0.125um
          
          Clock DAG stats after 'eGRPC Fixing DRVs':
            cell counts      : b=173, i=0, icg=58, dcg=0, l=0, total=231
            sink counts      : regular=512, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=512
            misc counts      : r=1, pp=0
            cell areas       : b=347.472um^2, i=0.000um^2, icg=439.470um^2, dcg=0.000um^2, l=0.000um^2, total=786.942um^2
            cell capacitance : b=0.057pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.070pF
            sink capacitance : total=0.108pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.286pF, leaf=0.377pF, total=0.663pF
            wire lengths     : top=0.000um, trunk=3794.565um, leaf=5226.690um, total=9021.255um
            hp wire lengths  : top=0.000um, trunk=3643.640um, leaf=4840.945um, total=8484.585um
          Clock DAG net violations after 'eGRPC Fixing DRVs':
            Remaining Transition : {count=15, worst=[0.005ns, 0.002ns, 0.002ns, 0.002ns, 0.002ns, 0.002ns, 0.001ns, 0.001ns, 0.001ns, 0.001ns, ...]} avg=0.001ns sd=0.001ns sum=0.020ns
          Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
            Trunk : target=0.055ns count=96 avg=0.048ns sd=0.008ns min=0.022ns max=0.060ns {5 <= 0.033ns, 16 <= 0.044ns, 26 <= 0.050ns, 23 <= 0.052ns, 14 <= 0.055ns} {11 <= 0.058ns, 1 <= 0.060ns, 0 <= 0.066ns, 0 <= 0.082ns, 0 > 0.082ns}
            Leaf  : target=0.055ns count=136 avg=0.048ns sd=0.006ns min=0.031ns max=0.056ns {4 <= 0.033ns, 26 <= 0.044ns, 44 <= 0.050ns, 39 <= 0.052ns, 20 <= 0.055ns} {3 <= 0.058ns, 0 <= 0.060ns, 0 <= 0.066ns, 0 <= 0.082ns, 0 > 0.082ns}
          Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
             Bufs: CLKBUFX4: 33 CLKBUFX3: 85 CLKBUFX2: 2 BUFX2: 53 
             ICGs: TLATNTSCAX12: 5 TLATNTSCAX6: 16 TLATNTSCAX3: 22 TLATNTSCAX2: 15 
          Primary reporting skew groups after 'eGRPC Fixing DRVs':
            skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.575, max=0.873], skew [0.298 vs 0.400]
          Skew group summary after 'eGRPC Fixing DRVs':
            skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.575, max=0.873], skew [0.298 vs 0.400]
          Legalizer API calls during this step: 18 succeeded with high effort: 18 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Moving clock insts towards fanout...
        Move to sink centre: considered=14, unsuccessful=0, alreadyClose=0, noImprovementFound=14, degradedSlew=0, degradedSkew=0, insufficientImprovement=0, accepted=0
        Moving clock insts towards fanout done. (took cpu=0:00:00.1 real=0:00:00.1)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Clock DAG stats before routing clock trees:
          cell counts      : b=173, i=0, icg=58, dcg=0, l=0, total=231
          sink counts      : regular=512, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=512
          misc counts      : r=1, pp=0
          cell areas       : b=347.472um^2, i=0.000um^2, icg=439.470um^2, dcg=0.000um^2, l=0.000um^2, total=786.942um^2
          cell capacitance : b=0.057pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.070pF
          sink capacitance : total=0.108pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.286pF, leaf=0.377pF, total=0.663pF
          wire lengths     : top=0.000um, trunk=3800.300um, leaf=5226.690um, total=9026.990um
          hp wire lengths  : top=0.000um, trunk=3643.640um, leaf=4840.945um, total=8484.585um
        Clock DAG net violations before routing clock trees:
          Remaining Transition : {count=15, worst=[0.005ns, 0.002ns, 0.002ns, 0.002ns, 0.002ns, 0.002ns, 0.001ns, 0.001ns, 0.001ns, 0.001ns, ...]} avg=0.001ns sd=0.001ns sum=0.020ns
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.055ns count=96 avg=0.048ns sd=0.008ns min=0.022ns max=0.060ns {5 <= 0.033ns, 16 <= 0.044ns, 26 <= 0.050ns, 23 <= 0.052ns, 14 <= 0.055ns} {11 <= 0.058ns, 1 <= 0.060ns, 0 <= 0.066ns, 0 <= 0.082ns, 0 > 0.082ns}
          Leaf  : target=0.055ns count=136 avg=0.048ns sd=0.006ns min=0.031ns max=0.056ns {4 <= 0.033ns, 26 <= 0.044ns, 44 <= 0.050ns, 39 <= 0.052ns, 20 <= 0.055ns} {3 <= 0.058ns, 0 <= 0.060ns, 0 <= 0.066ns, 0 <= 0.082ns, 0 > 0.082ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: CLKBUFX4: 33 CLKBUFX3: 85 CLKBUFX2: 2 BUFX2: 53 
           ICGs: TLATNTSCAX12: 5 TLATNTSCAX6: 16 TLATNTSCAX3: 22 TLATNTSCAX2: 15 
        Primary reporting skew groups before routing clock trees:
          skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.575, max=0.873, avg=0.791, sd=0.075], skew [0.298 vs 0.400], 100% {0.575, 0.873} (wid=0.002 ws=0.001) (gid=0.871 gs=0.298)
        Skew group summary before routing clock trees:
          skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.575, max=0.873, avg=0.791, sd=0.075], skew [0.298 vs 0.400], 100% {0.575, 0.873} (wid=0.002 ws=0.001) (gid=0.871 gs=0.298)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 231 clock instances.
  Performing Single Pass Refine Place.
*** Starting refinePlace (0:08:24 mem=2124.9M) ***
Total net bbox length = 1.978e+05 (1.003e+05 9.750e+04) (ext = 1.034e+04)
Move report: Detail placement moves 827 insts, mean move: 1.11 um, max move: 14.28 um 
	Max move on inst (FE_OFC1069_n_1224): (83.00, 197.98) --> (83.60, 184.30)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 2124.9MB
Summary Report:
Instances move: 827 (out of 10660 movable)
Instances flipped: 0
Mean displacement: 1.11 um
Max displacement: 14.28 um (Instance: FE_OFC1069_n_1224) (83, 197.98) -> (83.6, 184.3)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 1.984e+05 (1.008e+05 9.768e+04) (ext = 1.034e+04)
Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 2124.9MB
*** Finished refinePlace (0:08:24 mem=2124.9M) ***
  ClockRefiner summary
  All clock instances: Moved 62, flipped 5 and cell swapped 0 (out of a total of 743).
  The largest move was 7.22 um for CDN_MBIT_cpuregs_reg[8][16]_MB_cpuregs_reg[8][17]_MB_cpuregs_reg[8][18]_MB_cpuregs_reg[8][19].
  Restoring pStatusCts on 231 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.7 real=0:00:00.6)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:02.0 real=0:00:01.9)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:       232 (unrouted=0, trialRouted=0, noStatus=0, routed=232, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 14670 (unrouted=2216, trialRouted=12454, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2157, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->Nr High Frequency step...
(ccopt eGR): There are 232 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 232 nets for routing of which 232 have one or more fixed wires.
(ccopt eGR): Start to route 232 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 2098 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 2098
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 12744 nets ( ignored 12512 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 232 clock nets ( 232 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: NDRclock  Nets: 96
[NR-eGR] Rule id: 1  Nets: 136
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 136 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.189850e+03um
[NR-eGR] Create a new net group with 1 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 96 net(s) in layer range [5, 7]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 8.912520e+03um
[NR-eGR] Layer group 3: route 1 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 8.951850e+03um
[NR-eGR] Create a new net group with 1 nets and layer range [3, 8]
[NR-eGR] Layer group 4: route 1 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 8.951850e+03um
[NR-eGR] Create a new net group with 1 nets and layer range [3, 10]
[NR-eGR] Layer group 5: route 1 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 8.951850e+03um
[NR-eGR] Create a new net group with 1 nets and layer range [3, 11]
[NR-eGR] Layer group 6: route 1 net(s) in layer range [3, 11]
[NR-eGR] Early Global Route overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 8.951850e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  Metal1   (1H)             0   40429 
[NR-eGR]  Metal2   (2V)         62332   54943 
[NR-eGR]  Metal3   (3H)         76704    8355 
[NR-eGR]  Metal4   (4V)         43552    4115 
[NR-eGR]  Metal5   (5H)         29501     660 
[NR-eGR]  Metal6   (6V)          5927     200 
[NR-eGR]  Metal7   (7H)          2779      45 
[NR-eGR]  Metal8   (8V)           279      28 
[NR-eGR]  Metal9   (9H)           226      11 
[NR-eGR]  Metal10  (10V)            1      11 
[NR-eGR]  Metal11  (11H)            7       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total       221307  108797 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 198432um
[NR-eGR] Total length: 221307um, number of vias: 108797
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 9027um, number of vias: 2906
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0   974 
[NR-eGR]  Metal2   (2V)          1056  1066 
[NR-eGR]  Metal3   (3H)          3905   498 
[NR-eGR]  Metal4   (4V)           937   239 
[NR-eGR]  Metal5   (5H)          2493   129 
[NR-eGR]  Metal6   (6V)           636     0 
[NR-eGR]  Metal7   (7H)             0     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total         9027  2906 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 8586um
[NR-eGR] Total length: 9027um, number of vias: 2906
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 9027um, number of vias: 2906
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.34 sec, Real: 0.35 sec, Curr Mem: 2087.01 MB )
      Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.4 real=0:00:00.4)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 232 clock nets with NanoRoute.
  136 nets are default rule and 96 are NDRclock.
  Preferred NanoRoute mode settings: Current
-droutePostRouteSpreadWire auto
-droutePostRouteWidenWireRule ""
**WARN: (IMPTCM-77):	Option "-grouteExpUseNanoRoute2" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=02/26 15:42:14, mem=1942.9M)

globalDetailRoute

#Start globalDetailRoute on Wed Feb 26 15:42:15 2025
#
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=1 selected_only=1 (nr_selected_net=232)
#num needed restored net=0
#need_extraction net=0 (total=14902)
#NanoRoute Version 21.35-s114_1 NR220912-2004/21_15-UB
#
#Wire/Via statistics before line assignment ...
#Total number of nets with non-default rule or having extra spacing = 232
#Total wire length = 9027 um.
#Total half perimeter of net bounding box = 8736 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 1056 um.
#Total wire length on LAYER Metal3 = 3905 um.
#Total wire length on LAYER Metal4 = 937 um.
#Total wire length on LAYER Metal5 = 2493 um.
#Total wire length on LAYER Metal6 = 636 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 2906
#Up-Via Summary (total 2906):
#           
#-----------------------
# Metal1            974
# Metal2           1066
# Metal3            498
# Metal4            239
# Metal5            129
#-----------------------
#                  2906 
#
#Start routing data preparation on Wed Feb 26 15:42:15 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.900.
#Voltage range [0.000 - 0.900] has 14769 nets.
#Voltage range [0.000 - 0.000] has 132 nets.
#Voltage range [0.900 - 0.900] has 1 net.
#Build and mark too close pins for the same net.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1957.12 (MB), peak = 2031.37 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 2023.98 (MB), peak = 2031.37 (MB)
#
#Connectivity extraction summary:
#232 routed net(s) are imported.
#2157 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 2389.
#
#Data initialization: cpu:00:00:08, real:00:00:08, mem:2.0 GB, peak:2.0 GB
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
#Successfully loaded pre-route RC model
#Enabled timing driven Line Assignment.
#
#Begin Line Assignment ...
#
#Begin build data ...
#
#Distribution of nets:
#     7548 ( 2         pin),   3302 ( 3         pin),    736 ( 4         pin),
#      384 ( 5         pin),    183 ( 6         pin),     90 ( 7         pin),
#       61 ( 8         pin),     56 ( 9         pin),    187 (10-19      pin),
#      103 (20-29      pin),     88 (30-39      pin),      3 (40-49      pin),
#        1 (60-69      pin),      3 (70-79      pin),      0 (>=2000     pin).
#Total: 14902 nets, 12745 non-trivial nets, 232 fully global routed, 232 clocks,
#       1 tie-net, 96 nets have nondefault rule, 136 nets have extra space,
#       232 nets have layer range, 232 nets have weight,
#       232 nets have avoid detour, 232 nets have priority.
#
#  Rule            #net     #shield    Pref.Layer
#------------------------------------------------
#  NDRclock          96           0      [ 5,  7]
#
#Nets in 2 layer ranges:
#   (Metal3, Metal4) :      136 ( 1.1%)
#   (Metal5, Metal7) :       96 ( 0.8%)
#
#232 nets selected.
#
#End build data: cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
#
#Line Assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 8.38 (MB)
#Total memory = 2039.61 (MB)
#Peak memory = 2039.61 (MB)
#End Line Assignment: cpu:00:00:01, real:00:00:01, mem:2.0 GB, peak:2.0 GB
#
#Begin assignment summary ...
#
#  Total number of segments             = 2021
#  Total number of overlap segments     =    0 (  0.0%)
#  Total number of assigned segments    = 1072 ( 53.0%)
#  Total number of shifted segments     =   30 (  1.5%)
#  Average movement of shifted segments =    2.80 tracks
#
#  Total number of overlaps             =    0
#  Total length of overlaps             =    0 um
#
#End assignment summary.
#
#Wire/Via statistics after line assignment ...
#Total number of nets with non-default rule or having extra spacing = 232
#Total wire length = 9113 um.
#Total half perimeter of net bounding box = 8736 um.
#Total wire length on LAYER Metal1 = 11 um.
#Total wire length on LAYER Metal2 = 1199 um.
#Total wire length on LAYER Metal3 = 3922 um.
#Total wire length on LAYER Metal4 = 914 um.
#Total wire length on LAYER Metal5 = 2478 um.
#Total wire length on LAYER Metal6 = 588 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 2758
#Up-Via Summary (total 2758):
#           
#-----------------------
# Metal1            974
# Metal2           1063
# Metal3            408
# Metal4            225
# Metal5             88
#-----------------------
#                  2758 
#
#Routing data preparation, pin analysis, line assignment statistics:
#Cpu time = 00:00:09
#Elapsed time = 00:00:09
#Increased memory = 93.61 (MB)
#Total memory = 2037.96 (MB)
#Peak memory = 2040.48 (MB)
#Skip comparing routing design signature in db-snapshot flow
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 1
#
#    By Layer and Type :
#	         MetSpc   Totals
#	Metal1        0        0
#	Metal2        0        0
#	Metal3        0        0
#	Metal4        0        0
#	Metal5        1        1
#	Totals        1        1
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 2046.75 (MB), peak = 2091.77 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2047.76 (MB), peak = 2091.77 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 232
#Total wire length = 9175 um.
#Total half perimeter of net bounding box = 8736 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 665 um.
#Total wire length on LAYER Metal3 = 3986 um.
#Total wire length on LAYER Metal4 = 1438 um.
#Total wire length on LAYER Metal5 = 2496 um.
#Total wire length on LAYER Metal6 = 589 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 3032
#Up-Via Summary (total 3032):
#           
#-----------------------
# Metal1            975
# Metal2            985
# Metal3            754
# Metal4            232
# Metal5             86
#-----------------------
#                  3032 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:07
#Elapsed time = 00:00:07
#Increased memory = 8.37 (MB)
#Total memory = 2046.33 (MB)
#Peak memory = 2091.77 (MB)
#Skip updating routing design signature in db-snapshot flow
#detailRoute Statistics:
#Cpu time = 00:00:07
#Elapsed time = 00:00:07
#Increased memory = 8.37 (MB)
#Total memory = 2046.33 (MB)
#Peak memory = 2091.77 (MB)
#	no debugging net set
#
#globalDetailRoute statistics:
#Cpu time = 00:00:17
#Elapsed time = 00:00:17
#Increased memory = 65.07 (MB)
#Total memory = 2008.42 (MB)
#Peak memory = 2091.77 (MB)
#Number of warnings = 0
#Total number of warnings = 0
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Feb 26 15:42:31 2025
#
% End globalDetailRoute (date=02/26 15:42:32, total cpu=0:00:16.8, real=0:00:17.0, peak res=2091.8M, current mem=2007.5M)
        NanoRoute done. (took cpu=0:00:16.9 real=0:00:17.1)
      Clock detailed routing done.
Skipping check of guided vs. routed net lengths.
Set FIXED routing status on 232 net(s)
Set FIXED placed status on 231 instance(s)
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2137.74 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 54 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 54
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 232  Num Prerouted Wires = 3724
[NR-eGR] Read 12744 nets ( ignored 232 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 2  Nets: 12512
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 12512 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.051521e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)        12( 0.06%)   ( 0.06%) 
[NR-eGR]  Metal3 ( 3)        13( 0.07%)   ( 0.07%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        25( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  Metal1   (1H)             0   40569 
[NR-eGR]  Metal2   (2V)         61881   54939 
[NR-eGR]  Metal3   (3H)         77224    8794 
[NR-eGR]  Metal4   (4V)         44057    4326 
[NR-eGR]  Metal5   (5H)         30219     713 
[NR-eGR]  Metal6   (6V)          7180     219 
[NR-eGR]  Metal7   (7H)          2920      45 
[NR-eGR]  Metal8   (8V)           289      28 
[NR-eGR]  Metal9   (9H)           229      11 
[NR-eGR]  Metal10  (10V)            1      11 
[NR-eGR]  Metal11  (11H)            7       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total       224005  109655 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 198432um
[NR-eGR] Total length: 224005um, number of vias: 109655
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.86 sec, Real: 0.87 sec, Curr Mem: 2144.17 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:00.9 real=0:00:00.9)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:       232 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=232, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 14670 (unrouted=2158, trialRouted=12512, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2157, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:18.4 real=0:00:18.7)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'picorv32' of instances=10660 and nets=14902 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2138.172M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.2 real=0:00:00.2)
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after routing clock trees:
    cell counts      : b=173, i=0, icg=58, dcg=0, l=0, total=231
    sink counts      : regular=512, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=512
    misc counts      : r=1, pp=0
    cell areas       : b=347.472um^2, i=0.000um^2, icg=439.470um^2, dcg=0.000um^2, l=0.000um^2, total=786.942um^2
    cell capacitance : b=0.057pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.070pF
    sink capacitance : total=0.108pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.311pF, leaf=0.380pF, total=0.691pF
    wire lengths     : top=0.000um, trunk=3843.135um, leaf=5331.400um, total=9174.535um
    hp wire lengths  : top=0.000um, trunk=3643.640um, leaf=4844.575um, total=8488.215um
  Clock DAG net violations after routing clock trees:
    Remaining Transition : {count=26, worst=[0.006ns, 0.006ns, 0.004ns, 0.004ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, ...]} avg=0.002ns sd=0.002ns sum=0.057ns
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.055ns count=96 avg=0.050ns sd=0.008ns min=0.022ns max=0.061ns {4 <= 0.033ns, 12 <= 0.044ns, 20 <= 0.050ns, 17 <= 0.052ns, 20 <= 0.055ns} {15 <= 0.058ns, 6 <= 0.060ns, 2 <= 0.066ns, 0 <= 0.082ns, 0 > 0.082ns}
    Leaf  : target=0.055ns count=136 avg=0.048ns sd=0.006ns min=0.032ns max=0.058ns {3 <= 0.033ns, 26 <= 0.044ns, 40 <= 0.050ns, 42 <= 0.052ns, 22 <= 0.055ns} {3 <= 0.058ns, 0 <= 0.060ns, 0 <= 0.066ns, 0 <= 0.082ns, 0 > 0.082ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: CLKBUFX4: 33 CLKBUFX3: 85 CLKBUFX2: 2 BUFX2: 53 
     ICGs: TLATNTSCAX12: 5 TLATNTSCAX6: 16 TLATNTSCAX3: 22 TLATNTSCAX2: 15 
  Primary reporting skew groups after routing clock trees:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.585, max=0.886, avg=0.805, sd=0.076], skew [0.301 vs 0.400], 100% {0.585, 0.886} (wid=0.003 ws=0.001) (gid=0.884 gs=0.301)
  Skew group summary after routing clock trees:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.585, max=0.886, avg=0.805, sd=0.076], skew [0.301 vs 0.400], 100% {0.585, 0.886} (wid=0.003 ws=0.001) (gid=0.884 gs=0.301)
  CCOpt::Phase::Routing done. (took cpu=0:00:18.8 real=0:00:19.1)
  CCOpt::Phase::PostConditioning...
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with initial upsizing, sizing and buffering
     - Skew fixing with sizing
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Upsizing To Fix DRVs...
      Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 232, tested: 232, violation detected: 26, violation ignored (due to small violation): 0, cannot run: 1, attempted: 25, unsuccessful: 0, sized: 22
      
      Statistics: Fix DRVs (initial upsizing):
      ========================================
      
      Cell changes by Net Type:
      
      ---------------------------------------------------------------------------------------------------------------------------
      Net Type    Attempted            Upsized             Downsized    Swapped Same Size    Total Changed       Not Sized
      ---------------------------------------------------------------------------------------------------------------------------
      top                0                    0                   0            0                    0                   0
      trunk             22 [88.0%]           20 (90.9%)           0            0                   20 (90.9%)           2 (9.1%)
      leaf               3 [12.0%]            2 (66.7%)           0            0                    2 (66.7%)           1 (33.3%)
      ---------------------------------------------------------------------------------------------------------------------------
      Total             25 [100.0%]          22 (88.0%)           0            0                   22 (88.0%)           3 (12.0%)
      ---------------------------------------------------------------------------------------------------------------------------
      
      Upsized: 22, Downsized: 0, Sized but same area: 0, Unchanged: 3, Area change: 30.780um^2 (3.911%)
      Max. move: 6.239um (RC_CG_HIER_INST15/RC_CGIC_INST and 18 others), Min. move: 0.000um, Avg. move: 0.872um
      
      Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
        cell counts      : b=173, i=0, icg=58, dcg=0, l=0, total=231
        sink counts      : regular=512, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=512
        misc counts      : r=1, pp=0
        cell areas       : b=350.892um^2, i=0.000um^2, icg=466.830um^2, dcg=0.000um^2, l=0.000um^2, total=817.722um^2
        cell capacitance : b=0.059pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.071pF
        sink capacitance : total=0.108pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.311pF, leaf=0.380pF, total=0.691pF
        wire lengths     : top=0.000um, trunk=3843.135um, leaf=5331.400um, total=9174.535um
        hp wire lengths  : top=0.000um, trunk=3653.460um, leaf=4844.575um, total=8498.035um
      Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs':
        Remaining Transition : {count=7, worst=[0.006ns, 0.003ns, 0.003ns, 0.001ns, 0.000ns, 0.000ns, 0.000ns]} avg=0.002ns sd=0.002ns sum=0.014ns
      Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
        Trunk : target=0.055ns count=96 avg=0.048ns sd=0.007ns min=0.022ns max=0.061ns {4 <= 0.033ns, 15 <= 0.044ns, 28 <= 0.050ns, 20 <= 0.052ns, 23 <= 0.055ns} {5 <= 0.058ns, 0 <= 0.060ns, 1 <= 0.066ns, 0 <= 0.082ns, 0 > 0.082ns}
        Leaf  : target=0.055ns count=136 avg=0.048ns sd=0.006ns min=0.032ns max=0.058ns {3 <= 0.033ns, 28 <= 0.044ns, 40 <= 0.050ns, 41 <= 0.052ns, 23 <= 0.055ns} {1 <= 0.058ns, 0 <= 0.060ns, 0 <= 0.066ns, 0 <= 0.082ns, 0 > 0.082ns}
      Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
         Bufs: CLKBUFX4: 37 CLKBUFX3: 87 CLKBUFX2: 1 BUFX2: 48 
         ICGs: TLATNTSCAX16: 6 TLATNTSCAX12: 1 TLATNTSCAX6: 20 TLATNTSCAX3: 16 TLATNTSCAX2: 15 
      Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.586, max=0.899], skew [0.314 vs 0.400]
      Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.586, max=0.899], skew [0.314 vs 0.400]
      Legalizer API calls during this step: 96 succeeded with high effort: 96 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.3 real=0:00:00.3)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.1 real=0:00:00.1)
    PostConditioning Fixing DRVs...
      Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 232, tested: 232, violation detected: 7, violation ignored (due to small violation): 0, cannot run: 1, attempted: 6, unsuccessful: 0, sized: 0
      
      Statistics: Fix DRVs (cell sizing):
      ===================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------------------------
      Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
      -------------------------------------------------------------------------------------------------------------------
      top                0                    0           0            0                    0                  0
      trunk              5 [83.3%]            0           0            0                    0 (0.0%)           5 (100.0%)
      leaf               1 [16.7%]            0           0            0                    0 (0.0%)           1 (100.0%)
      -------------------------------------------------------------------------------------------------------------------
      Total              6 [100.0%]           0           0            0                    0 (0.0%)           6 (100.0%)
      -------------------------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 6, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
      
      Clock DAG stats after 'PostConditioning Fixing DRVs':
        cell counts      : b=173, i=0, icg=58, dcg=0, l=0, total=231
        sink counts      : regular=512, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=512
        misc counts      : r=1, pp=0
        cell areas       : b=350.892um^2, i=0.000um^2, icg=466.830um^2, dcg=0.000um^2, l=0.000um^2, total=817.722um^2
        cell capacitance : b=0.059pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.071pF
        sink capacitance : total=0.108pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.311pF, leaf=0.380pF, total=0.691pF
        wire lengths     : top=0.000um, trunk=3843.135um, leaf=5331.400um, total=9174.535um
        hp wire lengths  : top=0.000um, trunk=3653.460um, leaf=4844.575um, total=8498.035um
      Clock DAG net violations after 'PostConditioning Fixing DRVs':
        Remaining Transition : {count=7, worst=[0.006ns, 0.003ns, 0.003ns, 0.001ns, 0.000ns, 0.000ns, 0.000ns]} avg=0.002ns sd=0.002ns sum=0.014ns
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
        Trunk : target=0.055ns count=96 avg=0.048ns sd=0.007ns min=0.022ns max=0.061ns {4 <= 0.033ns, 15 <= 0.044ns, 28 <= 0.050ns, 20 <= 0.052ns, 23 <= 0.055ns} {5 <= 0.058ns, 0 <= 0.060ns, 1 <= 0.066ns, 0 <= 0.082ns, 0 > 0.082ns}
        Leaf  : target=0.055ns count=136 avg=0.048ns sd=0.006ns min=0.032ns max=0.058ns {3 <= 0.033ns, 28 <= 0.044ns, 40 <= 0.050ns, 41 <= 0.052ns, 23 <= 0.055ns} {1 <= 0.058ns, 0 <= 0.060ns, 0 <= 0.066ns, 0 <= 0.082ns, 0 > 0.082ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
         Bufs: CLKBUFX4: 37 CLKBUFX3: 87 CLKBUFX2: 1 BUFX2: 48 
         ICGs: TLATNTSCAX16: 6 TLATNTSCAX12: 1 TLATNTSCAX6: 20 TLATNTSCAX3: 16 TLATNTSCAX2: 15 
      Primary reporting skew groups after 'PostConditioning Fixing DRVs':
        skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.586, max=0.899], skew [0.314 vs 0.400]
      Skew group summary after 'PostConditioning Fixing DRVs':
        skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.586, max=0.899], skew [0.314 vs 0.400]
      Legalizer API calls during this step: 22 succeeded with high effort: 22 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 1 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 0, FS: 1, MQS: 0
    CCOpt-PostConditioning: nets considered: 232, nets tested: 232, nets violation detected: 7, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 7, nets unsuccessful: 6, buffered: 1
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=174, i=0, icg=58, dcg=0, l=0, total=232
      sink counts      : regular=512, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=512
      misc counts      : r=1, pp=0
      cell areas       : b=352.602um^2, i=0.000um^2, icg=466.830um^2, dcg=0.000um^2, l=0.000um^2, total=819.432um^2
      cell capacitance : b=0.059pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.071pF
      sink capacitance : total=0.108pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.311pF, leaf=0.380pF, total=0.691pF
      wire lengths     : top=0.000um, trunk=3843.135um, leaf=5331.400um, total=9174.535um
      hp wire lengths  : top=0.000um, trunk=3653.460um, leaf=4850.005um, total=8503.465um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing:
      Remaining Transition : {count=6, worst=[0.006ns, 0.003ns, 0.001ns, 0.000ns, 0.000ns, 0.000ns]} avg=0.002ns sd=0.002ns sum=0.011ns
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.055ns count=96 avg=0.048ns sd=0.007ns min=0.022ns max=0.061ns {4 <= 0.033ns, 15 <= 0.044ns, 28 <= 0.050ns, 20 <= 0.052ns, 23 <= 0.055ns} {5 <= 0.058ns, 0 <= 0.060ns, 1 <= 0.066ns, 0 <= 0.082ns, 0 > 0.082ns}
      Leaf  : target=0.055ns count=137 avg=0.048ns sd=0.006ns min=0.032ns max=0.055ns {3 <= 0.033ns, 29 <= 0.044ns, 41 <= 0.050ns, 41 <= 0.052ns, 23 <= 0.055ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: CLKBUFX4: 36 CLKBUFX3: 89 CLKBUFX2: 1 BUFX2: 48 
       ICGs: TLATNTSCAX16: 6 TLATNTSCAX12: 1 TLATNTSCAX6: 20 TLATNTSCAX3: 16 TLATNTSCAX2: 15 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.586, max=0.899, avg=0.801, sd=0.078], skew [0.314 vs 0.400], 100% {0.586, 0.899} (wid=0.003 ws=0.001) (gid=0.897 gs=0.313)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.586, max=0.899, avg=0.801, sd=0.078], skew [0.314 vs 0.400], 100% {0.586, 0.899} (wid=0.003 ws=0.001) (gid=0.897 gs=0.313)
    Buffering to fix DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
    PostConditioning Fixing Skew by cell sizing...
      Resized 0 clock insts to decrease delay.
      Resized 0 clock insts to increase delay.
      
      Statistics: Fix Skew (cell sizing):
      ===================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
        cell counts      : b=174, i=0, icg=58, dcg=0, l=0, total=232
        sink counts      : regular=512, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=512
        misc counts      : r=1, pp=0
        cell areas       : b=352.602um^2, i=0.000um^2, icg=466.830um^2, dcg=0.000um^2, l=0.000um^2, total=819.432um^2
        cell capacitance : b=0.059pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.071pF
        sink capacitance : total=0.108pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.311pF, leaf=0.380pF, total=0.691pF
        wire lengths     : top=0.000um, trunk=3843.135um, leaf=5331.400um, total=9174.535um
        hp wire lengths  : top=0.000um, trunk=3653.460um, leaf=4850.005um, total=8503.465um
      Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing':
        Remaining Transition : {count=6, worst=[0.006ns, 0.003ns, 0.001ns, 0.000ns, 0.000ns, 0.000ns]} avg=0.002ns sd=0.002ns sum=0.011ns
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
        Trunk : target=0.055ns count=96 avg=0.048ns sd=0.007ns min=0.022ns max=0.061ns {4 <= 0.033ns, 15 <= 0.044ns, 28 <= 0.050ns, 20 <= 0.052ns, 23 <= 0.055ns} {5 <= 0.058ns, 0 <= 0.060ns, 1 <= 0.066ns, 0 <= 0.082ns, 0 > 0.082ns}
        Leaf  : target=0.055ns count=137 avg=0.048ns sd=0.006ns min=0.032ns max=0.055ns {3 <= 0.033ns, 29 <= 0.044ns, 41 <= 0.050ns, 41 <= 0.052ns, 23 <= 0.055ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
         Bufs: CLKBUFX4: 36 CLKBUFX3: 89 CLKBUFX2: 1 BUFX2: 48 
         ICGs: TLATNTSCAX16: 6 TLATNTSCAX12: 1 TLATNTSCAX6: 20 TLATNTSCAX3: 16 TLATNTSCAX2: 15 
      Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.586, max=0.899, avg=0.801, sd=0.078], skew [0.314 vs 0.400], 100% {0.586, 0.899} (wid=0.003 ws=0.001) (gid=0.897 gs=0.313)
      Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.586, max=0.899, avg=0.801, sd=0.078], skew [0.314 vs 0.400], 100% {0.586, 0.899} (wid=0.003 ws=0.001) (gid=0.897 gs=0.313)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
    Leaving CCOpt scope - ClockRefiner...
    Soft fixed 232 clock instances.
    Performing Single Pass Refine Place.
*** Starting refinePlace (0:08:44 mem=2138.5M) ***
Total net bbox length = 1.984e+05 (1.008e+05 9.768e+04) (ext = 1.034e+04)
Move report: Detail placement moves 34 insts, mean move: 1.63 um, max move: 5.82 um 
	Max move on inst (g64413__6260): (82.20, 160.36) --> (84.60, 163.78)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2143.0MB
Summary Report:
Instances move: 34 (out of 10661 movable)
Instances flipped: 0
Mean displacement: 1.63 um
Max displacement: 5.82 um (Instance: g64413__6260) (82.2, 160.36) -> (84.6, 163.78)
	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: NOR2XL
Total net bbox length = 1.985e+05 (1.008e+05 9.770e+04) (ext = 1.034e+04)
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2143.0MB
*** Finished refinePlace (0:08:45 mem=2143.0M) ***
    ClockRefiner summary
    All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 744).
    Restoring pStatusCts on 232 clock instances.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.5 real=0:00:00.5)
  PostConditioning done.
Net route status summary:
  Clock:       233 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=233, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 14670 (unrouted=2158, trialRouted=12512, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2157, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after post-conditioning:
    cell counts      : b=174, i=0, icg=58, dcg=0, l=0, total=232
    sink counts      : regular=512, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=512
    misc counts      : r=1, pp=0
    cell areas       : b=352.602um^2, i=0.000um^2, icg=466.830um^2, dcg=0.000um^2, l=0.000um^2, total=819.432um^2
    cell capacitance : b=0.059pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.071pF
    sink capacitance : total=0.108pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.311pF, leaf=0.380pF, total=0.691pF
    wire lengths     : top=0.000um, trunk=3843.135um, leaf=5331.890um, total=9175.025um
    hp wire lengths  : top=0.000um, trunk=3653.460um, leaf=4850.005um, total=8503.465um
  Clock DAG net violations after post-conditioning:
    Remaining Transition : {count=6, worst=[0.006ns, 0.003ns, 0.001ns, 0.000ns, 0.000ns, 0.000ns]} avg=0.002ns sd=0.002ns sum=0.011ns
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.055ns count=96 avg=0.048ns sd=0.007ns min=0.022ns max=0.061ns {4 <= 0.033ns, 15 <= 0.044ns, 28 <= 0.050ns, 20 <= 0.052ns, 23 <= 0.055ns} {5 <= 0.058ns, 0 <= 0.060ns, 1 <= 0.066ns, 0 <= 0.082ns, 0 > 0.082ns}
    Leaf  : target=0.055ns count=137 avg=0.048ns sd=0.006ns min=0.032ns max=0.055ns {3 <= 0.033ns, 29 <= 0.044ns, 41 <= 0.050ns, 41 <= 0.052ns, 23 <= 0.055ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Bufs: CLKBUFX4: 36 CLKBUFX3: 89 CLKBUFX2: 1 BUFX2: 48 
     ICGs: TLATNTSCAX16: 6 TLATNTSCAX12: 1 TLATNTSCAX6: 20 TLATNTSCAX3: 16 TLATNTSCAX2: 15 
  Primary reporting skew groups after post-conditioning:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.586, max=0.899, avg=0.801, sd=0.078], skew [0.314 vs 0.400], 100% {0.586, 0.899} (wid=0.003 ws=0.001) (gid=0.897 gs=0.313)
  Skew group summary after post-conditioning:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.586, max=0.899, avg=0.801, sd=0.078], skew [0.314 vs 0.400], 100% {0.586, 0.899} (wid=0.003 ws=0.001) (gid=0.897 gs=0.313)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:01.5 real=0:00:01.6)
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  ---------------------------------------------------------
  Cell type                 Count    Area       Capacitance
  ---------------------------------------------------------
  Buffers                    174     352.602       0.059
  Inverters                    0       0.000       0.000
  Integrated Clock Gates      58     466.830       0.012
  Discrete Clock Gates         0       0.000       0.000
  Clock Logic                  0       0.000       0.000
  All                        232     819.432       0.071
  ---------------------------------------------------------
  
  
  Clock DAG sink counts at end of CTS:
  ====================================
  
  -------------------------
  Sink type           Count
  -------------------------
  Regular              512
  Enable Latch           0
  Load Capacitance       0
  Antenna Diode          0
  Node Sink              0
  Total                512
  -------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top          0.000
  Trunk     3843.135
  Leaf      5331.890
  Total     9175.025
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top            0.000
  Trunk       3653.460
  Leaf        4850.005
  Total       8503.465
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.071    0.311    0.382
  Leaf     0.108    0.380    0.488
  Total    0.179    0.691    0.870
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  -----------------------------------------------
  Total    Average    Std. Dev.    Min      Max
  -----------------------------------------------
  0.108     0.000       0.000      0.000    0.000
  -----------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  ---------------------------------------------------------------------------------------------------------------------
  Type                    Units    Count    Average    Std. Dev.    Sum      Top 10 violations
  ---------------------------------------------------------------------------------------------------------------------
  Remaining Transition    ns         6       0.002       0.002      0.011    [0.006, 0.003, 0.001, 0.000, 0.000, 0.000]
  ---------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                  Over Target
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.055       96      0.048       0.007      0.022    0.061    {4 <= 0.033ns, 15 <= 0.044ns, 28 <= 0.050ns, 20 <= 0.052ns, 23 <= 0.055ns}    {5 <= 0.058ns, 0 <= 0.060ns, 1 <= 0.066ns, 0 <= 0.082ns, 0 > 0.082ns}
  Leaf        0.055      137      0.048       0.006      0.032    0.055    {3 <= 0.033ns, 29 <= 0.044ns, 41 <= 0.050ns, 41 <= 0.052ns, 23 <= 0.055ns}                                      -
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  ---------------------------------------------
  Name            Type      Inst     Inst Area 
                            Count    (um^2)
  ---------------------------------------------
  CLKBUFX4        buffer     36        86.184
  CLKBUFX3        buffer     89       182.628
  CLKBUFX2        buffer      1         1.710
  BUFX2           buffer     48        82.080
  TLATNTSCAX16    icg         6        77.976
  TLATNTSCAX12    icg         1        10.944
  TLATNTSCAX6     icg        20       171.000
  TLATNTSCAX3     icg        16       109.440
  TLATNTSCAX2     icg        15        97.470
  ---------------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                               Skew Group                             Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  default_emulate_delay_corner:both.late    clk/default_emulate_constraint_mode    0.586     0.899     0.314       0.400         0.001           0.000           0.801        0.078     100% {0.586, 0.899}
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                               Skew Group                             Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  default_emulate_delay_corner:both.late    clk/default_emulate_constraint_mode    0.586     0.899     0.314       0.400         0.001           0.000           0.801        0.078     100% {0.586, 0.899}
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 22 clock tree pins with a slew violation.
  
  Slew violation summary across all clock trees - Top 10 violating pins:
  ======================================================================
  
  Target and measured clock slews (in ns):
  
  -------------------------------------------------------------------------------------------------------------------------------
  Half corner                             Violation  Slew    Slew      Dont   Ideal  Target    Pin
                                          amount     target  achieved  touch  net?   source    
                                                                       net?                    
  -------------------------------------------------------------------------------------------------------------------------------
  default_emulate_delay_corner:both.late    0.006    0.055    0.061    N      N      explicit  CTS_ccl_a_buf_00173/A
  default_emulate_delay_corner:both.late    0.006    0.055    0.061    N      N      explicit  clk
  default_emulate_delay_corner:both.late    0.003    0.055    0.058    N      N      explicit  CTS_ccl_a_buf_00171/A
  default_emulate_delay_corner:both.late    0.003    0.055    0.058    N      N      explicit  CTS_ccl_a_buf_00170/A
  default_emulate_delay_corner:both.late    0.003    0.055    0.058    N      N      explicit  CTS_ccl_a_buf_00169/A
  default_emulate_delay_corner:both.late    0.003    0.055    0.058    N      N      explicit  CTS_ccl_a_buf_00173/Y
  default_emulate_delay_corner:both.late    0.001    0.055    0.056    N      N      explicit  CTS_ccl_a_buf_00093/A
  default_emulate_delay_corner:both.late    0.001    0.055    0.056    N      N      explicit  CTS_ccl_a_buf_00092/A
  default_emulate_delay_corner:both.late    0.001    0.055    0.056    N      N      explicit  CTS_ccl_a_buf_00091/A
  default_emulate_delay_corner:both.late    0.001    0.055    0.056    N      N      explicit  RC_CG_HIER_INST10/RC_CGIC_INST/ECK
  -------------------------------------------------------------------------------------------------------------------------------
  
  Target sources:
  auto extracted - target was extracted from SDC.
  auto computed - target was computed when balancing trees.
  explicit - target is explicitly set via target_max_trans property.
  pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
  liberty explicit - target is explicitly set via max_transition from liberty library.
  
  Found 0 pins on nets marked dont_touch that have slew violations.
  Found 0 pins on nets marked dont_touch that do not have slew violations.
  Found 0 pins on nets marked ideal_network that have slew violations.
  Found 0 pins on nets marked ideal_network that do not have slew violations.
  
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
Innovus updating I/O latencies
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2196.97)
Total number of fetched objects 14724
End delay calculation. (MEM=2232.18 CPU=0:00:00.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2232.18 CPU=0:00:00.9 REAL=0:00:01.0)
	Clock: clk, View: default_emulate_view, Ideal Latency: 0, Propagated Latency: 0.823517
	 Executing: set_clock_latency -source -early -max -rise -0.823517 [get_pins clk]
	Clock: clk, View: default_emulate_view, Ideal Latency: 0, Propagated Latency: 0.823517
	 Executing: set_clock_latency -source -late -max -rise -0.823517 [get_pins clk]
	Clock: clk, View: default_emulate_view, Ideal Latency: 0, Propagated Latency: 0.783736
	 Executing: set_clock_latency -source -early -max -fall -0.783736 [get_pins clk]
	Clock: clk, View: default_emulate_view, Ideal Latency: 0, Propagated Latency: 0.783736
	 Executing: set_clock_latency -source -late -max -fall -0.783736 [get_pins clk]
Setting all clocks to propagated mode.
External - Set all clocks to propagated mode done. (took cpu=0:00:02.1 real=0:00:02.1)
Clock DAG stats after update timingGraph:
  cell counts      : b=174, i=0, icg=58, dcg=0, l=0, total=232
  sink counts      : regular=512, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=512
  misc counts      : r=1, pp=0
  cell areas       : b=352.602um^2, i=0.000um^2, icg=466.830um^2, dcg=0.000um^2, l=0.000um^2, total=819.432um^2
  cell capacitance : b=0.059pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.071pF
  sink capacitance : total=0.108pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
  wire capacitance : top=0.000pF, trunk=0.311pF, leaf=0.380pF, total=0.691pF
  wire lengths     : top=0.000um, trunk=3843.135um, leaf=5331.890um, total=9175.025um
  hp wire lengths  : top=0.000um, trunk=3653.460um, leaf=4850.005um, total=8503.465um
Clock DAG net violations after update timingGraph:
  Remaining Transition : {count=6, worst=[0.006ns, 0.003ns, 0.001ns, 0.000ns, 0.000ns, 0.000ns]} avg=0.002ns sd=0.002ns sum=0.011ns
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.055ns count=96 avg=0.048ns sd=0.007ns min=0.022ns max=0.061ns {4 <= 0.033ns, 15 <= 0.044ns, 28 <= 0.050ns, 20 <= 0.052ns, 23 <= 0.055ns} {5 <= 0.058ns, 0 <= 0.060ns, 1 <= 0.066ns, 0 <= 0.082ns, 0 > 0.082ns}
  Leaf  : target=0.055ns count=137 avg=0.048ns sd=0.006ns min=0.032ns max=0.055ns {3 <= 0.033ns, 29 <= 0.044ns, 41 <= 0.050ns, 41 <= 0.052ns, 23 <= 0.055ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: CLKBUFX4: 36 CLKBUFX3: 89 CLKBUFX2: 1 BUFX2: 48 
   ICGs: TLATNTSCAX16: 6 TLATNTSCAX12: 1 TLATNTSCAX6: 20 TLATNTSCAX3: 16 TLATNTSCAX2: 15 
Primary reporting skew groups after update timingGraph:
  skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.586, max=0.899, avg=0.801, sd=0.078], skew [0.314 vs 0.400], 100% {0.586, 0.899} (wid=0.003 ws=0.001) (gid=0.897 gs=0.313)
Skew group summary after update timingGraph:
  skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.586, max=0.899, avg=0.801, sd=0.078], skew [0.314 vs 0.400], 100% {0.586, 0.899} (wid=0.003 ws=0.001) (gid=0.897 gs=0.313)
Logging CTS constraint violations...
  Clock tree clk has 6 slew violations.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 2 slew violations below the root driver for clock_tree clk at (0.000,106.495), in power domain auto-default with half corner default_emulate_delay_corner:both.late. The worst violation was at the pin clk with a slew time target of 0.055ns. Achieved a slew time of 0.061ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 4 slew violations below cell CTS_ccl_a_buf_00173 (a lib_cell CLKBUFX3) at (82.000,107.350), in power domain auto-default with half corner default_emulate_delay_corner:both.late. The worst violation was at the pin CTS_ccl_a_buf_00173/Y with a slew time target of 0.055ns. Achieved a slew time of 0.058ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 4 slew violations below cell RC_CG_HIER_INST10/RC_CGIC_INST (a lib_cell TLATNTSCAX12) at (88.200,160.360), in power domain auto-default with half corner default_emulate_delay_corner:both.late. The worst violation was at the pin RC_CG_HIER_INST10/RC_CGIC_INST/ECK with a slew time target of 0.055ns. Achieved a slew time of 0.056ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 4 slew violations below cell RC_CG_HIER_INST18/RC_CGIC_INST (a lib_cell TLATNTSCAX16) at (85.400,148.390), in power domain auto-default with half corner default_emulate_delay_corner:both.late. The worst violation was at the pin RC_CG_HIER_INST18/RC_CGIC_INST/ECK with a slew time target of 0.055ns. Achieved a slew time of 0.055ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 4 slew violations below cell RC_CG_HIER_INST12/RC_CGIC_INST (a lib_cell TLATNTSCAX16) at (88.200,156.940), in power domain auto-default with half corner default_emulate_delay_corner:both.late. The worst violation was at the pin RC_CG_HIER_INST12/RC_CGIC_INST/ECK with a slew time target of 0.055ns. Achieved a slew time of 0.055ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 4 slew violations below cell RC_CG_HIER_INST21/RC_CGIC_INST (a lib_cell TLATNTSCAX16) at (88.200,151.810), in power domain auto-default with half corner default_emulate_delay_corner:both.late. The worst violation was at the pin RC_CG_HIER_INST21/RC_CGIC_INST/ECK with a slew time target of 0.055ns. Achieved a slew time of 0.055ns.

Type 'man IMPCCOPT-1007' for more detail.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:02.1 real=0:00:02.1)
Runtime done. (took cpu=0:00:42.2 real=0:00:42.6)
Runtime Summary
===============
Clock Runtime:  (35%) Core CTS          15.13 (Init 1.30, Construction 3.79, Implementation 7.38, eGRPC 0.76, PostConditioning 1.02, Other 0.88)
Clock Runtime:  (48%) CTS services      20.86 (RefinePlace 2.04, EarlyGlobalClock 0.99, NanoRoute 17.15, ExtractRC 0.68, TimingAnalysis 0.00)
Clock Runtime:  (15%) Other CTS          6.63 (Init 2.74, CongRepair/EGR-DP 1.81, TimingUpdate 2.08, Other 0.00)
Clock Runtime: (100%) Total             42.62

*** CTS #1 [finish] (ccopt_design #3) : cpu/real = 0:00:42.0/0:00:42.4 (1.0), totSession cpu/real = 0:08:47.0/0:10:52.2 (0.8), mem = 2213.1M
Synthesizing clock trees with CCOpt done.
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2018.7M, totSessionCpu=0:08:47 **
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (ccopt_design #3) : totSession cpu/real = 0:08:47.1/0:10:52.2 (0.8), mem = 2129.1M
Need call spDPlaceInit before registerPrioInstLoc.
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 2027.4M, totSessionCpu=0:08:49 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 1.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2153.1M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2151.15)
Total number of fetched objects 14724
End delay calculation. (MEM=2194.36 CPU=0:00:02.6 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2194.36 CPU=0:00:03.3 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:04.2 real=0:00:04.0 totSessionCpu=0:08:53 mem=2194.4M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.358  | -0.358  |  0.344  |  0.048  |
|           TNS (ns):| -6.833  | -6.833  |  0.000  |  0.000  |
|    Violating Paths:|   41    |   41    |    0    |    0    |
|          All Paths:|  2253   |  1945   |   58    |   714   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    234 (234)     |   -0.104   |    234 (234)     |
|   max_tran     |    251 (268)     |   -0.338   |    251 (268)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 75.084%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 2049.5M, totSessionCpu=0:08:54 **
*** InitOpt #1 [finish] (ccopt_design #3) : cpu/real = 0:00:06.7/0:00:06.8 (1.0), totSession cpu/real = 0:08:53.8/0:10:59.0 (0.8), mem = 2166.6M
** INFO : this run is activating low effort ccoptDesign flow
OPTC: m1 20.0 20.0

Power view               = default_emulate_view
Number of VT partitions  = 1
Standard cells in design = 505
Instances in design      = 10661

Instance distribution across the VT partitions:

Reporting took 0 sec
-congRepairInPostCTS false                 # bool, default=false, private
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (ccopt_design #3) : totSession cpu/real = 0:08:55.0/0:11:00.1 (0.8), mem = 2166.6M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        137 | default  |
+---------------+------------+----------+
| Metal5 (z=5)  |         96 | NDRclock |
+---------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (ccopt_design #3) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:08:55.2/0:11:00.4 (0.8), mem = 2363.5M
End: GigaOpt Route Type Constraints Refinement
*** Starting optimizing excluded clock nets MEM= 2363.5M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2363.5M) ***
*** Starting optimizing excluded clock nets MEM= 2363.5M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2363.5M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] (ccopt_design #3) : totSession cpu/real = 0:08:55.3/0:11:00.4 (0.8), mem = 2363.5M
Info: 233 nets with fixed/cover wires excluded.
Info: 233 clock nets excluded from IPO operation.
(I,S,L,T): default_emulate_view: NA, NA, 0.000682749, 0.000682749
(I,S,L) ClockInsts: default_emulate_view: NA, NA, 2.82874e-05
(I,S,L,T): default_emulate_view: NA, NA, 0.000682749, 0.000682749
(I,S,L) ClockInsts: default_emulate_view: NA, NA, 2.82874e-05
*** DrvOpt #1 [finish] (ccopt_design #3) : cpu/real = 0:00:01.5/0:00:01.5 (1.0), totSession cpu/real = 0:08:56.7/0:11:01.9 (0.8), mem = 2286.5M
End: GigaOpt high fanout net optimization
skipped the cell partition in DRV
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 1, Num usable cells 641
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 1, Num usable cells 641
Begin: GigaOpt DRV Optimization
*** DrvOpt #2 [begin] (ccopt_design #3) : totSession cpu/real = 0:08:57.0/0:11:02.1 (0.8), mem = 2286.5M
Info: 233 nets with fixed/cover wires excluded.
Info: 233 clock nets excluded from IPO operation.
(I,S,L,T): default_emulate_view: NA, NA, 0.000682749, 0.000682749
(I,S,L) ClockInsts: default_emulate_view: NA, NA, 2.82874e-05
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   365|   557|    -0.39|   234|   234|    -0.16|     0|     0|     0|     0|    -0.36|    -6.83|       0|       0|       0| 75.08%|          |         |
|   234|   234|    -0.39|   234|   234|    -0.16|     0|     0|     0|     0|    -0.36|    -6.83|      93|       0|      49| 75.47%| 0:00:05.0|  2374.9M|
|   234|   234|    -0.39|   234|   234|    -0.16|     0|     0|     0|     0|    -0.36|    -6.83|       0|       0|       0| 75.47%| 0:00:03.0|  2374.9M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        137 | default  |
+---------------+------------+----------+
| Metal5 (z=5)  |         96 | NDRclock |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 234 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:   234 net(s): Could not be fixed because the gain is not enough.


*** Finish DRV Fixing (cpu=0:00:07.9 real=0:00:08.0 mem=2374.9M) ***

*** Starting refinePlace (0:09:07 mem=2371.9M) ***
Total net bbox length = 1.986e+05 (1.008e+05 9.780e+04) (ext = 1.031e+04)
Move report: Detail placement moves 287 insts, mean move: 2.48 um, max move: 13.64 um 
	Max move on inst (FE_OFC1541_n_2969): (116.40, 194.56) --> (123.20, 187.72)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 2375.0MB
Summary Report:
Instances move: 287 (out of 10522 movable)
Instances flipped: 0
Mean displacement: 2.48 um
Max displacement: 13.64 um (Instance: FE_OFC1541_n_2969) (116.4, 194.56) -> (123.2, 187.72)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 1.994e+05 (1.013e+05 9.811e+04) (ext = 1.032e+04)
Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 2375.0MB
*** Finished refinePlace (0:09:08 mem=2375.0M) ***
*** maximum move = 13.64 um ***
*** Finished re-routing un-routed nets (2372.0M) ***

*** Finish Physical Update (cpu=0:00:00.9 real=0:00:01.0 mem=2372.0M) ***
(I,S,L,T): default_emulate_view: NA, NA, 0.000689686, 0.000689686
(I,S,L) ClockInsts: default_emulate_view: NA, NA, 2.82874e-05
*** DrvOpt #2 [finish] (ccopt_design #3) : cpu/real = 0:00:11.2/0:00:11.3 (1.0), totSession cpu/real = 0:09:08.2/0:11:13.5 (0.8), mem = 2292.9M
End: GigaOpt DRV Optimization
Leakage Power Opt: resetting the buf/inv selection
**optDesign ... cpu = 0:00:21, real = 0:00:21, mem = 2154.8M, totSessionCpu=0:09:08 **
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 1, Num usable cells 641
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 1, Num usable cells 641
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 233 nets with fixed/cover wires excluded.
Info: 233 clock nets excluded from IPO operation.
*** GlobalOpt #1 [begin] (ccopt_design #3) : totSession cpu/real = 0:09:08.2/0:11:13.5 (0.8), mem = 2292.9M
(I,S,L,T): default_emulate_view: NA, NA, 0.000689686, 0.000689686
(I,S,L) ClockInsts: default_emulate_view: NA, NA, 2.82874e-05
*info: 233 clock nets excluded
*info: 72 no-driver nets excluded.
*info: 233 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack -0.358  TNS Slack -6.827 
+--------+--------+---------+------------+--------+--------------------+---------+----------------------------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |     Worst View     |Pathgroup|                     End Point                      |
+--------+--------+---------+------------+--------+--------------------+---------+----------------------------------------------------+
|  -0.358|  -6.827|   75.47%|   0:00:00.0| 2350.1M|default_emulate_view|  reg2reg| CDN_MBIT_genblk1.pcpi_mul_rd_reg[36]_MB_genblk1.pc |
|        |        |         |            |        |                    |         | pi_mul_rd_reg[37]_MB_genblk1.pcpi_mul_rd_reg[38]_M |
|        |        |         |            |        |                    |         | B_genblk1.pcpi_mul_rd_reg[39]/D4                   |
|  -0.358|  -6.669|   75.44%|   0:00:03.0| 2372.3M|default_emulate_view|  reg2reg| CDN_MBIT_genblk1.pcpi_mul_rd_reg[36]_MB_genblk1.pc |
|        |        |         |            |        |                    |         | pi_mul_rd_reg[37]_MB_genblk1.pcpi_mul_rd_reg[38]_M |
|        |        |         |            |        |                    |         | B_genblk1.pcpi_mul_rd_reg[39]/D4                   |
|  -0.358|  -6.669|   75.44%|   0:00:01.0| 2372.3M|default_emulate_view|  reg2reg| CDN_MBIT_genblk1.pcpi_mul_rd_reg[36]_MB_genblk1.pc |
|        |        |         |            |        |                    |         | pi_mul_rd_reg[37]_MB_genblk1.pcpi_mul_rd_reg[38]_M |
|        |        |         |            |        |                    |         | B_genblk1.pcpi_mul_rd_reg[39]/D4                   |
|  -0.358|  -6.669|   75.44%|   0:00:00.0| 2372.3M|default_emulate_view|  reg2reg| CDN_MBIT_genblk1.pcpi_mul_rd_reg[36]_MB_genblk1.pc |
|        |        |         |            |        |                    |         | pi_mul_rd_reg[37]_MB_genblk1.pcpi_mul_rd_reg[38]_M |
|        |        |         |            |        |                    |         | B_genblk1.pcpi_mul_rd_reg[39]/D4                   |
|  -0.249|  -3.762|   75.43%|   0:00:03.0| 2380.3M|default_emulate_view|  reg2reg| CDN_MBIT_genblk1.pcpi_mul_rd_reg[36]_MB_genblk1.pc |
|        |        |         |            |        |                    |         | pi_mul_rd_reg[37]_MB_genblk1.pcpi_mul_rd_reg[38]_M |
|        |        |         |            |        |                    |         | B_genblk1.pcpi_mul_rd_reg[39]/D4                   |
|  -0.216|  -3.727|   75.43%|   0:00:04.0| 2384.3M|default_emulate_view|  reg2reg| CDN_MBIT_genblk1.pcpi_mul_rd_reg[36]_MB_genblk1.pc |
|        |        |         |            |        |                    |         | pi_mul_rd_reg[37]_MB_genblk1.pcpi_mul_rd_reg[38]_M |
|        |        |         |            |        |                    |         | B_genblk1.pcpi_mul_rd_reg[39]/D4                   |
|  -0.216|  -3.727|   75.43%|   0:00:00.0| 2384.3M|default_emulate_view|  reg2reg| CDN_MBIT_genblk1.pcpi_mul_rd_reg[36]_MB_genblk1.pc |
|        |        |         |            |        |                    |         | pi_mul_rd_reg[37]_MB_genblk1.pcpi_mul_rd_reg[38]_M |
|        |        |         |            |        |                    |         | B_genblk1.pcpi_mul_rd_reg[39]/D4                   |
|  -0.216|  -3.727|   75.43%|   0:00:01.0| 2384.3M|default_emulate_view|  reg2reg| CDN_MBIT_genblk1.pcpi_mul_rd_reg[36]_MB_genblk1.pc |
|        |        |         |            |        |                    |         | pi_mul_rd_reg[37]_MB_genblk1.pcpi_mul_rd_reg[38]_M |
|        |        |         |            |        |                    |         | B_genblk1.pcpi_mul_rd_reg[39]/D4                   |
|  -0.217|  -3.645|   75.42%|   0:00:00.0| 2384.3M|default_emulate_view|  reg2reg| CDN_MBIT_genblk1.pcpi_mul_rd_reg[36]_MB_genblk1.pc |
|        |        |         |            |        |                    |         | pi_mul_rd_reg[37]_MB_genblk1.pcpi_mul_rd_reg[38]_M |
|        |        |         |            |        |                    |         | B_genblk1.pcpi_mul_rd_reg[39]/D4                   |
|  -0.217|  -3.687|   75.43%|   0:00:03.0| 2386.8M|default_emulate_view|  reg2reg| CDN_MBIT_genblk1.pcpi_mul_rd_reg[36]_MB_genblk1.pc |
|        |        |         |            |        |                    |         | pi_mul_rd_reg[37]_MB_genblk1.pcpi_mul_rd_reg[38]_M |
|        |        |         |            |        |                    |         | B_genblk1.pcpi_mul_rd_reg[39]/D4                   |
|  -0.217|  -3.687|   75.43%|   0:00:00.0| 2386.8M|default_emulate_view|  reg2reg| CDN_MBIT_genblk1.pcpi_mul_rd_reg[36]_MB_genblk1.pc |
|        |        |         |            |        |                    |         | pi_mul_rd_reg[37]_MB_genblk1.pcpi_mul_rd_reg[38]_M |
|        |        |         |            |        |                    |         | B_genblk1.pcpi_mul_rd_reg[39]/D4                   |
|  -0.217|  -3.687|   75.43%|   0:00:00.0| 2386.8M|default_emulate_view|  reg2reg| CDN_MBIT_genblk1.pcpi_mul_rd_reg[36]_MB_genblk1.pc |
|        |        |         |            |        |                    |         | pi_mul_rd_reg[37]_MB_genblk1.pcpi_mul_rd_reg[38]_M |
|        |        |         |            |        |                    |         | B_genblk1.pcpi_mul_rd_reg[39]/D4                   |
|  -0.218|  -3.105|   75.42%|   0:00:01.0| 2386.8M|default_emulate_view|  reg2reg| CDN_MBIT_genblk1.pcpi_mul_rd_reg[36]_MB_genblk1.pc |
|        |        |         |            |        |                    |         | pi_mul_rd_reg[37]_MB_genblk1.pcpi_mul_rd_reg[38]_M |
|        |        |         |            |        |                    |         | B_genblk1.pcpi_mul_rd_reg[39]/D4                   |
|  -0.218|  -3.106|   75.43%|   0:00:02.0| 2387.8M|default_emulate_view|  reg2reg| CDN_MBIT_genblk1.pcpi_mul_rd_reg[36]_MB_genblk1.pc |
|        |        |         |            |        |                    |         | pi_mul_rd_reg[37]_MB_genblk1.pcpi_mul_rd_reg[38]_M |
|        |        |         |            |        |                    |         | B_genblk1.pcpi_mul_rd_reg[39]/D4                   |
|  -0.218|  -3.106|   75.43%|   0:00:00.0| 2387.8M|default_emulate_view|  reg2reg| CDN_MBIT_genblk1.pcpi_mul_rd_reg[36]_MB_genblk1.pc |
|        |        |         |            |        |                    |         | pi_mul_rd_reg[37]_MB_genblk1.pcpi_mul_rd_reg[38]_M |
|        |        |         |            |        |                    |         | B_genblk1.pcpi_mul_rd_reg[39]/D4                   |
|  -0.218|  -3.106|   75.43%|   0:00:00.0| 2387.8M|default_emulate_view|  reg2reg| CDN_MBIT_genblk1.pcpi_mul_rd_reg[36]_MB_genblk1.pc |
|        |        |         |            |        |                    |         | pi_mul_rd_reg[37]_MB_genblk1.pcpi_mul_rd_reg[38]_M |
|        |        |         |            |        |                    |         | B_genblk1.pcpi_mul_rd_reg[39]/D4                   |
|  -0.220|  -3.147|   75.44%|   0:00:01.0| 2387.8M|default_emulate_view|  reg2reg| CDN_MBIT_genblk1.pcpi_mul_rd_reg[36]_MB_genblk1.pc |
|        |        |         |            |        |                    |         | pi_mul_rd_reg[37]_MB_genblk1.pcpi_mul_rd_reg[38]_M |
|        |        |         |            |        |                    |         | B_genblk1.pcpi_mul_rd_reg[39]/D4                   |
|  -0.218|  -2.844|   75.44%|   0:00:02.0| 2387.8M|default_emulate_view|  reg2reg| CDN_MBIT_genblk1.pcpi_mul_rd_reg[36]_MB_genblk1.pc |
|        |        |         |            |        |                    |         | pi_mul_rd_reg[37]_MB_genblk1.pcpi_mul_rd_reg[38]_M |
|        |        |         |            |        |                    |         | B_genblk1.pcpi_mul_rd_reg[39]/D4                   |
|  -0.218|  -2.844|   75.44%|   0:00:00.0| 2387.8M|default_emulate_view|  reg2reg| CDN_MBIT_genblk1.pcpi_mul_rd_reg[36]_MB_genblk1.pc |
|        |        |         |            |        |                    |         | pi_mul_rd_reg[37]_MB_genblk1.pcpi_mul_rd_reg[38]_M |
|        |        |         |            |        |                    |         | B_genblk1.pcpi_mul_rd_reg[39]/D4                   |
|  -0.218|  -2.844|   75.44%|   0:00:01.0| 2387.8M|default_emulate_view|  reg2reg| CDN_MBIT_genblk1.pcpi_mul_rd_reg[36]_MB_genblk1.pc |
|        |        |         |            |        |                    |         | pi_mul_rd_reg[37]_MB_genblk1.pcpi_mul_rd_reg[38]_M |
|        |        |         |            |        |                    |         | B_genblk1.pcpi_mul_rd_reg[39]/D4                   |
|  -0.218|  -2.844|   75.45%|   0:00:00.0| 2387.8M|default_emulate_view|  reg2reg| CDN_MBIT_genblk1.pcpi_mul_rd_reg[36]_MB_genblk1.pc |
|        |        |         |            |        |                    |         | pi_mul_rd_reg[37]_MB_genblk1.pcpi_mul_rd_reg[38]_M |
|        |        |         |            |        |                    |         | B_genblk1.pcpi_mul_rd_reg[39]/D4                   |
|  -0.184|  -2.463|   75.47%|   0:00:04.0| 2388.8M|default_emulate_view|  reg2reg| CDN_MBIT_genblk1.pcpi_mul_rd_reg[36]_MB_genblk1.pc |
|        |        |         |            |        |                    |         | pi_mul_rd_reg[37]_MB_genblk1.pcpi_mul_rd_reg[38]_M |
|        |        |         |            |        |                    |         | B_genblk1.pcpi_mul_rd_reg[39]/D4                   |
+--------+--------+---------+------------+--------+--------------------+---------+----------------------------------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:26.0 real=0:00:26.0 mem=2388.8M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:26.0 real=0:00:26.0 mem=2388.8M) ***
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        137 | default  |
+---------------+------------+----------+
| Metal5 (z=5)  |         96 | NDRclock |
+---------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack -0.184  TNS Slack -2.463 
(I,S,L,T): default_emulate_view: NA, NA, 0.000693753, 0.000693753
(I,S,L) ClockInsts: default_emulate_view: NA, NA, 2.82874e-05
*** GlobalOpt #1 [finish] (ccopt_design #3) : cpu/real = 0:00:28.7/0:00:29.0 (1.0), totSession cpu/real = 0:09:37.0/0:11:42.5 (0.8), mem = 2302.7M
End: GigaOpt Global Optimization
Leakage Power Opt: resetting the buf/inv selection
*** Timing NOT met, worst failing slack is -0.184
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 1, Num usable cells 641
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 1, Num usable cells 641
Info: 233 nets with fixed/cover wires excluded.
Info: 233 clock nets excluded from IPO operation.

Begin: Area Power Optimization
Begin: Area Power Reclaim Optimization
*** AreaOpt #1 [begin] (ccopt_design #3) : totSession cpu/real = 0:09:37.2/0:11:42.8 (0.8), mem = 2360.0M
(I,S,L,T): default_emulate_view: NA, NA, 0.000693753, 0.000693753
(I,S,L) ClockInsts: default_emulate_view: NA, NA, 2.82874e-05
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20 
Number of usable buffer cells above: 16
Reclaim Optimization WNS Slack -0.184  TNS Slack -2.463 Density 75.47
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   75.47%|        -|  -0.184|  -2.463|   0:00:00.0| 2362.0M|
Info: 233 nets with fixed/cover wires excluded.
Info: 233 clock nets excluded from IPO operation.
|   75.41%|       31|  -0.184|  -2.480|   0:00:04.0| 2382.6M|
|   75.42%|        3|  -0.184|  -2.503|   0:00:01.0| 2382.6M|
|   75.41%|        1|  -0.184|  -2.503|   0:00:00.0| 2382.6M|
|   75.41%|        0|  -0.184|  -2.503|   0:00:00.0| 2382.6M|
|   75.23%|       52|  -0.184|  -2.503|   0:00:02.0| 2382.6M|
|   75.16%|       34|  -0.182|  -2.360|   0:00:02.0| 2382.6M|
|   75.16%|        1|  -0.182|  -2.360|   0:00:00.0| 2382.6M|
|   75.16%|        1|  -0.182|  -2.360|   0:00:00.0| 2382.6M|
|   75.16%|        0|  -0.182|  -2.360|   0:00:01.0| 2382.6M|
|   75.16%|        0|  -0.182|  -2.360|   0:00:02.0| 2382.6M|
|   75.16%|        0|  -0.182|  -2.360|   0:00:00.0| 2382.6M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.182  TNS Slack -2.360 Density 75.16
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        137 | default  |
+---------------+------------+----------+
| Metal5 (z=5)  |         96 | NDRclock |
+---------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:13.6) (real = 0:00:14.0) **
(I,S,L,T): default_emulate_view: NA, NA, 0.000688896, 0.000688896
(I,S,L) ClockInsts: default_emulate_view: NA, NA, 2.82874e-05
*** AreaOpt #1 [finish] (ccopt_design #3) : cpu/real = 0:00:13.7/0:00:13.9 (1.0), totSession cpu/real = 0:09:51.0/0:11:56.7 (0.8), mem = 2382.6M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:14, real=0:00:14, mem=2304.48M, totSessionCpu=0:09:51).
skipped the cell partition in DRV
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 1, Num usable cells 641
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 1, Num usable cells 641
Begin: GigaOpt DRV Optimization
*** DrvOpt #3 [begin] (ccopt_design #3) : totSession cpu/real = 0:09:51.4/0:11:57.1 (0.8), mem = 2304.5M
Info: 233 nets with fixed/cover wires excluded.
Info: 233 clock nets excluded from IPO operation.
(I,S,L,T): default_emulate_view: NA, NA, 0.000688896, 0.000688896
(I,S,L) ClockInsts: default_emulate_view: NA, NA, 2.82874e-05
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   249|   268|    -0.39|   234|   234|    -0.16|     0|     0|     0|     0|    -0.18|    -2.36|       0|       0|       0| 75.16%|          |         |
|   234|   234|    -0.39|   234|   234|    -0.16|     0|     0|     0|     0|    -0.18|    -2.36|      14|       0|       2| 75.22%| 0:00:04.0|  2388.9M|
|   234|   234|    -0.39|   234|   234|    -0.16|     0|     0|     0|     0|    -0.18|    -2.36|       0|       0|       0| 75.22%| 0:00:03.0|  2391.4M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        137 | default  |
+---------------+------------+----------+
| Metal5 (z=5)  |         96 | NDRclock |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 234 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:   234 net(s): Could not be fixed because the gain is not enough.


*** Finish DRV Fixing (cpu=0:00:06.7 real=0:00:07.0 mem=2391.4M) ***

*** Starting refinePlace (0:10:01 mem=2388.4M) ***
Total net bbox length = 1.985e+05 (1.007e+05 9.773e+04) (ext = 1.032e+04)
Move report: Detail placement moves 527 insts, mean move: 0.57 um, max move: 7.20 um 
	Max move on inst (FE_OFC2973_n_2066): (117.00, 187.72) --> (124.20, 187.72)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 2391.5MB
Summary Report:
Instances move: 527 (out of 10449 movable)
Instances flipped: 0
Mean displacement: 0.57 um
Max displacement: 7.20 um (Instance: FE_OFC2973_n_2066) (117, 187.72) -> (124.2, 187.72)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 1.986e+05 (1.008e+05 9.779e+04) (ext = 1.032e+04)
Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 2391.5MB
*** Finished refinePlace (0:10:01 mem=2391.5M) ***
*** maximum move = 7.20 um ***
*** Finished re-routing un-routed nets (2388.5M) ***

*** Finish Physical Update (cpu=0:00:01.0 real=0:00:01.0 mem=2388.5M) ***
(I,S,L,T): default_emulate_view: NA, NA, 0.000689664, 0.000689664
(I,S,L) ClockInsts: default_emulate_view: NA, NA, 2.82874e-05
*** DrvOpt #3 [finish] (ccopt_design #3) : cpu/real = 0:00:10.5/0:00:10.6 (1.0), totSession cpu/real = 0:10:01.9/0:12:07.7 (0.8), mem = 2309.4M
End: GigaOpt DRV Optimization
Leakage Power Opt: resetting the buf/inv selection

------------------------------------------------------------------
     Summary (cpu=0.18min real=0.17min mem=2309.4M)
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.182  | -0.182  |  0.339  |  0.044  |
|           TNS (ns):| -2.360  | -2.360  |  0.000  |  0.000  |
|    Violating Paths:|   25    |   25    |    0    |    0    |
|          All Paths:|  2253   |  1945   |   58    |   714   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    234 (234)     |   -0.104   |    234 (234)     |
|   max_tran     |    234 (234)     |   -0.338   |    234 (234)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 75.217%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:01:15, real = 0:01:16, mem = 2156.0M, totSessionCpu=0:10:03 **
#InfoCS: Num dontuse cells 1, Num usable cells 641
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 1, Num usable cells 641
Begin: GigaOpt Optimization in WNS mode
Info: 233 nets with fixed/cover wires excluded.
Info: 233 clock nets excluded from IPO operation.
*** WnsOpt #1 [begin] (ccopt_design #3) : totSession cpu/real = 0:10:02.6/0:12:08.4 (0.8), mem = 2309.6M
(I,S,L,T): default_emulate_view: NA, NA, 0.000689664, 0.000689664
(I,S,L) ClockInsts: default_emulate_view: NA, NA, 2.82874e-05
*info: 233 clock nets excluded
*info: 72 no-driver nets excluded.
*info: 233 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.182 TNS Slack -2.360 Density 75.22
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.044| 0.000|
|reg2cgate | 0.339| 0.000|
|reg2reg   |-0.182|-2.360|
|HEPG      |-0.182|-2.360|
|All Paths |-0.182|-2.360|
+----------+------+------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2cgate* WNS 0.339ns TNS 0.000ns; reg2reg* WNS -0.182ns TNS -2.360ns; HEPG WNS -0.182ns TNS -2.360ns; all paths WNS -0.182ns TNS -2.360ns; Real time 0:02:02
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+---------+------------+--------+--------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |     Worst View     |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+--------------------+---------+----------------------------------------------------+
|  -0.182|   -0.182|  -2.360|   -2.360|   75.22%|   0:00:00.0| 2366.8M|default_emulate_view|  reg2reg| CDN_MBIT_genblk1.pcpi_mul_rd_reg[36]_MB_genblk1.pc |
|        |         |        |         |         |            |        |                    |         | pi_mul_rd_reg[37]_MB_genblk1.pcpi_mul_rd_reg[38]_M |
|        |         |        |         |         |            |        |                    |         | B_genblk1.pcpi_mul_rd_reg[39]/D4                   |
|  -0.142|   -0.142|  -1.968|   -1.968|   75.22%|   0:00:02.0| 2388.9M|default_emulate_view|  reg2reg| CDN_MBIT_genblk1.pcpi_mul_rd_reg[60]_MB_genblk1.pc |
|        |         |        |         |         |            |        |                    |         | pi_mul_rd_reg[61]_MB_genblk1.pcpi_mul_rd_reg[62]_M |
|        |         |        |         |         |            |        |                    |         | B_genblk1.pcpi_mul_rd_reg[63]/D4                   |
|  -0.140|   -0.140|  -1.868|   -1.868|   75.23%|   0:00:09.0| 2416.0M|default_emulate_view|  reg2reg| CDN_MBIT_genblk1.pcpi_mul_rd_reg[60]_MB_genblk1.pc |
|        |         |        |         |         |            |        |                    |         | pi_mul_rd_reg[61]_MB_genblk1.pcpi_mul_rd_reg[62]_M |
|        |         |        |         |         |            |        |                    |         | B_genblk1.pcpi_mul_rd_reg[63]/D4                   |
|  -0.118|   -0.118|  -1.638|   -1.638|   75.23%|   0:00:05.0| 2416.0M|default_emulate_view|  reg2reg| CDN_MBIT_genblk1.pcpi_mul_rd_reg[36]_MB_genblk1.pc |
|        |         |        |         |         |            |        |                    |         | pi_mul_rd_reg[37]_MB_genblk1.pcpi_mul_rd_reg[38]_M |
|        |         |        |         |         |            |        |                    |         | B_genblk1.pcpi_mul_rd_reg[39]/D4                   |
|  -0.112|   -0.112|  -1.528|   -1.528|   75.23%|   0:00:36.0| 2417.0M|default_emulate_view|  reg2reg| CDN_MBIT_genblk1.pcpi_mul_rd_reg[36]_MB_genblk1.pc |
|        |         |        |         |         |            |        |                    |         | pi_mul_rd_reg[37]_MB_genblk1.pcpi_mul_rd_reg[38]_M |
|        |         |        |         |         |            |        |                    |         | B_genblk1.pcpi_mul_rd_reg[39]/D4                   |
|  -0.108|   -0.108|  -1.119|   -1.119|   75.23%|   0:00:14.0| 2417.1M|default_emulate_view|  reg2reg| CDN_MBIT_genblk1.pcpi_mul_rd_reg[36]_MB_genblk1.pc |
|        |         |        |         |         |            |        |                    |         | pi_mul_rd_reg[37]_MB_genblk1.pcpi_mul_rd_reg[38]_M |
|        |         |        |         |         |            |        |                    |         | B_genblk1.pcpi_mul_rd_reg[39]/D4                   |
|  -0.104|   -0.104|  -1.100|   -1.100|   75.23%|   0:00:02.0| 2436.2M|default_emulate_view|  reg2reg| CDN_MBIT_genblk1.pcpi_mul_rd_reg[36]_MB_genblk1.pc |
|        |         |        |         |         |            |        |                    |         | pi_mul_rd_reg[37]_MB_genblk1.pcpi_mul_rd_reg[38]_M |
|        |         |        |         |         |            |        |                    |         | B_genblk1.pcpi_mul_rd_reg[39]/D4                   |
|  -0.084|   -0.084|  -1.018|   -1.018|   75.26%|   0:00:07.0| 2436.2M|default_emulate_view|  reg2reg| CDN_MBIT_genblk1.pcpi_mul_rd_reg[60]_MB_genblk1.pc |
|        |         |        |         |         |            |        |                    |         | pi_mul_rd_reg[61]_MB_genblk1.pcpi_mul_rd_reg[62]_M |
|        |         |        |         |         |            |        |                    |         | B_genblk1.pcpi_mul_rd_reg[63]/D4                   |
|  -0.082|   -0.082|  -0.808|   -0.808|   75.27%|   0:00:06.0| 2436.2M|default_emulate_view|  reg2reg| CDN_MBIT_genblk1.pcpi_mul_rd_reg[36]_MB_genblk1.pc |
|        |         |        |         |         |            |        |                    |         | pi_mul_rd_reg[37]_MB_genblk1.pcpi_mul_rd_reg[38]_M |
|        |         |        |         |         |            |        |                    |         | B_genblk1.pcpi_mul_rd_reg[39]/D4                   |
|  -0.074|   -0.074|  -0.549|   -0.549|   75.27%|   0:00:03.0| 2436.2M|default_emulate_view|  reg2reg| CDN_MBIT_genblk1.pcpi_mul_rd_reg[36]_MB_genblk1.pc |
|        |         |        |         |         |            |        |                    |         | pi_mul_rd_reg[37]_MB_genblk1.pcpi_mul_rd_reg[38]_M |
|        |         |        |         |         |            |        |                    |         | B_genblk1.pcpi_mul_rd_reg[39]/D4                   |
|  -0.074|   -0.074|  -0.460|   -0.460|   75.27%|   0:00:02.0| 2436.2M|default_emulate_view|  reg2reg| CDN_MBIT_genblk1.pcpi_mul_rd_reg[36]_MB_genblk1.pc |
|        |         |        |         |         |            |        |                    |         | pi_mul_rd_reg[37]_MB_genblk1.pcpi_mul_rd_reg[38]_M |
|        |         |        |         |         |            |        |                    |         | B_genblk1.pcpi_mul_rd_reg[39]/D4                   |
|  -0.074|   -0.074|  -0.460|   -0.460|   75.26%|   0:00:01.0| 2436.2M|default_emulate_view|  reg2reg| CDN_MBIT_genblk1.pcpi_mul_rd_reg[36]_MB_genblk1.pc |
|        |         |        |         |         |            |        |                    |         | pi_mul_rd_reg[37]_MB_genblk1.pcpi_mul_rd_reg[38]_M |
|        |         |        |         |         |            |        |                    |         | B_genblk1.pcpi_mul_rd_reg[39]/D4                   |
|  -0.066|   -0.066|  -0.400|   -0.400|   75.29%|   0:00:00.0| 2436.2M|default_emulate_view|  reg2reg| CDN_MBIT_genblk1.pcpi_mul_rd_reg[36]_MB_genblk1.pc |
|        |         |        |         |         |            |        |                    |         | pi_mul_rd_reg[37]_MB_genblk1.pcpi_mul_rd_reg[38]_M |
|        |         |        |         |         |            |        |                    |         | B_genblk1.pcpi_mul_rd_reg[39]/D4                   |
|  -0.055|   -0.055|  -0.341|   -0.341|   75.29%|   0:00:02.0| 2436.2M|default_emulate_view|  reg2reg| CDN_MBIT_genblk1.pcpi_mul_rd_reg[36]_MB_genblk1.pc |
|        |         |        |         |         |            |        |                    |         | pi_mul_rd_reg[37]_MB_genblk1.pcpi_mul_rd_reg[38]_M |
|        |         |        |         |         |            |        |                    |         | B_genblk1.pcpi_mul_rd_reg[39]/D4                   |
|  -0.054|   -0.054|  -0.265|   -0.265|   75.29%|   0:00:03.0| 2436.2M|default_emulate_view|  reg2reg| CDN_MBIT_genblk1.pcpi_mul_rd_reg[36]_MB_genblk1.pc |
|        |         |        |         |         |            |        |                    |         | pi_mul_rd_reg[37]_MB_genblk1.pcpi_mul_rd_reg[38]_M |
|        |         |        |         |         |            |        |                    |         | B_genblk1.pcpi_mul_rd_reg[39]/D4                   |
|  -0.054|   -0.054|  -0.263|   -0.263|   75.29%|   0:00:01.0| 2436.2M|default_emulate_view|  reg2reg| CDN_MBIT_genblk1.pcpi_mul_rd_reg[36]_MB_genblk1.pc |
|        |         |        |         |         |            |        |                    |         | pi_mul_rd_reg[37]_MB_genblk1.pcpi_mul_rd_reg[38]_M |
|        |         |        |         |         |            |        |                    |         | B_genblk1.pcpi_mul_rd_reg[39]/D4                   |
|  -0.033|   -0.033|  -0.204|   -0.204|   75.32%|   0:00:00.0| 2436.2M|default_emulate_view|  reg2reg| CDN_MBIT_genblk1.pcpi_mul_rd_reg[36]_MB_genblk1.pc |
|        |         |        |         |         |            |        |                    |         | pi_mul_rd_reg[37]_MB_genblk1.pcpi_mul_rd_reg[38]_M |
|        |         |        |         |         |            |        |                    |         | B_genblk1.pcpi_mul_rd_reg[39]/D4                   |
|  -0.029|   -0.029|  -0.153|   -0.153|   75.33%|   0:00:02.0| 2436.2M|default_emulate_view|  reg2reg| CDN_MBIT_genblk1.pcpi_mul_rd_reg[60]_MB_genblk1.pc |
|        |         |        |         |         |            |        |                    |         | pi_mul_rd_reg[61]_MB_genblk1.pcpi_mul_rd_reg[62]_M |
|        |         |        |         |         |            |        |                    |         | B_genblk1.pcpi_mul_rd_reg[63]/D4                   |
|  -0.020|   -0.020|  -0.079|   -0.079|   75.33%|   0:00:09.0| 2464.3M|default_emulate_view|  reg2reg| CDN_MBIT_genblk1.pcpi_mul_rd_reg[60]_MB_genblk1.pc |
|        |         |        |         |         |            |        |                    |         | pi_mul_rd_reg[61]_MB_genblk1.pcpi_mul_rd_reg[62]_M |
|        |         |        |         |         |            |        |                    |         | B_genblk1.pcpi_mul_rd_reg[63]/D4                   |
|  -0.016|   -0.016|  -0.052|   -0.052|   75.33%|   0:00:00.0| 2464.3M|default_emulate_view|  reg2reg| CDN_MBIT_genblk1.pcpi_mul_rd_reg[60]_MB_genblk1.pc |
|        |         |        |         |         |            |        |                    |         | pi_mul_rd_reg[61]_MB_genblk1.pcpi_mul_rd_reg[62]_M |
|        |         |        |         |         |            |        |                    |         | B_genblk1.pcpi_mul_rd_reg[63]/D2                   |
|  -0.014|   -0.014|  -0.029|   -0.029|   75.33%|   0:00:05.0| 2464.3M|default_emulate_view|  reg2reg| CDN_MBIT_genblk1.pcpi_mul_rd_reg[36]_MB_genblk1.pc |
|        |         |        |         |         |            |        |                    |         | pi_mul_rd_reg[37]_MB_genblk1.pcpi_mul_rd_reg[38]_M |
|        |         |        |         |         |            |        |                    |         | B_genblk1.pcpi_mul_rd_reg[39]/D4                   |
|  -0.005|   -0.005|  -0.007|   -0.007|   75.36%|   0:00:00.0| 2464.3M|default_emulate_view|  reg2reg| CDN_MBIT_genblk1.pcpi_mul_rd_reg[60]_MB_genblk1.pc |
|        |         |        |         |         |            |        |                    |         | pi_mul_rd_reg[61]_MB_genblk1.pcpi_mul_rd_reg[62]_M |
|        |         |        |         |         |            |        |                    |         | B_genblk1.pcpi_mul_rd_reg[63]/D2                   |
|  -0.002|   -0.002|  -0.002|   -0.002|   75.37%|   0:00:01.0| 2464.3M|default_emulate_view|  reg2reg| CDN_MBIT_genblk1.pcpi_mul_rd_reg[36]_MB_genblk1.pc |
|        |         |        |         |         |            |        |                    |         | pi_mul_rd_reg[37]_MB_genblk1.pcpi_mul_rd_reg[38]_M |
|        |         |        |         |         |            |        |                    |         | B_genblk1.pcpi_mul_rd_reg[39]/D4                   |
|   0.016|    0.016|   0.000|    0.000|   75.38%|   0:00:02.0| 2464.3M|default_emulate_view|  reg2reg| CDN_MBIT_genblk1.pcpi_mul_rd_reg[36]_MB_genblk1.pc |
|        |         |        |         |         |            |        |                    |         | pi_mul_rd_reg[37]_MB_genblk1.pcpi_mul_rd_reg[38]_M |
|        |         |        |         |         |            |        |                    |         | B_genblk1.pcpi_mul_rd_reg[39]/D4                   |
|   0.016|    0.016|   0.000|    0.000|   75.38%|   0:00:03.0| 2464.3M|default_emulate_view|  reg2reg| CDN_MBIT_genblk1.pcpi_mul_rd_reg[36]_MB_genblk1.pc |
|        |         |        |         |         |            |        |                    |         | pi_mul_rd_reg[37]_MB_genblk1.pcpi_mul_rd_reg[38]_M |
|        |         |        |         |         |            |        |                    |         | B_genblk1.pcpi_mul_rd_reg[39]/D4                   |
|   0.032|    0.032|   0.000|    0.000|   75.41%|   0:00:01.0| 2464.3M|default_emulate_view|  reg2reg| CDN_MBIT_genblk1.pcpi_mul_rd_reg[60]_MB_genblk1.pc |
|        |         |        |         |         |            |        |                    |         | pi_mul_rd_reg[61]_MB_genblk1.pcpi_mul_rd_reg[62]_M |
|        |         |        |         |         |            |        |                    |         | B_genblk1.pcpi_mul_rd_reg[63]/D4                   |
|   0.034|    0.034|   0.000|    0.000|   75.41%|   0:00:02.0| 2464.3M|default_emulate_view|  reg2reg| CDN_MBIT_genblk1.pcpi_mul_rd_reg[36]_MB_genblk1.pc |
|        |         |        |         |         |            |        |                    |         | pi_mul_rd_reg[37]_MB_genblk1.pcpi_mul_rd_reg[38]_M |
|        |         |        |         |         |            |        |                    |         | B_genblk1.pcpi_mul_rd_reg[39]/D4                   |
|   0.045|    0.044|   0.000|    0.000|   75.44%|   0:00:02.0| 2464.3M|default_emulate_view|  reg2reg| CDN_MBIT_genblk1.pcpi_mul_rd_reg[36]_MB_genblk1.pc |
|        |         |        |         |         |            |        |                    |         | pi_mul_rd_reg[37]_MB_genblk1.pcpi_mul_rd_reg[38]_M |
|        |         |        |         |         |            |        |                    |         | B_genblk1.pcpi_mul_rd_reg[39]/D4                   |
|   0.045|    0.044|   0.000|    0.000|   75.44%|   0:00:00.0| 2464.3M|default_emulate_view|  reg2reg| CDN_MBIT_genblk1.pcpi_mul_rd_reg[36]_MB_genblk1.pc |
|        |         |        |         |         |            |        |                    |         | pi_mul_rd_reg[37]_MB_genblk1.pcpi_mul_rd_reg[38]_M |
|        |         |        |         |         |            |        |                    |         | B_genblk1.pcpi_mul_rd_reg[39]/D4                   |
+--------+---------+--------+---------+---------+------------+--------+--------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:02:00 real=0:02:00 mem=2464.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:02:00 real=0:02:00 mem=2464.3M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.044|0.000|
|reg2cgate |0.339|0.000|
|reg2reg   |0.045|0.000|
|HEPG      |0.045|0.000|
|All Paths |0.044|0.000|
+----------+-----+-----+

CCOptDebug: End of Optimizer WNS Pass 0: reg2cgate* WNS 0.339ns TNS 0.000ns; reg2reg* WNS 0.045ns TNS 0.000ns; HEPG WNS 0.045ns TNS 0.000ns; all paths WNS 0.044ns TNS 0.000ns; Real time 0:04:02
** GigaOpt Optimizer WNS Slack 0.044 TNS Slack 0.000 Density 75.44
*** Starting refinePlace (0:12:05 mem=2421.3M) ***
Total net bbox length = 1.987e+05 (1.009e+05 9.783e+04) (ext = 1.032e+04)

Starting Small incrNP...
Density distribution unevenness ratio = 7.580%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2421.3M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 467 insts, mean move: 0.57 um, max move: 14.62 um 
	Max move on inst (FE_OFC1025_genblk1_pcpi_mul_mul_2366_47_n_1233): (184.20, 74.86) --> (195.40, 71.44)
	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 2428.8MB
Summary Report:
Instances move: 467 (out of 10458 movable)
Instances flipped: 0
Mean displacement: 0.57 um
Max displacement: 14.62 um (Instance: FE_OFC1025_genblk1_pcpi_mul_mul_2366_47_n_1233) (184.2, 74.86) -> (195.4, 71.44)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 1.988e+05 (1.010e+05 9.787e+04) (ext = 1.032e+04)
Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 2428.8MB
*** Finished refinePlace (0:12:06 mem=2428.8M) ***
*** maximum move = 14.62 um ***
*** Finished re-routing un-routed nets (2425.8M) ***

*** Finish Physical Update (cpu=0:00:01.3 real=0:00:01.0 mem=2425.8M) ***
** GigaOpt Optimizer WNS Slack 0.044 TNS Slack 0.000 Density 75.44
OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.044|0.000|
|reg2cgate |0.339|0.000|
|reg2reg   |0.045|0.000|
|HEPG      |0.045|0.000|
|All Paths |0.044|0.000|
+----------+-----+-----+

Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| Metal3 (z=3)  |          0 |        137 | default  |
| Metal8 (z=8)  |         11 |          0 | default  |
+---------------+------------+------------+----------+
| Metal5 (z=5)  |          0 |         96 | NDRclock |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None

*** Finish post-CTS Setup Fixing (cpu=0:02:02 real=0:02:03 mem=2425.8M) ***

(I,S,L,T): default_emulate_view: NA, NA, 0.00069658, 0.00069658
(I,S,L) ClockInsts: default_emulate_view: NA, NA, 2.82874e-05
*** WnsOpt #1 [finish] (ccopt_design #3) : cpu/real = 0:02:04.0/0:02:04.8 (1.0), totSession cpu/real = 0:12:06.6/0:14:13.3 (0.9), mem = 2325.7M
End: GigaOpt Optimization in WNS mode
#InfoCS: Num dontuse cells 1, Num usable cells 641
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 1, Num usable cells 641
GigaOpt: Skipping TNS opt. setOptMode -allEndPoints and -criticalRange not set
Info: 233 nets with fixed/cover wires excluded.
Info: 233 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] (ccopt_design #3) : totSession cpu/real = 0:12:07.1/0:14:13.7 (0.9), mem = 2379.0M
(I,S,L,T): default_emulate_view: NA, NA, 0.00069658, 0.00069658
(I,S,L) ClockInsts: default_emulate_view: NA, NA, 2.82874e-05
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20 
Number of usable buffer cells above: 16
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 75.44
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   75.44%|        -|   0.000|   0.000|   0:00:00.0| 2385.0M|
|   75.03%|      251|  -0.001|  -0.001|   0:00:22.0| 2453.3M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.001  TNS Slack -0.001 Density 75.03
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| Metal3 (z=3)  |          0 |        137 | default  |
| Metal8 (z=8)  |          9 |          0 | default  |
+---------------+------------+------------+----------+
| Metal5 (z=5)  |          0 |         96 | NDRclock |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:23.8) (real = 0:00:24.0) **
(I,S,L,T): default_emulate_view: NA, NA, 0.000690585, 0.000690585
(I,S,L) ClockInsts: default_emulate_view: NA, NA, 2.82874e-05
*** AreaOpt #2 [finish] (ccopt_design #3) : cpu/real = 0:00:24.0/0:00:24.2 (1.0), totSession cpu/real = 0:12:31.0/0:14:37.9 (0.9), mem = 2453.3M
End: Area Reclaim Optimization (cpu=0:00:24, real=0:00:25, mem=2328.25M, totSessionCpu=0:12:31).
Info: 233 nets with fixed/cover wires excluded.
Info: 233 clock nets excluded from IPO operation.

Begin: Area Power Optimization
Begin: Area Power Reclaim Optimization
*** AreaOpt #3 [begin] (ccopt_design #3) : totSession cpu/real = 0:12:31.4/0:14:38.2 (0.9), mem = 2385.5M
(I,S,L,T): default_emulate_view: NA, NA, 0.000690585, 0.000690585
(I,S,L) ClockInsts: default_emulate_view: NA, NA, 2.82874e-05
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20 
Number of usable buffer cells above: 16
Reclaim Optimization WNS Slack -0.001  TNS Slack -0.001 Density 75.03
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   75.03%|        -|  -0.001|  -0.001|   0:00:00.0| 2385.5M|
|   75.03%|        0|  -0.001|  -0.001|   0:00:01.0| 2387.0M|
|   75.03%|        2|  -0.001|  -0.001|   0:00:00.0| 2406.1M|
|   75.02%|        4|   0.001|   0.000|   0:00:02.0| 2406.1M|
|   74.98%|       18|   0.002|   0.000|   0:00:01.0| 2406.1M|
|   74.98%|        0|   0.002|   0.000|   0:00:00.0| 2406.1M|
|   74.98%|        0|   0.002|   0.000|   0:00:02.0| 2407.1M|
|   74.98%|        1|  -0.020|  -0.045|   0:00:01.0| 2407.1M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.020  TNS Slack -0.045 Density 74.98
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| Metal3 (z=3)  |          0 |        137 | default  |
| Metal8 (z=8)  |          6 |          0 | default  |
+---------------+------------+------------+----------+
| Metal5 (z=5)  |          0 |         96 | NDRclock |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 31 skipped = 0, called in commitmove = 18, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:07.7) (real = 0:00:08.0) **
*** Starting refinePlace (0:12:39 mem=2407.1M) ***
Total net bbox length = 1.974e+05 (1.002e+05 9.722e+04) (ext = 1.032e+04)
Move report: Detail placement moves 311 insts, mean move: 1.56 um, max move: 6.62 um 
	Max move on inst (genblk1.pcpi_mul_mul_2366_47_g15596): (200.00, 42.37) --> (196.80, 38.95)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2410.1MB
Summary Report:
Instances move: 311 (out of 10326 movable)
Instances flipped: 0
Mean displacement: 1.56 um
Max displacement: 6.62 um (Instance: genblk1.pcpi_mul_mul_2366_47_g15596) (200, 42.37) -> (196.8, 38.95)
	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: NOR2X1
Total net bbox length = 1.977e+05 (1.004e+05 9.737e+04) (ext = 1.032e+04)
Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 2410.1MB
*** Finished refinePlace (0:12:40 mem=2410.1M) ***
*** maximum move = 6.62 um ***
*** Finished re-routing un-routed nets (2407.1M) ***

*** Finish Physical Update (cpu=0:00:01.0 real=0:00:01.0 mem=2407.1M) ***
(I,S,L,T): default_emulate_view: NA, NA, 0.00069004, 0.00069004
(I,S,L) ClockInsts: default_emulate_view: NA, NA, 2.82874e-05
*** AreaOpt #3 [finish] (ccopt_design #3) : cpu/real = 0:00:08.9/0:00:09.1 (1.0), totSession cpu/real = 0:12:40.3/0:14:47.3 (0.9), mem = 2407.1M
End: Area Reclaim Optimization (cpu=0:00:09, real=0:00:09, mem=2331.04M, totSessionCpu=0:12:40).
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
**optDesign ... cpu = 0:03:54, real = 0:03:55, mem = 2172.4M, totSessionCpu=0:12:41 **

------------------------------------------------------------------
        Before Power Reclaim
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.020  | -0.020  |  0.318  |  0.010  |
|           TNS (ns):| -0.045  | -0.045  |  0.000  |  0.000  |
|    Violating Paths:|    5    |    5    |    0    |    0    |
|          All Paths:|  2253   |  1945   |   58    |   714   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    234 (234)     |   -0.104   |    234 (234)     |
|   max_tran     |    234 (234)     |   -0.338   |    234 (234)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.984%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Info: 233 nets with fixed/cover wires excluded.
Info: 233 clock nets excluded from IPO operation.

Begin: Leakage Power Optimization
env CDS_WORKAREA is set to /home/s/sourlieleni/exercise10
Using Power View: default_emulate_view.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2172.62MB/3580.44MB/2232.98MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2172.62MB/3580.44MB/2232.98MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2172.62MB/3580.44MB/2232.98MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Feb-26 15:46:33 (2025-Feb-26 13:46:33 GMT)
2025-Feb-26 15:46:33 (2025-Feb-26 13:46:33 GMT): 10%
2025-Feb-26 15:46:33 (2025-Feb-26 13:46:33 GMT): 20%
2025-Feb-26 15:46:33 (2025-Feb-26 13:46:33 GMT): 30%
2025-Feb-26 15:46:33 (2025-Feb-26 13:46:33 GMT): 40%
2025-Feb-26 15:46:33 (2025-Feb-26 13:46:33 GMT): 50%
2025-Feb-26 15:46:33 (2025-Feb-26 13:46:33 GMT): 60%
2025-Feb-26 15:46:33 (2025-Feb-26 13:46:33 GMT): 70%
2025-Feb-26 15:46:33 (2025-Feb-26 13:46:33 GMT): 80%
2025-Feb-26 15:46:33 (2025-Feb-26 13:46:33 GMT): 90%

Finished Levelizing
2025-Feb-26 15:46:33 (2025-Feb-26 13:46:33 GMT)

Starting Activity Propagation
2025-Feb-26 15:46:33 (2025-Feb-26 13:46:33 GMT)
2025-Feb-26 15:46:34 (2025-Feb-26 13:46:34 GMT): 10%
2025-Feb-26 15:46:34 (2025-Feb-26 13:46:34 GMT): 20%

Finished Activity Propagation
2025-Feb-26 15:46:34 (2025-Feb-26 13:46:34 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2172.62MB/3580.44MB/2232.98MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Feb-26 15:46:34 (2025-Feb-26 13:46:34 GMT)
 ... Calculating leakage power
2025-Feb-26 15:46:34 (2025-Feb-26 13:46:34 GMT): 10%
2025-Feb-26 15:46:34 (2025-Feb-26 13:46:34 GMT): 20%
2025-Feb-26 15:46:34 (2025-Feb-26 13:46:34 GMT): 30%
2025-Feb-26 15:46:35 (2025-Feb-26 13:46:35 GMT): 40%

Finished Calculating power
2025-Feb-26 15:46:35 (2025-Feb-26 13:46:35 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:01, real=0:00:00, mem(process/total/peak)=2172.62MB/3580.44MB/2232.98MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2172.62MB/3580.44MB/2232.98MB)

Ended Power Analysis: (cpu=0:00:02, real=0:00:01, mem(process/total/peak)=2172.62MB/3580.44MB/2232.98MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2172.62MB/3580.44MB/2232.98MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 21.35-s114_1 (64bit) 10/13/2022 12:11 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2025-Feb-26 15:46:35 (2025-Feb-26 13:46:35 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: picorv32
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.00073034
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                     0.0002238       30.65
Macro                                  0           0
IO                                     0           0
Combinational                  0.0004789       65.58
Clock (Combinational)          1.442e-05       1.974
Clock (Sequential)             1.316e-05       1.802
-----------------------------------------------------------------------------------------
Total                          0.0007303         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9  0.0007303         100


Clock                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
clk                            2.758e-05       3.777
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.004000 usec 
Clock Toggle Rate:   500.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: CDN_MBIT_genblk1.pcpi_mul_rs2_reg[14]_MB_genblk1.pcpi_mul_rs2_reg[18]_MB_genblk1.pcpi_mul_rs2_reg[20]_MB_genblk1.pcpi_mul_rs2_reg[22] (DFF4X2):        6.559e-07
*              Highest Leakage Power: CDN_MBIT_genblk1.pcpi_mul_rs2_reg[14]_MB_genblk1.pcpi_mul_rs2_reg[18]_MB_genblk1.pcpi_mul_rs2_reg[20]_MB_genblk1.pcpi_mul_rs2_reg[22] (DFF4X2):        6.559e-07
*                Total Cap:      1.20243e-10 F
*                Total instances in design: 10558
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2175.49MB/3580.44MB/2232.98MB)

OptDebug: Start of Power Reclaim:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.010| 0.000|
|reg2cgate | 0.318| 0.000|
|reg2reg   |-0.020|-0.045|
|HEPG      |-0.020|-0.045|
|All Paths |-0.020|-0.045|
+----------+------+------+

OptDebug: End of Power Reclaim:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.010| 0.000|
|reg2cgate | 0.318| 0.000|
|reg2reg   |-0.020|-0.045|
|HEPG      |-0.020|-0.045|
|All Paths |-0.020|-0.045|
+----------+------+------+

End: Leakage Power Optimization (cpu=0:00:04, real=0:00:04, mem=2331.20M, totSessionCpu=0:12:48).
**optDesign ... cpu = 0:04:01, real = 0:04:02, mem = 2171.2M, totSessionCpu=0:12:48 **
Starting local wire reclaim
*** Starting refinePlace (0:12:48 mem=2331.2M) ***
*** Finished SKP initialization (cpu=0:00:01.1, real=0:00:01.0)***
Timing cost in AAE based: 69963.6104932002781425
Move report: Detail placement moves 3854 insts, mean move: 4.13 um, max move: 36.38 um 
	Max move on inst (FE_OFC1259_n_2237): (111.40, 37.24) --> (105.80, 68.02)
	Runtime: CPU: 0:00:11.7 REAL: 0:00:12.0 MEM: 2361.0MB
Summary Report:
Instances move: 3854 (out of 10326 movable)
Instances flipped: 0
Mean displacement: 4.13 um
Max displacement: 36.38 um (Instance: FE_OFC1259_n_2237) (111.4, 37.24) -> (105.8, 68.02)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Runtime: CPU: 0:00:11.7 REAL: 0:00:12.0 MEM: 2361.0MB
*** Finished refinePlace (0:13:00 mem=2361.0M) ***
eGR doReRoute: optGuide
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 54 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 54
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 233  Num Prerouted Wires = 3813
[NR-eGR] Read 12642 nets ( ignored 233 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 12409
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 6 net(s) in layer range [8, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.146400e+02um
[NR-eGR] Layer group 2: route 12403 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.005146e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)        13( 0.07%)   ( 0.07%) 
[NR-eGR]  Metal3 ( 3)         9( 0.05%)   ( 0.05%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        22( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  Metal1   (1H)             0   40364 
[NR-eGR]  Metal2   (2V)         62497   54333 
[NR-eGR]  Metal3   (3H)         75583    8406 
[NR-eGR]  Metal4   (4V)         42246    4074 
[NR-eGR]  Metal5   (5H)         29681     655 
[NR-eGR]  Metal6   (6V)          6604     169 
[NR-eGR]  Metal7   (7H)          1769      64 
[NR-eGR]  Metal8   (8V)           537      56 
[NR-eGR]  Metal9   (9H)           287      13 
[NR-eGR]  Metal10  (10V)            2      11 
[NR-eGR]  Metal11  (11H)            5       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total       219210  108145 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 193049um
[NR-eGR] Total length: 219210um, number of vias: 108145
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.90 sec, Real: 0.91 sec, Curr Mem: 2319.97 MB )
Extraction called for design 'picorv32' of instances=10558 and nets=14800 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2313.973M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #2 [begin] (ccopt_design #3) : totSession cpu/real = 0:13:01.1/0:15:08.1 (0.9), mem = 2333.1M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| Metal3 (z=3)  |          0 |        137 | default  |
| Metal8 (z=8)  |          6 |          0 | default  |
+---------------+------------+------------+----------+
| Metal5 (z=5)  |          0 |         96 | NDRclock |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #2 [finish] (ccopt_design #3) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:13:01.2/0:15:08.2 (0.9), mem = 2333.1M
End: GigaOpt Route Type Constraints Refinement
skip EGR on cluster skew clock nets.
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2323.05)
Total number of fetched objects 14621
End delay calculation. (MEM=2341.46 CPU=0:00:02.6 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=2341.46 CPU=0:00:03.2 REAL=0:00:04.0)
OPT: Doing preprocessing before recovery...
OptDebug: Start of preprocessForPowerRecovery:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.014|-0.051|
|reg2cgate | 0.275| 0.000|
|reg2reg   |-0.244|-2.363|
|HEPG      |-0.244|-2.363|
|All Paths |-0.244|-2.414|
+----------+------+------+

skewClock sized 1 and inserted 2 insts
OptDebug: End of preprocessForPowerRecovery:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.014|-0.038|
|reg2cgate | 0.132| 0.000|
|reg2reg   |-0.101|-0.232|
|HEPG      |-0.101|-0.232|
|All Paths |-0.101|-0.269|
+----------+------+------+

Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #4 [begin] (ccopt_design #3) : totSession cpu/real = 0:13:08.3/0:15:15.4 (0.9), mem = 2371.7M
Info: 233 nets with fixed/cover wires excluded.
Info: 235 clock nets excluded from IPO operation.
(I,S,L,T): default_emulate_view: NA, NA, 0.00069004, 0.00069004
(I,S,L) ClockInsts: default_emulate_view: NA, NA, 2.86279e-05
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   385|   629|    -0.39|   234|   234|    -0.16|     0|     0|     0|     0|    -0.10|    -0.27|       0|       0|       0| 75.00%|          |         |
|   234|   234|    -0.39|   234|   234|    -0.16|     0|     0|     0|     0|    -0.02|    -0.04|     100|       6|      66| 75.41%| 0:00:06.0|  2440.0M|
|   234|   234|    -0.39|   234|   234|    -0.16|     0|     0|     0|     0|    -0.02|    -0.04|       0|       0|       0| 75.41%| 0:00:03.0|  2440.0M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| Metal3 (z=3)  |          0 |        137 | default  |
| Metal8 (z=8)  |          6 |          0 | default  |
+---------------+------------+------------+----------+
| Metal5 (z=5)  |          0 |         98 | NDRclock |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 234 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:   234 net(s): Could not be fixed because the gain is not enough.


*** Finish DRV Fixing (cpu=0:00:08.7 real=0:00:09.0 mem=2440.0M) ***

(I,S,L,T): default_emulate_view: NA, NA, 0.000697576, 0.000697576
(I,S,L) ClockInsts: default_emulate_view: NA, NA, 2.86279e-05
*** DrvOpt #4 [finish] (ccopt_design #3) : cpu/real = 0:00:10.2/0:00:10.3 (1.0), totSession cpu/real = 0:13:18.4/0:15:25.6 (0.9), mem = 2341.9M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:13:19 mem=2341.9M) ***

Starting Small incrNP...
Density distribution unevenness ratio = 7.549%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2341.9M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 287 insts, mean move: 2.28 um, max move: 18.68 um 
	Max move on inst (FE_OFC3260_n_2809): (139.80, 211.66) --> (134.80, 197.98)
	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 2345.0MB
Summary Report:
Instances move: 287 (out of 10435 movable)
Instances flipped: 0
Mean displacement: 2.28 um
Max displacement: 18.68 um (Instance: FE_OFC3260_n_2809) (139.8, 211.66) -> (134.8, 197.98)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 2345.0MB
*** Finished refinePlace (0:13:19 mem=2345.0M) ***
GigaOpt: WNS changes after postEco optimization: -0.020 -> -0.001 (bump = -0.019)
GigaOpt: Skipping nonLegal postEco optimization
Design TNS changes after trial route: -0.045 -> -0.040
GigaOpt: Skipping post-eco TNS optimization
VT info 11.992853621 9
**WARN: (IMPOPT-7293):	Vt partitioning has found only one partition, so aborting this LEF Safe optimization step. Please run report_power -leakage to get more info on the Vt partition created.
Adjusting target slack by 0.0 ns for power optimization
**optDesign ... cpu = 0:04:33, real = 0:04:35, mem = 2183.3M, totSessionCpu=0:13:20 **

------------------------------------------------------------------
        Before Power Reclaim
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.016  |  0.005  |  0.131  | -0.016  |
|           TNS (ns):| -0.040  |  0.000  |  0.000  | -0.040  |
|    Violating Paths:|    4    |    0    |    0    |    4    |
|          All Paths:|  2253   |  1945   |   58    |   714   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    234 (234)     |   -0.105   |    234 (234)     |
|   max_tran     |    234 (234)     |   -0.337   |    234 (234)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 75.407%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Info: 233 nets with fixed/cover wires excluded.
Info: 235 clock nets excluded from IPO operation.

Begin: Leakage Power Optimization
OptDebug: Start of Power Reclaim:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.016|-0.040|
|reg2cgate | 0.131| 0.000|
|reg2reg   | 0.005| 0.000|
|HEPG      | 0.005| 0.000|
|All Paths |-0.016|-0.040|
+----------+------+------+

Begin: Core Leakage Power Optimization
*** PowerOpt #2 [begin] (ccopt_design #3) : totSession cpu/real = 0:13:21.0/0:15:28.2 (0.9), mem = 2405.2M
(I,S,L,T): default_emulate_view: NA, NA, 0.000697576, 0.000697576
(I,S,L) ClockInsts: default_emulate_view: NA, NA, 2.86279e-05
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20 
Number of usable buffer cells above: 16
Reclaim Optimization WNS Slack -0.016  TNS Slack -0.040 Density 75.41
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   75.41%|        -|  -0.016|  -0.040|   0:00:00.0| 2405.2M|
|   75.41%|        0|  -0.016|  -0.040|   0:00:02.0| 2405.2M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.016  TNS Slack -0.040 Density 75.41
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| Metal3 (z=3)  |          0 |        137 | default  |
| Metal8 (z=8)  |          6 |          0 | default  |
+---------------+------------+------------+----------+
| Metal5 (z=5)  |          0 |         98 | NDRclock |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None

Number of insts committed for which the initial cell was dont use = 0

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Leakage Power Optimization (cpu = 0:00:03.4) (real = 0:00:03.0) **
(I,S,L,T): default_emulate_view: NA, NA, 0.000697576, 0.000697576
(I,S,L) ClockInsts: default_emulate_view: NA, NA, 2.86279e-05
*** PowerOpt #2 [finish] (ccopt_design #3) : cpu/real = 0:00:03.5/0:00:03.5 (1.0), totSession cpu/real = 0:13:24.5/0:15:31.7 (0.9), mem = 2405.2M
*** Starting refinePlace (0:13:25 mem=2397.2M) ***
Total net bbox length = 1.939e+05 (9.761e+04 9.626e+04) (ext = 1.032e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 2397.2MB
Summary Report:
Instances move: 0 (out of 10435 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.939e+05 (9.761e+04 9.626e+04) (ext = 1.032e+04)
Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 2397.2MB
*** Finished refinePlace (0:13:25 mem=2397.2M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2397.2M) ***

*** Finish Physical Update (cpu=0:00:00.9 real=0:00:01.0 mem=2417.3M) ***
Running DRV recovery as an increase was found in the number of tran violations from 234 to 237.
skipped the cell partition in DRV
Begin: GigaOpt DRV Optimization
*** DrvOpt #5 [begin] (ccopt_design #3) : totSession cpu/real = 0:13:25.7/0:15:33.0 (0.9), mem = 2417.3M
Info: 233 nets with fixed/cover wires excluded.
Info: 235 clock nets excluded from IPO operation.
(I,S,L,T): default_emulate_view: NA, NA, 0.000697576, 0.000697576
(I,S,L) ClockInsts: default_emulate_view: NA, NA, 2.86279e-05
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   237|   240|    -0.39|   234|   234|    -0.16|     0|     0|     0|     0|    -0.02|    -0.04|       0|       0|       0| 75.41%|          |         |
|   237|   240|    -0.39|   234|   234|    -0.16|     0|     0|     0|     0|    -0.02|    -0.04|       0|       0|       0| 75.41%| 0:00:00.0|  2461.9M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| Metal3 (z=3)  |          0 |        137 | default  |
| Metal8 (z=8)  |          6 |          0 | default  |
+---------------+------------+------------+----------+
| Metal5 (z=5)  |          0 |         98 | NDRclock |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 237 net(s) have violations which can't be fixed by DRV optimization.


*** Finish DRV Fixing (cpu=0:00:00.4 real=0:00:00.0 mem=2461.9M) ***

(I,S,L,T): default_emulate_view: NA, NA, 0.000697576, 0.000697576
(I,S,L) ClockInsts: default_emulate_view: NA, NA, 2.86279e-05
*** DrvOpt #5 [finish] (ccopt_design #3) : cpu/real = 0:00:02.0/0:00:02.0 (1.0), totSession cpu/real = 0:13:27.7/0:15:35.0 (0.9), mem = 2452.4M
End: GigaOpt DRV Optimization
Checking setup slack degradation ...
OptDebug: End of Power Reclaim:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.016|-0.040|
|reg2cgate | 0.131| 0.000|
|reg2reg   | 0.005| 0.000|
|HEPG      | 0.005| 0.000|
|All Paths |-0.016|-0.040|
+----------+------+------+

End: Leakage Power Optimization (cpu=0:00:07, real=0:00:07, mem=2341.31M, totSessionCpu=0:13:28).
**optDesign ... cpu = 0:04:41, real = 0:04:43, mem = 2182.7M, totSessionCpu=0:13:28 **
Register exp ratio and priority group on 6 nets on 14671 nets : 
z=8 : 6 nets

Active setup views:
 default_emulate_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'picorv32' of instances=10666 and nets=14908 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 2321.949M)
<optDesign CMD> Restore Using all VT Cells
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2317.72)
Total number of fetched objects 14729
End delay calculation. (MEM=2345.67 CPU=0:00:02.7 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=2345.67 CPU=0:00:03.3 REAL=0:00:04.0)
*** Done Building Timing Graph (cpu=0:00:04.5 real=0:00:04.0 totSessionCpu=0:13:33 mem=2345.7M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 54 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 54
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 233  Num Prerouted Wires = 3813
[NR-eGR] Read 12750 nets ( ignored 233 )
[NR-eGR] There are 2 clock nets ( 2 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 12515
[NR-eGR] Rule id: 1  Rule name: NDRclock  Nets: 2
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 6 net(s) in layer range [8, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.146400e+02um
[NR-eGR] Layer group 2: route 12511 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.012721e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)        10( 0.05%)   ( 0.05%) 
[NR-eGR]  Metal3 ( 3)        13( 0.07%)   ( 0.07%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        23( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.48 sec, Real: 0.49 sec, Curr Mem: 2353.67 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:04:47, real = 0:04:49, mem = 2180.9M, totSessionCpu=0:13:34 **
Using report_power -leakage to report leakage power.
env CDS_WORKAREA is set to /home/s/sourlieleni/exercise10
Using Power View: default_emulate_view.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2181.27MB/3515.95MB/2232.98MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2181.27MB/3515.95MB/2232.98MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2181.27MB/3515.95MB/2232.98MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Feb-26 15:47:27 (2025-Feb-26 13:47:27 GMT)
2025-Feb-26 15:47:27 (2025-Feb-26 13:47:27 GMT): 10%
2025-Feb-26 15:47:27 (2025-Feb-26 13:47:27 GMT): 20%
2025-Feb-26 15:47:27 (2025-Feb-26 13:47:27 GMT): 30%
2025-Feb-26 15:47:27 (2025-Feb-26 13:47:27 GMT): 40%
2025-Feb-26 15:47:27 (2025-Feb-26 13:47:27 GMT): 50%
2025-Feb-26 15:47:27 (2025-Feb-26 13:47:27 GMT): 60%
2025-Feb-26 15:47:27 (2025-Feb-26 13:47:27 GMT): 70%
2025-Feb-26 15:47:27 (2025-Feb-26 13:47:27 GMT): 80%
2025-Feb-26 15:47:27 (2025-Feb-26 13:47:27 GMT): 90%

Finished Levelizing
2025-Feb-26 15:47:27 (2025-Feb-26 13:47:27 GMT)

Starting Activity Propagation
2025-Feb-26 15:47:27 (2025-Feb-26 13:47:27 GMT)
2025-Feb-26 15:47:27 (2025-Feb-26 13:47:27 GMT): 10%
2025-Feb-26 15:47:28 (2025-Feb-26 13:47:28 GMT): 20%

Finished Activity Propagation
2025-Feb-26 15:47:28 (2025-Feb-26 13:47:28 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2181.65MB/3515.95MB/2232.98MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Feb-26 15:47:28 (2025-Feb-26 13:47:28 GMT)
 ... Calculating leakage power
2025-Feb-26 15:47:28 (2025-Feb-26 13:47:28 GMT): 10%
2025-Feb-26 15:47:28 (2025-Feb-26 13:47:28 GMT): 20%
2025-Feb-26 15:47:28 (2025-Feb-26 13:47:28 GMT): 30%
2025-Feb-26 15:47:28 (2025-Feb-26 13:47:28 GMT): 40%

Finished Calculating power
2025-Feb-26 15:47:28 (2025-Feb-26 13:47:28 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2181.65MB/3515.95MB/2232.98MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2181.65MB/3515.95MB/2232.98MB)

Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=2181.65MB/3515.95MB/2232.98MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2181.65MB/3515.95MB/2232.98MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 21.35-s114_1 (64bit) 10/13/2022 12:11 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2025-Feb-26 15:47:28 (2025-Feb-26 13:47:28 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: picorv32

*

*	Power Domain used: 

*              Rail:        VDD      Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/picorv32_postCTS.power -leakage

*

-----------------------------------------------------------------------------------------

*



Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.00073825
-----------------------------------------------------------------------------------------
Sequential                     0.0002238       30.32
Macro                                  0           0
IO                                     0           0
Combinational                  0.0004865        65.9
Clock (Combinational)          1.476e-05       1.999
Clock (Sequential)             1.316e-05       1.783
-----------------------------------------------------------------------------------------
Total                          0.0007383         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9  0.0007383         100


Clock                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
clk                            2.792e-05       3.783
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.004000 usec 
Clock Toggle Rate:   500.0000 Mhz 
Clock Static Probability:  0.5000
  
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2185.02MB/3515.95MB/2232.98MB)


Output file is ./timingReports/picorv32_postCTS.power.

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.018  |  0.005  |  0.129  | -0.018  |
|           TNS (ns):| -0.041  |  0.000  |  0.000  | -0.041  |
|    Violating Paths:|    4    |    0    |    0    |    4    |
|          All Paths:|  2253   |  1945   |   58    |   714   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    234 (234)     |   -0.105   |    234 (234)     |
|   max_tran     |    235 (236)     |   -0.337   |    235 (236)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 75.407%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:04:50, real = 0:04:56, mem = 2183.5M, totSessionCpu=0:13:37 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3530          5  The process node is not set. Use the com...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPOPT-7293          1  Vt partitioning has found only one parti...
WARNING   IMPCCOPT-2231        1  CCOpt data structures have been affected...
WARNING   IMPCCOPT-1007        6  Did not meet the max transition constrai...
WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
*** Message Summary: 16 warning(s), 0 error(s)

*** ccopt_design #3 [finish] : cpu/real = 0:05:32.8/0:05:38.8 (1.0), totSession cpu/real = 0:13:37.6/0:15:48.3 (0.9), mem = 2328.1M
#% End ccopt_design (date=02/26 15:47:33, total cpu=0:05:33, real=0:05:39, peak res=2244.1M, current mem=2066.6M)
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix picorv32_postCTS -outDir timingReports
*** timeDesign #3 [begin] : totSession cpu/real = 0:13:37.7/0:15:48.4 (0.9), mem = 2230.1M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2230.1M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.018  |  0.005  |  0.129  | -0.018  |
|           TNS (ns):| -0.041  |  0.000  |  0.000  | -0.041  |
|    Violating Paths:|    4    |    0    |    0    |    4    |
|          All Paths:|  2253   |  1945   |   58    |   714   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    234 (234)     |   -0.105   |    234 (234)     |
|   max_tran     |    235 (236)     |   -0.337   |    235 (236)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 75.407%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 2.68 sec
Total Real time: 6.0 sec
Total Memory Usage: 2229.261719 Mbytes
*** timeDesign #3 [finish] : cpu/real = 0:00:02.7/0:00:06.1 (0.4), totSession cpu/real = 0:13:40.3/0:15:54.5 (0.9), mem = 2229.3M
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postCTS -hold -pathReports -slackReports -numPaths 50 -prefix picorv32_postCTS -outDir timingReports
*** timeDesign #4 [begin] : totSession cpu/real = 0:13:40.3/0:15:54.6 (0.9), mem = 2229.3M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2210.7M)
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2214.76)
Total number of fetched objects 14729
End delay calculation. (MEM=2250.71 CPU=0:00:02.7 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=2250.71 CPU=0:00:03.3 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:04.3 real=0:00:05.0 totSessionCpu=0:13:46 mem=2250.7M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.061  |  0.255  |  0.571  |  0.061  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  2253   |  1945   |   58    |   714   |
+--------------------+---------+---------+---------+---------+

Density: 75.407%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 6.42 sec
Total Real time: 7.0 sec
Total Memory Usage: 2188.195312 Mbytes
*** timeDesign #4 [finish] : cpu/real = 0:00:06.4/0:00:06.4 (1.0), totSession cpu/real = 0:13:46.8/0:16:01.0 (0.9), mem = 2188.2M
<CMD> optDesign -postCTS -setup
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2039.9M, totSessionCpu=0:13:47 **
*** optDesign #1 [begin] : totSession cpu/real = 0:13:46.8/0:16:01.0 (0.9), mem = 2188.2M
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:13:46.8/0:16:01.0 (0.9), mem = 2188.2M
**INFO: User settings:
setDesignMode -propagateActivity                    true
setExtractRCMode -engine                            preRoute
setUsefulSkewMode -ecoRoute                         false
setUsefulSkewMode -maxAllowedDelay                  1
setUsefulSkewMode -noBoundary                       false
setDelayCalMode -enable_high_fanout                 true
setDelayCalMode -engine                             aae
setDelayCalMode -ignoreNetLoad                      false
setDelayCalMode -socv_accuracy_mode                 low
setOptMode -activeSetupViews                        { default_emulate_view }
setOptMode -allEndPoints                            false
setOptMode -autoSetupViews                          { default_emulate_view}
setOptMode -autoTDGRSetupViews                      { default_emulate_view}
setOptMode -drcMargin                               0
setOptMode -effort                                  high
setOptMode -fixDrc                                  true
setOptMode -holdTargetSlack                         0
setOptMode -leakageToDynamicRatio                   1
setOptMode -maxDensity                              0.95
setOptMode -optimizeFF                              true
setOptMode -powerEffort                             high
setOptMode -preserveAllSequential                   false
setOptMode -reclaimArea                             true
setOptMode -setupTargetSlack                        0
setOptMode -simplifyNetlist                         true
setOptMode -usefulSkew                              true
setPlaceMode -place_detail_check_route              false
setPlaceMode -place_detail_preserve_routing         true
setPlaceMode -place_detail_remove_affected_routing  false
setPlaceMode -place_detail_swap_eeq_cells           false
setPlaceMode -place_global_clock_gate_aware         true
setPlaceMode -place_global_cong_effort              auto
setPlaceMode -place_global_ignore_scan              true
setPlaceMode -place_global_ignore_spare             false
setPlaceMode -place_global_module_aware_spare       false
setPlaceMode -place_global_place_io_pins            true
setPlaceMode -place_global_reorder_scan             true
setPlaceMode -powerDriven                           false
setPlaceMode -timingDriven                          true
setAnalysisMode -analysisType                       single
setAnalysisMode -checkType                          setup
setAnalysisMode -clkSrcPath                         true
setAnalysisMode -clockPropagation                   sdcControl
setAnalysisMode -skew                               true
setAnalysisMode -usefulSkew                         true
setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
setRouteMode -earlyGlobalRoutePartitionPinGuide     true

Need call spDPlaceInit before registerPrioInstLoc.
**optDesign ... cpu = 0:00:02, real = 0:00:01, mem = 2102.0M, totSessionCpu=0:13:48 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 1.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2256.6M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2254.62)
Total number of fetched objects 14729
End delay calculation. (MEM=2297.83 CPU=0:00:03.0 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=2297.83 CPU=0:00:03.6 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:04.5 real=0:00:05.0 totSessionCpu=0:13:53 mem=2297.8M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.018  |  0.005  |  0.129  | -0.018  |
|           TNS (ns):| -0.041  |  0.000  |  0.000  | -0.041  |
|    Violating Paths:|    4    |    0    |    0    |    4    |
|          All Paths:|  2253   |  1945   |   58    |   714   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    234 (234)     |   -0.105   |    234 (234)     |
|   max_tran     |    235 (236)     |   -0.337   |    235 (236)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 75.407%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 2113.4M, totSessionCpu=0:13:54 **
*** InitOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:07.0/0:00:07.1 (1.0), totSession cpu/real = 0:13:53.8/0:16:08.0 (0.9), mem = 2263.1M
** INFO : this run is activating low effort ccoptDesign flow
OPTC: m1 20.0 20.0

Power view               = default_emulate_view
Number of VT partitions  = 1
Standard cells in design = 505
Instances in design      = 10666

Instance distribution across the VT partitions:

Reporting took 0 sec
-congRepairInPostCTS false                 # bool, default=false, private
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (optDesign #1) : totSession cpu/real = 0:13:54.8/0:16:09.1 (0.9), mem = 2263.1M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| Metal3 (z=3)  |          0 |        137 | default  |
| Metal8 (z=8)  |          6 |          0 | default  |
+---------------+------------+------------+----------+
| Metal5 (z=5)  |          0 |         98 | NDRclock |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (optDesign #1) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:13:55.1/0:16:09.3 (0.9), mem = 2456.8M
End: GigaOpt Route Type Constraints Refinement
*** Starting optimizing excluded clock nets MEM= 2456.8M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2456.8M) ***
*** Starting optimizing excluded clock nets MEM= 2456.8M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2456.8M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:13:55.1/0:16:09.4 (0.9), mem = 2456.8M
Info: 233 nets with fixed/cover wires excluded.
Info: 235 clock nets excluded from IPO operation.
             0V	    VSS
           0.9V	    VDD

Starting Activity Propagation
2025-Feb-26 15:47:54 (2025-Feb-26 13:47:54 GMT)
2025-Feb-26 15:47:54 (2025-Feb-26 13:47:54 GMT): 10%
2025-Feb-26 15:47:54 (2025-Feb-26 13:47:54 GMT): 20%

Finished Activity Propagation
2025-Feb-26 15:47:55 (2025-Feb-26 13:47:55 GMT)
(I,S,L,T): default_emulate_view: NA, NA, 0.000697576, 0.000697576
(I,S,L) ClockInsts: default_emulate_view: NA, NA, 2.86279e-05
(I,S,L,T): default_emulate_view: NA, NA, 0.000697576, 0.000697576
(I,S,L) ClockInsts: default_emulate_view: NA, NA, 2.86279e-05
*** DrvOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:02.1/0:00:02.1 (1.0), totSession cpu/real = 0:13:57.2/0:16:11.5 (0.9), mem = 2415.8M
End: GigaOpt high fanout net optimization
skipped the cell partition in DRV
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 1, Num usable cells 641
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 1, Num usable cells 641
Begin: GigaOpt DRV Optimization
*** DrvOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:13:57.5/0:16:11.8 (0.9), mem = 2415.8M
Info: 233 nets with fixed/cover wires excluded.
Info: 235 clock nets excluded from IPO operation.
(I,S,L,T): default_emulate_view: NA, NA, 0.000697576, 0.000697576
(I,S,L) ClockInsts: default_emulate_view: NA, NA, 2.86279e-05
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   237|   240|    -0.39|   234|   234|    -0.16|     0|     0|     0|     0|    -0.02|    -0.04|       0|       0|       0| 75.41%|          |         |
|   234|   234|    -0.39|   234|   234|    -0.16|     0|     0|     0|     0|    -0.02|    -0.04|       3|       0|       0| 75.42%| 0:00:04.0|  2502.8M|
|   234|   234|    -0.39|   234|   234|    -0.16|     0|     0|     0|     0|    -0.02|    -0.04|       0|       0|       0| 75.42%| 0:00:03.0|  2502.8M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| Metal3 (z=3)  |          0 |        137 | default  |
| Metal8 (z=8)  |          6 |          0 | default  |
+---------------+------------+------------+----------+
| Metal5 (z=5)  |          0 |         98 | NDRclock |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 234 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:   234 net(s): Could not be fixed because the gain is not enough.


*** Finish DRV Fixing (cpu=0:00:06.9 real=0:00:07.0 mem=2502.8M) ***

*** Starting refinePlace (0:14:07 mem=2499.8M) ***
Total net bbox length = 1.939e+05 (9.761e+04 9.626e+04) (ext = 1.032e+04)
Move report: Detail placement moves 7 insts, mean move: 11.14 um, max move: 20.48 um 
	Max move on inst (FE_OFC3316_n_2809): (140.40, 211.66) --> (147.20, 197.98)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 2502.8MB
Summary Report:
Instances move: 7 (out of 10438 movable)
Instances flipped: 0
Mean displacement: 11.14 um
Max displacement: 20.48 um (Instance: FE_OFC3316_n_2809) (140.4, 211.66) -> (147.2, 197.98)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 1.940e+05 (9.766e+04 9.632e+04) (ext = 1.032e+04)
Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 2502.8MB
*** Finished refinePlace (0:14:08 mem=2502.8M) ***
*** maximum move = 20.48 um ***
*** Finished re-routing un-routed nets (2499.8M) ***

*** Finish Physical Update (cpu=0:00:01.1 real=0:00:01.0 mem=2499.8M) ***
(I,S,L,T): default_emulate_view: NA, NA, 0.000697738, 0.000697738
(I,S,L) ClockInsts: default_emulate_view: NA, NA, 2.86279e-05
*** DrvOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:11.0/0:00:11.1 (1.0), totSession cpu/real = 0:14:08.5/0:16:22.9 (0.9), mem = 2420.7M
End: GigaOpt DRV Optimization
Leakage Power Opt: resetting the buf/inv selection
**optDesign ... cpu = 0:00:22, real = 0:00:21, mem = 2260.8M, totSessionCpu=0:14:08 **
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 1, Num usable cells 641
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 1, Num usable cells 641
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 233 nets with fixed/cover wires excluded.
Info: 235 clock nets excluded from IPO operation.
*** GlobalOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:14:08.5/0:16:23.0 (0.9), mem = 2420.7M
(I,S,L,T): default_emulate_view: NA, NA, 0.000697738, 0.000697738
(I,S,L) ClockInsts: default_emulate_view: NA, NA, 2.86279e-05
*info: 235 clock nets excluded
*info: 72 no-driver nets excluded.
*info: 233 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack -0.018  TNS Slack -0.041 
+--------+--------+---------+------------+--------+--------------------+---------+----------------------------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |     Worst View     |Pathgroup|                     End Point                      |
+--------+--------+---------+------------+--------+--------------------+---------+----------------------------------------------------+
|  -0.018|  -0.041|   75.42%|   0:00:00.0| 2478.0M|default_emulate_view|  default| RC_CG_HIER_INST16/RC_CGIC_INST/E                   |
|  -0.018|  -0.041|   75.42%|   0:00:01.0| 2506.1M|default_emulate_view|  default| RC_CG_HIER_INST16/RC_CGIC_INST/E                   |
|  -0.018|  -0.041|   75.42%|   0:00:00.0| 2506.1M|default_emulate_view|  default| RC_CG_HIER_INST16/RC_CGIC_INST/E                   |
|  -0.018|  -0.041|   75.42%|   0:00:00.0| 2506.1M|default_emulate_view|  default| RC_CG_HIER_INST16/RC_CGIC_INST/E                   |
|  -0.020|  -0.020|   75.42%|   0:00:00.0| 2506.1M|default_emulate_view|  default| RC_CG_HIER_INST16/RC_CGIC_INST/E                   |
|   0.000|   0.000|   75.42%|   0:00:01.0| 2506.1M|                  NA|       NA| NA                                                 |
+--------+--------+---------+------------+--------+--------------------+---------+----------------------------------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:01.9 real=0:00:02.0 mem=2506.1M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:01.9 real=0:00:02.0 mem=2506.1M) ***
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| Metal3 (z=3)  |          0 |        137 | default  |
| Metal8 (z=8)  |          6 |          0 | default  |
+---------------+------------+------------+----------+
| Metal5 (z=5)  |          0 |         98 | NDRclock |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
(I,S,L,T): default_emulate_view: NA, NA, 0.000697783, 0.000697783
(I,S,L) ClockInsts: default_emulate_view: NA, NA, 2.86279e-05
*** GlobalOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:04.9/0:00:05.0 (1.0), totSession cpu/real = 0:14:13.4/0:16:27.9 (0.9), mem = 2421.0M
End: GigaOpt Global Optimization
Leakage Power Opt: resetting the buf/inv selection
*** Timing Is met
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 1, Num usable cells 641
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 1, Num usable cells 641
Info: 233 nets with fixed/cover wires excluded.
Info: 235 clock nets excluded from IPO operation.

Begin: Area Power Optimization
Begin: Area Power Reclaim Optimization
*** AreaOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:14:13.7/0:16:28.2 (0.9), mem = 2478.3M
(I,S,L,T): default_emulate_view: NA, NA, 0.000697783, 0.000697783
(I,S,L) ClockInsts: default_emulate_view: NA, NA, 2.86279e-05
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20 
Number of usable buffer cells above: 16
Reclaim Optimization WNS Slack 0.005  TNS Slack 0.000 Density 75.42
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   75.42%|        -|   0.005|   0.000|   0:00:00.0| 2480.3M|
Info: 233 nets with fixed/cover wires excluded.
Info: 235 clock nets excluded from IPO operation.
|   75.36%|       19|   0.005|   0.000|   0:00:03.0| 2503.3M|
|   75.36%|        1|   0.005|   0.000|   0:00:00.0| 2503.3M|
|   75.10%|       72|   0.005|   0.000|   0:00:02.0| 2503.3M|
|   75.00%|       53|   0.007|   0.000|   0:00:02.0| 2503.3M|
|   75.00%|        1|   0.007|   0.000|   0:00:01.0| 2503.3M|
|   75.00%|        1|   0.007|   0.000|   0:00:00.0| 2503.3M|
|   75.00%|        1|   0.007|   0.000|   0:00:00.0| 2503.3M|
|   75.00%|        0|   0.007|   0.000|   0:00:00.0| 2503.3M|
|   75.00%|        0|   0.007|   0.000|   0:00:03.0| 2503.3M|
|   75.00%|        0|   0.007|   0.000|   0:00:00.0| 2503.3M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.006  TNS Slack 0.000 Density 75.00
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| Metal3 (z=3)  |          0 |        137 | default  |
| Metal8 (z=8)  |          5 |          0 | default  |
+---------------+------------+------------+----------+
| Metal5 (z=5)  |          0 |         98 | NDRclock |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:12.8) (real = 0:00:13.0) **
(I,S,L,T): default_emulate_view: NA, NA, 0.000691108, 0.000691108
(I,S,L) ClockInsts: default_emulate_view: NA, NA, 2.86279e-05
*** AreaOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:12.9/0:00:13.1 (1.0), totSession cpu/real = 0:14:26.7/0:16:41.3 (0.9), mem = 2503.3M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:13, real=0:00:13, mem=2425.27M, totSessionCpu=0:14:27).
skipped the cell partition in DRV
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 1, Num usable cells 641
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 1, Num usable cells 641
Begin: GigaOpt DRV Optimization
*** DrvOpt #3 [begin] (optDesign #1) : totSession cpu/real = 0:14:27.1/0:16:41.7 (0.9), mem = 2425.3M
Info: 233 nets with fixed/cover wires excluded.
Info: 235 clock nets excluded from IPO operation.
(I,S,L,T): default_emulate_view: NA, NA, 0.000691108, 0.000691108
(I,S,L) ClockInsts: default_emulate_view: NA, NA, 2.86279e-05
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   244|   254|    -0.39|   234|   234|    -0.16|     0|     0|     0|     0|     0.01|     0.00|       0|       0|       0| 75.00%|          |         |
|   234|   234|    -0.39|   234|   234|    -0.16|     0|     0|     0|     0|     0.01|     0.00|      10|       0|       0| 75.04%| 0:00:04.0|  2513.2M|
|   234|   234|    -0.39|   234|   234|    -0.16|     0|     0|     0|     0|     0.01|     0.00|       0|       0|       0| 75.04%| 0:00:02.0|  2515.7M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| Metal3 (z=3)  |          0 |        137 | default  |
| Metal8 (z=8)  |          5 |          0 | default  |
+---------------+------------+------------+----------+
| Metal5 (z=5)  |          0 |         98 | NDRclock |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 234 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:   234 net(s): Could not be fixed because the gain is not enough.


*** Finish DRV Fixing (cpu=0:00:06.7 real=0:00:06.0 mem=2515.7M) ***

*** Starting refinePlace (0:14:36 mem=2511.7M) ***
Total net bbox length = 1.938e+05 (9.758e+04 9.623e+04) (ext = 1.032e+04)
Move report: Detail placement moves 28 insts, mean move: 3.58 um, max move: 19.28 um 
	Max move on inst (FE_OFC3321_n_2809): (140.40, 211.66) --> (134.80, 197.98)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2514.8MB
Summary Report:
Instances move: 28 (out of 10358 movable)
Instances flipped: 0
Mean displacement: 3.58 um
Max displacement: 19.28 um (Instance: FE_OFC3321_n_2809) (140.4, 211.66) -> (134.8, 197.98)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 1.939e+05 (9.763e+04 9.624e+04) (ext = 1.032e+04)
Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 2514.8MB
*** Finished refinePlace (0:14:37 mem=2514.8M) ***
*** maximum move = 19.28 um ***
*** Finished re-routing un-routed nets (2511.8M) ***

*** Finish Physical Update (cpu=0:00:01.0 real=0:00:01.0 mem=2511.8M) ***
(I,S,L,T): default_emulate_view: NA, NA, 0.000691646, 0.000691646
(I,S,L) ClockInsts: default_emulate_view: NA, NA, 2.86279e-05
*** DrvOpt #3 [finish] (optDesign #1) : cpu/real = 0:00:10.4/0:00:10.5 (1.0), totSession cpu/real = 0:14:37.4/0:16:52.2 (0.9), mem = 2431.7M
End: GigaOpt DRV Optimization
Leakage Power Opt: resetting the buf/inv selection

------------------------------------------------------------------
     Summary (cpu=0.17min real=0.18min mem=2431.7M)
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.007  |  0.007  |  0.236  |  0.013  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  2253   |  1945   |   58    |   714   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    234 (234)     |   -0.105   |    234 (234)     |
|   max_tran     |    234 (234)     |   -0.337   |    234 (234)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 75.037%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:51, real = 0:00:51, mem = 2269.6M, totSessionCpu=0:14:38 **
#InfoCS: Num dontuse cells 1, Num usable cells 641
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 1, Num usable cells 641
Begin: GigaOpt Optimization in WNS mode
Info: 233 nets with fixed/cover wires excluded.
Info: 235 clock nets excluded from IPO operation.
*** WnsOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:14:38.2/0:16:53.0 (0.9), mem = 2431.8M
(I,S,L,T): default_emulate_view: NA, NA, 0.000691646, 0.000691646
(I,S,L) ClockInsts: default_emulate_view: NA, NA, 2.86279e-05
*info: 235 clock nets excluded
*info: 72 no-driver nets excluded.
*info: 233 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack 0.006 TNS Slack 0.000 Density 75.04
OptDebug: Start of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.013|0.000|
|reg2cgate |0.236|0.000|
|reg2reg   |0.006|0.000|
|HEPG      |0.006|0.000|
|All Paths |0.006|0.000|
+----------+-----+-----+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+---------+------------+--------+--------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |     Worst View     |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+--------------------+---------+----------------------------------------------------+
|   0.006|    0.006|   0.000|    0.000|   75.04%|   0:00:00.0| 2489.1M|default_emulate_view|  reg2reg| CDN_MBIT_alu_out_q_reg[28]_MB_alu_out_q_reg[29]_MB |
|        |         |        |         |         |            |        |                    |         | _alu_out_q_reg[30]_MB_alu_out_q_reg[31]/D3         |
|   0.047|    0.013|   0.000|    0.000|   75.04%|   0:00:00.0| 2511.2M|default_emulate_view|  reg2reg| CDN_MBIT_count_instr_reg[60]_MB_count_instr_reg[61 |
|        |         |        |         |         |            |        |                    |         | ]_MB_count_instr_reg[62]_MB_count_instr_reg[63]/D4 |
|   0.047|    0.013|   0.000|    0.000|   75.04%|   0:00:00.0| 2511.2M|default_emulate_view|  reg2reg| CDN_MBIT_count_instr_reg[60]_MB_count_instr_reg[61 |
|        |         |        |         |         |            |        |                    |         | ]_MB_count_instr_reg[62]_MB_count_instr_reg[63]/D4 |
+--------+---------+--------+---------+---------+------------+--------+--------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=2511.2M) ***
Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+--------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |     Worst View     |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+--------------------+---------+----------------------------------------------------+
|   0.013|    0.013|   0.000|    0.000|   75.04%|   0:00:00.0| 2511.2M|default_emulate_view|  default| mem_la_read                                        |
|   0.049|    0.047|   0.000|    0.000|   75.04%|   0:00:00.0| 2511.2M|default_emulate_view|  default| mem_la_addr[24]                                    |
|   0.049|    0.047|   0.000|    0.000|   75.04%|   0:00:00.0| 2511.2M|default_emulate_view|  default| mem_la_addr[24]                                    |
+--------+---------+--------+---------+---------+------------+--------+--------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=2511.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.5 real=0:00:01.0 mem=2511.2M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.049|0.000|
|reg2cgate |0.255|0.000|
|reg2reg   |0.047|0.000|
|HEPG      |0.047|0.000|
|All Paths |0.047|0.000|
+----------+-----+-----+

** GigaOpt Optimizer WNS Slack 0.047 TNS Slack 0.000 Density 75.04
*** Starting refinePlace (0:14:42 mem=2511.2M) ***
Total net bbox length = 1.939e+05 (9.763e+04 9.625e+04) (ext = 1.032e+04)

Starting Small incrNP...
Density distribution unevenness ratio = 7.553%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2511.2M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 7 insts, mean move: 1.58 um, max move: 3.42 um 
	Max move on inst (genblk1.pcpi_mul_mul_2366_47_g14651): (164.20, 97.09) --> (164.20, 93.67)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 2514.3MB
Summary Report:
Instances move: 7 (out of 10358 movable)
Instances flipped: 0
Mean displacement: 1.58 um
Max displacement: 3.42 um (Instance: genblk1.pcpi_mul_mul_2366_47_g14651) (164.2, 97.09) -> (164.2, 93.67)
	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: NOR2XL
Total net bbox length = 1.939e+05 (9.763e+04 9.625e+04) (ext = 1.032e+04)
Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 2514.3MB
*** Finished refinePlace (0:14:42 mem=2514.3M) ***
*** maximum move = 3.42 um ***
*** Finished re-routing un-routed nets (2511.3M) ***

*** Finish Physical Update (cpu=0:00:01.1 real=0:00:01.0 mem=2511.3M) ***
** GigaOpt Optimizer WNS Slack 0.047 TNS Slack 0.000 Density 75.04
OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.049|0.000|
|reg2cgate |0.255|0.000|
|reg2reg   |0.047|0.000|
|HEPG      |0.047|0.000|
|All Paths |0.047|0.000|
+----------+-----+-----+

Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| Metal3 (z=3)  |          0 |        137 | default  |
| Metal8 (z=8)  |          5 |          0 | default  |
+---------------+------------+------------+----------+
| Metal5 (z=5)  |          0 |         98 | NDRclock |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None

*** Finish post-CTS Setup Fixing (cpu=0:00:02.3 real=0:00:02.0 mem=2511.3M) ***

(I,S,L,T): default_emulate_view: NA, NA, 0.000691757, 0.000691757
(I,S,L) ClockInsts: default_emulate_view: NA, NA, 2.86279e-05
*** WnsOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:04.6/0:00:04.7 (1.0), totSession cpu/real = 0:14:42.8/0:16:57.7 (0.9), mem = 2429.2M
End: GigaOpt Optimization in WNS mode
#InfoCS: Num dontuse cells 1, Num usable cells 641
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 1, Num usable cells 641
GigaOpt: Skipping TNS opt. setOptMode -allEndPoints and -criticalRange not set
Info: 233 nets with fixed/cover wires excluded.
Info: 235 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:14:43.2/0:16:58.1 (0.9), mem = 2481.4M
(I,S,L,T): default_emulate_view: NA, NA, 0.000691757, 0.000691757
(I,S,L) ClockInsts: default_emulate_view: NA, NA, 2.86279e-05
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20 
Number of usable buffer cells above: 16
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 75.04
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   75.04%|        -|   0.000|   0.000|   0:00:00.0| 2487.4M|
|   74.71%|      184|  -0.001|  -0.001|   0:00:19.0| 2590.9M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.001  TNS Slack -0.001 Density 74.71
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| Metal3 (z=3)  |          0 |        137 | default  |
| Metal8 (z=8)  |          5 |          0 | default  |
+---------------+------------+------------+----------+
| Metal5 (z=5)  |          0 |         98 | NDRclock |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:20.5) (real = 0:00:20.0) **
(I,S,L,T): default_emulate_view: NA, NA, 0.00068717, 0.00068717
(I,S,L) ClockInsts: default_emulate_view: NA, NA, 2.86279e-05
*** AreaOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:20.7/0:00:20.8 (1.0), totSession cpu/real = 0:15:03.9/0:17:18.9 (0.9), mem = 2590.9M
End: Area Reclaim Optimization (cpu=0:00:21, real=0:00:21, mem=2446.86M, totSessionCpu=0:15:04).
Info: 233 nets with fixed/cover wires excluded.
Info: 235 clock nets excluded from IPO operation.

Begin: Area Power Optimization
Begin: Area Power Reclaim Optimization
*** AreaOpt #3 [begin] (optDesign #1) : totSession cpu/real = 0:15:04.3/0:17:19.3 (0.9), mem = 2504.1M
(I,S,L,T): default_emulate_view: NA, NA, 0.00068717, 0.00068717
(I,S,L) ClockInsts: default_emulate_view: NA, NA, 2.86279e-05
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20 
Number of usable buffer cells above: 16
Reclaim Optimization WNS Slack -0.001  TNS Slack -0.001 Density 74.71
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   74.71%|        -|  -0.001|  -0.001|   0:00:00.0| 2504.1M|
|   74.70%|        2|  -0.001|  -0.001|   0:00:01.0| 2524.7M|
|   74.70%|        0|  -0.001|  -0.001|   0:00:00.0| 2524.7M|
|   74.69%|        5|  -0.001|  -0.001|   0:00:02.0| 2524.7M|
|   74.68%|        6|  -0.001|  -0.001|   0:00:01.0| 2524.7M|
|   74.68%|        0|  -0.001|  -0.001|   0:00:00.0| 2524.7M|
|   74.68%|        0|  -0.001|  -0.001|   0:00:02.0| 2524.7M|
|   74.68%|        0|  -0.001|  -0.001|   0:00:00.0| 2524.7M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.001  TNS Slack -0.001 Density 74.68
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| Metal3 (z=3)  |          0 |        137 | default  |
| Metal8 (z=8)  |          5 |          0 | default  |
+---------------+------------+------------+----------+
| Metal5 (z=5)  |          0 |         98 | NDRclock |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 14 skipped = 0, called in commitmove = 6, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:07.5) (real = 0:00:07.0) **
*** Starting refinePlace (0:15:12 mem=2524.7M) ***
Total net bbox length = 1.935e+05 (9.752e+04 9.593e+04) (ext = 1.032e+04)
Move report: Detail placement moves 190 insts, mean move: 1.57 um, max move: 13.80 um 
	Max move on inst (FE_OFC3354_n_2809): (140.40, 211.66) --> (126.60, 211.66)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2527.7MB
Summary Report:
Instances move: 190 (out of 10272 movable)
Instances flipped: 0
Mean displacement: 1.57 um
Max displacement: 13.80 um (Instance: FE_OFC3354_n_2809) (140.4, 211.66) -> (126.6, 211.66)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 1.937e+05 (9.766e+04 9.605e+04) (ext = 1.032e+04)
Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 2527.7MB
*** Finished refinePlace (0:15:12 mem=2527.7M) ***
*** maximum move = 13.80 um ***
*** Finished re-routing un-routed nets (2523.7M) ***

*** Finish Physical Update (cpu=0:00:01.0 real=0:00:02.0 mem=2523.7M) ***
(I,S,L,T): default_emulate_view: NA, NA, 0.000686828, 0.000686828
(I,S,L) ClockInsts: default_emulate_view: NA, NA, 2.86279e-05
*** AreaOpt #3 [finish] (optDesign #1) : cpu/real = 0:00:08.7/0:00:08.8 (1.0), totSession cpu/real = 0:15:13.0/0:17:28.1 (0.9), mem = 2523.7M
End: Area Reclaim Optimization (cpu=0:00:09, real=0:00:09, mem=2447.65M, totSessionCpu=0:15:13).
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
**optDesign ... cpu = 0:01:27, real = 0:01:27, mem = 2283.8M, totSessionCpu=0:15:13 **

------------------------------------------------------------------
        Before Power Reclaim
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.000  | -0.000  |  0.138  |  0.003  |
|           TNS (ns):| -0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    1    |    1    |    0    |    0    |
|          All Paths:|  2253   |  1945   |   58    |   714   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    234 (234)     |   -0.105   |    234 (234)     |
|   max_tran     |    235 (236)     |   -0.337   |    235 (236)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.680%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Info: 233 nets with fixed/cover wires excluded.
Info: 235 clock nets excluded from IPO operation.

Begin: Leakage Power Optimization
env CDS_WORKAREA is set to /home/s/sourlieleni/exercise10
Using Power View: default_emulate_view.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2284.05MB/3698.09MB/2360.26MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2284.05MB/3698.09MB/2360.26MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2284.05MB/3698.09MB/2360.26MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Feb-26 15:49:14 (2025-Feb-26 13:49:14 GMT)
2025-Feb-26 15:49:14 (2025-Feb-26 13:49:14 GMT): 10%
2025-Feb-26 15:49:14 (2025-Feb-26 13:49:14 GMT): 20%
2025-Feb-26 15:49:14 (2025-Feb-26 13:49:14 GMT): 30%
2025-Feb-26 15:49:14 (2025-Feb-26 13:49:14 GMT): 40%
2025-Feb-26 15:49:14 (2025-Feb-26 13:49:14 GMT): 50%
2025-Feb-26 15:49:14 (2025-Feb-26 13:49:14 GMT): 60%
2025-Feb-26 15:49:14 (2025-Feb-26 13:49:14 GMT): 70%
2025-Feb-26 15:49:14 (2025-Feb-26 13:49:14 GMT): 80%
2025-Feb-26 15:49:14 (2025-Feb-26 13:49:14 GMT): 90%

Finished Levelizing
2025-Feb-26 15:49:14 (2025-Feb-26 13:49:14 GMT)

Starting Activity Propagation
2025-Feb-26 15:49:14 (2025-Feb-26 13:49:14 GMT)
2025-Feb-26 15:49:15 (2025-Feb-26 13:49:15 GMT): 10%
2025-Feb-26 15:49:15 (2025-Feb-26 13:49:15 GMT): 20%

Finished Activity Propagation
2025-Feb-26 15:49:15 (2025-Feb-26 13:49:15 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:01, mem(process/total/peak)=2284.05MB/3698.09MB/2360.26MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Feb-26 15:49:15 (2025-Feb-26 13:49:15 GMT)
 ... Calculating leakage power
2025-Feb-26 15:49:15 (2025-Feb-26 13:49:15 GMT): 10%
2025-Feb-26 15:49:15 (2025-Feb-26 13:49:15 GMT): 20%
2025-Feb-26 15:49:15 (2025-Feb-26 13:49:15 GMT): 30%
2025-Feb-26 15:49:15 (2025-Feb-26 13:49:15 GMT): 40%

Finished Calculating power
2025-Feb-26 15:49:15 (2025-Feb-26 13:49:15 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2284.05MB/3698.09MB/2360.26MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2284.05MB/3698.09MB/2360.26MB)

Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=2284.05MB/3698.09MB/2360.26MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2284.05MB/3698.09MB/2360.26MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 21.35-s114_1 (64bit) 10/13/2022 12:11 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2025-Feb-26 15:49:15 (2025-Feb-26 13:49:15 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: picorv32
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.00072797
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                     0.0002238       30.75
Macro                                  0           0
IO                                     0           0
Combinational                  0.0004762       65.42
Clock (Combinational)          1.476e-05       2.028
Clock (Sequential)             1.316e-05       1.808
-----------------------------------------------------------------------------------------
Total                           0.000728         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9   0.000728         100


Clock                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
clk                            2.792e-05       3.836
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.004000 usec 
Clock Toggle Rate:   500.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: CDN_MBIT_genblk1.pcpi_mul_rs2_reg[14]_MB_genblk1.pcpi_mul_rs2_reg[18]_MB_genblk1.pcpi_mul_rs2_reg[20]_MB_genblk1.pcpi_mul_rs2_reg[22] (DFF4X2):        6.559e-07
*              Highest Leakage Power: CDN_MBIT_genblk1.pcpi_mul_rs2_reg[14]_MB_genblk1.pcpi_mul_rs2_reg[18]_MB_genblk1.pcpi_mul_rs2_reg[20]_MB_genblk1.pcpi_mul_rs2_reg[22] (DFF4X2):        6.559e-07
*                Total Cap:      1.19859e-10 F
*                Total instances in design: 10503
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2286.68MB/3698.09MB/2360.26MB)

OptDebug: Start of Power Reclaim:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.003| 0.000|
|reg2cgate | 0.138| 0.000|
|reg2reg   |-0.001|-0.001|
|HEPG      |-0.001|-0.001|
|All Paths |-0.001|-0.001|
+----------+------+------+

OptDebug: End of Power Reclaim:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.003| 0.000|
|reg2cgate | 0.138| 0.000|
|reg2reg   |-0.001|-0.001|
|HEPG      |-0.001|-0.001|
|All Paths |-0.001|-0.001|
+----------+------+------+

End: Leakage Power Optimization (cpu=0:00:04, real=0:00:04, mem=2447.82M, totSessionCpu=0:15:21).
**optDesign ... cpu = 0:01:34, real = 0:01:34, mem = 2282.6M, totSessionCpu=0:15:21 **
Starting local wire reclaim
*** Starting refinePlace (0:15:21 mem=2447.8M) ***
*** Finished SKP initialization (cpu=0:00:01.1, real=0:00:02.0)***
Timing cost in AAE based: 52115.3550415234640241
Move report: Detail placement moves 2150 insts, mean move: 3.69 um, max move: 33.71 um 
	Max move on inst (FE_OFC16794_pcpi_rs2_18): (224.20, 141.55) --> (192.20, 143.26)
	Runtime: CPU: 0:00:11.5 REAL: 0:00:12.0 MEM: 2474.2MB
Summary Report:
Instances move: 2150 (out of 10272 movable)
Instances flipped: 0
Mean displacement: 3.69 um
Max displacement: 33.71 um (Instance: FE_OFC16794_pcpi_rs2_18) (224.2, 141.55) -> (192.2, 143.26)
	Length: 24 sites, height: 1 rows, site name: CoreSite, cell type: CLKBUFX20
Runtime: CPU: 0:00:11.5 REAL: 0:00:12.0 MEM: 2474.2MB
*** Finished refinePlace (0:15:32 mem=2474.2M) ***
eGR doReRoute: optGuide
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 54 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 54
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 233  Num Prerouted Wires = 3813
[NR-eGR] Read 12587 nets ( ignored 233 )
[NR-eGR] There are 2 clock nets ( 2 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 12352
[NR-eGR] Rule id: 1  Rule name: NDRclock  Nets: 2
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5 net(s) in layer range [8, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.736000e+02um
[NR-eGR] Layer group 2: route 12349 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.998665e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)        10( 0.05%)   ( 0.05%) 
[NR-eGR]  Metal3 ( 3)         7( 0.04%)   ( 0.04%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        17( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  Metal1   (1H)             0   40250 
[NR-eGR]  Metal2   (2V)         62073   53979 
[NR-eGR]  Metal3   (3H)         75326    8463 
[NR-eGR]  Metal4   (4V)         42305    3968 
[NR-eGR]  Metal5   (5H)         29309     629 
[NR-eGR]  Metal6   (6V)          6673     185 
[NR-eGR]  Metal7   (7H)          2013      68 
[NR-eGR]  Metal8   (8V)           531      58 
[NR-eGR]  Metal9   (9H)           283      13 
[NR-eGR]  Metal10  (10V)           15      11 
[NR-eGR]  Metal11  (11H)            7       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total       218534  107624 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 192253um
[NR-eGR] Total length: 218534um, number of vias: 107624
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 13um, number of vias: 20
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.05 sec, Real: 1.06 sec, Curr Mem: 2446.85 MB )
Extraction called for design 'picorv32' of instances=10503 and nets=14745 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 2439.848M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #2 [begin] (optDesign #1) : totSession cpu/real = 0:15:34.1/0:17:49.4 (0.9), mem = 2458.9M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| Metal3 (z=3)  |          0 |        137 | default  |
| Metal8 (z=8)  |          5 |          0 | default  |
+---------------+------------+------------+----------+
| Metal5 (z=5)  |          0 |         98 | NDRclock |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #2 [finish] (optDesign #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:15:34.2/0:17:49.5 (0.9), mem = 2458.9M
End: GigaOpt Route Type Constraints Refinement
skip EGR on cluster skew clock nets.
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2456.93)
Total number of fetched objects 14566
End delay calculation. (MEM=2475.34 CPU=0:00:02.5 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2475.34 CPU=0:00:03.1 REAL=0:00:03.0)
OPT: Doing preprocessing before recovery...
OptDebug: Start of preprocessForPowerRecovery:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.025|-0.071|
|reg2cgate | 0.141| 0.000|
|reg2reg   |-0.097|-0.849|
|HEPG      |-0.097|-0.849|
|All Paths |-0.097|-0.920|
+----------+------+------+

skewClock sized 1 and inserted 0 insts
OptDebug: End of preprocessForPowerRecovery:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.025|-0.071|
|reg2cgate | 0.141| 0.000|
|reg2reg   |-0.093|-0.768|
|HEPG      |-0.093|-0.768|
|All Paths |-0.093|-0.839|
+----------+------+------+

Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #4 [begin] (optDesign #1) : totSession cpu/real = 0:15:40.7/0:17:56.0 (0.9), mem = 2496.6M
Info: 233 nets with fixed/cover wires excluded.
Info: 235 clock nets excluded from IPO operation.
(I,S,L,T): default_emulate_view: NA, NA, 0.000686828, 0.000686828
(I,S,L) ClockInsts: default_emulate_view: NA, NA, 2.87267e-05
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   322|   525|    -0.39|   234|   234|    -0.16|     0|     0|     0|     0|    -0.09|    -0.84|       0|       0|       0| 74.68%|          |         |
|   234|   234|    -0.39|   234|   234|    -0.16|     0|     0|     0|     0|    -0.09|    -0.52|      66|       3|      39| 74.95%| 0:00:05.0|  2558.4M|
|   234|   234|    -0.39|   234|   234|    -0.16|     0|     0|     0|     0|    -0.09|    -0.52|       0|       0|       0| 74.95%| 0:00:03.0|  2558.4M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| Metal3 (z=3)  |          0 |        137 | default  |
| Metal8 (z=8)  |          5 |          0 | default  |
+---------------+------------+------------+----------+
| Metal5 (z=5)  |          0 |         98 | NDRclock |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 234 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:   234 net(s): Could not be fixed because the gain is not enough.


*** Finish DRV Fixing (cpu=0:00:08.2 real=0:00:08.0 mem=2558.4M) ***

(I,S,L,T): default_emulate_view: NA, NA, 0.000691306, 0.000691306
(I,S,L) ClockInsts: default_emulate_view: NA, NA, 2.87267e-05
*** DrvOpt #4 [finish] (optDesign #1) : cpu/real = 0:00:09.6/0:00:09.6 (1.0), totSession cpu/real = 0:15:50.3/0:18:05.6 (0.9), mem = 2460.3M
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after postEco optimization: -0.000 -> -0.090 (bump = 0.09)
Begin: GigaOpt nonLegal postEco optimization
Info: 233 nets with fixed/cover wires excluded.
Info: 235 clock nets excluded from IPO operation.
*** WnsOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:15:50.6/0:18:06.0 (0.9), mem = 2460.3M
(I,S,L,T): default_emulate_view: NA, NA, 0.000691306, 0.000691306
(I,S,L) ClockInsts: default_emulate_view: NA, NA, 2.87267e-05
*info: 235 clock nets excluded
*info: 72 no-driver nets excluded.
*info: 233 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.090 TNS Slack -0.516 Density 74.95
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.025|-0.071|
|reg2cgate | 0.141| 0.000|
|reg2reg   |-0.090|-0.446|
|HEPG      |-0.090|-0.446|
|All Paths |-0.090|-0.516|
+----------+------+------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+---------+------------+--------+--------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |     Worst View     |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+--------------------+---------+----------------------------------------------------+
|  -0.090|   -0.090|  -0.446|   -0.516|   74.95%|   0:00:00.0| 2517.5M|default_emulate_view|  reg2reg| CDN_MBIT_genblk1.pcpi_mul_rd_reg[36]_MB_genblk1.pc |
|        |         |        |         |         |            |        |                    |         | pi_mul_rd_reg[37]_MB_genblk1.pcpi_mul_rd_reg[38]_M |
|        |         |        |         |         |            |        |                    |         | B_genblk1.pcpi_mul_rd_reg[39]/D4                   |
|   0.000|   -0.025|   0.000|   -0.071|   74.96%|   0:00:00.0| 2536.6M|default_emulate_view|       NA| NA                                                 |
+--------+---------+--------+---------+---------+------------+--------+--------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.8 real=0:00:00.0 mem=2536.6M) ***
Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+--------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |     Worst View     |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+--------------------+---------+----------------------------------------------------+
|  -0.025|   -0.025|  -0.071|   -0.071|   74.96%|   0:00:00.0| 2536.6M|default_emulate_view|  default| mem_la_addr[25]                                    |
|   0.000|    0.012|   0.000|    0.000|   74.96%|   0:00:01.0| 2536.6M|default_emulate_view|       NA| NA                                                 |
+--------+---------+--------+---------+---------+------------+--------+--------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:01.0 mem=2536.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.9 real=0:00:01.0 mem=2536.6M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.020|0.000|
|reg2cgate |0.141|0.000|
|reg2reg   |0.012|0.000|
|HEPG      |0.012|0.000|
|All Paths |0.012|0.000|
+----------+-----+-----+

** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 74.96
*** Starting refinePlace (0:15:54 mem=2536.6M) ***
Total net bbox length = 1.926e+05 (9.690e+04 9.568e+04) (ext = 1.030e+04)
Move report: Detail placement moves 238 insts, mean move: 2.08 um, max move: 26.80 um 
	Max move on inst (FE_OFC3526_n_2794): (151.40, 218.50) --> (178.20, 218.50)
	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 2539.7MB
Summary Report:
Instances move: 238 (out of 10342 movable)
Instances flipped: 0
Mean displacement: 2.08 um
Max displacement: 26.80 um (Instance: FE_OFC3526_n_2794) (151.4, 218.5) -> (178.2, 218.5)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 1.930e+05 (9.718e+04 9.583e+04) (ext = 1.030e+04)
Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 2539.7MB
*** Finished refinePlace (0:15:54 mem=2539.7M) ***
*** maximum move = 26.80 um ***
*** Finished re-routing un-routed nets (2536.7M) ***

*** Finish Physical Update (cpu=0:00:01.2 real=0:00:01.0 mem=2536.7M) ***
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 74.96
OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.020|0.000|
|reg2cgate |0.141|0.000|
|reg2reg   |0.012|0.000|
|HEPG      |0.012|0.000|
|All Paths |0.012|0.000|
+----------+-----+-----+

Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| Metal3 (z=3)  |          0 |        137 | default  |
| Metal8 (z=8)  |          5 |          0 | default  |
+---------------+------------+------------+----------+
| Metal5 (z=5)  |          0 |         98 | NDRclock |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None

*** Finish post-CTS Setup Fixing (cpu=0:00:02.9 real=0:00:03.0 mem=2536.7M) ***

(I,S,L,T): default_emulate_view: NA, NA, 0.000691618, 0.000691618
(I,S,L) ClockInsts: default_emulate_view: NA, NA, 2.87267e-05
*** WnsOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:04.6/0:00:04.7 (1.0), totSession cpu/real = 0:15:55.2/0:18:10.6 (0.9), mem = 2458.6M
End: GigaOpt nonLegal postEco optimization
Design TNS changes after trial route: -0.001 -> 0.000
GigaOpt: Skipping post-eco TNS optimization
Adjusting target slack by 0.0 ns for power optimization
**optDesign ... cpu = 0:02:09, real = 0:02:09, mem = 2282.6M, totSessionCpu=0:15:55 **

------------------------------------------------------------------
        Before Power Reclaim
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.012  |  0.012  |  0.141  |  0.020  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  2253   |  1945   |   58    |   714   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    234 (234)     |   -0.105   |    234 (234)     |
|   max_tran     |    235 (236)     |   -0.336   |    235 (236)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.956%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Info: 233 nets with fixed/cover wires excluded.
Info: 235 clock nets excluded from IPO operation.

Begin: Leakage Power Optimization
OptDebug: Start of Power Reclaim:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.020|0.000|
|reg2cgate |0.141|0.000|
|reg2reg   |0.012|0.000|
|HEPG      |0.012|0.000|
|All Paths |0.012|0.000|
+----------+-----+-----+

Begin: Core Leakage Power Optimization
*** PowerOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:15:56.7/0:18:12.1 (0.9), mem = 2521.8M
(I,S,L,T): default_emulate_view: NA, NA, 0.000691618, 0.000691618
(I,S,L) ClockInsts: default_emulate_view: NA, NA, 2.87267e-05
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20 
Number of usable buffer cells above: 16
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 74.96
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   74.96%|        -|   0.000|   0.000|   0:00:00.0| 2521.8M|
|   74.96%|        0|   0.000|   0.000|   0:00:02.0| 2521.8M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 74.96
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| Metal3 (z=3)  |          0 |        137 | default  |
| Metal8 (z=8)  |          5 |          0 | default  |
+---------------+------------+------------+----------+
| Metal5 (z=5)  |          0 |         98 | NDRclock |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None

Number of insts committed for which the initial cell was dont use = 0

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Leakage Power Optimization (cpu = 0:00:03.3) (real = 0:00:05.0) **
(I,S,L,T): default_emulate_view: NA, NA, 0.000691618, 0.000691618
(I,S,L) ClockInsts: default_emulate_view: NA, NA, 2.87267e-05
*** PowerOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:03.4/0:00:05.6 (0.6), totSession cpu/real = 0:16:00.1/0:18:17.7 (0.9), mem = 2521.8M
*** Starting refinePlace (0:16:00 mem=2513.8M) ***
Total net bbox length = 1.930e+05 (9.718e+04 9.583e+04) (ext = 1.030e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 2513.8MB
Summary Report:
Instances move: 0 (out of 10342 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.930e+05 (9.718e+04 9.583e+04) (ext = 1.030e+04)
Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 2513.8MB
*** Finished refinePlace (0:16:01 mem=2513.8M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2513.8M) ***

*** Finish Physical Update (cpu=0:00:01.0 real=0:00:01.0 mem=2513.8M) ***
Checking setup slack degradation ...
OptDebug: End of Power Reclaim:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.020|0.000|
|reg2cgate |0.141|0.000|
|reg2reg   |0.012|0.000|
|HEPG      |0.012|0.000|
|All Paths |0.012|0.000|
+----------+-----+-----+

End: Leakage Power Optimization (cpu=0:00:05, real=0:00:07, mem=2456.76M, totSessionCpu=0:16:02).
**optDesign ... cpu = 0:02:15, real = 0:02:18, mem = 2282.3M, totSessionCpu=0:16:02 **
Register exp ratio and priority group on 5 nets on 14577 nets : 
z=8 : 5 nets

Active setup views:
 default_emulate_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'picorv32' of instances=10572 and nets=14814 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2441.402M)
<optDesign CMD> Restore Using all VT Cells
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2443.42)
Total number of fetched objects 14635
End delay calculation. (MEM=2471.37 CPU=0:00:02.5 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2471.37 CPU=0:00:03.2 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:04.3 real=0:00:06.0 totSessionCpu=0:16:07 mem=2471.4M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 54 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 54
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 233  Num Prerouted Wires = 3813
[NR-eGR] Read 12656 nets ( ignored 233 )
[NR-eGR] There are 2 clock nets ( 2 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 12421
[NR-eGR] Rule id: 1  Rule name: NDRclock  Nets: 2
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5 net(s) in layer range [8, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.736000e+02um
[NR-eGR] Layer group 2: route 12418 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.004291e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)        11( 0.06%)   ( 0.06%) 
[NR-eGR]  Metal3 ( 3)         9( 0.05%)   ( 0.05%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        20( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.47 sec, Real: 0.48 sec, Curr Mem: 2479.37 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:02:20, real = 0:02:24, mem = 2281.9M, totSessionCpu=0:16:07 **
Using report_power -leakage to report leakage power.
env CDS_WORKAREA is set to /home/s/sourlieleni/exercise10
Using Power View: default_emulate_view.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2281.91MB/3639.65MB/2360.26MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2281.91MB/3639.65MB/2360.26MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2281.91MB/3639.65MB/2360.26MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Feb-26 15:50:19 (2025-Feb-26 13:50:19 GMT)
2025-Feb-26 15:50:19 (2025-Feb-26 13:50:19 GMT): 10%
2025-Feb-26 15:50:19 (2025-Feb-26 13:50:19 GMT): 20%
2025-Feb-26 15:50:19 (2025-Feb-26 13:50:19 GMT): 30%
2025-Feb-26 15:50:19 (2025-Feb-26 13:50:19 GMT): 40%
2025-Feb-26 15:50:19 (2025-Feb-26 13:50:19 GMT): 50%
2025-Feb-26 15:50:19 (2025-Feb-26 13:50:19 GMT): 60%
2025-Feb-26 15:50:19 (2025-Feb-26 13:50:19 GMT): 70%
2025-Feb-26 15:50:19 (2025-Feb-26 13:50:19 GMT): 80%
2025-Feb-26 15:50:19 (2025-Feb-26 13:50:19 GMT): 90%

Finished Levelizing
2025-Feb-26 15:50:19 (2025-Feb-26 13:50:19 GMT)

Starting Activity Propagation
2025-Feb-26 15:50:19 (2025-Feb-26 13:50:19 GMT)
2025-Feb-26 15:50:19 (2025-Feb-26 13:50:19 GMT): 10%
2025-Feb-26 15:50:19 (2025-Feb-26 13:50:19 GMT): 20%

Finished Activity Propagation
2025-Feb-26 15:50:20 (2025-Feb-26 13:50:20 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:01, mem(process/total/peak)=2282.28MB/3639.65MB/2360.26MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Feb-26 15:50:20 (2025-Feb-26 13:50:20 GMT)
 ... Calculating leakage power
2025-Feb-26 15:50:20 (2025-Feb-26 13:50:20 GMT): 10%
2025-Feb-26 15:50:20 (2025-Feb-26 13:50:20 GMT): 20%
2025-Feb-26 15:50:20 (2025-Feb-26 13:50:20 GMT): 30%
2025-Feb-26 15:50:20 (2025-Feb-26 13:50:20 GMT): 40%

Finished Calculating power
2025-Feb-26 15:50:20 (2025-Feb-26 13:50:20 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:01, real=0:00:00, mem(process/total/peak)=2282.28MB/3639.65MB/2360.26MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2282.28MB/3639.65MB/2360.26MB)

Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=2282.28MB/3639.65MB/2360.26MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2282.28MB/3639.65MB/2360.26MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 21.35-s114_1 (64bit) 10/13/2022 12:11 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2025-Feb-26 15:50:20 (2025-Feb-26 13:50:20 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: picorv32

*

*	Power Domain used: 

*              Rail:        VDD      Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/picorv32_postCTS.power -leakage

*

-----------------------------------------------------------------------------------------

*



Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.00073289
-----------------------------------------------------------------------------------------
Sequential                     0.0002238       30.54
Macro                                  0           0
IO                                     0           0
Combinational                   0.000481       65.64
Clock (Combinational)          1.486e-05       2.027
Clock (Sequential)             1.316e-05       1.796
-----------------------------------------------------------------------------------------
Total                          0.0007329         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9  0.0007329         100


Clock                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
clk                            2.802e-05       3.824
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.004000 usec 
Clock Toggle Rate:   500.0000 Mhz 
Clock Static Probability:  0.5000
  
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:01,
mem(process/total/peak)=2285.66MB/3639.65MB/2360.26MB)


Output file is ./timingReports/picorv32_postCTS.power.

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.016  |  0.016  |  0.141  |  0.021  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  2253   |  1945   |   58    |   714   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    234 (234)     |   -0.105   |    234 (234)     |
|   max_tran     |    235 (236)     |   -0.336   |    235 (236)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.956%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:02:25, real = 0:02:55, mem = 2284.1M, totSessionCpu=0:16:11 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
*** optDesign #1 [finish] : cpu/real = 0:02:24.8/0:02:55.8 (0.8), totSession cpu/real = 0:16:11.6/0:18:56.7 (0.9), mem = 2452.8M
<CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setNanoRouteMode -quiet -drouteUseMultiCutViaEffort medium
<CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
<CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 11
#WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer 1
#WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
<CMD> setNanoRouteMode -quiet -drouteEndIteration 1
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> routeDesign -globalDetail
#% Begin routeDesign (date=02/26 15:50:41, mem=2169.9M)
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2169.92 (MB), peak = 2362.13 (MB)
AAE_INFO: Pre Route call back at the beginning of routeDesign
#**INFO: setDesignMode -flowEffort standard
#**INFO: setDesignMode -powerEffort none
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -drouteEndIteration            1
setNanoRouteMode -droutePostRouteSpreadWire     1
setNanoRouteMode -droutePostRouteWidenWireRule  LEFSpecialRouteSpec
setNanoRouteMode -drouteUseMultiCutViaEffort    medium
setNanoRouteMode -extractThirdPartyCompatible   false
setNanoRouteMode -grouteExpTdStdDelay           38
setNanoRouteMode -routeBottomRoutingLayer       1
setNanoRouteMode -routeTopRoutingLayer          11
setNanoRouteMode -routeWithSiDriven             true
setNanoRouteMode -routeWithTimingDriven         true
setNanoRouteMode -timingEngine                  {}
setDesignMode -propagateActivity                true
setExtractRCMode -engine                        preRoute
setDelayCalMode -enable_high_fanout             true
setDelayCalMode -engine                         aae
setDelayCalMode -ignoreNetLoad                  false
setDelayCalMode -socv_accuracy_mode             low
setSIMode -separate_delta_delay_on_data         true

#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=2355.8M, init mem=2355.8M)
*info: Placed = 10572          (Fixed = 230)
*info: Unplaced = 0           
Placement Density:74.96%(33738/45011)
Placement Density (including fixed std cells):74.96%(33738/45011)
Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.2, real=0:00:00.0; mem=2355.8M)
#WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (233) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2355.8M) ***
% Begin globalDetailRoute (date=02/26 15:50:42, mem=2170.3M)

globalDetailRoute

#Start globalDetailRoute on Wed Feb 26 15:50:42 2025
#
#Generating timing data, please wait...
#14577 total nets, 12656 already routed, 12656 will ignore in trialRoute
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
#View pruning: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2134.63 (MB), peak = 2362.13 (MB)
#Reporting timing...
**WARN: (GLOBAL-100):	Global 'timing_report_backward_compatible_max_paths_reporting' has become obsolete. It will be removed in the next release.
#Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1000.000, clk period 4.000 (ns)
#Stage 1: cpu time = 00:00:06, elapsed time = 00:00:07, memory = 2177.27 (MB), peak = 2362.13 (MB)
#Library Standard Delay: 38.00ps
#Slack threshold: 76.00ps
#*** Analyzed 0 timing critical paths, and collected 0.
#Stage 2: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2177.27 (MB), peak = 2362.13 (MB)
#Stage 3: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2184.63 (MB), peak = 2362.13 (MB)
#Default setup view is reset to default_emulate_view.
#Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2184.63 (MB), peak = 2362.13 (MB)
#Current view: default_emulate_view 
#Current enabled view: default_emulate_view 
#Generating timing data took: cpu time = 00:00:08, elapsed time = 00:00:10, memory = 2183.91 (MB), peak = 2362.13 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=14814)
#NanoRoute Version 21.35-s114_1 NR220912-2004/21_15-UB
#Start routing data preparation on Wed Feb 26 15:50:52 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.900.
#Voltage range [0.000 - 0.000] has 132 nets.
#Voltage range [0.000 - 0.900] has 14681 nets.
#Voltage range [0.900 - 0.900] has 1 net.
#Build and mark too close pins for the same net.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2189.08 (MB), peak = 2362.13 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:08, elapsed time = 00:00:10, memory = 2241.94 (MB), peak = 2362.13 (MB)
#
#Summary of active signal nets routing constraints set by OPT:
#	preferred routing layers      : 5
#	(Metal8)5 
#	preferred routing layer effort: 0
#	preferred extra space         : 0
#	preferred multi-cut via       : 0
#	avoid detour                  : 0
#	expansion ratio               : 5
#	net priority                  : 5
#	s2s control                   : 0
#	avoid chaining                : 0
#	inst-based stacking via       : 0
#
#Summary of active signal nets routing constraints set by USER:
#	preferred routing layers      : 0
#	preferred routing layer effort     : 0
#	preferred extra space              : 0
#	preferred multi-cut via            : 0
#	avoid detour                       : 0
#	net weight                         : 0
#	avoid chaining                     : 0
#	cell-based stacking via (required) : 0
#	cell-based stacking via (optional) : 0
#
#Start timing driven prevention iteration...
#
#----------------------------------------------------
# Summary of active signal nets routing constraints
#+--------------------------+-----------+
#| Max Expansion Ratio      |         5 |
#| Preferred Layer Effort   |         5 |
#+--------------------------+-----------+
#  Bottom Preferred Layer
#+----------------+----------+
#|      Layer     | OPT_LA   |
#+----------------+----------+
#| Metal8 (8)     |        5 |
#+----------------+----------+
#
#----------------------------------------------------
#Done timing-driven prevention
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2245.31 (MB), peak = 2362.13 (MB)
#Total number of trivial nets (e.g. < 2 pins) = 2157 (skipped).
#Total number of routable nets = 12657.
#Total number of nets in the design = 14814.
#12464 routable nets do not have any wires.
#193 routable nets have routed wires.
#12464 nets will be global routed.
#47 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#193 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Connectivity extraction summary:
#233 routed net(s) are imported.
#12424 (83.87%) nets are without wires.
#2157 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 14814.
#
#
#Finished routing data preparation on Wed Feb 26 15:51:02 2025
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.12 (MB)
#Total memory = 2245.56 (MB)
#Peak memory = 2362.13 (MB)
#
#
#Start global routing on Wed Feb 26 15:51:02 2025
#
#
#Start global routing initialization on Wed Feb 26 15:51:02 2025
#
#Number of eco nets is 40
#
#Start global routing data preparation on Wed Feb 26 15:51:02 2025
#
#Start routing resource analysis on Wed Feb 26 15:51:02 2025
#
#Routing resource analysis is done on Wed Feb 26 15:51:02 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal1         H         372         893        7224    59.63%
#  Metal2         V        1202          18        7224     0.00%
#  Metal3         H        1236          29        7224     0.00%
#  Metal4         V        1205          15        7224     0.00%
#  Metal5         H        1239          26        7224     0.00%
#  Metal6         V        1212           8        7224     0.00%
#  Metal7         H        1264           1        7224     0.00%
#  Metal8         V        1216           4        7224     0.21%
#  Metal9         H        1260           5        7224     0.21%
#  Metal10        V         452          35        7224     2.24%
#  Metal11        H         410          96        7224    10.24%
#  --------------------------------------------------------------
#  Total                  11070       9.55%       79464     6.59%
#
#  137 nets (0.92%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Wed Feb 26 15:51:02 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2247.81 (MB), peak = 2362.13 (MB)
#
#
#Global routing initialization is done on Wed Feb 26 15:51:02 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2248.06 (MB), peak = 2362.13 (MB)
#
#Route nets in 1/3 round...
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2251.19 (MB), peak = 2362.13 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2251.19 (MB), peak = 2362.13 (MB)
#
#Route nets in 2/3 round...
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2251.19 (MB), peak = 2362.13 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2251.19 (MB), peak = 2362.13 (MB)
#
#Route nets in 3/3 round...
#start global routing iteration 5...
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 2278.52 (MB), peak = 2362.13 (MB)
#
#start global routing iteration 6...
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2279.49 (MB), peak = 2362.13 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 2157 (skipped).
#Total number of routable nets = 12657.
#Total number of nets in the design = 14814.
#
#12657 routable nets have routed wires.
#47 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#193 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#----------------------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Avoid Detour   Unconstrained  
#----------------------------------------------------------------------------------------------
#      Default                 15            5                 5              0           12417  
#     NDRclock                  0           27                 0             27               0  
#----------------------------------------------------------------------------------------------
#        Total                 15           32                 5             27           12417  
#----------------------------------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#----------------------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Avoid Detour   Unconstrained  
#----------------------------------------------------------------------------------------------
#      Default                137            5                 5              0           12417  
#     NDRclock                  0           98                 0             98               0  
#----------------------------------------------------------------------------------------------
#        Total                137          103                 5             98           12417  
#----------------------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)   OverCon
#  ------------------------------------------------------------
#  Metal1        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal2       25(0.35%)     13(0.18%)      4(0.06%)   (0.58%)
#  Metal3        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal4        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal5        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal6        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal7        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal8        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal9        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal10       0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal11       0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total     25(0.03%)     13(0.02%)      4(0.01%)   (0.06%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
#  Overflow after GR: 0.00% H + 0.06% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   Metal1(H)    |              1.00 |              8.00 |    68.39    34.20    75.23    41.04 |
[hotspot] |   Metal2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal5(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal6(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal7(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal8(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal9(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |  Metal10(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |  Metal11(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     | (Metal1)     1.00 | (Metal1)     8.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 235
#Total wire length = 209244 um.
#Total half perimeter of net bounding box = 205160 um.
#Total wire length on LAYER Metal1 = 382 um.
#Total wire length on LAYER Metal2 = 47378 um.
#Total wire length on LAYER Metal3 = 66500 um.
#Total wire length on LAYER Metal4 = 51396 um.
#Total wire length on LAYER Metal5 = 35013 um.
#Total wire length on LAYER Metal6 = 6590 um.
#Total wire length on LAYER Metal7 = 970 um.
#Total wire length on LAYER Metal8 = 388 um.
#Total wire length on LAYER Metal9 = 426 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 201 um.
#Total number of vias = 78665
#Up-Via Summary (total 78665):
#           
#-----------------------
# Metal1          39054
# Metal2          26499
# Metal3           8736
# Metal4           3437
# Metal5            683
# Metal6            112
# Metal7             58
# Metal8             46
# Metal9             20
# Metal10            20
#-----------------------
#                 78665 
#
#Total number of involved regular nets 2404
#Maximum src to sink distance  211.7
#Average of max src_to_sink distance  38.9
#Average of ave src_to_sink distance  27.3
#Total number of involved priority nets 47
#Maximum src to sink distance for priority net 74.8
#Average of max src_to_sink distance for priority net 33.3
#Average of ave src_to_sink distance for priority net 24.5
#Max overcon = 3 tracks.
#Total overcon = 0.06%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:13
#Elapsed time = 00:00:13
#Increased memory = 34.06 (MB)
#Total memory = 2279.62 (MB)
#Peak memory = 2362.13 (MB)
#
#Finished global routing on Wed Feb 26 15:51:16 2025
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2278.36 (MB), peak = 2362.13 (MB)
#Start Track Assignment.
#Done with 17786 horizontal wires in 3 hboxes and 17814 vertical wires in 3 hboxes.
#Done with 4264 horizontal wires in 3 hboxes and 4275 vertical wires in 3 hboxes.
#Done with 3 horizontal wires in 3 hboxes and 3 vertical wires in 3 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# Metal1       383.72 	  0.00%  	  0.00% 	  0.00%
# Metal2     46031.48 	  0.08%  	  0.00% 	  0.00%
# Metal3     61425.75 	  0.21%  	  0.00% 	  0.00%
# Metal4     49743.21 	  0.03%  	  0.00% 	  0.00%
# Metal5     32466.81 	  0.01%  	  0.00% 	  0.00%
# Metal6      6004.48 	  0.00%  	  0.00% 	  0.00%
# Metal7       984.90 	  0.00%  	  0.00% 	  0.00%
# Metal8       389.97 	  0.00%  	  0.00% 	  0.00%
# Metal9       434.20 	  0.02%  	  0.00% 	  0.00%
# Metal10        0.00 	  0.00%  	  0.00% 	  0.00%
# Metal11      205.54 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All      198070.03  	  0.09% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 235
#Total wire length = 206232 um.
#Total half perimeter of net bounding box = 205160 um.
#Total wire length on LAYER Metal1 = 381 um.
#Total wire length on LAYER Metal2 = 46101 um.
#Total wire length on LAYER Metal3 = 65188 um.
#Total wire length on LAYER Metal4 = 51070 um.
#Total wire length on LAYER Metal5 = 34915 um.
#Total wire length on LAYER Metal6 = 6571 um.
#Total wire length on LAYER Metal7 = 981 um.
#Total wire length on LAYER Metal8 = 388 um.
#Total wire length on LAYER Metal9 = 432 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 203 um.
#Total number of vias = 78665
#Up-Via Summary (total 78665):
#           
#-----------------------
# Metal1          39054
# Metal2          26499
# Metal3           8736
# Metal4           3437
# Metal5            683
# Metal6            112
# Metal7             58
# Metal8             46
# Metal9             20
# Metal10            20
#-----------------------
#                 78665 
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2278.50 (MB), peak = 2362.13 (MB)
#
#number of short segments in preferred routing layers
#	Metal3    Metal5    Metal6    Metal8    Metal9    Total 
#	1         4         2         5         4         16        
#
#Start post global route fixing for timing critical nets ...
#
#* Updating design timing data...
#Extracting RC...
Un-suppress "**WARN ..." messages.
#
#Start tQuantus RC extraction...
#Finish check_net_pin_list step Enter extract_rc_after_routing
#Extract in track assign mode
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner default_emulate_rc_corner /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 125.000000 (real) 
#METAL_1 -> Metal1 (1)
#METAL_2 -> Metal2 (2)
#METAL_3 -> Metal3 (3)
#METAL_4 -> Metal4 (4)
#METAL_5 -> Metal5 (5)
#METAL_6 -> Metal6 (6)
#METAL_7 -> Metal7 (7)
#METAL_8 -> Metal8 (8)
#METAL_9 -> Metal9 (9)
#METAL_10 -> Metal10 (10)
#METAL_11 -> Metal11 (11)
#SADV_On
# Corner(s) : 
#default_emulate_rc_corner [125.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 125.000000
# Ref. Temp   : 25.000000
#SADV_Off
#total pattern=286 [11, 792]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch
#found RESMODEL /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 125.000000 
#number model r/c [1,1] [11,792] read
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2282.39 (MB), peak = 2362.13 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 2287.39 (MB)
#Peak memory = 2362.13 (MB)
#begin processing metal fill model file
#end processing metal fill model file
#
#Start Post Track Assignment Wire Spread.
#Done with 4817 horizontal wires in 3 hboxes and 5293 vertical wires in 3 hboxes.
#Complete Post Track Assignment Wire Spread.
#
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#4x4 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 9 hboxes with single thread on machine with  2.30GHz 512KB Cache 12CPU...
#Process 0 special clock nets for rc extraction
#Total 12656 nets were built. 442 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:05, elapsed time = 00:00:05 .
#   Increased memory =    51.71 (MB), total memory =  2336.59 (MB), peak memory =  2362.13 (MB)
#
#Scale RC for track assignment: res 1.000000; cap 1.000000; clk res 1.000000; clk cap 1.000000, xcap 1.000000
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2304.15 (MB), peak = 2362.13 (MB)
#RC Statistics: 50290 Res, 33455 Ground Cap, 646 XCap (Edge to Edge)
#RC V/H edge ratio: 0.45, Avg V/H Edge Length: 3764.99 (32376), Avg L-Edge Length: 14950.74 (9780)
#Register nets and terms for rcdb /tmp/innovus_temp_979368_cn90.it.auth.gr_sourlieleni_dtW2OK/nr979368_yryzHb.rcdb.d
#Finish registering nets and terms for rcdb.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 74146 nodes, 61490 edges, and 1626 xcaps
#442 inserted nodes are removed
#Remove Post Track Assignment Wire Spread
Restoring parasitic data from file '/tmp/innovus_temp_979368_cn90.it.auth.gr_sourlieleni_dtW2OK/nr979368_yryzHb.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2527.633M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_979368_cn90.it.auth.gr_sourlieleni_dtW2OK/nr979368_yryzHb.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell picorv32 has rcdb /tmp/innovus_temp_979368_cn90.it.auth.gr_sourlieleni_dtW2OK/nr979368_yryzHb.rcdb.d specified
Cell picorv32, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:01.2 real: 0:00:01.0 mem: 2503.633M)
#
#Restore RCDB.
#Remove Post Track Assignment Wire Spread
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:11
#Elapsed time = 00:00:19
#Increased memory = 25.43 (MB)
#Total memory = 2304.31 (MB)
#Peak memory = 2362.13 (MB)
#
Un-suppress "**WARN ..." messages.
#RC Extraction Completed...
AAE_INFO: switching -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
#Reporting timing...
**WARN: (GLOBAL-100):	Global 'timing_report_backward_compatible_max_paths_reporting' has become obsolete. It will be removed in the next release.
#Normalized TNS: -6.744 -> -1.686, r2r 0.000 -> 0.000, unit 1000.000, clk period 4.000 (ns)
#Stage 1: cpu time = 00:00:08, elapsed time = 00:00:08, memory = 2313.22 (MB), peak = 2362.13 (MB)
#Library Standard Delay: 38.00ps
#Slack threshold: 0.00ps
#*** Analyzed 0 timing critical paths, and collected 0.
#Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2314.22 (MB), peak = 2362.13 (MB)
#Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2314.72 (MB), peak = 2362.13 (MB)
**WARN: (TCLCMD-1403):	'The -tcl_list output format of report_timing will not be supported in future releases of the software.   Path collections generated by 'report_timing -collection'  can be used instead for programmatic access to timing report data. The  report_timing -tcl_list will continue to work in this release - but, you should update your scripts to use path collections so that they are compatible with future releases.'
Worst slack reported in the design = 0.506023 (late)
*** writeDesignTiming (0:00:00.8) ***
#Stage 4: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2314.97 (MB), peak = 2362.13 (MB)
Un-suppress "**WARN ..." messages.
#Number of victim nets: 0
#Number of aggressor nets: 0
#Number of weak nets: 0
#Number of critical nets: 0
#	level 1 [   0.0, -1000.0]: 0 nets
#	level 2 [   0.0, -1000.0]: 0 nets
#	level 3 [   0.0, -1000.0]: 0 nets
#Total number of nets: 12656
#Total number of significant detoured timing critical nets is 0
#Total number of selected detoured timing critical nets is 0
#
#----------------------------------------------------
# Summary of active signal nets routing constraints
#+--------------------------+-----------+
#| Max Expansion Ratio      |         5 |
#| Preferred Layer Effort   |         5 |
#+--------------------------+-----------+
#  Bottom Preferred Layer
#+----------------+----------+
#|      Layer     | OPT_LA   |
#+----------------+----------+
#| Metal8 (8)     |        5 |
#+----------------+----------+
#
#----------------------------------------------------
Current (total cpu=0:17:07, real=0:20:25, peak res=2362.1M, current mem=2238.4M)
picorv32
Ending "Constraint file reading stats" (total cpu=0:00:00.3, real=0:00:00.0, peak res=2249.1M, current mem=2249.1M)
Current (total cpu=0:17:07, real=0:20:25, peak res=2362.1M, current mem=2249.1M)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2249.23 (MB), peak = 2362.13 (MB)
#* Importing design timing data...
#Number of victim nets: 0
#Number of aggressor nets: 0
#Number of weak nets: 0
#Number of critical nets: 0
#	level 1 [   0.0, -1000.0]: 0 nets
#	level 2 [   0.0, -1000.0]: 0 nets
#	level 3 [   0.0, -1000.0]: 0 nets
#Total number of nets: 12656
#
#timing driven effort level: 3
#Start Track Assignment With Timing Driven.
#Done with 910 horizontal wires in 3 hboxes and 715 vertical wires in 3 hboxes.
#Done with 148 horizontal wires in 3 hboxes and 192 vertical wires in 3 hboxes.
#Done with 3 horizontal wires in 3 hboxes and 3 vertical wires in 3 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# Metal1       383.72 	  0.00%  	  0.00% 	  0.00%
# Metal2     46023.73 	  0.03%  	  0.00% 	  0.00%
# Metal3     61443.89 	  0.18%  	  0.00% 	  0.00%
# Metal4     49736.02 	  0.02%  	  0.00% 	  0.00%
# Metal5     32463.56 	  0.03%  	  0.00% 	  0.00%
# Metal6      6004.13 	  0.00%  	  0.00% 	  0.00%
# Metal7       984.90 	  0.00%  	  0.00% 	  0.00%
# Metal8       390.35 	  0.00%  	  0.00% 	  0.00%
# Metal9       434.00 	  0.02%  	  0.00% 	  0.00%
# Metal10        0.00 	  0.00%  	  0.00% 	  0.00%
# Metal11      205.54 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All      198069.81  	  0.07% 	  0.00% 	  0.00%
#Complete Track Assignment With Timing Driven.
#Total number of nets with non-default rule or having extra spacing = 235
#Total wire length = 206262 um.
#Total half perimeter of net bounding box = 205160 um.
#Total wire length on LAYER Metal1 = 381 um.
#Total wire length on LAYER Metal2 = 46115 um.
#Total wire length on LAYER Metal3 = 65210 um.
#Total wire length on LAYER Metal4 = 51058 um.
#Total wire length on LAYER Metal5 = 34921 um.
#Total wire length on LAYER Metal6 = 6571 um.
#Total wire length on LAYER Metal7 = 981 um.
#Total wire length on LAYER Metal8 = 388 um.
#Total wire length on LAYER Metal9 = 432 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 203 um.
#Total number of vias = 78665
#Up-Via Summary (total 78665):
#           
#-----------------------
# Metal1          39054
# Metal2          26499
# Metal3           8736
# Metal4           3437
# Metal5            683
# Metal6            112
# Metal7             58
# Metal8             46
# Metal9             20
# Metal10            20
#-----------------------
#                 78665 
#
#cpu time = 00:00:02, elapsed time = 00:00:04, memory = 2249.43 (MB), peak = 2362.13 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:48
#Elapsed time = 00:01:04
#Increased memory = 63.82 (MB)
#Total memory = 2248.48 (MB)
#Peak memory = 2362.13 (MB)
#Start reading timing information from file .timing_file_979368.tif.gz ...
#Read in timing information for 409 ports, 10572 instances from timing file .timing_file_979368.tif.gz.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 113
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short     Loop   CutSpc   Totals
#	Metal1        6       28       59        0        2       95
#	Metal2        3        0       13        1        0       17
#	Metal3        0        0        0        1        0        1
#	Totals        9       28       72        2        2      113
#5688 out of 10572 instances (53.8%) need to be verified(marked ipoed), dirty area = 21.8%.
#   number of violations = 115
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short     Loop   CutSpc   Totals
#	Metal1        6       28       60        0        2       96
#	Metal2        3        0       14        1        0       18
#	Metal3        0        0        0        1        0        1
#	Totals        9       28       74        2        2      115
#cpu time = 00:01:43, elapsed time = 00:01:44, memory = 2245.10 (MB), peak = 2372.96 (MB)
#start 1st optimization iteration ...
#   number of violations = 15
#
#    By Layer and Type :
#	         MetSpc    Short     Loop   Totals
#	Metal1        4        3        0        7
#	Metal2        0        6        1        7
#	Metal3        0        0        1        1
#	Totals        4        9        2       15
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 2246.83 (MB), peak = 2372.96 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 235
#Total wire length = 219986 um.
#Total half perimeter of net bounding box = 205160 um.
#Total wire length on LAYER Metal1 = 4137 um.
#Total wire length on LAYER Metal2 = 57634 um.
#Total wire length on LAYER Metal3 = 65867 um.
#Total wire length on LAYER Metal4 = 50000 um.
#Total wire length on LAYER Metal5 = 33417 um.
#Total wire length on LAYER Metal6 = 6853 um.
#Total wire length on LAYER Metal7 = 1000 um.
#Total wire length on LAYER Metal8 = 396 um.
#Total wire length on LAYER Metal9 = 399 um.
#Total wire length on LAYER Metal10 = 58 um.
#Total wire length on LAYER Metal11 = 225 um.
#Total number of vias = 84849
#Total number of multi-cut vias = 60652 ( 71.5%)
#Total number of single cut vias = 24197 ( 28.5%)
#Up-Via Summary (total 84849):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         12198 ( 30.0%)     28483 ( 70.0%)      40681
# Metal2          8250 ( 27.4%)     21913 ( 72.6%)      30163
# Metal3          2673 ( 27.8%)      6925 ( 72.2%)       9598
# Metal4           831 ( 24.3%)      2588 ( 75.7%)       3419
# Metal5           189 ( 26.3%)       530 ( 73.7%)        719
# Metal6            18 ( 16.2%)        93 ( 83.8%)        111
# Metal7            13 ( 22.8%)        44 ( 77.2%)         57
# Metal8            11 ( 22.4%)        38 ( 77.6%)         49
# Metal9             7 ( 26.9%)        19 ( 73.1%)         26
# Metal10            7 ( 26.9%)        19 ( 73.1%)         26
#-----------------------------------------------------------
#                24197 ( 28.5%)     60652 ( 71.5%)      84849 
#
#Total number of DRC violations = 15
#Total number of violations on LAYER Metal1 = 7
#Total number of violations on LAYER Metal2 = 7
#Total number of violations on LAYER Metal3 = 1
#Total number of violations on LAYER Metal4 = 0
#Total number of violations on LAYER Metal5 = 0
#Total number of violations on LAYER Metal6 = 0
#Total number of violations on LAYER Metal7 = 0
#Total number of violations on LAYER Metal8 = 0
#Total number of violations on LAYER Metal9 = 0
#Total number of violations on LAYER Metal10 = 0
#Total number of violations on LAYER Metal11 = 0
#Cpu time = 00:01:51
#Elapsed time = 00:01:51
#Increased memory = -1.75 (MB)
#Total memory = 2246.73 (MB)
#Peak memory = 2372.96 (MB)
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 15
#
#    By Layer and Type :
#	         MetSpc    Short     Loop   Totals
#	Metal1        4        3        0        7
#	Metal2        0        6        1        7
#	Metal3        0        0        1        1
#	Totals        4        9        2       15
#cpu time = 00:00:06, elapsed time = 00:00:07, memory = 2245.50 (MB), peak = 2372.96 (MB)
#CELL_VIEW picorv32,init has 15 DRC violations
#Total number of DRC violations = 15
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER Metal1 = 7
#Total number of violations on LAYER Metal2 = 7
#Total number of violations on LAYER Metal3 = 1
#Total number of violations on LAYER Metal4 = 0
#Total number of violations on LAYER Metal5 = 0
#Total number of violations on LAYER Metal6 = 0
#Total number of violations on LAYER Metal7 = 0
#Total number of violations on LAYER Metal8 = 0
#Total number of violations on LAYER Metal9 = 0
#Total number of violations on LAYER Metal10 = 0
#Total number of violations on LAYER Metal11 = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Wed Feb 26 15:53:56 2025
#
#
#Start Post Route Wire Spread.
#Done with 2538 horizontal wires in 5 hboxes and 2843 vertical wires in 6 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 235
#Total wire length = 222202 um.
#Total half perimeter of net bounding box = 205160 um.
#Total wire length on LAYER Metal1 = 4157 um.
#Total wire length on LAYER Metal2 = 58046 um.
#Total wire length on LAYER Metal3 = 66566 um.
#Total wire length on LAYER Metal4 = 50737 um.
#Total wire length on LAYER Metal5 = 33719 um.
#Total wire length on LAYER Metal6 = 6894 um.
#Total wire length on LAYER Metal7 = 1002 um.
#Total wire length on LAYER Metal8 = 396 um.
#Total wire length on LAYER Metal9 = 399 um.
#Total wire length on LAYER Metal10 = 58 um.
#Total wire length on LAYER Metal11 = 229 um.
#Total number of vias = 84849
#Total number of multi-cut vias = 60652 ( 71.5%)
#Total number of single cut vias = 24197 ( 28.5%)
#Up-Via Summary (total 84849):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         12198 ( 30.0%)     28483 ( 70.0%)      40681
# Metal2          8250 ( 27.4%)     21913 ( 72.6%)      30163
# Metal3          2673 ( 27.8%)      6925 ( 72.2%)       9598
# Metal4           831 ( 24.3%)      2588 ( 75.7%)       3419
# Metal5           189 ( 26.3%)       530 ( 73.7%)        719
# Metal6            18 ( 16.2%)        93 ( 83.8%)        111
# Metal7            13 ( 22.8%)        44 ( 77.2%)         57
# Metal8            11 ( 22.4%)        38 ( 77.6%)         49
# Metal9             7 ( 26.9%)        19 ( 73.1%)         26
# Metal10            7 ( 26.9%)        19 ( 73.1%)         26
#-----------------------------------------------------------
#                24197 ( 28.5%)     60652 ( 71.5%)      84849 
#
#
#Start DRC checking..
#   number of violations = 15
#
#    By Layer and Type :
#	         MetSpc    Short     Loop   Totals
#	Metal1        4        3        0        7
#	Metal2        0        6        1        7
#	Metal3        0        0        1        1
#	Totals        4        9        2       15
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 2244.47 (MB), peak = 2372.96 (MB)
#CELL_VIEW picorv32,init has 15 DRC violations
#Total number of DRC violations = 15
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER Metal1 = 7
#Total number of violations on LAYER Metal2 = 7
#Total number of violations on LAYER Metal3 = 1
#Total number of violations on LAYER Metal4 = 0
#Total number of violations on LAYER Metal5 = 0
#Total number of violations on LAYER Metal6 = 0
#Total number of violations on LAYER Metal7 = 0
#Total number of violations on LAYER Metal8 = 0
#Total number of violations on LAYER Metal9 = 0
#Total number of violations on LAYER Metal10 = 0
#Total number of violations on LAYER Metal11 = 0
#   number of violations = 15
#
#    By Layer and Type :
#	         MetSpc    Short     Loop   Totals
#	Metal1        4        3        0        7
#	Metal2        0        6        1        7
#	Metal3        0        0        1        1
#	Totals        4        9        2       15
#cpu time = 00:00:11, elapsed time = 00:00:12, memory = 2244.47 (MB), peak = 2372.96 (MB)
#CELL_VIEW picorv32,init has 15 DRC violations
#Total number of DRC violations = 15
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER Metal1 = 7
#Total number of violations on LAYER Metal2 = 7
#Total number of violations on LAYER Metal3 = 1
#Total number of violations on LAYER Metal4 = 0
#Total number of violations on LAYER Metal5 = 0
#Total number of violations on LAYER Metal6 = 0
#Total number of violations on LAYER Metal7 = 0
#Total number of violations on LAYER Metal8 = 0
#Total number of violations on LAYER Metal9 = 0
#Total number of violations on LAYER Metal10 = 0
#Total number of violations on LAYER Metal11 = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 235
#Total wire length = 222202 um.
#Total half perimeter of net bounding box = 205160 um.
#Total wire length on LAYER Metal1 = 4157 um.
#Total wire length on LAYER Metal2 = 58046 um.
#Total wire length on LAYER Metal3 = 66566 um.
#Total wire length on LAYER Metal4 = 50737 um.
#Total wire length on LAYER Metal5 = 33719 um.
#Total wire length on LAYER Metal6 = 6894 um.
#Total wire length on LAYER Metal7 = 1002 um.
#Total wire length on LAYER Metal8 = 396 um.
#Total wire length on LAYER Metal9 = 399 um.
#Total wire length on LAYER Metal10 = 58 um.
#Total wire length on LAYER Metal11 = 229 um.
#Total number of vias = 84849
#Total number of multi-cut vias = 60652 ( 71.5%)
#Total number of single cut vias = 24197 ( 28.5%)
#Up-Via Summary (total 84849):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         12198 ( 30.0%)     28483 ( 70.0%)      40681
# Metal2          8250 ( 27.4%)     21913 ( 72.6%)      30163
# Metal3          2673 ( 27.8%)      6925 ( 72.2%)       9598
# Metal4           831 ( 24.3%)      2588 ( 75.7%)       3419
# Metal5           189 ( 26.3%)       530 ( 73.7%)        719
# Metal6            18 ( 16.2%)        93 ( 83.8%)        111
# Metal7            13 ( 22.8%)        44 ( 77.2%)         57
# Metal8            11 ( 22.4%)        38 ( 77.6%)         49
# Metal9             7 ( 26.9%)        19 ( 73.1%)         26
# Metal10            7 ( 26.9%)        19 ( 73.1%)         26
#-----------------------------------------------------------
#                24197 ( 28.5%)     60652 ( 71.5%)      84849 
#
#detailRoute Statistics:
#Cpu time = 00:02:10
#Elapsed time = 00:02:12
#Increased memory = -4.01 (MB)
#Total memory = 2244.47 (MB)
#Peak memory = 2372.96 (MB)
#	no debugging net set
#
#globalDetailRoute statistics:
#Cpu time = 00:03:08
#Elapsed time = 00:03:26
#Increased memory = 22.94 (MB)
#Total memory = 2193.21 (MB)
#Peak memory = 2372.96 (MB)
#Number of warnings = 2
#Total number of warnings = 10
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Feb 26 15:54:08 2025
#
% End globalDetailRoute (date=02/26 15:54:08, total cpu=0:03:08, real=0:03:26, peak res=2373.0M, current mem=2192.5M)
#Default setup view is reset to default_emulate_view.
#Default setup view is reset to default_emulate_view.
AAE_INFO: Post Route call back at the end of routeDesign
#routeDesign: cpu time = 00:03:09, elapsed time = 00:03:27, memory = 2175.66 (MB), peak = 2372.96 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
WARNING   IMPPSP-1003          4  Found use of '%s'. This will continue to...
WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
WARNING   TCLCMD-1403          1  '%s'                                     
*** Message Summary: 8 warning(s), 0 error(s)

#% End routeDesign (date=02/26 15:54:09, total cpu=0:03:09, real=0:03:28, peak res=2373.0M, current mem=2175.7M)
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix picorv32_postRoute -outDir timingReports
Switching SI Aware to true by default in postroute mode   
AAE_INFO: switching -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware

**ERROR: (IMPOPT-7027):	The analysis mode needs to be set to 'OCV' in post route stage for post route timing & optimization. To avoid this message & allow post route steps to proceed set 'setAnalysisMode -analysisType onChipVariation'. It is also recommended to set '-cppr both' alongside this to remove clock re-convergence pessimism for both setup and hold modes.

<CMD> setAnalysisMode -analysisType onChipVariation -cppr both
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix picorv32_postRoute -outDir timingReports
*** timeDesign #5 [begin] : totSession cpu/real = 0:19:20.4/0:22:24.4 (0.9), mem = 2384.3M
 Reset EOS DB
Ignoring AAE DB Resetting ...
#Invoke dbWirePreImport deleteTR=0 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=14814)
#Extract in post route mode
#Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
#Fast data preparation for tQuantus.
#Start routing data preparation on Wed Feb 26 15:54:10 2025
#
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2177.18 (MB), peak = 2372.96 (MB)
#Start routing data preparation on Wed Feb 26 15:54:11 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.900.
#Voltage range [0.000 - 0.000] has 132 nets.
#Voltage range [0.000 - 0.900] has 14681 nets.
#Voltage range [0.900 - 0.900] has 1 net.
#Build and mark too close pins for the same net.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2221.95 (MB), peak = 2372.96 (MB)
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner default_emulate_rc_corner /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 125.000000 (real) 
#METAL_1 -> Metal1 (1)
#METAL_2 -> Metal2 (2)
#METAL_3 -> Metal3 (3)
#METAL_4 -> Metal4 (4)
#METAL_5 -> Metal5 (5)
#METAL_6 -> Metal6 (6)
#METAL_7 -> Metal7 (7)
#METAL_8 -> Metal8 (8)
#METAL_9 -> Metal9 (9)
#METAL_10 -> Metal10 (10)
#METAL_11 -> Metal11 (11)
#SADV-On
# Corner(s) : 
#default_emulate_rc_corner [125.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 125.000000
# Ref. Temp   : 25.000000
#SADV-Off
#total pattern=286 [11, 792]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch
#found RESMODEL /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 125.000000 
#number model r/c [1,1] [11,792] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:07, memory = 2225.71 (MB), peak = 2372.96 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 2225.71 (MB)
#Peak memory = 2372.96 (MB)
#begin processing metal fill model file
#end processing metal fill model file
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#4x4 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 9 hboxes with single thread on machine with  2.30GHz 512KB Cache 12CPU...
#Process 0 special clock nets for rc extraction
#Total 12656 nets were built. 279 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:06, elapsed time = 00:00:06 .
#   Increased memory =    65.12 (MB), total memory =  2290.84 (MB), peak memory =  2372.96 (MB)
#Register nets and terms for rcdb /tmp/innovus_temp_979368_cn90.it.auth.gr_sourlieleni_dtW2OK/nr979368_QtPZN6.rcdb.d
#Finish registering nets and terms for rcdb.
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2250.93 (MB), peak = 2372.96 (MB)
#RC Statistics: 63466 Res, 35672 Ground Cap, 722 XCap (Edge to Edge)
#RC V/H edge ratio: 0.43, Avg V/H Edge Length: 3818.46 (32868), Avg L-Edge Length: 8722.41 (19397)
#Nets and terms are pre-registered for rcdb /tmp/innovus_temp_979368_cn90.it.auth.gr_sourlieleni_dtW2OK/nr979368_QtPZN6.rcdb.d.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 76363 nodes, 63707 edges, and 1644 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2243.05 (MB), peak = 2372.96 (MB)
Restoring parasitic data from file '/tmp/innovus_temp_979368_cn90.it.auth.gr_sourlieleni_dtW2OK/nr979368_QtPZN6.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2454.121M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_979368_cn90.it.auth.gr_sourlieleni_dtW2OK/nr979368_QtPZN6.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell picorv32 has rcdb /tmp/innovus_temp_979368_cn90.it.auth.gr_sourlieleni_dtW2OK/nr979368_QtPZN6.rcdb.d specified
Cell picorv32, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:01.2 real: 0:00:01.0 mem: 2446.859M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:10
#Elapsed time = 00:00:16
#Increased memory = 21.29 (MB)
#Total memory = 2243.23 (MB)
#Peak memory = 2372.96 (MB)
#
#279 inserted nodes are removed
#	no debugging net set
#Start Inst Signature in MT(0)
#Start Net Signature in MT(20227770)
#Calculate SNet Signature in MT (62835050)
#Run time and memory report for RC extraction:
#RC extraction running on  2.30GHz 512KB Cache 12CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2190.91 (MB), peak memory =  2372.96 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2190.91 (MB), peak memory =  2372.96 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2190.91 (MB), peak memory =  2372.96 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2190.91 (MB), peak memory =  2372.96 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2190.91 (MB), peak memory =  2372.96 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2190.91 (MB), peak memory =  2372.96 (MB)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
AAE DB initialization (MEM=2405.4 CPU=0:00:00.0 REAL=0:00:00.0) 
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: picorv32
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2412.92)
Reading RCDB with compressed RC data.
Total number of fetched objects 14635
AAE_INFO-618: Total number of nets in the design is 14814,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2467.3 CPU=0:00:03.4 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=2467.3 CPU=0:00:03.9 REAL=0:00:04.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2467.3M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:01.0, MEM = 2467.3M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2402.42)
Glitch Analysis: View default_emulate_view -- Total Number of Nets Skipped = 5. 
Glitch Analysis: View default_emulate_view -- Total Number of Nets Analyzed = 14635. 
Total number of fetched objects 14635
AAE_INFO-618: Total number of nets in the design is 14814,  1.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=2442.59 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2442.59 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:07.3 real=0:00:08.0 totSessionCpu=0:19:42 mem=2450.6M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.026  |  0.788  |  0.886  |  0.026  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  2253   |  1945   |   58    |   714   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    234 (234)     |   -0.107   |    234 (234)     |
|   max_tran     |    238 (242)     |   -0.329   |    238 (242)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.956%
------------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 24.3 sec
Total Real time: 49.0 sec
Total Memory Usage: 2420.167969 Mbytes
Reset AAE Options
*** timeDesign #5 [finish] : cpu/real = 0:00:24.3/0:00:49.1 (0.5), totSession cpu/real = 0:19:44.7/0:23:13.5 (0.9), mem = 2420.2M
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix picorv32_postRoute -outDir timingReports
*** timeDesign #6 [begin] : totSession cpu/real = 0:19:44.7/0:23:13.5 (0.9), mem = 2420.2M
 Reset EOS DB
Ignoring AAE DB Resetting ...
#Start Inst Signature in MT(0)
#Start Net Signature in MT(20227770)
#Calculate SNet Signature in MT (62835050)
#Run time and memory report for RC extraction:
#RC extraction running on  2.30GHz 512KB Cache 12CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2233.27 (MB), peak memory =  2372.96 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2233.27 (MB), peak memory =  2372.96 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2233.27 (MB), peak memory =  2372.96 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2233.27 (MB), peak memory =  2372.96 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2233.27 (MB), peak memory =  2372.96 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =    -2.00 (MB), total memory =  2233.27 (MB), peak memory =  2372.96 (MB)
The design is extracted. Skipping TQuantus.
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: picorv32
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2388.46)
Reading RCDB with compressed RC data.
Total number of fetched objects 14635
AAE_INFO-618: Total number of nets in the design is 14814,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2432.5 CPU=0:00:03.4 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=2432.5 CPU=0:00:03.8 REAL=0:00:04.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2440.5M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2440.5M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2398.62)
Glitch Analysis: View default_emulate_view -- Total Number of Nets Skipped = 5. 
Glitch Analysis: View default_emulate_view -- Total Number of Nets Analyzed = 14635. 
Total number of fetched objects 14635
AAE_INFO-618: Total number of nets in the design is 14814,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2439.79 CPU=0:00:00.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2439.79 CPU=0:00:00.2 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:06.9 real=0:00:07.0 totSessionCpu=0:19:53 mem=2447.8M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.048  |  1.070  |  1.387  |  0.048  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  2253   |  1945   |   58    |   714   |
+--------------------+---------+---------+---------+---------+

Density: 74.956%
------------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 9.04 sec
Total Real time: 10.0 sec
Total Memory Usage: 2378.0625 Mbytes
Reset AAE Options
*** timeDesign #6 [finish] : cpu/real = 0:00:09.1/0:00:09.7 (0.9), totSession cpu/real = 0:19:53.8/0:23:23.2 (0.9), mem = 2378.1M
<CMD> report_power
env CDS_WORKAREA is set to /home/s/sourlieleni/exercise10
Using Power View: default_emulate_view.
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: picorv32
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2380.08)
Total number of fetched objects 14635
AAE_INFO-618: Total number of nets in the design is 14814,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2439.38 CPU=0:00:03.2 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=2439.38 CPU=0:00:03.6 REAL=0:00:04.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2447.4M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:01.0, MEM = 2447.4M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2405.5)
Glitch Analysis: View default_emulate_view -- Total Number of Nets Skipped = 5. 
Glitch Analysis: View default_emulate_view -- Total Number of Nets Analyzed = 14635. 
Total number of fetched objects 14635
AAE_INFO-618: Total number of nets in the design is 14814,  1.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=2445.66 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2445.66 CPU=0:00:00.2 REAL=0:00:00.0)

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2238.18MB/3659.66MB/2370.43MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2238.18MB/3659.66MB/2370.43MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2238.18MB/3659.66MB/2370.43MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Feb-26 15:55:15 (2025-Feb-26 13:55:15 GMT)
2025-Feb-26 15:55:15 (2025-Feb-26 13:55:15 GMT): 10%
2025-Feb-26 15:55:15 (2025-Feb-26 13:55:15 GMT): 20%
2025-Feb-26 15:55:15 (2025-Feb-26 13:55:15 GMT): 30%
2025-Feb-26 15:55:15 (2025-Feb-26 13:55:15 GMT): 40%
2025-Feb-26 15:55:15 (2025-Feb-26 13:55:15 GMT): 50%
2025-Feb-26 15:55:15 (2025-Feb-26 13:55:15 GMT): 60%
2025-Feb-26 15:55:15 (2025-Feb-26 13:55:15 GMT): 70%
2025-Feb-26 15:55:15 (2025-Feb-26 13:55:15 GMT): 80%
2025-Feb-26 15:55:15 (2025-Feb-26 13:55:15 GMT): 90%

Finished Levelizing
2025-Feb-26 15:55:15 (2025-Feb-26 13:55:15 GMT)

Starting Activity Propagation
2025-Feb-26 15:55:15 (2025-Feb-26 13:55:15 GMT)
2025-Feb-26 15:55:15 (2025-Feb-26 13:55:15 GMT): 10%
2025-Feb-26 15:55:15 (2025-Feb-26 13:55:15 GMT): 20%

Finished Activity Propagation
2025-Feb-26 15:55:16 (2025-Feb-26 13:55:16 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:00, mem(process/total/peak)=2238.55MB/3659.66MB/2370.43MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Feb-26 15:55:16 (2025-Feb-26 13:55:16 GMT)
 ... Calculating switching power
2025-Feb-26 15:55:16 (2025-Feb-26 13:55:16 GMT): 10%
2025-Feb-26 15:55:16 (2025-Feb-26 13:55:16 GMT): 20%
2025-Feb-26 15:55:16 (2025-Feb-26 13:55:16 GMT): 30%
2025-Feb-26 15:55:16 (2025-Feb-26 13:55:16 GMT): 40%
2025-Feb-26 15:55:16 (2025-Feb-26 13:55:16 GMT): 50%
 ... Calculating internal and leakage power
2025-Feb-26 15:55:16 (2025-Feb-26 13:55:16 GMT): 60%
2025-Feb-26 15:55:16 (2025-Feb-26 13:55:16 GMT): 70%
2025-Feb-26 15:55:16 (2025-Feb-26 13:55:16 GMT): 80%
2025-Feb-26 15:55:16 (2025-Feb-26 13:55:16 GMT): 90%

Finished Calculating power
2025-Feb-26 15:55:17 (2025-Feb-26 13:55:17 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=2239.44MB/3667.66MB/2370.43MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2239.44MB/3667.66MB/2370.43MB)

Ended Power Analysis: (cpu=0:00:02, real=0:00:01, mem(process/total/peak)=2239.44MB/3667.66MB/2370.43MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2239.44MB/3667.66MB/2370.43MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 21.35-s114_1 (64bit) 10/13/2022 12:11 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2025-Feb-26 15:55:17 (2025-Feb-26 13:55:17 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: picorv32
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        1.22473141 	   30.3168%
Total Switching Power:       2.81431770 	   69.6651%
Total Leakage Power:         0.00073289 	    0.0181%
Total Power:                 4.03978200
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         0.546     0.08118   0.0002238      0.6274       15.53
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                     0.5722       2.686    0.000481       3.259       80.67
Clock (Combinational)            0.04282     0.04187   1.486e-05     0.08471       2.097
Clock (Sequential)                0.0637    0.004962   1.316e-05     0.06867         1.7
-----------------------------------------------------------------------------------------
Total                              1.225       2.814   0.0007329        4.04         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      1.225       2.814   0.0007329        4.04         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                               0.1065     0.04684   2.802e-05      0.1534       3.797
-----------------------------------------------------------------------------------------
Total                             0.1065     0.04684   2.802e-05      0.1534       3.797
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.004000 usec 
Clock Toggle Rate:   500.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:   FE_OFC685_mem_la_addr_4 (CLKBUFX20):          0.01658
*              Highest Leakage Power: CDN_MBIT_genblk1.pcpi_mul_rs2_reg[14]_MB_genblk1.pcpi_mul_rs2_reg[18]_MB_genblk1.pcpi_mul_rs2_reg[20]_MB_genblk1.pcpi_mul_rs2_reg[22] (DFF4X2):        6.559e-07
*                Total Cap:      1.1936e-10 F
*                Total instances in design: 10572
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2243.18MB/3667.66MB/2370.43MB)

<CMD> report_area
<CMD> getMultiCpuUsage -localCpu
<CMD> get_verify_drc_mode -disable_rules -quiet
<CMD> get_verify_drc_mode -quiet -area
<CMD> get_verify_drc_mode -quiet -layer_range
<CMD> get_verify_drc_mode -check_ndr_spacing -quiet
<CMD> get_verify_drc_mode -check_only -quiet
<CMD> get_verify_drc_mode -check_same_via_cell -quiet
<CMD> get_verify_drc_mode -exclude_pg_net -quiet
<CMD> get_verify_drc_mode -ignore_trial_route -quiet
<CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
<CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
<CMD> get_verify_drc_mode -limit -quiet
<CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report picorv32.drc.rpt -limit 1000
<CMD> verify_drc
#-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
#-check_same_via_cell true               # bool, default=false, user setting
#-report picorv32.drc.rpt                # string, default="", user setting
 *** Starting Verify DRC (MEM: 2549.7) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading

  Verification Complete : 13 Viols.

 Violation Summary By Layer and Type:

	          Short   MetSpc   MinEnc   Totals
	Metal1        3        3        0        6
	Metal2        6        0        0        6
	Metal3        0        0        1        1
	Totals        9        3        1       13

 *** End Verify DRC (CPU: 0:00:04.5  ELAPSED TIME: 4.00  MEM: 256.1M) ***

<CMD> set_verify_drc_mode -area {0 0 0 0}
<CMD> ecoRoute -fix_drc
**INFO: User settings:
setNanoRouteMode -drouteEndIteration                            1
setNanoRouteMode -droutePostRouteSpreadWire                     1
setNanoRouteMode -droutePostRouteWidenWireRule                  LEFSpecialRouteSpec
setNanoRouteMode -drouteUseLefPinTaperRule                      true
setNanoRouteMode -drouteUseMinSpacingForBlockage                auto
setNanoRouteMode -drouteUseMultiCutViaEffort                    medium
setNanoRouteMode -extractDesignSignature                        105419642
setNanoRouteMode -extractRcModelFile                            rc_model.bin
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           38
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
setNanoRouteMode -routeBottomRoutingLayer                       1
setNanoRouteMode -routeSiEffort                                 high
setNanoRouteMode -routeStrictlyHonorNonDefaultRule              false
setNanoRouteMode -routeTopRoutingLayer                          11
setNanoRouteMode -routeWithSiDriven                             true
setNanoRouteMode -routeWithTimingDriven                         true
setNanoRouteMode -timingEngine                                  {}
setDesignMode -propagateActivity                                true

#% Begin detailRoute (date=02/26 16:02:41, mem=2296.8M)

detailRoute -fix_drc

#Start detailRoute on Wed Feb 26 16:02:41 2025
#
#WARNING (NRIF-78) The option routeWithEco combined with routeWithTimingDriven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
#WARNING (NRIF-78) The option routeWithEco combined with routeWithTimingDriven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
Initializing multi-corner resistance tables ...
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=14814)
#NanoRoute Version 21.35-s114_1 NR220912-2004/21_15-UB
#WARNING (NRDR-122) Fix drc only. Post-routing optimization cannot be done.
#WARNING (NRDB-942) Reset routeExpWithEcoForShielding to false because there is no existing shielding wire.
#Start routing data preparation on Wed Feb 26 16:02:42 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.900.
#Voltage range [0.000 - 0.000] has 132 nets.
#Voltage range [0.000 - 0.900] has 14681 nets.
#Voltage range [0.900 - 0.900] has 1 net.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2293.98 (MB), peak = 2372.96 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:03, elapsed time = 00:00:04, memory = 2334.91 (MB), peak = 2372.96 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 28
#
#    By Layer and Type :
#	         MetSpc    Short   MinEnc     Loop   Totals
#	Metal1        7        6        0        0       13
#	Metal2        0       12        0        1       13
#	Metal3        0        0        1        1        2
#	Totals        7       18        1        2       28
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2334.95 (MB), peak = 2372.96 (MB)
#start 1st fixing drc iteration ...
#   number of violations = 17
#
#    By Layer and Type :
#	         MetSpc    Short   MinEnc     Loop   Totals
#	Metal1        7        1        0        0        8
#	Metal2        0        6        0        1        7
#	Metal3        0        0        1        1        2
#	Totals        7        7        1        2       17
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2336.13 (MB), peak = 2372.96 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 235
#Total wire length = 222200 um.
#Total half perimeter of net bounding box = 205160 um.
#Total wire length on LAYER Metal1 = 4155 um.
#Total wire length on LAYER Metal2 = 58046 um.
#Total wire length on LAYER Metal3 = 66567 um.
#Total wire length on LAYER Metal4 = 50736 um.
#Total wire length on LAYER Metal5 = 33719 um.
#Total wire length on LAYER Metal6 = 6894 um.
#Total wire length on LAYER Metal7 = 1002 um.
#Total wire length on LAYER Metal8 = 396 um.
#Total wire length on LAYER Metal9 = 399 um.
#Total wire length on LAYER Metal10 = 58 um.
#Total wire length on LAYER Metal11 = 229 um.
#Total number of vias = 84858
#Total number of multi-cut vias = 60647 ( 71.5%)
#Total number of single cut vias = 24211 ( 28.5%)
#Up-Via Summary (total 84858):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         12202 ( 30.0%)     28483 ( 70.0%)      40685
# Metal2          8259 ( 27.4%)     21909 ( 72.6%)      30168
# Metal3          2674 ( 27.9%)      6924 ( 72.1%)       9598
# Metal4           831 ( 24.3%)      2588 ( 75.7%)       3419
# Metal5           189 ( 26.3%)       530 ( 73.7%)        719
# Metal6            18 ( 16.2%)        93 ( 83.8%)        111
# Metal7            13 ( 22.8%)        44 ( 77.2%)         57
# Metal8            11 ( 22.4%)        38 ( 77.6%)         49
# Metal9             7 ( 26.9%)        19 ( 73.1%)         26
# Metal10            7 ( 26.9%)        19 ( 73.1%)         26
#-----------------------------------------------------------
#                24211 ( 28.5%)     60647 ( 71.5%)      84858 
#
#Total number of DRC violations = 17
#Total number of violations on LAYER Metal1 = 8
#Total number of violations on LAYER Metal2 = 7
#Total number of violations on LAYER Metal3 = 2
#Total number of violations on LAYER Metal4 = 0
#Total number of violations on LAYER Metal5 = 0
#Total number of violations on LAYER Metal6 = 0
#Total number of violations on LAYER Metal7 = 0
#Total number of violations on LAYER Metal8 = 0
#Total number of violations on LAYER Metal9 = 0
#Total number of violations on LAYER Metal10 = 0
#Total number of violations on LAYER Metal11 = 0
#Cpu time = 00:00:06
#Elapsed time = 00:00:08
#Increased memory = 46.18 (MB)
#Total memory = 2336.02 (MB)
#Peak memory = 2372.96 (MB)
#	no debugging net set
#
#detailRoute statistics:
#Cpu time = 00:00:08
#Elapsed time = 00:00:10
#Increased memory = -42.88 (MB)
#Total memory = 2253.95 (MB)
#Peak memory = 2372.96 (MB)
#Number of warnings = 3
#Total number of warnings = 14
#Number of fails = 0
#Total number of fails = 0
#Complete detailRoute on Wed Feb 26 16:02:50 2025
#
#% End detailRoute (date=02/26 16:02:50, total cpu=0:00:08.2, real=0:00:09.0, peak res=2335.0M, current mem=2254.2M)
<CMD> get_verify_drc_mode -disable_rules -quiet
<CMD> get_verify_drc_mode -quiet -area
<CMD> get_verify_drc_mode -quiet -layer_range
<CMD> get_verify_drc_mode -check_ndr_spacing -quiet
<CMD> get_verify_drc_mode -check_only -quiet
<CMD> get_verify_drc_mode -check_same_via_cell -quiet
<CMD> get_verify_drc_mode -exclude_pg_net -quiet
<CMD> get_verify_drc_mode -ignore_trial_route -quiet
<CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
<CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
<CMD> get_verify_drc_mode -limit -quiet
<CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report picorv32.drc.rpt -limit 1000
<CMD> verify_drc
#-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
#-check_same_via_cell true               # bool, default=false, user setting
#-report picorv32.drc.rpt                # string, default="", user setting
 *** Starting Verify DRC (MEM: 2535.5) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading

  Verification Complete : 11 Viols.

 Violation Summary By Layer and Type:

	          Short   MetSpc   MinEnc   Totals
	Metal1        1        3        0        4
	Metal2        6        0        0        6
	Metal3        0        0        1        1
	Totals        7        3        1       11

 *** End Verify DRC (CPU: 0:00:04.9  ELAPSED TIME: 7.00  MEM: 256.1M) ***

<CMD> set_verify_drc_mode -area {0 0 0 0}
<CMD> setMetalFill -layer Metal1 -opcActiveSpacing 0.060 -minDensity 10.00
<CMD> setMetalFill -layer Metal2 -opcActiveSpacing 0.070 -minDensity 10.00
<CMD> setMetalFill -layer Metal3 -opcActiveSpacing 0.070 -minDensity 10.00
<CMD> setMetalFill -layer Metal4 -opcActiveSpacing 0.070 -minDensity 10.00
<CMD> setMetalFill -layer Metal5 -opcActiveSpacing 0.070 -minDensity 10.00
<CMD> setMetalFill -layer Metal6 -opcActiveSpacing 0.070 -minDensity 10.00
<CMD> setMetalFill -layer Metal7 -opcActiveSpacing 0.070 -minDensity 10.00
<CMD> setMetalFill -layer Metal8 -opcActiveSpacing 0.070 -minDensity 10.00
<CMD> setMetalFill -layer Metal9 -opcActiveSpacing 0.070 -minDensity 10.00
<CMD> setMetalFill -layer Metal10 -opcActiveSpacing 0.200 -minDensity 10.00
<CMD> setMetalFill -layer Metal11 -opcActiveSpacing 0.200 -minDensity 10.00

*** Memory Usage v#1 (Current mem = 2535.617M, initial mem = 483.844M) ***
*** Message Summary: 65 warning(s), 6 error(s)

--- Ending "Innovus" (totcpu=0:21:27, real=0:32:45, mem=2535.6M) ---
