/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [5:0] _00_;
  reg [6:0] _01_;
  wire [9:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [22:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [4:0] celloutsig_0_17z;
  wire [2:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [3:0] celloutsig_0_23z;
  wire [5:0] celloutsig_0_24z;
  wire [7:0] celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire [36:0] celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [2:0] celloutsig_0_40z;
  wire [16:0] celloutsig_0_41z;
  wire [9:0] celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire [5:0] celloutsig_0_4z;
  wire celloutsig_0_53z;
  wire [4:0] celloutsig_0_58z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [20:0] celloutsig_0_8z;
  wire [8:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [3:0] celloutsig_1_11z;
  wire [3:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [13:0] celloutsig_1_14z;
  wire [12:0] celloutsig_1_15z;
  wire [9:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [7:0] celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [7:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_34z = celloutsig_0_18z[1] ? celloutsig_0_18z[1] : celloutsig_0_29z;
  assign celloutsig_0_5z = celloutsig_0_2z ? celloutsig_0_4z[2] : in_data[56];
  assign celloutsig_1_4z = celloutsig_1_3z ? celloutsig_1_0z : celloutsig_1_2z;
  assign celloutsig_0_1z = in_data[20] ? celloutsig_0_0z[8] : in_data[72];
  assign celloutsig_0_19z = celloutsig_0_7z ? celloutsig_0_10z : celloutsig_0_3z;
  assign celloutsig_0_30z = celloutsig_0_22z ? celloutsig_0_11z[16] : celloutsig_0_11z[11];
  assign celloutsig_0_27z = ~(celloutsig_0_5z & celloutsig_0_21z);
  assign celloutsig_0_35z = !(celloutsig_0_7z ? celloutsig_0_7z : celloutsig_0_2z);
  assign celloutsig_0_6z = !(celloutsig_0_5z ? in_data[32] : celloutsig_0_5z);
  assign celloutsig_0_15z = ~celloutsig_0_6z;
  assign celloutsig_0_36z = ~((celloutsig_0_4z[1] | celloutsig_0_32z) & celloutsig_0_32z);
  assign celloutsig_1_19z = ~((celloutsig_1_15z[5] | celloutsig_1_5z) & celloutsig_1_12z[1]);
  assign celloutsig_0_14z = ~((celloutsig_0_0z[0] | celloutsig_0_8z[2]) & celloutsig_0_12z);
  assign celloutsig_1_6z = { in_data[145:140], celloutsig_1_0z, celloutsig_1_1z } + { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_4z };
  reg [6:0] _16_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _16_ <= 7'h00;
    else _16_ <= { celloutsig_0_53z, celloutsig_0_15z, celloutsig_0_44z, celloutsig_0_40z, celloutsig_0_30z };
  assign out_data[38:32] = _16_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _00_ <= 6'h00;
    else _00_ <= { celloutsig_0_11z[3:0], celloutsig_0_5z, celloutsig_0_15z };
  always_ff @(posedge clkin_data[32], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _01_ <= 7'h00;
    else _01_ <= celloutsig_0_9z[7:1];
  assign celloutsig_0_37z = { celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_29z, celloutsig_0_15z, celloutsig_0_10z, celloutsig_0_23z, celloutsig_0_35z, celloutsig_0_33z, celloutsig_0_11z, celloutsig_0_18z } & { in_data[44:34], celloutsig_0_13z, celloutsig_0_22z, celloutsig_0_25z, celloutsig_0_15z, celloutsig_0_15z, celloutsig_0_24z, celloutsig_0_15z, celloutsig_0_27z, celloutsig_0_6z, celloutsig_0_17z };
  assign celloutsig_0_40z = celloutsig_0_23z[2:0] & { celloutsig_0_38z, celloutsig_0_6z, celloutsig_0_30z };
  assign celloutsig_0_11z = { celloutsig_0_8z[19:4], celloutsig_0_4z, celloutsig_0_5z } & { celloutsig_0_9z[7:1], celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_6z };
  assign celloutsig_0_24z = { celloutsig_0_4z[0], celloutsig_0_18z, celloutsig_0_1z, celloutsig_0_7z } & { in_data[38], celloutsig_0_2z, celloutsig_0_19z, celloutsig_0_3z, celloutsig_0_21z, celloutsig_0_19z };
  assign celloutsig_0_58z = _01_[6:2] / { 1'h1, celloutsig_0_41z[14:12], celloutsig_0_39z };
  assign celloutsig_1_11z = { celloutsig_1_6z[5:4], celloutsig_1_10z, celloutsig_1_8z } / { 1'h1, celloutsig_1_6z[3:1] };
  assign celloutsig_1_8z = { celloutsig_1_6z[6:0], celloutsig_1_1z } == in_data[156:149];
  assign celloutsig_1_10z = { celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_4z } == { celloutsig_1_9z[6:3], celloutsig_1_0z };
  assign celloutsig_0_3z = { in_data[59:58], celloutsig_0_2z } > in_data[44:42];
  assign celloutsig_1_1z = in_data[123:115] > in_data[183:175];
  assign celloutsig_1_18z = { celloutsig_1_16z[4:0], celloutsig_1_17z, celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_12z, celloutsig_1_11z, celloutsig_1_5z, celloutsig_1_2z } > { in_data[171:149], celloutsig_1_13z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_31z = celloutsig_0_0z[6:2] <= celloutsig_0_25z[7:3];
  assign celloutsig_0_53z = ! { celloutsig_0_43z[9:6], celloutsig_0_21z, celloutsig_0_33z };
  assign celloutsig_0_21z = ! { in_data[14:12], celloutsig_0_3z, celloutsig_0_14z, celloutsig_0_5z };
  assign celloutsig_0_29z = ! { in_data[92:83], celloutsig_0_2z };
  assign celloutsig_0_39z = { celloutsig_0_11z[16], celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_31z, celloutsig_0_34z, celloutsig_0_18z } || celloutsig_0_37z[34:22];
  assign celloutsig_1_17z = { celloutsig_1_14z[6:3], celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_1z } || { celloutsig_1_15z[11:5], celloutsig_1_11z, celloutsig_1_3z, celloutsig_1_13z, celloutsig_1_5z };
  assign celloutsig_0_10z = { celloutsig_0_9z[1], celloutsig_0_2z, celloutsig_0_2z } || celloutsig_0_8z[3:1];
  assign celloutsig_0_12z = { celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_2z } || celloutsig_0_4z[5:3];
  assign celloutsig_0_7z = { in_data[19:13], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_6z } < { celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_0_0z = in_data[77:68] % { 1'h1, in_data[70:62] };
  assign celloutsig_1_16z = { in_data[144:142], celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_12z } % { 1'h1, celloutsig_1_14z[12:4] };
  assign celloutsig_0_17z = celloutsig_0_8z[6:2] % { 1'h1, celloutsig_0_0z[4:1] };
  assign celloutsig_0_18z = celloutsig_0_17z[2:0] % { 1'h1, celloutsig_0_0z[4], celloutsig_0_12z };
  assign celloutsig_0_9z = in_data[22:14] % { 1'h1, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_5z };
  assign celloutsig_0_43z = celloutsig_0_10z ? { celloutsig_0_11z[0], celloutsig_0_17z, celloutsig_0_1z, celloutsig_0_28z, celloutsig_0_28z, celloutsig_0_6z } : { celloutsig_0_2z, celloutsig_0_9z };
  assign celloutsig_1_15z = celloutsig_1_14z[12:0] | { celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_9z };
  assign celloutsig_0_8z = { in_data[92:83], celloutsig_0_0z, celloutsig_0_7z } | { in_data[51:43], celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_1_5z = & { celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_2z = & in_data[82:55];
  assign celloutsig_0_22z = | { celloutsig_0_18z[0], celloutsig_0_21z, celloutsig_0_2z, celloutsig_0_10z };
  assign celloutsig_0_13z = ~^ { celloutsig_0_4z[3:0], celloutsig_0_12z, celloutsig_0_5z };
  assign celloutsig_0_41z = { celloutsig_0_37z[26:11], celloutsig_0_14z } << { celloutsig_0_28z, celloutsig_0_5z, celloutsig_0_32z, celloutsig_0_33z, _01_, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_27z };
  assign celloutsig_0_4z = { in_data[36], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_2z } >> { celloutsig_0_0z[9:5], celloutsig_0_1z };
  assign celloutsig_0_23z = { celloutsig_0_1z, celloutsig_0_18z } >> { celloutsig_0_8z[9:7], celloutsig_0_12z };
  assign celloutsig_1_7z = { celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z } ~^ in_data[165:162];
  assign celloutsig_1_12z = { celloutsig_1_11z[3:2], celloutsig_1_10z, celloutsig_1_5z } ~^ { celloutsig_1_6z[3:1], celloutsig_1_10z };
  assign celloutsig_1_14z = { celloutsig_1_6z[6:0], celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_13z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_2z } ~^ { in_data[158:147], celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_9z = { in_data[119:113], celloutsig_1_1z } ^ { celloutsig_1_6z[7:1], celloutsig_1_3z };
  assign celloutsig_0_25z = { in_data[28], celloutsig_0_13z, celloutsig_0_4z } ^ celloutsig_0_0z[9:2];
  assign celloutsig_0_32z = ~((celloutsig_0_0z[6] & in_data[12]) | _00_[3]);
  assign celloutsig_0_38z = ~((celloutsig_0_11z[12] & celloutsig_0_1z) | _00_[1]);
  assign celloutsig_0_44z = ~((celloutsig_0_36z & _01_[4]) | celloutsig_0_10z);
  assign celloutsig_1_2z = ~((celloutsig_1_0z & celloutsig_1_0z) | celloutsig_1_1z);
  assign celloutsig_1_3z = ~((celloutsig_1_0z & celloutsig_1_2z) | celloutsig_1_0z);
  assign celloutsig_1_13z = ~((celloutsig_1_6z[1] & celloutsig_1_8z) | celloutsig_1_1z);
  assign celloutsig_0_33z = ~((celloutsig_0_27z & celloutsig_0_28z) | (celloutsig_0_12z & celloutsig_0_1z));
  assign celloutsig_1_0z = ~((in_data[167] & in_data[169]) | (in_data[143] & in_data[133]));
  assign celloutsig_0_28z = ~((celloutsig_0_3z & celloutsig_0_3z) | (celloutsig_0_18z[1] & celloutsig_0_6z));
  assign { out_data[128], out_data[96], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_58z };
endmodule
