verilog work "sr_latch.v"
verilog work "d_latch.v"
