0.7
2020.1
May 27 2020
20:09:33
C:/Users/User/Desktop/cdd_git/CDD_lab/final_project_cdd/final_project_cdd.sim/sim_1/behav/xsim/glbl.v,1744138311,verilog,,,,glbl,,,,,,,,
C:/Users/User/Desktop/cdd_git/CDD_lab/final_project_cdd/final_project_cdd.srcs/sim_1/new/cla_TB.v,1744818406,verilog,,,,mp_adder_TB,,,,,,,,
C:/Users/User/Desktop/cdd_git/CDD_lab/final_project_cdd/final_project_cdd.srcs/sim_1/new/uart_top_TB.v,1745190646,verilog,,,,uart_top_TB,,,,,,,,
C:/Users/User/Desktop/cdd_git/CDD_lab/final_project_cdd/final_project_cdd.srcs/sources_1/imports/Downloads/carry_lookahead_adder.v,1745191149,verilog,,C:/Users/User/Desktop/cdd_git/CDD_lab/final_project_cdd/final_project_cdd.srcs/sources_1/new/carry_save_adder.v,,carry_lookahead_adder,,,,,,,,
C:/Users/User/Desktop/cdd_git/CDD_lab/final_project_cdd/final_project_cdd.srcs/sources_1/imports/Downloads/partial_full_adder.v,1744138311,verilog,,C:/Users/User/Desktop/cdd_git/CDD_lab/final_project_cdd/final_project_cdd.srcs/sources_1/imports/imports/sources_1/new/uart_rx.v,,partial_full_adder,,,,,,,,
C:/Users/User/Desktop/cdd_git/CDD_lab/final_project_cdd/final_project_cdd.srcs/sources_1/imports/imports/sources_1/imports/Desktop/uart_top.v,1744925670,verilog,,C:/Users/User/Desktop/cdd_git/CDD_lab/final_project_cdd/final_project_cdd.srcs/sources_1/imports/imports/sources_1/imports/Desktop/uart_tx.v,,uart_top,,,,,,,,
C:/Users/User/Desktop/cdd_git/CDD_lab/final_project_cdd/final_project_cdd.srcs/sources_1/imports/imports/sources_1/imports/Desktop/uart_tx.v,1744138311,verilog,,C:/Users/User/Desktop/cdd_git/CDD_lab/final_project_cdd/final_project_cdd.srcs/sim_1/new/uart_top_TB.v,,uart_tx,,,,,,,,
C:/Users/User/Desktop/cdd_git/CDD_lab/final_project_cdd/final_project_cdd.srcs/sources_1/imports/imports/sources_1/new/uart_rx.v,1744138311,verilog,,C:/Users/User/Desktop/cdd_git/CDD_lab/final_project_cdd/final_project_cdd.srcs/sources_1/imports/imports/sources_1/imports/Desktop/uart_top.v,,uart_rx,,,,,,,,
C:/Users/User/Desktop/cdd_git/CDD_lab/final_project_cdd/final_project_cdd.srcs/sources_1/new/bka_black_cell.v,1744810771,verilog,,C:/Users/User/Desktop/cdd_git/CDD_lab/final_project_cdd/final_project_cdd.srcs/sources_1/new/bka_gray_cell.v,,bka_black_cell,,,,,,,,
C:/Users/User/Desktop/cdd_git/CDD_lab/final_project_cdd/final_project_cdd.srcs/sources_1/new/bka_gray_cell.v,1744807898,verilog,,C:/Users/User/Desktop/cdd_git/CDD_lab/final_project_cdd/final_project_cdd.srcs/sources_1/new/bka_propagate_generate.v,,bka_gray_cell,,,,,,,,
C:/Users/User/Desktop/cdd_git/CDD_lab/final_project_cdd/final_project_cdd.srcs/sources_1/new/bka_propagate_generate.v,1744806410,verilog,,C:/Users/User/Desktop/cdd_git/CDD_lab/final_project_cdd/final_project_cdd.srcs/sources_1/new/bka_tree.v,,bka_propagate_generate,,,,,,,,
C:/Users/User/Desktop/cdd_git/CDD_lab/final_project_cdd/final_project_cdd.srcs/sources_1/new/bka_tree.v,1744822493,verilog,,C:/Users/User/Desktop/cdd_git/CDD_lab/final_project_cdd/final_project_cdd.srcs/sources_1/new/mp_adder.v,,bka_tree,,,,,,,,
C:/Users/User/Desktop/cdd_git/CDD_lab/final_project_cdd/final_project_cdd.srcs/sources_1/new/blocked_carry_lookahead_adder.v,1744893685,verilog,,C:/Users/User/Desktop/cdd_git/CDD_lab/final_project_cdd/final_project_cdd.srcs/sources_1/imports/Downloads/carry_lookahead_adder.v,,blocked_carry_lookahead_adder,,,,,,,,
C:/Users/User/Desktop/cdd_git/CDD_lab/final_project_cdd/final_project_cdd.srcs/sources_1/new/carry_save_adder.v,1744992169,verilog,,C:/Users/User/Desktop/cdd_git/CDD_lab/final_project_cdd/final_project_cdd.srcs/sources_1/new/fpu_add.v,,carry_save_adder,,,,,,,,
C:/Users/User/Desktop/cdd_git/CDD_lab/final_project_cdd/final_project_cdd.srcs/sources_1/new/csela_block.v,1744880708,verilog,,C:/Users/User/Desktop/cdd_git/CDD_lab/final_project_cdd/final_project_cdd.srcs/sources_1/new/improved_giulio_fast_adder.v,,csela_block,,,,,,,,
C:/Users/User/Desktop/cdd_git/CDD_lab/final_project_cdd/final_project_cdd.srcs/sources_1/new/fpu_add.v,1744932025,verilog,,C:/Users/User/Desktop/cdd_git/CDD_lab/final_project_cdd/final_project_cdd.srcs/sources_1/new/fpu_core.v,,fpu_add,,,,,,,,
C:/Users/User/Desktop/cdd_git/CDD_lab/final_project_cdd/final_project_cdd.srcs/sources_1/new/fpu_core.v,1745188229,verilog,,C:/Users/User/Desktop/cdd_git/CDD_lab/final_project_cdd/final_project_cdd.srcs/sources_1/new/fpu_mul.v,,fpu_core,,,,,,,,
C:/Users/User/Desktop/cdd_git/CDD_lab/final_project_cdd/final_project_cdd.srcs/sources_1/new/fpu_mul.v,1745190264,verilog,,C:/Users/User/Desktop/cdd_git/CDD_lab/final_project_cdd/final_project_cdd.srcs/sources_1/new/hybrid_fast_adder.v,,fpu_mul,,,,,,,,
C:/Users/User/Desktop/cdd_git/CDD_lab/final_project_cdd/final_project_cdd.srcs/sources_1/new/fpu_unpack.v,1744918916,verilog,,C:/Users/User/Desktop/cdd_git/CDD_lab/final_project_cdd/final_project_cdd.srcs/sources_1/new/hybrid_fast_adder.v,,fpu_unpack,,,,,,,,
C:/Users/User/Desktop/cdd_git/CDD_lab/final_project_cdd/final_project_cdd.srcs/sources_1/new/hybrid_fast_adder.v,1744893459,verilog,,C:/Users/User/Desktop/cdd_git/CDD_lab/final_project_cdd/final_project_cdd.srcs/sources_1/new/mp_adder.v,,hybrid_fast_adder,,,,,,,,
C:/Users/User/Desktop/cdd_git/CDD_lab/final_project_cdd/final_project_cdd.srcs/sources_1/new/mp_adder.v,1744892890,verilog,,C:/Users/User/Desktop/cdd_git/CDD_lab/final_project_cdd/final_project_cdd.srcs/sources_1/imports/Downloads/partial_full_adder.v,,mp_adder,,,,,,,,
C:/Users/User/Desktop/cdd_git/CDD_lab/final_project_cdd/final_project_cdd.srcs/sources_1/new/signed_multiplier.v,1745174273,verilog,,C:/Users/User/Desktop/cdd_git/CDD_lab/final_project_cdd/final_project_cdd.srcs/sources_1/new/twos_complementer.v,,signed_multiplier,,,,,,,,
C:/Users/User/Desktop/cdd_git/CDD_lab/final_project_cdd/final_project_cdd.srcs/sources_1/new/twos_complementer.v,1745101434,verilog,,C:/Users/User/Desktop/cdd_git/CDD_lab/final_project_cdd/final_project_cdd.srcs/sources_1/imports/imports/sources_1/new/uart_rx.v,,twos_complementer,,,,,,,,
