|ARM_System
CLOCK_27 => CLOCK_27~0.IN1
KEY[0] => reset_ff.DATAIN
KEY[1] => KEY[1]~2.IN1
KEY[2] => KEY[2]~1.IN1
KEY[3] => KEY[3]~0.IN1
SW[0] => SW[0]~17.IN1
SW[1] => SW[1]~16.IN1
SW[2] => SW[2]~15.IN1
SW[3] => SW[3]~14.IN1
SW[4] => SW[4]~13.IN1
SW[5] => SW[5]~12.IN1
SW[6] => SW[6]~11.IN1
SW[7] => SW[7]~10.IN1
SW[8] => SW[8]~9.IN1
SW[9] => SW[9]~8.IN1
SW[10] => SW[10]~7.IN1
SW[11] => SW[11]~6.IN1
SW[12] => SW[12]~5.IN1
SW[13] => SW[13]~4.IN1
SW[14] => SW[14]~3.IN1
SW[15] => SW[15]~2.IN1
SW[16] => SW[16]~1.IN1
SW[17] => SW[17]~0.IN1
UART_RXD => UART_RXD~0.IN1
UART_TXD <= miniUART:UART.TxD
HEX7[0] <= GPIO:uGPIO.HEX7
HEX7[1] <= GPIO:uGPIO.HEX7
HEX7[2] <= GPIO:uGPIO.HEX7
HEX7[3] <= GPIO:uGPIO.HEX7
HEX7[4] <= GPIO:uGPIO.HEX7
HEX7[5] <= GPIO:uGPIO.HEX7
HEX7[6] <= GPIO:uGPIO.HEX7
HEX6[0] <= GPIO:uGPIO.HEX6
HEX6[1] <= GPIO:uGPIO.HEX6
HEX6[2] <= GPIO:uGPIO.HEX6
HEX6[3] <= GPIO:uGPIO.HEX6
HEX6[4] <= GPIO:uGPIO.HEX6
HEX6[5] <= GPIO:uGPIO.HEX6
HEX6[6] <= GPIO:uGPIO.HEX6
HEX5[0] <= GPIO:uGPIO.HEX5
HEX5[1] <= GPIO:uGPIO.HEX5
HEX5[2] <= GPIO:uGPIO.HEX5
HEX5[3] <= GPIO:uGPIO.HEX5
HEX5[4] <= GPIO:uGPIO.HEX5
HEX5[5] <= GPIO:uGPIO.HEX5
HEX5[6] <= GPIO:uGPIO.HEX5
HEX4[0] <= GPIO:uGPIO.HEX4
HEX4[1] <= GPIO:uGPIO.HEX4
HEX4[2] <= GPIO:uGPIO.HEX4
HEX4[3] <= GPIO:uGPIO.HEX4
HEX4[4] <= GPIO:uGPIO.HEX4
HEX4[5] <= GPIO:uGPIO.HEX4
HEX4[6] <= GPIO:uGPIO.HEX4
HEX3[0] <= GPIO:uGPIO.HEX3
HEX3[1] <= GPIO:uGPIO.HEX3
HEX3[2] <= GPIO:uGPIO.HEX3
HEX3[3] <= GPIO:uGPIO.HEX3
HEX3[4] <= GPIO:uGPIO.HEX3
HEX3[5] <= GPIO:uGPIO.HEX3
HEX3[6] <= GPIO:uGPIO.HEX3
HEX2[0] <= GPIO:uGPIO.HEX2
HEX2[1] <= GPIO:uGPIO.HEX2
HEX2[2] <= GPIO:uGPIO.HEX2
HEX2[3] <= GPIO:uGPIO.HEX2
HEX2[4] <= GPIO:uGPIO.HEX2
HEX2[5] <= GPIO:uGPIO.HEX2
HEX2[6] <= GPIO:uGPIO.HEX2
HEX1[0] <= GPIO:uGPIO.HEX1
HEX1[1] <= GPIO:uGPIO.HEX1
HEX1[2] <= GPIO:uGPIO.HEX1
HEX1[3] <= GPIO:uGPIO.HEX1
HEX1[4] <= GPIO:uGPIO.HEX1
HEX1[5] <= GPIO:uGPIO.HEX1
HEX1[6] <= GPIO:uGPIO.HEX1
HEX0[0] <= GPIO:uGPIO.HEX0
HEX0[1] <= GPIO:uGPIO.HEX0
HEX0[2] <= GPIO:uGPIO.HEX0
HEX0[3] <= GPIO:uGPIO.HEX0
HEX0[4] <= GPIO:uGPIO.HEX0
HEX0[5] <= GPIO:uGPIO.HEX0
HEX0[6] <= GPIO:uGPIO.HEX0
LEDR[0] <= GPIO:uGPIO.LEDR
LEDR[1] <= GPIO:uGPIO.LEDR
LEDR[2] <= GPIO:uGPIO.LEDR
LEDR[3] <= GPIO:uGPIO.LEDR
LEDR[4] <= GPIO:uGPIO.LEDR
LEDR[5] <= GPIO:uGPIO.LEDR
LEDR[6] <= GPIO:uGPIO.LEDR
LEDR[7] <= GPIO:uGPIO.LEDR
LEDR[8] <= GPIO:uGPIO.LEDR
LEDR[9] <= GPIO:uGPIO.LEDR
LEDR[10] <= GPIO:uGPIO.LEDR
LEDR[11] <= GPIO:uGPIO.LEDR
LEDR[12] <= GPIO:uGPIO.LEDR
LEDR[13] <= GPIO:uGPIO.LEDR
LEDR[14] <= GPIO:uGPIO.LEDR
LEDR[15] <= GPIO:uGPIO.LEDR
LEDR[16] <= GPIO:uGPIO.LEDR
LEDR[17] <= GPIO:uGPIO.LEDR
LEDG[0] <= GPIO:uGPIO.LEDG
LEDG[1] <= GPIO:uGPIO.LEDG
LEDG[2] <= GPIO:uGPIO.LEDG
LEDG[3] <= GPIO:uGPIO.LEDG
LEDG[4] <= GPIO:uGPIO.LEDG
LEDG[5] <= GPIO:uGPIO.LEDG
LEDG[6] <= GPIO:uGPIO.LEDG
LEDG[7] <= GPIO:uGPIO.LEDG
LEDG[8] <= GPIO:uGPIO.LEDG


|ARM_System|ALTPLL_clkgen:pll0
inclk0 => sub_wire5[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|ARM_System|ALTPLL_clkgen:pll0|altpll:altpll_component
inclk[0] => cycloneii_pll:pll.INCLK[0]
inclk[1] => ~NO_FANOUT~
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0]~1.DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1]~0.DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= _locked.DB_MAX_OUTPUT_PORT_TYPE
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1~0.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|ARM_System|armreduced:arm_cpu
clk => clk~0.IN5
reset => reset~0.IN5
pc[0] <= registerfile:registerFile.pc
pc[1] <= registerfile:registerFile.pc
pc[2] <= registerfile:registerFile.pc
pc[3] <= registerfile:registerFile.pc
pc[4] <= registerfile:registerFile.pc
pc[5] <= registerfile:registerFile.pc
pc[6] <= registerfile:registerFile.pc
pc[7] <= registerfile:registerFile.pc
pc[8] <= registerfile:registerFile.pc
pc[9] <= registerfile:registerFile.pc
pc[10] <= registerfile:registerFile.pc
pc[11] <= registerfile:registerFile.pc
pc[12] <= registerfile:registerFile.pc
pc[13] <= registerfile:registerFile.pc
pc[14] <= registerfile:registerFile.pc
pc[15] <= registerfile:registerFile.pc
pc[16] <= registerfile:registerFile.pc
pc[17] <= registerfile:registerFile.pc
pc[18] <= registerfile:registerFile.pc
pc[19] <= registerfile:registerFile.pc
pc[20] <= registerfile:registerFile.pc
pc[21] <= registerfile:registerFile.pc
pc[22] <= registerfile:registerFile.pc
pc[23] <= registerfile:registerFile.pc
pc[24] <= registerfile:registerFile.pc
pc[25] <= registerfile:registerFile.pc
pc[26] <= registerfile:registerFile.pc
pc[27] <= registerfile:registerFile.pc
pc[28] <= registerfile:registerFile.pc
pc[29] <= registerfile:registerFile.pc
pc[30] <= registerfile:registerFile.pc
pc[31] <= registerfile:registerFile.pc
inst[0] => input_inst[0].IN1
inst[1] => input_inst[1].IN1
inst[2] => input_inst[2].IN1
inst[3] => input_inst[3].IN1
inst[4] => input_inst[4].IN1
inst[5] => input_inst[5].IN1
inst[6] => input_inst[6].IN1
inst[7] => input_inst[7].IN1
inst[8] => input_inst[8].IN1
inst[9] => input_inst[9].IN1
inst[10] => input_inst[10].IN1
inst[11] => input_inst[11].IN1
inst[12] => input_inst[12].IN1
inst[13] => input_inst[13].IN1
inst[14] => input_inst[14].IN1
inst[15] => input_inst[15].IN1
inst[16] => input_inst[16].IN1
inst[17] => input_inst[17].IN1
inst[18] => input_inst[18].IN1
inst[19] => input_inst[19].IN1
inst[20] => input_inst[20].IN1
inst[21] => input_inst[21].IN1
inst[22] => input_inst[22].IN1
inst[23] => input_inst[23].IN1
inst[24] => input_inst[24].IN1
inst[25] => input_inst[25].IN1
inst[26] => input_inst[26].IN1
inst[27] => input_inst[27].IN1
inst[28] => input_inst[28].IN1
inst[29] => input_inst[29].IN1
inst[30] => input_inst[30].IN1
inst[31] => input_inst[31].IN1
nIRQ => ~NO_FANOUT~
be[0] <= <VCC>
be[1] <= <VCC>
be[2] <= <VCC>
be[3] <= <VCC>
memaddr[0] <= i_ALUOut_M[0].DB_MAX_OUTPUT_PORT_TYPE
memaddr[1] <= i_ALUOut_M[1].DB_MAX_OUTPUT_PORT_TYPE
memaddr[2] <= i_ALUOut_M[2].DB_MAX_OUTPUT_PORT_TYPE
memaddr[3] <= i_ALUOut_M[3].DB_MAX_OUTPUT_PORT_TYPE
memaddr[4] <= i_ALUOut_M[4].DB_MAX_OUTPUT_PORT_TYPE
memaddr[5] <= i_ALUOut_M[5].DB_MAX_OUTPUT_PORT_TYPE
memaddr[6] <= i_ALUOut_M[6].DB_MAX_OUTPUT_PORT_TYPE
memaddr[7] <= i_ALUOut_M[7].DB_MAX_OUTPUT_PORT_TYPE
memaddr[8] <= i_ALUOut_M[8].DB_MAX_OUTPUT_PORT_TYPE
memaddr[9] <= i_ALUOut_M[9].DB_MAX_OUTPUT_PORT_TYPE
memaddr[10] <= i_ALUOut_M[10].DB_MAX_OUTPUT_PORT_TYPE
memaddr[11] <= i_ALUOut_M[11].DB_MAX_OUTPUT_PORT_TYPE
memaddr[12] <= i_ALUOut_M[12].DB_MAX_OUTPUT_PORT_TYPE
memaddr[13] <= i_ALUOut_M[13].DB_MAX_OUTPUT_PORT_TYPE
memaddr[14] <= i_ALUOut_M[14].DB_MAX_OUTPUT_PORT_TYPE
memaddr[15] <= i_ALUOut_M[15].DB_MAX_OUTPUT_PORT_TYPE
memaddr[16] <= i_ALUOut_M[16].DB_MAX_OUTPUT_PORT_TYPE
memaddr[17] <= i_ALUOut_M[17].DB_MAX_OUTPUT_PORT_TYPE
memaddr[18] <= i_ALUOut_M[18].DB_MAX_OUTPUT_PORT_TYPE
memaddr[19] <= i_ALUOut_M[19].DB_MAX_OUTPUT_PORT_TYPE
memaddr[20] <= i_ALUOut_M[20].DB_MAX_OUTPUT_PORT_TYPE
memaddr[21] <= i_ALUOut_M[21].DB_MAX_OUTPUT_PORT_TYPE
memaddr[22] <= i_ALUOut_M[22].DB_MAX_OUTPUT_PORT_TYPE
memaddr[23] <= i_ALUOut_M[23].DB_MAX_OUTPUT_PORT_TYPE
memaddr[24] <= i_ALUOut_M[24].DB_MAX_OUTPUT_PORT_TYPE
memaddr[25] <= i_ALUOut_M[25].DB_MAX_OUTPUT_PORT_TYPE
memaddr[26] <= i_ALUOut_M[26].DB_MAX_OUTPUT_PORT_TYPE
memaddr[27] <= i_ALUOut_M[27].DB_MAX_OUTPUT_PORT_TYPE
memaddr[28] <= i_ALUOut_M[28].DB_MAX_OUTPUT_PORT_TYPE
memaddr[29] <= i_ALUOut_M[29].DB_MAX_OUTPUT_PORT_TYPE
memaddr[30] <= i_ALUOut_M[30].DB_MAX_OUTPUT_PORT_TYPE
memaddr[31] <= i_ALUOut_M[31].DB_MAX_OUTPUT_PORT_TYPE
memwrite <= stage_register_exmem:EXMEM.o_MemWrite_M
memread <= stage_register_exmem:EXMEM.o_MemRead_M
writedata[0] <= stage_register_exmem:EXMEM.o_WriteData_M
writedata[1] <= stage_register_exmem:EXMEM.o_WriteData_M
writedata[2] <= stage_register_exmem:EXMEM.o_WriteData_M
writedata[3] <= stage_register_exmem:EXMEM.o_WriteData_M
writedata[4] <= stage_register_exmem:EXMEM.o_WriteData_M
writedata[5] <= stage_register_exmem:EXMEM.o_WriteData_M
writedata[6] <= stage_register_exmem:EXMEM.o_WriteData_M
writedata[7] <= stage_register_exmem:EXMEM.o_WriteData_M
writedata[8] <= stage_register_exmem:EXMEM.o_WriteData_M
writedata[9] <= stage_register_exmem:EXMEM.o_WriteData_M
writedata[10] <= stage_register_exmem:EXMEM.o_WriteData_M
writedata[11] <= stage_register_exmem:EXMEM.o_WriteData_M
writedata[12] <= stage_register_exmem:EXMEM.o_WriteData_M
writedata[13] <= stage_register_exmem:EXMEM.o_WriteData_M
writedata[14] <= stage_register_exmem:EXMEM.o_WriteData_M
writedata[15] <= stage_register_exmem:EXMEM.o_WriteData_M
writedata[16] <= stage_register_exmem:EXMEM.o_WriteData_M
writedata[17] <= stage_register_exmem:EXMEM.o_WriteData_M
writedata[18] <= stage_register_exmem:EXMEM.o_WriteData_M
writedata[19] <= stage_register_exmem:EXMEM.o_WriteData_M
writedata[20] <= stage_register_exmem:EXMEM.o_WriteData_M
writedata[21] <= stage_register_exmem:EXMEM.o_WriteData_M
writedata[22] <= stage_register_exmem:EXMEM.o_WriteData_M
writedata[23] <= stage_register_exmem:EXMEM.o_WriteData_M
writedata[24] <= stage_register_exmem:EXMEM.o_WriteData_M
writedata[25] <= stage_register_exmem:EXMEM.o_WriteData_M
writedata[26] <= stage_register_exmem:EXMEM.o_WriteData_M
writedata[27] <= stage_register_exmem:EXMEM.o_WriteData_M
writedata[28] <= stage_register_exmem:EXMEM.o_WriteData_M
writedata[29] <= stage_register_exmem:EXMEM.o_WriteData_M
writedata[30] <= stage_register_exmem:EXMEM.o_WriteData_M
writedata[31] <= stage_register_exmem:EXMEM.o_WriteData_M
readdata[0] => regsrc~31.DATAB
readdata[1] => regsrc~30.DATAB
readdata[2] => regsrc~29.DATAB
readdata[3] => regsrc~28.DATAB
readdata[4] => regsrc~27.DATAB
readdata[5] => regsrc~26.DATAB
readdata[6] => regsrc~25.DATAB
readdata[7] => regsrc~24.DATAB
readdata[8] => regsrc~23.DATAB
readdata[9] => regsrc~22.DATAB
readdata[10] => regsrc~21.DATAB
readdata[11] => regsrc~20.DATAB
readdata[12] => regsrc~19.DATAB
readdata[13] => regsrc~18.DATAB
readdata[14] => regsrc~17.DATAB
readdata[15] => regsrc~16.DATAB
readdata[16] => regsrc~15.DATAB
readdata[17] => regsrc~14.DATAB
readdata[18] => regsrc~13.DATAB
readdata[19] => regsrc~12.DATAB
readdata[20] => regsrc~11.DATAB
readdata[21] => regsrc~10.DATAB
readdata[22] => regsrc~9.DATAB
readdata[23] => regsrc~8.DATAB
readdata[24] => regsrc~7.DATAB
readdata[25] => regsrc~6.DATAB
readdata[26] => regsrc~5.DATAB
readdata[27] => regsrc~4.DATAB
readdata[28] => regsrc~3.DATAB
readdata[29] => regsrc~2.DATAB
readdata[30] => regsrc~1.DATAB
readdata[31] => regsrc~0.DATAB


|ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID
clk => clk~0.IN1
reset => comb~0.IN0
flush => comb~0.IN1
stop => _~0.IN1
i_inst_F[0] => i_inst_F[0]~31.IN1
i_inst_F[1] => i_inst_F[1]~30.IN1
i_inst_F[2] => i_inst_F[2]~29.IN1
i_inst_F[3] => i_inst_F[3]~28.IN1
i_inst_F[4] => i_inst_F[4]~27.IN1
i_inst_F[5] => i_inst_F[5]~26.IN1
i_inst_F[6] => i_inst_F[6]~25.IN1
i_inst_F[7] => i_inst_F[7]~24.IN1
i_inst_F[8] => i_inst_F[8]~23.IN1
i_inst_F[9] => i_inst_F[9]~22.IN1
i_inst_F[10] => i_inst_F[10]~21.IN1
i_inst_F[11] => i_inst_F[11]~20.IN1
i_inst_F[12] => i_inst_F[12]~19.IN1
i_inst_F[13] => i_inst_F[13]~18.IN1
i_inst_F[14] => i_inst_F[14]~17.IN1
i_inst_F[15] => i_inst_F[15]~16.IN1
i_inst_F[16] => i_inst_F[16]~15.IN1
i_inst_F[17] => i_inst_F[17]~14.IN1
i_inst_F[18] => i_inst_F[18]~13.IN1
i_inst_F[19] => i_inst_F[19]~12.IN1
i_inst_F[20] => i_inst_F[20]~11.IN1
i_inst_F[21] => i_inst_F[21]~10.IN1
i_inst_F[22] => i_inst_F[22]~9.IN1
i_inst_F[23] => i_inst_F[23]~8.IN1
i_inst_F[24] => i_inst_F[24]~7.IN1
i_inst_F[25] => i_inst_F[25]~6.IN1
i_inst_F[26] => i_inst_F[26]~5.IN1
i_inst_F[27] => i_inst_F[27]~4.IN1
i_inst_F[28] => i_inst_F[28]~3.IN1
i_inst_F[29] => i_inst_F[29]~2.IN1
i_inst_F[30] => i_inst_F[30]~1.IN1
i_inst_F[31] => i_inst_F[31]~0.IN1
o_inst_D[0] <= register:reg_inst_D.regout
o_inst_D[1] <= register:reg_inst_D.regout
o_inst_D[2] <= register:reg_inst_D.regout
o_inst_D[3] <= register:reg_inst_D.regout
o_inst_D[4] <= register:reg_inst_D.regout
o_inst_D[5] <= register:reg_inst_D.regout
o_inst_D[6] <= register:reg_inst_D.regout
o_inst_D[7] <= register:reg_inst_D.regout
o_inst_D[8] <= register:reg_inst_D.regout
o_inst_D[9] <= register:reg_inst_D.regout
o_inst_D[10] <= register:reg_inst_D.regout
o_inst_D[11] <= register:reg_inst_D.regout
o_inst_D[12] <= register:reg_inst_D.regout
o_inst_D[13] <= register:reg_inst_D.regout
o_inst_D[14] <= register:reg_inst_D.regout
o_inst_D[15] <= register:reg_inst_D.regout
o_inst_D[16] <= register:reg_inst_D.regout
o_inst_D[17] <= register:reg_inst_D.regout
o_inst_D[18] <= register:reg_inst_D.regout
o_inst_D[19] <= register:reg_inst_D.regout
o_inst_D[20] <= register:reg_inst_D.regout
o_inst_D[21] <= register:reg_inst_D.regout
o_inst_D[22] <= register:reg_inst_D.regout
o_inst_D[23] <= register:reg_inst_D.regout
o_inst_D[24] <= register:reg_inst_D.regout
o_inst_D[25] <= register:reg_inst_D.regout
o_inst_D[26] <= register:reg_inst_D.regout
o_inst_D[27] <= register:reg_inst_D.regout
o_inst_D[28] <= register:reg_inst_D.regout
o_inst_D[29] <= register:reg_inst_D.regout
o_inst_D[30] <= register:reg_inst_D.regout
o_inst_D[31] <= register:reg_inst_D.regout


|ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D
regin[0] => regout~31.DATAB
regin[1] => regout~30.DATAB
regin[2] => regout~29.DATAB
regin[3] => regout~28.DATAB
regin[4] => regout~27.DATAB
regin[5] => regout~26.DATAB
regin[6] => regout~25.DATAB
regin[7] => regout~24.DATAB
regin[8] => regout~23.DATAB
regin[9] => regout~22.DATAB
regin[10] => regout~21.DATAB
regin[11] => regout~20.DATAB
regin[12] => regout~19.DATAB
regin[13] => regout~18.DATAB
regin[14] => regout~17.DATAB
regin[15] => regout~16.DATAB
regin[16] => regout~15.DATAB
regin[17] => regout~14.DATAB
regin[18] => regout~13.DATAB
regin[19] => regout~12.DATAB
regin[20] => regout~11.DATAB
regin[21] => regout~10.DATAB
regin[22] => regout~9.DATAB
regin[23] => regout~8.DATAB
regin[24] => regout~7.DATAB
regin[25] => regout~6.DATAB
regin[26] => regout~5.DATAB
regin[27] => regout~4.DATAB
regin[28] => regout~3.DATAB
regin[29] => regout~2.DATAB
regin[30] => regout~1.DATAB
regin[31] => regout~0.DATAB
clk => regout[0]~reg0.CLK
clk => regout[1]~reg0.CLK
clk => regout[2]~reg0.CLK
clk => regout[3]~reg0.CLK
clk => regout[4]~reg0.CLK
clk => regout[5]~reg0.CLK
clk => regout[6]~reg0.CLK
clk => regout[7]~reg0.CLK
clk => regout[8]~reg0.CLK
clk => regout[9]~reg0.CLK
clk => regout[10]~reg0.CLK
clk => regout[11]~reg0.CLK
clk => regout[12]~reg0.CLK
clk => regout[13]~reg0.CLK
clk => regout[14]~reg0.CLK
clk => regout[15]~reg0.CLK
clk => regout[16]~reg0.CLK
clk => regout[17]~reg0.CLK
clk => regout[18]~reg0.CLK
clk => regout[19]~reg0.CLK
clk => regout[20]~reg0.CLK
clk => regout[21]~reg0.CLK
clk => regout[22]~reg0.CLK
clk => regout[23]~reg0.CLK
clk => regout[24]~reg0.CLK
clk => regout[25]~reg0.CLK
clk => regout[26]~reg0.CLK
clk => regout[27]~reg0.CLK
clk => regout[28]~reg0.CLK
clk => regout[29]~reg0.CLK
clk => regout[30]~reg0.CLK
clk => regout[31]~reg0.CLK
write => regout~0.OUTPUTSELECT
write => regout~1.OUTPUTSELECT
write => regout~2.OUTPUTSELECT
write => regout~3.OUTPUTSELECT
write => regout~4.OUTPUTSELECT
write => regout~5.OUTPUTSELECT
write => regout~6.OUTPUTSELECT
write => regout~7.OUTPUTSELECT
write => regout~8.OUTPUTSELECT
write => regout~9.OUTPUTSELECT
write => regout~10.OUTPUTSELECT
write => regout~11.OUTPUTSELECT
write => regout~12.OUTPUTSELECT
write => regout~13.OUTPUTSELECT
write => regout~14.OUTPUTSELECT
write => regout~15.OUTPUTSELECT
write => regout~16.OUTPUTSELECT
write => regout~17.OUTPUTSELECT
write => regout~18.OUTPUTSELECT
write => regout~19.OUTPUTSELECT
write => regout~20.OUTPUTSELECT
write => regout~21.OUTPUTSELECT
write => regout~22.OUTPUTSELECT
write => regout~23.OUTPUTSELECT
write => regout~24.OUTPUTSELECT
write => regout~25.OUTPUTSELECT
write => regout~26.OUTPUTSELECT
write => regout~27.OUTPUTSELECT
write => regout~28.OUTPUTSELECT
write => regout~29.OUTPUTSELECT
write => regout~30.OUTPUTSELECT
write => regout~31.OUTPUTSELECT
reset => regout~32.OUTPUTSELECT
reset => regout~33.OUTPUTSELECT
reset => regout~34.OUTPUTSELECT
reset => regout~35.OUTPUTSELECT
reset => regout~36.OUTPUTSELECT
reset => regout~37.OUTPUTSELECT
reset => regout~38.OUTPUTSELECT
reset => regout~39.OUTPUTSELECT
reset => regout~40.OUTPUTSELECT
reset => regout~41.OUTPUTSELECT
reset => regout~42.OUTPUTSELECT
reset => regout~43.OUTPUTSELECT
reset => regout~44.OUTPUTSELECT
reset => regout~45.OUTPUTSELECT
reset => regout~46.OUTPUTSELECT
reset => regout~47.OUTPUTSELECT
reset => regout~48.OUTPUTSELECT
reset => regout~49.OUTPUTSELECT
reset => regout~50.OUTPUTSELECT
reset => regout~51.OUTPUTSELECT
reset => regout~52.OUTPUTSELECT
reset => regout~53.OUTPUTSELECT
reset => regout~54.OUTPUTSELECT
reset => regout~55.OUTPUTSELECT
reset => regout~56.OUTPUTSELECT
reset => regout~57.OUTPUTSELECT
reset => regout~58.OUTPUTSELECT
reset => regout~59.OUTPUTSELECT
reset => regout~60.OUTPUTSELECT
reset => regout~61.OUTPUTSELECT
reset => regout~62.OUTPUTSELECT
reset => regout~63.OUTPUTSELECT
regout[0] <= regout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[1] <= regout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[2] <= regout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[3] <= regout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[4] <= regout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[5] <= regout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[6] <= regout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[7] <= regout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[8] <= regout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[9] <= regout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[10] <= regout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[11] <= regout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[12] <= regout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[13] <= regout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[14] <= regout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[15] <= regout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[16] <= regout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[17] <= regout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[18] <= regout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[19] <= regout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[20] <= regout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[21] <= regout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[22] <= regout[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[23] <= regout[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[24] <= regout[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[25] <= regout[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[26] <= regout[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[27] <= regout[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[28] <= regout[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[29] <= regout[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[30] <= regout[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[31] <= regout[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX
clk => clk~0.IN16
reset => comb~0.IN0
reset => comb~1.IN0
reset => comb~2.IN0
reset => comb~3.IN0
reset => comb~4.IN0
reset => comb~5.IN0
reset => comb~6.IN0
reset => comb~7.IN0
reset => comb~8.IN0
reset => comb~9.IN0
reset => comb~10.IN0
reset => comb~11.IN0
reset => comb~12.IN0
reset => comb~13.IN0
reset => comb~14.IN0
reset => comb~15.IN0
flush => comb~0.IN1
flush => comb~1.IN1
flush => comb~2.IN1
flush => comb~3.IN1
flush => comb~4.IN1
flush => comb~5.IN1
flush => comb~6.IN1
flush => comb~7.IN1
flush => comb~8.IN1
flush => comb~9.IN1
flush => comb~10.IN1
flush => comb~11.IN1
flush => comb~12.IN1
flush => comb~13.IN1
flush => comb~14.IN1
flush => comb~15.IN1
stop => _~0.IN1
stop => _~2.IN1
stop => _~4.IN1
stop => _~6.IN1
stop => _~8.IN1
stop => _~10.IN1
stop => _~12.IN1
stop => _~14.IN1
stop => _~16.IN1
stop => _~18.IN1
stop => _~20.IN1
stop => _~22.IN1
stop => _~24.IN1
stop => _~26.IN1
stop => _~28.IN1
stop => _~30.IN1
i_read1_D[0] => i_read1_D[0]~31.IN1
i_read1_D[1] => i_read1_D[1]~30.IN1
i_read1_D[2] => i_read1_D[2]~29.IN1
i_read1_D[3] => i_read1_D[3]~28.IN1
i_read1_D[4] => i_read1_D[4]~27.IN1
i_read1_D[5] => i_read1_D[5]~26.IN1
i_read1_D[6] => i_read1_D[6]~25.IN1
i_read1_D[7] => i_read1_D[7]~24.IN1
i_read1_D[8] => i_read1_D[8]~23.IN1
i_read1_D[9] => i_read1_D[9]~22.IN1
i_read1_D[10] => i_read1_D[10]~21.IN1
i_read1_D[11] => i_read1_D[11]~20.IN1
i_read1_D[12] => i_read1_D[12]~19.IN1
i_read1_D[13] => i_read1_D[13]~18.IN1
i_read1_D[14] => i_read1_D[14]~17.IN1
i_read1_D[15] => i_read1_D[15]~16.IN1
i_read1_D[16] => i_read1_D[16]~15.IN1
i_read1_D[17] => i_read1_D[17]~14.IN1
i_read1_D[18] => i_read1_D[18]~13.IN1
i_read1_D[19] => i_read1_D[19]~12.IN1
i_read1_D[20] => i_read1_D[20]~11.IN1
i_read1_D[21] => i_read1_D[21]~10.IN1
i_read1_D[22] => i_read1_D[22]~9.IN1
i_read1_D[23] => i_read1_D[23]~8.IN1
i_read1_D[24] => i_read1_D[24]~7.IN1
i_read1_D[25] => i_read1_D[25]~6.IN1
i_read1_D[26] => i_read1_D[26]~5.IN1
i_read1_D[27] => i_read1_D[27]~4.IN1
i_read1_D[28] => i_read1_D[28]~3.IN1
i_read1_D[29] => i_read1_D[29]~2.IN1
i_read1_D[30] => i_read1_D[30]~1.IN1
i_read1_D[31] => i_read1_D[31]~0.IN1
i_read2_D[0] => i_read2_D[0]~31.IN1
i_read2_D[1] => i_read2_D[1]~30.IN1
i_read2_D[2] => i_read2_D[2]~29.IN1
i_read2_D[3] => i_read2_D[3]~28.IN1
i_read2_D[4] => i_read2_D[4]~27.IN1
i_read2_D[5] => i_read2_D[5]~26.IN1
i_read2_D[6] => i_read2_D[6]~25.IN1
i_read2_D[7] => i_read2_D[7]~24.IN1
i_read2_D[8] => i_read2_D[8]~23.IN1
i_read2_D[9] => i_read2_D[9]~22.IN1
i_read2_D[10] => i_read2_D[10]~21.IN1
i_read2_D[11] => i_read2_D[11]~20.IN1
i_read2_D[12] => i_read2_D[12]~19.IN1
i_read2_D[13] => i_read2_D[13]~18.IN1
i_read2_D[14] => i_read2_D[14]~17.IN1
i_read2_D[15] => i_read2_D[15]~16.IN1
i_read2_D[16] => i_read2_D[16]~15.IN1
i_read2_D[17] => i_read2_D[17]~14.IN1
i_read2_D[18] => i_read2_D[18]~13.IN1
i_read2_D[19] => i_read2_D[19]~12.IN1
i_read2_D[20] => i_read2_D[20]~11.IN1
i_read2_D[21] => i_read2_D[21]~10.IN1
i_read2_D[22] => i_read2_D[22]~9.IN1
i_read2_D[23] => i_read2_D[23]~8.IN1
i_read2_D[24] => i_read2_D[24]~7.IN1
i_read2_D[25] => i_read2_D[25]~6.IN1
i_read2_D[26] => i_read2_D[26]~5.IN1
i_read2_D[27] => i_read2_D[27]~4.IN1
i_read2_D[28] => i_read2_D[28]~3.IN1
i_read2_D[29] => i_read2_D[29]~2.IN1
i_read2_D[30] => i_read2_D[30]~1.IN1
i_read2_D[31] => i_read2_D[31]~0.IN1
i_imm32_D[0] => i_imm32_D[0]~31.IN1
i_imm32_D[1] => i_imm32_D[1]~30.IN1
i_imm32_D[2] => i_imm32_D[2]~29.IN1
i_imm32_D[3] => i_imm32_D[3]~28.IN1
i_imm32_D[4] => i_imm32_D[4]~27.IN1
i_imm32_D[5] => i_imm32_D[5]~26.IN1
i_imm32_D[6] => i_imm32_D[6]~25.IN1
i_imm32_D[7] => i_imm32_D[7]~24.IN1
i_imm32_D[8] => i_imm32_D[8]~23.IN1
i_imm32_D[9] => i_imm32_D[9]~22.IN1
i_imm32_D[10] => i_imm32_D[10]~21.IN1
i_imm32_D[11] => i_imm32_D[11]~20.IN1
i_imm32_D[12] => i_imm32_D[12]~19.IN1
i_imm32_D[13] => i_imm32_D[13]~18.IN1
i_imm32_D[14] => i_imm32_D[14]~17.IN1
i_imm32_D[15] => i_imm32_D[15]~16.IN1
i_imm32_D[16] => i_imm32_D[16]~15.IN1
i_imm32_D[17] => i_imm32_D[17]~14.IN1
i_imm32_D[18] => i_imm32_D[18]~13.IN1
i_imm32_D[19] => i_imm32_D[19]~12.IN1
i_imm32_D[20] => i_imm32_D[20]~11.IN1
i_imm32_D[21] => i_imm32_D[21]~10.IN1
i_imm32_D[22] => i_imm32_D[22]~9.IN1
i_imm32_D[23] => i_imm32_D[23]~8.IN1
i_imm32_D[24] => i_imm32_D[24]~7.IN1
i_imm32_D[25] => i_imm32_D[25]~6.IN1
i_imm32_D[26] => i_imm32_D[26]~5.IN1
i_imm32_D[27] => i_imm32_D[27]~4.IN1
i_imm32_D[28] => i_imm32_D[28]~3.IN1
i_imm32_D[29] => i_imm32_D[29]~2.IN1
i_imm32_D[30] => i_imm32_D[30]~1.IN1
i_imm32_D[31] => i_imm32_D[31]~0.IN1
i_PCSrc_D => i_PCSrc_D~0.IN1
i_RegWrite_D => i_RegWrite_D~0.IN1
i_MemtoReg_D => i_MemtoReg_D~0.IN1
i_MemWrite_D => i_MemWrite_D~0.IN1
i_InstOp_D[0] => i_InstOp_D[0]~3.IN1
i_InstOp_D[1] => i_InstOp_D[1]~2.IN1
i_InstOp_D[2] => i_InstOp_D[2]~1.IN1
i_InstOp_D[3] => i_InstOp_D[3]~0.IN1
i_ALUSrc1_D => i_ALUSrc1_D~0.IN1
i_ALUSrc2_D => i_ALUSrc2_D~0.IN1
i_WA3_D[0] => i_WA3_D[0]~3.IN1
i_WA3_D[1] => i_WA3_D[1]~2.IN1
i_WA3_D[2] => i_WA3_D[2]~1.IN1
i_WA3_D[3] => i_WA3_D[3]~0.IN1
i_shmt5_D[0] => i_shmt5_D[0]~4.IN1
i_shmt5_D[1] => i_shmt5_D[1]~3.IN1
i_shmt5_D[2] => i_shmt5_D[2]~2.IN1
i_shmt5_D[3] => i_shmt5_D[3]~1.IN1
i_shmt5_D[4] => i_shmt5_D[4]~0.IN1
i_MemRead_D => i_MemRead_D~0.IN1
i_NZCVWrite_D => i_NZCVWrite_D~0.IN1
i_Cond_D[0] => i_Cond_D[0]~3.IN1
i_Cond_D[1] => i_Cond_D[1]~2.IN1
i_Cond_D[2] => i_Cond_D[2]~1.IN1
i_Cond_D[3] => i_Cond_D[3]~0.IN1
i_Flags_D[0] => i_Flags_D[0]~3.IN1
i_Flags_D[1] => i_Flags_D[1]~2.IN1
i_Flags_D[2] => i_Flags_D[2]~1.IN1
i_Flags_D[3] => i_Flags_D[3]~0.IN1
o_read1_E[0] <= register:reg_read1_E.regout
o_read1_E[1] <= register:reg_read1_E.regout
o_read1_E[2] <= register:reg_read1_E.regout
o_read1_E[3] <= register:reg_read1_E.regout
o_read1_E[4] <= register:reg_read1_E.regout
o_read1_E[5] <= register:reg_read1_E.regout
o_read1_E[6] <= register:reg_read1_E.regout
o_read1_E[7] <= register:reg_read1_E.regout
o_read1_E[8] <= register:reg_read1_E.regout
o_read1_E[9] <= register:reg_read1_E.regout
o_read1_E[10] <= register:reg_read1_E.regout
o_read1_E[11] <= register:reg_read1_E.regout
o_read1_E[12] <= register:reg_read1_E.regout
o_read1_E[13] <= register:reg_read1_E.regout
o_read1_E[14] <= register:reg_read1_E.regout
o_read1_E[15] <= register:reg_read1_E.regout
o_read1_E[16] <= register:reg_read1_E.regout
o_read1_E[17] <= register:reg_read1_E.regout
o_read1_E[18] <= register:reg_read1_E.regout
o_read1_E[19] <= register:reg_read1_E.regout
o_read1_E[20] <= register:reg_read1_E.regout
o_read1_E[21] <= register:reg_read1_E.regout
o_read1_E[22] <= register:reg_read1_E.regout
o_read1_E[23] <= register:reg_read1_E.regout
o_read1_E[24] <= register:reg_read1_E.regout
o_read1_E[25] <= register:reg_read1_E.regout
o_read1_E[26] <= register:reg_read1_E.regout
o_read1_E[27] <= register:reg_read1_E.regout
o_read1_E[28] <= register:reg_read1_E.regout
o_read1_E[29] <= register:reg_read1_E.regout
o_read1_E[30] <= register:reg_read1_E.regout
o_read1_E[31] <= register:reg_read1_E.regout
o_read2_E[0] <= register:reg_read2_E.regout
o_read2_E[1] <= register:reg_read2_E.regout
o_read2_E[2] <= register:reg_read2_E.regout
o_read2_E[3] <= register:reg_read2_E.regout
o_read2_E[4] <= register:reg_read2_E.regout
o_read2_E[5] <= register:reg_read2_E.regout
o_read2_E[6] <= register:reg_read2_E.regout
o_read2_E[7] <= register:reg_read2_E.regout
o_read2_E[8] <= register:reg_read2_E.regout
o_read2_E[9] <= register:reg_read2_E.regout
o_read2_E[10] <= register:reg_read2_E.regout
o_read2_E[11] <= register:reg_read2_E.regout
o_read2_E[12] <= register:reg_read2_E.regout
o_read2_E[13] <= register:reg_read2_E.regout
o_read2_E[14] <= register:reg_read2_E.regout
o_read2_E[15] <= register:reg_read2_E.regout
o_read2_E[16] <= register:reg_read2_E.regout
o_read2_E[17] <= register:reg_read2_E.regout
o_read2_E[18] <= register:reg_read2_E.regout
o_read2_E[19] <= register:reg_read2_E.regout
o_read2_E[20] <= register:reg_read2_E.regout
o_read2_E[21] <= register:reg_read2_E.regout
o_read2_E[22] <= register:reg_read2_E.regout
o_read2_E[23] <= register:reg_read2_E.regout
o_read2_E[24] <= register:reg_read2_E.regout
o_read2_E[25] <= register:reg_read2_E.regout
o_read2_E[26] <= register:reg_read2_E.regout
o_read2_E[27] <= register:reg_read2_E.regout
o_read2_E[28] <= register:reg_read2_E.regout
o_read2_E[29] <= register:reg_read2_E.regout
o_read2_E[30] <= register:reg_read2_E.regout
o_read2_E[31] <= register:reg_read2_E.regout
o_imm32_E[0] <= register:reg_imm32_E.regout
o_imm32_E[1] <= register:reg_imm32_E.regout
o_imm32_E[2] <= register:reg_imm32_E.regout
o_imm32_E[3] <= register:reg_imm32_E.regout
o_imm32_E[4] <= register:reg_imm32_E.regout
o_imm32_E[5] <= register:reg_imm32_E.regout
o_imm32_E[6] <= register:reg_imm32_E.regout
o_imm32_E[7] <= register:reg_imm32_E.regout
o_imm32_E[8] <= register:reg_imm32_E.regout
o_imm32_E[9] <= register:reg_imm32_E.regout
o_imm32_E[10] <= register:reg_imm32_E.regout
o_imm32_E[11] <= register:reg_imm32_E.regout
o_imm32_E[12] <= register:reg_imm32_E.regout
o_imm32_E[13] <= register:reg_imm32_E.regout
o_imm32_E[14] <= register:reg_imm32_E.regout
o_imm32_E[15] <= register:reg_imm32_E.regout
o_imm32_E[16] <= register:reg_imm32_E.regout
o_imm32_E[17] <= register:reg_imm32_E.regout
o_imm32_E[18] <= register:reg_imm32_E.regout
o_imm32_E[19] <= register:reg_imm32_E.regout
o_imm32_E[20] <= register:reg_imm32_E.regout
o_imm32_E[21] <= register:reg_imm32_E.regout
o_imm32_E[22] <= register:reg_imm32_E.regout
o_imm32_E[23] <= register:reg_imm32_E.regout
o_imm32_E[24] <= register:reg_imm32_E.regout
o_imm32_E[25] <= register:reg_imm32_E.regout
o_imm32_E[26] <= register:reg_imm32_E.regout
o_imm32_E[27] <= register:reg_imm32_E.regout
o_imm32_E[28] <= register:reg_imm32_E.regout
o_imm32_E[29] <= register:reg_imm32_E.regout
o_imm32_E[30] <= register:reg_imm32_E.regout
o_imm32_E[31] <= register:reg_imm32_E.regout
o_PCSrc_E <= register_1bit:reg_PCSrc_E.regout
o_RegWrite_E <= register_1bit:reg_RegWrite_E.regout
o_MemtoReg_E <= register_1bit:reg_MemtoReg_E.regout
o_MemWrite_E <= register_1bit:reg_MemWrite_E.regout
o_InstOp_E[0] <= register_4bit:reg_InstOp_E.regout
o_InstOp_E[1] <= register_4bit:reg_InstOp_E.regout
o_InstOp_E[2] <= register_4bit:reg_InstOp_E.regout
o_InstOp_E[3] <= register_4bit:reg_InstOp_E.regout
o_ALUSrc1_E <= register_1bit:reg_ALUSrc1_E.regout
o_ALUSrc2_E <= register_1bit:reg_ALUSrc2_E.regout
o_WA3_E[0] <= register_4bit:reg_WA3_E.regout
o_WA3_E[1] <= register_4bit:reg_WA3_E.regout
o_WA3_E[2] <= register_4bit:reg_WA3_E.regout
o_WA3_E[3] <= register_4bit:reg_WA3_E.regout
o_shmt5_E[0] <= register_5bit:reg_shmt5_E.regout
o_shmt5_E[1] <= register_5bit:reg_shmt5_E.regout
o_shmt5_E[2] <= register_5bit:reg_shmt5_E.regout
o_shmt5_E[3] <= register_5bit:reg_shmt5_E.regout
o_shmt5_E[4] <= register_5bit:reg_shmt5_E.regout
o_MemRead_E <= register_1bit:reg_MemRead_E.regout
o_NZCVWrite_E <= register_1bit:reg_NZCVWrite_E.regout
o_Cond_E[0] <= register_4bit:reg_Cond_E.regout
o_Cond_E[1] <= register_4bit:reg_Cond_E.regout
o_Cond_E[2] <= register_4bit:reg_Cond_E.regout
o_Cond_E[3] <= register_4bit:reg_Cond_E.regout
o_Flags_E[0] <= register_4bit:reg_Flags_E.regout
o_Flags_E[1] <= register_4bit:reg_Flags_E.regout
o_Flags_E[2] <= register_4bit:reg_Flags_E.regout
o_Flags_E[3] <= register_4bit:reg_Flags_E.regout


|ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_Cond_E
regin[0] => regout[0]~reg0.DATAIN
regin[1] => regout[1]~reg0.DATAIN
regin[2] => regout[2]~reg0.DATAIN
regin[3] => regout[3]~reg0.DATAIN
clk => regout[0]~reg0.CLK
clk => regout[1]~reg0.CLK
clk => regout[2]~reg0.CLK
clk => regout[3]~reg0.CLK
write => regout[3]~reg0.ENA
write => regout[2]~reg0.ENA
write => regout[1]~reg0.ENA
write => regout[0]~reg0.ENA
reset => regout[0]~reg0.ACLR
reset => regout[1]~reg0.ACLR
reset => regout[2]~reg0.ACLR
reset => regout[3]~reg0.ACLR
regout[0] <= regout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[1] <= regout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[2] <= regout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[3] <= regout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_Flags_E
regin[0] => regout[0]~reg0.DATAIN
regin[1] => regout[1]~reg0.DATAIN
regin[2] => regout[2]~reg0.DATAIN
regin[3] => regout[3]~reg0.DATAIN
clk => regout[0]~reg0.CLK
clk => regout[1]~reg0.CLK
clk => regout[2]~reg0.CLK
clk => regout[3]~reg0.CLK
write => regout[3]~reg0.ENA
write => regout[2]~reg0.ENA
write => regout[1]~reg0.ENA
write => regout[0]~reg0.ENA
reset => regout[0]~reg0.ACLR
reset => regout[1]~reg0.ACLR
reset => regout[2]~reg0.ACLR
reset => regout[3]~reg0.ACLR
regout[0] <= regout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[1] <= regout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[2] <= regout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[3] <= regout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E
regin[0] => regout~31.DATAB
regin[1] => regout~30.DATAB
regin[2] => regout~29.DATAB
regin[3] => regout~28.DATAB
regin[4] => regout~27.DATAB
regin[5] => regout~26.DATAB
regin[6] => regout~25.DATAB
regin[7] => regout~24.DATAB
regin[8] => regout~23.DATAB
regin[9] => regout~22.DATAB
regin[10] => regout~21.DATAB
regin[11] => regout~20.DATAB
regin[12] => regout~19.DATAB
regin[13] => regout~18.DATAB
regin[14] => regout~17.DATAB
regin[15] => regout~16.DATAB
regin[16] => regout~15.DATAB
regin[17] => regout~14.DATAB
regin[18] => regout~13.DATAB
regin[19] => regout~12.DATAB
regin[20] => regout~11.DATAB
regin[21] => regout~10.DATAB
regin[22] => regout~9.DATAB
regin[23] => regout~8.DATAB
regin[24] => regout~7.DATAB
regin[25] => regout~6.DATAB
regin[26] => regout~5.DATAB
regin[27] => regout~4.DATAB
regin[28] => regout~3.DATAB
regin[29] => regout~2.DATAB
regin[30] => regout~1.DATAB
regin[31] => regout~0.DATAB
clk => regout[0]~reg0.CLK
clk => regout[1]~reg0.CLK
clk => regout[2]~reg0.CLK
clk => regout[3]~reg0.CLK
clk => regout[4]~reg0.CLK
clk => regout[5]~reg0.CLK
clk => regout[6]~reg0.CLK
clk => regout[7]~reg0.CLK
clk => regout[8]~reg0.CLK
clk => regout[9]~reg0.CLK
clk => regout[10]~reg0.CLK
clk => regout[11]~reg0.CLK
clk => regout[12]~reg0.CLK
clk => regout[13]~reg0.CLK
clk => regout[14]~reg0.CLK
clk => regout[15]~reg0.CLK
clk => regout[16]~reg0.CLK
clk => regout[17]~reg0.CLK
clk => regout[18]~reg0.CLK
clk => regout[19]~reg0.CLK
clk => regout[20]~reg0.CLK
clk => regout[21]~reg0.CLK
clk => regout[22]~reg0.CLK
clk => regout[23]~reg0.CLK
clk => regout[24]~reg0.CLK
clk => regout[25]~reg0.CLK
clk => regout[26]~reg0.CLK
clk => regout[27]~reg0.CLK
clk => regout[28]~reg0.CLK
clk => regout[29]~reg0.CLK
clk => regout[30]~reg0.CLK
clk => regout[31]~reg0.CLK
write => regout~0.OUTPUTSELECT
write => regout~1.OUTPUTSELECT
write => regout~2.OUTPUTSELECT
write => regout~3.OUTPUTSELECT
write => regout~4.OUTPUTSELECT
write => regout~5.OUTPUTSELECT
write => regout~6.OUTPUTSELECT
write => regout~7.OUTPUTSELECT
write => regout~8.OUTPUTSELECT
write => regout~9.OUTPUTSELECT
write => regout~10.OUTPUTSELECT
write => regout~11.OUTPUTSELECT
write => regout~12.OUTPUTSELECT
write => regout~13.OUTPUTSELECT
write => regout~14.OUTPUTSELECT
write => regout~15.OUTPUTSELECT
write => regout~16.OUTPUTSELECT
write => regout~17.OUTPUTSELECT
write => regout~18.OUTPUTSELECT
write => regout~19.OUTPUTSELECT
write => regout~20.OUTPUTSELECT
write => regout~21.OUTPUTSELECT
write => regout~22.OUTPUTSELECT
write => regout~23.OUTPUTSELECT
write => regout~24.OUTPUTSELECT
write => regout~25.OUTPUTSELECT
write => regout~26.OUTPUTSELECT
write => regout~27.OUTPUTSELECT
write => regout~28.OUTPUTSELECT
write => regout~29.OUTPUTSELECT
write => regout~30.OUTPUTSELECT
write => regout~31.OUTPUTSELECT
reset => regout~32.OUTPUTSELECT
reset => regout~33.OUTPUTSELECT
reset => regout~34.OUTPUTSELECT
reset => regout~35.OUTPUTSELECT
reset => regout~36.OUTPUTSELECT
reset => regout~37.OUTPUTSELECT
reset => regout~38.OUTPUTSELECT
reset => regout~39.OUTPUTSELECT
reset => regout~40.OUTPUTSELECT
reset => regout~41.OUTPUTSELECT
reset => regout~42.OUTPUTSELECT
reset => regout~43.OUTPUTSELECT
reset => regout~44.OUTPUTSELECT
reset => regout~45.OUTPUTSELECT
reset => regout~46.OUTPUTSELECT
reset => regout~47.OUTPUTSELECT
reset => regout~48.OUTPUTSELECT
reset => regout~49.OUTPUTSELECT
reset => regout~50.OUTPUTSELECT
reset => regout~51.OUTPUTSELECT
reset => regout~52.OUTPUTSELECT
reset => regout~53.OUTPUTSELECT
reset => regout~54.OUTPUTSELECT
reset => regout~55.OUTPUTSELECT
reset => regout~56.OUTPUTSELECT
reset => regout~57.OUTPUTSELECT
reset => regout~58.OUTPUTSELECT
reset => regout~59.OUTPUTSELECT
reset => regout~60.OUTPUTSELECT
reset => regout~61.OUTPUTSELECT
reset => regout~62.OUTPUTSELECT
reset => regout~63.OUTPUTSELECT
regout[0] <= regout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[1] <= regout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[2] <= regout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[3] <= regout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[4] <= regout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[5] <= regout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[6] <= regout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[7] <= regout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[8] <= regout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[9] <= regout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[10] <= regout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[11] <= regout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[12] <= regout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[13] <= regout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[14] <= regout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[15] <= regout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[16] <= regout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[17] <= regout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[18] <= regout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[19] <= regout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[20] <= regout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[21] <= regout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[22] <= regout[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[23] <= regout[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[24] <= regout[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[25] <= regout[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[26] <= regout[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[27] <= regout[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[28] <= regout[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[29] <= regout[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[30] <= regout[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[31] <= regout[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E
regin[0] => regout~31.DATAB
regin[1] => regout~30.DATAB
regin[2] => regout~29.DATAB
regin[3] => regout~28.DATAB
regin[4] => regout~27.DATAB
regin[5] => regout~26.DATAB
regin[6] => regout~25.DATAB
regin[7] => regout~24.DATAB
regin[8] => regout~23.DATAB
regin[9] => regout~22.DATAB
regin[10] => regout~21.DATAB
regin[11] => regout~20.DATAB
regin[12] => regout~19.DATAB
regin[13] => regout~18.DATAB
regin[14] => regout~17.DATAB
regin[15] => regout~16.DATAB
regin[16] => regout~15.DATAB
regin[17] => regout~14.DATAB
regin[18] => regout~13.DATAB
regin[19] => regout~12.DATAB
regin[20] => regout~11.DATAB
regin[21] => regout~10.DATAB
regin[22] => regout~9.DATAB
regin[23] => regout~8.DATAB
regin[24] => regout~7.DATAB
regin[25] => regout~6.DATAB
regin[26] => regout~5.DATAB
regin[27] => regout~4.DATAB
regin[28] => regout~3.DATAB
regin[29] => regout~2.DATAB
regin[30] => regout~1.DATAB
regin[31] => regout~0.DATAB
clk => regout[0]~reg0.CLK
clk => regout[1]~reg0.CLK
clk => regout[2]~reg0.CLK
clk => regout[3]~reg0.CLK
clk => regout[4]~reg0.CLK
clk => regout[5]~reg0.CLK
clk => regout[6]~reg0.CLK
clk => regout[7]~reg0.CLK
clk => regout[8]~reg0.CLK
clk => regout[9]~reg0.CLK
clk => regout[10]~reg0.CLK
clk => regout[11]~reg0.CLK
clk => regout[12]~reg0.CLK
clk => regout[13]~reg0.CLK
clk => regout[14]~reg0.CLK
clk => regout[15]~reg0.CLK
clk => regout[16]~reg0.CLK
clk => regout[17]~reg0.CLK
clk => regout[18]~reg0.CLK
clk => regout[19]~reg0.CLK
clk => regout[20]~reg0.CLK
clk => regout[21]~reg0.CLK
clk => regout[22]~reg0.CLK
clk => regout[23]~reg0.CLK
clk => regout[24]~reg0.CLK
clk => regout[25]~reg0.CLK
clk => regout[26]~reg0.CLK
clk => regout[27]~reg0.CLK
clk => regout[28]~reg0.CLK
clk => regout[29]~reg0.CLK
clk => regout[30]~reg0.CLK
clk => regout[31]~reg0.CLK
write => regout~0.OUTPUTSELECT
write => regout~1.OUTPUTSELECT
write => regout~2.OUTPUTSELECT
write => regout~3.OUTPUTSELECT
write => regout~4.OUTPUTSELECT
write => regout~5.OUTPUTSELECT
write => regout~6.OUTPUTSELECT
write => regout~7.OUTPUTSELECT
write => regout~8.OUTPUTSELECT
write => regout~9.OUTPUTSELECT
write => regout~10.OUTPUTSELECT
write => regout~11.OUTPUTSELECT
write => regout~12.OUTPUTSELECT
write => regout~13.OUTPUTSELECT
write => regout~14.OUTPUTSELECT
write => regout~15.OUTPUTSELECT
write => regout~16.OUTPUTSELECT
write => regout~17.OUTPUTSELECT
write => regout~18.OUTPUTSELECT
write => regout~19.OUTPUTSELECT
write => regout~20.OUTPUTSELECT
write => regout~21.OUTPUTSELECT
write => regout~22.OUTPUTSELECT
write => regout~23.OUTPUTSELECT
write => regout~24.OUTPUTSELECT
write => regout~25.OUTPUTSELECT
write => regout~26.OUTPUTSELECT
write => regout~27.OUTPUTSELECT
write => regout~28.OUTPUTSELECT
write => regout~29.OUTPUTSELECT
write => regout~30.OUTPUTSELECT
write => regout~31.OUTPUTSELECT
reset => regout~32.OUTPUTSELECT
reset => regout~33.OUTPUTSELECT
reset => regout~34.OUTPUTSELECT
reset => regout~35.OUTPUTSELECT
reset => regout~36.OUTPUTSELECT
reset => regout~37.OUTPUTSELECT
reset => regout~38.OUTPUTSELECT
reset => regout~39.OUTPUTSELECT
reset => regout~40.OUTPUTSELECT
reset => regout~41.OUTPUTSELECT
reset => regout~42.OUTPUTSELECT
reset => regout~43.OUTPUTSELECT
reset => regout~44.OUTPUTSELECT
reset => regout~45.OUTPUTSELECT
reset => regout~46.OUTPUTSELECT
reset => regout~47.OUTPUTSELECT
reset => regout~48.OUTPUTSELECT
reset => regout~49.OUTPUTSELECT
reset => regout~50.OUTPUTSELECT
reset => regout~51.OUTPUTSELECT
reset => regout~52.OUTPUTSELECT
reset => regout~53.OUTPUTSELECT
reset => regout~54.OUTPUTSELECT
reset => regout~55.OUTPUTSELECT
reset => regout~56.OUTPUTSELECT
reset => regout~57.OUTPUTSELECT
reset => regout~58.OUTPUTSELECT
reset => regout~59.OUTPUTSELECT
reset => regout~60.OUTPUTSELECT
reset => regout~61.OUTPUTSELECT
reset => regout~62.OUTPUTSELECT
reset => regout~63.OUTPUTSELECT
regout[0] <= regout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[1] <= regout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[2] <= regout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[3] <= regout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[4] <= regout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[5] <= regout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[6] <= regout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[7] <= regout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[8] <= regout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[9] <= regout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[10] <= regout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[11] <= regout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[12] <= regout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[13] <= regout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[14] <= regout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[15] <= regout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[16] <= regout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[17] <= regout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[18] <= regout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[19] <= regout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[20] <= regout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[21] <= regout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[22] <= regout[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[23] <= regout[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[24] <= regout[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[25] <= regout[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[26] <= regout[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[27] <= regout[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[28] <= regout[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[29] <= regout[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[30] <= regout[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[31] <= regout[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E
regin[0] => regout~31.DATAB
regin[1] => regout~30.DATAB
regin[2] => regout~29.DATAB
regin[3] => regout~28.DATAB
regin[4] => regout~27.DATAB
regin[5] => regout~26.DATAB
regin[6] => regout~25.DATAB
regin[7] => regout~24.DATAB
regin[8] => regout~23.DATAB
regin[9] => regout~22.DATAB
regin[10] => regout~21.DATAB
regin[11] => regout~20.DATAB
regin[12] => regout~19.DATAB
regin[13] => regout~18.DATAB
regin[14] => regout~17.DATAB
regin[15] => regout~16.DATAB
regin[16] => regout~15.DATAB
regin[17] => regout~14.DATAB
regin[18] => regout~13.DATAB
regin[19] => regout~12.DATAB
regin[20] => regout~11.DATAB
regin[21] => regout~10.DATAB
regin[22] => regout~9.DATAB
regin[23] => regout~8.DATAB
regin[24] => regout~7.DATAB
regin[25] => regout~6.DATAB
regin[26] => regout~5.DATAB
regin[27] => regout~4.DATAB
regin[28] => regout~3.DATAB
regin[29] => regout~2.DATAB
regin[30] => regout~1.DATAB
regin[31] => regout~0.DATAB
clk => regout[0]~reg0.CLK
clk => regout[1]~reg0.CLK
clk => regout[2]~reg0.CLK
clk => regout[3]~reg0.CLK
clk => regout[4]~reg0.CLK
clk => regout[5]~reg0.CLK
clk => regout[6]~reg0.CLK
clk => regout[7]~reg0.CLK
clk => regout[8]~reg0.CLK
clk => regout[9]~reg0.CLK
clk => regout[10]~reg0.CLK
clk => regout[11]~reg0.CLK
clk => regout[12]~reg0.CLK
clk => regout[13]~reg0.CLK
clk => regout[14]~reg0.CLK
clk => regout[15]~reg0.CLK
clk => regout[16]~reg0.CLK
clk => regout[17]~reg0.CLK
clk => regout[18]~reg0.CLK
clk => regout[19]~reg0.CLK
clk => regout[20]~reg0.CLK
clk => regout[21]~reg0.CLK
clk => regout[22]~reg0.CLK
clk => regout[23]~reg0.CLK
clk => regout[24]~reg0.CLK
clk => regout[25]~reg0.CLK
clk => regout[26]~reg0.CLK
clk => regout[27]~reg0.CLK
clk => regout[28]~reg0.CLK
clk => regout[29]~reg0.CLK
clk => regout[30]~reg0.CLK
clk => regout[31]~reg0.CLK
write => regout~0.OUTPUTSELECT
write => regout~1.OUTPUTSELECT
write => regout~2.OUTPUTSELECT
write => regout~3.OUTPUTSELECT
write => regout~4.OUTPUTSELECT
write => regout~5.OUTPUTSELECT
write => regout~6.OUTPUTSELECT
write => regout~7.OUTPUTSELECT
write => regout~8.OUTPUTSELECT
write => regout~9.OUTPUTSELECT
write => regout~10.OUTPUTSELECT
write => regout~11.OUTPUTSELECT
write => regout~12.OUTPUTSELECT
write => regout~13.OUTPUTSELECT
write => regout~14.OUTPUTSELECT
write => regout~15.OUTPUTSELECT
write => regout~16.OUTPUTSELECT
write => regout~17.OUTPUTSELECT
write => regout~18.OUTPUTSELECT
write => regout~19.OUTPUTSELECT
write => regout~20.OUTPUTSELECT
write => regout~21.OUTPUTSELECT
write => regout~22.OUTPUTSELECT
write => regout~23.OUTPUTSELECT
write => regout~24.OUTPUTSELECT
write => regout~25.OUTPUTSELECT
write => regout~26.OUTPUTSELECT
write => regout~27.OUTPUTSELECT
write => regout~28.OUTPUTSELECT
write => regout~29.OUTPUTSELECT
write => regout~30.OUTPUTSELECT
write => regout~31.OUTPUTSELECT
reset => regout~32.OUTPUTSELECT
reset => regout~33.OUTPUTSELECT
reset => regout~34.OUTPUTSELECT
reset => regout~35.OUTPUTSELECT
reset => regout~36.OUTPUTSELECT
reset => regout~37.OUTPUTSELECT
reset => regout~38.OUTPUTSELECT
reset => regout~39.OUTPUTSELECT
reset => regout~40.OUTPUTSELECT
reset => regout~41.OUTPUTSELECT
reset => regout~42.OUTPUTSELECT
reset => regout~43.OUTPUTSELECT
reset => regout~44.OUTPUTSELECT
reset => regout~45.OUTPUTSELECT
reset => regout~46.OUTPUTSELECT
reset => regout~47.OUTPUTSELECT
reset => regout~48.OUTPUTSELECT
reset => regout~49.OUTPUTSELECT
reset => regout~50.OUTPUTSELECT
reset => regout~51.OUTPUTSELECT
reset => regout~52.OUTPUTSELECT
reset => regout~53.OUTPUTSELECT
reset => regout~54.OUTPUTSELECT
reset => regout~55.OUTPUTSELECT
reset => regout~56.OUTPUTSELECT
reset => regout~57.OUTPUTSELECT
reset => regout~58.OUTPUTSELECT
reset => regout~59.OUTPUTSELECT
reset => regout~60.OUTPUTSELECT
reset => regout~61.OUTPUTSELECT
reset => regout~62.OUTPUTSELECT
reset => regout~63.OUTPUTSELECT
regout[0] <= regout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[1] <= regout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[2] <= regout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[3] <= regout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[4] <= regout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[5] <= regout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[6] <= regout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[7] <= regout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[8] <= regout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[9] <= regout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[10] <= regout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[11] <= regout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[12] <= regout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[13] <= regout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[14] <= regout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[15] <= regout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[16] <= regout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[17] <= regout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[18] <= regout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[19] <= regout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[20] <= regout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[21] <= regout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[22] <= regout[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[23] <= regout[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[24] <= regout[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[25] <= regout[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[26] <= regout[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[27] <= regout[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[28] <= regout[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[29] <= regout[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[30] <= regout[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[31] <= regout[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_PCSrc_E
regin => regout~reg0.DATAIN
clk => regout~reg0.CLK
write => regout~reg0.ENA
reset => regout~reg0.ACLR
regout <= regout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_RegWrite_E
regin => regout~reg0.DATAIN
clk => regout~reg0.CLK
write => regout~reg0.ENA
reset => regout~reg0.ACLR
regout <= regout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_MemtoReg_E
regin => regout~reg0.DATAIN
clk => regout~reg0.CLK
write => regout~reg0.ENA
reset => regout~reg0.ACLR
regout <= regout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_MemWrite_E
regin => regout~reg0.DATAIN
clk => regout~reg0.CLK
write => regout~reg0.ENA
reset => regout~reg0.ACLR
regout <= regout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_InstOp_E
regin[0] => regout[0]~reg0.DATAIN
regin[1] => regout[1]~reg0.DATAIN
regin[2] => regout[2]~reg0.DATAIN
regin[3] => regout[3]~reg0.DATAIN
clk => regout[0]~reg0.CLK
clk => regout[1]~reg0.CLK
clk => regout[2]~reg0.CLK
clk => regout[3]~reg0.CLK
write => regout[3]~reg0.ENA
write => regout[2]~reg0.ENA
write => regout[1]~reg0.ENA
write => regout[0]~reg0.ENA
reset => regout[0]~reg0.ACLR
reset => regout[1]~reg0.ACLR
reset => regout[2]~reg0.ACLR
reset => regout[3]~reg0.ACLR
regout[0] <= regout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[1] <= regout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[2] <= regout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[3] <= regout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_ALUSrc1_E
regin => regout~reg0.DATAIN
clk => regout~reg0.CLK
write => regout~reg0.ENA
reset => regout~reg0.ACLR
regout <= regout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_ALUSrc2_E
regin => regout~reg0.DATAIN
clk => regout~reg0.CLK
write => regout~reg0.ENA
reset => regout~reg0.ACLR
regout <= regout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E
regin[0] => regout[0]~reg0.DATAIN
regin[1] => regout[1]~reg0.DATAIN
regin[2] => regout[2]~reg0.DATAIN
regin[3] => regout[3]~reg0.DATAIN
clk => regout[0]~reg0.CLK
clk => regout[1]~reg0.CLK
clk => regout[2]~reg0.CLK
clk => regout[3]~reg0.CLK
write => regout[3]~reg0.ENA
write => regout[2]~reg0.ENA
write => regout[1]~reg0.ENA
write => regout[0]~reg0.ENA
reset => regout[0]~reg0.ACLR
reset => regout[1]~reg0.ACLR
reset => regout[2]~reg0.ACLR
reset => regout[3]~reg0.ACLR
regout[0] <= regout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[1] <= regout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[2] <= regout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[3] <= regout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register_5bit:reg_shmt5_E
regin[0] => regout[0]~reg0.DATAIN
regin[1] => regout[1]~reg0.DATAIN
regin[2] => regout[2]~reg0.DATAIN
regin[3] => regout[3]~reg0.DATAIN
regin[4] => regout[4]~reg0.DATAIN
clk => regout[0]~reg0.CLK
clk => regout[1]~reg0.CLK
clk => regout[2]~reg0.CLK
clk => regout[3]~reg0.CLK
clk => regout[4]~reg0.CLK
write => regout[4]~reg0.ENA
write => regout[3]~reg0.ENA
write => regout[2]~reg0.ENA
write => regout[1]~reg0.ENA
write => regout[0]~reg0.ENA
reset => regout[0]~reg0.ACLR
reset => regout[1]~reg0.ACLR
reset => regout[2]~reg0.ACLR
reset => regout[3]~reg0.ACLR
reset => regout[4]~reg0.ACLR
regout[0] <= regout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[1] <= regout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[2] <= regout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[3] <= regout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[4] <= regout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_MemRead_E
regin => regout~reg0.DATAIN
clk => regout~reg0.CLK
write => regout~reg0.ENA
reset => regout~reg0.ACLR
regout <= regout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_NZCVWrite_E
regin => regout~reg0.DATAIN
clk => regout~reg0.CLK
write => regout~reg0.ENA
reset => regout~reg0.ACLR
regout <= regout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM
clk => clk~0.IN7
reset => comb~0.IN0
reset => comb~1.IN0
reset => comb~2.IN0
reset => comb~3.IN0
reset => comb~4.IN0
reset => comb~5.IN0
reset => comb~6.IN0
flush => comb~0.IN1
flush => comb~1.IN1
flush => comb~2.IN1
flush => comb~3.IN1
flush => comb~4.IN1
flush => comb~5.IN1
flush => comb~6.IN1
stop => _~0.IN1
stop => _~2.IN1
stop => _~4.IN1
stop => _~6.IN1
stop => _~8.IN1
stop => _~10.IN1
stop => _~12.IN1
i_ALUResult_E[0] => i_ALUResult_E[0]~31.IN1
i_ALUResult_E[1] => i_ALUResult_E[1]~30.IN1
i_ALUResult_E[2] => i_ALUResult_E[2]~29.IN1
i_ALUResult_E[3] => i_ALUResult_E[3]~28.IN1
i_ALUResult_E[4] => i_ALUResult_E[4]~27.IN1
i_ALUResult_E[5] => i_ALUResult_E[5]~26.IN1
i_ALUResult_E[6] => i_ALUResult_E[6]~25.IN1
i_ALUResult_E[7] => i_ALUResult_E[7]~24.IN1
i_ALUResult_E[8] => i_ALUResult_E[8]~23.IN1
i_ALUResult_E[9] => i_ALUResult_E[9]~22.IN1
i_ALUResult_E[10] => i_ALUResult_E[10]~21.IN1
i_ALUResult_E[11] => i_ALUResult_E[11]~20.IN1
i_ALUResult_E[12] => i_ALUResult_E[12]~19.IN1
i_ALUResult_E[13] => i_ALUResult_E[13]~18.IN1
i_ALUResult_E[14] => i_ALUResult_E[14]~17.IN1
i_ALUResult_E[15] => i_ALUResult_E[15]~16.IN1
i_ALUResult_E[16] => i_ALUResult_E[16]~15.IN1
i_ALUResult_E[17] => i_ALUResult_E[17]~14.IN1
i_ALUResult_E[18] => i_ALUResult_E[18]~13.IN1
i_ALUResult_E[19] => i_ALUResult_E[19]~12.IN1
i_ALUResult_E[20] => i_ALUResult_E[20]~11.IN1
i_ALUResult_E[21] => i_ALUResult_E[21]~10.IN1
i_ALUResult_E[22] => i_ALUResult_E[22]~9.IN1
i_ALUResult_E[23] => i_ALUResult_E[23]~8.IN1
i_ALUResult_E[24] => i_ALUResult_E[24]~7.IN1
i_ALUResult_E[25] => i_ALUResult_E[25]~6.IN1
i_ALUResult_E[26] => i_ALUResult_E[26]~5.IN1
i_ALUResult_E[27] => i_ALUResult_E[27]~4.IN1
i_ALUResult_E[28] => i_ALUResult_E[28]~3.IN1
i_ALUResult_E[29] => i_ALUResult_E[29]~2.IN1
i_ALUResult_E[30] => i_ALUResult_E[30]~1.IN1
i_ALUResult_E[31] => i_ALUResult_E[31]~0.IN1
i_WriteData_E[0] => i_WriteData_E[0]~31.IN1
i_WriteData_E[1] => i_WriteData_E[1]~30.IN1
i_WriteData_E[2] => i_WriteData_E[2]~29.IN1
i_WriteData_E[3] => i_WriteData_E[3]~28.IN1
i_WriteData_E[4] => i_WriteData_E[4]~27.IN1
i_WriteData_E[5] => i_WriteData_E[5]~26.IN1
i_WriteData_E[6] => i_WriteData_E[6]~25.IN1
i_WriteData_E[7] => i_WriteData_E[7]~24.IN1
i_WriteData_E[8] => i_WriteData_E[8]~23.IN1
i_WriteData_E[9] => i_WriteData_E[9]~22.IN1
i_WriteData_E[10] => i_WriteData_E[10]~21.IN1
i_WriteData_E[11] => i_WriteData_E[11]~20.IN1
i_WriteData_E[12] => i_WriteData_E[12]~19.IN1
i_WriteData_E[13] => i_WriteData_E[13]~18.IN1
i_WriteData_E[14] => i_WriteData_E[14]~17.IN1
i_WriteData_E[15] => i_WriteData_E[15]~16.IN1
i_WriteData_E[16] => i_WriteData_E[16]~15.IN1
i_WriteData_E[17] => i_WriteData_E[17]~14.IN1
i_WriteData_E[18] => i_WriteData_E[18]~13.IN1
i_WriteData_E[19] => i_WriteData_E[19]~12.IN1
i_WriteData_E[20] => i_WriteData_E[20]~11.IN1
i_WriteData_E[21] => i_WriteData_E[21]~10.IN1
i_WriteData_E[22] => i_WriteData_E[22]~9.IN1
i_WriteData_E[23] => i_WriteData_E[23]~8.IN1
i_WriteData_E[24] => i_WriteData_E[24]~7.IN1
i_WriteData_E[25] => i_WriteData_E[25]~6.IN1
i_WriteData_E[26] => i_WriteData_E[26]~5.IN1
i_WriteData_E[27] => i_WriteData_E[27]~4.IN1
i_WriteData_E[28] => i_WriteData_E[28]~3.IN1
i_WriteData_E[29] => i_WriteData_E[29]~2.IN1
i_WriteData_E[30] => i_WriteData_E[30]~1.IN1
i_WriteData_E[31] => i_WriteData_E[31]~0.IN1
i_WA3_E[0] => i_WA3_E[0]~3.IN1
i_WA3_E[1] => i_WA3_E[1]~2.IN1
i_WA3_E[2] => i_WA3_E[2]~1.IN1
i_WA3_E[3] => i_WA3_E[3]~0.IN1
i_RegWrite_E => i_RegWrite_E~0.IN1
i_MemtoReg_E => i_MemtoReg_E~0.IN1
i_MemWrite_E => i_MemWrite_E~0.IN1
i_MemRead_E => i_MemRead_E~0.IN1
o_ALUOut_M[0] <= register:reg_ALUOut_M.regout
o_ALUOut_M[1] <= register:reg_ALUOut_M.regout
o_ALUOut_M[2] <= register:reg_ALUOut_M.regout
o_ALUOut_M[3] <= register:reg_ALUOut_M.regout
o_ALUOut_M[4] <= register:reg_ALUOut_M.regout
o_ALUOut_M[5] <= register:reg_ALUOut_M.regout
o_ALUOut_M[6] <= register:reg_ALUOut_M.regout
o_ALUOut_M[7] <= register:reg_ALUOut_M.regout
o_ALUOut_M[8] <= register:reg_ALUOut_M.regout
o_ALUOut_M[9] <= register:reg_ALUOut_M.regout
o_ALUOut_M[10] <= register:reg_ALUOut_M.regout
o_ALUOut_M[11] <= register:reg_ALUOut_M.regout
o_ALUOut_M[12] <= register:reg_ALUOut_M.regout
o_ALUOut_M[13] <= register:reg_ALUOut_M.regout
o_ALUOut_M[14] <= register:reg_ALUOut_M.regout
o_ALUOut_M[15] <= register:reg_ALUOut_M.regout
o_ALUOut_M[16] <= register:reg_ALUOut_M.regout
o_ALUOut_M[17] <= register:reg_ALUOut_M.regout
o_ALUOut_M[18] <= register:reg_ALUOut_M.regout
o_ALUOut_M[19] <= register:reg_ALUOut_M.regout
o_ALUOut_M[20] <= register:reg_ALUOut_M.regout
o_ALUOut_M[21] <= register:reg_ALUOut_M.regout
o_ALUOut_M[22] <= register:reg_ALUOut_M.regout
o_ALUOut_M[23] <= register:reg_ALUOut_M.regout
o_ALUOut_M[24] <= register:reg_ALUOut_M.regout
o_ALUOut_M[25] <= register:reg_ALUOut_M.regout
o_ALUOut_M[26] <= register:reg_ALUOut_M.regout
o_ALUOut_M[27] <= register:reg_ALUOut_M.regout
o_ALUOut_M[28] <= register:reg_ALUOut_M.regout
o_ALUOut_M[29] <= register:reg_ALUOut_M.regout
o_ALUOut_M[30] <= register:reg_ALUOut_M.regout
o_ALUOut_M[31] <= register:reg_ALUOut_M.regout
o_WriteData_M[0] <= register:reg_WriteData_M.regout
o_WriteData_M[1] <= register:reg_WriteData_M.regout
o_WriteData_M[2] <= register:reg_WriteData_M.regout
o_WriteData_M[3] <= register:reg_WriteData_M.regout
o_WriteData_M[4] <= register:reg_WriteData_M.regout
o_WriteData_M[5] <= register:reg_WriteData_M.regout
o_WriteData_M[6] <= register:reg_WriteData_M.regout
o_WriteData_M[7] <= register:reg_WriteData_M.regout
o_WriteData_M[8] <= register:reg_WriteData_M.regout
o_WriteData_M[9] <= register:reg_WriteData_M.regout
o_WriteData_M[10] <= register:reg_WriteData_M.regout
o_WriteData_M[11] <= register:reg_WriteData_M.regout
o_WriteData_M[12] <= register:reg_WriteData_M.regout
o_WriteData_M[13] <= register:reg_WriteData_M.regout
o_WriteData_M[14] <= register:reg_WriteData_M.regout
o_WriteData_M[15] <= register:reg_WriteData_M.regout
o_WriteData_M[16] <= register:reg_WriteData_M.regout
o_WriteData_M[17] <= register:reg_WriteData_M.regout
o_WriteData_M[18] <= register:reg_WriteData_M.regout
o_WriteData_M[19] <= register:reg_WriteData_M.regout
o_WriteData_M[20] <= register:reg_WriteData_M.regout
o_WriteData_M[21] <= register:reg_WriteData_M.regout
o_WriteData_M[22] <= register:reg_WriteData_M.regout
o_WriteData_M[23] <= register:reg_WriteData_M.regout
o_WriteData_M[24] <= register:reg_WriteData_M.regout
o_WriteData_M[25] <= register:reg_WriteData_M.regout
o_WriteData_M[26] <= register:reg_WriteData_M.regout
o_WriteData_M[27] <= register:reg_WriteData_M.regout
o_WriteData_M[28] <= register:reg_WriteData_M.regout
o_WriteData_M[29] <= register:reg_WriteData_M.regout
o_WriteData_M[30] <= register:reg_WriteData_M.regout
o_WriteData_M[31] <= register:reg_WriteData_M.regout
o_WA3_M[0] <= register_4bit:reg_WA3_M.regout
o_WA3_M[1] <= register_4bit:reg_WA3_M.regout
o_WA3_M[2] <= register_4bit:reg_WA3_M.regout
o_WA3_M[3] <= register_4bit:reg_WA3_M.regout
o_RegWrite_M <= register_1bit:reg_RegWrite_M.regout
o_MemtoReg_M <= register_1bit:reg_MemtoReg_M.regout
o_MemWrite_M <= register_1bit:reg_MemWrite_M.regout
o_MemRead_M <= register_1bit:reg_MemRead_M.regout


|ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M
regin[0] => regout~31.DATAB
regin[1] => regout~30.DATAB
regin[2] => regout~29.DATAB
regin[3] => regout~28.DATAB
regin[4] => regout~27.DATAB
regin[5] => regout~26.DATAB
regin[6] => regout~25.DATAB
regin[7] => regout~24.DATAB
regin[8] => regout~23.DATAB
regin[9] => regout~22.DATAB
regin[10] => regout~21.DATAB
regin[11] => regout~20.DATAB
regin[12] => regout~19.DATAB
regin[13] => regout~18.DATAB
regin[14] => regout~17.DATAB
regin[15] => regout~16.DATAB
regin[16] => regout~15.DATAB
regin[17] => regout~14.DATAB
regin[18] => regout~13.DATAB
regin[19] => regout~12.DATAB
regin[20] => regout~11.DATAB
regin[21] => regout~10.DATAB
regin[22] => regout~9.DATAB
regin[23] => regout~8.DATAB
regin[24] => regout~7.DATAB
regin[25] => regout~6.DATAB
regin[26] => regout~5.DATAB
regin[27] => regout~4.DATAB
regin[28] => regout~3.DATAB
regin[29] => regout~2.DATAB
regin[30] => regout~1.DATAB
regin[31] => regout~0.DATAB
clk => regout[0]~reg0.CLK
clk => regout[1]~reg0.CLK
clk => regout[2]~reg0.CLK
clk => regout[3]~reg0.CLK
clk => regout[4]~reg0.CLK
clk => regout[5]~reg0.CLK
clk => regout[6]~reg0.CLK
clk => regout[7]~reg0.CLK
clk => regout[8]~reg0.CLK
clk => regout[9]~reg0.CLK
clk => regout[10]~reg0.CLK
clk => regout[11]~reg0.CLK
clk => regout[12]~reg0.CLK
clk => regout[13]~reg0.CLK
clk => regout[14]~reg0.CLK
clk => regout[15]~reg0.CLK
clk => regout[16]~reg0.CLK
clk => regout[17]~reg0.CLK
clk => regout[18]~reg0.CLK
clk => regout[19]~reg0.CLK
clk => regout[20]~reg0.CLK
clk => regout[21]~reg0.CLK
clk => regout[22]~reg0.CLK
clk => regout[23]~reg0.CLK
clk => regout[24]~reg0.CLK
clk => regout[25]~reg0.CLK
clk => regout[26]~reg0.CLK
clk => regout[27]~reg0.CLK
clk => regout[28]~reg0.CLK
clk => regout[29]~reg0.CLK
clk => regout[30]~reg0.CLK
clk => regout[31]~reg0.CLK
write => regout~0.OUTPUTSELECT
write => regout~1.OUTPUTSELECT
write => regout~2.OUTPUTSELECT
write => regout~3.OUTPUTSELECT
write => regout~4.OUTPUTSELECT
write => regout~5.OUTPUTSELECT
write => regout~6.OUTPUTSELECT
write => regout~7.OUTPUTSELECT
write => regout~8.OUTPUTSELECT
write => regout~9.OUTPUTSELECT
write => regout~10.OUTPUTSELECT
write => regout~11.OUTPUTSELECT
write => regout~12.OUTPUTSELECT
write => regout~13.OUTPUTSELECT
write => regout~14.OUTPUTSELECT
write => regout~15.OUTPUTSELECT
write => regout~16.OUTPUTSELECT
write => regout~17.OUTPUTSELECT
write => regout~18.OUTPUTSELECT
write => regout~19.OUTPUTSELECT
write => regout~20.OUTPUTSELECT
write => regout~21.OUTPUTSELECT
write => regout~22.OUTPUTSELECT
write => regout~23.OUTPUTSELECT
write => regout~24.OUTPUTSELECT
write => regout~25.OUTPUTSELECT
write => regout~26.OUTPUTSELECT
write => regout~27.OUTPUTSELECT
write => regout~28.OUTPUTSELECT
write => regout~29.OUTPUTSELECT
write => regout~30.OUTPUTSELECT
write => regout~31.OUTPUTSELECT
reset => regout~32.OUTPUTSELECT
reset => regout~33.OUTPUTSELECT
reset => regout~34.OUTPUTSELECT
reset => regout~35.OUTPUTSELECT
reset => regout~36.OUTPUTSELECT
reset => regout~37.OUTPUTSELECT
reset => regout~38.OUTPUTSELECT
reset => regout~39.OUTPUTSELECT
reset => regout~40.OUTPUTSELECT
reset => regout~41.OUTPUTSELECT
reset => regout~42.OUTPUTSELECT
reset => regout~43.OUTPUTSELECT
reset => regout~44.OUTPUTSELECT
reset => regout~45.OUTPUTSELECT
reset => regout~46.OUTPUTSELECT
reset => regout~47.OUTPUTSELECT
reset => regout~48.OUTPUTSELECT
reset => regout~49.OUTPUTSELECT
reset => regout~50.OUTPUTSELECT
reset => regout~51.OUTPUTSELECT
reset => regout~52.OUTPUTSELECT
reset => regout~53.OUTPUTSELECT
reset => regout~54.OUTPUTSELECT
reset => regout~55.OUTPUTSELECT
reset => regout~56.OUTPUTSELECT
reset => regout~57.OUTPUTSELECT
reset => regout~58.OUTPUTSELECT
reset => regout~59.OUTPUTSELECT
reset => regout~60.OUTPUTSELECT
reset => regout~61.OUTPUTSELECT
reset => regout~62.OUTPUTSELECT
reset => regout~63.OUTPUTSELECT
regout[0] <= regout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[1] <= regout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[2] <= regout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[3] <= regout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[4] <= regout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[5] <= regout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[6] <= regout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[7] <= regout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[8] <= regout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[9] <= regout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[10] <= regout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[11] <= regout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[12] <= regout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[13] <= regout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[14] <= regout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[15] <= regout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[16] <= regout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[17] <= regout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[18] <= regout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[19] <= regout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[20] <= regout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[21] <= regout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[22] <= regout[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[23] <= regout[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[24] <= regout[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[25] <= regout[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[26] <= regout[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[27] <= regout[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[28] <= regout[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[29] <= regout[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[30] <= regout[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[31] <= regout[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M
regin[0] => regout~31.DATAB
regin[1] => regout~30.DATAB
regin[2] => regout~29.DATAB
regin[3] => regout~28.DATAB
regin[4] => regout~27.DATAB
regin[5] => regout~26.DATAB
regin[6] => regout~25.DATAB
regin[7] => regout~24.DATAB
regin[8] => regout~23.DATAB
regin[9] => regout~22.DATAB
regin[10] => regout~21.DATAB
regin[11] => regout~20.DATAB
regin[12] => regout~19.DATAB
regin[13] => regout~18.DATAB
regin[14] => regout~17.DATAB
regin[15] => regout~16.DATAB
regin[16] => regout~15.DATAB
regin[17] => regout~14.DATAB
regin[18] => regout~13.DATAB
regin[19] => regout~12.DATAB
regin[20] => regout~11.DATAB
regin[21] => regout~10.DATAB
regin[22] => regout~9.DATAB
regin[23] => regout~8.DATAB
regin[24] => regout~7.DATAB
regin[25] => regout~6.DATAB
regin[26] => regout~5.DATAB
regin[27] => regout~4.DATAB
regin[28] => regout~3.DATAB
regin[29] => regout~2.DATAB
regin[30] => regout~1.DATAB
regin[31] => regout~0.DATAB
clk => regout[0]~reg0.CLK
clk => regout[1]~reg0.CLK
clk => regout[2]~reg0.CLK
clk => regout[3]~reg0.CLK
clk => regout[4]~reg0.CLK
clk => regout[5]~reg0.CLK
clk => regout[6]~reg0.CLK
clk => regout[7]~reg0.CLK
clk => regout[8]~reg0.CLK
clk => regout[9]~reg0.CLK
clk => regout[10]~reg0.CLK
clk => regout[11]~reg0.CLK
clk => regout[12]~reg0.CLK
clk => regout[13]~reg0.CLK
clk => regout[14]~reg0.CLK
clk => regout[15]~reg0.CLK
clk => regout[16]~reg0.CLK
clk => regout[17]~reg0.CLK
clk => regout[18]~reg0.CLK
clk => regout[19]~reg0.CLK
clk => regout[20]~reg0.CLK
clk => regout[21]~reg0.CLK
clk => regout[22]~reg0.CLK
clk => regout[23]~reg0.CLK
clk => regout[24]~reg0.CLK
clk => regout[25]~reg0.CLK
clk => regout[26]~reg0.CLK
clk => regout[27]~reg0.CLK
clk => regout[28]~reg0.CLK
clk => regout[29]~reg0.CLK
clk => regout[30]~reg0.CLK
clk => regout[31]~reg0.CLK
write => regout~0.OUTPUTSELECT
write => regout~1.OUTPUTSELECT
write => regout~2.OUTPUTSELECT
write => regout~3.OUTPUTSELECT
write => regout~4.OUTPUTSELECT
write => regout~5.OUTPUTSELECT
write => regout~6.OUTPUTSELECT
write => regout~7.OUTPUTSELECT
write => regout~8.OUTPUTSELECT
write => regout~9.OUTPUTSELECT
write => regout~10.OUTPUTSELECT
write => regout~11.OUTPUTSELECT
write => regout~12.OUTPUTSELECT
write => regout~13.OUTPUTSELECT
write => regout~14.OUTPUTSELECT
write => regout~15.OUTPUTSELECT
write => regout~16.OUTPUTSELECT
write => regout~17.OUTPUTSELECT
write => regout~18.OUTPUTSELECT
write => regout~19.OUTPUTSELECT
write => regout~20.OUTPUTSELECT
write => regout~21.OUTPUTSELECT
write => regout~22.OUTPUTSELECT
write => regout~23.OUTPUTSELECT
write => regout~24.OUTPUTSELECT
write => regout~25.OUTPUTSELECT
write => regout~26.OUTPUTSELECT
write => regout~27.OUTPUTSELECT
write => regout~28.OUTPUTSELECT
write => regout~29.OUTPUTSELECT
write => regout~30.OUTPUTSELECT
write => regout~31.OUTPUTSELECT
reset => regout~32.OUTPUTSELECT
reset => regout~33.OUTPUTSELECT
reset => regout~34.OUTPUTSELECT
reset => regout~35.OUTPUTSELECT
reset => regout~36.OUTPUTSELECT
reset => regout~37.OUTPUTSELECT
reset => regout~38.OUTPUTSELECT
reset => regout~39.OUTPUTSELECT
reset => regout~40.OUTPUTSELECT
reset => regout~41.OUTPUTSELECT
reset => regout~42.OUTPUTSELECT
reset => regout~43.OUTPUTSELECT
reset => regout~44.OUTPUTSELECT
reset => regout~45.OUTPUTSELECT
reset => regout~46.OUTPUTSELECT
reset => regout~47.OUTPUTSELECT
reset => regout~48.OUTPUTSELECT
reset => regout~49.OUTPUTSELECT
reset => regout~50.OUTPUTSELECT
reset => regout~51.OUTPUTSELECT
reset => regout~52.OUTPUTSELECT
reset => regout~53.OUTPUTSELECT
reset => regout~54.OUTPUTSELECT
reset => regout~55.OUTPUTSELECT
reset => regout~56.OUTPUTSELECT
reset => regout~57.OUTPUTSELECT
reset => regout~58.OUTPUTSELECT
reset => regout~59.OUTPUTSELECT
reset => regout~60.OUTPUTSELECT
reset => regout~61.OUTPUTSELECT
reset => regout~62.OUTPUTSELECT
reset => regout~63.OUTPUTSELECT
regout[0] <= regout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[1] <= regout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[2] <= regout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[3] <= regout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[4] <= regout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[5] <= regout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[6] <= regout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[7] <= regout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[8] <= regout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[9] <= regout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[10] <= regout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[11] <= regout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[12] <= regout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[13] <= regout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[14] <= regout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[15] <= regout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[16] <= regout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[17] <= regout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[18] <= regout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[19] <= regout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[20] <= regout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[21] <= regout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[22] <= regout[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[23] <= regout[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[24] <= regout[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[25] <= regout[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[26] <= regout[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[27] <= regout[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[28] <= regout[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[29] <= regout[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[30] <= regout[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[31] <= regout[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register_4bit:reg_WA3_M
regin[0] => regout[0]~reg0.DATAIN
regin[1] => regout[1]~reg0.DATAIN
regin[2] => regout[2]~reg0.DATAIN
regin[3] => regout[3]~reg0.DATAIN
clk => regout[0]~reg0.CLK
clk => regout[1]~reg0.CLK
clk => regout[2]~reg0.CLK
clk => regout[3]~reg0.CLK
write => regout[3]~reg0.ENA
write => regout[2]~reg0.ENA
write => regout[1]~reg0.ENA
write => regout[0]~reg0.ENA
reset => regout[0]~reg0.ACLR
reset => regout[1]~reg0.ACLR
reset => regout[2]~reg0.ACLR
reset => regout[3]~reg0.ACLR
regout[0] <= regout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[1] <= regout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[2] <= regout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[3] <= regout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register_1bit:reg_RegWrite_M
regin => regout~reg0.DATAIN
clk => regout~reg0.CLK
write => regout~reg0.ENA
reset => regout~reg0.ACLR
regout <= regout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register_1bit:reg_MemtoReg_M
regin => regout~reg0.DATAIN
clk => regout~reg0.CLK
write => regout~reg0.ENA
reset => regout~reg0.ACLR
regout <= regout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register_1bit:reg_MemWrite_M
regin => regout~reg0.DATAIN
clk => regout~reg0.CLK
write => regout~reg0.ENA
reset => regout~reg0.ACLR
regout <= regout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register_1bit:reg_MemRead_M
regin => regout~reg0.DATAIN
clk => regout~reg0.CLK
write => regout~reg0.ENA
reset => regout~reg0.ACLR
regout <= regout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB
clk => clk~0.IN4
reset => comb~0.IN0
reset => comb~1.IN0
reset => comb~2.IN0
reset => comb~3.IN0
flush => comb~0.IN1
flush => comb~1.IN1
flush => comb~2.IN1
flush => comb~3.IN1
stop => _~0.IN1
stop => _~2.IN1
stop => _~4.IN1
stop => _~6.IN1
i_RegWrite_M => i_RegWrite_M~0.IN1
i_MemtoReg_M => i_MemtoReg_M~0.IN1
i_ALUOut_M[0] => i_ALUOut_M[0]~31.IN1
i_ALUOut_M[1] => i_ALUOut_M[1]~30.IN1
i_ALUOut_M[2] => i_ALUOut_M[2]~29.IN1
i_ALUOut_M[3] => i_ALUOut_M[3]~28.IN1
i_ALUOut_M[4] => i_ALUOut_M[4]~27.IN1
i_ALUOut_M[5] => i_ALUOut_M[5]~26.IN1
i_ALUOut_M[6] => i_ALUOut_M[6]~25.IN1
i_ALUOut_M[7] => i_ALUOut_M[7]~24.IN1
i_ALUOut_M[8] => i_ALUOut_M[8]~23.IN1
i_ALUOut_M[9] => i_ALUOut_M[9]~22.IN1
i_ALUOut_M[10] => i_ALUOut_M[10]~21.IN1
i_ALUOut_M[11] => i_ALUOut_M[11]~20.IN1
i_ALUOut_M[12] => i_ALUOut_M[12]~19.IN1
i_ALUOut_M[13] => i_ALUOut_M[13]~18.IN1
i_ALUOut_M[14] => i_ALUOut_M[14]~17.IN1
i_ALUOut_M[15] => i_ALUOut_M[15]~16.IN1
i_ALUOut_M[16] => i_ALUOut_M[16]~15.IN1
i_ALUOut_M[17] => i_ALUOut_M[17]~14.IN1
i_ALUOut_M[18] => i_ALUOut_M[18]~13.IN1
i_ALUOut_M[19] => i_ALUOut_M[19]~12.IN1
i_ALUOut_M[20] => i_ALUOut_M[20]~11.IN1
i_ALUOut_M[21] => i_ALUOut_M[21]~10.IN1
i_ALUOut_M[22] => i_ALUOut_M[22]~9.IN1
i_ALUOut_M[23] => i_ALUOut_M[23]~8.IN1
i_ALUOut_M[24] => i_ALUOut_M[24]~7.IN1
i_ALUOut_M[25] => i_ALUOut_M[25]~6.IN1
i_ALUOut_M[26] => i_ALUOut_M[26]~5.IN1
i_ALUOut_M[27] => i_ALUOut_M[27]~4.IN1
i_ALUOut_M[28] => i_ALUOut_M[28]~3.IN1
i_ALUOut_M[29] => i_ALUOut_M[29]~2.IN1
i_ALUOut_M[30] => i_ALUOut_M[30]~1.IN1
i_ALUOut_M[31] => i_ALUOut_M[31]~0.IN1
i_WA3_M[0] => i_WA3_M[0]~3.IN1
i_WA3_M[1] => i_WA3_M[1]~2.IN1
i_WA3_M[2] => i_WA3_M[2]~1.IN1
i_WA3_M[3] => i_WA3_M[3]~0.IN1
o_RegWrite_W <= register_1bit:reg_RegWrite_W.regout
o_MemtoReg_W <= register_1bit:reg_MemtoReg_W.regout
o_ALUOut_W[0] <= register:reg_ALUOut_W.regout
o_ALUOut_W[1] <= register:reg_ALUOut_W.regout
o_ALUOut_W[2] <= register:reg_ALUOut_W.regout
o_ALUOut_W[3] <= register:reg_ALUOut_W.regout
o_ALUOut_W[4] <= register:reg_ALUOut_W.regout
o_ALUOut_W[5] <= register:reg_ALUOut_W.regout
o_ALUOut_W[6] <= register:reg_ALUOut_W.regout
o_ALUOut_W[7] <= register:reg_ALUOut_W.regout
o_ALUOut_W[8] <= register:reg_ALUOut_W.regout
o_ALUOut_W[9] <= register:reg_ALUOut_W.regout
o_ALUOut_W[10] <= register:reg_ALUOut_W.regout
o_ALUOut_W[11] <= register:reg_ALUOut_W.regout
o_ALUOut_W[12] <= register:reg_ALUOut_W.regout
o_ALUOut_W[13] <= register:reg_ALUOut_W.regout
o_ALUOut_W[14] <= register:reg_ALUOut_W.regout
o_ALUOut_W[15] <= register:reg_ALUOut_W.regout
o_ALUOut_W[16] <= register:reg_ALUOut_W.regout
o_ALUOut_W[17] <= register:reg_ALUOut_W.regout
o_ALUOut_W[18] <= register:reg_ALUOut_W.regout
o_ALUOut_W[19] <= register:reg_ALUOut_W.regout
o_ALUOut_W[20] <= register:reg_ALUOut_W.regout
o_ALUOut_W[21] <= register:reg_ALUOut_W.regout
o_ALUOut_W[22] <= register:reg_ALUOut_W.regout
o_ALUOut_W[23] <= register:reg_ALUOut_W.regout
o_ALUOut_W[24] <= register:reg_ALUOut_W.regout
o_ALUOut_W[25] <= register:reg_ALUOut_W.regout
o_ALUOut_W[26] <= register:reg_ALUOut_W.regout
o_ALUOut_W[27] <= register:reg_ALUOut_W.regout
o_ALUOut_W[28] <= register:reg_ALUOut_W.regout
o_ALUOut_W[29] <= register:reg_ALUOut_W.regout
o_ALUOut_W[30] <= register:reg_ALUOut_W.regout
o_ALUOut_W[31] <= register:reg_ALUOut_W.regout
o_WA3_W[0] <= register_4bit:reg_WA3_W.regout
o_WA3_W[1] <= register_4bit:reg_WA3_W.regout
o_WA3_W[2] <= register_4bit:reg_WA3_W.regout
o_WA3_W[3] <= register_4bit:reg_WA3_W.regout


|ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register_1bit:reg_RegWrite_W
regin => regout~reg0.DATAIN
clk => regout~reg0.CLK
write => regout~reg0.ENA
reset => regout~reg0.ACLR
regout <= regout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register_1bit:reg_MemtoReg_W
regin => regout~reg0.DATAIN
clk => regout~reg0.CLK
write => regout~reg0.ENA
reset => regout~reg0.ACLR
regout <= regout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W
regin[0] => regout~31.DATAB
regin[1] => regout~30.DATAB
regin[2] => regout~29.DATAB
regin[3] => regout~28.DATAB
regin[4] => regout~27.DATAB
regin[5] => regout~26.DATAB
regin[6] => regout~25.DATAB
regin[7] => regout~24.DATAB
regin[8] => regout~23.DATAB
regin[9] => regout~22.DATAB
regin[10] => regout~21.DATAB
regin[11] => regout~20.DATAB
regin[12] => regout~19.DATAB
regin[13] => regout~18.DATAB
regin[14] => regout~17.DATAB
regin[15] => regout~16.DATAB
regin[16] => regout~15.DATAB
regin[17] => regout~14.DATAB
regin[18] => regout~13.DATAB
regin[19] => regout~12.DATAB
regin[20] => regout~11.DATAB
regin[21] => regout~10.DATAB
regin[22] => regout~9.DATAB
regin[23] => regout~8.DATAB
regin[24] => regout~7.DATAB
regin[25] => regout~6.DATAB
regin[26] => regout~5.DATAB
regin[27] => regout~4.DATAB
regin[28] => regout~3.DATAB
regin[29] => regout~2.DATAB
regin[30] => regout~1.DATAB
regin[31] => regout~0.DATAB
clk => regout[0]~reg0.CLK
clk => regout[1]~reg0.CLK
clk => regout[2]~reg0.CLK
clk => regout[3]~reg0.CLK
clk => regout[4]~reg0.CLK
clk => regout[5]~reg0.CLK
clk => regout[6]~reg0.CLK
clk => regout[7]~reg0.CLK
clk => regout[8]~reg0.CLK
clk => regout[9]~reg0.CLK
clk => regout[10]~reg0.CLK
clk => regout[11]~reg0.CLK
clk => regout[12]~reg0.CLK
clk => regout[13]~reg0.CLK
clk => regout[14]~reg0.CLK
clk => regout[15]~reg0.CLK
clk => regout[16]~reg0.CLK
clk => regout[17]~reg0.CLK
clk => regout[18]~reg0.CLK
clk => regout[19]~reg0.CLK
clk => regout[20]~reg0.CLK
clk => regout[21]~reg0.CLK
clk => regout[22]~reg0.CLK
clk => regout[23]~reg0.CLK
clk => regout[24]~reg0.CLK
clk => regout[25]~reg0.CLK
clk => regout[26]~reg0.CLK
clk => regout[27]~reg0.CLK
clk => regout[28]~reg0.CLK
clk => regout[29]~reg0.CLK
clk => regout[30]~reg0.CLK
clk => regout[31]~reg0.CLK
write => regout~0.OUTPUTSELECT
write => regout~1.OUTPUTSELECT
write => regout~2.OUTPUTSELECT
write => regout~3.OUTPUTSELECT
write => regout~4.OUTPUTSELECT
write => regout~5.OUTPUTSELECT
write => regout~6.OUTPUTSELECT
write => regout~7.OUTPUTSELECT
write => regout~8.OUTPUTSELECT
write => regout~9.OUTPUTSELECT
write => regout~10.OUTPUTSELECT
write => regout~11.OUTPUTSELECT
write => regout~12.OUTPUTSELECT
write => regout~13.OUTPUTSELECT
write => regout~14.OUTPUTSELECT
write => regout~15.OUTPUTSELECT
write => regout~16.OUTPUTSELECT
write => regout~17.OUTPUTSELECT
write => regout~18.OUTPUTSELECT
write => regout~19.OUTPUTSELECT
write => regout~20.OUTPUTSELECT
write => regout~21.OUTPUTSELECT
write => regout~22.OUTPUTSELECT
write => regout~23.OUTPUTSELECT
write => regout~24.OUTPUTSELECT
write => regout~25.OUTPUTSELECT
write => regout~26.OUTPUTSELECT
write => regout~27.OUTPUTSELECT
write => regout~28.OUTPUTSELECT
write => regout~29.OUTPUTSELECT
write => regout~30.OUTPUTSELECT
write => regout~31.OUTPUTSELECT
reset => regout~32.OUTPUTSELECT
reset => regout~33.OUTPUTSELECT
reset => regout~34.OUTPUTSELECT
reset => regout~35.OUTPUTSELECT
reset => regout~36.OUTPUTSELECT
reset => regout~37.OUTPUTSELECT
reset => regout~38.OUTPUTSELECT
reset => regout~39.OUTPUTSELECT
reset => regout~40.OUTPUTSELECT
reset => regout~41.OUTPUTSELECT
reset => regout~42.OUTPUTSELECT
reset => regout~43.OUTPUTSELECT
reset => regout~44.OUTPUTSELECT
reset => regout~45.OUTPUTSELECT
reset => regout~46.OUTPUTSELECT
reset => regout~47.OUTPUTSELECT
reset => regout~48.OUTPUTSELECT
reset => regout~49.OUTPUTSELECT
reset => regout~50.OUTPUTSELECT
reset => regout~51.OUTPUTSELECT
reset => regout~52.OUTPUTSELECT
reset => regout~53.OUTPUTSELECT
reset => regout~54.OUTPUTSELECT
reset => regout~55.OUTPUTSELECT
reset => regout~56.OUTPUTSELECT
reset => regout~57.OUTPUTSELECT
reset => regout~58.OUTPUTSELECT
reset => regout~59.OUTPUTSELECT
reset => regout~60.OUTPUTSELECT
reset => regout~61.OUTPUTSELECT
reset => regout~62.OUTPUTSELECT
reset => regout~63.OUTPUTSELECT
regout[0] <= regout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[1] <= regout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[2] <= regout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[3] <= regout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[4] <= regout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[5] <= regout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[6] <= regout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[7] <= regout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[8] <= regout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[9] <= regout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[10] <= regout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[11] <= regout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[12] <= regout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[13] <= regout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[14] <= regout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[15] <= regout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[16] <= regout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[17] <= regout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[18] <= regout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[19] <= regout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[20] <= regout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[21] <= regout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[22] <= regout[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[23] <= regout[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[24] <= regout[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[25] <= regout[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[26] <= regout[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[27] <= regout[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[28] <= regout[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[29] <= regout[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[30] <= regout[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[31] <= regout[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register_4bit:reg_WA3_W
regin[0] => regout[0]~reg0.DATAIN
regin[1] => regout[1]~reg0.DATAIN
regin[2] => regout[2]~reg0.DATAIN
regin[3] => regout[3]~reg0.DATAIN
clk => regout[0]~reg0.CLK
clk => regout[1]~reg0.CLK
clk => regout[2]~reg0.CLK
clk => regout[3]~reg0.CLK
write => regout[3]~reg0.ENA
write => regout[2]~reg0.ENA
write => regout[1]~reg0.ENA
write => regout[0]~reg0.ENA
reset => regout[0]~reg0.ACLR
reset => regout[1]~reg0.ACLR
reset => regout[2]~reg0.ACLR
reset => regout[3]~reg0.ACLR
regout[0] <= regout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[1] <= regout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[2] <= regout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[3] <= regout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|armreduced:arm_cpu|signextmux:Extend
in[0] => Mux29.IN3
in[0] => extVal~1.DATAA
in[1] => Mux28.IN3
in[1] => extVal~0.DATAA
in[2] => Mux27.IN3
in[2] => Mux29.IN1
in[2] => Mux29.IN2
in[3] => Mux26.IN3
in[3] => Mux28.IN1
in[3] => Mux28.IN2
in[4] => Mux25.IN3
in[4] => Mux27.IN1
in[4] => Mux27.IN2
in[5] => Mux24.IN3
in[5] => Mux26.IN1
in[5] => Mux26.IN2
in[6] => Mux23.IN3
in[6] => Mux25.IN1
in[6] => Mux25.IN2
in[7] => Mux0.IN3
in[7] => Mux1.IN3
in[7] => Mux2.IN3
in[7] => Mux3.IN3
in[7] => Mux4.IN3
in[7] => Mux5.IN3
in[7] => Mux6.IN3
in[7] => Mux7.IN3
in[7] => Mux8.IN3
in[7] => Mux9.IN3
in[7] => Mux10.IN3
in[7] => Mux11.IN3
in[7] => Mux12.IN3
in[7] => Mux13.IN3
in[7] => Mux14.IN3
in[7] => Mux15.IN3
in[7] => Mux16.IN3
in[7] => Mux17.IN3
in[7] => Mux18.IN3
in[7] => Mux19.IN3
in[7] => Mux20.IN3
in[7] => Mux21.IN3
in[7] => Mux22.IN2
in[7] => Mux22.IN3
in[7] => Mux23.IN2
in[7] => Mux24.IN1
in[7] => Mux24.IN2
in[8] => Mux21.IN2
in[8] => Mux23.IN1
in[9] => Mux20.IN2
in[9] => Mux22.IN1
in[10] => Mux19.IN2
in[10] => Mux21.IN1
in[11] => Mux18.IN2
in[11] => Mux20.IN1
in[12] => Mux17.IN2
in[13] => Mux16.IN2
in[14] => Mux15.IN2
in[15] => Mux14.IN2
in[16] => Mux13.IN2
in[17] => Mux12.IN2
in[18] => Mux11.IN2
in[19] => Mux10.IN2
in[20] => Mux9.IN2
in[21] => Mux8.IN2
in[22] => Mux7.IN2
in[23] => Mux0.IN2
in[23] => Mux1.IN2
in[23] => Mux2.IN2
in[23] => Mux3.IN2
in[23] => Mux4.IN2
in[23] => Mux5.IN2
in[23] => Mux6.IN2
select[0] => Mux0.IN5
select[0] => Mux1.IN5
select[0] => Mux2.IN5
select[0] => Mux3.IN5
select[0] => Mux4.IN5
select[0] => Mux5.IN5
select[0] => Mux6.IN5
select[0] => Mux7.IN5
select[0] => Mux8.IN5
select[0] => Mux9.IN5
select[0] => Mux10.IN5
select[0] => Mux11.IN5
select[0] => Mux12.IN5
select[0] => Mux13.IN5
select[0] => Mux14.IN5
select[0] => Mux15.IN5
select[0] => Mux16.IN5
select[0] => Mux17.IN5
select[0] => Mux18.IN5
select[0] => Mux19.IN5
select[0] => Mux20.IN5
select[0] => Mux21.IN5
select[0] => Mux22.IN5
select[0] => Mux23.IN5
select[0] => Mux24.IN5
select[0] => Mux25.IN5
select[0] => Mux26.IN5
select[0] => Mux27.IN5
select[0] => Mux28.IN5
select[0] => Mux29.IN5
select[1] => Mux0.IN4
select[1] => Mux1.IN4
select[1] => Mux2.IN4
select[1] => Mux3.IN4
select[1] => Mux4.IN4
select[1] => Mux5.IN4
select[1] => Mux6.IN4
select[1] => Mux7.IN4
select[1] => Mux8.IN4
select[1] => Mux9.IN4
select[1] => Mux10.IN4
select[1] => Mux11.IN4
select[1] => Mux12.IN4
select[1] => Mux13.IN4
select[1] => Mux14.IN4
select[1] => Mux15.IN4
select[1] => Mux16.IN4
select[1] => Mux17.IN4
select[1] => Mux18.IN4
select[1] => Mux19.IN4
select[1] => Mux20.IN4
select[1] => Mux21.IN4
select[1] => Mux22.IN4
select[1] => Mux23.IN4
select[1] => Mux24.IN4
select[1] => Mux25.IN4
select[1] => Mux26.IN4
select[1] => Mux27.IN4
select[1] => Mux28.IN4
select[1] => Mux29.IN4
select[1] => extVal~0.OUTPUTSELECT
select[1] => extVal~1.OUTPUTSELECT
extVal[0] <= extVal~1.DB_MAX_OUTPUT_PORT_TYPE
extVal[1] <= extVal~0.DB_MAX_OUTPUT_PORT_TYPE
extVal[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
extVal[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
extVal[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
extVal[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
extVal[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
extVal[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
extVal[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
extVal[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
extVal[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
extVal[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
extVal[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
extVal[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
extVal[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
extVal[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
extVal[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
extVal[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
extVal[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
extVal[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
extVal[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
extVal[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
extVal[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
extVal[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
extVal[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
extVal[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
extVal[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
extVal[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
extVal[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
extVal[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
extVal[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
extVal[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|armreduced:arm_cpu|newControlUnit:ControlUnit
inst[20] => control~0.DATAA
inst[20] => control~13.DATAB
inst[20] => control~14.DATAB
inst[20] => control~5.DATAB
inst[21] => Equal1.IN63
inst[21] => Equal2.IN63
inst[21] => control~4.DATAB
inst[22] => Equal1.IN62
inst[22] => Equal2.IN62
inst[22] => control~3.DATAB
inst[23] => Equal1.IN61
inst[23] => Equal2.IN61
inst[23] => control~2.DATAB
inst[23] => control~10.DATAB
inst[23] => control~11.DATAB
inst[24] => Equal1.IN60
inst[24] => Equal2.IN60
inst[24] => control~1.DATAB
inst[24] => always0~1.IN1
inst[25] => control~8.DATAB
inst[25] => control~8.DATAA
inst[26] => control~5.OUTPUTSELECT
inst[26] => control~6.OUTPUTSELECT
inst[26] => control~7.OUTPUTSELECT
inst[26] => control~8.OUTPUTSELECT
inst[26] => control~9.OUTPUTSELECT
inst[26] => control~10.OUTPUTSELECT
inst[26] => control~11.OUTPUTSELECT
inst[26] => control~12.OUTPUTSELECT
inst[26] => control~13.OUTPUTSELECT
inst[26] => control~14.OUTPUTSELECT
inst[26] => control~16.DATAA
inst[27] => always0~0.IN1
Rd[12] => Equal0.IN3
Rd[13] => Equal0.IN2
Rd[14] => Equal0.IN1
Rd[15] => Equal0.IN0
RegSrc1 <= always0~0.DB_MAX_OUTPUT_PORT_TYPE
RegSrc2 <= control~15.DB_MAX_OUTPUT_PORT_TYPE
immSrc[0] <= control~16.DB_MAX_OUTPUT_PORT_TYPE
immSrc[1] <= always0~0.DB_MAX_OUTPUT_PORT_TYPE
BL <= control~17.DB_MAX_OUTPUT_PORT_TYPE
NZCVWrite <= control~18.DB_MAX_OUTPUT_PORT_TYPE
ALUSrc1 <= control~19.DB_MAX_OUTPUT_PORT_TYPE
ALUSrc2 <= control~20.DB_MAX_OUTPUT_PORT_TYPE
InstOp[0] <= control~24.DB_MAX_OUTPUT_PORT_TYPE
InstOp[1] <= control~23.DB_MAX_OUTPUT_PORT_TYPE
InstOp[2] <= control~22.DB_MAX_OUTPUT_PORT_TYPE
InstOp[3] <= control~21.DB_MAX_OUTPUT_PORT_TYPE
PCSrc <= always0~0.DB_MAX_OUTPUT_PORT_TYPE
MemWrite <= control~25.DB_MAX_OUTPUT_PORT_TYPE
MemRead <= control~26.DB_MAX_OUTPUT_PORT_TYPE
RegWrite <= control~27.DB_MAX_OUTPUT_PORT_TYPE
MemtoReg <= control~28.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|armreduced:arm_cpu|newHazardUnit:HazardUnit
read1[0] => Equal0.IN3
read1[0] => Equal2.IN3
read1[0] => Equal4.IN3
read1[1] => Equal0.IN2
read1[1] => Equal2.IN2
read1[1] => Equal4.IN2
read1[2] => Equal0.IN1
read1[2] => Equal2.IN1
read1[2] => Equal4.IN1
read1[3] => Equal0.IN0
read1[3] => Equal2.IN0
read1[3] => Equal4.IN0
read2[0] => Equal1.IN3
read2[0] => Equal3.IN3
read2[0] => Equal5.IN3
read2[1] => Equal1.IN2
read2[1] => Equal3.IN2
read2[1] => Equal5.IN2
read2[2] => Equal1.IN1
read2[2] => Equal3.IN1
read2[2] => Equal5.IN1
read2[3] => Equal1.IN0
read2[3] => Equal3.IN0
read2[3] => Equal5.IN0
o_RegWrite_E => dataHzrdDetected~1.IN1
o_WA3_E[0] => Equal0.IN7
o_WA3_E[0] => Equal1.IN7
o_WA3_E[1] => Equal0.IN6
o_WA3_E[1] => Equal1.IN6
o_WA3_E[2] => Equal0.IN5
o_WA3_E[2] => Equal1.IN5
o_WA3_E[3] => Equal0.IN4
o_WA3_E[3] => Equal1.IN4
o_RegWrite_M => dataHzrdDetected~3.IN1
o_WA3_M[0] => Equal2.IN7
o_WA3_M[0] => Equal3.IN7
o_WA3_M[1] => Equal2.IN6
o_WA3_M[1] => Equal3.IN6
o_WA3_M[2] => Equal2.IN5
o_WA3_M[2] => Equal3.IN5
o_WA3_M[3] => Equal2.IN4
o_WA3_M[3] => Equal3.IN4
o_RegWrite_W => dataHzrdDetected~6.IN1
o_WA3_W[0] => Equal4.IN7
o_WA3_W[0] => Equal5.IN7
o_WA3_W[1] => Equal4.IN6
o_WA3_W[1] => Equal5.IN6
o_WA3_W[2] => Equal4.IN5
o_WA3_W[2] => Equal5.IN5
o_WA3_W[3] => Equal4.IN4
o_WA3_W[3] => Equal5.IN4
i_PCSrc_D => flushIDEX~0.IN1
i_PCSrc_D => ctrlHzrdDetected.DATAIN
i_PCSrc_D => flushIFID.DATAIN
dataHzrdDetected <= dataHzrdDetected~7.DB_MAX_OUTPUT_PORT_TYPE
ctrlHzrdDetected <= i_PCSrc_D.DB_MAX_OUTPUT_PORT_TYPE
stallIFID <= dataHzrdDetected~7.DB_MAX_OUTPUT_PORT_TYPE
flushIFID <= i_PCSrc_D.DB_MAX_OUTPUT_PORT_TYPE
flushIDEX <= flushIDEX~0.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|armreduced:arm_cpu|ALUopdecoder:ALUopDecoder
instop[0] => Mux0.IN19
instop[0] => Mux1.IN19
instop[0] => Mux2.IN10
instop[1] => Mux0.IN18
instop[1] => Mux1.IN18
instop[1] => Mux2.IN9
instop[2] => Mux0.IN17
instop[2] => Mux1.IN17
instop[3] => Mux0.IN16
instop[3] => Mux1.IN16
instop[3] => Mux2.IN8
aluop[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
aluop[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
aluop[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|armreduced:arm_cpu|ALU32bit:ALU
inpa[0] => inpa[0]~31.IN2
inpa[1] => inpa[1]~30.IN2
inpa[2] => inpa[2]~29.IN2
inpa[3] => inpa[3]~28.IN2
inpa[4] => inpa[4]~27.IN2
inpa[5] => inpa[5]~26.IN2
inpa[6] => inpa[6]~25.IN2
inpa[7] => inpa[7]~24.IN2
inpa[8] => inpa[8]~23.IN2
inpa[9] => inpa[9]~22.IN2
inpa[10] => inpa[10]~21.IN2
inpa[11] => inpa[11]~20.IN2
inpa[12] => inpa[12]~19.IN2
inpa[13] => inpa[13]~18.IN2
inpa[14] => inpa[14]~17.IN2
inpa[15] => inpa[15]~16.IN2
inpa[16] => inpa[16]~15.IN2
inpa[17] => inpa[17]~14.IN2
inpa[18] => inpa[18]~13.IN2
inpa[19] => inpa[19]~12.IN2
inpa[20] => inpa[20]~11.IN2
inpa[21] => inpa[21]~10.IN2
inpa[22] => inpa[22]~9.IN2
inpa[23] => inpa[23]~8.IN2
inpa[24] => inpa[24]~7.IN2
inpa[25] => inpa[25]~6.IN2
inpa[26] => inpa[26]~5.IN2
inpa[27] => inpa[27]~4.IN2
inpa[28] => inpa[28]~3.IN2
inpa[29] => inpa[29]~2.IN2
inpa[30] => inpa[30]~1.IN2
inpa[31] => inpa[31]~0.IN2
inpb[0] => inpb[0]~31.IN2
inpb[1] => inpb[1]~30.IN2
inpb[2] => inpb[2]~29.IN2
inpb[3] => inpb[3]~28.IN2
inpb[4] => inpb[4]~27.IN2
inpb[5] => inpb[5]~26.IN2
inpb[6] => inpb[6]~25.IN2
inpb[7] => inpb[7]~24.IN2
inpb[8] => inpb[8]~23.IN2
inpb[9] => inpb[9]~22.IN2
inpb[10] => inpb[10]~21.IN2
inpb[11] => inpb[11]~20.IN2
inpb[12] => inpb[12]~19.IN2
inpb[13] => inpb[13]~18.IN2
inpb[14] => inpb[14]~17.IN2
inpb[15] => inpb[15]~16.IN2
inpb[16] => inpb[16]~15.IN2
inpb[17] => inpb[17]~14.IN2
inpb[18] => inpb[18]~13.IN2
inpb[19] => inpb[19]~12.IN2
inpb[20] => inpb[20]~11.IN2
inpb[21] => inpb[21]~10.IN2
inpb[22] => inpb[22]~9.IN2
inpb[23] => inpb[23]~8.IN2
inpb[24] => inpb[24]~7.IN2
inpb[25] => inpb[25]~6.IN2
inpb[26] => inpb[26]~5.IN2
inpb[27] => inpb[27]~4.IN2
inpb[28] => inpb[28]~3.IN2
inpb[29] => inpb[29]~2.IN2
inpb[30] => inpb[30]~1.IN2
inpb[31] => inpb[31]~0.IN2
cin => cin~0.IN1
aluop[0] => aluop[0]~1.IN2
aluop[1] => result~0.OUTPUTSELECT
aluop[1] => result~1.OUTPUTSELECT
aluop[1] => result~2.OUTPUTSELECT
aluop[1] => result~3.OUTPUTSELECT
aluop[1] => result~4.OUTPUTSELECT
aluop[1] => result~5.OUTPUTSELECT
aluop[1] => result~6.OUTPUTSELECT
aluop[1] => result~7.OUTPUTSELECT
aluop[1] => result~8.OUTPUTSELECT
aluop[1] => result~9.OUTPUTSELECT
aluop[1] => result~10.OUTPUTSELECT
aluop[1] => result~11.OUTPUTSELECT
aluop[1] => result~12.OUTPUTSELECT
aluop[1] => result~13.OUTPUTSELECT
aluop[1] => result~14.OUTPUTSELECT
aluop[1] => result~15.OUTPUTSELECT
aluop[1] => result~16.OUTPUTSELECT
aluop[1] => result~17.OUTPUTSELECT
aluop[1] => result~18.OUTPUTSELECT
aluop[1] => result~19.OUTPUTSELECT
aluop[1] => result~20.OUTPUTSELECT
aluop[1] => result~21.OUTPUTSELECT
aluop[1] => result~22.OUTPUTSELECT
aluop[1] => result~23.OUTPUTSELECT
aluop[1] => result~24.OUTPUTSELECT
aluop[1] => result~25.OUTPUTSELECT
aluop[1] => result~26.OUTPUTSELECT
aluop[1] => result~27.OUTPUTSELECT
aluop[1] => result~28.OUTPUTSELECT
aluop[1] => result~29.OUTPUTSELECT
aluop[1] => result~30.OUTPUTSELECT
aluop[1] => result~31.OUTPUTSELECT
aluop[1] => cout~0.OUTPUTSELECT
aluop[1] => overflow~0.OUTPUTSELECT
aluop[2] => aluop[2]~0.IN2
result[0] <= result~31.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result~30.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result~29.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result~28.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result~27.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result~26.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result~25.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result~24.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result~23.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result~22.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result~21.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result~20.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result~19.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result~18.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result~17.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result~16.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result~15.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result~14.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result~13.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result~12.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result~11.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result~10.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result~9.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result~8.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result~7.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result~6.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result~5.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result~4.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result~3.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result~2.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result~1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result~0.DB_MAX_OUTPUT_PORT_TYPE
negative <= result~0.DB_MAX_OUTPUT_PORT_TYPE
zero <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout~0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= overflow~1.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|armreduced:arm_cpu|ALU32bit:ALU|LogicUnit:logicop
inpa[0] => outp~0.IN0
inpa[0] => outp~32.IN0
inpa[0] => outp~64.IN0
inpa[1] => outp~1.IN0
inpa[1] => outp~33.IN0
inpa[1] => outp~65.IN0
inpa[2] => outp~2.IN0
inpa[2] => outp~34.IN0
inpa[2] => outp~66.IN0
inpa[3] => outp~3.IN0
inpa[3] => outp~35.IN0
inpa[3] => outp~67.IN0
inpa[4] => outp~4.IN0
inpa[4] => outp~36.IN0
inpa[4] => outp~68.IN0
inpa[5] => outp~5.IN0
inpa[5] => outp~37.IN0
inpa[5] => outp~69.IN0
inpa[6] => outp~6.IN0
inpa[6] => outp~38.IN0
inpa[6] => outp~70.IN0
inpa[7] => outp~7.IN0
inpa[7] => outp~39.IN0
inpa[7] => outp~71.IN0
inpa[8] => outp~8.IN0
inpa[8] => outp~40.IN0
inpa[8] => outp~72.IN0
inpa[9] => outp~9.IN0
inpa[9] => outp~41.IN0
inpa[9] => outp~73.IN0
inpa[10] => outp~10.IN0
inpa[10] => outp~42.IN0
inpa[10] => outp~74.IN0
inpa[11] => outp~11.IN0
inpa[11] => outp~43.IN0
inpa[11] => outp~75.IN0
inpa[12] => outp~12.IN0
inpa[12] => outp~44.IN0
inpa[12] => outp~76.IN0
inpa[13] => outp~13.IN0
inpa[13] => outp~45.IN0
inpa[13] => outp~77.IN0
inpa[14] => outp~14.IN0
inpa[14] => outp~46.IN0
inpa[14] => outp~78.IN0
inpa[15] => outp~15.IN0
inpa[15] => outp~47.IN0
inpa[15] => outp~79.IN0
inpa[16] => outp~16.IN0
inpa[16] => outp~48.IN0
inpa[16] => outp~80.IN0
inpa[17] => outp~17.IN0
inpa[17] => outp~49.IN0
inpa[17] => outp~81.IN0
inpa[18] => outp~18.IN0
inpa[18] => outp~50.IN0
inpa[18] => outp~82.IN0
inpa[19] => outp~19.IN0
inpa[19] => outp~51.IN0
inpa[19] => outp~83.IN0
inpa[20] => outp~20.IN0
inpa[20] => outp~52.IN0
inpa[20] => outp~84.IN0
inpa[21] => outp~21.IN0
inpa[21] => outp~53.IN0
inpa[21] => outp~85.IN0
inpa[22] => outp~22.IN0
inpa[22] => outp~54.IN0
inpa[22] => outp~86.IN0
inpa[23] => outp~23.IN0
inpa[23] => outp~55.IN0
inpa[23] => outp~87.IN0
inpa[24] => outp~24.IN0
inpa[24] => outp~56.IN0
inpa[24] => outp~88.IN0
inpa[25] => outp~25.IN0
inpa[25] => outp~57.IN0
inpa[25] => outp~89.IN0
inpa[26] => outp~26.IN0
inpa[26] => outp~58.IN0
inpa[26] => outp~90.IN0
inpa[27] => outp~27.IN0
inpa[27] => outp~59.IN0
inpa[27] => outp~91.IN0
inpa[28] => outp~28.IN0
inpa[28] => outp~60.IN0
inpa[28] => outp~92.IN0
inpa[29] => outp~29.IN0
inpa[29] => outp~61.IN0
inpa[29] => outp~93.IN0
inpa[30] => outp~30.IN0
inpa[30] => outp~62.IN0
inpa[30] => outp~94.IN0
inpa[31] => outp~31.IN0
inpa[31] => outp~63.IN0
inpa[31] => outp~95.IN0
inpb[0] => outp~0.IN1
inpb[0] => outp~32.IN1
inpb[0] => outp~64.IN1
inpb[1] => outp~1.IN1
inpb[1] => outp~33.IN1
inpb[1] => outp~65.IN1
inpb[2] => outp~2.IN1
inpb[2] => outp~34.IN1
inpb[2] => outp~66.IN1
inpb[3] => outp~3.IN1
inpb[3] => outp~35.IN1
inpb[3] => outp~67.IN1
inpb[4] => outp~4.IN1
inpb[4] => outp~36.IN1
inpb[4] => outp~68.IN1
inpb[5] => outp~5.IN1
inpb[5] => outp~37.IN1
inpb[5] => outp~69.IN1
inpb[6] => outp~6.IN1
inpb[6] => outp~38.IN1
inpb[6] => outp~70.IN1
inpb[7] => outp~7.IN1
inpb[7] => outp~39.IN1
inpb[7] => outp~71.IN1
inpb[8] => outp~8.IN1
inpb[8] => outp~40.IN1
inpb[8] => outp~72.IN1
inpb[9] => outp~9.IN1
inpb[9] => outp~41.IN1
inpb[9] => outp~73.IN1
inpb[10] => outp~10.IN1
inpb[10] => outp~42.IN1
inpb[10] => outp~74.IN1
inpb[11] => outp~11.IN1
inpb[11] => outp~43.IN1
inpb[11] => outp~75.IN1
inpb[12] => outp~12.IN1
inpb[12] => outp~44.IN1
inpb[12] => outp~76.IN1
inpb[13] => outp~13.IN1
inpb[13] => outp~45.IN1
inpb[13] => outp~77.IN1
inpb[14] => outp~14.IN1
inpb[14] => outp~46.IN1
inpb[14] => outp~78.IN1
inpb[15] => outp~15.IN1
inpb[15] => outp~47.IN1
inpb[15] => outp~79.IN1
inpb[16] => outp~16.IN1
inpb[16] => outp~48.IN1
inpb[16] => outp~80.IN1
inpb[17] => outp~17.IN1
inpb[17] => outp~49.IN1
inpb[17] => outp~81.IN1
inpb[18] => outp~18.IN1
inpb[18] => outp~50.IN1
inpb[18] => outp~82.IN1
inpb[19] => outp~19.IN1
inpb[19] => outp~51.IN1
inpb[19] => outp~83.IN1
inpb[20] => outp~20.IN1
inpb[20] => outp~52.IN1
inpb[20] => outp~84.IN1
inpb[21] => outp~21.IN1
inpb[21] => outp~53.IN1
inpb[21] => outp~85.IN1
inpb[22] => outp~22.IN1
inpb[22] => outp~54.IN1
inpb[22] => outp~86.IN1
inpb[23] => outp~23.IN1
inpb[23] => outp~55.IN1
inpb[23] => outp~87.IN1
inpb[24] => outp~24.IN1
inpb[24] => outp~56.IN1
inpb[24] => outp~88.IN1
inpb[25] => outp~25.IN1
inpb[25] => outp~57.IN1
inpb[25] => outp~89.IN1
inpb[26] => outp~26.IN1
inpb[26] => outp~58.IN1
inpb[26] => outp~90.IN1
inpb[27] => outp~27.IN1
inpb[27] => outp~59.IN1
inpb[27] => outp~91.IN1
inpb[28] => outp~28.IN1
inpb[28] => outp~60.IN1
inpb[28] => outp~92.IN1
inpb[29] => outp~29.IN1
inpb[29] => outp~61.IN1
inpb[29] => outp~93.IN1
inpb[30] => outp~30.IN1
inpb[30] => outp~62.IN1
inpb[30] => outp~94.IN1
inpb[31] => outp~31.IN1
inpb[31] => outp~63.IN1
inpb[31] => outp~95.IN1
andor => outp~96.OUTPUTSELECT
andor => outp~97.OUTPUTSELECT
andor => outp~98.OUTPUTSELECT
andor => outp~99.OUTPUTSELECT
andor => outp~100.OUTPUTSELECT
andor => outp~101.OUTPUTSELECT
andor => outp~102.OUTPUTSELECT
andor => outp~103.OUTPUTSELECT
andor => outp~104.OUTPUTSELECT
andor => outp~105.OUTPUTSELECT
andor => outp~106.OUTPUTSELECT
andor => outp~107.OUTPUTSELECT
andor => outp~108.OUTPUTSELECT
andor => outp~109.OUTPUTSELECT
andor => outp~110.OUTPUTSELECT
andor => outp~111.OUTPUTSELECT
andor => outp~112.OUTPUTSELECT
andor => outp~113.OUTPUTSELECT
andor => outp~114.OUTPUTSELECT
andor => outp~115.OUTPUTSELECT
andor => outp~116.OUTPUTSELECT
andor => outp~117.OUTPUTSELECT
andor => outp~118.OUTPUTSELECT
andor => outp~119.OUTPUTSELECT
andor => outp~120.OUTPUTSELECT
andor => outp~121.OUTPUTSELECT
andor => outp~122.OUTPUTSELECT
andor => outp~123.OUTPUTSELECT
andor => outp~124.OUTPUTSELECT
andor => outp~125.OUTPUTSELECT
andor => outp~126.OUTPUTSELECT
andor => outp~127.OUTPUTSELECT
xorop => outp~128.OUTPUTSELECT
xorop => outp~129.OUTPUTSELECT
xorop => outp~130.OUTPUTSELECT
xorop => outp~131.OUTPUTSELECT
xorop => outp~132.OUTPUTSELECT
xorop => outp~133.OUTPUTSELECT
xorop => outp~134.OUTPUTSELECT
xorop => outp~135.OUTPUTSELECT
xorop => outp~136.OUTPUTSELECT
xorop => outp~137.OUTPUTSELECT
xorop => outp~138.OUTPUTSELECT
xorop => outp~139.OUTPUTSELECT
xorop => outp~140.OUTPUTSELECT
xorop => outp~141.OUTPUTSELECT
xorop => outp~142.OUTPUTSELECT
xorop => outp~143.OUTPUTSELECT
xorop => outp~144.OUTPUTSELECT
xorop => outp~145.OUTPUTSELECT
xorop => outp~146.OUTPUTSELECT
xorop => outp~147.OUTPUTSELECT
xorop => outp~148.OUTPUTSELECT
xorop => outp~149.OUTPUTSELECT
xorop => outp~150.OUTPUTSELECT
xorop => outp~151.OUTPUTSELECT
xorop => outp~152.OUTPUTSELECT
xorop => outp~153.OUTPUTSELECT
xorop => outp~154.OUTPUTSELECT
xorop => outp~155.OUTPUTSELECT
xorop => outp~156.OUTPUTSELECT
xorop => outp~157.OUTPUTSELECT
xorop => outp~158.OUTPUTSELECT
xorop => outp~159.OUTPUTSELECT
outp[0] <= outp~159.DB_MAX_OUTPUT_PORT_TYPE
outp[1] <= outp~158.DB_MAX_OUTPUT_PORT_TYPE
outp[2] <= outp~157.DB_MAX_OUTPUT_PORT_TYPE
outp[3] <= outp~156.DB_MAX_OUTPUT_PORT_TYPE
outp[4] <= outp~155.DB_MAX_OUTPUT_PORT_TYPE
outp[5] <= outp~154.DB_MAX_OUTPUT_PORT_TYPE
outp[6] <= outp~153.DB_MAX_OUTPUT_PORT_TYPE
outp[7] <= outp~152.DB_MAX_OUTPUT_PORT_TYPE
outp[8] <= outp~151.DB_MAX_OUTPUT_PORT_TYPE
outp[9] <= outp~150.DB_MAX_OUTPUT_PORT_TYPE
outp[10] <= outp~149.DB_MAX_OUTPUT_PORT_TYPE
outp[11] <= outp~148.DB_MAX_OUTPUT_PORT_TYPE
outp[12] <= outp~147.DB_MAX_OUTPUT_PORT_TYPE
outp[13] <= outp~146.DB_MAX_OUTPUT_PORT_TYPE
outp[14] <= outp~145.DB_MAX_OUTPUT_PORT_TYPE
outp[15] <= outp~144.DB_MAX_OUTPUT_PORT_TYPE
outp[16] <= outp~143.DB_MAX_OUTPUT_PORT_TYPE
outp[17] <= outp~142.DB_MAX_OUTPUT_PORT_TYPE
outp[18] <= outp~141.DB_MAX_OUTPUT_PORT_TYPE
outp[19] <= outp~140.DB_MAX_OUTPUT_PORT_TYPE
outp[20] <= outp~139.DB_MAX_OUTPUT_PORT_TYPE
outp[21] <= outp~138.DB_MAX_OUTPUT_PORT_TYPE
outp[22] <= outp~137.DB_MAX_OUTPUT_PORT_TYPE
outp[23] <= outp~136.DB_MAX_OUTPUT_PORT_TYPE
outp[24] <= outp~135.DB_MAX_OUTPUT_PORT_TYPE
outp[25] <= outp~134.DB_MAX_OUTPUT_PORT_TYPE
outp[26] <= outp~133.DB_MAX_OUTPUT_PORT_TYPE
outp[27] <= outp~132.DB_MAX_OUTPUT_PORT_TYPE
outp[28] <= outp~131.DB_MAX_OUTPUT_PORT_TYPE
outp[29] <= outp~130.DB_MAX_OUTPUT_PORT_TYPE
outp[30] <= outp~129.DB_MAX_OUTPUT_PORT_TYPE
outp[31] <= outp~128.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop
inpa[0] => Add0.IN32
inpa[0] => Add2.IN64
inpa[1] => Add0.IN31
inpa[1] => Add2.IN63
inpa[2] => Add0.IN30
inpa[2] => Add2.IN62
inpa[3] => Add0.IN29
inpa[3] => Add2.IN61
inpa[4] => Add0.IN28
inpa[4] => Add2.IN60
inpa[5] => Add0.IN27
inpa[5] => Add2.IN59
inpa[6] => Add0.IN26
inpa[6] => Add2.IN58
inpa[7] => Add0.IN25
inpa[7] => Add2.IN57
inpa[8] => Add0.IN24
inpa[8] => Add2.IN56
inpa[9] => Add0.IN23
inpa[9] => Add2.IN55
inpa[10] => Add0.IN22
inpa[10] => Add2.IN54
inpa[11] => Add0.IN21
inpa[11] => Add2.IN53
inpa[12] => Add0.IN20
inpa[12] => Add2.IN52
inpa[13] => Add0.IN19
inpa[13] => Add2.IN51
inpa[14] => Add0.IN18
inpa[14] => Add2.IN50
inpa[15] => Add0.IN17
inpa[15] => Add2.IN49
inpa[16] => Add0.IN16
inpa[16] => Add2.IN48
inpa[17] => Add0.IN15
inpa[17] => Add2.IN47
inpa[18] => Add0.IN14
inpa[18] => Add2.IN46
inpa[19] => Add0.IN13
inpa[19] => Add2.IN45
inpa[20] => Add0.IN12
inpa[20] => Add2.IN44
inpa[21] => Add0.IN11
inpa[21] => Add2.IN43
inpa[22] => Add0.IN10
inpa[22] => Add2.IN42
inpa[23] => Add0.IN9
inpa[23] => Add2.IN41
inpa[24] => Add0.IN8
inpa[24] => Add2.IN40
inpa[25] => Add0.IN7
inpa[25] => Add2.IN39
inpa[26] => Add0.IN6
inpa[26] => Add2.IN38
inpa[27] => Add0.IN5
inpa[27] => Add2.IN37
inpa[28] => Add0.IN4
inpa[28] => Add2.IN36
inpa[29] => Add0.IN3
inpa[29] => Add2.IN35
inpa[30] => Add0.IN2
inpa[30] => Add2.IN34
inpa[31] => Add0.IN1
inpa[31] => Add2.IN33
inpa[31] => overflow~0.IN1
inpb[0] => Add0.IN64
inpb[0] => Add2.IN32
inpb[1] => Add0.IN63
inpb[1] => Add2.IN31
inpb[2] => Add0.IN62
inpb[2] => Add2.IN30
inpb[3] => Add0.IN61
inpb[3] => Add2.IN29
inpb[4] => Add0.IN60
inpb[4] => Add2.IN28
inpb[5] => Add0.IN59
inpb[5] => Add2.IN27
inpb[6] => Add0.IN58
inpb[6] => Add2.IN26
inpb[7] => Add0.IN57
inpb[7] => Add2.IN25
inpb[8] => Add0.IN56
inpb[8] => Add2.IN24
inpb[9] => Add0.IN55
inpb[9] => Add2.IN23
inpb[10] => Add0.IN54
inpb[10] => Add2.IN22
inpb[11] => Add0.IN53
inpb[11] => Add2.IN21
inpb[12] => Add0.IN52
inpb[12] => Add2.IN20
inpb[13] => Add0.IN51
inpb[13] => Add2.IN19
inpb[14] => Add0.IN50
inpb[14] => Add2.IN18
inpb[15] => Add0.IN49
inpb[15] => Add2.IN17
inpb[16] => Add0.IN48
inpb[16] => Add2.IN16
inpb[17] => Add0.IN47
inpb[17] => Add2.IN15
inpb[18] => Add0.IN46
inpb[18] => Add2.IN14
inpb[19] => Add0.IN45
inpb[19] => Add2.IN13
inpb[20] => Add0.IN44
inpb[20] => Add2.IN12
inpb[21] => Add0.IN43
inpb[21] => Add2.IN11
inpb[22] => Add0.IN42
inpb[22] => Add2.IN10
inpb[23] => Add0.IN41
inpb[23] => Add2.IN9
inpb[24] => Add0.IN40
inpb[24] => Add2.IN8
inpb[25] => Add0.IN39
inpb[25] => Add2.IN7
inpb[26] => Add0.IN38
inpb[26] => Add2.IN6
inpb[27] => Add0.IN37
inpb[27] => Add2.IN5
inpb[28] => Add0.IN36
inpb[28] => Add2.IN4
inpb[29] => Add0.IN35
inpb[29] => Add2.IN3
inpb[30] => Add0.IN34
inpb[30] => Add2.IN2
inpb[31] => Add0.IN33
inpb[31] => overflow~1.IN1
inpb[31] => Add2.IN1
cin => temp~0.DATAB
cin => temp~1.DATAB
addsub => temp~2.OUTPUTSELECT
addsub => temp[31].OUTPUTSELECT
addsub => temp~3.OUTPUTSELECT
addsub => temp~4.OUTPUTSELECT
addsub => temp~5.OUTPUTSELECT
addsub => temp~6.OUTPUTSELECT
addsub => temp~7.OUTPUTSELECT
addsub => temp~8.OUTPUTSELECT
addsub => temp~9.OUTPUTSELECT
addsub => temp~10.OUTPUTSELECT
addsub => temp~11.OUTPUTSELECT
addsub => temp~12.OUTPUTSELECT
addsub => temp~13.OUTPUTSELECT
addsub => temp~14.OUTPUTSELECT
addsub => temp~15.OUTPUTSELECT
addsub => temp~16.OUTPUTSELECT
addsub => temp~17.OUTPUTSELECT
addsub => temp~18.OUTPUTSELECT
addsub => temp~19.OUTPUTSELECT
addsub => temp~20.OUTPUTSELECT
addsub => temp~21.OUTPUTSELECT
addsub => temp~22.OUTPUTSELECT
addsub => temp~23.OUTPUTSELECT
addsub => temp~24.OUTPUTSELECT
addsub => temp~25.OUTPUTSELECT
addsub => temp~26.OUTPUTSELECT
addsub => temp~27.OUTPUTSELECT
addsub => temp~28.OUTPUTSELECT
addsub => temp~29.OUTPUTSELECT
addsub => temp~30.OUTPUTSELECT
addsub => temp~31.OUTPUTSELECT
addsub => temp~32.OUTPUTSELECT
addsub => temp~33.OUTPUTSELECT
carryop => temp~0.OUTPUTSELECT
carryop => temp~1.OUTPUTSELECT
outp[0] <= temp~33.DB_MAX_OUTPUT_PORT_TYPE
outp[1] <= temp~32.DB_MAX_OUTPUT_PORT_TYPE
outp[2] <= temp~31.DB_MAX_OUTPUT_PORT_TYPE
outp[3] <= temp~30.DB_MAX_OUTPUT_PORT_TYPE
outp[4] <= temp~29.DB_MAX_OUTPUT_PORT_TYPE
outp[5] <= temp~28.DB_MAX_OUTPUT_PORT_TYPE
outp[6] <= temp~27.DB_MAX_OUTPUT_PORT_TYPE
outp[7] <= temp~26.DB_MAX_OUTPUT_PORT_TYPE
outp[8] <= temp~25.DB_MAX_OUTPUT_PORT_TYPE
outp[9] <= temp~24.DB_MAX_OUTPUT_PORT_TYPE
outp[10] <= temp~23.DB_MAX_OUTPUT_PORT_TYPE
outp[11] <= temp~22.DB_MAX_OUTPUT_PORT_TYPE
outp[12] <= temp~21.DB_MAX_OUTPUT_PORT_TYPE
outp[13] <= temp~20.DB_MAX_OUTPUT_PORT_TYPE
outp[14] <= temp~19.DB_MAX_OUTPUT_PORT_TYPE
outp[15] <= temp~18.DB_MAX_OUTPUT_PORT_TYPE
outp[16] <= temp~17.DB_MAX_OUTPUT_PORT_TYPE
outp[17] <= temp~16.DB_MAX_OUTPUT_PORT_TYPE
outp[18] <= temp~15.DB_MAX_OUTPUT_PORT_TYPE
outp[19] <= temp~14.DB_MAX_OUTPUT_PORT_TYPE
outp[20] <= temp~13.DB_MAX_OUTPUT_PORT_TYPE
outp[21] <= temp~12.DB_MAX_OUTPUT_PORT_TYPE
outp[22] <= temp~11.DB_MAX_OUTPUT_PORT_TYPE
outp[23] <= temp~10.DB_MAX_OUTPUT_PORT_TYPE
outp[24] <= temp~9.DB_MAX_OUTPUT_PORT_TYPE
outp[25] <= temp~8.DB_MAX_OUTPUT_PORT_TYPE
outp[26] <= temp~7.DB_MAX_OUTPUT_PORT_TYPE
outp[27] <= temp~6.DB_MAX_OUTPUT_PORT_TYPE
outp[28] <= temp~5.DB_MAX_OUTPUT_PORT_TYPE
outp[29] <= temp~4.DB_MAX_OUTPUT_PORT_TYPE
outp[30] <= temp~3.DB_MAX_OUTPUT_PORT_TYPE
outp[31] <= temp[31].DB_MAX_OUTPUT_PORT_TYPE
cout <= temp~2.DB_MAX_OUTPUT_PORT_TYPE
overflow <= overflow~2.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|armreduced:arm_cpu|newConditionUnit:CondUnit
condition[28] => execute~0.IN0
condition[28] => Equal0.IN3
condition[29] => Equal0.IN2
condition[30] => Equal0.IN1
condition[31] => Equal0.IN0
curFlags[0] => outputFlags~4.DATAA
curFlags[1] => outputFlags~3.DATAA
curFlags[2] => execute~0.IN1
curFlags[2] => outputFlags~2.DATAA
curFlags[3] => outputFlags~1.DATAA
ALUFlags[0] => outputFlags~4.DATAB
ALUFlags[1] => outputFlags~3.DATAB
ALUFlags[2] => outputFlags~2.DATAB
ALUFlags[3] => outputFlags~1.DATAB
flagWrite => outputFlags~0.IN1
execute <= execute~1.DB_MAX_OUTPUT_PORT_TYPE
outputFlags[0] <= outputFlags~4.DB_MAX_OUTPUT_PORT_TYPE
outputFlags[1] <= outputFlags~3.DB_MAX_OUTPUT_PORT_TYPE
outputFlags[2] <= outputFlags~2.DB_MAX_OUTPUT_PORT_TYPE
outputFlags[3] <= outputFlags~1.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|armreduced:arm_cpu|registerfile:registerFile
reg1[0] => Mux0.IN3
reg1[0] => Mux1.IN3
reg1[0] => Mux2.IN3
reg1[0] => Mux3.IN3
reg1[0] => Mux4.IN3
reg1[0] => Mux5.IN3
reg1[0] => Mux6.IN3
reg1[0] => Mux7.IN3
reg1[0] => Mux8.IN3
reg1[0] => Mux9.IN3
reg1[0] => Mux10.IN3
reg1[0] => Mux11.IN3
reg1[0] => Mux12.IN3
reg1[0] => Mux13.IN3
reg1[0] => Mux14.IN3
reg1[0] => Mux15.IN3
reg1[0] => Mux16.IN3
reg1[0] => Mux17.IN3
reg1[0] => Mux18.IN3
reg1[0] => Mux19.IN3
reg1[0] => Mux20.IN3
reg1[0] => Mux21.IN3
reg1[0] => Mux22.IN3
reg1[0] => Mux23.IN3
reg1[0] => Mux24.IN3
reg1[0] => Mux25.IN3
reg1[0] => Mux26.IN3
reg1[0] => Mux27.IN3
reg1[0] => Mux28.IN3
reg1[0] => Mux29.IN3
reg1[0] => Mux30.IN3
reg1[0] => Mux31.IN3
reg1[1] => Mux0.IN2
reg1[1] => Mux1.IN2
reg1[1] => Mux2.IN2
reg1[1] => Mux3.IN2
reg1[1] => Mux4.IN2
reg1[1] => Mux5.IN2
reg1[1] => Mux6.IN2
reg1[1] => Mux7.IN2
reg1[1] => Mux8.IN2
reg1[1] => Mux9.IN2
reg1[1] => Mux10.IN2
reg1[1] => Mux11.IN2
reg1[1] => Mux12.IN2
reg1[1] => Mux13.IN2
reg1[1] => Mux14.IN2
reg1[1] => Mux15.IN2
reg1[1] => Mux16.IN2
reg1[1] => Mux17.IN2
reg1[1] => Mux18.IN2
reg1[1] => Mux19.IN2
reg1[1] => Mux20.IN2
reg1[1] => Mux21.IN2
reg1[1] => Mux22.IN2
reg1[1] => Mux23.IN2
reg1[1] => Mux24.IN2
reg1[1] => Mux25.IN2
reg1[1] => Mux26.IN2
reg1[1] => Mux27.IN2
reg1[1] => Mux28.IN2
reg1[1] => Mux29.IN2
reg1[1] => Mux30.IN2
reg1[1] => Mux31.IN2
reg1[2] => Mux0.IN1
reg1[2] => Mux1.IN1
reg1[2] => Mux2.IN1
reg1[2] => Mux3.IN1
reg1[2] => Mux4.IN1
reg1[2] => Mux5.IN1
reg1[2] => Mux6.IN1
reg1[2] => Mux7.IN1
reg1[2] => Mux8.IN1
reg1[2] => Mux9.IN1
reg1[2] => Mux10.IN1
reg1[2] => Mux11.IN1
reg1[2] => Mux12.IN1
reg1[2] => Mux13.IN1
reg1[2] => Mux14.IN1
reg1[2] => Mux15.IN1
reg1[2] => Mux16.IN1
reg1[2] => Mux17.IN1
reg1[2] => Mux18.IN1
reg1[2] => Mux19.IN1
reg1[2] => Mux20.IN1
reg1[2] => Mux21.IN1
reg1[2] => Mux22.IN1
reg1[2] => Mux23.IN1
reg1[2] => Mux24.IN1
reg1[2] => Mux25.IN1
reg1[2] => Mux26.IN1
reg1[2] => Mux27.IN1
reg1[2] => Mux28.IN1
reg1[2] => Mux29.IN1
reg1[2] => Mux30.IN1
reg1[2] => Mux31.IN1
reg1[3] => Mux0.IN0
reg1[3] => Mux1.IN0
reg1[3] => Mux2.IN0
reg1[3] => Mux3.IN0
reg1[3] => Mux4.IN0
reg1[3] => Mux5.IN0
reg1[3] => Mux6.IN0
reg1[3] => Mux7.IN0
reg1[3] => Mux8.IN0
reg1[3] => Mux9.IN0
reg1[3] => Mux10.IN0
reg1[3] => Mux11.IN0
reg1[3] => Mux12.IN0
reg1[3] => Mux13.IN0
reg1[3] => Mux14.IN0
reg1[3] => Mux15.IN0
reg1[3] => Mux16.IN0
reg1[3] => Mux17.IN0
reg1[3] => Mux18.IN0
reg1[3] => Mux19.IN0
reg1[3] => Mux20.IN0
reg1[3] => Mux21.IN0
reg1[3] => Mux22.IN0
reg1[3] => Mux23.IN0
reg1[3] => Mux24.IN0
reg1[3] => Mux25.IN0
reg1[3] => Mux26.IN0
reg1[3] => Mux27.IN0
reg1[3] => Mux28.IN0
reg1[3] => Mux29.IN0
reg1[3] => Mux30.IN0
reg1[3] => Mux31.IN0
reg2[0] => Mux32.IN3
reg2[0] => Mux33.IN3
reg2[0] => Mux34.IN3
reg2[0] => Mux35.IN3
reg2[0] => Mux36.IN3
reg2[0] => Mux37.IN3
reg2[0] => Mux38.IN3
reg2[0] => Mux39.IN3
reg2[0] => Mux40.IN3
reg2[0] => Mux41.IN3
reg2[0] => Mux42.IN3
reg2[0] => Mux43.IN3
reg2[0] => Mux44.IN3
reg2[0] => Mux45.IN3
reg2[0] => Mux46.IN3
reg2[0] => Mux47.IN3
reg2[0] => Mux48.IN3
reg2[0] => Mux49.IN3
reg2[0] => Mux50.IN3
reg2[0] => Mux51.IN3
reg2[0] => Mux52.IN3
reg2[0] => Mux53.IN3
reg2[0] => Mux54.IN3
reg2[0] => Mux55.IN3
reg2[0] => Mux56.IN3
reg2[0] => Mux57.IN3
reg2[0] => Mux58.IN3
reg2[0] => Mux59.IN3
reg2[0] => Mux60.IN3
reg2[0] => Mux61.IN3
reg2[0] => Mux62.IN3
reg2[0] => Mux63.IN3
reg2[1] => Mux32.IN2
reg2[1] => Mux33.IN2
reg2[1] => Mux34.IN2
reg2[1] => Mux35.IN2
reg2[1] => Mux36.IN2
reg2[1] => Mux37.IN2
reg2[1] => Mux38.IN2
reg2[1] => Mux39.IN2
reg2[1] => Mux40.IN2
reg2[1] => Mux41.IN2
reg2[1] => Mux42.IN2
reg2[1] => Mux43.IN2
reg2[1] => Mux44.IN2
reg2[1] => Mux45.IN2
reg2[1] => Mux46.IN2
reg2[1] => Mux47.IN2
reg2[1] => Mux48.IN2
reg2[1] => Mux49.IN2
reg2[1] => Mux50.IN2
reg2[1] => Mux51.IN2
reg2[1] => Mux52.IN2
reg2[1] => Mux53.IN2
reg2[1] => Mux54.IN2
reg2[1] => Mux55.IN2
reg2[1] => Mux56.IN2
reg2[1] => Mux57.IN2
reg2[1] => Mux58.IN2
reg2[1] => Mux59.IN2
reg2[1] => Mux60.IN2
reg2[1] => Mux61.IN2
reg2[1] => Mux62.IN2
reg2[1] => Mux63.IN2
reg2[2] => Mux32.IN1
reg2[2] => Mux33.IN1
reg2[2] => Mux34.IN1
reg2[2] => Mux35.IN1
reg2[2] => Mux36.IN1
reg2[2] => Mux37.IN1
reg2[2] => Mux38.IN1
reg2[2] => Mux39.IN1
reg2[2] => Mux40.IN1
reg2[2] => Mux41.IN1
reg2[2] => Mux42.IN1
reg2[2] => Mux43.IN1
reg2[2] => Mux44.IN1
reg2[2] => Mux45.IN1
reg2[2] => Mux46.IN1
reg2[2] => Mux47.IN1
reg2[2] => Mux48.IN1
reg2[2] => Mux49.IN1
reg2[2] => Mux50.IN1
reg2[2] => Mux51.IN1
reg2[2] => Mux52.IN1
reg2[2] => Mux53.IN1
reg2[2] => Mux54.IN1
reg2[2] => Mux55.IN1
reg2[2] => Mux56.IN1
reg2[2] => Mux57.IN1
reg2[2] => Mux58.IN1
reg2[2] => Mux59.IN1
reg2[2] => Mux60.IN1
reg2[2] => Mux61.IN1
reg2[2] => Mux62.IN1
reg2[2] => Mux63.IN1
reg2[3] => Mux32.IN0
reg2[3] => Mux33.IN0
reg2[3] => Mux34.IN0
reg2[3] => Mux35.IN0
reg2[3] => Mux36.IN0
reg2[3] => Mux37.IN0
reg2[3] => Mux38.IN0
reg2[3] => Mux39.IN0
reg2[3] => Mux40.IN0
reg2[3] => Mux41.IN0
reg2[3] => Mux42.IN0
reg2[3] => Mux43.IN0
reg2[3] => Mux44.IN0
reg2[3] => Mux45.IN0
reg2[3] => Mux46.IN0
reg2[3] => Mux47.IN0
reg2[3] => Mux48.IN0
reg2[3] => Mux49.IN0
reg2[3] => Mux50.IN0
reg2[3] => Mux51.IN0
reg2[3] => Mux52.IN0
reg2[3] => Mux53.IN0
reg2[3] => Mux54.IN0
reg2[3] => Mux55.IN0
reg2[3] => Mux56.IN0
reg2[3] => Mux57.IN0
reg2[3] => Mux58.IN0
reg2[3] => Mux59.IN0
reg2[3] => Mux60.IN0
reg2[3] => Mux61.IN0
reg2[3] => Mux62.IN0
reg2[3] => Mux63.IN0
regdst[0] => regdst[0]~3.IN1
regdst[1] => regdst[1]~2.IN1
regdst[2] => regdst[2]~1.IN1
regdst[3] => regdst[3]~0.IN1
regsrc[0] => regsrc[0]~31.IN14
regsrc[1] => regsrc[1]~30.IN14
regsrc[2] => regsrc[2]~29.IN14
regsrc[3] => regsrc[3]~28.IN14
regsrc[4] => regsrc[4]~27.IN14
regsrc[5] => regsrc[5]~26.IN14
regsrc[6] => regsrc[6]~25.IN14
regsrc[7] => regsrc[7]~24.IN14
regsrc[8] => regsrc[8]~23.IN14
regsrc[9] => regsrc[9]~22.IN14
regsrc[10] => regsrc[10]~21.IN14
regsrc[11] => regsrc[11]~20.IN14
regsrc[12] => regsrc[12]~19.IN14
regsrc[13] => regsrc[13]~18.IN14
regsrc[14] => regsrc[14]~17.IN14
regsrc[15] => regsrc[15]~16.IN14
regsrc[16] => regsrc[16]~15.IN14
regsrc[17] => regsrc[17]~14.IN14
regsrc[18] => regsrc[18]~13.IN14
regsrc[19] => regsrc[19]~12.IN14
regsrc[20] => regsrc[20]~11.IN14
regsrc[21] => regsrc[21]~10.IN14
regsrc[22] => regsrc[22]~9.IN14
regsrc[23] => regsrc[23]~8.IN14
regsrc[24] => regsrc[24]~7.IN14
regsrc[25] => regsrc[25]~6.IN14
regsrc[26] => regsrc[26]~5.IN14
regsrc[27] => regsrc[27]~4.IN14
regsrc[28] => regsrc[28]~3.IN14
regsrc[29] => regsrc[29]~2.IN14
regsrc[30] => regsrc[30]~1.IN14
regsrc[31] => regsrc[31]~0.IN14
R15[0] => R15_src~32.DATAA
R15[1] => R15_src~31.DATAA
R15[2] => R15_src~30.DATAA
R15[3] => R15_src~29.DATAA
R15[4] => R15_src~28.DATAA
R15[5] => R15_src~27.DATAA
R15[6] => R15_src~26.DATAA
R15[7] => R15_src~25.DATAA
R15[8] => R15_src~24.DATAA
R15[9] => R15_src~23.DATAA
R15[10] => R15_src~22.DATAA
R15[11] => R15_src~21.DATAA
R15[12] => R15_src~20.DATAA
R15[13] => R15_src~19.DATAA
R15[14] => R15_src~18.DATAA
R15[15] => R15_src~17.DATAA
R15[16] => R15_src~16.DATAA
R15[17] => R15_src~15.DATAA
R15[18] => R15_src~14.DATAA
R15[19] => R15_src~13.DATAA
R15[20] => R15_src~12.DATAA
R15[21] => R15_src~11.DATAA
R15[22] => R15_src~10.DATAA
R15[23] => R15_src~9.DATAA
R15[24] => R15_src~8.DATAA
R15[25] => R15_src~7.DATAA
R15[26] => R15_src~6.DATAA
R15[27] => R15_src~5.DATAA
R15[28] => R15_src~4.DATAA
R15[29] => R15_src~3.DATAA
R15[30] => R15_src~2.DATAA
R15[31] => R15_src~1.DATAA
clk => clk~0.IN16
reset => reset~0.IN16
we => R14Write~0.IN1
we => R15_src~0.IN1
we => comb~0.IN1
we => comb~1.IN1
we => comb~2.IN1
we => comb~3.IN1
we => comb~4.IN1
we => comb~5.IN1
we => comb~6.IN1
we => comb~7.IN1
we => comb~8.IN1
we => comb~9.IN1
we => comb~10.IN1
we => comb~11.IN1
we => comb~12.IN1
we => comb~13.IN1
BL => R14_src~0.OUTPUTSELECT
BL => R14_src~1.OUTPUTSELECT
BL => R14_src~2.OUTPUTSELECT
BL => R14_src~3.OUTPUTSELECT
BL => R14_src~4.OUTPUTSELECT
BL => R14_src~5.OUTPUTSELECT
BL => R14_src~6.OUTPUTSELECT
BL => R14_src~7.OUTPUTSELECT
BL => R14_src~8.OUTPUTSELECT
BL => R14_src~9.OUTPUTSELECT
BL => R14_src~10.OUTPUTSELECT
BL => R14_src~11.OUTPUTSELECT
BL => R14_src~12.OUTPUTSELECT
BL => R14_src~13.OUTPUTSELECT
BL => R14_src~14.OUTPUTSELECT
BL => R14_src~15.OUTPUTSELECT
BL => R14_src~16.OUTPUTSELECT
BL => R14_src~17.OUTPUTSELECT
BL => R14_src~18.OUTPUTSELECT
BL => R14_src~19.OUTPUTSELECT
BL => R14_src~20.OUTPUTSELECT
BL => R14_src~21.OUTPUTSELECT
BL => R14_src~22.OUTPUTSELECT
BL => R14_src~23.OUTPUTSELECT
BL => R14_src~24.OUTPUTSELECT
BL => R14_src~25.OUTPUTSELECT
BL => R14_src~26.OUTPUTSELECT
BL => R14_src~27.OUTPUTSELECT
BL => R14_src~28.OUTPUTSELECT
BL => R14_src~29.OUTPUTSELECT
BL => R14_src~30.OUTPUTSELECT
BL => R14_src~31.OUTPUTSELECT
BL => R14Write~1.OUTPUTSELECT
out1[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
out1[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
out1[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
out1[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
out1[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
out1[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
out1[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
out1[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
out1[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
out1[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
out1[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
out1[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
out1[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
out1[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
out1[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
out1[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
out1[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
out1[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
out1[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
out1[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
out1[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
out1[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
out1[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
out1[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
out1[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
out1[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
out1[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
out1[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
out1[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
out1[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
out1[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
out1[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
out2[0] <= Mux63.DB_MAX_OUTPUT_PORT_TYPE
out2[1] <= Mux62.DB_MAX_OUTPUT_PORT_TYPE
out2[2] <= Mux61.DB_MAX_OUTPUT_PORT_TYPE
out2[3] <= Mux60.DB_MAX_OUTPUT_PORT_TYPE
out2[4] <= Mux59.DB_MAX_OUTPUT_PORT_TYPE
out2[5] <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
out2[6] <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
out2[7] <= Mux56.DB_MAX_OUTPUT_PORT_TYPE
out2[8] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
out2[9] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
out2[10] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
out2[11] <= Mux52.DB_MAX_OUTPUT_PORT_TYPE
out2[12] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
out2[13] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
out2[14] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
out2[15] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
out2[16] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
out2[17] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
out2[18] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
out2[19] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
out2[20] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
out2[21] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
out2[22] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
out2[23] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
out2[24] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
out2[25] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
out2[26] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
out2[27] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
out2[28] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
out2[29] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
out2[30] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
out2[31] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
pc[0] <= register:register15.regout
pc[1] <= register:register15.regout
pc[2] <= register:register15.regout
pc[3] <= register:register15.regout
pc[4] <= register:register15.regout
pc[5] <= register:register15.regout
pc[6] <= register:register15.regout
pc[7] <= register:register15.regout
pc[8] <= register:register15.regout
pc[9] <= register:register15.regout
pc[10] <= register:register15.regout
pc[11] <= register:register15.regout
pc[12] <= register:register15.regout
pc[13] <= register:register15.regout
pc[14] <= register:register15.regout
pc[15] <= register:register15.regout
pc[16] <= register:register15.regout
pc[17] <= register:register15.regout
pc[18] <= register:register15.regout
pc[19] <= register:register15.regout
pc[20] <= register:register15.regout
pc[21] <= register:register15.regout
pc[22] <= register:register15.regout
pc[23] <= register:register15.regout
pc[24] <= register:register15.regout
pc[25] <= register:register15.regout
pc[26] <= register:register15.regout
pc[27] <= register:register15.regout
pc[28] <= register:register15.regout
pc[29] <= register:register15.regout
pc[30] <= register:register15.regout
pc[31] <= register:register15.regout


|ARM_System|armreduced:arm_cpu|registerfile:registerFile|decoder_4to16:selecter
in[0] => Decoder0.IN3
in[1] => Decoder0.IN2
in[2] => Decoder0.IN1
in[3] => Decoder0.IN0
out[0] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0
regin[0] => regout~31.DATAB
regin[1] => regout~30.DATAB
regin[2] => regout~29.DATAB
regin[3] => regout~28.DATAB
regin[4] => regout~27.DATAB
regin[5] => regout~26.DATAB
regin[6] => regout~25.DATAB
regin[7] => regout~24.DATAB
regin[8] => regout~23.DATAB
regin[9] => regout~22.DATAB
regin[10] => regout~21.DATAB
regin[11] => regout~20.DATAB
regin[12] => regout~19.DATAB
regin[13] => regout~18.DATAB
regin[14] => regout~17.DATAB
regin[15] => regout~16.DATAB
regin[16] => regout~15.DATAB
regin[17] => regout~14.DATAB
regin[18] => regout~13.DATAB
regin[19] => regout~12.DATAB
regin[20] => regout~11.DATAB
regin[21] => regout~10.DATAB
regin[22] => regout~9.DATAB
regin[23] => regout~8.DATAB
regin[24] => regout~7.DATAB
regin[25] => regout~6.DATAB
regin[26] => regout~5.DATAB
regin[27] => regout~4.DATAB
regin[28] => regout~3.DATAB
regin[29] => regout~2.DATAB
regin[30] => regout~1.DATAB
regin[31] => regout~0.DATAB
clk => regout[0]~reg0.CLK
clk => regout[1]~reg0.CLK
clk => regout[2]~reg0.CLK
clk => regout[3]~reg0.CLK
clk => regout[4]~reg0.CLK
clk => regout[5]~reg0.CLK
clk => regout[6]~reg0.CLK
clk => regout[7]~reg0.CLK
clk => regout[8]~reg0.CLK
clk => regout[9]~reg0.CLK
clk => regout[10]~reg0.CLK
clk => regout[11]~reg0.CLK
clk => regout[12]~reg0.CLK
clk => regout[13]~reg0.CLK
clk => regout[14]~reg0.CLK
clk => regout[15]~reg0.CLK
clk => regout[16]~reg0.CLK
clk => regout[17]~reg0.CLK
clk => regout[18]~reg0.CLK
clk => regout[19]~reg0.CLK
clk => regout[20]~reg0.CLK
clk => regout[21]~reg0.CLK
clk => regout[22]~reg0.CLK
clk => regout[23]~reg0.CLK
clk => regout[24]~reg0.CLK
clk => regout[25]~reg0.CLK
clk => regout[26]~reg0.CLK
clk => regout[27]~reg0.CLK
clk => regout[28]~reg0.CLK
clk => regout[29]~reg0.CLK
clk => regout[30]~reg0.CLK
clk => regout[31]~reg0.CLK
write => regout~0.OUTPUTSELECT
write => regout~1.OUTPUTSELECT
write => regout~2.OUTPUTSELECT
write => regout~3.OUTPUTSELECT
write => regout~4.OUTPUTSELECT
write => regout~5.OUTPUTSELECT
write => regout~6.OUTPUTSELECT
write => regout~7.OUTPUTSELECT
write => regout~8.OUTPUTSELECT
write => regout~9.OUTPUTSELECT
write => regout~10.OUTPUTSELECT
write => regout~11.OUTPUTSELECT
write => regout~12.OUTPUTSELECT
write => regout~13.OUTPUTSELECT
write => regout~14.OUTPUTSELECT
write => regout~15.OUTPUTSELECT
write => regout~16.OUTPUTSELECT
write => regout~17.OUTPUTSELECT
write => regout~18.OUTPUTSELECT
write => regout~19.OUTPUTSELECT
write => regout~20.OUTPUTSELECT
write => regout~21.OUTPUTSELECT
write => regout~22.OUTPUTSELECT
write => regout~23.OUTPUTSELECT
write => regout~24.OUTPUTSELECT
write => regout~25.OUTPUTSELECT
write => regout~26.OUTPUTSELECT
write => regout~27.OUTPUTSELECT
write => regout~28.OUTPUTSELECT
write => regout~29.OUTPUTSELECT
write => regout~30.OUTPUTSELECT
write => regout~31.OUTPUTSELECT
reset => regout~32.OUTPUTSELECT
reset => regout~33.OUTPUTSELECT
reset => regout~34.OUTPUTSELECT
reset => regout~35.OUTPUTSELECT
reset => regout~36.OUTPUTSELECT
reset => regout~37.OUTPUTSELECT
reset => regout~38.OUTPUTSELECT
reset => regout~39.OUTPUTSELECT
reset => regout~40.OUTPUTSELECT
reset => regout~41.OUTPUTSELECT
reset => regout~42.OUTPUTSELECT
reset => regout~43.OUTPUTSELECT
reset => regout~44.OUTPUTSELECT
reset => regout~45.OUTPUTSELECT
reset => regout~46.OUTPUTSELECT
reset => regout~47.OUTPUTSELECT
reset => regout~48.OUTPUTSELECT
reset => regout~49.OUTPUTSELECT
reset => regout~50.OUTPUTSELECT
reset => regout~51.OUTPUTSELECT
reset => regout~52.OUTPUTSELECT
reset => regout~53.OUTPUTSELECT
reset => regout~54.OUTPUTSELECT
reset => regout~55.OUTPUTSELECT
reset => regout~56.OUTPUTSELECT
reset => regout~57.OUTPUTSELECT
reset => regout~58.OUTPUTSELECT
reset => regout~59.OUTPUTSELECT
reset => regout~60.OUTPUTSELECT
reset => regout~61.OUTPUTSELECT
reset => regout~62.OUTPUTSELECT
reset => regout~63.OUTPUTSELECT
regout[0] <= regout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[1] <= regout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[2] <= regout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[3] <= regout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[4] <= regout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[5] <= regout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[6] <= regout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[7] <= regout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[8] <= regout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[9] <= regout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[10] <= regout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[11] <= regout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[12] <= regout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[13] <= regout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[14] <= regout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[15] <= regout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[16] <= regout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[17] <= regout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[18] <= regout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[19] <= regout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[20] <= regout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[21] <= regout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[22] <= regout[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[23] <= regout[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[24] <= regout[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[25] <= regout[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[26] <= regout[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[27] <= regout[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[28] <= regout[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[29] <= regout[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[30] <= regout[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[31] <= regout[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register1
regin[0] => regout~31.DATAB
regin[1] => regout~30.DATAB
regin[2] => regout~29.DATAB
regin[3] => regout~28.DATAB
regin[4] => regout~27.DATAB
regin[5] => regout~26.DATAB
regin[6] => regout~25.DATAB
regin[7] => regout~24.DATAB
regin[8] => regout~23.DATAB
regin[9] => regout~22.DATAB
regin[10] => regout~21.DATAB
regin[11] => regout~20.DATAB
regin[12] => regout~19.DATAB
regin[13] => regout~18.DATAB
regin[14] => regout~17.DATAB
regin[15] => regout~16.DATAB
regin[16] => regout~15.DATAB
regin[17] => regout~14.DATAB
regin[18] => regout~13.DATAB
regin[19] => regout~12.DATAB
regin[20] => regout~11.DATAB
regin[21] => regout~10.DATAB
regin[22] => regout~9.DATAB
regin[23] => regout~8.DATAB
regin[24] => regout~7.DATAB
regin[25] => regout~6.DATAB
regin[26] => regout~5.DATAB
regin[27] => regout~4.DATAB
regin[28] => regout~3.DATAB
regin[29] => regout~2.DATAB
regin[30] => regout~1.DATAB
regin[31] => regout~0.DATAB
clk => regout[0]~reg0.CLK
clk => regout[1]~reg0.CLK
clk => regout[2]~reg0.CLK
clk => regout[3]~reg0.CLK
clk => regout[4]~reg0.CLK
clk => regout[5]~reg0.CLK
clk => regout[6]~reg0.CLK
clk => regout[7]~reg0.CLK
clk => regout[8]~reg0.CLK
clk => regout[9]~reg0.CLK
clk => regout[10]~reg0.CLK
clk => regout[11]~reg0.CLK
clk => regout[12]~reg0.CLK
clk => regout[13]~reg0.CLK
clk => regout[14]~reg0.CLK
clk => regout[15]~reg0.CLK
clk => regout[16]~reg0.CLK
clk => regout[17]~reg0.CLK
clk => regout[18]~reg0.CLK
clk => regout[19]~reg0.CLK
clk => regout[20]~reg0.CLK
clk => regout[21]~reg0.CLK
clk => regout[22]~reg0.CLK
clk => regout[23]~reg0.CLK
clk => regout[24]~reg0.CLK
clk => regout[25]~reg0.CLK
clk => regout[26]~reg0.CLK
clk => regout[27]~reg0.CLK
clk => regout[28]~reg0.CLK
clk => regout[29]~reg0.CLK
clk => regout[30]~reg0.CLK
clk => regout[31]~reg0.CLK
write => regout~0.OUTPUTSELECT
write => regout~1.OUTPUTSELECT
write => regout~2.OUTPUTSELECT
write => regout~3.OUTPUTSELECT
write => regout~4.OUTPUTSELECT
write => regout~5.OUTPUTSELECT
write => regout~6.OUTPUTSELECT
write => regout~7.OUTPUTSELECT
write => regout~8.OUTPUTSELECT
write => regout~9.OUTPUTSELECT
write => regout~10.OUTPUTSELECT
write => regout~11.OUTPUTSELECT
write => regout~12.OUTPUTSELECT
write => regout~13.OUTPUTSELECT
write => regout~14.OUTPUTSELECT
write => regout~15.OUTPUTSELECT
write => regout~16.OUTPUTSELECT
write => regout~17.OUTPUTSELECT
write => regout~18.OUTPUTSELECT
write => regout~19.OUTPUTSELECT
write => regout~20.OUTPUTSELECT
write => regout~21.OUTPUTSELECT
write => regout~22.OUTPUTSELECT
write => regout~23.OUTPUTSELECT
write => regout~24.OUTPUTSELECT
write => regout~25.OUTPUTSELECT
write => regout~26.OUTPUTSELECT
write => regout~27.OUTPUTSELECT
write => regout~28.OUTPUTSELECT
write => regout~29.OUTPUTSELECT
write => regout~30.OUTPUTSELECT
write => regout~31.OUTPUTSELECT
reset => regout~32.OUTPUTSELECT
reset => regout~33.OUTPUTSELECT
reset => regout~34.OUTPUTSELECT
reset => regout~35.OUTPUTSELECT
reset => regout~36.OUTPUTSELECT
reset => regout~37.OUTPUTSELECT
reset => regout~38.OUTPUTSELECT
reset => regout~39.OUTPUTSELECT
reset => regout~40.OUTPUTSELECT
reset => regout~41.OUTPUTSELECT
reset => regout~42.OUTPUTSELECT
reset => regout~43.OUTPUTSELECT
reset => regout~44.OUTPUTSELECT
reset => regout~45.OUTPUTSELECT
reset => regout~46.OUTPUTSELECT
reset => regout~47.OUTPUTSELECT
reset => regout~48.OUTPUTSELECT
reset => regout~49.OUTPUTSELECT
reset => regout~50.OUTPUTSELECT
reset => regout~51.OUTPUTSELECT
reset => regout~52.OUTPUTSELECT
reset => regout~53.OUTPUTSELECT
reset => regout~54.OUTPUTSELECT
reset => regout~55.OUTPUTSELECT
reset => regout~56.OUTPUTSELECT
reset => regout~57.OUTPUTSELECT
reset => regout~58.OUTPUTSELECT
reset => regout~59.OUTPUTSELECT
reset => regout~60.OUTPUTSELECT
reset => regout~61.OUTPUTSELECT
reset => regout~62.OUTPUTSELECT
reset => regout~63.OUTPUTSELECT
regout[0] <= regout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[1] <= regout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[2] <= regout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[3] <= regout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[4] <= regout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[5] <= regout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[6] <= regout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[7] <= regout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[8] <= regout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[9] <= regout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[10] <= regout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[11] <= regout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[12] <= regout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[13] <= regout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[14] <= regout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[15] <= regout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[16] <= regout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[17] <= regout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[18] <= regout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[19] <= regout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[20] <= regout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[21] <= regout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[22] <= regout[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[23] <= regout[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[24] <= regout[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[25] <= regout[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[26] <= regout[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[27] <= regout[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[28] <= regout[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[29] <= regout[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[30] <= regout[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[31] <= regout[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2
regin[0] => regout~31.DATAB
regin[1] => regout~30.DATAB
regin[2] => regout~29.DATAB
regin[3] => regout~28.DATAB
regin[4] => regout~27.DATAB
regin[5] => regout~26.DATAB
regin[6] => regout~25.DATAB
regin[7] => regout~24.DATAB
regin[8] => regout~23.DATAB
regin[9] => regout~22.DATAB
regin[10] => regout~21.DATAB
regin[11] => regout~20.DATAB
regin[12] => regout~19.DATAB
regin[13] => regout~18.DATAB
regin[14] => regout~17.DATAB
regin[15] => regout~16.DATAB
regin[16] => regout~15.DATAB
regin[17] => regout~14.DATAB
regin[18] => regout~13.DATAB
regin[19] => regout~12.DATAB
regin[20] => regout~11.DATAB
regin[21] => regout~10.DATAB
regin[22] => regout~9.DATAB
regin[23] => regout~8.DATAB
regin[24] => regout~7.DATAB
regin[25] => regout~6.DATAB
regin[26] => regout~5.DATAB
regin[27] => regout~4.DATAB
regin[28] => regout~3.DATAB
regin[29] => regout~2.DATAB
regin[30] => regout~1.DATAB
regin[31] => regout~0.DATAB
clk => regout[0]~reg0.CLK
clk => regout[1]~reg0.CLK
clk => regout[2]~reg0.CLK
clk => regout[3]~reg0.CLK
clk => regout[4]~reg0.CLK
clk => regout[5]~reg0.CLK
clk => regout[6]~reg0.CLK
clk => regout[7]~reg0.CLK
clk => regout[8]~reg0.CLK
clk => regout[9]~reg0.CLK
clk => regout[10]~reg0.CLK
clk => regout[11]~reg0.CLK
clk => regout[12]~reg0.CLK
clk => regout[13]~reg0.CLK
clk => regout[14]~reg0.CLK
clk => regout[15]~reg0.CLK
clk => regout[16]~reg0.CLK
clk => regout[17]~reg0.CLK
clk => regout[18]~reg0.CLK
clk => regout[19]~reg0.CLK
clk => regout[20]~reg0.CLK
clk => regout[21]~reg0.CLK
clk => regout[22]~reg0.CLK
clk => regout[23]~reg0.CLK
clk => regout[24]~reg0.CLK
clk => regout[25]~reg0.CLK
clk => regout[26]~reg0.CLK
clk => regout[27]~reg0.CLK
clk => regout[28]~reg0.CLK
clk => regout[29]~reg0.CLK
clk => regout[30]~reg0.CLK
clk => regout[31]~reg0.CLK
write => regout~0.OUTPUTSELECT
write => regout~1.OUTPUTSELECT
write => regout~2.OUTPUTSELECT
write => regout~3.OUTPUTSELECT
write => regout~4.OUTPUTSELECT
write => regout~5.OUTPUTSELECT
write => regout~6.OUTPUTSELECT
write => regout~7.OUTPUTSELECT
write => regout~8.OUTPUTSELECT
write => regout~9.OUTPUTSELECT
write => regout~10.OUTPUTSELECT
write => regout~11.OUTPUTSELECT
write => regout~12.OUTPUTSELECT
write => regout~13.OUTPUTSELECT
write => regout~14.OUTPUTSELECT
write => regout~15.OUTPUTSELECT
write => regout~16.OUTPUTSELECT
write => regout~17.OUTPUTSELECT
write => regout~18.OUTPUTSELECT
write => regout~19.OUTPUTSELECT
write => regout~20.OUTPUTSELECT
write => regout~21.OUTPUTSELECT
write => regout~22.OUTPUTSELECT
write => regout~23.OUTPUTSELECT
write => regout~24.OUTPUTSELECT
write => regout~25.OUTPUTSELECT
write => regout~26.OUTPUTSELECT
write => regout~27.OUTPUTSELECT
write => regout~28.OUTPUTSELECT
write => regout~29.OUTPUTSELECT
write => regout~30.OUTPUTSELECT
write => regout~31.OUTPUTSELECT
reset => regout~32.OUTPUTSELECT
reset => regout~33.OUTPUTSELECT
reset => regout~34.OUTPUTSELECT
reset => regout~35.OUTPUTSELECT
reset => regout~36.OUTPUTSELECT
reset => regout~37.OUTPUTSELECT
reset => regout~38.OUTPUTSELECT
reset => regout~39.OUTPUTSELECT
reset => regout~40.OUTPUTSELECT
reset => regout~41.OUTPUTSELECT
reset => regout~42.OUTPUTSELECT
reset => regout~43.OUTPUTSELECT
reset => regout~44.OUTPUTSELECT
reset => regout~45.OUTPUTSELECT
reset => regout~46.OUTPUTSELECT
reset => regout~47.OUTPUTSELECT
reset => regout~48.OUTPUTSELECT
reset => regout~49.OUTPUTSELECT
reset => regout~50.OUTPUTSELECT
reset => regout~51.OUTPUTSELECT
reset => regout~52.OUTPUTSELECT
reset => regout~53.OUTPUTSELECT
reset => regout~54.OUTPUTSELECT
reset => regout~55.OUTPUTSELECT
reset => regout~56.OUTPUTSELECT
reset => regout~57.OUTPUTSELECT
reset => regout~58.OUTPUTSELECT
reset => regout~59.OUTPUTSELECT
reset => regout~60.OUTPUTSELECT
reset => regout~61.OUTPUTSELECT
reset => regout~62.OUTPUTSELECT
reset => regout~63.OUTPUTSELECT
regout[0] <= regout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[1] <= regout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[2] <= regout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[3] <= regout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[4] <= regout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[5] <= regout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[6] <= regout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[7] <= regout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[8] <= regout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[9] <= regout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[10] <= regout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[11] <= regout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[12] <= regout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[13] <= regout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[14] <= regout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[15] <= regout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[16] <= regout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[17] <= regout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[18] <= regout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[19] <= regout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[20] <= regout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[21] <= regout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[22] <= regout[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[23] <= regout[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[24] <= regout[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[25] <= regout[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[26] <= regout[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[27] <= regout[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[28] <= regout[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[29] <= regout[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[30] <= regout[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[31] <= regout[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3
regin[0] => regout~31.DATAB
regin[1] => regout~30.DATAB
regin[2] => regout~29.DATAB
regin[3] => regout~28.DATAB
regin[4] => regout~27.DATAB
regin[5] => regout~26.DATAB
regin[6] => regout~25.DATAB
regin[7] => regout~24.DATAB
regin[8] => regout~23.DATAB
regin[9] => regout~22.DATAB
regin[10] => regout~21.DATAB
regin[11] => regout~20.DATAB
regin[12] => regout~19.DATAB
regin[13] => regout~18.DATAB
regin[14] => regout~17.DATAB
regin[15] => regout~16.DATAB
regin[16] => regout~15.DATAB
regin[17] => regout~14.DATAB
regin[18] => regout~13.DATAB
regin[19] => regout~12.DATAB
regin[20] => regout~11.DATAB
regin[21] => regout~10.DATAB
regin[22] => regout~9.DATAB
regin[23] => regout~8.DATAB
regin[24] => regout~7.DATAB
regin[25] => regout~6.DATAB
regin[26] => regout~5.DATAB
regin[27] => regout~4.DATAB
regin[28] => regout~3.DATAB
regin[29] => regout~2.DATAB
regin[30] => regout~1.DATAB
regin[31] => regout~0.DATAB
clk => regout[0]~reg0.CLK
clk => regout[1]~reg0.CLK
clk => regout[2]~reg0.CLK
clk => regout[3]~reg0.CLK
clk => regout[4]~reg0.CLK
clk => regout[5]~reg0.CLK
clk => regout[6]~reg0.CLK
clk => regout[7]~reg0.CLK
clk => regout[8]~reg0.CLK
clk => regout[9]~reg0.CLK
clk => regout[10]~reg0.CLK
clk => regout[11]~reg0.CLK
clk => regout[12]~reg0.CLK
clk => regout[13]~reg0.CLK
clk => regout[14]~reg0.CLK
clk => regout[15]~reg0.CLK
clk => regout[16]~reg0.CLK
clk => regout[17]~reg0.CLK
clk => regout[18]~reg0.CLK
clk => regout[19]~reg0.CLK
clk => regout[20]~reg0.CLK
clk => regout[21]~reg0.CLK
clk => regout[22]~reg0.CLK
clk => regout[23]~reg0.CLK
clk => regout[24]~reg0.CLK
clk => regout[25]~reg0.CLK
clk => regout[26]~reg0.CLK
clk => regout[27]~reg0.CLK
clk => regout[28]~reg0.CLK
clk => regout[29]~reg0.CLK
clk => regout[30]~reg0.CLK
clk => regout[31]~reg0.CLK
write => regout~0.OUTPUTSELECT
write => regout~1.OUTPUTSELECT
write => regout~2.OUTPUTSELECT
write => regout~3.OUTPUTSELECT
write => regout~4.OUTPUTSELECT
write => regout~5.OUTPUTSELECT
write => regout~6.OUTPUTSELECT
write => regout~7.OUTPUTSELECT
write => regout~8.OUTPUTSELECT
write => regout~9.OUTPUTSELECT
write => regout~10.OUTPUTSELECT
write => regout~11.OUTPUTSELECT
write => regout~12.OUTPUTSELECT
write => regout~13.OUTPUTSELECT
write => regout~14.OUTPUTSELECT
write => regout~15.OUTPUTSELECT
write => regout~16.OUTPUTSELECT
write => regout~17.OUTPUTSELECT
write => regout~18.OUTPUTSELECT
write => regout~19.OUTPUTSELECT
write => regout~20.OUTPUTSELECT
write => regout~21.OUTPUTSELECT
write => regout~22.OUTPUTSELECT
write => regout~23.OUTPUTSELECT
write => regout~24.OUTPUTSELECT
write => regout~25.OUTPUTSELECT
write => regout~26.OUTPUTSELECT
write => regout~27.OUTPUTSELECT
write => regout~28.OUTPUTSELECT
write => regout~29.OUTPUTSELECT
write => regout~30.OUTPUTSELECT
write => regout~31.OUTPUTSELECT
reset => regout~32.OUTPUTSELECT
reset => regout~33.OUTPUTSELECT
reset => regout~34.OUTPUTSELECT
reset => regout~35.OUTPUTSELECT
reset => regout~36.OUTPUTSELECT
reset => regout~37.OUTPUTSELECT
reset => regout~38.OUTPUTSELECT
reset => regout~39.OUTPUTSELECT
reset => regout~40.OUTPUTSELECT
reset => regout~41.OUTPUTSELECT
reset => regout~42.OUTPUTSELECT
reset => regout~43.OUTPUTSELECT
reset => regout~44.OUTPUTSELECT
reset => regout~45.OUTPUTSELECT
reset => regout~46.OUTPUTSELECT
reset => regout~47.OUTPUTSELECT
reset => regout~48.OUTPUTSELECT
reset => regout~49.OUTPUTSELECT
reset => regout~50.OUTPUTSELECT
reset => regout~51.OUTPUTSELECT
reset => regout~52.OUTPUTSELECT
reset => regout~53.OUTPUTSELECT
reset => regout~54.OUTPUTSELECT
reset => regout~55.OUTPUTSELECT
reset => regout~56.OUTPUTSELECT
reset => regout~57.OUTPUTSELECT
reset => regout~58.OUTPUTSELECT
reset => regout~59.OUTPUTSELECT
reset => regout~60.OUTPUTSELECT
reset => regout~61.OUTPUTSELECT
reset => regout~62.OUTPUTSELECT
reset => regout~63.OUTPUTSELECT
regout[0] <= regout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[1] <= regout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[2] <= regout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[3] <= regout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[4] <= regout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[5] <= regout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[6] <= regout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[7] <= regout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[8] <= regout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[9] <= regout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[10] <= regout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[11] <= regout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[12] <= regout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[13] <= regout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[14] <= regout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[15] <= regout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[16] <= regout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[17] <= regout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[18] <= regout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[19] <= regout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[20] <= regout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[21] <= regout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[22] <= regout[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[23] <= regout[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[24] <= regout[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[25] <= regout[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[26] <= regout[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[27] <= regout[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[28] <= regout[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[29] <= regout[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[30] <= regout[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[31] <= regout[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4
regin[0] => regout~31.DATAB
regin[1] => regout~30.DATAB
regin[2] => regout~29.DATAB
regin[3] => regout~28.DATAB
regin[4] => regout~27.DATAB
regin[5] => regout~26.DATAB
regin[6] => regout~25.DATAB
regin[7] => regout~24.DATAB
regin[8] => regout~23.DATAB
regin[9] => regout~22.DATAB
regin[10] => regout~21.DATAB
regin[11] => regout~20.DATAB
regin[12] => regout~19.DATAB
regin[13] => regout~18.DATAB
regin[14] => regout~17.DATAB
regin[15] => regout~16.DATAB
regin[16] => regout~15.DATAB
regin[17] => regout~14.DATAB
regin[18] => regout~13.DATAB
regin[19] => regout~12.DATAB
regin[20] => regout~11.DATAB
regin[21] => regout~10.DATAB
regin[22] => regout~9.DATAB
regin[23] => regout~8.DATAB
regin[24] => regout~7.DATAB
regin[25] => regout~6.DATAB
regin[26] => regout~5.DATAB
regin[27] => regout~4.DATAB
regin[28] => regout~3.DATAB
regin[29] => regout~2.DATAB
regin[30] => regout~1.DATAB
regin[31] => regout~0.DATAB
clk => regout[0]~reg0.CLK
clk => regout[1]~reg0.CLK
clk => regout[2]~reg0.CLK
clk => regout[3]~reg0.CLK
clk => regout[4]~reg0.CLK
clk => regout[5]~reg0.CLK
clk => regout[6]~reg0.CLK
clk => regout[7]~reg0.CLK
clk => regout[8]~reg0.CLK
clk => regout[9]~reg0.CLK
clk => regout[10]~reg0.CLK
clk => regout[11]~reg0.CLK
clk => regout[12]~reg0.CLK
clk => regout[13]~reg0.CLK
clk => regout[14]~reg0.CLK
clk => regout[15]~reg0.CLK
clk => regout[16]~reg0.CLK
clk => regout[17]~reg0.CLK
clk => regout[18]~reg0.CLK
clk => regout[19]~reg0.CLK
clk => regout[20]~reg0.CLK
clk => regout[21]~reg0.CLK
clk => regout[22]~reg0.CLK
clk => regout[23]~reg0.CLK
clk => regout[24]~reg0.CLK
clk => regout[25]~reg0.CLK
clk => regout[26]~reg0.CLK
clk => regout[27]~reg0.CLK
clk => regout[28]~reg0.CLK
clk => regout[29]~reg0.CLK
clk => regout[30]~reg0.CLK
clk => regout[31]~reg0.CLK
write => regout~0.OUTPUTSELECT
write => regout~1.OUTPUTSELECT
write => regout~2.OUTPUTSELECT
write => regout~3.OUTPUTSELECT
write => regout~4.OUTPUTSELECT
write => regout~5.OUTPUTSELECT
write => regout~6.OUTPUTSELECT
write => regout~7.OUTPUTSELECT
write => regout~8.OUTPUTSELECT
write => regout~9.OUTPUTSELECT
write => regout~10.OUTPUTSELECT
write => regout~11.OUTPUTSELECT
write => regout~12.OUTPUTSELECT
write => regout~13.OUTPUTSELECT
write => regout~14.OUTPUTSELECT
write => regout~15.OUTPUTSELECT
write => regout~16.OUTPUTSELECT
write => regout~17.OUTPUTSELECT
write => regout~18.OUTPUTSELECT
write => regout~19.OUTPUTSELECT
write => regout~20.OUTPUTSELECT
write => regout~21.OUTPUTSELECT
write => regout~22.OUTPUTSELECT
write => regout~23.OUTPUTSELECT
write => regout~24.OUTPUTSELECT
write => regout~25.OUTPUTSELECT
write => regout~26.OUTPUTSELECT
write => regout~27.OUTPUTSELECT
write => regout~28.OUTPUTSELECT
write => regout~29.OUTPUTSELECT
write => regout~30.OUTPUTSELECT
write => regout~31.OUTPUTSELECT
reset => regout~32.OUTPUTSELECT
reset => regout~33.OUTPUTSELECT
reset => regout~34.OUTPUTSELECT
reset => regout~35.OUTPUTSELECT
reset => regout~36.OUTPUTSELECT
reset => regout~37.OUTPUTSELECT
reset => regout~38.OUTPUTSELECT
reset => regout~39.OUTPUTSELECT
reset => regout~40.OUTPUTSELECT
reset => regout~41.OUTPUTSELECT
reset => regout~42.OUTPUTSELECT
reset => regout~43.OUTPUTSELECT
reset => regout~44.OUTPUTSELECT
reset => regout~45.OUTPUTSELECT
reset => regout~46.OUTPUTSELECT
reset => regout~47.OUTPUTSELECT
reset => regout~48.OUTPUTSELECT
reset => regout~49.OUTPUTSELECT
reset => regout~50.OUTPUTSELECT
reset => regout~51.OUTPUTSELECT
reset => regout~52.OUTPUTSELECT
reset => regout~53.OUTPUTSELECT
reset => regout~54.OUTPUTSELECT
reset => regout~55.OUTPUTSELECT
reset => regout~56.OUTPUTSELECT
reset => regout~57.OUTPUTSELECT
reset => regout~58.OUTPUTSELECT
reset => regout~59.OUTPUTSELECT
reset => regout~60.OUTPUTSELECT
reset => regout~61.OUTPUTSELECT
reset => regout~62.OUTPUTSELECT
reset => regout~63.OUTPUTSELECT
regout[0] <= regout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[1] <= regout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[2] <= regout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[3] <= regout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[4] <= regout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[5] <= regout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[6] <= regout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[7] <= regout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[8] <= regout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[9] <= regout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[10] <= regout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[11] <= regout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[12] <= regout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[13] <= regout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[14] <= regout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[15] <= regout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[16] <= regout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[17] <= regout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[18] <= regout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[19] <= regout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[20] <= regout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[21] <= regout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[22] <= regout[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[23] <= regout[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[24] <= regout[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[25] <= regout[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[26] <= regout[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[27] <= regout[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[28] <= regout[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[29] <= regout[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[30] <= regout[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[31] <= regout[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5
regin[0] => regout~31.DATAB
regin[1] => regout~30.DATAB
regin[2] => regout~29.DATAB
regin[3] => regout~28.DATAB
regin[4] => regout~27.DATAB
regin[5] => regout~26.DATAB
regin[6] => regout~25.DATAB
regin[7] => regout~24.DATAB
regin[8] => regout~23.DATAB
regin[9] => regout~22.DATAB
regin[10] => regout~21.DATAB
regin[11] => regout~20.DATAB
regin[12] => regout~19.DATAB
regin[13] => regout~18.DATAB
regin[14] => regout~17.DATAB
regin[15] => regout~16.DATAB
regin[16] => regout~15.DATAB
regin[17] => regout~14.DATAB
regin[18] => regout~13.DATAB
regin[19] => regout~12.DATAB
regin[20] => regout~11.DATAB
regin[21] => regout~10.DATAB
regin[22] => regout~9.DATAB
regin[23] => regout~8.DATAB
regin[24] => regout~7.DATAB
regin[25] => regout~6.DATAB
regin[26] => regout~5.DATAB
regin[27] => regout~4.DATAB
regin[28] => regout~3.DATAB
regin[29] => regout~2.DATAB
regin[30] => regout~1.DATAB
regin[31] => regout~0.DATAB
clk => regout[0]~reg0.CLK
clk => regout[1]~reg0.CLK
clk => regout[2]~reg0.CLK
clk => regout[3]~reg0.CLK
clk => regout[4]~reg0.CLK
clk => regout[5]~reg0.CLK
clk => regout[6]~reg0.CLK
clk => regout[7]~reg0.CLK
clk => regout[8]~reg0.CLK
clk => regout[9]~reg0.CLK
clk => regout[10]~reg0.CLK
clk => regout[11]~reg0.CLK
clk => regout[12]~reg0.CLK
clk => regout[13]~reg0.CLK
clk => regout[14]~reg0.CLK
clk => regout[15]~reg0.CLK
clk => regout[16]~reg0.CLK
clk => regout[17]~reg0.CLK
clk => regout[18]~reg0.CLK
clk => regout[19]~reg0.CLK
clk => regout[20]~reg0.CLK
clk => regout[21]~reg0.CLK
clk => regout[22]~reg0.CLK
clk => regout[23]~reg0.CLK
clk => regout[24]~reg0.CLK
clk => regout[25]~reg0.CLK
clk => regout[26]~reg0.CLK
clk => regout[27]~reg0.CLK
clk => regout[28]~reg0.CLK
clk => regout[29]~reg0.CLK
clk => regout[30]~reg0.CLK
clk => regout[31]~reg0.CLK
write => regout~0.OUTPUTSELECT
write => regout~1.OUTPUTSELECT
write => regout~2.OUTPUTSELECT
write => regout~3.OUTPUTSELECT
write => regout~4.OUTPUTSELECT
write => regout~5.OUTPUTSELECT
write => regout~6.OUTPUTSELECT
write => regout~7.OUTPUTSELECT
write => regout~8.OUTPUTSELECT
write => regout~9.OUTPUTSELECT
write => regout~10.OUTPUTSELECT
write => regout~11.OUTPUTSELECT
write => regout~12.OUTPUTSELECT
write => regout~13.OUTPUTSELECT
write => regout~14.OUTPUTSELECT
write => regout~15.OUTPUTSELECT
write => regout~16.OUTPUTSELECT
write => regout~17.OUTPUTSELECT
write => regout~18.OUTPUTSELECT
write => regout~19.OUTPUTSELECT
write => regout~20.OUTPUTSELECT
write => regout~21.OUTPUTSELECT
write => regout~22.OUTPUTSELECT
write => regout~23.OUTPUTSELECT
write => regout~24.OUTPUTSELECT
write => regout~25.OUTPUTSELECT
write => regout~26.OUTPUTSELECT
write => regout~27.OUTPUTSELECT
write => regout~28.OUTPUTSELECT
write => regout~29.OUTPUTSELECT
write => regout~30.OUTPUTSELECT
write => regout~31.OUTPUTSELECT
reset => regout~32.OUTPUTSELECT
reset => regout~33.OUTPUTSELECT
reset => regout~34.OUTPUTSELECT
reset => regout~35.OUTPUTSELECT
reset => regout~36.OUTPUTSELECT
reset => regout~37.OUTPUTSELECT
reset => regout~38.OUTPUTSELECT
reset => regout~39.OUTPUTSELECT
reset => regout~40.OUTPUTSELECT
reset => regout~41.OUTPUTSELECT
reset => regout~42.OUTPUTSELECT
reset => regout~43.OUTPUTSELECT
reset => regout~44.OUTPUTSELECT
reset => regout~45.OUTPUTSELECT
reset => regout~46.OUTPUTSELECT
reset => regout~47.OUTPUTSELECT
reset => regout~48.OUTPUTSELECT
reset => regout~49.OUTPUTSELECT
reset => regout~50.OUTPUTSELECT
reset => regout~51.OUTPUTSELECT
reset => regout~52.OUTPUTSELECT
reset => regout~53.OUTPUTSELECT
reset => regout~54.OUTPUTSELECT
reset => regout~55.OUTPUTSELECT
reset => regout~56.OUTPUTSELECT
reset => regout~57.OUTPUTSELECT
reset => regout~58.OUTPUTSELECT
reset => regout~59.OUTPUTSELECT
reset => regout~60.OUTPUTSELECT
reset => regout~61.OUTPUTSELECT
reset => regout~62.OUTPUTSELECT
reset => regout~63.OUTPUTSELECT
regout[0] <= regout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[1] <= regout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[2] <= regout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[3] <= regout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[4] <= regout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[5] <= regout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[6] <= regout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[7] <= regout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[8] <= regout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[9] <= regout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[10] <= regout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[11] <= regout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[12] <= regout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[13] <= regout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[14] <= regout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[15] <= regout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[16] <= regout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[17] <= regout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[18] <= regout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[19] <= regout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[20] <= regout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[21] <= regout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[22] <= regout[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[23] <= regout[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[24] <= regout[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[25] <= regout[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[26] <= regout[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[27] <= regout[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[28] <= regout[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[29] <= regout[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[30] <= regout[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[31] <= regout[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6
regin[0] => regout~31.DATAB
regin[1] => regout~30.DATAB
regin[2] => regout~29.DATAB
regin[3] => regout~28.DATAB
regin[4] => regout~27.DATAB
regin[5] => regout~26.DATAB
regin[6] => regout~25.DATAB
regin[7] => regout~24.DATAB
regin[8] => regout~23.DATAB
regin[9] => regout~22.DATAB
regin[10] => regout~21.DATAB
regin[11] => regout~20.DATAB
regin[12] => regout~19.DATAB
regin[13] => regout~18.DATAB
regin[14] => regout~17.DATAB
regin[15] => regout~16.DATAB
regin[16] => regout~15.DATAB
regin[17] => regout~14.DATAB
regin[18] => regout~13.DATAB
regin[19] => regout~12.DATAB
regin[20] => regout~11.DATAB
regin[21] => regout~10.DATAB
regin[22] => regout~9.DATAB
regin[23] => regout~8.DATAB
regin[24] => regout~7.DATAB
regin[25] => regout~6.DATAB
regin[26] => regout~5.DATAB
regin[27] => regout~4.DATAB
regin[28] => regout~3.DATAB
regin[29] => regout~2.DATAB
regin[30] => regout~1.DATAB
regin[31] => regout~0.DATAB
clk => regout[0]~reg0.CLK
clk => regout[1]~reg0.CLK
clk => regout[2]~reg0.CLK
clk => regout[3]~reg0.CLK
clk => regout[4]~reg0.CLK
clk => regout[5]~reg0.CLK
clk => regout[6]~reg0.CLK
clk => regout[7]~reg0.CLK
clk => regout[8]~reg0.CLK
clk => regout[9]~reg0.CLK
clk => regout[10]~reg0.CLK
clk => regout[11]~reg0.CLK
clk => regout[12]~reg0.CLK
clk => regout[13]~reg0.CLK
clk => regout[14]~reg0.CLK
clk => regout[15]~reg0.CLK
clk => regout[16]~reg0.CLK
clk => regout[17]~reg0.CLK
clk => regout[18]~reg0.CLK
clk => regout[19]~reg0.CLK
clk => regout[20]~reg0.CLK
clk => regout[21]~reg0.CLK
clk => regout[22]~reg0.CLK
clk => regout[23]~reg0.CLK
clk => regout[24]~reg0.CLK
clk => regout[25]~reg0.CLK
clk => regout[26]~reg0.CLK
clk => regout[27]~reg0.CLK
clk => regout[28]~reg0.CLK
clk => regout[29]~reg0.CLK
clk => regout[30]~reg0.CLK
clk => regout[31]~reg0.CLK
write => regout~0.OUTPUTSELECT
write => regout~1.OUTPUTSELECT
write => regout~2.OUTPUTSELECT
write => regout~3.OUTPUTSELECT
write => regout~4.OUTPUTSELECT
write => regout~5.OUTPUTSELECT
write => regout~6.OUTPUTSELECT
write => regout~7.OUTPUTSELECT
write => regout~8.OUTPUTSELECT
write => regout~9.OUTPUTSELECT
write => regout~10.OUTPUTSELECT
write => regout~11.OUTPUTSELECT
write => regout~12.OUTPUTSELECT
write => regout~13.OUTPUTSELECT
write => regout~14.OUTPUTSELECT
write => regout~15.OUTPUTSELECT
write => regout~16.OUTPUTSELECT
write => regout~17.OUTPUTSELECT
write => regout~18.OUTPUTSELECT
write => regout~19.OUTPUTSELECT
write => regout~20.OUTPUTSELECT
write => regout~21.OUTPUTSELECT
write => regout~22.OUTPUTSELECT
write => regout~23.OUTPUTSELECT
write => regout~24.OUTPUTSELECT
write => regout~25.OUTPUTSELECT
write => regout~26.OUTPUTSELECT
write => regout~27.OUTPUTSELECT
write => regout~28.OUTPUTSELECT
write => regout~29.OUTPUTSELECT
write => regout~30.OUTPUTSELECT
write => regout~31.OUTPUTSELECT
reset => regout~32.OUTPUTSELECT
reset => regout~33.OUTPUTSELECT
reset => regout~34.OUTPUTSELECT
reset => regout~35.OUTPUTSELECT
reset => regout~36.OUTPUTSELECT
reset => regout~37.OUTPUTSELECT
reset => regout~38.OUTPUTSELECT
reset => regout~39.OUTPUTSELECT
reset => regout~40.OUTPUTSELECT
reset => regout~41.OUTPUTSELECT
reset => regout~42.OUTPUTSELECT
reset => regout~43.OUTPUTSELECT
reset => regout~44.OUTPUTSELECT
reset => regout~45.OUTPUTSELECT
reset => regout~46.OUTPUTSELECT
reset => regout~47.OUTPUTSELECT
reset => regout~48.OUTPUTSELECT
reset => regout~49.OUTPUTSELECT
reset => regout~50.OUTPUTSELECT
reset => regout~51.OUTPUTSELECT
reset => regout~52.OUTPUTSELECT
reset => regout~53.OUTPUTSELECT
reset => regout~54.OUTPUTSELECT
reset => regout~55.OUTPUTSELECT
reset => regout~56.OUTPUTSELECT
reset => regout~57.OUTPUTSELECT
reset => regout~58.OUTPUTSELECT
reset => regout~59.OUTPUTSELECT
reset => regout~60.OUTPUTSELECT
reset => regout~61.OUTPUTSELECT
reset => regout~62.OUTPUTSELECT
reset => regout~63.OUTPUTSELECT
regout[0] <= regout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[1] <= regout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[2] <= regout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[3] <= regout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[4] <= regout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[5] <= regout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[6] <= regout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[7] <= regout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[8] <= regout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[9] <= regout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[10] <= regout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[11] <= regout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[12] <= regout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[13] <= regout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[14] <= regout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[15] <= regout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[16] <= regout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[17] <= regout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[18] <= regout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[19] <= regout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[20] <= regout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[21] <= regout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[22] <= regout[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[23] <= regout[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[24] <= regout[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[25] <= regout[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[26] <= regout[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[27] <= regout[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[28] <= regout[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[29] <= regout[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[30] <= regout[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[31] <= regout[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7
regin[0] => regout~31.DATAB
regin[1] => regout~30.DATAB
regin[2] => regout~29.DATAB
regin[3] => regout~28.DATAB
regin[4] => regout~27.DATAB
regin[5] => regout~26.DATAB
regin[6] => regout~25.DATAB
regin[7] => regout~24.DATAB
regin[8] => regout~23.DATAB
regin[9] => regout~22.DATAB
regin[10] => regout~21.DATAB
regin[11] => regout~20.DATAB
regin[12] => regout~19.DATAB
regin[13] => regout~18.DATAB
regin[14] => regout~17.DATAB
regin[15] => regout~16.DATAB
regin[16] => regout~15.DATAB
regin[17] => regout~14.DATAB
regin[18] => regout~13.DATAB
regin[19] => regout~12.DATAB
regin[20] => regout~11.DATAB
regin[21] => regout~10.DATAB
regin[22] => regout~9.DATAB
regin[23] => regout~8.DATAB
regin[24] => regout~7.DATAB
regin[25] => regout~6.DATAB
regin[26] => regout~5.DATAB
regin[27] => regout~4.DATAB
regin[28] => regout~3.DATAB
regin[29] => regout~2.DATAB
regin[30] => regout~1.DATAB
regin[31] => regout~0.DATAB
clk => regout[0]~reg0.CLK
clk => regout[1]~reg0.CLK
clk => regout[2]~reg0.CLK
clk => regout[3]~reg0.CLK
clk => regout[4]~reg0.CLK
clk => regout[5]~reg0.CLK
clk => regout[6]~reg0.CLK
clk => regout[7]~reg0.CLK
clk => regout[8]~reg0.CLK
clk => regout[9]~reg0.CLK
clk => regout[10]~reg0.CLK
clk => regout[11]~reg0.CLK
clk => regout[12]~reg0.CLK
clk => regout[13]~reg0.CLK
clk => regout[14]~reg0.CLK
clk => regout[15]~reg0.CLK
clk => regout[16]~reg0.CLK
clk => regout[17]~reg0.CLK
clk => regout[18]~reg0.CLK
clk => regout[19]~reg0.CLK
clk => regout[20]~reg0.CLK
clk => regout[21]~reg0.CLK
clk => regout[22]~reg0.CLK
clk => regout[23]~reg0.CLK
clk => regout[24]~reg0.CLK
clk => regout[25]~reg0.CLK
clk => regout[26]~reg0.CLK
clk => regout[27]~reg0.CLK
clk => regout[28]~reg0.CLK
clk => regout[29]~reg0.CLK
clk => regout[30]~reg0.CLK
clk => regout[31]~reg0.CLK
write => regout~0.OUTPUTSELECT
write => regout~1.OUTPUTSELECT
write => regout~2.OUTPUTSELECT
write => regout~3.OUTPUTSELECT
write => regout~4.OUTPUTSELECT
write => regout~5.OUTPUTSELECT
write => regout~6.OUTPUTSELECT
write => regout~7.OUTPUTSELECT
write => regout~8.OUTPUTSELECT
write => regout~9.OUTPUTSELECT
write => regout~10.OUTPUTSELECT
write => regout~11.OUTPUTSELECT
write => regout~12.OUTPUTSELECT
write => regout~13.OUTPUTSELECT
write => regout~14.OUTPUTSELECT
write => regout~15.OUTPUTSELECT
write => regout~16.OUTPUTSELECT
write => regout~17.OUTPUTSELECT
write => regout~18.OUTPUTSELECT
write => regout~19.OUTPUTSELECT
write => regout~20.OUTPUTSELECT
write => regout~21.OUTPUTSELECT
write => regout~22.OUTPUTSELECT
write => regout~23.OUTPUTSELECT
write => regout~24.OUTPUTSELECT
write => regout~25.OUTPUTSELECT
write => regout~26.OUTPUTSELECT
write => regout~27.OUTPUTSELECT
write => regout~28.OUTPUTSELECT
write => regout~29.OUTPUTSELECT
write => regout~30.OUTPUTSELECT
write => regout~31.OUTPUTSELECT
reset => regout~32.OUTPUTSELECT
reset => regout~33.OUTPUTSELECT
reset => regout~34.OUTPUTSELECT
reset => regout~35.OUTPUTSELECT
reset => regout~36.OUTPUTSELECT
reset => regout~37.OUTPUTSELECT
reset => regout~38.OUTPUTSELECT
reset => regout~39.OUTPUTSELECT
reset => regout~40.OUTPUTSELECT
reset => regout~41.OUTPUTSELECT
reset => regout~42.OUTPUTSELECT
reset => regout~43.OUTPUTSELECT
reset => regout~44.OUTPUTSELECT
reset => regout~45.OUTPUTSELECT
reset => regout~46.OUTPUTSELECT
reset => regout~47.OUTPUTSELECT
reset => regout~48.OUTPUTSELECT
reset => regout~49.OUTPUTSELECT
reset => regout~50.OUTPUTSELECT
reset => regout~51.OUTPUTSELECT
reset => regout~52.OUTPUTSELECT
reset => regout~53.OUTPUTSELECT
reset => regout~54.OUTPUTSELECT
reset => regout~55.OUTPUTSELECT
reset => regout~56.OUTPUTSELECT
reset => regout~57.OUTPUTSELECT
reset => regout~58.OUTPUTSELECT
reset => regout~59.OUTPUTSELECT
reset => regout~60.OUTPUTSELECT
reset => regout~61.OUTPUTSELECT
reset => regout~62.OUTPUTSELECT
reset => regout~63.OUTPUTSELECT
regout[0] <= regout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[1] <= regout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[2] <= regout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[3] <= regout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[4] <= regout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[5] <= regout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[6] <= regout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[7] <= regout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[8] <= regout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[9] <= regout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[10] <= regout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[11] <= regout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[12] <= regout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[13] <= regout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[14] <= regout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[15] <= regout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[16] <= regout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[17] <= regout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[18] <= regout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[19] <= regout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[20] <= regout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[21] <= regout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[22] <= regout[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[23] <= regout[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[24] <= regout[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[25] <= regout[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[26] <= regout[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[27] <= regout[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[28] <= regout[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[29] <= regout[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[30] <= regout[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[31] <= regout[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8
regin[0] => regout~31.DATAB
regin[1] => regout~30.DATAB
regin[2] => regout~29.DATAB
regin[3] => regout~28.DATAB
regin[4] => regout~27.DATAB
regin[5] => regout~26.DATAB
regin[6] => regout~25.DATAB
regin[7] => regout~24.DATAB
regin[8] => regout~23.DATAB
regin[9] => regout~22.DATAB
regin[10] => regout~21.DATAB
regin[11] => regout~20.DATAB
regin[12] => regout~19.DATAB
regin[13] => regout~18.DATAB
regin[14] => regout~17.DATAB
regin[15] => regout~16.DATAB
regin[16] => regout~15.DATAB
regin[17] => regout~14.DATAB
regin[18] => regout~13.DATAB
regin[19] => regout~12.DATAB
regin[20] => regout~11.DATAB
regin[21] => regout~10.DATAB
regin[22] => regout~9.DATAB
regin[23] => regout~8.DATAB
regin[24] => regout~7.DATAB
regin[25] => regout~6.DATAB
regin[26] => regout~5.DATAB
regin[27] => regout~4.DATAB
regin[28] => regout~3.DATAB
regin[29] => regout~2.DATAB
regin[30] => regout~1.DATAB
regin[31] => regout~0.DATAB
clk => regout[0]~reg0.CLK
clk => regout[1]~reg0.CLK
clk => regout[2]~reg0.CLK
clk => regout[3]~reg0.CLK
clk => regout[4]~reg0.CLK
clk => regout[5]~reg0.CLK
clk => regout[6]~reg0.CLK
clk => regout[7]~reg0.CLK
clk => regout[8]~reg0.CLK
clk => regout[9]~reg0.CLK
clk => regout[10]~reg0.CLK
clk => regout[11]~reg0.CLK
clk => regout[12]~reg0.CLK
clk => regout[13]~reg0.CLK
clk => regout[14]~reg0.CLK
clk => regout[15]~reg0.CLK
clk => regout[16]~reg0.CLK
clk => regout[17]~reg0.CLK
clk => regout[18]~reg0.CLK
clk => regout[19]~reg0.CLK
clk => regout[20]~reg0.CLK
clk => regout[21]~reg0.CLK
clk => regout[22]~reg0.CLK
clk => regout[23]~reg0.CLK
clk => regout[24]~reg0.CLK
clk => regout[25]~reg0.CLK
clk => regout[26]~reg0.CLK
clk => regout[27]~reg0.CLK
clk => regout[28]~reg0.CLK
clk => regout[29]~reg0.CLK
clk => regout[30]~reg0.CLK
clk => regout[31]~reg0.CLK
write => regout~0.OUTPUTSELECT
write => regout~1.OUTPUTSELECT
write => regout~2.OUTPUTSELECT
write => regout~3.OUTPUTSELECT
write => regout~4.OUTPUTSELECT
write => regout~5.OUTPUTSELECT
write => regout~6.OUTPUTSELECT
write => regout~7.OUTPUTSELECT
write => regout~8.OUTPUTSELECT
write => regout~9.OUTPUTSELECT
write => regout~10.OUTPUTSELECT
write => regout~11.OUTPUTSELECT
write => regout~12.OUTPUTSELECT
write => regout~13.OUTPUTSELECT
write => regout~14.OUTPUTSELECT
write => regout~15.OUTPUTSELECT
write => regout~16.OUTPUTSELECT
write => regout~17.OUTPUTSELECT
write => regout~18.OUTPUTSELECT
write => regout~19.OUTPUTSELECT
write => regout~20.OUTPUTSELECT
write => regout~21.OUTPUTSELECT
write => regout~22.OUTPUTSELECT
write => regout~23.OUTPUTSELECT
write => regout~24.OUTPUTSELECT
write => regout~25.OUTPUTSELECT
write => regout~26.OUTPUTSELECT
write => regout~27.OUTPUTSELECT
write => regout~28.OUTPUTSELECT
write => regout~29.OUTPUTSELECT
write => regout~30.OUTPUTSELECT
write => regout~31.OUTPUTSELECT
reset => regout~32.OUTPUTSELECT
reset => regout~33.OUTPUTSELECT
reset => regout~34.OUTPUTSELECT
reset => regout~35.OUTPUTSELECT
reset => regout~36.OUTPUTSELECT
reset => regout~37.OUTPUTSELECT
reset => regout~38.OUTPUTSELECT
reset => regout~39.OUTPUTSELECT
reset => regout~40.OUTPUTSELECT
reset => regout~41.OUTPUTSELECT
reset => regout~42.OUTPUTSELECT
reset => regout~43.OUTPUTSELECT
reset => regout~44.OUTPUTSELECT
reset => regout~45.OUTPUTSELECT
reset => regout~46.OUTPUTSELECT
reset => regout~47.OUTPUTSELECT
reset => regout~48.OUTPUTSELECT
reset => regout~49.OUTPUTSELECT
reset => regout~50.OUTPUTSELECT
reset => regout~51.OUTPUTSELECT
reset => regout~52.OUTPUTSELECT
reset => regout~53.OUTPUTSELECT
reset => regout~54.OUTPUTSELECT
reset => regout~55.OUTPUTSELECT
reset => regout~56.OUTPUTSELECT
reset => regout~57.OUTPUTSELECT
reset => regout~58.OUTPUTSELECT
reset => regout~59.OUTPUTSELECT
reset => regout~60.OUTPUTSELECT
reset => regout~61.OUTPUTSELECT
reset => regout~62.OUTPUTSELECT
reset => regout~63.OUTPUTSELECT
regout[0] <= regout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[1] <= regout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[2] <= regout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[3] <= regout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[4] <= regout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[5] <= regout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[6] <= regout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[7] <= regout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[8] <= regout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[9] <= regout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[10] <= regout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[11] <= regout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[12] <= regout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[13] <= regout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[14] <= regout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[15] <= regout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[16] <= regout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[17] <= regout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[18] <= regout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[19] <= regout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[20] <= regout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[21] <= regout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[22] <= regout[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[23] <= regout[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[24] <= regout[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[25] <= regout[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[26] <= regout[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[27] <= regout[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[28] <= regout[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[29] <= regout[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[30] <= regout[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[31] <= regout[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9
regin[0] => regout~31.DATAB
regin[1] => regout~30.DATAB
regin[2] => regout~29.DATAB
regin[3] => regout~28.DATAB
regin[4] => regout~27.DATAB
regin[5] => regout~26.DATAB
regin[6] => regout~25.DATAB
regin[7] => regout~24.DATAB
regin[8] => regout~23.DATAB
regin[9] => regout~22.DATAB
regin[10] => regout~21.DATAB
regin[11] => regout~20.DATAB
regin[12] => regout~19.DATAB
regin[13] => regout~18.DATAB
regin[14] => regout~17.DATAB
regin[15] => regout~16.DATAB
regin[16] => regout~15.DATAB
regin[17] => regout~14.DATAB
regin[18] => regout~13.DATAB
regin[19] => regout~12.DATAB
regin[20] => regout~11.DATAB
regin[21] => regout~10.DATAB
regin[22] => regout~9.DATAB
regin[23] => regout~8.DATAB
regin[24] => regout~7.DATAB
regin[25] => regout~6.DATAB
regin[26] => regout~5.DATAB
regin[27] => regout~4.DATAB
regin[28] => regout~3.DATAB
regin[29] => regout~2.DATAB
regin[30] => regout~1.DATAB
regin[31] => regout~0.DATAB
clk => regout[0]~reg0.CLK
clk => regout[1]~reg0.CLK
clk => regout[2]~reg0.CLK
clk => regout[3]~reg0.CLK
clk => regout[4]~reg0.CLK
clk => regout[5]~reg0.CLK
clk => regout[6]~reg0.CLK
clk => regout[7]~reg0.CLK
clk => regout[8]~reg0.CLK
clk => regout[9]~reg0.CLK
clk => regout[10]~reg0.CLK
clk => regout[11]~reg0.CLK
clk => regout[12]~reg0.CLK
clk => regout[13]~reg0.CLK
clk => regout[14]~reg0.CLK
clk => regout[15]~reg0.CLK
clk => regout[16]~reg0.CLK
clk => regout[17]~reg0.CLK
clk => regout[18]~reg0.CLK
clk => regout[19]~reg0.CLK
clk => regout[20]~reg0.CLK
clk => regout[21]~reg0.CLK
clk => regout[22]~reg0.CLK
clk => regout[23]~reg0.CLK
clk => regout[24]~reg0.CLK
clk => regout[25]~reg0.CLK
clk => regout[26]~reg0.CLK
clk => regout[27]~reg0.CLK
clk => regout[28]~reg0.CLK
clk => regout[29]~reg0.CLK
clk => regout[30]~reg0.CLK
clk => regout[31]~reg0.CLK
write => regout~0.OUTPUTSELECT
write => regout~1.OUTPUTSELECT
write => regout~2.OUTPUTSELECT
write => regout~3.OUTPUTSELECT
write => regout~4.OUTPUTSELECT
write => regout~5.OUTPUTSELECT
write => regout~6.OUTPUTSELECT
write => regout~7.OUTPUTSELECT
write => regout~8.OUTPUTSELECT
write => regout~9.OUTPUTSELECT
write => regout~10.OUTPUTSELECT
write => regout~11.OUTPUTSELECT
write => regout~12.OUTPUTSELECT
write => regout~13.OUTPUTSELECT
write => regout~14.OUTPUTSELECT
write => regout~15.OUTPUTSELECT
write => regout~16.OUTPUTSELECT
write => regout~17.OUTPUTSELECT
write => regout~18.OUTPUTSELECT
write => regout~19.OUTPUTSELECT
write => regout~20.OUTPUTSELECT
write => regout~21.OUTPUTSELECT
write => regout~22.OUTPUTSELECT
write => regout~23.OUTPUTSELECT
write => regout~24.OUTPUTSELECT
write => regout~25.OUTPUTSELECT
write => regout~26.OUTPUTSELECT
write => regout~27.OUTPUTSELECT
write => regout~28.OUTPUTSELECT
write => regout~29.OUTPUTSELECT
write => regout~30.OUTPUTSELECT
write => regout~31.OUTPUTSELECT
reset => regout~32.OUTPUTSELECT
reset => regout~33.OUTPUTSELECT
reset => regout~34.OUTPUTSELECT
reset => regout~35.OUTPUTSELECT
reset => regout~36.OUTPUTSELECT
reset => regout~37.OUTPUTSELECT
reset => regout~38.OUTPUTSELECT
reset => regout~39.OUTPUTSELECT
reset => regout~40.OUTPUTSELECT
reset => regout~41.OUTPUTSELECT
reset => regout~42.OUTPUTSELECT
reset => regout~43.OUTPUTSELECT
reset => regout~44.OUTPUTSELECT
reset => regout~45.OUTPUTSELECT
reset => regout~46.OUTPUTSELECT
reset => regout~47.OUTPUTSELECT
reset => regout~48.OUTPUTSELECT
reset => regout~49.OUTPUTSELECT
reset => regout~50.OUTPUTSELECT
reset => regout~51.OUTPUTSELECT
reset => regout~52.OUTPUTSELECT
reset => regout~53.OUTPUTSELECT
reset => regout~54.OUTPUTSELECT
reset => regout~55.OUTPUTSELECT
reset => regout~56.OUTPUTSELECT
reset => regout~57.OUTPUTSELECT
reset => regout~58.OUTPUTSELECT
reset => regout~59.OUTPUTSELECT
reset => regout~60.OUTPUTSELECT
reset => regout~61.OUTPUTSELECT
reset => regout~62.OUTPUTSELECT
reset => regout~63.OUTPUTSELECT
regout[0] <= regout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[1] <= regout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[2] <= regout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[3] <= regout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[4] <= regout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[5] <= regout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[6] <= regout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[7] <= regout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[8] <= regout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[9] <= regout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[10] <= regout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[11] <= regout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[12] <= regout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[13] <= regout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[14] <= regout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[15] <= regout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[16] <= regout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[17] <= regout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[18] <= regout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[19] <= regout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[20] <= regout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[21] <= regout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[22] <= regout[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[23] <= regout[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[24] <= regout[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[25] <= regout[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[26] <= regout[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[27] <= regout[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[28] <= regout[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[29] <= regout[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[30] <= regout[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[31] <= regout[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10
regin[0] => regout~31.DATAB
regin[1] => regout~30.DATAB
regin[2] => regout~29.DATAB
regin[3] => regout~28.DATAB
regin[4] => regout~27.DATAB
regin[5] => regout~26.DATAB
regin[6] => regout~25.DATAB
regin[7] => regout~24.DATAB
regin[8] => regout~23.DATAB
regin[9] => regout~22.DATAB
regin[10] => regout~21.DATAB
regin[11] => regout~20.DATAB
regin[12] => regout~19.DATAB
regin[13] => regout~18.DATAB
regin[14] => regout~17.DATAB
regin[15] => regout~16.DATAB
regin[16] => regout~15.DATAB
regin[17] => regout~14.DATAB
regin[18] => regout~13.DATAB
regin[19] => regout~12.DATAB
regin[20] => regout~11.DATAB
regin[21] => regout~10.DATAB
regin[22] => regout~9.DATAB
regin[23] => regout~8.DATAB
regin[24] => regout~7.DATAB
regin[25] => regout~6.DATAB
regin[26] => regout~5.DATAB
regin[27] => regout~4.DATAB
regin[28] => regout~3.DATAB
regin[29] => regout~2.DATAB
regin[30] => regout~1.DATAB
regin[31] => regout~0.DATAB
clk => regout[0]~reg0.CLK
clk => regout[1]~reg0.CLK
clk => regout[2]~reg0.CLK
clk => regout[3]~reg0.CLK
clk => regout[4]~reg0.CLK
clk => regout[5]~reg0.CLK
clk => regout[6]~reg0.CLK
clk => regout[7]~reg0.CLK
clk => regout[8]~reg0.CLK
clk => regout[9]~reg0.CLK
clk => regout[10]~reg0.CLK
clk => regout[11]~reg0.CLK
clk => regout[12]~reg0.CLK
clk => regout[13]~reg0.CLK
clk => regout[14]~reg0.CLK
clk => regout[15]~reg0.CLK
clk => regout[16]~reg0.CLK
clk => regout[17]~reg0.CLK
clk => regout[18]~reg0.CLK
clk => regout[19]~reg0.CLK
clk => regout[20]~reg0.CLK
clk => regout[21]~reg0.CLK
clk => regout[22]~reg0.CLK
clk => regout[23]~reg0.CLK
clk => regout[24]~reg0.CLK
clk => regout[25]~reg0.CLK
clk => regout[26]~reg0.CLK
clk => regout[27]~reg0.CLK
clk => regout[28]~reg0.CLK
clk => regout[29]~reg0.CLK
clk => regout[30]~reg0.CLK
clk => regout[31]~reg0.CLK
write => regout~0.OUTPUTSELECT
write => regout~1.OUTPUTSELECT
write => regout~2.OUTPUTSELECT
write => regout~3.OUTPUTSELECT
write => regout~4.OUTPUTSELECT
write => regout~5.OUTPUTSELECT
write => regout~6.OUTPUTSELECT
write => regout~7.OUTPUTSELECT
write => regout~8.OUTPUTSELECT
write => regout~9.OUTPUTSELECT
write => regout~10.OUTPUTSELECT
write => regout~11.OUTPUTSELECT
write => regout~12.OUTPUTSELECT
write => regout~13.OUTPUTSELECT
write => regout~14.OUTPUTSELECT
write => regout~15.OUTPUTSELECT
write => regout~16.OUTPUTSELECT
write => regout~17.OUTPUTSELECT
write => regout~18.OUTPUTSELECT
write => regout~19.OUTPUTSELECT
write => regout~20.OUTPUTSELECT
write => regout~21.OUTPUTSELECT
write => regout~22.OUTPUTSELECT
write => regout~23.OUTPUTSELECT
write => regout~24.OUTPUTSELECT
write => regout~25.OUTPUTSELECT
write => regout~26.OUTPUTSELECT
write => regout~27.OUTPUTSELECT
write => regout~28.OUTPUTSELECT
write => regout~29.OUTPUTSELECT
write => regout~30.OUTPUTSELECT
write => regout~31.OUTPUTSELECT
reset => regout~32.OUTPUTSELECT
reset => regout~33.OUTPUTSELECT
reset => regout~34.OUTPUTSELECT
reset => regout~35.OUTPUTSELECT
reset => regout~36.OUTPUTSELECT
reset => regout~37.OUTPUTSELECT
reset => regout~38.OUTPUTSELECT
reset => regout~39.OUTPUTSELECT
reset => regout~40.OUTPUTSELECT
reset => regout~41.OUTPUTSELECT
reset => regout~42.OUTPUTSELECT
reset => regout~43.OUTPUTSELECT
reset => regout~44.OUTPUTSELECT
reset => regout~45.OUTPUTSELECT
reset => regout~46.OUTPUTSELECT
reset => regout~47.OUTPUTSELECT
reset => regout~48.OUTPUTSELECT
reset => regout~49.OUTPUTSELECT
reset => regout~50.OUTPUTSELECT
reset => regout~51.OUTPUTSELECT
reset => regout~52.OUTPUTSELECT
reset => regout~53.OUTPUTSELECT
reset => regout~54.OUTPUTSELECT
reset => regout~55.OUTPUTSELECT
reset => regout~56.OUTPUTSELECT
reset => regout~57.OUTPUTSELECT
reset => regout~58.OUTPUTSELECT
reset => regout~59.OUTPUTSELECT
reset => regout~60.OUTPUTSELECT
reset => regout~61.OUTPUTSELECT
reset => regout~62.OUTPUTSELECT
reset => regout~63.OUTPUTSELECT
regout[0] <= regout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[1] <= regout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[2] <= regout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[3] <= regout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[4] <= regout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[5] <= regout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[6] <= regout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[7] <= regout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[8] <= regout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[9] <= regout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[10] <= regout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[11] <= regout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[12] <= regout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[13] <= regout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[14] <= regout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[15] <= regout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[16] <= regout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[17] <= regout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[18] <= regout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[19] <= regout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[20] <= regout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[21] <= regout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[22] <= regout[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[23] <= regout[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[24] <= regout[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[25] <= regout[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[26] <= regout[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[27] <= regout[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[28] <= regout[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[29] <= regout[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[30] <= regout[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[31] <= regout[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register11
regin[0] => regout~31.DATAB
regin[1] => regout~30.DATAB
regin[2] => regout~29.DATAB
regin[3] => regout~28.DATAB
regin[4] => regout~27.DATAB
regin[5] => regout~26.DATAB
regin[6] => regout~25.DATAB
regin[7] => regout~24.DATAB
regin[8] => regout~23.DATAB
regin[9] => regout~22.DATAB
regin[10] => regout~21.DATAB
regin[11] => regout~20.DATAB
regin[12] => regout~19.DATAB
regin[13] => regout~18.DATAB
regin[14] => regout~17.DATAB
regin[15] => regout~16.DATAB
regin[16] => regout~15.DATAB
regin[17] => regout~14.DATAB
regin[18] => regout~13.DATAB
regin[19] => regout~12.DATAB
regin[20] => regout~11.DATAB
regin[21] => regout~10.DATAB
regin[22] => regout~9.DATAB
regin[23] => regout~8.DATAB
regin[24] => regout~7.DATAB
regin[25] => regout~6.DATAB
regin[26] => regout~5.DATAB
regin[27] => regout~4.DATAB
regin[28] => regout~3.DATAB
regin[29] => regout~2.DATAB
regin[30] => regout~1.DATAB
regin[31] => regout~0.DATAB
clk => regout[0]~reg0.CLK
clk => regout[1]~reg0.CLK
clk => regout[2]~reg0.CLK
clk => regout[3]~reg0.CLK
clk => regout[4]~reg0.CLK
clk => regout[5]~reg0.CLK
clk => regout[6]~reg0.CLK
clk => regout[7]~reg0.CLK
clk => regout[8]~reg0.CLK
clk => regout[9]~reg0.CLK
clk => regout[10]~reg0.CLK
clk => regout[11]~reg0.CLK
clk => regout[12]~reg0.CLK
clk => regout[13]~reg0.CLK
clk => regout[14]~reg0.CLK
clk => regout[15]~reg0.CLK
clk => regout[16]~reg0.CLK
clk => regout[17]~reg0.CLK
clk => regout[18]~reg0.CLK
clk => regout[19]~reg0.CLK
clk => regout[20]~reg0.CLK
clk => regout[21]~reg0.CLK
clk => regout[22]~reg0.CLK
clk => regout[23]~reg0.CLK
clk => regout[24]~reg0.CLK
clk => regout[25]~reg0.CLK
clk => regout[26]~reg0.CLK
clk => regout[27]~reg0.CLK
clk => regout[28]~reg0.CLK
clk => regout[29]~reg0.CLK
clk => regout[30]~reg0.CLK
clk => regout[31]~reg0.CLK
write => regout~0.OUTPUTSELECT
write => regout~1.OUTPUTSELECT
write => regout~2.OUTPUTSELECT
write => regout~3.OUTPUTSELECT
write => regout~4.OUTPUTSELECT
write => regout~5.OUTPUTSELECT
write => regout~6.OUTPUTSELECT
write => regout~7.OUTPUTSELECT
write => regout~8.OUTPUTSELECT
write => regout~9.OUTPUTSELECT
write => regout~10.OUTPUTSELECT
write => regout~11.OUTPUTSELECT
write => regout~12.OUTPUTSELECT
write => regout~13.OUTPUTSELECT
write => regout~14.OUTPUTSELECT
write => regout~15.OUTPUTSELECT
write => regout~16.OUTPUTSELECT
write => regout~17.OUTPUTSELECT
write => regout~18.OUTPUTSELECT
write => regout~19.OUTPUTSELECT
write => regout~20.OUTPUTSELECT
write => regout~21.OUTPUTSELECT
write => regout~22.OUTPUTSELECT
write => regout~23.OUTPUTSELECT
write => regout~24.OUTPUTSELECT
write => regout~25.OUTPUTSELECT
write => regout~26.OUTPUTSELECT
write => regout~27.OUTPUTSELECT
write => regout~28.OUTPUTSELECT
write => regout~29.OUTPUTSELECT
write => regout~30.OUTPUTSELECT
write => regout~31.OUTPUTSELECT
reset => regout~32.OUTPUTSELECT
reset => regout~33.OUTPUTSELECT
reset => regout~34.OUTPUTSELECT
reset => regout~35.OUTPUTSELECT
reset => regout~36.OUTPUTSELECT
reset => regout~37.OUTPUTSELECT
reset => regout~38.OUTPUTSELECT
reset => regout~39.OUTPUTSELECT
reset => regout~40.OUTPUTSELECT
reset => regout~41.OUTPUTSELECT
reset => regout~42.OUTPUTSELECT
reset => regout~43.OUTPUTSELECT
reset => regout~44.OUTPUTSELECT
reset => regout~45.OUTPUTSELECT
reset => regout~46.OUTPUTSELECT
reset => regout~47.OUTPUTSELECT
reset => regout~48.OUTPUTSELECT
reset => regout~49.OUTPUTSELECT
reset => regout~50.OUTPUTSELECT
reset => regout~51.OUTPUTSELECT
reset => regout~52.OUTPUTSELECT
reset => regout~53.OUTPUTSELECT
reset => regout~54.OUTPUTSELECT
reset => regout~55.OUTPUTSELECT
reset => regout~56.OUTPUTSELECT
reset => regout~57.OUTPUTSELECT
reset => regout~58.OUTPUTSELECT
reset => regout~59.OUTPUTSELECT
reset => regout~60.OUTPUTSELECT
reset => regout~61.OUTPUTSELECT
reset => regout~62.OUTPUTSELECT
reset => regout~63.OUTPUTSELECT
regout[0] <= regout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[1] <= regout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[2] <= regout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[3] <= regout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[4] <= regout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[5] <= regout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[6] <= regout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[7] <= regout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[8] <= regout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[9] <= regout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[10] <= regout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[11] <= regout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[12] <= regout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[13] <= regout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[14] <= regout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[15] <= regout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[16] <= regout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[17] <= regout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[18] <= regout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[19] <= regout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[20] <= regout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[21] <= regout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[22] <= regout[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[23] <= regout[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[24] <= regout[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[25] <= regout[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[26] <= regout[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[27] <= regout[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[28] <= regout[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[29] <= regout[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[30] <= regout[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[31] <= regout[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12
regin[0] => regout~31.DATAB
regin[1] => regout~30.DATAB
regin[2] => regout~29.DATAB
regin[3] => regout~28.DATAB
regin[4] => regout~27.DATAB
regin[5] => regout~26.DATAB
regin[6] => regout~25.DATAB
regin[7] => regout~24.DATAB
regin[8] => regout~23.DATAB
regin[9] => regout~22.DATAB
regin[10] => regout~21.DATAB
regin[11] => regout~20.DATAB
regin[12] => regout~19.DATAB
regin[13] => regout~18.DATAB
regin[14] => regout~17.DATAB
regin[15] => regout~16.DATAB
regin[16] => regout~15.DATAB
regin[17] => regout~14.DATAB
regin[18] => regout~13.DATAB
regin[19] => regout~12.DATAB
regin[20] => regout~11.DATAB
regin[21] => regout~10.DATAB
regin[22] => regout~9.DATAB
regin[23] => regout~8.DATAB
regin[24] => regout~7.DATAB
regin[25] => regout~6.DATAB
regin[26] => regout~5.DATAB
regin[27] => regout~4.DATAB
regin[28] => regout~3.DATAB
regin[29] => regout~2.DATAB
regin[30] => regout~1.DATAB
regin[31] => regout~0.DATAB
clk => regout[0]~reg0.CLK
clk => regout[1]~reg0.CLK
clk => regout[2]~reg0.CLK
clk => regout[3]~reg0.CLK
clk => regout[4]~reg0.CLK
clk => regout[5]~reg0.CLK
clk => regout[6]~reg0.CLK
clk => regout[7]~reg0.CLK
clk => regout[8]~reg0.CLK
clk => regout[9]~reg0.CLK
clk => regout[10]~reg0.CLK
clk => regout[11]~reg0.CLK
clk => regout[12]~reg0.CLK
clk => regout[13]~reg0.CLK
clk => regout[14]~reg0.CLK
clk => regout[15]~reg0.CLK
clk => regout[16]~reg0.CLK
clk => regout[17]~reg0.CLK
clk => regout[18]~reg0.CLK
clk => regout[19]~reg0.CLK
clk => regout[20]~reg0.CLK
clk => regout[21]~reg0.CLK
clk => regout[22]~reg0.CLK
clk => regout[23]~reg0.CLK
clk => regout[24]~reg0.CLK
clk => regout[25]~reg0.CLK
clk => regout[26]~reg0.CLK
clk => regout[27]~reg0.CLK
clk => regout[28]~reg0.CLK
clk => regout[29]~reg0.CLK
clk => regout[30]~reg0.CLK
clk => regout[31]~reg0.CLK
write => regout~0.OUTPUTSELECT
write => regout~1.OUTPUTSELECT
write => regout~2.OUTPUTSELECT
write => regout~3.OUTPUTSELECT
write => regout~4.OUTPUTSELECT
write => regout~5.OUTPUTSELECT
write => regout~6.OUTPUTSELECT
write => regout~7.OUTPUTSELECT
write => regout~8.OUTPUTSELECT
write => regout~9.OUTPUTSELECT
write => regout~10.OUTPUTSELECT
write => regout~11.OUTPUTSELECT
write => regout~12.OUTPUTSELECT
write => regout~13.OUTPUTSELECT
write => regout~14.OUTPUTSELECT
write => regout~15.OUTPUTSELECT
write => regout~16.OUTPUTSELECT
write => regout~17.OUTPUTSELECT
write => regout~18.OUTPUTSELECT
write => regout~19.OUTPUTSELECT
write => regout~20.OUTPUTSELECT
write => regout~21.OUTPUTSELECT
write => regout~22.OUTPUTSELECT
write => regout~23.OUTPUTSELECT
write => regout~24.OUTPUTSELECT
write => regout~25.OUTPUTSELECT
write => regout~26.OUTPUTSELECT
write => regout~27.OUTPUTSELECT
write => regout~28.OUTPUTSELECT
write => regout~29.OUTPUTSELECT
write => regout~30.OUTPUTSELECT
write => regout~31.OUTPUTSELECT
reset => regout~32.OUTPUTSELECT
reset => regout~33.OUTPUTSELECT
reset => regout~34.OUTPUTSELECT
reset => regout~35.OUTPUTSELECT
reset => regout~36.OUTPUTSELECT
reset => regout~37.OUTPUTSELECT
reset => regout~38.OUTPUTSELECT
reset => regout~39.OUTPUTSELECT
reset => regout~40.OUTPUTSELECT
reset => regout~41.OUTPUTSELECT
reset => regout~42.OUTPUTSELECT
reset => regout~43.OUTPUTSELECT
reset => regout~44.OUTPUTSELECT
reset => regout~45.OUTPUTSELECT
reset => regout~46.OUTPUTSELECT
reset => regout~47.OUTPUTSELECT
reset => regout~48.OUTPUTSELECT
reset => regout~49.OUTPUTSELECT
reset => regout~50.OUTPUTSELECT
reset => regout~51.OUTPUTSELECT
reset => regout~52.OUTPUTSELECT
reset => regout~53.OUTPUTSELECT
reset => regout~54.OUTPUTSELECT
reset => regout~55.OUTPUTSELECT
reset => regout~56.OUTPUTSELECT
reset => regout~57.OUTPUTSELECT
reset => regout~58.OUTPUTSELECT
reset => regout~59.OUTPUTSELECT
reset => regout~60.OUTPUTSELECT
reset => regout~61.OUTPUTSELECT
reset => regout~62.OUTPUTSELECT
reset => regout~63.OUTPUTSELECT
regout[0] <= regout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[1] <= regout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[2] <= regout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[3] <= regout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[4] <= regout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[5] <= regout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[6] <= regout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[7] <= regout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[8] <= regout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[9] <= regout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[10] <= regout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[11] <= regout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[12] <= regout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[13] <= regout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[14] <= regout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[15] <= regout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[16] <= regout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[17] <= regout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[18] <= regout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[19] <= regout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[20] <= regout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[21] <= regout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[22] <= regout[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[23] <= regout[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[24] <= regout[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[25] <= regout[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[26] <= regout[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[27] <= regout[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[28] <= regout[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[29] <= regout[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[30] <= regout[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[31] <= regout[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register13
regin[0] => regout~31.DATAB
regin[1] => regout~30.DATAB
regin[2] => regout~29.DATAB
regin[3] => regout~28.DATAB
regin[4] => regout~27.DATAB
regin[5] => regout~26.DATAB
regin[6] => regout~25.DATAB
regin[7] => regout~24.DATAB
regin[8] => regout~23.DATAB
regin[9] => regout~22.DATAB
regin[10] => regout~21.DATAB
regin[11] => regout~20.DATAB
regin[12] => regout~19.DATAB
regin[13] => regout~18.DATAB
regin[14] => regout~17.DATAB
regin[15] => regout~16.DATAB
regin[16] => regout~15.DATAB
regin[17] => regout~14.DATAB
regin[18] => regout~13.DATAB
regin[19] => regout~12.DATAB
regin[20] => regout~11.DATAB
regin[21] => regout~10.DATAB
regin[22] => regout~9.DATAB
regin[23] => regout~8.DATAB
regin[24] => regout~7.DATAB
regin[25] => regout~6.DATAB
regin[26] => regout~5.DATAB
regin[27] => regout~4.DATAB
regin[28] => regout~3.DATAB
regin[29] => regout~2.DATAB
regin[30] => regout~1.DATAB
regin[31] => regout~0.DATAB
clk => regout[0]~reg0.CLK
clk => regout[1]~reg0.CLK
clk => regout[2]~reg0.CLK
clk => regout[3]~reg0.CLK
clk => regout[4]~reg0.CLK
clk => regout[5]~reg0.CLK
clk => regout[6]~reg0.CLK
clk => regout[7]~reg0.CLK
clk => regout[8]~reg0.CLK
clk => regout[9]~reg0.CLK
clk => regout[10]~reg0.CLK
clk => regout[11]~reg0.CLK
clk => regout[12]~reg0.CLK
clk => regout[13]~reg0.CLK
clk => regout[14]~reg0.CLK
clk => regout[15]~reg0.CLK
clk => regout[16]~reg0.CLK
clk => regout[17]~reg0.CLK
clk => regout[18]~reg0.CLK
clk => regout[19]~reg0.CLK
clk => regout[20]~reg0.CLK
clk => regout[21]~reg0.CLK
clk => regout[22]~reg0.CLK
clk => regout[23]~reg0.CLK
clk => regout[24]~reg0.CLK
clk => regout[25]~reg0.CLK
clk => regout[26]~reg0.CLK
clk => regout[27]~reg0.CLK
clk => regout[28]~reg0.CLK
clk => regout[29]~reg0.CLK
clk => regout[30]~reg0.CLK
clk => regout[31]~reg0.CLK
write => regout~0.OUTPUTSELECT
write => regout~1.OUTPUTSELECT
write => regout~2.OUTPUTSELECT
write => regout~3.OUTPUTSELECT
write => regout~4.OUTPUTSELECT
write => regout~5.OUTPUTSELECT
write => regout~6.OUTPUTSELECT
write => regout~7.OUTPUTSELECT
write => regout~8.OUTPUTSELECT
write => regout~9.OUTPUTSELECT
write => regout~10.OUTPUTSELECT
write => regout~11.OUTPUTSELECT
write => regout~12.OUTPUTSELECT
write => regout~13.OUTPUTSELECT
write => regout~14.OUTPUTSELECT
write => regout~15.OUTPUTSELECT
write => regout~16.OUTPUTSELECT
write => regout~17.OUTPUTSELECT
write => regout~18.OUTPUTSELECT
write => regout~19.OUTPUTSELECT
write => regout~20.OUTPUTSELECT
write => regout~21.OUTPUTSELECT
write => regout~22.OUTPUTSELECT
write => regout~23.OUTPUTSELECT
write => regout~24.OUTPUTSELECT
write => regout~25.OUTPUTSELECT
write => regout~26.OUTPUTSELECT
write => regout~27.OUTPUTSELECT
write => regout~28.OUTPUTSELECT
write => regout~29.OUTPUTSELECT
write => regout~30.OUTPUTSELECT
write => regout~31.OUTPUTSELECT
reset => regout~32.OUTPUTSELECT
reset => regout~33.OUTPUTSELECT
reset => regout~34.OUTPUTSELECT
reset => regout~35.OUTPUTSELECT
reset => regout~36.OUTPUTSELECT
reset => regout~37.OUTPUTSELECT
reset => regout~38.OUTPUTSELECT
reset => regout~39.OUTPUTSELECT
reset => regout~40.OUTPUTSELECT
reset => regout~41.OUTPUTSELECT
reset => regout~42.OUTPUTSELECT
reset => regout~43.OUTPUTSELECT
reset => regout~44.OUTPUTSELECT
reset => regout~45.OUTPUTSELECT
reset => regout~46.OUTPUTSELECT
reset => regout~47.OUTPUTSELECT
reset => regout~48.OUTPUTSELECT
reset => regout~49.OUTPUTSELECT
reset => regout~50.OUTPUTSELECT
reset => regout~51.OUTPUTSELECT
reset => regout~52.OUTPUTSELECT
reset => regout~53.OUTPUTSELECT
reset => regout~54.OUTPUTSELECT
reset => regout~55.OUTPUTSELECT
reset => regout~56.OUTPUTSELECT
reset => regout~57.OUTPUTSELECT
reset => regout~58.OUTPUTSELECT
reset => regout~59.OUTPUTSELECT
reset => regout~60.OUTPUTSELECT
reset => regout~61.OUTPUTSELECT
reset => regout~62.OUTPUTSELECT
reset => regout~63.OUTPUTSELECT
regout[0] <= regout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[1] <= regout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[2] <= regout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[3] <= regout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[4] <= regout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[5] <= regout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[6] <= regout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[7] <= regout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[8] <= regout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[9] <= regout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[10] <= regout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[11] <= regout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[12] <= regout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[13] <= regout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[14] <= regout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[15] <= regout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[16] <= regout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[17] <= regout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[18] <= regout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[19] <= regout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[20] <= regout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[21] <= regout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[22] <= regout[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[23] <= regout[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[24] <= regout[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[25] <= regout[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[26] <= regout[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[27] <= regout[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[28] <= regout[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[29] <= regout[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[30] <= regout[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[31] <= regout[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14
regin[0] => regout~31.DATAB
regin[1] => regout~30.DATAB
regin[2] => regout~29.DATAB
regin[3] => regout~28.DATAB
regin[4] => regout~27.DATAB
regin[5] => regout~26.DATAB
regin[6] => regout~25.DATAB
regin[7] => regout~24.DATAB
regin[8] => regout~23.DATAB
regin[9] => regout~22.DATAB
regin[10] => regout~21.DATAB
regin[11] => regout~20.DATAB
regin[12] => regout~19.DATAB
regin[13] => regout~18.DATAB
regin[14] => regout~17.DATAB
regin[15] => regout~16.DATAB
regin[16] => regout~15.DATAB
regin[17] => regout~14.DATAB
regin[18] => regout~13.DATAB
regin[19] => regout~12.DATAB
regin[20] => regout~11.DATAB
regin[21] => regout~10.DATAB
regin[22] => regout~9.DATAB
regin[23] => regout~8.DATAB
regin[24] => regout~7.DATAB
regin[25] => regout~6.DATAB
regin[26] => regout~5.DATAB
regin[27] => regout~4.DATAB
regin[28] => regout~3.DATAB
regin[29] => regout~2.DATAB
regin[30] => regout~1.DATAB
regin[31] => regout~0.DATAB
clk => regout[0]~reg0.CLK
clk => regout[1]~reg0.CLK
clk => regout[2]~reg0.CLK
clk => regout[3]~reg0.CLK
clk => regout[4]~reg0.CLK
clk => regout[5]~reg0.CLK
clk => regout[6]~reg0.CLK
clk => regout[7]~reg0.CLK
clk => regout[8]~reg0.CLK
clk => regout[9]~reg0.CLK
clk => regout[10]~reg0.CLK
clk => regout[11]~reg0.CLK
clk => regout[12]~reg0.CLK
clk => regout[13]~reg0.CLK
clk => regout[14]~reg0.CLK
clk => regout[15]~reg0.CLK
clk => regout[16]~reg0.CLK
clk => regout[17]~reg0.CLK
clk => regout[18]~reg0.CLK
clk => regout[19]~reg0.CLK
clk => regout[20]~reg0.CLK
clk => regout[21]~reg0.CLK
clk => regout[22]~reg0.CLK
clk => regout[23]~reg0.CLK
clk => regout[24]~reg0.CLK
clk => regout[25]~reg0.CLK
clk => regout[26]~reg0.CLK
clk => regout[27]~reg0.CLK
clk => regout[28]~reg0.CLK
clk => regout[29]~reg0.CLK
clk => regout[30]~reg0.CLK
clk => regout[31]~reg0.CLK
write => regout~0.OUTPUTSELECT
write => regout~1.OUTPUTSELECT
write => regout~2.OUTPUTSELECT
write => regout~3.OUTPUTSELECT
write => regout~4.OUTPUTSELECT
write => regout~5.OUTPUTSELECT
write => regout~6.OUTPUTSELECT
write => regout~7.OUTPUTSELECT
write => regout~8.OUTPUTSELECT
write => regout~9.OUTPUTSELECT
write => regout~10.OUTPUTSELECT
write => regout~11.OUTPUTSELECT
write => regout~12.OUTPUTSELECT
write => regout~13.OUTPUTSELECT
write => regout~14.OUTPUTSELECT
write => regout~15.OUTPUTSELECT
write => regout~16.OUTPUTSELECT
write => regout~17.OUTPUTSELECT
write => regout~18.OUTPUTSELECT
write => regout~19.OUTPUTSELECT
write => regout~20.OUTPUTSELECT
write => regout~21.OUTPUTSELECT
write => regout~22.OUTPUTSELECT
write => regout~23.OUTPUTSELECT
write => regout~24.OUTPUTSELECT
write => regout~25.OUTPUTSELECT
write => regout~26.OUTPUTSELECT
write => regout~27.OUTPUTSELECT
write => regout~28.OUTPUTSELECT
write => regout~29.OUTPUTSELECT
write => regout~30.OUTPUTSELECT
write => regout~31.OUTPUTSELECT
reset => regout~32.OUTPUTSELECT
reset => regout~33.OUTPUTSELECT
reset => regout~34.OUTPUTSELECT
reset => regout~35.OUTPUTSELECT
reset => regout~36.OUTPUTSELECT
reset => regout~37.OUTPUTSELECT
reset => regout~38.OUTPUTSELECT
reset => regout~39.OUTPUTSELECT
reset => regout~40.OUTPUTSELECT
reset => regout~41.OUTPUTSELECT
reset => regout~42.OUTPUTSELECT
reset => regout~43.OUTPUTSELECT
reset => regout~44.OUTPUTSELECT
reset => regout~45.OUTPUTSELECT
reset => regout~46.OUTPUTSELECT
reset => regout~47.OUTPUTSELECT
reset => regout~48.OUTPUTSELECT
reset => regout~49.OUTPUTSELECT
reset => regout~50.OUTPUTSELECT
reset => regout~51.OUTPUTSELECT
reset => regout~52.OUTPUTSELECT
reset => regout~53.OUTPUTSELECT
reset => regout~54.OUTPUTSELECT
reset => regout~55.OUTPUTSELECT
reset => regout~56.OUTPUTSELECT
reset => regout~57.OUTPUTSELECT
reset => regout~58.OUTPUTSELECT
reset => regout~59.OUTPUTSELECT
reset => regout~60.OUTPUTSELECT
reset => regout~61.OUTPUTSELECT
reset => regout~62.OUTPUTSELECT
reset => regout~63.OUTPUTSELECT
regout[0] <= regout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[1] <= regout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[2] <= regout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[3] <= regout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[4] <= regout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[5] <= regout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[6] <= regout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[7] <= regout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[8] <= regout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[9] <= regout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[10] <= regout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[11] <= regout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[12] <= regout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[13] <= regout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[14] <= regout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[15] <= regout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[16] <= regout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[17] <= regout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[18] <= regout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[19] <= regout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[20] <= regout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[21] <= regout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[22] <= regout[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[23] <= regout[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[24] <= regout[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[25] <= regout[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[26] <= regout[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[27] <= regout[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[28] <= regout[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[29] <= regout[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[30] <= regout[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[31] <= regout[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register15
regin[0] => regout~31.DATAB
regin[1] => regout~30.DATAB
regin[2] => regout~29.DATAB
regin[3] => regout~28.DATAB
regin[4] => regout~27.DATAB
regin[5] => regout~26.DATAB
regin[6] => regout~25.DATAB
regin[7] => regout~24.DATAB
regin[8] => regout~23.DATAB
regin[9] => regout~22.DATAB
regin[10] => regout~21.DATAB
regin[11] => regout~20.DATAB
regin[12] => regout~19.DATAB
regin[13] => regout~18.DATAB
regin[14] => regout~17.DATAB
regin[15] => regout~16.DATAB
regin[16] => regout~15.DATAB
regin[17] => regout~14.DATAB
regin[18] => regout~13.DATAB
regin[19] => regout~12.DATAB
regin[20] => regout~11.DATAB
regin[21] => regout~10.DATAB
regin[22] => regout~9.DATAB
regin[23] => regout~8.DATAB
regin[24] => regout~7.DATAB
regin[25] => regout~6.DATAB
regin[26] => regout~5.DATAB
regin[27] => regout~4.DATAB
regin[28] => regout~3.DATAB
regin[29] => regout~2.DATAB
regin[30] => regout~1.DATAB
regin[31] => regout~0.DATAB
clk => regout[0]~reg0.CLK
clk => regout[1]~reg0.CLK
clk => regout[2]~reg0.CLK
clk => regout[3]~reg0.CLK
clk => regout[4]~reg0.CLK
clk => regout[5]~reg0.CLK
clk => regout[6]~reg0.CLK
clk => regout[7]~reg0.CLK
clk => regout[8]~reg0.CLK
clk => regout[9]~reg0.CLK
clk => regout[10]~reg0.CLK
clk => regout[11]~reg0.CLK
clk => regout[12]~reg0.CLK
clk => regout[13]~reg0.CLK
clk => regout[14]~reg0.CLK
clk => regout[15]~reg0.CLK
clk => regout[16]~reg0.CLK
clk => regout[17]~reg0.CLK
clk => regout[18]~reg0.CLK
clk => regout[19]~reg0.CLK
clk => regout[20]~reg0.CLK
clk => regout[21]~reg0.CLK
clk => regout[22]~reg0.CLK
clk => regout[23]~reg0.CLK
clk => regout[24]~reg0.CLK
clk => regout[25]~reg0.CLK
clk => regout[26]~reg0.CLK
clk => regout[27]~reg0.CLK
clk => regout[28]~reg0.CLK
clk => regout[29]~reg0.CLK
clk => regout[30]~reg0.CLK
clk => regout[31]~reg0.CLK
write => regout~0.OUTPUTSELECT
write => regout~1.OUTPUTSELECT
write => regout~2.OUTPUTSELECT
write => regout~3.OUTPUTSELECT
write => regout~4.OUTPUTSELECT
write => regout~5.OUTPUTSELECT
write => regout~6.OUTPUTSELECT
write => regout~7.OUTPUTSELECT
write => regout~8.OUTPUTSELECT
write => regout~9.OUTPUTSELECT
write => regout~10.OUTPUTSELECT
write => regout~11.OUTPUTSELECT
write => regout~12.OUTPUTSELECT
write => regout~13.OUTPUTSELECT
write => regout~14.OUTPUTSELECT
write => regout~15.OUTPUTSELECT
write => regout~16.OUTPUTSELECT
write => regout~17.OUTPUTSELECT
write => regout~18.OUTPUTSELECT
write => regout~19.OUTPUTSELECT
write => regout~20.OUTPUTSELECT
write => regout~21.OUTPUTSELECT
write => regout~22.OUTPUTSELECT
write => regout~23.OUTPUTSELECT
write => regout~24.OUTPUTSELECT
write => regout~25.OUTPUTSELECT
write => regout~26.OUTPUTSELECT
write => regout~27.OUTPUTSELECT
write => regout~28.OUTPUTSELECT
write => regout~29.OUTPUTSELECT
write => regout~30.OUTPUTSELECT
write => regout~31.OUTPUTSELECT
reset => regout~32.OUTPUTSELECT
reset => regout~33.OUTPUTSELECT
reset => regout~34.OUTPUTSELECT
reset => regout~35.OUTPUTSELECT
reset => regout~36.OUTPUTSELECT
reset => regout~37.OUTPUTSELECT
reset => regout~38.OUTPUTSELECT
reset => regout~39.OUTPUTSELECT
reset => regout~40.OUTPUTSELECT
reset => regout~41.OUTPUTSELECT
reset => regout~42.OUTPUTSELECT
reset => regout~43.OUTPUTSELECT
reset => regout~44.OUTPUTSELECT
reset => regout~45.OUTPUTSELECT
reset => regout~46.OUTPUTSELECT
reset => regout~47.OUTPUTSELECT
reset => regout~48.OUTPUTSELECT
reset => regout~49.OUTPUTSELECT
reset => regout~50.OUTPUTSELECT
reset => regout~51.OUTPUTSELECT
reset => regout~52.OUTPUTSELECT
reset => regout~53.OUTPUTSELECT
reset => regout~54.OUTPUTSELECT
reset => regout~55.OUTPUTSELECT
reset => regout~56.OUTPUTSELECT
reset => regout~57.OUTPUTSELECT
reset => regout~58.OUTPUTSELECT
reset => regout~59.OUTPUTSELECT
reset => regout~60.OUTPUTSELECT
reset => regout~61.OUTPUTSELECT
reset => regout~62.OUTPUTSELECT
reset => regout~63.OUTPUTSELECT
regout[0] <= regout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[1] <= regout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[2] <= regout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[3] <= regout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[4] <= regout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[5] <= regout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[6] <= regout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[7] <= regout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[8] <= regout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[9] <= regout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[10] <= regout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[11] <= regout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[12] <= regout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[13] <= regout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[14] <= regout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[15] <= regout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[16] <= regout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[17] <= regout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[18] <= regout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[19] <= regout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[20] <= regout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[21] <= regout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[22] <= regout[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[23] <= regout[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[24] <= regout[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[25] <= regout[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[26] <= regout[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[27] <= regout[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[28] <= regout[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[29] <= regout[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[30] <= regout[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regout[31] <= regout[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|ram2port_inst_data:Inst_Data_Mem
address_a[0] => address_a[0]~10.IN1
address_a[1] => address_a[1]~9.IN1
address_a[2] => address_a[2]~8.IN1
address_a[3] => address_a[3]~7.IN1
address_a[4] => address_a[4]~6.IN1
address_a[5] => address_a[5]~5.IN1
address_a[6] => address_a[6]~4.IN1
address_a[7] => address_a[7]~3.IN1
address_a[8] => address_a[8]~2.IN1
address_a[9] => address_a[9]~1.IN1
address_a[10] => address_a[10]~0.IN1
address_b[0] => address_b[0]~10.IN1
address_b[1] => address_b[1]~9.IN1
address_b[2] => address_b[2]~8.IN1
address_b[3] => address_b[3]~7.IN1
address_b[4] => address_b[4]~6.IN1
address_b[5] => address_b[5]~5.IN1
address_b[6] => address_b[6]~4.IN1
address_b[7] => address_b[7]~3.IN1
address_b[8] => address_b[8]~2.IN1
address_b[9] => address_b[9]~1.IN1
address_b[10] => address_b[10]~0.IN1
byteena_b[0] => byteena_b[0]~3.IN1
byteena_b[1] => byteena_b[1]~2.IN1
byteena_b[2] => byteena_b[2]~1.IN1
byteena_b[3] => byteena_b[3]~0.IN1
clock_a => clock_a~0.IN1
clock_b => clock_b~0.IN1
data_a[0] => data_a[0]~31.IN1
data_a[1] => data_a[1]~30.IN1
data_a[2] => data_a[2]~29.IN1
data_a[3] => data_a[3]~28.IN1
data_a[4] => data_a[4]~27.IN1
data_a[5] => data_a[5]~26.IN1
data_a[6] => data_a[6]~25.IN1
data_a[7] => data_a[7]~24.IN1
data_a[8] => data_a[8]~23.IN1
data_a[9] => data_a[9]~22.IN1
data_a[10] => data_a[10]~21.IN1
data_a[11] => data_a[11]~20.IN1
data_a[12] => data_a[12]~19.IN1
data_a[13] => data_a[13]~18.IN1
data_a[14] => data_a[14]~17.IN1
data_a[15] => data_a[15]~16.IN1
data_a[16] => data_a[16]~15.IN1
data_a[17] => data_a[17]~14.IN1
data_a[18] => data_a[18]~13.IN1
data_a[19] => data_a[19]~12.IN1
data_a[20] => data_a[20]~11.IN1
data_a[21] => data_a[21]~10.IN1
data_a[22] => data_a[22]~9.IN1
data_a[23] => data_a[23]~8.IN1
data_a[24] => data_a[24]~7.IN1
data_a[25] => data_a[25]~6.IN1
data_a[26] => data_a[26]~5.IN1
data_a[27] => data_a[27]~4.IN1
data_a[28] => data_a[28]~3.IN1
data_a[29] => data_a[29]~2.IN1
data_a[30] => data_a[30]~1.IN1
data_a[31] => data_a[31]~0.IN1
data_b[0] => data_b[0]~31.IN1
data_b[1] => data_b[1]~30.IN1
data_b[2] => data_b[2]~29.IN1
data_b[3] => data_b[3]~28.IN1
data_b[4] => data_b[4]~27.IN1
data_b[5] => data_b[5]~26.IN1
data_b[6] => data_b[6]~25.IN1
data_b[7] => data_b[7]~24.IN1
data_b[8] => data_b[8]~23.IN1
data_b[9] => data_b[9]~22.IN1
data_b[10] => data_b[10]~21.IN1
data_b[11] => data_b[11]~20.IN1
data_b[12] => data_b[12]~19.IN1
data_b[13] => data_b[13]~18.IN1
data_b[14] => data_b[14]~17.IN1
data_b[15] => data_b[15]~16.IN1
data_b[16] => data_b[16]~15.IN1
data_b[17] => data_b[17]~14.IN1
data_b[18] => data_b[18]~13.IN1
data_b[19] => data_b[19]~12.IN1
data_b[20] => data_b[20]~11.IN1
data_b[21] => data_b[21]~10.IN1
data_b[22] => data_b[22]~9.IN1
data_b[23] => data_b[23]~8.IN1
data_b[24] => data_b[24]~7.IN1
data_b[25] => data_b[25]~6.IN1
data_b[26] => data_b[26]~5.IN1
data_b[27] => data_b[27]~4.IN1
data_b[28] => data_b[28]~3.IN1
data_b[29] => data_b[29]~2.IN1
data_b[30] => data_b[30]~1.IN1
data_b[31] => data_b[31]~0.IN1
enable_a => enable_a~0.IN1
enable_b => enable_b~0.IN1
wren_a => wren_a~0.IN1
wren_b => wren_b~0.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_a[8] <= altsyncram:altsyncram_component.q_a
q_a[9] <= altsyncram:altsyncram_component.q_a
q_a[10] <= altsyncram:altsyncram_component.q_a
q_a[11] <= altsyncram:altsyncram_component.q_a
q_a[12] <= altsyncram:altsyncram_component.q_a
q_a[13] <= altsyncram:altsyncram_component.q_a
q_a[14] <= altsyncram:altsyncram_component.q_a
q_a[15] <= altsyncram:altsyncram_component.q_a
q_a[16] <= altsyncram:altsyncram_component.q_a
q_a[17] <= altsyncram:altsyncram_component.q_a
q_a[18] <= altsyncram:altsyncram_component.q_a
q_a[19] <= altsyncram:altsyncram_component.q_a
q_a[20] <= altsyncram:altsyncram_component.q_a
q_a[21] <= altsyncram:altsyncram_component.q_a
q_a[22] <= altsyncram:altsyncram_component.q_a
q_a[23] <= altsyncram:altsyncram_component.q_a
q_a[24] <= altsyncram:altsyncram_component.q_a
q_a[25] <= altsyncram:altsyncram_component.q_a
q_a[26] <= altsyncram:altsyncram_component.q_a
q_a[27] <= altsyncram:altsyncram_component.q_a
q_a[28] <= altsyncram:altsyncram_component.q_a
q_a[29] <= altsyncram:altsyncram_component.q_a
q_a[30] <= altsyncram:altsyncram_component.q_a
q_a[31] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b
q_b[8] <= altsyncram:altsyncram_component.q_b
q_b[9] <= altsyncram:altsyncram_component.q_b
q_b[10] <= altsyncram:altsyncram_component.q_b
q_b[11] <= altsyncram:altsyncram_component.q_b
q_b[12] <= altsyncram:altsyncram_component.q_b
q_b[13] <= altsyncram:altsyncram_component.q_b
q_b[14] <= altsyncram:altsyncram_component.q_b
q_b[15] <= altsyncram:altsyncram_component.q_b
q_b[16] <= altsyncram:altsyncram_component.q_b
q_b[17] <= altsyncram:altsyncram_component.q_b
q_b[18] <= altsyncram:altsyncram_component.q_b
q_b[19] <= altsyncram:altsyncram_component.q_b
q_b[20] <= altsyncram:altsyncram_component.q_b
q_b[21] <= altsyncram:altsyncram_component.q_b
q_b[22] <= altsyncram:altsyncram_component.q_b
q_b[23] <= altsyncram:altsyncram_component.q_b
q_b[24] <= altsyncram:altsyncram_component.q_b
q_b[25] <= altsyncram:altsyncram_component.q_b
q_b[26] <= altsyncram:altsyncram_component.q_b
q_b[27] <= altsyncram:altsyncram_component.q_b
q_b[28] <= altsyncram:altsyncram_component.q_b
q_b[29] <= altsyncram:altsyncram_component.q_b
q_b[30] <= altsyncram:altsyncram_component.q_b
q_b[31] <= altsyncram:altsyncram_component.q_b


|ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component
wren_a => altsyncram_i9b2:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_i9b2:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_i9b2:auto_generated.data_a[0]
data_a[1] => altsyncram_i9b2:auto_generated.data_a[1]
data_a[2] => altsyncram_i9b2:auto_generated.data_a[2]
data_a[3] => altsyncram_i9b2:auto_generated.data_a[3]
data_a[4] => altsyncram_i9b2:auto_generated.data_a[4]
data_a[5] => altsyncram_i9b2:auto_generated.data_a[5]
data_a[6] => altsyncram_i9b2:auto_generated.data_a[6]
data_a[7] => altsyncram_i9b2:auto_generated.data_a[7]
data_a[8] => altsyncram_i9b2:auto_generated.data_a[8]
data_a[9] => altsyncram_i9b2:auto_generated.data_a[9]
data_a[10] => altsyncram_i9b2:auto_generated.data_a[10]
data_a[11] => altsyncram_i9b2:auto_generated.data_a[11]
data_a[12] => altsyncram_i9b2:auto_generated.data_a[12]
data_a[13] => altsyncram_i9b2:auto_generated.data_a[13]
data_a[14] => altsyncram_i9b2:auto_generated.data_a[14]
data_a[15] => altsyncram_i9b2:auto_generated.data_a[15]
data_a[16] => altsyncram_i9b2:auto_generated.data_a[16]
data_a[17] => altsyncram_i9b2:auto_generated.data_a[17]
data_a[18] => altsyncram_i9b2:auto_generated.data_a[18]
data_a[19] => altsyncram_i9b2:auto_generated.data_a[19]
data_a[20] => altsyncram_i9b2:auto_generated.data_a[20]
data_a[21] => altsyncram_i9b2:auto_generated.data_a[21]
data_a[22] => altsyncram_i9b2:auto_generated.data_a[22]
data_a[23] => altsyncram_i9b2:auto_generated.data_a[23]
data_a[24] => altsyncram_i9b2:auto_generated.data_a[24]
data_a[25] => altsyncram_i9b2:auto_generated.data_a[25]
data_a[26] => altsyncram_i9b2:auto_generated.data_a[26]
data_a[27] => altsyncram_i9b2:auto_generated.data_a[27]
data_a[28] => altsyncram_i9b2:auto_generated.data_a[28]
data_a[29] => altsyncram_i9b2:auto_generated.data_a[29]
data_a[30] => altsyncram_i9b2:auto_generated.data_a[30]
data_a[31] => altsyncram_i9b2:auto_generated.data_a[31]
data_b[0] => altsyncram_i9b2:auto_generated.data_b[0]
data_b[1] => altsyncram_i9b2:auto_generated.data_b[1]
data_b[2] => altsyncram_i9b2:auto_generated.data_b[2]
data_b[3] => altsyncram_i9b2:auto_generated.data_b[3]
data_b[4] => altsyncram_i9b2:auto_generated.data_b[4]
data_b[5] => altsyncram_i9b2:auto_generated.data_b[5]
data_b[6] => altsyncram_i9b2:auto_generated.data_b[6]
data_b[7] => altsyncram_i9b2:auto_generated.data_b[7]
data_b[8] => altsyncram_i9b2:auto_generated.data_b[8]
data_b[9] => altsyncram_i9b2:auto_generated.data_b[9]
data_b[10] => altsyncram_i9b2:auto_generated.data_b[10]
data_b[11] => altsyncram_i9b2:auto_generated.data_b[11]
data_b[12] => altsyncram_i9b2:auto_generated.data_b[12]
data_b[13] => altsyncram_i9b2:auto_generated.data_b[13]
data_b[14] => altsyncram_i9b2:auto_generated.data_b[14]
data_b[15] => altsyncram_i9b2:auto_generated.data_b[15]
data_b[16] => altsyncram_i9b2:auto_generated.data_b[16]
data_b[17] => altsyncram_i9b2:auto_generated.data_b[17]
data_b[18] => altsyncram_i9b2:auto_generated.data_b[18]
data_b[19] => altsyncram_i9b2:auto_generated.data_b[19]
data_b[20] => altsyncram_i9b2:auto_generated.data_b[20]
data_b[21] => altsyncram_i9b2:auto_generated.data_b[21]
data_b[22] => altsyncram_i9b2:auto_generated.data_b[22]
data_b[23] => altsyncram_i9b2:auto_generated.data_b[23]
data_b[24] => altsyncram_i9b2:auto_generated.data_b[24]
data_b[25] => altsyncram_i9b2:auto_generated.data_b[25]
data_b[26] => altsyncram_i9b2:auto_generated.data_b[26]
data_b[27] => altsyncram_i9b2:auto_generated.data_b[27]
data_b[28] => altsyncram_i9b2:auto_generated.data_b[28]
data_b[29] => altsyncram_i9b2:auto_generated.data_b[29]
data_b[30] => altsyncram_i9b2:auto_generated.data_b[30]
data_b[31] => altsyncram_i9b2:auto_generated.data_b[31]
address_a[0] => altsyncram_i9b2:auto_generated.address_a[0]
address_a[1] => altsyncram_i9b2:auto_generated.address_a[1]
address_a[2] => altsyncram_i9b2:auto_generated.address_a[2]
address_a[3] => altsyncram_i9b2:auto_generated.address_a[3]
address_a[4] => altsyncram_i9b2:auto_generated.address_a[4]
address_a[5] => altsyncram_i9b2:auto_generated.address_a[5]
address_a[6] => altsyncram_i9b2:auto_generated.address_a[6]
address_a[7] => altsyncram_i9b2:auto_generated.address_a[7]
address_a[8] => altsyncram_i9b2:auto_generated.address_a[8]
address_a[9] => altsyncram_i9b2:auto_generated.address_a[9]
address_a[10] => altsyncram_i9b2:auto_generated.address_a[10]
address_b[0] => altsyncram_i9b2:auto_generated.address_b[0]
address_b[1] => altsyncram_i9b2:auto_generated.address_b[1]
address_b[2] => altsyncram_i9b2:auto_generated.address_b[2]
address_b[3] => altsyncram_i9b2:auto_generated.address_b[3]
address_b[4] => altsyncram_i9b2:auto_generated.address_b[4]
address_b[5] => altsyncram_i9b2:auto_generated.address_b[5]
address_b[6] => altsyncram_i9b2:auto_generated.address_b[6]
address_b[7] => altsyncram_i9b2:auto_generated.address_b[7]
address_b[8] => altsyncram_i9b2:auto_generated.address_b[8]
address_b[9] => altsyncram_i9b2:auto_generated.address_b[9]
address_b[10] => altsyncram_i9b2:auto_generated.address_b[10]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_i9b2:auto_generated.clock0
clock1 => altsyncram_i9b2:auto_generated.clock1
clocken0 => altsyncram_i9b2:auto_generated.clocken0
clocken1 => altsyncram_i9b2:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => altsyncram_i9b2:auto_generated.byteena_b[0]
byteena_b[1] => altsyncram_i9b2:auto_generated.byteena_b[1]
byteena_b[2] => altsyncram_i9b2:auto_generated.byteena_b[2]
byteena_b[3] => altsyncram_i9b2:auto_generated.byteena_b[3]
q_a[0] <= altsyncram_i9b2:auto_generated.q_a[0]
q_a[1] <= altsyncram_i9b2:auto_generated.q_a[1]
q_a[2] <= altsyncram_i9b2:auto_generated.q_a[2]
q_a[3] <= altsyncram_i9b2:auto_generated.q_a[3]
q_a[4] <= altsyncram_i9b2:auto_generated.q_a[4]
q_a[5] <= altsyncram_i9b2:auto_generated.q_a[5]
q_a[6] <= altsyncram_i9b2:auto_generated.q_a[6]
q_a[7] <= altsyncram_i9b2:auto_generated.q_a[7]
q_a[8] <= altsyncram_i9b2:auto_generated.q_a[8]
q_a[9] <= altsyncram_i9b2:auto_generated.q_a[9]
q_a[10] <= altsyncram_i9b2:auto_generated.q_a[10]
q_a[11] <= altsyncram_i9b2:auto_generated.q_a[11]
q_a[12] <= altsyncram_i9b2:auto_generated.q_a[12]
q_a[13] <= altsyncram_i9b2:auto_generated.q_a[13]
q_a[14] <= altsyncram_i9b2:auto_generated.q_a[14]
q_a[15] <= altsyncram_i9b2:auto_generated.q_a[15]
q_a[16] <= altsyncram_i9b2:auto_generated.q_a[16]
q_a[17] <= altsyncram_i9b2:auto_generated.q_a[17]
q_a[18] <= altsyncram_i9b2:auto_generated.q_a[18]
q_a[19] <= altsyncram_i9b2:auto_generated.q_a[19]
q_a[20] <= altsyncram_i9b2:auto_generated.q_a[20]
q_a[21] <= altsyncram_i9b2:auto_generated.q_a[21]
q_a[22] <= altsyncram_i9b2:auto_generated.q_a[22]
q_a[23] <= altsyncram_i9b2:auto_generated.q_a[23]
q_a[24] <= altsyncram_i9b2:auto_generated.q_a[24]
q_a[25] <= altsyncram_i9b2:auto_generated.q_a[25]
q_a[26] <= altsyncram_i9b2:auto_generated.q_a[26]
q_a[27] <= altsyncram_i9b2:auto_generated.q_a[27]
q_a[28] <= altsyncram_i9b2:auto_generated.q_a[28]
q_a[29] <= altsyncram_i9b2:auto_generated.q_a[29]
q_a[30] <= altsyncram_i9b2:auto_generated.q_a[30]
q_a[31] <= altsyncram_i9b2:auto_generated.q_a[31]
q_b[0] <= altsyncram_i9b2:auto_generated.q_b[0]
q_b[1] <= altsyncram_i9b2:auto_generated.q_b[1]
q_b[2] <= altsyncram_i9b2:auto_generated.q_b[2]
q_b[3] <= altsyncram_i9b2:auto_generated.q_b[3]
q_b[4] <= altsyncram_i9b2:auto_generated.q_b[4]
q_b[5] <= altsyncram_i9b2:auto_generated.q_b[5]
q_b[6] <= altsyncram_i9b2:auto_generated.q_b[6]
q_b[7] <= altsyncram_i9b2:auto_generated.q_b[7]
q_b[8] <= altsyncram_i9b2:auto_generated.q_b[8]
q_b[9] <= altsyncram_i9b2:auto_generated.q_b[9]
q_b[10] <= altsyncram_i9b2:auto_generated.q_b[10]
q_b[11] <= altsyncram_i9b2:auto_generated.q_b[11]
q_b[12] <= altsyncram_i9b2:auto_generated.q_b[12]
q_b[13] <= altsyncram_i9b2:auto_generated.q_b[13]
q_b[14] <= altsyncram_i9b2:auto_generated.q_b[14]
q_b[15] <= altsyncram_i9b2:auto_generated.q_b[15]
q_b[16] <= altsyncram_i9b2:auto_generated.q_b[16]
q_b[17] <= altsyncram_i9b2:auto_generated.q_b[17]
q_b[18] <= altsyncram_i9b2:auto_generated.q_b[18]
q_b[19] <= altsyncram_i9b2:auto_generated.q_b[19]
q_b[20] <= altsyncram_i9b2:auto_generated.q_b[20]
q_b[21] <= altsyncram_i9b2:auto_generated.q_b[21]
q_b[22] <= altsyncram_i9b2:auto_generated.q_b[22]
q_b[23] <= altsyncram_i9b2:auto_generated.q_b[23]
q_b[24] <= altsyncram_i9b2:auto_generated.q_b[24]
q_b[25] <= altsyncram_i9b2:auto_generated.q_b[25]
q_b[26] <= altsyncram_i9b2:auto_generated.q_b[26]
q_b[27] <= altsyncram_i9b2:auto_generated.q_b[27]
q_b[28] <= altsyncram_i9b2:auto_generated.q_b[28]
q_b[29] <= altsyncram_i9b2:auto_generated.q_b[29]
q_b[30] <= altsyncram_i9b2:auto_generated.q_b[30]
q_b[31] <= altsyncram_i9b2:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[9] => ram_block1a30.PORTBADDR9
address_b[9] => ram_block1a31.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[10] => ram_block1a16.PORTBADDR10
address_b[10] => ram_block1a17.PORTBADDR10
address_b[10] => ram_block1a18.PORTBADDR10
address_b[10] => ram_block1a19.PORTBADDR10
address_b[10] => ram_block1a20.PORTBADDR10
address_b[10] => ram_block1a21.PORTBADDR10
address_b[10] => ram_block1a22.PORTBADDR10
address_b[10] => ram_block1a23.PORTBADDR10
address_b[10] => ram_block1a24.PORTBADDR10
address_b[10] => ram_block1a25.PORTBADDR10
address_b[10] => ram_block1a26.PORTBADDR10
address_b[10] => ram_block1a27.PORTBADDR10
address_b[10] => ram_block1a28.PORTBADDR10
address_b[10] => ram_block1a29.PORTBADDR10
address_b[10] => ram_block1a30.PORTBADDR10
address_b[10] => ram_block1a31.PORTBADDR10
byteena_b[0] => ram_block1a0.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a1.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a2.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a3.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a4.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a5.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a6.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a7.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a8.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a9.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a10.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a11.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a12.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a13.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a14.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a15.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a16.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a17.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a18.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a19.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a20.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a21.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a22.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a23.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a24.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a25.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a26.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a27.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a28.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a29.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a30.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a31.PORTBBYTEENAMASKS
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_b => ram_block1a0.PORTBRE
wren_b => ram_block1a1.PORTBRE
wren_b => ram_block1a2.PORTBRE
wren_b => ram_block1a3.PORTBRE
wren_b => ram_block1a4.PORTBRE
wren_b => ram_block1a5.PORTBRE
wren_b => ram_block1a6.PORTBRE
wren_b => ram_block1a7.PORTBRE
wren_b => ram_block1a8.PORTBRE
wren_b => ram_block1a9.PORTBRE
wren_b => ram_block1a10.PORTBRE
wren_b => ram_block1a11.PORTBRE
wren_b => ram_block1a12.PORTBRE
wren_b => ram_block1a13.PORTBRE
wren_b => ram_block1a14.PORTBRE
wren_b => ram_block1a15.PORTBRE
wren_b => ram_block1a16.PORTBRE
wren_b => ram_block1a17.PORTBRE
wren_b => ram_block1a18.PORTBRE
wren_b => ram_block1a19.PORTBRE
wren_b => ram_block1a20.PORTBRE
wren_b => ram_block1a21.PORTBRE
wren_b => ram_block1a22.PORTBRE
wren_b => ram_block1a23.PORTBRE
wren_b => ram_block1a24.PORTBRE
wren_b => ram_block1a25.PORTBRE
wren_b => ram_block1a26.PORTBRE
wren_b => ram_block1a27.PORTBRE
wren_b => ram_block1a28.PORTBRE
wren_b => ram_block1a29.PORTBRE
wren_b => ram_block1a30.PORTBRE
wren_b => ram_block1a31.PORTBRE


|ARM_System|Addr_Decoder:Decoder
Addr[0] => ~NO_FANOUT~
Addr[1] => ~NO_FANOUT~
Addr[2] => ~NO_FANOUT~
Addr[3] => ~NO_FANOUT~
Addr[4] => ~NO_FANOUT~
Addr[5] => ~NO_FANOUT~
Addr[6] => ~NO_FANOUT~
Addr[7] => ~NO_FANOUT~
Addr[8] => ~NO_FANOUT~
Addr[9] => ~NO_FANOUT~
Addr[10] => ~NO_FANOUT~
Addr[11] => ~NO_FANOUT~
Addr[12] => Equal1.IN19
Addr[12] => Equal2.IN16
Addr[12] => Equal3.IN19
Addr[13] => Equal0.IN18
Addr[13] => Equal1.IN18
Addr[13] => Equal2.IN19
Addr[13] => Equal3.IN16
Addr[14] => Equal0.IN17
Addr[14] => Equal1.IN17
Addr[14] => Equal2.IN18
Addr[14] => Equal3.IN18
Addr[15] => Equal0.IN16
Addr[15] => Equal1.IN16
Addr[15] => Equal2.IN17
Addr[15] => Equal3.IN17
Addr[16] => Equal0.IN15
Addr[16] => Equal1.IN15
Addr[16] => Equal2.IN15
Addr[16] => Equal3.IN15
Addr[17] => Equal0.IN14
Addr[17] => Equal1.IN14
Addr[17] => Equal2.IN14
Addr[17] => Equal3.IN14
Addr[18] => Equal0.IN13
Addr[18] => Equal1.IN13
Addr[18] => Equal2.IN13
Addr[18] => Equal3.IN13
Addr[19] => Equal0.IN12
Addr[19] => Equal1.IN12
Addr[19] => Equal2.IN12
Addr[19] => Equal3.IN12
Addr[20] => Equal0.IN11
Addr[20] => Equal1.IN11
Addr[20] => Equal2.IN11
Addr[20] => Equal3.IN11
Addr[21] => Equal0.IN10
Addr[21] => Equal1.IN10
Addr[21] => Equal2.IN10
Addr[21] => Equal3.IN10
Addr[22] => Equal0.IN9
Addr[22] => Equal1.IN9
Addr[22] => Equal2.IN9
Addr[22] => Equal3.IN9
Addr[23] => Equal0.IN8
Addr[23] => Equal1.IN8
Addr[23] => Equal2.IN8
Addr[23] => Equal3.IN8
Addr[24] => Equal0.IN7
Addr[24] => Equal1.IN7
Addr[24] => Equal2.IN7
Addr[24] => Equal3.IN7
Addr[25] => Equal0.IN6
Addr[25] => Equal1.IN6
Addr[25] => Equal2.IN6
Addr[25] => Equal3.IN6
Addr[26] => Equal0.IN5
Addr[26] => Equal1.IN5
Addr[26] => Equal2.IN5
Addr[26] => Equal3.IN5
Addr[27] => Equal0.IN4
Addr[27] => Equal1.IN4
Addr[27] => Equal2.IN4
Addr[27] => Equal3.IN4
Addr[28] => Equal0.IN3
Addr[28] => Equal1.IN3
Addr[28] => Equal2.IN3
Addr[28] => Equal3.IN3
Addr[29] => Equal0.IN2
Addr[29] => Equal1.IN2
Addr[29] => Equal2.IN2
Addr[29] => Equal3.IN2
Addr[30] => Equal0.IN1
Addr[30] => Equal1.IN1
Addr[30] => Equal2.IN1
Addr[30] => Equal3.IN1
Addr[31] => Equal0.IN0
Addr[31] => Equal1.IN0
Addr[31] => Equal2.IN0
Addr[31] => Equal3.IN0
CS_MEM_N <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
CS_TC_N <= CS_TC_N~0.DB_MAX_OUTPUT_PORT_TYPE
CS_UART_N <= CS_UART_N~1.DB_MAX_OUTPUT_PORT_TYPE
CS_GPIO_N <= CS_GPIO_N~2.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|TimerCounter:Timer
clk => CounterR[0].CLK
clk => CounterR[1].CLK
clk => CounterR[2].CLK
clk => CounterR[3].CLK
clk => CounterR[4].CLK
clk => CounterR[5].CLK
clk => CounterR[6].CLK
clk => CounterR[7].CLK
clk => CounterR[8].CLK
clk => CounterR[9].CLK
clk => CounterR[10].CLK
clk => CounterR[11].CLK
clk => CounterR[12].CLK
clk => CounterR[13].CLK
clk => CounterR[14].CLK
clk => CounterR[15].CLK
clk => CounterR[16].CLK
clk => CounterR[17].CLK
clk => CounterR[18].CLK
clk => CounterR[19].CLK
clk => CounterR[20].CLK
clk => CounterR[21].CLK
clk => CounterR[22].CLK
clk => CounterR[23].CLK
clk => CounterR[24].CLK
clk => CounterR[25].CLK
clk => CounterR[26].CLK
clk => CounterR[27].CLK
clk => CounterR[28].CLK
clk => CounterR[29].CLK
clk => CounterR[30].CLK
clk => CounterR[31].CLK
clk => StatusR[0].CLK
clk => StatusR[1].CLK
clk => StatusR[2].CLK
clk => StatusR[3].CLK
clk => StatusR[4].CLK
clk => StatusR[5].CLK
clk => StatusR[6].CLK
clk => StatusR[7].CLK
clk => StatusR[8].CLK
clk => StatusR[9].CLK
clk => StatusR[10].CLK
clk => StatusR[11].CLK
clk => StatusR[12].CLK
clk => StatusR[13].CLK
clk => StatusR[14].CLK
clk => StatusR[15].CLK
clk => StatusR[16].CLK
clk => StatusR[17].CLK
clk => StatusR[18].CLK
clk => StatusR[19].CLK
clk => StatusR[20].CLK
clk => StatusR[21].CLK
clk => StatusR[22].CLK
clk => StatusR[23].CLK
clk => StatusR[24].CLK
clk => StatusR[25].CLK
clk => StatusR[26].CLK
clk => StatusR[27].CLK
clk => StatusR[28].CLK
clk => StatusR[29].CLK
clk => StatusR[30].CLK
clk => StatusR[31].CLK
clk => CompareR[0].CLK
clk => CompareR[1].CLK
clk => CompareR[2].CLK
clk => CompareR[3].CLK
clk => CompareR[4].CLK
clk => CompareR[5].CLK
clk => CompareR[6].CLK
clk => CompareR[7].CLK
clk => CompareR[8].CLK
clk => CompareR[9].CLK
clk => CompareR[10].CLK
clk => CompareR[11].CLK
clk => CompareR[12].CLK
clk => CompareR[13].CLK
clk => CompareR[14].CLK
clk => CompareR[15].CLK
clk => CompareR[16].CLK
clk => CompareR[17].CLK
clk => CompareR[18].CLK
clk => CompareR[19].CLK
clk => CompareR[20].CLK
clk => CompareR[21].CLK
clk => CompareR[22].CLK
clk => CompareR[23].CLK
clk => CompareR[24].CLK
clk => CompareR[25].CLK
clk => CompareR[26].CLK
clk => CompareR[27].CLK
clk => CompareR[28].CLK
clk => CompareR[29].CLK
clk => CompareR[30].CLK
clk => CompareR[31].CLK
reset => CompareR~32.OUTPUTSELECT
reset => CompareR~33.OUTPUTSELECT
reset => CompareR~34.OUTPUTSELECT
reset => CompareR~35.OUTPUTSELECT
reset => CompareR~36.OUTPUTSELECT
reset => CompareR~37.OUTPUTSELECT
reset => CompareR~38.OUTPUTSELECT
reset => CompareR~39.OUTPUTSELECT
reset => CompareR~40.OUTPUTSELECT
reset => CompareR~41.OUTPUTSELECT
reset => CompareR~42.OUTPUTSELECT
reset => CompareR~43.OUTPUTSELECT
reset => CompareR~44.OUTPUTSELECT
reset => CompareR~45.OUTPUTSELECT
reset => CompareR~46.OUTPUTSELECT
reset => CompareR~47.OUTPUTSELECT
reset => CompareR~48.OUTPUTSELECT
reset => CompareR~49.OUTPUTSELECT
reset => CompareR~50.OUTPUTSELECT
reset => CompareR~51.OUTPUTSELECT
reset => CompareR~52.OUTPUTSELECT
reset => CompareR~53.OUTPUTSELECT
reset => CompareR~54.OUTPUTSELECT
reset => CompareR~55.OUTPUTSELECT
reset => CompareR~56.OUTPUTSELECT
reset => CompareR~57.OUTPUTSELECT
reset => CompareR~58.OUTPUTSELECT
reset => CompareR~59.OUTPUTSELECT
reset => CompareR~60.OUTPUTSELECT
reset => CompareR~61.OUTPUTSELECT
reset => CompareR~62.OUTPUTSELECT
reset => CompareR~63.OUTPUTSELECT
reset => always2~0.IN1
reset => StatusR~2.OUTPUTSELECT
reset => StatusR[1].ENA
reset => StatusR[2].ENA
reset => StatusR[3].ENA
reset => StatusR[4].ENA
reset => StatusR[5].ENA
reset => StatusR[6].ENA
reset => StatusR[7].ENA
reset => StatusR[8].ENA
reset => StatusR[9].ENA
reset => StatusR[10].ENA
reset => StatusR[11].ENA
reset => StatusR[12].ENA
reset => StatusR[13].ENA
reset => StatusR[14].ENA
reset => StatusR[15].ENA
reset => StatusR[16].ENA
reset => StatusR[17].ENA
reset => StatusR[18].ENA
reset => StatusR[19].ENA
reset => StatusR[20].ENA
reset => StatusR[21].ENA
reset => StatusR[22].ENA
reset => StatusR[23].ENA
reset => StatusR[24].ENA
reset => StatusR[25].ENA
reset => StatusR[26].ENA
reset => StatusR[27].ENA
reset => StatusR[28].ENA
reset => StatusR[29].ENA
reset => StatusR[30].ENA
reset => StatusR[31].ENA
CS_N => always3~0.IN0
CS_N => always0~0.IN0
RD_N => always3~0.IN1
WR_N => always0~0.IN1
Addr[0] => Equal1.IN11
Addr[0] => Equal2.IN11
Addr[0] => Equal3.IN11
Addr[1] => Equal1.IN10
Addr[1] => Equal2.IN10
Addr[1] => Equal3.IN10
Addr[2] => Equal1.IN9
Addr[2] => Equal2.IN9
Addr[2] => Equal3.IN9
Addr[3] => Equal1.IN8
Addr[3] => Equal2.IN8
Addr[3] => Equal3.IN8
Addr[4] => Equal1.IN7
Addr[4] => Equal2.IN7
Addr[4] => Equal3.IN7
Addr[5] => Equal1.IN6
Addr[5] => Equal2.IN6
Addr[5] => Equal3.IN6
Addr[6] => Equal1.IN5
Addr[6] => Equal2.IN5
Addr[6] => Equal3.IN5
Addr[7] => Equal1.IN4
Addr[7] => Equal2.IN4
Addr[7] => Equal3.IN4
Addr[8] => Equal1.IN3
Addr[8] => Equal2.IN0
Addr[8] => Equal3.IN3
Addr[9] => Equal1.IN2
Addr[9] => Equal2.IN3
Addr[9] => Equal3.IN0
Addr[10] => Equal1.IN1
Addr[10] => Equal2.IN2
Addr[10] => Equal3.IN2
Addr[11] => Equal1.IN0
Addr[11] => Equal2.IN1
Addr[11] => Equal3.IN1
DataIn[0] => CompareR~31.DATAB
DataIn[1] => CompareR~30.DATAB
DataIn[2] => CompareR~29.DATAB
DataIn[3] => CompareR~28.DATAB
DataIn[4] => CompareR~27.DATAB
DataIn[5] => CompareR~26.DATAB
DataIn[6] => CompareR~25.DATAB
DataIn[7] => CompareR~24.DATAB
DataIn[8] => CompareR~23.DATAB
DataIn[9] => CompareR~22.DATAB
DataIn[10] => CompareR~21.DATAB
DataIn[11] => CompareR~20.DATAB
DataIn[12] => CompareR~19.DATAB
DataIn[13] => CompareR~18.DATAB
DataIn[14] => CompareR~17.DATAB
DataIn[15] => CompareR~16.DATAB
DataIn[16] => CompareR~15.DATAB
DataIn[17] => CompareR~14.DATAB
DataIn[18] => CompareR~13.DATAB
DataIn[19] => CompareR~12.DATAB
DataIn[20] => CompareR~11.DATAB
DataIn[21] => CompareR~10.DATAB
DataIn[22] => CompareR~9.DATAB
DataIn[23] => CompareR~8.DATAB
DataIn[24] => CompareR~7.DATAB
DataIn[25] => CompareR~6.DATAB
DataIn[26] => CompareR~5.DATAB
DataIn[27] => CompareR~4.DATAB
DataIn[28] => CompareR~3.DATAB
DataIn[29] => CompareR~2.DATAB
DataIn[30] => CompareR~1.DATAB
DataIn[31] => CompareR~0.DATAB
DataOut[0] <= DataOut~127.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut~126.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut~125.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut~124.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut~123.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut~122.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut~121.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut~120.DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= DataOut~119.DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= DataOut~118.DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= DataOut~117.DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= DataOut~116.DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= DataOut~115.DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= DataOut~114.DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= DataOut~113.DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= DataOut~112.DB_MAX_OUTPUT_PORT_TYPE
DataOut[16] <= DataOut~111.DB_MAX_OUTPUT_PORT_TYPE
DataOut[17] <= DataOut~110.DB_MAX_OUTPUT_PORT_TYPE
DataOut[18] <= DataOut~109.DB_MAX_OUTPUT_PORT_TYPE
DataOut[19] <= DataOut~108.DB_MAX_OUTPUT_PORT_TYPE
DataOut[20] <= DataOut~107.DB_MAX_OUTPUT_PORT_TYPE
DataOut[21] <= DataOut~106.DB_MAX_OUTPUT_PORT_TYPE
DataOut[22] <= DataOut~105.DB_MAX_OUTPUT_PORT_TYPE
DataOut[23] <= DataOut~104.DB_MAX_OUTPUT_PORT_TYPE
DataOut[24] <= DataOut~103.DB_MAX_OUTPUT_PORT_TYPE
DataOut[25] <= DataOut~102.DB_MAX_OUTPUT_PORT_TYPE
DataOut[26] <= DataOut~101.DB_MAX_OUTPUT_PORT_TYPE
DataOut[27] <= DataOut~100.DB_MAX_OUTPUT_PORT_TYPE
DataOut[28] <= DataOut~99.DB_MAX_OUTPUT_PORT_TYPE
DataOut[29] <= DataOut~98.DB_MAX_OUTPUT_PORT_TYPE
DataOut[30] <= DataOut~97.DB_MAX_OUTPUT_PORT_TYPE
DataOut[31] <= DataOut~96.DB_MAX_OUTPUT_PORT_TYPE
Intr <= StatusR[0].DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|miniUART:UART
SysClk => SysClk~0.IN3
Reset => Reset~0.IN3
CS_N => always1~0.IN0
CS_N => always1~1.IN0
RD_N => always1~0.IN1
WR_N => always1~1.IN1
RxD => RxD~0.IN1
TxD <= TxUnit:TxDev.TxD
IntRx_N <= IntRx_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
IntTx_N <= IntTx_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
Addr[0] => Equal0.IN1
Addr[0] => Equal1.IN1
Addr[0] => Equal2.IN0
Addr[1] => Equal0.IN0
Addr[1] => Equal1.IN0
Addr[1] => Equal2.IN1
DataIn[0] => TxData~7.DATAB
DataIn[1] => TxData~6.DATAB
DataIn[2] => TxData~5.DATAB
DataIn[3] => TxData~4.DATAB
DataIn[4] => TxData~3.DATAB
DataIn[5] => TxData~2.DATAB
DataIn[6] => TxData~1.DATAB
DataIn[7] => TxData~0.DATAB
DataOut[0] <= DataOut~15.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut~14.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut~13.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut~12.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut~11.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut~10.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut~9.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut~8.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|miniUART:UART|ClkUnit:ClkDiv
SysClk => tmpEnTX.CLK
SysClk => Cnt16[0].CLK
SysClk => Cnt16[1].CLK
SysClk => Cnt16[2].CLK
SysClk => Cnt16[3].CLK
SysClk => Cnt16[4].CLK
SysClk => tmpEnRX.CLK
SysClk => Cnt10[0].CLK
SysClk => Cnt10[1].CLK
SysClk => Cnt10[2].CLK
SysClk => Cnt10[3].CLK
SysClk => ClkDiv33.CLK
SysClk => Cnt33[0].CLK
SysClk => Cnt33[1].CLK
SysClk => Cnt33[2].CLK
SysClk => Cnt33[3].CLK
SysClk => Cnt33[4].CLK
SysClk => Cnt33[5].CLK
EnableRx <= tmpEnRX.DB_MAX_OUTPUT_PORT_TYPE
EnableTx <= tmpEnTX.DB_MAX_OUTPUT_PORT_TYPE
Reset => Cnt10~4.OUTPUTSELECT
Reset => Cnt10~5.OUTPUTSELECT
Reset => Cnt10~6.OUTPUTSELECT
Reset => Cnt10~7.OUTPUTSELECT
Reset => Cnt16~5.OUTPUTSELECT
Reset => Cnt16~6.OUTPUTSELECT
Reset => Cnt16~7.OUTPUTSELECT
Reset => Cnt16~8.OUTPUTSELECT
Reset => Cnt16~9.OUTPUTSELECT
Reset => Cnt33~6.OUTPUTSELECT
Reset => Cnt33~7.OUTPUTSELECT
Reset => Cnt33~8.OUTPUTSELECT
Reset => Cnt33~9.OUTPUTSELECT
Reset => Cnt33~10.OUTPUTSELECT
Reset => Cnt33~11.OUTPUTSELECT
Reset => ClkDiv33~0.OUTPUTSELECT


|ARM_System|miniUART:UART|TxUnit:TxDev
Clk => TReg[0].CLK
Clk => TReg[1].CLK
Clk => TReg[2].CLK
Clk => TReg[3].CLK
Clk => TReg[4].CLK
Clk => TReg[5].CLK
Clk => TReg[6].CLK
Clk => TReg[7].CLK
Clk => TBuff[0].CLK
Clk => TBuff[1].CLK
Clk => TBuff[2].CLK
Clk => TBuff[3].CLK
Clk => TBuff[4].CLK
Clk => TBuff[5].CLK
Clk => TBuff[6].CLK
Clk => TBuff[7].CLK
Clk => BitCnt[0].CLK
Clk => BitCnt[1].CLK
Clk => BitCnt[2].CLK
Clk => BitCnt[3].CLK
Clk => TxD~reg0.CLK
Clk => tmpTBufE.CLK
Clk => tmpTRegE.CLK
Reset => tmpTRegE~5.OUTPUTSELECT
Reset => tmpTBufE~3.OUTPUTSELECT
Reset => TxD~3.OUTPUTSELECT
Reset => BitCnt~12.OUTPUTSELECT
Reset => BitCnt~13.OUTPUTSELECT
Reset => BitCnt~14.OUTPUTSELECT
Reset => BitCnt~15.OUTPUTSELECT
Reset => TReg[0].ENA
Reset => TReg[1].ENA
Reset => TReg[2].ENA
Reset => TReg[3].ENA
Reset => TReg[4].ENA
Reset => TReg[5].ENA
Reset => TReg[6].ENA
Reset => TReg[7].ENA
Reset => TBuff[0].ENA
Reset => TBuff[1].ENA
Reset => TBuff[2].ENA
Reset => TBuff[3].ENA
Reset => TBuff[4].ENA
Reset => TBuff[5].ENA
Reset => TBuff[6].ENA
Reset => TBuff[7].ENA
Enable => TReg~24.OUTPUTSELECT
Enable => TReg~25.OUTPUTSELECT
Enable => TReg~26.OUTPUTSELECT
Enable => TReg~27.OUTPUTSELECT
Enable => TReg~28.OUTPUTSELECT
Enable => TReg~29.OUTPUTSELECT
Enable => TReg~30.OUTPUTSELECT
Enable => TReg~31.OUTPUTSELECT
Enable => tmpTRegE~3.OUTPUTSELECT
Enable => tmpTBufE~1.OUTPUTSELECT
Enable => TxD~1.OUTPUTSELECT
Enable => BitCnt~4.OUTPUTSELECT
Enable => BitCnt~5.OUTPUTSELECT
Enable => BitCnt~6.OUTPUTSELECT
Enable => BitCnt~7.OUTPUTSELECT
Load => TBuff~0.OUTPUTSELECT
Load => TBuff~1.OUTPUTSELECT
Load => TBuff~2.OUTPUTSELECT
Load => TBuff~3.OUTPUTSELECT
Load => TBuff~4.OUTPUTSELECT
Load => TBuff~5.OUTPUTSELECT
Load => TBuff~6.OUTPUTSELECT
Load => TBuff~7.OUTPUTSELECT
Load => tmpTBufE~2.OUTPUTSELECT
Load => TReg~32.OUTPUTSELECT
Load => TReg~33.OUTPUTSELECT
Load => TReg~34.OUTPUTSELECT
Load => TReg~35.OUTPUTSELECT
Load => TReg~36.OUTPUTSELECT
Load => TReg~37.OUTPUTSELECT
Load => TReg~38.OUTPUTSELECT
Load => TReg~39.OUTPUTSELECT
Load => tmpTRegE~4.OUTPUTSELECT
Load => TxD~2.OUTPUTSELECT
Load => BitCnt~8.OUTPUTSELECT
Load => BitCnt~9.OUTPUTSELECT
Load => BitCnt~10.OUTPUTSELECT
Load => BitCnt~11.OUTPUTSELECT
TxD <= TxD~reg0.DB_MAX_OUTPUT_PORT_TYPE
TRegE <= tmpTRegE.DB_MAX_OUTPUT_PORT_TYPE
TBufE <= tmpTBufE.DB_MAX_OUTPUT_PORT_TYPE
DataO[0] => TBuff~7.DATAB
DataO[1] => TBuff~6.DATAB
DataO[2] => TBuff~5.DATAB
DataO[3] => TBuff~4.DATAB
DataO[4] => TBuff~3.DATAB
DataO[5] => TBuff~2.DATAB
DataO[6] => TBuff~1.DATAB
DataO[7] => TBuff~0.DATAB


|ARM_System|miniUART:UART|RxUnit:RxDev
Clk => tmpRxD.CLK
Clk => DOut[0].CLK
Clk => DOut[1].CLK
Clk => DOut[2].CLK
Clk => DOut[3].CLK
Clk => DOut[4].CLK
Clk => DOut[5].CLK
Clk => DOut[6].CLK
Clk => DOut[7].CLK
Clk => ShtReg[0].CLK
Clk => ShtReg[1].CLK
Clk => ShtReg[2].CLK
Clk => ShtReg[3].CLK
Clk => ShtReg[4].CLK
Clk => ShtReg[5].CLK
Clk => ShtReg[6].CLK
Clk => ShtReg[7].CLK
Clk => outErr.CLK
Clk => frameErr.CLK
Clk => tmpDRdy.CLK
Clk => Start.CLK
Clk => SampleCnt[0].CLK
Clk => SampleCnt[1].CLK
Clk => SampleCnt[2].CLK
Clk => SampleCnt[3].CLK
Clk => BitCnt[0].CLK
Clk => BitCnt[1].CLK
Clk => BitCnt[2].CLK
Clk => BitCnt[3].CLK
Reset => BitCnt~20.OUTPUTSELECT
Reset => BitCnt~21.OUTPUTSELECT
Reset => BitCnt~22.OUTPUTSELECT
Reset => BitCnt~23.OUTPUTSELECT
Reset => SampleCnt~20.OUTPUTSELECT
Reset => SampleCnt~21.OUTPUTSELECT
Reset => SampleCnt~22.OUTPUTSELECT
Reset => SampleCnt~23.OUTPUTSELECT
Reset => Start~6.OUTPUTSELECT
Reset => tmpDRdy~6.OUTPUTSELECT
Reset => frameErr~5.OUTPUTSELECT
Reset => outErr~5.OUTPUTSELECT
Reset => ShtReg~40.OUTPUTSELECT
Reset => ShtReg~41.OUTPUTSELECT
Reset => ShtReg~42.OUTPUTSELECT
Reset => ShtReg~43.OUTPUTSELECT
Reset => ShtReg~44.OUTPUTSELECT
Reset => ShtReg~45.OUTPUTSELECT
Reset => ShtReg~46.OUTPUTSELECT
Reset => ShtReg~47.OUTPUTSELECT
Reset => DOut~40.OUTPUTSELECT
Reset => DOut~41.OUTPUTSELECT
Reset => DOut~42.OUTPUTSELECT
Reset => DOut~43.OUTPUTSELECT
Reset => DOut~44.OUTPUTSELECT
Reset => DOut~45.OUTPUTSELECT
Reset => DOut~46.OUTPUTSELECT
Reset => DOut~47.OUTPUTSELECT
Reset => tmpRxD.ENA
Enable => SampleCnt~16.OUTPUTSELECT
Enable => SampleCnt~17.OUTPUTSELECT
Enable => SampleCnt~18.OUTPUTSELECT
Enable => SampleCnt~19.OUTPUTSELECT
Enable => Start~5.OUTPUTSELECT
Enable => tmpRxD~2.OUTPUTSELECT
Enable => frameErr~4.OUTPUTSELECT
Enable => outErr~4.OUTPUTSELECT
Enable => tmpDRdy~5.OUTPUTSELECT
Enable => DOut~32.OUTPUTSELECT
Enable => DOut~33.OUTPUTSELECT
Enable => DOut~34.OUTPUTSELECT
Enable => DOut~35.OUTPUTSELECT
Enable => DOut~36.OUTPUTSELECT
Enable => DOut~37.OUTPUTSELECT
Enable => DOut~38.OUTPUTSELECT
Enable => DOut~39.OUTPUTSELECT
Enable => BitCnt~16.OUTPUTSELECT
Enable => BitCnt~17.OUTPUTSELECT
Enable => BitCnt~18.OUTPUTSELECT
Enable => BitCnt~19.OUTPUTSELECT
Enable => ShtReg~32.OUTPUTSELECT
Enable => ShtReg~33.OUTPUTSELECT
Enable => ShtReg~34.OUTPUTSELECT
Enable => ShtReg~35.OUTPUTSELECT
Enable => ShtReg~36.OUTPUTSELECT
Enable => ShtReg~37.OUTPUTSELECT
Enable => ShtReg~38.OUTPUTSELECT
Enable => ShtReg~39.OUTPUTSELECT
RxD => tmpRxD~0.DATAB
RxD => SampleCnt~0.OUTPUTSELECT
RxD => SampleCnt~1.OUTPUTSELECT
RxD => SampleCnt~2.OUTPUTSELECT
RxD => SampleCnt~3.OUTPUTSELECT
RxD => Start~0.OUTPUTSELECT
RD => tmpDRdy~0.OUTPUTSELECT
FErr <= frameErr.DB_MAX_OUTPUT_PORT_TYPE
OErr <= outErr.DB_MAX_OUTPUT_PORT_TYPE
DRdy <= tmpDRdy.DB_MAX_OUTPUT_PORT_TYPE
DataIn[0] <= DOut[0].DB_MAX_OUTPUT_PORT_TYPE
DataIn[1] <= DOut[1].DB_MAX_OUTPUT_PORT_TYPE
DataIn[2] <= DOut[2].DB_MAX_OUTPUT_PORT_TYPE
DataIn[3] <= DOut[3].DB_MAX_OUTPUT_PORT_TYPE
DataIn[4] <= DOut[4].DB_MAX_OUTPUT_PORT_TYPE
DataIn[5] <= DOut[5].DB_MAX_OUTPUT_PORT_TYPE
DataIn[6] <= DOut[6].DB_MAX_OUTPUT_PORT_TYPE
DataIn[7] <= DOut[7].DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|GPIO:uGPIO
CLOCK_50 => CLOCK_50~0.IN21
reset => reset~0.IN21
CS_N => always2~0.IN0
CS_N => always3~0.IN0
RD_N => always2~0.IN1
WR_N => always3~0.IN1
Addr[0] => Equal0.IN11
Addr[0] => Equal1.IN11
Addr[0] => Equal2.IN11
Addr[0] => Equal3.IN11
Addr[0] => Equal4.IN11
Addr[0] => Equal5.IN11
Addr[0] => Equal6.IN11
Addr[0] => Equal7.IN11
Addr[0] => Equal8.IN11
Addr[0] => Equal9.IN11
Addr[0] => Equal10.IN11
Addr[0] => Equal11.IN11
Addr[1] => Equal0.IN10
Addr[1] => Equal1.IN10
Addr[1] => Equal2.IN10
Addr[1] => Equal3.IN10
Addr[1] => Equal4.IN10
Addr[1] => Equal5.IN10
Addr[1] => Equal6.IN10
Addr[1] => Equal7.IN10
Addr[1] => Equal8.IN10
Addr[1] => Equal9.IN10
Addr[1] => Equal10.IN10
Addr[1] => Equal11.IN10
Addr[2] => Equal0.IN9
Addr[2] => Equal1.IN0
Addr[2] => Equal2.IN9
Addr[2] => Equal3.IN1
Addr[2] => Equal4.IN9
Addr[2] => Equal5.IN1
Addr[2] => Equal6.IN9
Addr[2] => Equal7.IN2
Addr[2] => Equal8.IN9
Addr[2] => Equal9.IN1
Addr[2] => Equal10.IN9
Addr[2] => Equal11.IN2
Addr[3] => Equal0.IN8
Addr[3] => Equal1.IN9
Addr[3] => Equal2.IN0
Addr[3] => Equal3.IN0
Addr[3] => Equal4.IN8
Addr[3] => Equal5.IN9
Addr[3] => Equal6.IN1
Addr[3] => Equal7.IN1
Addr[3] => Equal8.IN8
Addr[3] => Equal9.IN9
Addr[3] => Equal10.IN1
Addr[3] => Equal11.IN1
Addr[4] => Equal0.IN7
Addr[4] => Equal1.IN8
Addr[4] => Equal2.IN8
Addr[4] => Equal3.IN9
Addr[4] => Equal4.IN0
Addr[4] => Equal5.IN0
Addr[4] => Equal6.IN0
Addr[4] => Equal7.IN0
Addr[4] => Equal8.IN7
Addr[4] => Equal9.IN8
Addr[4] => Equal10.IN8
Addr[4] => Equal11.IN9
Addr[5] => Equal0.IN6
Addr[5] => Equal1.IN7
Addr[5] => Equal2.IN7
Addr[5] => Equal3.IN8
Addr[5] => Equal4.IN7
Addr[5] => Equal5.IN8
Addr[5] => Equal6.IN8
Addr[5] => Equal7.IN9
Addr[5] => Equal8.IN0
Addr[5] => Equal9.IN0
Addr[5] => Equal10.IN0
Addr[5] => Equal11.IN0
Addr[6] => Equal0.IN5
Addr[6] => Equal1.IN6
Addr[6] => Equal2.IN6
Addr[6] => Equal3.IN7
Addr[6] => Equal4.IN6
Addr[6] => Equal5.IN7
Addr[6] => Equal6.IN7
Addr[6] => Equal7.IN8
Addr[6] => Equal8.IN6
Addr[6] => Equal9.IN7
Addr[6] => Equal10.IN7
Addr[6] => Equal11.IN8
Addr[7] => Equal0.IN4
Addr[7] => Equal1.IN5
Addr[7] => Equal2.IN5
Addr[7] => Equal3.IN6
Addr[7] => Equal4.IN5
Addr[7] => Equal5.IN6
Addr[7] => Equal6.IN6
Addr[7] => Equal7.IN7
Addr[7] => Equal8.IN5
Addr[7] => Equal9.IN6
Addr[7] => Equal10.IN6
Addr[7] => Equal11.IN7
Addr[8] => Equal0.IN3
Addr[8] => Equal1.IN4
Addr[8] => Equal2.IN4
Addr[8] => Equal3.IN5
Addr[8] => Equal4.IN4
Addr[8] => Equal5.IN5
Addr[8] => Equal6.IN5
Addr[8] => Equal7.IN6
Addr[8] => Equal8.IN4
Addr[8] => Equal9.IN5
Addr[8] => Equal10.IN5
Addr[8] => Equal11.IN6
Addr[9] => Equal0.IN2
Addr[9] => Equal1.IN3
Addr[9] => Equal2.IN3
Addr[9] => Equal3.IN4
Addr[9] => Equal4.IN3
Addr[9] => Equal5.IN4
Addr[9] => Equal6.IN4
Addr[9] => Equal7.IN5
Addr[9] => Equal8.IN3
Addr[9] => Equal9.IN4
Addr[9] => Equal10.IN4
Addr[9] => Equal11.IN5
Addr[10] => Equal0.IN1
Addr[10] => Equal1.IN2
Addr[10] => Equal2.IN2
Addr[10] => Equal3.IN3
Addr[10] => Equal4.IN2
Addr[10] => Equal5.IN3
Addr[10] => Equal6.IN3
Addr[10] => Equal7.IN4
Addr[10] => Equal8.IN2
Addr[10] => Equal9.IN3
Addr[10] => Equal10.IN3
Addr[10] => Equal11.IN4
Addr[11] => Equal0.IN0
Addr[11] => Equal1.IN1
Addr[11] => Equal2.IN1
Addr[11] => Equal3.IN2
Addr[11] => Equal4.IN1
Addr[11] => Equal5.IN2
Addr[11] => Equal6.IN2
Addr[11] => Equal7.IN3
Addr[11] => Equal8.IN1
Addr[11] => Equal9.IN2
Addr[11] => Equal10.IN2
Addr[11] => Equal11.IN3
DataIn[0] => HEX7_R~6.DATAB
DataIn[0] => HEX6_R~6.DATAB
DataIn[0] => HEX5_R~6.DATAB
DataIn[0] => HEX4_R~6.DATAB
DataIn[0] => HEX3_R~6.DATAB
DataIn[0] => HEX2_R~6.DATAB
DataIn[0] => HEX1_R~6.DATAB
DataIn[0] => HEX0_R~6.DATAB
DataIn[0] => LEDG_R~8.DATAB
DataIn[0] => LEDR_R~17.DATAB
DataIn[1] => HEX7_R~5.DATAB
DataIn[1] => HEX6_R~5.DATAB
DataIn[1] => HEX5_R~5.DATAB
DataIn[1] => HEX4_R~5.DATAB
DataIn[1] => HEX3_R~5.DATAB
DataIn[1] => HEX2_R~5.DATAB
DataIn[1] => HEX1_R~5.DATAB
DataIn[1] => HEX0_R~5.DATAB
DataIn[1] => LEDG_R~7.DATAB
DataIn[1] => LEDR_R~16.DATAB
DataIn[2] => HEX7_R~4.DATAB
DataIn[2] => HEX6_R~4.DATAB
DataIn[2] => HEX5_R~4.DATAB
DataIn[2] => HEX4_R~4.DATAB
DataIn[2] => HEX3_R~4.DATAB
DataIn[2] => HEX2_R~4.DATAB
DataIn[2] => HEX1_R~4.DATAB
DataIn[2] => HEX0_R~4.DATAB
DataIn[2] => LEDG_R~6.DATAB
DataIn[2] => LEDR_R~15.DATAB
DataIn[3] => HEX7_R~3.DATAB
DataIn[3] => HEX6_R~3.DATAB
DataIn[3] => HEX5_R~3.DATAB
DataIn[3] => HEX4_R~3.DATAB
DataIn[3] => HEX3_R~3.DATAB
DataIn[3] => HEX2_R~3.DATAB
DataIn[3] => HEX1_R~3.DATAB
DataIn[3] => HEX0_R~3.DATAB
DataIn[3] => LEDG_R~5.DATAB
DataIn[3] => LEDR_R~14.DATAB
DataIn[4] => HEX7_R~2.DATAB
DataIn[4] => HEX6_R~2.DATAB
DataIn[4] => HEX5_R~2.DATAB
DataIn[4] => HEX4_R~2.DATAB
DataIn[4] => HEX3_R~2.DATAB
DataIn[4] => HEX2_R~2.DATAB
DataIn[4] => HEX1_R~2.DATAB
DataIn[4] => HEX0_R~2.DATAB
DataIn[4] => LEDG_R~4.DATAB
DataIn[4] => LEDR_R~13.DATAB
DataIn[5] => HEX7_R~1.DATAB
DataIn[5] => HEX6_R~1.DATAB
DataIn[5] => HEX5_R~1.DATAB
DataIn[5] => HEX4_R~1.DATAB
DataIn[5] => HEX3_R~1.DATAB
DataIn[5] => HEX2_R~1.DATAB
DataIn[5] => HEX1_R~1.DATAB
DataIn[5] => HEX0_R~1.DATAB
DataIn[5] => LEDG_R~3.DATAB
DataIn[5] => LEDR_R~12.DATAB
DataIn[6] => HEX7_R~0.DATAB
DataIn[6] => HEX6_R~0.DATAB
DataIn[6] => HEX5_R~0.DATAB
DataIn[6] => HEX4_R~0.DATAB
DataIn[6] => HEX3_R~0.DATAB
DataIn[6] => HEX2_R~0.DATAB
DataIn[6] => HEX1_R~0.DATAB
DataIn[6] => HEX0_R~0.DATAB
DataIn[6] => LEDG_R~2.DATAB
DataIn[6] => LEDR_R~11.DATAB
DataIn[7] => LEDG_R~1.DATAB
DataIn[7] => LEDR_R~10.DATAB
DataIn[8] => LEDG_R~0.DATAB
DataIn[8] => LEDR_R~9.DATAB
DataIn[9] => LEDR_R~8.DATAB
DataIn[10] => LEDR_R~7.DATAB
DataIn[11] => LEDR_R~6.DATAB
DataIn[12] => LEDR_R~5.DATAB
DataIn[13] => LEDR_R~4.DATAB
DataIn[14] => LEDR_R~3.DATAB
DataIn[15] => LEDR_R~2.DATAB
DataIn[16] => LEDR_R~1.DATAB
DataIn[17] => LEDR_R~0.DATAB
DataIn[18] => ~NO_FANOUT~
DataIn[19] => ~NO_FANOUT~
DataIn[20] => ~NO_FANOUT~
DataIn[21] => ~NO_FANOUT~
DataIn[22] => ~NO_FANOUT~
DataIn[23] => ~NO_FANOUT~
DataIn[24] => ~NO_FANOUT~
DataIn[25] => ~NO_FANOUT~
DataIn[26] => ~NO_FANOUT~
DataIn[27] => ~NO_FANOUT~
DataIn[28] => ~NO_FANOUT~
DataIn[29] => ~NO_FANOUT~
DataIn[30] => ~NO_FANOUT~
DataIn[31] => ~NO_FANOUT~
KEY[1] => KEY[1]~2.IN1
KEY[2] => KEY[2]~1.IN1
KEY[3] => KEY[3]~0.IN1
SW[0] => _~0.IN1
SW[1] => _~1.IN1
SW[2] => _~2.IN1
SW[3] => _~3.IN1
SW[4] => _~4.IN1
SW[5] => _~5.IN1
SW[6] => _~6.IN1
SW[7] => _~7.IN1
SW[8] => _~8.IN1
SW[9] => _~9.IN1
SW[10] => _~10.IN1
SW[11] => _~11.IN1
SW[12] => _~12.IN1
SW[13] => _~13.IN1
SW[14] => _~14.IN1
SW[15] => _~15.IN1
SW[16] => _~16.IN1
SW[17] => _~17.IN1
DataOut[0] <= DataOut~95.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut~94.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut~93.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut~92.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut~91.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut~90.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut~89.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut~88.DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= DataOut~87.DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= DataOut~86.DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= DataOut~85.DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= DataOut~84.DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= DataOut~83.DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= DataOut~82.DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= DataOut~81.DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= DataOut~80.DB_MAX_OUTPUT_PORT_TYPE
DataOut[16] <= DataOut~79.DB_MAX_OUTPUT_PORT_TYPE
DataOut[17] <= DataOut~78.DB_MAX_OUTPUT_PORT_TYPE
DataOut[18] <= DataOut~77.DB_MAX_OUTPUT_PORT_TYPE
DataOut[19] <= DataOut~76.DB_MAX_OUTPUT_PORT_TYPE
DataOut[20] <= DataOut~75.DB_MAX_OUTPUT_PORT_TYPE
DataOut[21] <= DataOut~74.DB_MAX_OUTPUT_PORT_TYPE
DataOut[22] <= DataOut~73.DB_MAX_OUTPUT_PORT_TYPE
DataOut[23] <= DataOut~72.DB_MAX_OUTPUT_PORT_TYPE
DataOut[24] <= DataOut~71.DB_MAX_OUTPUT_PORT_TYPE
DataOut[25] <= DataOut~70.DB_MAX_OUTPUT_PORT_TYPE
DataOut[26] <= DataOut~69.DB_MAX_OUTPUT_PORT_TYPE
DataOut[27] <= DataOut~68.DB_MAX_OUTPUT_PORT_TYPE
DataOut[28] <= DataOut~67.DB_MAX_OUTPUT_PORT_TYPE
DataOut[29] <= DataOut~66.DB_MAX_OUTPUT_PORT_TYPE
DataOut[30] <= DataOut~65.DB_MAX_OUTPUT_PORT_TYPE
DataOut[31] <= DataOut~64.DB_MAX_OUTPUT_PORT_TYPE
Intr <= Intr~0.DB_MAX_OUTPUT_PORT_TYPE
HEX7[0] <= HEX7_R[0].DB_MAX_OUTPUT_PORT_TYPE
HEX7[1] <= HEX7_R[1].DB_MAX_OUTPUT_PORT_TYPE
HEX7[2] <= HEX7_R[2].DB_MAX_OUTPUT_PORT_TYPE
HEX7[3] <= HEX7_R[3].DB_MAX_OUTPUT_PORT_TYPE
HEX7[4] <= HEX7_R[4].DB_MAX_OUTPUT_PORT_TYPE
HEX7[5] <= HEX7_R[5].DB_MAX_OUTPUT_PORT_TYPE
HEX7[6] <= HEX7_R[6].DB_MAX_OUTPUT_PORT_TYPE
HEX6[0] <= HEX6_R[0].DB_MAX_OUTPUT_PORT_TYPE
HEX6[1] <= HEX6_R[1].DB_MAX_OUTPUT_PORT_TYPE
HEX6[2] <= HEX6_R[2].DB_MAX_OUTPUT_PORT_TYPE
HEX6[3] <= HEX6_R[3].DB_MAX_OUTPUT_PORT_TYPE
HEX6[4] <= HEX6_R[4].DB_MAX_OUTPUT_PORT_TYPE
HEX6[5] <= HEX6_R[5].DB_MAX_OUTPUT_PORT_TYPE
HEX6[6] <= HEX6_R[6].DB_MAX_OUTPUT_PORT_TYPE
HEX5[0] <= HEX5_R[0].DB_MAX_OUTPUT_PORT_TYPE
HEX5[1] <= HEX5_R[1].DB_MAX_OUTPUT_PORT_TYPE
HEX5[2] <= HEX5_R[2].DB_MAX_OUTPUT_PORT_TYPE
HEX5[3] <= HEX5_R[3].DB_MAX_OUTPUT_PORT_TYPE
HEX5[4] <= HEX5_R[4].DB_MAX_OUTPUT_PORT_TYPE
HEX5[5] <= HEX5_R[5].DB_MAX_OUTPUT_PORT_TYPE
HEX5[6] <= HEX5_R[6].DB_MAX_OUTPUT_PORT_TYPE
HEX4[0] <= HEX4_R[0].DB_MAX_OUTPUT_PORT_TYPE
HEX4[1] <= HEX4_R[1].DB_MAX_OUTPUT_PORT_TYPE
HEX4[2] <= HEX4_R[2].DB_MAX_OUTPUT_PORT_TYPE
HEX4[3] <= HEX4_R[3].DB_MAX_OUTPUT_PORT_TYPE
HEX4[4] <= HEX4_R[4].DB_MAX_OUTPUT_PORT_TYPE
HEX4[5] <= HEX4_R[5].DB_MAX_OUTPUT_PORT_TYPE
HEX4[6] <= HEX4_R[6].DB_MAX_OUTPUT_PORT_TYPE
HEX3[0] <= HEX3_R[0].DB_MAX_OUTPUT_PORT_TYPE
HEX3[1] <= HEX3_R[1].DB_MAX_OUTPUT_PORT_TYPE
HEX3[2] <= HEX3_R[2].DB_MAX_OUTPUT_PORT_TYPE
HEX3[3] <= HEX3_R[3].DB_MAX_OUTPUT_PORT_TYPE
HEX3[4] <= HEX3_R[4].DB_MAX_OUTPUT_PORT_TYPE
HEX3[5] <= HEX3_R[5].DB_MAX_OUTPUT_PORT_TYPE
HEX3[6] <= HEX3_R[6].DB_MAX_OUTPUT_PORT_TYPE
HEX2[0] <= HEX2_R[0].DB_MAX_OUTPUT_PORT_TYPE
HEX2[1] <= HEX2_R[1].DB_MAX_OUTPUT_PORT_TYPE
HEX2[2] <= HEX2_R[2].DB_MAX_OUTPUT_PORT_TYPE
HEX2[3] <= HEX2_R[3].DB_MAX_OUTPUT_PORT_TYPE
HEX2[4] <= HEX2_R[4].DB_MAX_OUTPUT_PORT_TYPE
HEX2[5] <= HEX2_R[5].DB_MAX_OUTPUT_PORT_TYPE
HEX2[6] <= HEX2_R[6].DB_MAX_OUTPUT_PORT_TYPE
HEX1[0] <= HEX1_R[0].DB_MAX_OUTPUT_PORT_TYPE
HEX1[1] <= HEX1_R[1].DB_MAX_OUTPUT_PORT_TYPE
HEX1[2] <= HEX1_R[2].DB_MAX_OUTPUT_PORT_TYPE
HEX1[3] <= HEX1_R[3].DB_MAX_OUTPUT_PORT_TYPE
HEX1[4] <= HEX1_R[4].DB_MAX_OUTPUT_PORT_TYPE
HEX1[5] <= HEX1_R[5].DB_MAX_OUTPUT_PORT_TYPE
HEX1[6] <= HEX1_R[6].DB_MAX_OUTPUT_PORT_TYPE
HEX0[0] <= HEX0_R[0].DB_MAX_OUTPUT_PORT_TYPE
HEX0[1] <= HEX0_R[1].DB_MAX_OUTPUT_PORT_TYPE
HEX0[2] <= HEX0_R[2].DB_MAX_OUTPUT_PORT_TYPE
HEX0[3] <= HEX0_R[3].DB_MAX_OUTPUT_PORT_TYPE
HEX0[4] <= HEX0_R[4].DB_MAX_OUTPUT_PORT_TYPE
HEX0[5] <= HEX0_R[5].DB_MAX_OUTPUT_PORT_TYPE
HEX0[6] <= HEX0_R[6].DB_MAX_OUTPUT_PORT_TYPE
LEDR[0] <= LEDR_R[0].DB_MAX_OUTPUT_PORT_TYPE
LEDR[1] <= LEDR_R[1].DB_MAX_OUTPUT_PORT_TYPE
LEDR[2] <= LEDR_R[2].DB_MAX_OUTPUT_PORT_TYPE
LEDR[3] <= LEDR_R[3].DB_MAX_OUTPUT_PORT_TYPE
LEDR[4] <= LEDR_R[4].DB_MAX_OUTPUT_PORT_TYPE
LEDR[5] <= LEDR_R[5].DB_MAX_OUTPUT_PORT_TYPE
LEDR[6] <= LEDR_R[6].DB_MAX_OUTPUT_PORT_TYPE
LEDR[7] <= LEDR_R[7].DB_MAX_OUTPUT_PORT_TYPE
LEDR[8] <= LEDR_R[8].DB_MAX_OUTPUT_PORT_TYPE
LEDR[9] <= LEDR_R[9].DB_MAX_OUTPUT_PORT_TYPE
LEDR[10] <= LEDR_R[10].DB_MAX_OUTPUT_PORT_TYPE
LEDR[11] <= LEDR_R[11].DB_MAX_OUTPUT_PORT_TYPE
LEDR[12] <= LEDR_R[12].DB_MAX_OUTPUT_PORT_TYPE
LEDR[13] <= LEDR_R[13].DB_MAX_OUTPUT_PORT_TYPE
LEDR[14] <= LEDR_R[14].DB_MAX_OUTPUT_PORT_TYPE
LEDR[15] <= LEDR_R[15].DB_MAX_OUTPUT_PORT_TYPE
LEDR[16] <= LEDR_R[16].DB_MAX_OUTPUT_PORT_TYPE
LEDR[17] <= LEDR_R[17].DB_MAX_OUTPUT_PORT_TYPE
LEDG[0] <= LEDG_R[0].DB_MAX_OUTPUT_PORT_TYPE
LEDG[1] <= LEDG_R[1].DB_MAX_OUTPUT_PORT_TYPE
LEDG[2] <= LEDG_R[2].DB_MAX_OUTPUT_PORT_TYPE
LEDG[3] <= LEDG_R[3].DB_MAX_OUTPUT_PORT_TYPE
LEDG[4] <= LEDG_R[4].DB_MAX_OUTPUT_PORT_TYPE
LEDG[5] <= LEDG_R[5].DB_MAX_OUTPUT_PORT_TYPE
LEDG[6] <= LEDG_R[6].DB_MAX_OUTPUT_PORT_TYPE
LEDG[7] <= LEDG_R[7].DB_MAX_OUTPUT_PORT_TYPE
LEDG[8] <= LEDG_R[8].DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|GPIO:uGPIO|key_detect:key1
clk => c_state~20.DATAIN
reset => c_state~0.OUTPUTSELECT
reset => c_state~1.OUTPUTSELECT
reset => c_state~2.OUTPUTSELECT
reset => c_state~3.OUTPUTSELECT
reset => c_state~4.OUTPUTSELECT
reset => c_state~5.OUTPUTSELECT
reset => c_state~6.OUTPUTSELECT
reset => c_state~7.OUTPUTSELECT
reset => c_state~8.OUTPUTSELECT
reset => c_state~9.OUTPUTSELECT
reset => c_state~10.OUTPUTSELECT
reset => c_state~11.OUTPUTSELECT
reset => c_state~12.OUTPUTSELECT
reset => c_state~13.OUTPUTSELECT
reset => c_state~14.OUTPUTSELECT
reset => c_state~15.OUTPUTSELECT
key => c_state~0.DATAA
key => n_state.S2.DATAB
key => n_state.S3.DATAB
key => n_state.S4.DATAB
key => n_state.S5.DATAB
key => n_state.S6.DATAB
key => n_state.S7.DATAB
key => n_state.S8.DATAB
key => n_state.S9.DATAB
key => n_state.S10.DATAB
key => n_state.S11.DATAB
key => n_state.S12.DATAB
key => n_state.S13.DATAB
key => n_state.S14.DATAB
key => Selector0.IN1
key => n_state.S1.DATAB
key_pressed <= key_pressed~0.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|GPIO:uGPIO|key_detect:key2
clk => c_state~20.DATAIN
reset => c_state~0.OUTPUTSELECT
reset => c_state~1.OUTPUTSELECT
reset => c_state~2.OUTPUTSELECT
reset => c_state~3.OUTPUTSELECT
reset => c_state~4.OUTPUTSELECT
reset => c_state~5.OUTPUTSELECT
reset => c_state~6.OUTPUTSELECT
reset => c_state~7.OUTPUTSELECT
reset => c_state~8.OUTPUTSELECT
reset => c_state~9.OUTPUTSELECT
reset => c_state~10.OUTPUTSELECT
reset => c_state~11.OUTPUTSELECT
reset => c_state~12.OUTPUTSELECT
reset => c_state~13.OUTPUTSELECT
reset => c_state~14.OUTPUTSELECT
reset => c_state~15.OUTPUTSELECT
key => c_state~0.DATAA
key => n_state.S2.DATAB
key => n_state.S3.DATAB
key => n_state.S4.DATAB
key => n_state.S5.DATAB
key => n_state.S6.DATAB
key => n_state.S7.DATAB
key => n_state.S8.DATAB
key => n_state.S9.DATAB
key => n_state.S10.DATAB
key => n_state.S11.DATAB
key => n_state.S12.DATAB
key => n_state.S13.DATAB
key => n_state.S14.DATAB
key => Selector0.IN1
key => n_state.S1.DATAB
key_pressed <= key_pressed~0.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|GPIO:uGPIO|key_detect:key3
clk => c_state~20.DATAIN
reset => c_state~0.OUTPUTSELECT
reset => c_state~1.OUTPUTSELECT
reset => c_state~2.OUTPUTSELECT
reset => c_state~3.OUTPUTSELECT
reset => c_state~4.OUTPUTSELECT
reset => c_state~5.OUTPUTSELECT
reset => c_state~6.OUTPUTSELECT
reset => c_state~7.OUTPUTSELECT
reset => c_state~8.OUTPUTSELECT
reset => c_state~9.OUTPUTSELECT
reset => c_state~10.OUTPUTSELECT
reset => c_state~11.OUTPUTSELECT
reset => c_state~12.OUTPUTSELECT
reset => c_state~13.OUTPUTSELECT
reset => c_state~14.OUTPUTSELECT
reset => c_state~15.OUTPUTSELECT
key => c_state~0.DATAA
key => n_state.S2.DATAB
key => n_state.S3.DATAB
key => n_state.S4.DATAB
key => n_state.S5.DATAB
key => n_state.S6.DATAB
key => n_state.S7.DATAB
key => n_state.S8.DATAB
key => n_state.S9.DATAB
key => n_state.S10.DATAB
key => n_state.S11.DATAB
key => n_state.S12.DATAB
key => n_state.S13.DATAB
key => n_state.S14.DATAB
key => Selector0.IN1
key => n_state.S1.DATAB
key_pressed <= key_pressed~0.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|GPIO:uGPIO|key_detect:sw0
clk => c_state~20.DATAIN
reset => c_state~0.OUTPUTSELECT
reset => c_state~1.OUTPUTSELECT
reset => c_state~2.OUTPUTSELECT
reset => c_state~3.OUTPUTSELECT
reset => c_state~4.OUTPUTSELECT
reset => c_state~5.OUTPUTSELECT
reset => c_state~6.OUTPUTSELECT
reset => c_state~7.OUTPUTSELECT
reset => c_state~8.OUTPUTSELECT
reset => c_state~9.OUTPUTSELECT
reset => c_state~10.OUTPUTSELECT
reset => c_state~11.OUTPUTSELECT
reset => c_state~12.OUTPUTSELECT
reset => c_state~13.OUTPUTSELECT
reset => c_state~14.OUTPUTSELECT
reset => c_state~15.OUTPUTSELECT
key => c_state~0.DATAA
key => n_state.S2.DATAB
key => n_state.S3.DATAB
key => n_state.S4.DATAB
key => n_state.S5.DATAB
key => n_state.S6.DATAB
key => n_state.S7.DATAB
key => n_state.S8.DATAB
key => n_state.S9.DATAB
key => n_state.S10.DATAB
key => n_state.S11.DATAB
key => n_state.S12.DATAB
key => n_state.S13.DATAB
key => n_state.S14.DATAB
key => Selector0.IN1
key => n_state.S1.DATAB
key_pressed <= key_pressed~0.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|GPIO:uGPIO|key_detect:sw1
clk => c_state~20.DATAIN
reset => c_state~0.OUTPUTSELECT
reset => c_state~1.OUTPUTSELECT
reset => c_state~2.OUTPUTSELECT
reset => c_state~3.OUTPUTSELECT
reset => c_state~4.OUTPUTSELECT
reset => c_state~5.OUTPUTSELECT
reset => c_state~6.OUTPUTSELECT
reset => c_state~7.OUTPUTSELECT
reset => c_state~8.OUTPUTSELECT
reset => c_state~9.OUTPUTSELECT
reset => c_state~10.OUTPUTSELECT
reset => c_state~11.OUTPUTSELECT
reset => c_state~12.OUTPUTSELECT
reset => c_state~13.OUTPUTSELECT
reset => c_state~14.OUTPUTSELECT
reset => c_state~15.OUTPUTSELECT
key => c_state~0.DATAA
key => n_state.S2.DATAB
key => n_state.S3.DATAB
key => n_state.S4.DATAB
key => n_state.S5.DATAB
key => n_state.S6.DATAB
key => n_state.S7.DATAB
key => n_state.S8.DATAB
key => n_state.S9.DATAB
key => n_state.S10.DATAB
key => n_state.S11.DATAB
key => n_state.S12.DATAB
key => n_state.S13.DATAB
key => n_state.S14.DATAB
key => Selector0.IN1
key => n_state.S1.DATAB
key_pressed <= key_pressed~0.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|GPIO:uGPIO|key_detect:sw2
clk => c_state~20.DATAIN
reset => c_state~0.OUTPUTSELECT
reset => c_state~1.OUTPUTSELECT
reset => c_state~2.OUTPUTSELECT
reset => c_state~3.OUTPUTSELECT
reset => c_state~4.OUTPUTSELECT
reset => c_state~5.OUTPUTSELECT
reset => c_state~6.OUTPUTSELECT
reset => c_state~7.OUTPUTSELECT
reset => c_state~8.OUTPUTSELECT
reset => c_state~9.OUTPUTSELECT
reset => c_state~10.OUTPUTSELECT
reset => c_state~11.OUTPUTSELECT
reset => c_state~12.OUTPUTSELECT
reset => c_state~13.OUTPUTSELECT
reset => c_state~14.OUTPUTSELECT
reset => c_state~15.OUTPUTSELECT
key => c_state~0.DATAA
key => n_state.S2.DATAB
key => n_state.S3.DATAB
key => n_state.S4.DATAB
key => n_state.S5.DATAB
key => n_state.S6.DATAB
key => n_state.S7.DATAB
key => n_state.S8.DATAB
key => n_state.S9.DATAB
key => n_state.S10.DATAB
key => n_state.S11.DATAB
key => n_state.S12.DATAB
key => n_state.S13.DATAB
key => n_state.S14.DATAB
key => Selector0.IN1
key => n_state.S1.DATAB
key_pressed <= key_pressed~0.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|GPIO:uGPIO|key_detect:sw3
clk => c_state~20.DATAIN
reset => c_state~0.OUTPUTSELECT
reset => c_state~1.OUTPUTSELECT
reset => c_state~2.OUTPUTSELECT
reset => c_state~3.OUTPUTSELECT
reset => c_state~4.OUTPUTSELECT
reset => c_state~5.OUTPUTSELECT
reset => c_state~6.OUTPUTSELECT
reset => c_state~7.OUTPUTSELECT
reset => c_state~8.OUTPUTSELECT
reset => c_state~9.OUTPUTSELECT
reset => c_state~10.OUTPUTSELECT
reset => c_state~11.OUTPUTSELECT
reset => c_state~12.OUTPUTSELECT
reset => c_state~13.OUTPUTSELECT
reset => c_state~14.OUTPUTSELECT
reset => c_state~15.OUTPUTSELECT
key => c_state~0.DATAA
key => n_state.S2.DATAB
key => n_state.S3.DATAB
key => n_state.S4.DATAB
key => n_state.S5.DATAB
key => n_state.S6.DATAB
key => n_state.S7.DATAB
key => n_state.S8.DATAB
key => n_state.S9.DATAB
key => n_state.S10.DATAB
key => n_state.S11.DATAB
key => n_state.S12.DATAB
key => n_state.S13.DATAB
key => n_state.S14.DATAB
key => Selector0.IN1
key => n_state.S1.DATAB
key_pressed <= key_pressed~0.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|GPIO:uGPIO|key_detect:sw4
clk => c_state~20.DATAIN
reset => c_state~0.OUTPUTSELECT
reset => c_state~1.OUTPUTSELECT
reset => c_state~2.OUTPUTSELECT
reset => c_state~3.OUTPUTSELECT
reset => c_state~4.OUTPUTSELECT
reset => c_state~5.OUTPUTSELECT
reset => c_state~6.OUTPUTSELECT
reset => c_state~7.OUTPUTSELECT
reset => c_state~8.OUTPUTSELECT
reset => c_state~9.OUTPUTSELECT
reset => c_state~10.OUTPUTSELECT
reset => c_state~11.OUTPUTSELECT
reset => c_state~12.OUTPUTSELECT
reset => c_state~13.OUTPUTSELECT
reset => c_state~14.OUTPUTSELECT
reset => c_state~15.OUTPUTSELECT
key => c_state~0.DATAA
key => n_state.S2.DATAB
key => n_state.S3.DATAB
key => n_state.S4.DATAB
key => n_state.S5.DATAB
key => n_state.S6.DATAB
key => n_state.S7.DATAB
key => n_state.S8.DATAB
key => n_state.S9.DATAB
key => n_state.S10.DATAB
key => n_state.S11.DATAB
key => n_state.S12.DATAB
key => n_state.S13.DATAB
key => n_state.S14.DATAB
key => Selector0.IN1
key => n_state.S1.DATAB
key_pressed <= key_pressed~0.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|GPIO:uGPIO|key_detect:sw5
clk => c_state~20.DATAIN
reset => c_state~0.OUTPUTSELECT
reset => c_state~1.OUTPUTSELECT
reset => c_state~2.OUTPUTSELECT
reset => c_state~3.OUTPUTSELECT
reset => c_state~4.OUTPUTSELECT
reset => c_state~5.OUTPUTSELECT
reset => c_state~6.OUTPUTSELECT
reset => c_state~7.OUTPUTSELECT
reset => c_state~8.OUTPUTSELECT
reset => c_state~9.OUTPUTSELECT
reset => c_state~10.OUTPUTSELECT
reset => c_state~11.OUTPUTSELECT
reset => c_state~12.OUTPUTSELECT
reset => c_state~13.OUTPUTSELECT
reset => c_state~14.OUTPUTSELECT
reset => c_state~15.OUTPUTSELECT
key => c_state~0.DATAA
key => n_state.S2.DATAB
key => n_state.S3.DATAB
key => n_state.S4.DATAB
key => n_state.S5.DATAB
key => n_state.S6.DATAB
key => n_state.S7.DATAB
key => n_state.S8.DATAB
key => n_state.S9.DATAB
key => n_state.S10.DATAB
key => n_state.S11.DATAB
key => n_state.S12.DATAB
key => n_state.S13.DATAB
key => n_state.S14.DATAB
key => Selector0.IN1
key => n_state.S1.DATAB
key_pressed <= key_pressed~0.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|GPIO:uGPIO|key_detect:sw6
clk => c_state~20.DATAIN
reset => c_state~0.OUTPUTSELECT
reset => c_state~1.OUTPUTSELECT
reset => c_state~2.OUTPUTSELECT
reset => c_state~3.OUTPUTSELECT
reset => c_state~4.OUTPUTSELECT
reset => c_state~5.OUTPUTSELECT
reset => c_state~6.OUTPUTSELECT
reset => c_state~7.OUTPUTSELECT
reset => c_state~8.OUTPUTSELECT
reset => c_state~9.OUTPUTSELECT
reset => c_state~10.OUTPUTSELECT
reset => c_state~11.OUTPUTSELECT
reset => c_state~12.OUTPUTSELECT
reset => c_state~13.OUTPUTSELECT
reset => c_state~14.OUTPUTSELECT
reset => c_state~15.OUTPUTSELECT
key => c_state~0.DATAA
key => n_state.S2.DATAB
key => n_state.S3.DATAB
key => n_state.S4.DATAB
key => n_state.S5.DATAB
key => n_state.S6.DATAB
key => n_state.S7.DATAB
key => n_state.S8.DATAB
key => n_state.S9.DATAB
key => n_state.S10.DATAB
key => n_state.S11.DATAB
key => n_state.S12.DATAB
key => n_state.S13.DATAB
key => n_state.S14.DATAB
key => Selector0.IN1
key => n_state.S1.DATAB
key_pressed <= key_pressed~0.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|GPIO:uGPIO|key_detect:sw7
clk => c_state~20.DATAIN
reset => c_state~0.OUTPUTSELECT
reset => c_state~1.OUTPUTSELECT
reset => c_state~2.OUTPUTSELECT
reset => c_state~3.OUTPUTSELECT
reset => c_state~4.OUTPUTSELECT
reset => c_state~5.OUTPUTSELECT
reset => c_state~6.OUTPUTSELECT
reset => c_state~7.OUTPUTSELECT
reset => c_state~8.OUTPUTSELECT
reset => c_state~9.OUTPUTSELECT
reset => c_state~10.OUTPUTSELECT
reset => c_state~11.OUTPUTSELECT
reset => c_state~12.OUTPUTSELECT
reset => c_state~13.OUTPUTSELECT
reset => c_state~14.OUTPUTSELECT
reset => c_state~15.OUTPUTSELECT
key => c_state~0.DATAA
key => n_state.S2.DATAB
key => n_state.S3.DATAB
key => n_state.S4.DATAB
key => n_state.S5.DATAB
key => n_state.S6.DATAB
key => n_state.S7.DATAB
key => n_state.S8.DATAB
key => n_state.S9.DATAB
key => n_state.S10.DATAB
key => n_state.S11.DATAB
key => n_state.S12.DATAB
key => n_state.S13.DATAB
key => n_state.S14.DATAB
key => Selector0.IN1
key => n_state.S1.DATAB
key_pressed <= key_pressed~0.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|GPIO:uGPIO|key_detect:sw8
clk => c_state~20.DATAIN
reset => c_state~0.OUTPUTSELECT
reset => c_state~1.OUTPUTSELECT
reset => c_state~2.OUTPUTSELECT
reset => c_state~3.OUTPUTSELECT
reset => c_state~4.OUTPUTSELECT
reset => c_state~5.OUTPUTSELECT
reset => c_state~6.OUTPUTSELECT
reset => c_state~7.OUTPUTSELECT
reset => c_state~8.OUTPUTSELECT
reset => c_state~9.OUTPUTSELECT
reset => c_state~10.OUTPUTSELECT
reset => c_state~11.OUTPUTSELECT
reset => c_state~12.OUTPUTSELECT
reset => c_state~13.OUTPUTSELECT
reset => c_state~14.OUTPUTSELECT
reset => c_state~15.OUTPUTSELECT
key => c_state~0.DATAA
key => n_state.S2.DATAB
key => n_state.S3.DATAB
key => n_state.S4.DATAB
key => n_state.S5.DATAB
key => n_state.S6.DATAB
key => n_state.S7.DATAB
key => n_state.S8.DATAB
key => n_state.S9.DATAB
key => n_state.S10.DATAB
key => n_state.S11.DATAB
key => n_state.S12.DATAB
key => n_state.S13.DATAB
key => n_state.S14.DATAB
key => Selector0.IN1
key => n_state.S1.DATAB
key_pressed <= key_pressed~0.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|GPIO:uGPIO|key_detect:sw9
clk => c_state~20.DATAIN
reset => c_state~0.OUTPUTSELECT
reset => c_state~1.OUTPUTSELECT
reset => c_state~2.OUTPUTSELECT
reset => c_state~3.OUTPUTSELECT
reset => c_state~4.OUTPUTSELECT
reset => c_state~5.OUTPUTSELECT
reset => c_state~6.OUTPUTSELECT
reset => c_state~7.OUTPUTSELECT
reset => c_state~8.OUTPUTSELECT
reset => c_state~9.OUTPUTSELECT
reset => c_state~10.OUTPUTSELECT
reset => c_state~11.OUTPUTSELECT
reset => c_state~12.OUTPUTSELECT
reset => c_state~13.OUTPUTSELECT
reset => c_state~14.OUTPUTSELECT
reset => c_state~15.OUTPUTSELECT
key => c_state~0.DATAA
key => n_state.S2.DATAB
key => n_state.S3.DATAB
key => n_state.S4.DATAB
key => n_state.S5.DATAB
key => n_state.S6.DATAB
key => n_state.S7.DATAB
key => n_state.S8.DATAB
key => n_state.S9.DATAB
key => n_state.S10.DATAB
key => n_state.S11.DATAB
key => n_state.S12.DATAB
key => n_state.S13.DATAB
key => n_state.S14.DATAB
key => Selector0.IN1
key => n_state.S1.DATAB
key_pressed <= key_pressed~0.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|GPIO:uGPIO|key_detect:sw10
clk => c_state~20.DATAIN
reset => c_state~0.OUTPUTSELECT
reset => c_state~1.OUTPUTSELECT
reset => c_state~2.OUTPUTSELECT
reset => c_state~3.OUTPUTSELECT
reset => c_state~4.OUTPUTSELECT
reset => c_state~5.OUTPUTSELECT
reset => c_state~6.OUTPUTSELECT
reset => c_state~7.OUTPUTSELECT
reset => c_state~8.OUTPUTSELECT
reset => c_state~9.OUTPUTSELECT
reset => c_state~10.OUTPUTSELECT
reset => c_state~11.OUTPUTSELECT
reset => c_state~12.OUTPUTSELECT
reset => c_state~13.OUTPUTSELECT
reset => c_state~14.OUTPUTSELECT
reset => c_state~15.OUTPUTSELECT
key => c_state~0.DATAA
key => n_state.S2.DATAB
key => n_state.S3.DATAB
key => n_state.S4.DATAB
key => n_state.S5.DATAB
key => n_state.S6.DATAB
key => n_state.S7.DATAB
key => n_state.S8.DATAB
key => n_state.S9.DATAB
key => n_state.S10.DATAB
key => n_state.S11.DATAB
key => n_state.S12.DATAB
key => n_state.S13.DATAB
key => n_state.S14.DATAB
key => Selector0.IN1
key => n_state.S1.DATAB
key_pressed <= key_pressed~0.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|GPIO:uGPIO|key_detect:sw11
clk => c_state~20.DATAIN
reset => c_state~0.OUTPUTSELECT
reset => c_state~1.OUTPUTSELECT
reset => c_state~2.OUTPUTSELECT
reset => c_state~3.OUTPUTSELECT
reset => c_state~4.OUTPUTSELECT
reset => c_state~5.OUTPUTSELECT
reset => c_state~6.OUTPUTSELECT
reset => c_state~7.OUTPUTSELECT
reset => c_state~8.OUTPUTSELECT
reset => c_state~9.OUTPUTSELECT
reset => c_state~10.OUTPUTSELECT
reset => c_state~11.OUTPUTSELECT
reset => c_state~12.OUTPUTSELECT
reset => c_state~13.OUTPUTSELECT
reset => c_state~14.OUTPUTSELECT
reset => c_state~15.OUTPUTSELECT
key => c_state~0.DATAA
key => n_state.S2.DATAB
key => n_state.S3.DATAB
key => n_state.S4.DATAB
key => n_state.S5.DATAB
key => n_state.S6.DATAB
key => n_state.S7.DATAB
key => n_state.S8.DATAB
key => n_state.S9.DATAB
key => n_state.S10.DATAB
key => n_state.S11.DATAB
key => n_state.S12.DATAB
key => n_state.S13.DATAB
key => n_state.S14.DATAB
key => Selector0.IN1
key => n_state.S1.DATAB
key_pressed <= key_pressed~0.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|GPIO:uGPIO|key_detect:sw12
clk => c_state~20.DATAIN
reset => c_state~0.OUTPUTSELECT
reset => c_state~1.OUTPUTSELECT
reset => c_state~2.OUTPUTSELECT
reset => c_state~3.OUTPUTSELECT
reset => c_state~4.OUTPUTSELECT
reset => c_state~5.OUTPUTSELECT
reset => c_state~6.OUTPUTSELECT
reset => c_state~7.OUTPUTSELECT
reset => c_state~8.OUTPUTSELECT
reset => c_state~9.OUTPUTSELECT
reset => c_state~10.OUTPUTSELECT
reset => c_state~11.OUTPUTSELECT
reset => c_state~12.OUTPUTSELECT
reset => c_state~13.OUTPUTSELECT
reset => c_state~14.OUTPUTSELECT
reset => c_state~15.OUTPUTSELECT
key => c_state~0.DATAA
key => n_state.S2.DATAB
key => n_state.S3.DATAB
key => n_state.S4.DATAB
key => n_state.S5.DATAB
key => n_state.S6.DATAB
key => n_state.S7.DATAB
key => n_state.S8.DATAB
key => n_state.S9.DATAB
key => n_state.S10.DATAB
key => n_state.S11.DATAB
key => n_state.S12.DATAB
key => n_state.S13.DATAB
key => n_state.S14.DATAB
key => Selector0.IN1
key => n_state.S1.DATAB
key_pressed <= key_pressed~0.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|GPIO:uGPIO|key_detect:sw13
clk => c_state~20.DATAIN
reset => c_state~0.OUTPUTSELECT
reset => c_state~1.OUTPUTSELECT
reset => c_state~2.OUTPUTSELECT
reset => c_state~3.OUTPUTSELECT
reset => c_state~4.OUTPUTSELECT
reset => c_state~5.OUTPUTSELECT
reset => c_state~6.OUTPUTSELECT
reset => c_state~7.OUTPUTSELECT
reset => c_state~8.OUTPUTSELECT
reset => c_state~9.OUTPUTSELECT
reset => c_state~10.OUTPUTSELECT
reset => c_state~11.OUTPUTSELECT
reset => c_state~12.OUTPUTSELECT
reset => c_state~13.OUTPUTSELECT
reset => c_state~14.OUTPUTSELECT
reset => c_state~15.OUTPUTSELECT
key => c_state~0.DATAA
key => n_state.S2.DATAB
key => n_state.S3.DATAB
key => n_state.S4.DATAB
key => n_state.S5.DATAB
key => n_state.S6.DATAB
key => n_state.S7.DATAB
key => n_state.S8.DATAB
key => n_state.S9.DATAB
key => n_state.S10.DATAB
key => n_state.S11.DATAB
key => n_state.S12.DATAB
key => n_state.S13.DATAB
key => n_state.S14.DATAB
key => Selector0.IN1
key => n_state.S1.DATAB
key_pressed <= key_pressed~0.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|GPIO:uGPIO|key_detect:sw14
clk => c_state~20.DATAIN
reset => c_state~0.OUTPUTSELECT
reset => c_state~1.OUTPUTSELECT
reset => c_state~2.OUTPUTSELECT
reset => c_state~3.OUTPUTSELECT
reset => c_state~4.OUTPUTSELECT
reset => c_state~5.OUTPUTSELECT
reset => c_state~6.OUTPUTSELECT
reset => c_state~7.OUTPUTSELECT
reset => c_state~8.OUTPUTSELECT
reset => c_state~9.OUTPUTSELECT
reset => c_state~10.OUTPUTSELECT
reset => c_state~11.OUTPUTSELECT
reset => c_state~12.OUTPUTSELECT
reset => c_state~13.OUTPUTSELECT
reset => c_state~14.OUTPUTSELECT
reset => c_state~15.OUTPUTSELECT
key => c_state~0.DATAA
key => n_state.S2.DATAB
key => n_state.S3.DATAB
key => n_state.S4.DATAB
key => n_state.S5.DATAB
key => n_state.S6.DATAB
key => n_state.S7.DATAB
key => n_state.S8.DATAB
key => n_state.S9.DATAB
key => n_state.S10.DATAB
key => n_state.S11.DATAB
key => n_state.S12.DATAB
key => n_state.S13.DATAB
key => n_state.S14.DATAB
key => Selector0.IN1
key => n_state.S1.DATAB
key_pressed <= key_pressed~0.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|GPIO:uGPIO|key_detect:sw15
clk => c_state~20.DATAIN
reset => c_state~0.OUTPUTSELECT
reset => c_state~1.OUTPUTSELECT
reset => c_state~2.OUTPUTSELECT
reset => c_state~3.OUTPUTSELECT
reset => c_state~4.OUTPUTSELECT
reset => c_state~5.OUTPUTSELECT
reset => c_state~6.OUTPUTSELECT
reset => c_state~7.OUTPUTSELECT
reset => c_state~8.OUTPUTSELECT
reset => c_state~9.OUTPUTSELECT
reset => c_state~10.OUTPUTSELECT
reset => c_state~11.OUTPUTSELECT
reset => c_state~12.OUTPUTSELECT
reset => c_state~13.OUTPUTSELECT
reset => c_state~14.OUTPUTSELECT
reset => c_state~15.OUTPUTSELECT
key => c_state~0.DATAA
key => n_state.S2.DATAB
key => n_state.S3.DATAB
key => n_state.S4.DATAB
key => n_state.S5.DATAB
key => n_state.S6.DATAB
key => n_state.S7.DATAB
key => n_state.S8.DATAB
key => n_state.S9.DATAB
key => n_state.S10.DATAB
key => n_state.S11.DATAB
key => n_state.S12.DATAB
key => n_state.S13.DATAB
key => n_state.S14.DATAB
key => Selector0.IN1
key => n_state.S1.DATAB
key_pressed <= key_pressed~0.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|GPIO:uGPIO|key_detect:sw16
clk => c_state~20.DATAIN
reset => c_state~0.OUTPUTSELECT
reset => c_state~1.OUTPUTSELECT
reset => c_state~2.OUTPUTSELECT
reset => c_state~3.OUTPUTSELECT
reset => c_state~4.OUTPUTSELECT
reset => c_state~5.OUTPUTSELECT
reset => c_state~6.OUTPUTSELECT
reset => c_state~7.OUTPUTSELECT
reset => c_state~8.OUTPUTSELECT
reset => c_state~9.OUTPUTSELECT
reset => c_state~10.OUTPUTSELECT
reset => c_state~11.OUTPUTSELECT
reset => c_state~12.OUTPUTSELECT
reset => c_state~13.OUTPUTSELECT
reset => c_state~14.OUTPUTSELECT
reset => c_state~15.OUTPUTSELECT
key => c_state~0.DATAA
key => n_state.S2.DATAB
key => n_state.S3.DATAB
key => n_state.S4.DATAB
key => n_state.S5.DATAB
key => n_state.S6.DATAB
key => n_state.S7.DATAB
key => n_state.S8.DATAB
key => n_state.S9.DATAB
key => n_state.S10.DATAB
key => n_state.S11.DATAB
key => n_state.S12.DATAB
key => n_state.S13.DATAB
key => n_state.S14.DATAB
key => Selector0.IN1
key => n_state.S1.DATAB
key_pressed <= key_pressed~0.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|GPIO:uGPIO|key_detect:sw17
clk => c_state~20.DATAIN
reset => c_state~0.OUTPUTSELECT
reset => c_state~1.OUTPUTSELECT
reset => c_state~2.OUTPUTSELECT
reset => c_state~3.OUTPUTSELECT
reset => c_state~4.OUTPUTSELECT
reset => c_state~5.OUTPUTSELECT
reset => c_state~6.OUTPUTSELECT
reset => c_state~7.OUTPUTSELECT
reset => c_state~8.OUTPUTSELECT
reset => c_state~9.OUTPUTSELECT
reset => c_state~10.OUTPUTSELECT
reset => c_state~11.OUTPUTSELECT
reset => c_state~12.OUTPUTSELECT
reset => c_state~13.OUTPUTSELECT
reset => c_state~14.OUTPUTSELECT
reset => c_state~15.OUTPUTSELECT
key => c_state~0.DATAA
key => n_state.S2.DATAB
key => n_state.S3.DATAB
key => n_state.S4.DATAB
key => n_state.S5.DATAB
key => n_state.S6.DATAB
key => n_state.S7.DATAB
key => n_state.S8.DATAB
key => n_state.S9.DATAB
key => n_state.S10.DATAB
key => n_state.S11.DATAB
key => n_state.S12.DATAB
key => n_state.S13.DATAB
key => n_state.S14.DATAB
key => Selector0.IN1
key => n_state.S1.DATAB
key_pressed <= key_pressed~0.DB_MAX_OUTPUT_PORT_TYPE


