Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Feb 13 01:19:08 2026
| Host         : GoldenFlower running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xck26
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  1443 |
|    Minimum number of control sets                        |  1419 |
|    Addition due to synthesis replication                 |    24 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1382 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  1443 |
| >= 0 to < 4        |   225 |
| >= 4 to < 6        |   138 |
| >= 6 to < 8        |    82 |
| >= 8 to < 10       |   376 |
| >= 10 to < 12      |   135 |
| >= 12 to < 14      |    25 |
| >= 14 to < 16      |    22 |
| >= 16              |   440 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |           25585 |         4533 |
| No           | No                    | Yes                    |             166 |           46 |
| No           | Yes                   | No                     |            2747 |          849 |
| Yes          | No                    | No                     |           17383 |         3515 |
| Yes          | No                    | Yes                    |             200 |           28 |
| Yes          | Yes                   | No                     |            6125 |         1392 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|               Clock Signal               |                                                                                                                                                          Enable Signal                                                                                                                                                         |                                                                                                                                                      Set/Reset Signal                                                                                                                                                      | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_datacmd2hp/u_cmd_fifo_2/areset_d                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/areset_d                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[0].u_fifo_data_last/areset_d                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[1].u_fifo_data_last/areset_d                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[3].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[0].cex_pipe_p3_r                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/areset_d                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[4].at_tvalid_r                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_sctrl/instr_fifo/areset_d                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_data_reg[16]_7[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/data_cmd_fifo_u0/u_cmd_fifo_0/areset_d                                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[1].at_tvalid_r                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/dv_pre15_r                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/u_axis_sync_fifo/areset_d                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/argmax_switch_u0/u_save_argmax/fifo_u0/areset_d                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[1].cex_pipe_p3_r                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_datacmd2hp/u_cmd_fifo_0/areset_d                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_ins_parser/SR[0]                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[2].at_tvalid_r                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/GenImgDataFifo[13].u_fifo/u_axis_sync_fifo/areset_d                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[0].at_tvalid_r                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].u_wrfifo_img/GenLoadN.u_fifo_load_wr_img/areset_d                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_img/GenLoadN.u_fifo_load_wr_img/areset_d                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_wgt/GenLoadN.u_fifo_load_wr_img/areset_d                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_bias/GenLoadN.u_fifo_load_wr_img/areset_d                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_mean/GenLoadN.u_fifo_load_wr_img/areset_d                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_cctrl/u_fifo_dpdby/areset_d                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[3].at_tvalid_r                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/GenArFifoEna.u_arfifo/u_axis_sync_fifo/areset_d                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[7].at_tvalid_r                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[5].at_tvalid_r                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[6].at_tvalid_r                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_rfifo/u_axis_sync_fifo/areset_d                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[1].cex_pipe_p3_r                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/GenImgDataFifo[12].u_fifo/u_axis_sync_fifo/areset_d                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/data_cmd_fifo_u0/u_cmd_fifo_0/areset_d                                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[0].u_cfg_fifo/areset_d                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[3].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[1].cex_pipe_p3_r                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_pctrl/instr_fifo/areset_d                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/instr_fifo/areset_d                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_ds_sig_soatvld_pre4/BIT[4].DX.d_r_reg[4][0]_rep__14_0[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/gen_cmp_ptr[0].cmp_ptr_fifo/areset_d                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/gen_cmp_ptr[1].cmp_ptr_fifo/areset_d                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/instr_fifo/areset_d                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[0].cex_pipe_p3_r                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_cctrl/instr_fifo/areset_d                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/M_READY_I                                                                                                                                                           | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_writer_gen[0].u_alu_writer/u_fifo_alu_wr/areset_d                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedatafifo/areset_d                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedatafifo/areset_d                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/argmax_switch_u0/u_save_argmax/fifo_u0/areset_d                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_ins_parser/u_insctrl/u_fifo_done/areset_d                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[0].cex_pipe_p3_r                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/GenWp[0].u_writer/u_fifo_start/areset_d                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[3].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[0].cex_pipe_p3_r                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                                                            | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i[127]_i_1_n_0                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/dvld_d1_r                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[3].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[1].cex_pipe_p3_r                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[1].u_routing/GenPgN.u_axi_rs/mode2.aresetn_d_reg[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/load_s1                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_hp0/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                 |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/pool_pea_tvalid                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/set_cnt_r[1]_i_1_n_0                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                              |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                        |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_mean/GenLoadN.u_fifo_load_wr_img/not_full                                                                                                                                                         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_mean/GenLoadN.u_fifo_load_wr_img/areset_d                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/data_cmd_fifo_u0/u_cmd_fifo_0/not_full                                                                                                                                                                          | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/data_cmd_fifo_u0/u_cmd_fifo_0/areset_d                                                                                                                                                                      |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/data_cmd_fifo_u0/u_cmd_fifo_0/not_full                                                                                                                                                                          | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/data_cmd_fifo_u0/u_cmd_fifo_0/areset_d                                                                                                                                                                      |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_rep[0].fifoaddr[1]_i_1_n_0                                                                                                                                                                 | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_rep[0].fifoaddr[1]_i_1__0_n_0                                                                                                                                                              | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_rep[0].fifoaddr[1]_i_1__1_n_0                                                                                                                                                              | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_ins_parser/u_insctrl/u_fifo_done/m_ram/not_full                                                                                                                                                                                                           | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_ins_parser/u_insctrl/u_fifo_done/areset_d                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/s_axi_bready[1][0]                                                                                                                                                                                                  | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedatafifo/not_full                                                                                                                                                                                                    | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedatafifo/areset_d                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/dm_ptr[1]_i_1_n_0                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_hp0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                        |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/not_full_1                                                                                                                                                                                                    | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/areset_d                                                                                                                                                                                                  |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_pctrl/instr_fifo/not_full                                                                                                                                                                                                                               | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_pctrl/instr_fifo/areset_d                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/need_arbitration                                                                                                                                                          | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_datacmd2hp/u_cmd_fifo_0/m_ram/not_full                                                                                                                                                                                                                  | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_datacmd2hp/u_cmd_fifo_0/areset_d                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/need_arbitration                                                                                                                                                          | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/argmax_switch_u0/u_save_argmax/fifo_u0/not_full                                                                                                                                                                 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/argmax_switch_u0/u_save_argmax/fifo_u0/areset_d                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_ele_parser/FSM_sequential_ins_sts[1]_i_1_n_0                                                                                                                                                                                                 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/rst                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_wgt/GenLoadN.u_fifo_load_wr_img/not_full                                                                                                                                                          | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_wgt/GenLoadN.u_fifo_load_wr_img/areset_d                                                                                                                                                      |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/s_axi_bready[0][0]                                                                                                                                                                                                  | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_hp0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                              |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/GenImgDataFifo[13].u_fifo/u_axis_sync_fifo/not_full                                                                                                                                                                                                             | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/GenImgDataFifo[13].u_fifo/u_axis_sync_fifo/areset_d                                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_ele_parser/ena_calc_o_reg_0                                                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/E[0]                                                                                                                                    | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_hp0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_writer_gen[0].u_alu_writer/u_fifo_alu_wr/not_full                                                                                                                                                                                                         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_writer_gen[0].u_alu_writer/u_fifo_alu_wr/areset_d                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/E[0]                                                                                                                                                                                                                     | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/SR[0]                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.splitter_aw_si/m_ready_d[1]_i_1_n_0                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[1].u_routing/u_dly_rvalid/E[0]                                                                                                                                                                                                              | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/read_data_pp[0].set_cnt_r[1]_i_1_n_0                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.splitter_aw_si/m_ready_d[1]_i_1__0_n_0                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[1].u_routing/u_dly_rvalid/E[0]                                                                                                                                                                                                              | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/read_data_pp[1].set_cnt_r[1]_i_1_n_0                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[1].u_routing/u_dly_rvalid/E[0]                                                                                                                                                                                                              | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/read_data_pp[2].set_cnt_r[1]_i_1_n_0                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.splitter_aw_si/m_ready_d[1]_i_1__1_n_0                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].u_wrfifo_img/GenLoadN.u_fifo_load_wr_img/not_full                                                                                                                                                          | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].u_wrfifo_img/GenLoadN.u_fifo_load_wr_img/areset_d                                                                                                                                                      |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[1].u_routing/u_dly_rvalid/E[0]                                                                                                                                                                                                              | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/read_data_pp[3].set_cnt_r[1]_i_1_n_0                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/GenWp[0].u_writer/u_fifo_start/not_full                                                                                                                                                                                                                        | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/GenWp[0].u_writer/u_fifo_start/areset_d                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/m_ready_d[1]_i_1__2_n_0                                                                                                                                                                                                                    |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_ins_parser/u_insctrl/u_fifo_done/m_ram/wea                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_datacmd2hp/u_cmd_fifo_2/m_ram/not_full                                                                                                                                                                                                                  | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_datacmd2hp/u_cmd_fifo_2/areset_d                                                                                                                                                                                                                    |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/argmax_switch_u0/u_save_argmax/fifo_u0/not_full                                                                                                                                                                 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/argmax_switch_u0/u_save_argmax/fifo_u0/areset_d                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_cctrl/u_fifo_dpdby/not_full                                                                                                                                                                                                            | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_cctrl/u_fifo_dpdby/areset_d                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/dv_pre20_r                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                            |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_img/GenLoadN.u_fifo_load_wr_img/not_full                                                                                                                                                          | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_img/GenLoadN.u_fifo_load_wr_img/areset_d                                                                                                                                                      |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_lctrl/instr_fifo/not_full                                                                                                                                                                                                                               | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/instr_fifo/areset_d                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[1].u_routing/GenPgN.u_axi_rs/mode2.aresetn_d_reg[0]                                                                                                                                                                                         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_data_reg[60]_0[0]                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/i___172_n_0                                                                                                                                                                                                                                               | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_sctrl/instr_fifo/areset_d                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/m_ready_d_reg[0][0]                                                                                                                                                                                                                           | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/i___0_n_0                                                                                                                                                                                                                                                 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/instr_fifo/areset_d                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedatafifo/not_full                                                                                                                                                                                                    | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedatafifo/areset_d                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/push                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_cctrl/instr_fifo/not_full                                                                                                                                                                                                              | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_cctrl/instr_fifo/areset_d                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_bias/GenLoadN.u_fifo_load_wr_img/not_full                                                                                                                                                         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_bias/GenLoadN.u_fifo_load_wr_img/areset_d                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/gen_cmp_ptr[1].cmp_ptr_fifo/not_full                                                                                                                                                                                             | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/gen_cmp_ptr[1].cmp_ptr_fifo/areset_d                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/gen_cmp_ptr[0].cmp_ptr_fifo/not_full                                                                                                                                                                                             | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/gen_cmp_ptr[0].cmp_ptr_fifo/areset_d                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/instr_fifo/E[0]                                                                                                                                                                                                             | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/rst_ps8_0_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/m_axi_rs_awhp0_reg/mode1.aresetn_d_reg_n_0_[1]                                                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/m_axi_rs_awhp0_reg/mode1.aresetn_d_reg_n_0_[0]                                                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/m_ram/gen_dm_port_st_machines[1].dm_trans_valid                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r                                                                                                                                                                                                                                                               |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/load_s1                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_axi_rready[1][0]                                                                                                                                                                                                  | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_axi_rready[0][0]                                                                                                                                                                                                  | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_hp0/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.rst_d2                                              |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_axi_rready[1][0]                                                                                                                                                                                                  | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_axi_rready[0][0]                                                                                                                                                                                                  | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/not_full                                                                                                                                                                                       | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/areset_d                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_hp0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/u_apb/paddr0                                                                                                                                                                                                                                                                                       | design_1_i/dpuczdx8g_0/inst/u_apb/psel[1]_i_1_n_0                                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[0].u_fifo_data_last/not_full                                                                                                                                                                                                  | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[0].u_fifo_data_last/areset_d                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[0].u_cfg_fifo/m_ram/gen_dm_port_st_machines[0].dm_trans_valid                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[1].u_fifo_data_last/not_full                                                                                                                                                                                                  | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[1].u_fifo_data_last/areset_d                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[0].u_cfg_fifo/not_full                                                                                                                                                                                       | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[0].u_cfg_fifo/areset_d                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/GenImgDataFifo[12].u_fifo/u_axis_sync_fifo/not_full                                                                                                                                                                                                             | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/GenImgDataFifo[12].u_fifo/u_axis_sync_fifo/areset_d                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/u_axis_sync_fifo/m_ram/not_full_0                                                                                                                                                                                        | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/u_axis_sync_fifo/areset_d                                                                                                                                                                                            |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_rfifo/u_axis_sync_fifo/not_full                                                                                                                                                                                                              | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_rfifo/u_axis_sync_fifo/areset_d                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/GenArFifoEna.u_arfifo/u_axis_sync_fifo/m_ram/not_full                                                                                                                                                                                          | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/GenArFifoEna.u_arfifo/u_axis_sync_fifo/areset_d                                                                                                                                                                                            |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_cnt/GenNlN.u_looper_sd_nl/GenNlN.trig_sd_nl                                                                                                                                                                                          | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_cnt/GenNlN.u_looper_sd_nl/cnt_r[2]_i_1_n_0                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_ins_parser/cnt_calc_r[2]_i_1_n_0                                                                                                                                                                                                                          | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r                                                                                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/argmax_switch_u0/u_save_argmax/chn_mask[2]_i_1__0_n_0                                                                                                                                                           | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r                                                                                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                                                                                     | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.grant_hot[2]_i_1__0_n_0                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/FSM_sequential_mi_state[2]_i_1_n_0                                                                                                                          | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_nl/so_wr_r_reg[0]                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.s_ready_i[2]_i_1_n_0                                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.s_ready_i[2]_i_1__0_n_0                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_hp0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                            |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_cctrl/u_fifo_dpdby/m_ram/E[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_hp0/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1] |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/width_cnt[9]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                            |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_cctrl/u_fifo_dpdby/E[0]                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r                                                                                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_cctrl/f_m_tready_w                                                                                                                                                                                                                     | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r                                                                                                                                                                                                                                                               |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[2]_i_1__0_n_0                                                                                                                                                                   | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt[2]_i_1_n_0                                                                                                                                                                       | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_cnt[2]_i_1__2_n_0                                                                                                                                                 | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[2].active_cnt[18]_i_1__2_n_0                                                                                                                                                | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[3].active_cnt[26]_i_1__2_n_0                                                                                                                                                | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[1].active_cnt[10]_i_1__2_n_0                                                                                                                                                | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.accept_cnt[2]_i_1__2_n_0                                                                                                                                                                    | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.accept_cnt[2]_i_1__0_n_0                                                                                                                                                                    | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[3].active_cnt[26]_i_1__0_n_0                                                                                                                                                | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[2].active_cnt[18]_i_1__0_n_0                                                                                                                                                | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[1].active_cnt[10]_i_1__0_n_0                                                                                                                                                | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_cnt[2]_i_1__0_n_0                                                                                                                                                 | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[2].active_cnt[18]_i_1__1_n_0                                                                                                                                                 | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.accept_cnt[2]_i_1__1_n_0                                                                                                                                                                     | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[3].active_cnt[26]_i_1__1_n_0                                                                                                                                                 | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[1].active_cnt[10]_i_1__1_n_0                                                                                                                                                 | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[0].active_cnt[2]_i_1__1_n_0                                                                                                                                                  | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[3].active_cnt[26]_i_1_n_0                                                                                                                                                    | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[1].active_cnt[10]_i_1_n_0                                                                                                                                                    | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                 |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[2].active_cnt[18]_i_1_n_0                                                                                                                                                    | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.accept_cnt[2]_i_1_n_0                                                                                                                                                                        | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_ds_sig/E[0]                                                                                                                                                                                                                                          | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_writer_gen[0].u_alu_writer/pix_cnt[2]_i_1_n_0                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[0].active_cnt[2]_i_1_n_0                                                                                                                                                     | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/FSM_onehot_gen_axi.write_cs[2]_i_1_n_0                                                                                                                                                                                     | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].pop_grp3                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_buf0                                                                                                                                                     | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].augm_img_mean.load_pad/pad_start_pre1[2]_i_1_n_0                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].augm_img_mean.load_pad/pad_start_pre2[2]_i_1_n_0                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].augm_img_mean.load_pad/pad_end_pre1[2]_i_1_n_0                                                                                                                                                         |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].augm_img_mean.load_pad/p_1_in                                                                                                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].augm_img_mean.load_pad/p_0_in                                                                                                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                                                                     | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/gen_arbiter.m_valid_i_reg_inv[0]                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].augm_img_mean.load_pad/pad_end_pre2[2]_i_1_n_0                                                                                                                                                         |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/p_0_in                                                                                                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/pad_start_pre2[2]_i_1__0_n_0                                                                                                                                                    |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/pad_start_pre1[2]_i_1__0_n_0                                                                                                                                                    |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/p_1_in                                                                                                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_fetch/sub_instr_idx0                                                                                                                                                                                                                   | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_fetch/sub_instr_idx[2]_i_1_n_0                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/pad_end_pre1[2]_i_1__0_n_0                                                                                                                                                      |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_pop                                                                                                                                                     | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/pad_end_pre2[2]_i_1__0_n_0                                                                                                                                                      |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/buf_cnt[2]_i_1__0_n_0                                                                                                                                         | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/wack_0                                                                                                                                                                                                                                          | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/areset_d                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/wack                                                                                                                                                                                                                                            | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[0].u_cfg_fifo/areset_d                                                                                                                                                                                   |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_hp0/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]    |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/width_cnt[9]_i_1__1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                            |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_pop                                                                                                                                                     | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_hp0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                           |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkwr/GenPtGrp[3].u_routing/GenPgN.u_axi_rs/mode2.aresetn_d_reg_0                                                                                                                                                                                      |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_wgt_bkwr/GenPtGrp[1].u_routing/GenPgN.u_axi_rs/mode2.aresetn_d_reg_0                                                                                                                                                                                      |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                            |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/S_AXI_WREADY_i_reg                                                                                                                      | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/argmax_switch_u0/u_save_argmax/chn_mask[2]_i_1_n_0                                                                                                                                                              | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r                                                                                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_serdes/GenDataN.cnt_par_i[2]_i_1_n_0                                                                                                                                                                                                             | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/rst                                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_hp0/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]_0                                                                                                                                                            |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_hp0/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/aresetn_d_reg_n_0_[0]                                                                                                                                                         |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                           |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/buf_cnt_reg[1][0]                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].pop_grp3                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                            |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_ele_parser/ena_calc_o_reg_0                                                                                                                                                                                                                  | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_mac_parser/start_r_d1_reg_0                                                                                                                                                                                                              |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_writer_gen[0].u_alu_writer/u_alu_bkwr_addr_gen/cnt_pxl_am_strh[2]_i_1__0_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_writer_gen[0].u_alu_writer/u_ds_startact/GenSrl16E.GenSrl[0].q_reg_reg_2[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_save_cmd_gen/dly_cnt[2]_i_2__0_n_0                                                                                                                                                                                       | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_save_cmd_gen/dly_cnt[2]_i_1_n_0                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_save_cmd_gen/dly_cnt[2]_i_2_n_0                                                                                                                                                                                          | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_save_cmd_gen/dly_cnt[2]_i_1__0_n_0                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/GenWp[0].u_writer/u_addr_gen/cnt_pxl_am_strh[2]_i_1_n_0                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].padding_num_d1[3]_i_1_n_0                                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                                                      | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].cs_reg[0]_0                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].bias_wr_buf_en[1]_i_1_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                                                      | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/data_cmd_fifo_u0/u_cmd_fifo_0/m_ram/wack                                                                                                                                                                        | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/data_cmd_fifo_u0/u_cmd_fifo_0/areset_d                                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                                                      | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_rid_i[3]_i_1_n_0                                                                                                                                                                                             | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].padding_num_d1[3]_i_1_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_cnt/u_looper_wgt_w/cnt_r_reg[2]_0[0]                                                                                                                                                                                                 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_cnt/u_looper_wgt_h/cnt_r[3]_i_1_n_0                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[3]_i_1_n_0                                                                                                                                                                                             | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].bias_wr_buf_en[0]_i_1_n_0                                                                                                                                                                              |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/data_cmd_fifo_u0/u_cmd_fifo_0/counter[3]_i_1__6_n_0                                                                                                                                                             | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/data_cmd_fifo_u0/u_cmd_fifo_0/areset_d                                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/data_cmd_fifo_u0/u_cmd_fifo_0/m_ram/wack                                                                                                                                                                        | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/data_cmd_fifo_u0/u_cmd_fifo_0/areset_d                                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]                                                                                                                                                                                                                                          | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/data_cmd_fifo_u0/u_cmd_fifo_0/counter[3]_i_1__4_n_0                                                                                                                                                             | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/data_cmd_fifo_u0/u_cmd_fifo_0/areset_d                                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                                                                  | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/FSM_sequential_state_machines[0].cs_reg_0                                                                                                                                                                                |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/ddr_offset_2                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].u_axi_rs_buf_wctrl/state_machines[0].p0_bigger_reg_3                                                                                                                                                       | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/dly_ena_reg[4][0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/gen_cmp_ptr[1].cmp_ptr_fifo/m_ram/not_empty_reg[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].u_axi_rs_buf_wctrl/rst_n_r_reg_0                                                                                                                                                                           | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].gen_vld_part3.vld_byte_p2[3]_i_1_n_0                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_hp0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/SR[0]                                                                                                                                                           |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/gen_cmp_ptr[0].cmp_ptr_fifo/m_ram/not_empty_reg[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/instr_fifo/FSM_sequential_cs_reg[1][0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                                                                  | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/SR[0]                                                                                                                                                           |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp_i_4_n_0                                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_cnt[3]_i_1_n_0                                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.splitter_aw_si/s_axi_awready[0]                                                                                                                                                                                               | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                 |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_hp0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/SR[0]                                                                                                                                                          |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/aresetn_d_reg_n_0_[0]                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/data_cmd_fifo_u0/dly_srl[3]_i_1__0_n_0                                                                                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/m_ram/gen_dm_port_st_machines[1].got_dm_tlast_reg_2                                                                                                                                            | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r                                                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/aresetn_d_reg[1]_0                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.s_ready_i_reg[2]_0[2]                                                                                                                                                                                                             | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/m_axis_cmd_tvalid_reg[0]                                                                                                                                                                                                                        | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r                                                                                                                                                                                                                                                               |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/SR[0]                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/pad_start_pre30                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_nl/u_ds_ser/nl_tvalid_o                                                                                                                                                                                                                             | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_nl/u_ds_ser/SR[0]                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/pad_end_pre30                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_nl/nl_trig_vld_r_reg_1[0]                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/i___167_n_0                                                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_ds_sig_accu_tvalid_pre/accu_tvalid_pre_w                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/data_cmd_fifo_u0/dly_srl[3]_i_1_n_0                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_cnt/u_looper_wgt_w/E[0]                                                                                                                                                                                                              | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_cnt/u_looper_wgt_w/cnt_r[3]_i_1__0_n_0                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[0].u_fifo_data_last/m_ram/E[0]                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[0].u_fifo_data_last/areset_d                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].augm_img_mean.load_pad/pad_end_pre30                                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[0].u_fifo_data_last/m_ram/wea                                                                                                                                                                                                 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[0].u_fifo_data_last/areset_d                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[0].u_fifo_data_last/counter[3]_i_1__1_n_0                                                                                                                                                                                     | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[0].u_fifo_data_last/areset_d                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].augm_img_mean.load_pad/pad_start_pre30                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[0].u_cfg_fifo/m_ram/gen_dm_port_st_machines[0].got_dm_tlast_reg_0                                                                                                                                            | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[1].u_fifo_data_last/m_ram/E[0]                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[1].u_fifo_data_last/areset_d                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_cnt/E[0]                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[1].u_fifo_data_last/m_ram/wea                                                                                                                                                                                                 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[1].u_fifo_data_last/areset_d                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[1].u_fifo_data_last/counter[3]_i_1__2_n_0                                                                                                                                                                                     | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[1].u_fifo_data_last/areset_d                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_pad_mask/sel                                                                                                                                                                                                                         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_ins_parser/SR[0]                                                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[0].burst_bytes[8]_i_2_n_0                                                                                                                                                                                                     | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[0].burst_bytes[8]_i_1_n_0                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_ele_parser/ins_init_ten_d1_n_r[3]_i_1_n_0                                                                                                                                                                                                |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_axi_rs_buf_wctrl/state_machines[1].p0_bigger_reg_2[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/ddr_offset_2                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_axi_rs_buf_wctrl/state_machines[1].cs_reg[0]_1                                                                                                                                                           | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_axi_rs_buf_wctrl/state_machines[1].is_first_data_reg                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[0].m_axi_arlen[0][3]_i_2_n_0                                                                                                                                                                                                  | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[0].m_axi_arlen[0][3]_i_1_n_0                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/u_apb/prdata0                                                                                                                                                                                                                                                                                      | design_1_i/dpuczdx8g_0/inst/u_apb/paddr_reg[11]_1                                                                                                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/u_apb/prdata0_0                                                                                                                                                                                                                                                                                    | design_1_i/dpuczdx8g_0/inst/u_apb/prdata[31]_i_1_n_0                                                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[1].burst_bytes[8]_i_2_n_0                                                                                                                                                                                                     | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[1].burst_bytes[8]_i_1_n_0                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/u_apb/paddr_reg[5]_5                                                                                                                                                                                                                                                                               | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/u_apb/paddr_reg[11]_0                                                                                                                                                                                                                                                                              | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[1].m_axi_arlen[1][3]_i_2_n_0                                                                                                                                                                                                  | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[1].m_axi_arlen[1][3]_i_1_n_0                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/GenArFifoEna.u_arfifo/E[0]                                                                                                                                                                                                                     | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_img_cnt/u_looper_ker_d/cnt_r[3]_i_1__3_n_0                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/dly_ena_reg[4][0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rbuf_en                                                                                                                                                     | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/u_axis_sync_fifo/m_ram/wack                                                                                                                                                                                              | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/u_axis_sync_fifo/areset_d                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_pad_mask/sel                                                                                                                                                                                                                                 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_mac_parser/SR[0]                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_pad_mask/ini_w_cnt_r[4]_i_1__0_n_0                                                                                                                                                                                                           | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_mac_parser/SR[0]                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_ker_d_jump_dly2/wack                                                                                                                                                                                                                         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/GenArFifoEna.u_arfifo/u_axis_sync_fifo/areset_d                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/GenArFifoEna.u_arfifo/u_axis_sync_fifo/m_ram/E[0]                                                                                                                                                                                              | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/GenArFifoEna.u_arfifo/u_axis_sync_fifo/areset_d                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/dm_cfg_bridge/cfg_dm_wr_en[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                            |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/dm_cfg_bridge/cfg_dm_wr_en[1]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/rst_ps8_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/dm_cfg_bridge/gen_dm_port_st_machines[1].cfg_dm_wr_en[1]_i_1_n_0                                                                                                                                                                               | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r                                                                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/dm_cfg_bridge/gen_dm_port_st_machines[0].cfg_dm_wr_en[0]_i_1_n_0                                                                                                                                                                               | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r                                                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/FSM_sequential_state_machines[0].cs_reg_1                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/m_axi_awready[0][0]                                                                                                                                                                                                                           | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                                                                                                                                                   | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_ins_parser/reg_pipe_img_addr_r_reg[43]_0[35]                                                                                                                                                                                                          |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_ins_parser/reg_pipe_img_addr_r_reg[43]_0[40]                                                                                                                                                                                                          |                4 |              5 |         1.25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_ins_parser/reg_pipe_img_addr_r_reg[43]_0[37]                                                                                                                                                                                                          |                4 |              5 |         1.25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_ins_parser/reg_pipe_img_addr_r_reg[43]_0[43]                                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_ins_parser/reg_pipe_img_addr_r_reg[43]_0[34]                                                                                                                                                                                                          |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                                                                                                                                                   | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                 |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_ins_parser/reg_pipe_img_addr_r_reg[43]_0[33]                                                                                                                                                                                                          |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_ins_parser/reg_pipe_img_addr_r_reg[43]_0[38]                                                                                                                                                                                                          |                4 |              5 |         1.25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_ins_parser/reg_pipe_img_addr_r_reg[43]_0[36]                                                                                                                                                                                                          |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_ins_parser/reg_pipe_img_addr_r_reg[43]_0[39]                                                                                                                                                                                                          |                5 |              5 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_ins_parser/reg_pipe_img_addr_r_reg[43]_0[41]                                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_2                                                                                                                                                                                   | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                 |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_3                                                                                                                                                                                   | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                 |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_2                                                                                                                                                                                   | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                 |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                                                                                                                                                   | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_3                                                                                                                                                                                   | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                                                                                                                                                   | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].u_axi_rs_buf_wctrl/state_machines[0].p0_bigger_reg_0[0]                                                                                                                                                    | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].sum_p0_p1                                                                                                                                                                                              |                4 |              5 |         1.25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0                                                                                                                                                                                  | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1                                                                                                                                                                                  | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                 |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_3                                                                                                                                                                                  | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_2                                                                                                                                                                                  | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_2                                                                                                                                                                                  | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1                                                                                                                                                                                  | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0                                                                                                                                                                                  | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_3                                                                                                                                                                                  | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                 |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_axi_rs_buf_wctrl/state_machines[1].cs_reg[0]_2[0]                                                                                                                                                        | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].sum_p0_p1[5]_i_1_n_0                                                                                                                                                                                   |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/save_num_this_beat[4]_i_1__0_n_0                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                            |                5 |              5 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].augm_img_mean.load_pad/pad_end_num[4]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/USE_RTL_ADDR.addr_q                                                                                                                                                 | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/cmd_ready_i_reg[0]                                                                                                                                                  | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].augm_img_mean.load_pad/pad_start_num                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/NO_CMD_QUEUE.cmd_cnt0                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/save_num_this_beat[4]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                            |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                                                                                          | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/pad_start_num                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                            |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/so_wr_r_reg_4[0]                                                                                                                                                                                                                                      | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/GenWp[0].u_writer/u_fifo_start/areset_d                                                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/pad_end_num[4]_i_1__0_n_0                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                            |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_pad_mask/ini_w_cnt_r[4]_i_1_n_0                                                                                                                                                                                                      | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_ins_parser/SR[0]                                                                                                                                                                                                                                      |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/GenWp[0].u_writer/u_fifo_start/rack                                                                                                                                                                                                                            | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/GenWp[0].u_writer/u_fifo_start/areset_d                                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/argmax_switch_u0/u_save_argmax/tvalid_reg0                                                                                                                                                                      | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/argmax_switch_u0/u_save_argmax/chn_cnt[0][7]_i_1__0_n_0                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                           |                                                                                                                                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                                                 |                                                                                                                                                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/i___168_n_0                                                                                                                                                                                                                                               | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r                                                                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].cs_reg[0]_1                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                            |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/argmax_switch_u0/u_save_argmax/tvalid_reg0                                                                                                                                                                      | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/argmax_switch_u0/u_save_argmax/chn_cnt[0][7]_i_1_n_0                                                                                                                                                        |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_ins_parser/reg_pipe_img_addr_r_reg[43]_0[42]                                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/u_axis_sync_fifo/m_ram/E[0]                                                                                                                                                                                              | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/u_axis_sync_fifo/areset_d                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                                                                     | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/E[0]                                                                                                                                                                     | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r                                                                                                                                                                                                                                                               |                3 |              6 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr[5]_i_2_n_0                                                                                                                                           | design_1_i/axi_interconnect_hp0/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr[5]_i_1_n_0                                                                                                                                       |                3 |              6 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/E[0]                                                                                                                                                                     | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r                                                                                                                                                                                                                                                               |                3 |              6 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].u_axi_rs_buf_wctrl/state_machines[0].is_p0_zero_reg_1[0]                                                                                                                                                   | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].sum_p0_p1                                                                                                                                                                                              |                6 |              6 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/pool_pea_tvalid                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/pea_tvalid_d_reg_1                                                                                                                                                                                                                         |                5 |              6 |         1.20 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/argmax_switch_u0/u_save_argmax/fifo_u0/m_ram/wea                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/argmax_switch_u0/u_save_argmax/fifo_u0/areset_d                                                                                                                                                             |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/m_ram/gen_dm_port_st_machines[1].mode1_proc_almost_done_reg[0]                                                                                                                                 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r                                                                                                                                                                                                                                                               |                4 |              6 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/s_axi_wvalid_0[0]                                                                                                                       | design_1_i/axi_interconnect_hp0/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/s_axi_wvalid_0[0]                                                                                                                   |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/GenImgDataFifo[13].u_fifo/u_axis_sync_fifo/counter[5]_i_1__4_n_0                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/GenImgDataFifo[13].u_fifo/u_axis_sync_fifo/areset_d                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/argmax_switch_u0/u_save_argmax/fifo_u0/m_ram/E[0]                                                                                                                                                               | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/argmax_switch_u0/u_save_argmax/fifo_u0/areset_d                                                                                                                                                             |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[3].u_routing/u_dly_rvalid/wack_2                                                                                                                                                                                                            | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/GenImgDataFifo[13].u_fifo/u_axis_sync_fifo/areset_d                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/argmax_switch_u0/u_save_argmax/fifo_u0/counter[5]_i_1__1_n_0                                                                                                                                                    | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/argmax_switch_u0/u_save_argmax/fifo_u0/areset_d                                                                                                                                                             |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/instr_fifo/RSTB                                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/argmax_switch_u0/u_save_argmax/fifo_u0/m_ram/E[0]                                                                                                                                                               | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/argmax_switch_u0/u_save_argmax/fifo_u0/areset_d                                                                                                                                                             |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg_0[0]                                                                                                                                                     | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/cmd_b_push_block_reg_0[0]                                                                                                                                                 | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/s_awvalid_reg                                                                                                                           |                                                                                                                                                                                                                                                                                                                            |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/rst_ps8_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                                    | design_1_i/rst_ps8_0_100M/U0/SEQ/seq_clr                                                                                                                                                                                                                                                                                   |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/i___9_n_0                                                                                                                                                                                                                                                 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r                                                                                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/argmax_switch_u0/u_save_argmax/fifo_u0/counter[5]_i_1__2_n_0                                                                                                                                                    | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/argmax_switch_u0/u_save_argmax/fifo_u0/areset_d                                                                                                                                                             |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/argmax_switch_u0/u_save_argmax/fifo_u0/m_ram/wea                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/argmax_switch_u0/u_save_argmax/fifo_u0/areset_d                                                                                                                                                             |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_axi_rs_buf_wctrl/state_machines[1].is_in_chs_tail_reg_0[0]                                                                                                                                               | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].sum_p0_p1[5]_i_1_n_0                                                                                                                                                                                   |                6 |              6 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[2].u_routing/u_dly_rvalid/wack                                                                                                                                                                                                              | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/GenImgDataFifo[12].u_fifo/u_axis_sync_fifo/areset_d                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedatafifo/counter[5]_i_1__6_n_0                                                                                                                                                                                       | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedatafifo/areset_d                                                                                                                                                                                                |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedatafifo/counter[5]_i_1__5_n_0                                                                                                                                                                                       | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedatafifo/areset_d                                                                                                                                                                                                |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_ker_d_jump_dly2/E[0]                                                                                                                                                                                                                         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_rfifo/u_axis_sync_fifo/areset_d                                                                                                                                                                                                          |                3 |              6 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_rfifo/u_axis_sync_fifo/m_ram/BIT[5].DX.d_r_reg[5][0]_0[0]                                                                                                                                                                                    | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_rfifo/u_axis_sync_fifo/areset_d                                                                                                                                                                                                          |                4 |              6 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/gen_cmp_ptr[1].cmp_ptr_fifo/m_ram/E[0]                                                                                                                                                                                           | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/gen_cmp_ptr[1].cmp_ptr_fifo/areset_d                                                                                                                                                                                         |                3 |              6 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/pool_pea_tvalid                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/pea_tvalid_d_reg_0                                                                                                                                                                                                                         |                5 |              6 |         1.20 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/pool_pea_tvalid                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/pea_tvalid_d_reg_2                                                                                                                                                                                                                         |                5 |              6 |         1.20 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/pool_pea_tvalid                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/pea_tvalid_d_reg_4                                                                                                                                                                                                                         |                5 |              6 |         1.20 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/pool_pea_tvalid                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/pea_tvalid_d_reg_6                                                                                                                                                                                                                         |                5 |              6 |         1.20 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/pool_pea_tvalid                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/pea_tvalid_d_reg_7                                                                                                                                                                                                                         |                5 |              6 |         1.20 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/pool_pea_tvalid                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/pea_tvalid_d_reg_8                                                                                                                                                                                                                         |                6 |              6 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/pool_pea_tvalid                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/pea_tvalid_d_reg_5                                                                                                                                                                                                                         |                6 |              6 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/pool_pea_tvalid                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/pea_tvalid_d_reg_3                                                                                                                                                                                                                         |                4 |              6 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/GenImgDataFifo[12].u_fifo/u_axis_sync_fifo/counter[5]_i_1__3_n_0                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/GenImgDataFifo[12].u_fifo/u_axis_sync_fifo/areset_d                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/gen_cmp_ptr[1].cmp_ptr_fifo/m_ram/not_empty_reg[0]                                                                                                                                                                               | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/gen_cmp_ptr[1].cmp_ptr_fifo/areset_d                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[0].u_cfg_fifo/m_ram/E[0]                                                                                                                                                                                     | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r                                                                                                                                                                                                                                                               |                4 |              6 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/gen_cmp_ptr[0].cmp_ptr_fifo/m_ram/not_empty_reg[0]                                                                                                                                                                               | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/gen_cmp_ptr[0].cmp_ptr_fifo/areset_d                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/gen_cmp_ptr[0].cmp_ptr_fifo/m_ram/E[0]                                                                                                                                                                                           | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/gen_cmp_ptr[0].cmp_ptr_fifo/areset_d                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                                                                                     | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_mean/GenLoadN.u_fifo_load_wr_img/nrp[5]_i_1_n_0                                                                                                                                                   | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_mean/GenLoadN.u_fifo_load_wr_img/areset_d                                                                                                                                                     |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_bias/GenLoadN.u_fifo_load_wr_img/counter[5]_i_1_n_0                                                                                                                                               | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_bias/GenLoadN.u_fifo_load_wr_img/areset_d                                                                                                                                                     |                3 |              6 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_ins_parser/u_insctrl/u_fifo_done/m_ram/wea                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_ins_parser/u_insctrl/u_fifo_done/areset_d                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_ins_parser/u_insctrl/u_fifo_done/m_ram/E[0]                                                                                                                                                                                                               | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_ins_parser/u_insctrl/u_fifo_done/areset_d                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_bias/GenLoadN.u_fifo_load_wr_img/m_ram/wack                                                                                                                                                       | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_bias/GenLoadN.u_fifo_load_wr_img/areset_d                                                                                                                                                     |                5 |              6 |         1.20 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/E[0]                                                                                                                                                                                                    | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/areset_d                                                                                                                                                                                                  |                3 |              6 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/argmax_switch_u0/u_save_argmax/chn_mask_reg_n_0_[2]                                                                                                                                                         |                3 |              7 |         2.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/argmax_switch_u0/u_save_argmax/data_pre_pipe[14]_i_1_n_0                                                                                                                                                    |                5 |              7 |         1.40 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/argmax_switch_u0/u_save_argmax/data_pre_pipe[22]_i_1_n_0                                                                                                                                                    |                1 |              7 |         7.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/argmax_switch_u0/u_save_argmax/data_pre_pipe[62]_i_1_n_0                                                                                                                                                    |                2 |              7 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/argmax_switch_u0/u_save_argmax/data_pre_pipe[62]_i_1__0_n_0                                                                                                                                                 |                2 |              7 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_cctrl/instr_fifo/m_ram/wea                                                                                                                                                                                                             | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_cctrl/u_fifo_dpdby/areset_d                                                                                                                                                                                                        |                2 |              7 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/argmax_switch_u0/u_save_argmax/data_pre_pipe[30]_i_1__0_n_0                                                                                                                                                 |                2 |              7 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/argmax_switch_u0/u_save_argmax/data_pre_pipe[54]_i_1__0_n_0                                                                                                                                                 |                1 |              7 |         7.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/u_apb/psel_reg[1]_0                                                                                                                                                                                                                                                                                | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                         |                4 |              7 |         1.75 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/argmax_switch_u0/u_save_argmax/chn_mask_reg_n_0_[2]                                                                                                                                                         |                3 |              7 |         2.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/m_axi_rs_awhp2_reg/wack                                                                                                                                                                                                                                        | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_datacmd2hp/u_cmd_fifo_2/areset_d                                                                                                                                                                                                                    |                3 |              7 |         2.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_sctrl/instr_fifo/E[0]                                                                                                                                                                                                                  | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/argmax_switch_u0/u_save_argmax/data_pre_pipe[46]_i_1__0_n_0                                                                                                                                                 |                2 |              7 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_datacmd2hp/u_cmd_fifo_2/m_ram/E[0]                                                                                                                                                                                                                      | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_datacmd2hp/u_cmd_fifo_2/areset_d                                                                                                                                                                                                                    |                3 |              7 |         2.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].padding_num_d1[3]                                                                                                                                                                                      |                2 |              7 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].padding_num_d1[3]                                                                                                                                                                                      |                1 |              7 |         7.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_datacmd2hp/u_cmd_fifo_0/m_ram/E[0]                                                                                                                                                                                                                      | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_datacmd2hp/u_cmd_fifo_0/areset_d                                                                                                                                                                                                                    |                2 |              7 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/width_cnt[9]_i_1__1_n_0                                                                                                                                                                       | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/width_cnt[6]_i_1__1_n_0                                                                                                                                                                   |                2 |              7 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[0].GenW[0].GenH[0].mask_data_r[6]_i_1_n_0                                                                                                                                                                          |                3 |              7 |         2.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/s_axi_wvalid_0[0]                                                                                                                       |                                                                                                                                                                                                                                                                                                                            |                2 |              7 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_ele_parser/FSM_onehot_sts[6]_i_1_n_0                                                                                                                                                                                                         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/rst                                                                                                                                                                                                                                                                   |                3 |              7 |         2.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_ele_parser/ena_calc_o_reg_2[0]                                                                                                                                                                                                               | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/rst                                                                                                                                                                                                                                                                   |                2 |              7 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/width_cnt[9]_i_1_n_0                                                                                                                                                                          | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/width_cnt[6]_i_1_n_0                                                                                                                                                                      |                2 |              7 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/m_axi_rs_awhp0_reg/wack                                                                                                                                                                                                                                        | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_datacmd2hp/u_cmd_fifo_0/areset_d                                                                                                                                                                                                                    |                2 |              7 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_cctrl/u_fifo_dpdby/m_ram/E[0]                                                                                                                                                                                                          | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_cctrl/u_fifo_dpdby/areset_d                                                                                                                                                                                                        |                2 |              7 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/argmax_switch_u0/u_save_argmax/data_pre_pipe[46]_i_1_n_0                                                                                                                                                    |                2 |              7 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/argmax_switch_u0/u_save_argmax/data_pre_pipe[54]_i_1_n_0                                                                                                                                                    |                2 |              7 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/argmax_switch_u0/u_save_argmax/data_pre_pipe[30]_i_1_n_0                                                                                                                                                    |                2 |              7 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/argmax_switch_u0/u_save_argmax/data_pre_pipe[22]_i_1__0_n_0                                                                                                                                                 |                2 |              7 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/argmax_switch_u0/u_save_argmax/data_pre_pipe[14]_i_1__0_n_0                                                                                                                                                 |                4 |              7 |         1.75 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_writer_gen[0].u_alu_writer/u_fifo_alu_wr/counter[6]_i_1_n_0                                                                                                                                                                                               | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_writer_gen[0].u_alu_writer/u_fifo_alu_wr/areset_d                                                                                                                                                                                                     |                2 |              7 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/dpd_dpdby_code[3]_i_1_n_0                                                                                                                                                                                                        | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r                                                                                                                                                                                                                                                               |                3 |              7 |         2.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_wgt/GenLoadN.u_fifo_load_wr_img/counter[6]_i_1__0_n_0                                                                                                                                             | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_wgt/GenLoadN.u_fifo_load_wr_img/areset_d                                                                                                                                                      |                2 |              7 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[3].AssignAsyncWgtIcp[7].neg_1x_icp_ocp_r                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_mac_parser/reg_bias_shf_r_reg[1]_0                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[3].AssignAsyncWgtIcp[1].neg_1x_icp_ocp_r                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_mac_parser/reg_bias_shf_r_reg[1]_4                                                                                                                                                                                                       |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[0].AssignAsyncWgtIcp[7].neg_1x_icp_ocp_r                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[2].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_save_cmd_gen/cmd_addr                                                                                                                                                                                                    | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_save_cmd_gen/cmd_len                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[3].AssignAsyncWgtIcp[6].neg_1x_icp_ocp_r                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[0].AssignAsyncWgtIcp[0].neg_1x_icp_ocp_r                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[6].AssignAsyncImgIcp[3].neg_1x_icp_pp_r                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[7].AssignAsyncImgIcp[1].neg_1x_icp_pp_r                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[2].AssignAsyncWgtIcp[0].neg_1x_icp_ocp_r                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[2].AssignAsyncWgtIcp[4].neg_1x_icp_ocp_r                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[2].AssignAsyncWgtIcp[1].neg_1x_icp_ocp_r                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_datacmd2hp/u_cmd_fifo_2/E[0]                                                                                                                                                                                                                            | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_datacmd2hp/u_cmd_fifo_2/m_ram/SR[0]                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[4]_16[0]                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                            |                7 |              8 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[2].AssignAsyncWgtIcp[2].neg_1x_icp_ocp_r                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_datacmd2hp/u_cmd_fifo_2/m_ram/E[0]                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_datacmd2hp/u_cmd_fifo_0/E[0]                                                                                                                                                                                                                            | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_datacmd2hp/u_cmd_fifo_0/m_ram/SR[0]                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_datacmd2hp/u_cmd_fifo_0/m_ram/E[0]                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[1].AssignAsyncWgtIcp[6].neg_1x_icp_ocp_r                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[1].AssignAsyncWgtIcp[3].neg_1x_icp_ocp_r                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[1].AssignAsyncWgtIcp[2].neg_1x_icp_ocp_r                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[7].AssignAsyncImgIcp[4].neg_1x_icp_pp_r                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[5].GenW[0].GenH[0].mask_data_r[7]_i_1_n_0                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[5].GenW[0].GenH[1].mask_data_r[7]_i_1_n_0                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[4].GenW[0].GenH[1].mask_data_r[7]_i_1_n_0                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[5].GenW[0].GenH[2].mask_data_r[7]_i_1_n_0                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[1].GenW[0].GenH[7].mask_data_r[7]_i_1_n_0                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[5].GenW[0].GenH[3].mask_data_r[7]_i_1_n_0                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[5].GenW[0].GenH[4].mask_data_r[7]_i_1_n_0                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_ds_sig_soatvld_pre4/E[2]                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[0].GenW[0].GenH[1].mask_data_r[7]_i_1_n_0                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[4].GenW[0].GenH[2].mask_data_r[7]_i_1_n_0                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[0].GenW[0].GenH[4].mask_data_r[7]_i_1_n_0                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[4].GenW[0].GenH[5].mask_data_r[7]_i_1_n_0                                                                                                                                                                          |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[5].GenW[0].GenH[5].mask_data_r[7]_i_1_n_0                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[5].GenW[0].GenH[6].mask_data_r[7]_i_1_n_0                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[1].GenW[0].GenH[0].mask_data_r[7]_i_1_n_0                                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[4].GenW[0].GenH[4].mask_data_r[7]_i_1_n_0                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[0].GenW[0].GenH[6].mask_data_r[7]_i_1_n_0                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[2].GenW[0].GenH[1].mask_data_r[7]_i_1_n_0                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[5].GenW[0].GenH[7].mask_data_r[7]_i_1_n_0                                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[2].GenW[0].GenH[6].mask_data_r[7]_i_1_n_0                                                                                                                                                                          |                5 |              8 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[0].GenW[0].GenH[7].mask_data_r[7]_i_1_n_0                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[1].GenW[0].GenH[6].mask_data_r[7]_i_1_n_0                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[3].GenW[0].GenH[4].mask_data_r[7]_i_1_n_0                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[1].GenW[0].GenH[4].mask_data_r[7]_i_1_n_0                                                                                                                                                                          |                5 |              8 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[1].GenW[0].GenH[5].mask_data_r[7]_i_1_n_0                                                                                                                                                                          |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[2].GenW[0].GenH[4].mask_data_r[7]_i_1_n_0                                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[2].GenW[0].GenH[5].mask_data_r[7]_i_1_n_0                                                                                                                                                                          |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[3].GenW[0].GenH[1].mask_data_r[7]_i_1_n_0                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[3].GenW[0].GenH[6].mask_data_r[7]_i_1_n_0                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[0].GenW[0].GenH[2].mask_data_r[7]_i_1_n_0                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[2].GenW[0].GenH[0].mask_data_r[7]_i_1_n_0                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[0].GenW[0].GenH[5].mask_data_r[7]_i_1_n_0                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[1].GenW[0].GenH[3].mask_data_r[7]_i_1_n_0                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[2].GenW[0].GenH[3].mask_data_r[7]_i_1_n_0                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[3].GenW[0].GenH[0].mask_data_r[7]_i_1_n_0                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[2].GenW[0].GenH[2].mask_data_r[7]_i_1_n_0                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[3].GenW[0].GenH[5].mask_data_r[7]_i_1_n_0                                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[1].GenW[0].GenH[1].mask_data_r[7]_i_1_n_0                                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[0].GenW[0].GenH[3].mask_data_r[7]_i_1_n_0                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[2].GenW[0].GenH[7].mask_data_r[7]_i_1_n_0                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[3].GenW[0].GenH[2].mask_data_r[7]_i_1_n_0                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[3].GenW[0].GenH[3].mask_data_r[7]_i_1_n_0                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[3].GenW[0].GenH[7].mask_data_r[7]_i_1_n_0                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[4].GenW[0].GenH[0].mask_data_r[7]_i_1_n_0                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[4].GenW[0].GenH[3].mask_data_r[7]_i_1_n_0                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[4].GenW[0].GenH[6].mask_data_r[7]_i_1_n_0                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[4].GenW[0].GenH[7].mask_data_r[7]_i_1_n_0                                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[6].GenW[0].GenH[5].mask_data_r[7]_i_1_n_0                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[6].GenW[0].GenH[2].mask_data_r[7]_i_1_n_0                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[6].GenW[0].GenH[7].mask_data_r[7]_i_1_n_0                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[7].GenW[0].GenH[1].mask_data_r[7]_i_1_n_0                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[7].GenW[0].GenH[2].mask_data_r[7]_i_1_n_0                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[6].GenW[0].GenH[1].mask_data_r[7]_i_1_n_0                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[6].GenW[0].GenH[3].mask_data_r[7]_i_1_n_0                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[7].GenW[0].GenH[5].mask_data_r[7]_i_1_n_0                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[6].GenW[0].GenH[4].mask_data_r[7]_i_1_n_0                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[6].GenW[0].GenH[0].mask_data_r[7]_i_1_n_0                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[7].GenW[0].GenH[4].mask_data_r[7]_i_1_n_0                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[7].GenW[0].GenH[3].mask_data_r[7]_i_1_n_0                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[6].GenW[0].GenH[6].mask_data_r[7]_i_1_n_0                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[7].GenW[0].GenH[0].mask_data_r[7]_i_1_n_0                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[7].GenW[0].GenH[7].mask_data_r[7]_i_1_n_0                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[7].GenW[0].GenH[6].mask_data_r[7]_i_1_n_0                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[0].AssignAsyncWgtIcp[1].neg_1x_icp_ocp_r                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[0].AssignAsyncWgtIcp[5].neg_1x_icp_ocp_r                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[4].AssignAsyncWgtIcp[3].neg_1x_icp_ocp_r                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[7].AssignAsyncImgIcp[3].neg_1x_icp_pp_r                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[3].AssignAsyncWgtIcp[3].neg_1x_icp_ocp_r                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[0].AssignAsyncWgtIcp[6].neg_1x_icp_ocp_r                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[4].AssignAsyncWgtIcp[6].neg_1x_icp_ocp_r                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[0].AssignAsyncWgtIcp[2].neg_1x_icp_ocp_r                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[4]_7[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                            |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[6].AssignAsyncImgIcp[4].neg_1x_icp_pp_r                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[2].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[2].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[2].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[2].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[1].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[2].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[0].nburst_hp_cnt[7]_i_1_n_0                                                                                                                                                                                                   | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r                                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[4]_17[0]                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                            |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[1].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[1].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[1].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[4]_9[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                            |                7 |              8 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[1].nburst_hp_cnt[7]_i_1_n_0                                                                                                                                                                                                   | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r                                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[4]_12[0]                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                            |                6 |              8 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[1].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[2]_rep__0_0[0]                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                            |                7 |              8 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[3][0]                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                            |                7 |              8 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[1].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/p_0_in_2                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[2]_rep__0[0]                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                            |                7 |              8 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[4]_13[0]                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                            |                5 |              8 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[2]_rep__0_1[0]                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                            |                6 |              8 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[4]_7[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                            |                7 |              8 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[4]_6[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                            |                7 |              8 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[1]_rep[0]                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |                7 |              8 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[4]_14[0]                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                            |                5 |              8 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[2]_rep__0_3[0]                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                            |                7 |              8 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[4]_15[0]                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                            |                6 |              8 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[3]_1[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                            |                7 |              8 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[4]_11[0]                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                            |                6 |              8 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                   |                                                                                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_0[0]                                                                                                                                                        | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[3]_4[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                            |                6 |              8 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[3]_2[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                            |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/fifo_pfull_r_reg[0]                                                                                                                                                                                                      | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/chn_running_reg[0]                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[4]_5[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                            |                6 |              8 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[4]_16[0]                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                            |                5 |              8 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].u_wrfifo_img/GenLoadN.u_fifo_load_wr_img/counter[7]_i_1_n_0                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].u_wrfifo_img/GenLoadN.u_fifo_load_wr_img/areset_d                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[4]_4[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                            |                6 |              8 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                                                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/argmax_switch_u0/u_save_argmax/fifo_u0/m_ram/E[0]                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_save_cmd_gen/cmd_addr                                                                                                                                                                                                    | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_save_cmd_gen/cmd_len                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[4]_1[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                            |                7 |              8 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[3].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[3].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[0].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/argmax_switch_u0/u_save_argmax/fifo_u0/m_ram/E[0]                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_writer_gen[0].u_alu_writer/u_ds_startact/GenSrl16E.GenSrl[0].q_reg_reg_0[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[4]_14[0]                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                            |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[1].GenW[0].GenH[2].mask_data_r[7]_i_1_n_0                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[4]_5[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                            |                7 |              8 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[3].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[0].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[2]_0[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                            |                6 |              8 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[2]_rep__0[0]                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                            |                7 |              8 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[1].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[2].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_bias_bkrd/GenPtGrp[1].u_routing/u_dly_rvalid/BIT[2].DX.d_r_reg[2][0]_0[5]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_bias_bkrd/GenPtGrp[1].u_routing/u_dly_rvalid/BIT[2].DX.d_r_reg[2][0]_0[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_bias_bkrd/GenPtGrp[1].u_routing/u_dly_rvalid/BIT[2].DX.d_r_reg[2][0]_0[3]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt[7]_i_1_n_0                                                                                                                                          |                                                                                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_bias_bkrd/GenPtGrp[1].u_routing/u_dly_rvalid/BIT[2].DX.d_r_reg[2][0]_0[4]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_last_index_reg_d0                                                                                                                                        |                                                                                                                                                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_img_cnt/u_looper_ker_d/trig_wgt_w                                                                                                                                                                                                            | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_img_cnt/u_looper_ker_d/SR[0]                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_img_cnt/u_looper_ker_d/trig_base_reg_2[0]                                                                                                                                                                                                    | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_img_cnt/u_looper_ker_d/rst_reg[0]                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_img_cnt/u_looper_ker_d/E[0]                                                                                                                                                                                                                  | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_img_cnt/u_looper_ker_d/rst_reg_0[0]                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[0].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[1].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_bias_bkrd/GenPtGrp[1].u_routing/u_dly_rvalid/BIT[2].DX.d_r_reg[2][0]_0[2]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_bias_bkrd/GenPtGrp[1].u_routing/u_dly_rvalid/BIT[2].DX.d_r_reg[2][0]_0[6]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_bias_bkrd/GenPtGrp[1].u_routing/u_dly_rvalid/BIT[2].DX.d_r_reg[2][0]_0[7]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_bias_bkrd/GenPtGrp[1].u_routing/u_dly_rvalid/BIT[2].DX.d_r_reg[2][0]_0[1]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[4]_17[0]                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                            |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[3].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[2]_rep__0_0[0]                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                            |                7 |              8 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                                                                | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[2].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[3].AssignAsyncImgIcp[4].neg_1x_icp_pp_r                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[2].AssignAsyncWgtIcp[5].neg_1x_icp_ocp_r                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[2]_rep__0_2[0]                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                            |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[3]_2[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                            |                7 |              8 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[1]_rep[0]                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[2].AssignAsyncWgtIcp[7].neg_1x_icp_ocp_r                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[1].AssignAsyncWgtIcp[0].neg_1x_icp_ocp_r                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_cctrl/instr_fifo/m_ram/wea                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[7].AssignAsyncImgIcp[5].neg_1x_icp_pp_r                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/gen_cmp_ptr[1].cmp_ptr_fifo/m_ram/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[3][0]                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                            |                7 |              8 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[0].AssignAsyncWgtIcp[3].neg_1x_icp_ocp_r                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[7].AssignAsyncImgIcp[7].neg_1x_icp_pp_r                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[2][0]                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                            |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[4]_4[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                            |                6 |              8 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[4]_3[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                            |                6 |              8 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[4]_13[0]                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                            |                7 |              8 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[1].AssignAsyncWgtIcp[4].neg_1x_icp_ocp_r                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[4].AssignAsyncWgtIcp[7].neg_1x_icp_ocp_r                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[4].AssignAsyncWgtIcp[5].neg_1x_icp_ocp_r                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[4].AssignAsyncWgtIcp[4].neg_1x_icp_ocp_r                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[4]_0[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                            |                7 |              8 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[2]_rep__0_1[0]                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                            |                7 |              8 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[3]_3[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                            |                7 |              8 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[3]_4[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                            |                6 |              8 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[2][0]                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                            |                5 |              8 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[3].AssignAsyncWgtIcp[5].neg_1x_icp_ocp_r                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[2]_rep__0_3[0]                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                            |                7 |              8 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[1].AssignAsyncWgtIcp[5].neg_1x_icp_ocp_r                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[3]_0[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                            |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[4]_10[0]                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                            |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[3]_1[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                            |                6 |              8 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[4]_2[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                            |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[1].AssignAsyncWgtIcp[7].neg_1x_icp_ocp_r                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[4]_8[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                            |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[4]_11[0]                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                            |                5 |              8 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[4]_15[0]                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                            |                7 |              8 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[6].AssignAsyncImgIcp[0].neg_1x_icp_pp_r                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[4]_9[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                            |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[4].AssignAsyncWgtIcp[0].neg_1x_icp_ocp_r                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/gen_cmp_ptr[0].cmp_ptr_fifo/m_ram/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[4]_12[0]                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                            |                7 |              8 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[4]_6[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                            |                7 |              8 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[3].AssignAsyncWgtIcp[2].neg_1x_icp_ocp_r                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[6].AssignAsyncImgIcp[1].neg_1x_icp_pp_r                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[6].AssignAsyncImgIcp[6].neg_1x_icp_pp_r                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[7].AssignAsyncImgIcp[6].neg_1x_icp_pp_r                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[6].AssignAsyncImgIcp[5].neg_1x_icp_pp_r                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[0].AssignAsyncWgtIcp[4].neg_1x_icp_ocp_r                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[1].AssignAsyncWgtIcp[1].neg_1x_icp_ocp_r                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[2].AssignAsyncWgtIcp[3].neg_1x_icp_ocp_r                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[3].AssignAsyncWgtIcp[4].neg_1x_icp_ocp_r                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[4].AssignAsyncWgtIcp[1].neg_1x_icp_ocp_r                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[3].AssignAsyncWgtIcp[0].neg_1x_icp_ocp_r                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[6].AssignAsyncWgtIcp[2].neg_1x_icp_ocp_r                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[5].AssignAsyncWgtIcp[3].neg_1x_icp_ocp_r                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[6].AssignAsyncWgtIcp[7].neg_1x_icp_ocp_r                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[6].AssignAsyncWgtIcp[6].neg_1x_icp_ocp_r                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[6].AssignAsyncWgtIcp[1].neg_1x_icp_ocp_r                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[7].AssignAsyncWgtIcp[0].neg_1x_icp_ocp_r                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[5].AssignAsyncWgtIcp[2].neg_1x_icp_ocp_r                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[6].AssignAsyncWgtIcp[0].neg_1x_icp_ocp_r                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[7].AssignAsyncWgtIcp[3].neg_1x_icp_ocp_r                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[5].AssignAsyncWgtIcp[4].neg_1x_icp_ocp_r                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[7].AssignAsyncWgtIcp[7].neg_1x_icp_ocp_r                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[5].AssignAsyncWgtIcp[6].neg_1x_icp_ocp_r                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[5].AssignAsyncWgtIcp[0].neg_1x_icp_ocp_r                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[5].AssignAsyncWgtIcp[5].neg_1x_icp_ocp_r                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[6].AssignAsyncWgtIcp[3].neg_1x_icp_ocp_r                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[4].AssignAsyncWgtIcp[2].neg_1x_icp_ocp_r                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[6].AssignAsyncWgtIcp[5].neg_1x_icp_ocp_r                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[7].AssignAsyncWgtIcp[5].neg_1x_icp_ocp_r                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[7].AssignAsyncWgtIcp[1].neg_1x_icp_ocp_r                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[7].AssignAsyncWgtIcp[2].neg_1x_icp_ocp_r                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[5].AssignAsyncWgtIcp[1].neg_1x_icp_ocp_r                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[6].AssignAsyncWgtIcp[4].neg_1x_icp_ocp_r                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[7].AssignAsyncWgtIcp[6].neg_1x_icp_ocp_r                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[5].AssignAsyncWgtIcp[7].neg_1x_icp_ocp_r                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[2].AssignAsyncImgIcp[4].neg_1x_icp_pp_r                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[2].AssignAsyncImgIcp[2].neg_1x_icp_pp_r                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[2].AssignAsyncImgIcp[5].neg_1x_icp_pp_r                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[2].AssignAsyncImgIcp[3].neg_1x_icp_pp_r                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[3].AssignAsyncImgIcp[5].neg_1x_icp_pp_r                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[3].AssignAsyncImgIcp[3].neg_1x_icp_pp_r                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[1].AssignAsyncImgIcp[0].neg_1x_icp_pp_r                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[0].AssignAsyncImgIcp[1].neg_1x_icp_pp_r                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[0].AssignAsyncImgIcp[0].neg_1x_icp_pp_r                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[2].AssignAsyncImgIcp[1].neg_1x_icp_pp_r                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[0].AssignAsyncImgIcp[2].neg_1x_icp_pp_r                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[1].AssignAsyncImgIcp[4].neg_1x_icp_pp_r                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[0].AssignAsyncImgIcp[3].neg_1x_icp_pp_r                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[0].AssignAsyncImgIcp[6].neg_1x_icp_pp_r                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[0].AssignAsyncImgIcp[7].neg_1x_icp_pp_r                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[1].AssignAsyncImgIcp[1].neg_1x_icp_pp_r                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[1].AssignAsyncImgIcp[2].neg_1x_icp_pp_r                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[0].AssignAsyncImgIcp[4].neg_1x_icp_pp_r                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[2].AssignAsyncImgIcp[7].neg_1x_icp_pp_r                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[2].AssignAsyncImgIcp[6].neg_1x_icp_pp_r                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[7].AssignAsyncImgIcp[2].neg_1x_icp_pp_r                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[3].AssignAsyncImgIcp[0].neg_1x_icp_pp_r                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[3].AssignAsyncImgIcp[2].neg_1x_icp_pp_r                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[0].AssignAsyncImgIcp[5].neg_1x_icp_pp_r                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[3].AssignAsyncImgIcp[1].neg_1x_icp_pp_r                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[1].AssignAsyncImgIcp[6].neg_1x_icp_pp_r                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[1].AssignAsyncImgIcp[5].neg_1x_icp_pp_r                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[1].AssignAsyncImgIcp[7].neg_1x_icp_pp_r                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[2].AssignAsyncImgIcp[0].neg_1x_icp_pp_r                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[4].AssignAsyncImgIcp[3].neg_1x_icp_pp_r                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[5].AssignAsyncImgIcp[1].neg_1x_icp_pp_r                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[5].AssignAsyncImgIcp[5].neg_1x_icp_pp_r                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[4].AssignAsyncImgIcp[5].neg_1x_icp_pp_r                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[5].AssignAsyncImgIcp[6].neg_1x_icp_pp_r                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[4].AssignAsyncImgIcp[0].neg_1x_icp_pp_r                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[4].AssignAsyncImgIcp[2].neg_1x_icp_pp_r                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[5].AssignAsyncImgIcp[2].neg_1x_icp_pp_r                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[5].AssignAsyncImgIcp[3].neg_1x_icp_pp_r                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[5].AssignAsyncImgIcp[0].neg_1x_icp_pp_r                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[3].AssignAsyncImgIcp[6].neg_1x_icp_pp_r                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[5].AssignAsyncImgIcp[4].neg_1x_icp_pp_r                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[5].AssignAsyncImgIcp[7].neg_1x_icp_pp_r                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[4].AssignAsyncImgIcp[1].neg_1x_icp_pp_r                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |                5 |              8 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[4].AssignAsyncImgIcp[4].neg_1x_icp_pp_r                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[3].AssignAsyncImgIcp[7].neg_1x_icp_pp_r                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[4].AssignAsyncImgIcp[6].neg_1x_icp_pp_r                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[4].AssignAsyncImgIcp[7].neg_1x_icp_pp_r                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rcnt[7]_i_1_n_0                                                                                                                                             | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[7].AssignAsyncWgtIcp[4].neg_1x_icp_ocp_r                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[2]_0[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                            |                7 |              8 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_ds_sig_soatvld_pre4/E[6]                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_ds_sig_soatvld_pre4/E[3]                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_ds_sig_soatvld_pre4/BIT[4].DX.d_r_reg[4][0]_rep__11_0[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_ds_sig_soatvld_pre4/BIT[4].DX.d_r_reg[4][0]_rep__12_0[1]                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_ds_sig_soatvld_pre4/BIT[4].DX.d_r_reg[4][0]_rep_0[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                            |                5 |              8 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_ds_sig_soatvld_pre4/BIT[4].DX.d_r_reg[4][0]_rep__10_0[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_ds_sig_soatvld_pre4/E[1]                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_ds_sig_soatvld_pre4/E[7]                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_ds_sig_soatvld_pre4/BIT[4].DX.d_r_reg[4][0]_0[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_ds_sig_soatvld_pre4/BIT[4].DX.d_r_reg[4][0]_rep__12_0[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_ds_sig_soatvld_pre4/BIT[4].DX.d_r_reg[4][0]_rep__14_0[1]                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_ds_sig_soatvld_pre4/E[4]                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_ds_sig_soatvld_pre4/E[8]                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_ds_sig_soatvld_pre4/E[5]                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_ds_sig_soatvld_pre4/E[0]                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[2].AssignAsyncWgtIcp[6].neg_1x_icp_ocp_r                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[3].u_routing/GenPgN.u_axi_rs/bg[0]_694                                                                                                                                                                                                  |                5 |              8 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[3].u_routing/GenPgN.u_axi_rs/mode2.storage_data_reg[14]_0                                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[2]_rep__0_2[0]                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                            |                7 |              8 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[3]_0[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                            |                6 |              8 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[2].u_routing/GenPgN.u_axi_rs/bg[0]_693                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[2].u_routing/GenPgN.u_axi_rs/mode2.storage_data_reg[14]_0                                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[7].AssignAsyncImgIcp[0].neg_1x_icp_pp_r                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[4]_10[0]                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                            |                7 |              8 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[6].AssignAsyncImgIcp[7].neg_1x_icp_pp_r                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_data_reg[16]_1[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_data_reg[16]_3[2]                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_data_reg[16]_3[3]                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_data_reg[16]_3[4]                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_data_reg[16]_3[1]                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_data_reg[16]_3[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                            |                5 |              8 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_data_reg[16]_3[5]                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_data_reg[16]_3[6]                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_data_reg[16]_4[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_data_reg[16]_2[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_data_reg[16]_0[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_data_reg[16]_3[7]                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_data_reg[16]_6[1]                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_data_reg[16]_6[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_data_reg[16]_5[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/not_empty_reg[0]                                                                                                                                                                                        | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/areset_d                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_data_reg[16]_7[1]                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[6].AssignAsyncImgIcp[2].neg_1x_icp_pp_r                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_data_reg[16]_3[8]                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[4]_8[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                            |                7 |              8 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_cnt/u_looper_wgt_h/trig_ch                                                                                                                                                                                                           | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_cnt/u_looper_wgt_h/SR[0]                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[3]_3[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                            |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_img/GenLoadN.u_fifo_load_wr_img/counter[7]_i_1__0_n_0                                                                                                                                             | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_img/GenLoadN.u_fifo_load_wr_img/areset_d                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_cnt/cnt_kerh_am_strh                                                                                                                                                                                                                 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_cnt/reg_pipe_img_bid_in_r_reg[0]_0                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_cnt/cnt_kerh_am_strh                                                                                                                                                                                                                 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_cnt/reg_pipe_img_bid_in_r_reg[0]                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[4]_0[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                            |                7 |              8 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[4]_1[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                            |                7 |              8 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[4]_2[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                            |                6 |              8 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[4]_3[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                            |                7 |              8 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[1].AssignAsyncImgIcp[3].neg_1x_icp_pp_r                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/width_ori_cnt0                                                                                                                                                           | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/p_0_in_0                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/width_ori_cnt0                                                                                                                                                           | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/p_0_in_0                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].wgt_wr_buf_en_d1_reg[0]_0                                                                                                                                                                              |                3 |              9 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/m_axi_rs_awhp2_reg/dpu0_m_axi_data1_bvalid_0[0]                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                            |                1 |              9 |         9.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_fetch/E[0]                                                                                                                                                                                                                             | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/i___165_n_0                                                                                                                                                                                                                                           |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_pctrl/ins_tready_r_reg                                                                                                                                                                                                                 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_pctrl/SR[0]                                                                                                                                                                                                                        |                3 |              9 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/instr_fifo/counter[8]_i_1_n_0                                                                                                                                                                                               | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/instr_fifo/areset_d                                                                                                                                                                                                     |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/pool_in_en                                                                                                                                                               | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r                                                                                                                                                                                                                                                               |                3 |              9 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/m_axi_rs_awhp0_reg/dpu0_m_axi_data0_bvalid_0[0]                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                            |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/pool_in_en                                                                                                                                                               | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r                                                                                                                                                                                                                                                               |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[0].u_cfg_fifo/m_ram/gen_dm_port_st_machines[0].ready_for_cfg_reg[0][0]                                                                                                                                       | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r                                                                                                                                                                                                                                                               |                4 |             10 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg_1[0]                                                                                                           | design_1_i/axi_interconnect_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/AR[0]                                                                                                                                                                                          |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/m_axi_rs_awhp2_reg/wack                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                            |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                            | design_1_i/axi_interconnect_hp0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                                                                                           |                1 |             10 |        10.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg_1[0]                                                                                                           | design_1_i/axi_interconnect_hp0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/AR[0]                                                                                                                                                                                          |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                    | design_1_i/axi_interconnect_hp0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                                                                                           |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                   | design_1_i/axi_interconnect_hp0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/SR[0]                                                                                                                                                          |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                 | design_1_i/axi_interconnect_hp0/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                |                1 |             10 |        10.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                         | design_1_i/axi_interconnect_hp0/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                |                1 |             10 |        10.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                            | design_1_i/axi_interconnect_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                                                                                           |                1 |             10 |        10.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_save_cmd_gen/channel_done_d00                                                                                                                                                                                            | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_save_cmd_gen/width_cnt[9]_i_1__3_n_0                                                                                                                                                                                 |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                    | design_1_i/axi_interconnect_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                                                                                           |                1 |             10 |        10.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                 | design_1_i/axi_interconnect_hp0/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/srst_full_ff_i                                                                    |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_save_cmd_gen/channel_done_d00                                                                                                                                                                                            | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_save_cmd_gen/width_cnt[9]_i_1__4_n_0                                                                                                                                                                                 |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                          | design_1_i/axi_interconnect_hp0/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/srst_full_ff_i                                                                    |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_rd_addr/width_cnt__0                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_rd_addr/width_cnt[9]_i_1__2_n_0                                                                                                                                                                 |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                   | design_1_i/axi_interconnect_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/SR[0]                                                                                                                                                          |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_save_cmd_gen/E[0]                                                                                                                                                                                                        | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_fetch_param/cfg_wr_width_o[9]_i_1_n_0                                                                                                                                                                                                               |                1 |             10 |        10.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                   | design_1_i/axi_interconnect_hp0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                                                                                                          |                1 |             10 |        10.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                           | design_1_i/axi_interconnect_hp0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                                                                                                          |                1 |             10 |        10.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_save_cmd_gen/dly_conf_reg[2]_0[0]                                                                                                                                                                                        | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_fetch_param/cfg_wr_width_o[19]_i_1_n_0                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                   | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                          |                1 |             10 |        10.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                          |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                          |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                   | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                          |                1 |             10 |        10.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_rd_addr/channel_cnt__0                                                                                                                                                                              | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_rd_addr/addr_cnt__0                                                                                                                                                                             |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/pool_in_en                                                                                                                                                               | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/SR[0]                                                                                                                                                                |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    | design_1_i/axi_interconnect_hp0/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                   |                1 |             10 |        10.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | design_1_i/axi_interconnect_hp0/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                   |                1 |             10 |        10.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/src_rst                                                                                                                                                         |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_hp0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                                                                                                          |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_hp0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/src_rst                                                                                                                                                         |                4 |             10 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                                                                                           |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                                                                                                          |                1 |             10 |        10.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                     | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                            |                1 |             10 |        10.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                            |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_hp0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                                                                                           |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/m_ram/gen_dm_port_st_machines[1].got_dm_tlast_reg_1[0]                                                                                                                                         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r                                                                                                                                                                                                                                                               |                4 |             10 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                 | design_1_i/axi_interconnect_hp0/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/srst_full_ff_i                                                                    |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                          | design_1_i/axi_interconnect_hp0/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/srst_full_ff_i                                                                    |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_rd_addr/width_cnt__0                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_rd_addr/width_cnt[9]_i_1__0_n_0                                                                                                                                                                 |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_rd_addr/channel_cnt__0                                                                                                                                                                              | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_rd_addr/addr_cnt__0                                                                                                                                                                             |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                   | design_1_i/axi_interconnect_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                                                                                                          |                1 |             10 |        10.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/pool_in_en                                                                                                                                                               | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/SR[0]                                                                                                                                                                |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                           | design_1_i/axi_interconnect_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                                                                                                          |                1 |             10 |        10.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedatafifo/m_ram/wack                                                                                                                                                                                                  | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedatafifo/areset_d                                                                                                                                                                                                |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/m_axi_rs_awhp0_reg/wack                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                            |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedatafifo/m_ram/wack                                                                                                                                                                                                  | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedatafifo/areset_d                                                                                                                                                                                                |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_rfifo/u_axis_sync_fifo/m_ram/start_r_d1_reg_0[0]                                                                                                                                                                                             | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/rst                                                                                                                                                                                                                                                                   |                4 |             11 |         2.75 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_rfifo/u_axis_sync_fifo/m_ram/start_r_d1_reg[0]                                                                                                                                                                                               | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/rst                                                                                                                                                                                                                                                                   |                8 |             11 |         1.38 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_rfifo/u_axis_sync_fifo/m_ram/start_r_d1_reg_1[0]                                                                                                                                                                                             | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/rst                                                                                                                                                                                                                                                                   |                4 |             11 |         2.75 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_data_reg[15]_0[0]                                                                                                                                                                             | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_mac_parser/SR[0]                                                                                                                                                                                                                         |                2 |             11 |         5.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_rfifo/u_axis_sync_fifo/m_ram/BIT[5].DX.d_r_reg[5][0]_0[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                            |                2 |             11 |         5.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[1].hp_send_len_cnt[10]_i_2_n_0                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[1].hp_send_done0                                                                                                                                                                                                          |                2 |             11 |         5.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].img_wr_buf_addr[1][10]_i_1_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                            |                4 |             11 |         2.75 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_pop                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                            |                5 |             11 |         2.20 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_pad_mask/pix_base_coor_w_r[1][10]_i_1_n_0                                                                                                                                                                                            | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_ins_parser/SR[0]                                                                                                                                                                                                                                      |                2 |             11 |         5.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_pad_mask/pix_base_coor_w_r[1][10]_i_1__0_n_0                                                                                                                                                                                                 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_mac_parser/SR[0]                                                                                                                                                                                                                         |                2 |             11 |         5.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_pad_mask/GenInitCoorH[7].pix_base_coor_h_r[7][10]_i_1__0_n_0                                                                                                                                                                                 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_mac_parser/SR[0]                                                                                                                                                                                                                         |                2 |             11 |         5.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_pad_mask/GenInitCoorH[5].pix_base_coor_h_r[5][10]_i_1__0_n_0                                                                                                                                                                                 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_mac_parser/SR[0]                                                                                                                                                                                                                         |                2 |             11 |         5.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[0].u_cfg_fifo/m_ram/rack                                                                                                                                                                                     | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[0].u_cfg_fifo/areset_d                                                                                                                                                                                   |                2 |             11 |         5.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].weights_wr_buf_addr[0][10]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                            |                6 |             11 |         1.83 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_pad_mask/GenInitCoorH[6].pix_base_coor_h_r[6][10]_i_1__0_n_0                                                                                                                                                                                 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_mac_parser/SR[0]                                                                                                                                                                                                                         |                2 |             11 |         5.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].img_wr_buf_addr[0][10]_i_1_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                            |                5 |             11 |         2.20 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].weights_wr_buf_addr[1][10]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                            |                5 |             11 |         2.20 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_pad_mask/GenInitCoorH[2].pix_base_coor_h_r[2][10]_i_1__0_n_0                                                                                                                                                                                 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_mac_parser/SR[0]                                                                                                                                                                                                                         |                2 |             11 |         5.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_pad_mask/GenInitCoorH[4].pix_base_coor_h_r[4][10]_i_1__0_n_0                                                                                                                                                                                 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_mac_parser/SR[0]                                                                                                                                                                                                                         |                2 |             11 |         5.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_pop                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                            |                5 |             11 |         2.20 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_writer_gen[0].u_alu_writer/u_ds_startact/GenSrl16E.GenSrl[0].q_reg_reg_1[0]                                                                                                                                                                               | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_writer_gen[0].u_alu_writer/u_alu_bkwr_addr_gen/addr_pxl_in_strh_0                                                                                                                                                                                     |                3 |             11 |         3.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_pad_mask/GenInitCoorH[3].pix_base_coor_h_r[3][10]_i_1__0_n_0                                                                                                                                                                                 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_mac_parser/SR[0]                                                                                                                                                                                                                         |                2 |             11 |         5.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].next_pixel_st_addr[10]_i_1_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                            |                2 |             11 |         5.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_img_cnt/trig_wgt_jump[0]                                                                                                                                                                                                                     | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_img_cnt/wgt_h_vld_r_reg[0]_1[0]                                                                                                                                                                                                          |                2 |             11 |         5.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_img_cnt/img_w_vld_r_reg[2]_0[0]                                                                                                                                                                                                              | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_mac_parser/SR[0]                                                                                                                                                                                                                         |                2 |             11 |         5.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_img_cnt/img_w_vld_r_reg[2]_0[0]                                                                                                                                                                                                              | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/start_img_r[5]                                                                                                                                                                                                                                              |                2 |             11 |         5.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_img_cnt/img_w_vld_r_reg[2]_0[0]                                                                                                                                                                                                              | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_img_cnt/u_looper_img_w/cnt_r[10]_i_1__0_n_0                                                                                                                                                                                              |                3 |             11 |         3.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/GenWp[0].u_writer/data_cnt[10]_i_2_n_0                                                                                                                                                                                                                         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/GenWp[0].u_writer/u_fifo_start/SR[0]                                                                                                                                                                                                                       |                3 |             11 |         3.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_addr_gen/GenAddr[3].u_bank/addr_start_am_strh_all_r[32]_i_1__7_n_0                                                                                                                                                                           | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_addr_gen/GenAddr[3].u_bank/addr_start_am_strh_all_r[43]_i_1__7_n_0                                                                                                                                                                       |                2 |             11 |         5.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_addr_gen/GenAddr[2].u_bank/addr_start_am_strh_all_r[32]_i_1__8_n_0                                                                                                                                                                           | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_addr_gen/GenAddr[2].u_bank/addr_start_am_strh_all_r[43]_i_1__8_n_0                                                                                                                                                                       |                2 |             11 |         5.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_addr_gen/GenAddr[1].u_bank/addr_start_am_strh_all_r[32]_i_1__9_n_0                                                                                                                                                                           | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_addr_gen/GenAddr[1].u_bank/addr_start_am_strh_all_r[43]_i_1__9_n_0                                                                                                                                                                       |                2 |             11 |         5.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_addr_gen/GenAddr[0].u_bank/addr_start_am_strh_all_r[32]_i_1__10_n_0                                                                                                                                                                          | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_addr_gen/GenAddr[0].u_bank/addr_start_am_strh_all_r[43]_i_1__10_n_0                                                                                                                                                                      |                3 |             11 |         3.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_ins_parser/reg_pipe_img_bid_in_r_reg[3]_0[2]                                                                                                                                                                                                          |                2 |             11 |         5.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_bias_bkrd/GenPtGrp[1].u_routing/GenPgN.u_axi_rs/mode2.storage_data0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                            |                4 |             11 |         2.75 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/p_4_in                                                                                                                                                                                                                   | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/chn_running_reg_0[0]                                                                                                                                                                                                 |                2 |             11 |         5.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/so_wr_o                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                            |                3 |             11 |         3.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_rd_addr/addr_cnt_ingrp                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                            |                3 |             11 |         3.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/m_ram/gen_dm_port_st_machines[1].cfg_buf_wr_offset[7]_i_5_0[0]                                                                                                                                 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/m_ram/m_axis_tvalid_reg                                                                                                                                                                    |                4 |             11 |         2.75 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                                                         | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                         |                4 |             11 |         2.75 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/m_ram/rack                                                                                                                                                                                     | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/areset_d                                                                                                                                                                                   |                4 |             11 |         2.75 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_rd_addr/addr_cnt__0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                            |                2 |             11 |         5.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_nl/u_ds_eotrig/GenSrl16E.GenSrl[0].q_reg_reg_0                                                                                                                                                                                                      | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/so_wr_o                                                                                                                                                                                                                                           |                2 |             11 |         5.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/so_wr_r_reg_1[0]                                                                                                                                                                                                                                      | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/GenWp[0].u_writer/u_addr_gen/addr_pxl_in_strh_0                                                                                                                                                                                                            |                4 |             11 |         2.75 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].next_pixel_st_addr[10]_i_1_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                            |                2 |             11 |         5.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].bias_wr_buf_addr[1][10]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                            |                5 |             11 |         2.20 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_writer_gen[0].u_alu_writer/u_fifo_alu_wr/m_ram/E[0]                                                                                                                                                                                                       | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_writer_gen[0].u_alu_writer/start                                                                                                                                                                                                                      |                3 |             11 |         3.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_ins_parser/reg_pipe_img_bid_in_r_reg[0]_1                                                                                                                                                                                                             |                2 |             11 |         5.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_hp0/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                |                2 |             11 |         5.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_hp0/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                   |                1 |             11 |        11.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/pad_start_num                                                                                                                                                                       | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/length_m_wr_num                                                                                                                                                                 |                3 |             11 |         3.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].augm_img_mean.load_pad/pad_start_num                                                                                                                                                                       | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].augm_img_mean.load_pad/length_m_wr_num                                                                                                                                                                 |                4 |             11 |         2.75 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_ins_parser/start                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                            |                2 |             11 |         5.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/BIT[5].DX.d_r_reg[5][0][0]                                                                                                                                                                              | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r                                                                                                                                                                                                                                                               |                4 |             11 |         2.75 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_mac_parser/reg_bid_in_r_reg[0]_1                                                                                                                                                                                                         |                3 |             11 |         3.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_writer_gen[0].u_alu_writer/u_alu_bkwr_addr_gen/E[0]                                                                                                                                                                                                       | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_writer_gen[0].u_alu_writer/u_ds_startact/start_act                                                                                                                                                                                                    |                2 |             11 |         5.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_mac_parser/reg_bid_in_r_reg[2]_1                                                                                                                                                                                                         |                2 |             11 |         5.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_mac_parser/reg_bid_in_r_reg[2]_0                                                                                                                                                                                                         |                2 |             11 |         5.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/start_wgt_r_reg[0]                                                                                                                                                                                      | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r                                                                                                                                                                                                                                                               |                6 |             11 |         1.83 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].bias_wr_buf_addr[0][10]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                            |                4 |             11 |         2.75 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_addr_gen/GenAddr[0].u_bank/addr_start_am_strh_all_r[32]_i_1__6_n_0                                                                                                                                                                   | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_addr_gen/GenAddr[0].u_bank/addr_start_am_strh_all_r[43]_i_1__6_n_0                                                                                                                                                               |                4 |             11 |         2.75 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_addr_gen/GenAddr[1].u_bank/addr_start_am_strh_all_r[32]_i_1__5_n_0                                                                                                                                                                   | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_addr_gen/GenAddr[1].u_bank/addr_start_am_strh_all_r[43]_i_1__5_n_0                                                                                                                                                               |                3 |             11 |         3.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_addr_gen/GenAddr[2].u_bank/addr_start_am_strh_all_r[32]_i_1__4_n_0                                                                                                                                                                   | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_addr_gen/GenAddr[2].u_bank/addr_start_am_strh_all_r[43]_i_1__4_n_0                                                                                                                                                               |                3 |             11 |         3.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_addr_gen/GenAddr[3].u_bank/addr_start_am_strh_all_r[32]_i_1__3_n_0                                                                                                                                                                   | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_addr_gen/GenAddr[3].u_bank/addr_start_am_strh_all_r[43]_i_1__3_n_0                                                                                                                                                               |                4 |             11 |         2.75 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_addr_gen/GenAddr[4].u_bank/addr_start_am_strh_all_r[32]_i_1__2_n_0                                                                                                                                                                   | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_addr_gen/GenAddr[4].u_bank/addr_start_am_strh_all_r[43]_i_1__2_n_0                                                                                                                                                               |                4 |             11 |         2.75 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_addr_gen/GenAddr[5].u_bank/addr_start_am_strh_all_r[32]_i_1__1_n_0                                                                                                                                                                   | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_addr_gen/GenAddr[5].u_bank/addr_start_am_strh_all_r[43]_i_1__1_n_0                                                                                                                                                               |                3 |             11 |         3.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_addr_gen/GenAddr[6].u_bank/addr_start_am_strh_all_r[32]_i_1__0_n_0                                                                                                                                                                   | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_addr_gen/GenAddr[6].u_bank/addr_start_am_strh_all_r[43]_i_1__0_n_0                                                                                                                                                               |                3 |             11 |         3.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_rd_addr/addr_cnt_ingrp                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                            |                3 |             11 |         3.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_rd_addr/addr_cnt__0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                            |                2 |             11 |         5.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_pad_mask/GenInitCoorH[1].pix_base_coor_h_r[1][10]_i_1__0_n_0                                                                                                                                                                                 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_mac_parser/SR[0]                                                                                                                                                                                                                         |                2 |             11 |         5.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[0].hp_send_len_cnt[10]_i_2_n_0                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[0].hp_send_done0                                                                                                                                                                                                          |                2 |             11 |         5.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_addr_gen/GenAddr[7].u_bank/addr_start_am_strh_all_r[32]_i_1_n_0                                                                                                                                                                      | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_addr_gen/GenAddr[7].u_bank/addr_start_am_strh_all_r[43]_i_1_n_0                                                                                                                                                                  |                3 |             11 |         3.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_cnt/E[0]                                                                                                                                                                                                                             | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_addr_gen/addr_kerh_in_strh                                                                                                                                                                                                       |                2 |             11 |         5.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_cnt/img_w_vld_r_reg[0]_0[0]                                                                                                                                                                                                          | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_ins_parser/SR[0]                                                                                                                                                                                                                                      |                2 |             11 |         5.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_cnt/img_w_vld_r_reg[0]_0[0]                                                                                                                                                                                                          | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_cnt/u_looper_img_w/cnt_r[10]_i_1_n_0                                                                                                                                                                                             |                2 |             11 |         5.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_cnt/img_w_vld_r_reg[0]_0[0]                                                                                                                                                                                                          | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/start_img_r                                                                                                                                                                                                                                    |                2 |             11 |         5.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_cnt/wgt_h_vld_r_reg[0]_0[0]                                                                                                                                                                                                          | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_cnt/SR[0]                                                                                                                                                                                                                        |                2 |             11 |         5.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_writer_gen[0].u_alu_writer/u_alu_bkwr_addr_gen/p_2_in                                                                                                                                                                                                     | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_writer_gen[0].u_alu_writer/u_ds_startact/SR[0]                                                                                                                                                                                                        |                2 |             11 |         5.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_pad_mask/GenInitCoorH[4].pix_base_coor_h_r[4][10]_i_1_n_0                                                                                                                                                                            | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_ins_parser/SR[0]                                                                                                                                                                                                                                      |                2 |             11 |         5.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_pad_mask/GenInitCoorH[1].pix_base_coor_h_r[1][10]_i_2_n_0                                                                                                                                                                            | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_ins_parser/SR[0]                                                                                                                                                                                                                                      |                2 |             11 |         5.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/rd_pt0                                                                                                                                                                                        | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r                                                                                                                                                                                                                                                               |                3 |             11 |         3.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_pad_mask/GenInitCoorH[3].pix_base_coor_h_r[3][10]_i_1_n_0                                                                                                                                                                            | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_ins_parser/SR[0]                                                                                                                                                                                                                                      |                2 |             11 |         5.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_writer_gen[0].u_alu_writer/u_alu_bkwr_addr_gen/p_2_in                                                                                                                                                                                                     | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_writer_gen[0].u_alu_writer/img_cnt[10]_i_1_n_0                                                                                                                                                                                                        |                3 |             11 |         3.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_pad_mask/GenInitCoorH[2].pix_base_coor_h_r[2][10]_i_1_n_0                                                                                                                                                                            | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_ins_parser/SR[0]                                                                                                                                                                                                                                      |                2 |             11 |         5.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_pad_mask/GenInitCoorH[5].pix_base_coor_h_r[5][10]_i_1_n_0                                                                                                                                                                            | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_ins_parser/SR[0]                                                                                                                                                                                                                                      |                2 |             11 |         5.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[0].u_cfg_fifo/m_ram/gen_dm_port_st_machines[0].cfg_buf_wr_offset[3]_i_3_0[0]                                                                                                                                 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[0].u_cfg_fifo/m_ram/m_axis_tvalid_reg                                                                                                                                                                    |                2 |             11 |         5.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_pad_mask/GenInitCoorH[6].pix_base_coor_h_r[6][10]_i_1_n_0                                                                                                                                                                            | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_ins_parser/SR[0]                                                                                                                                                                                                                                      |                2 |             11 |         5.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_pad_mask/GenInitCoorH[7].pix_base_coor_h_r[7][10]_i_1_n_0                                                                                                                                                                            | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_ins_parser/SR[0]                                                                                                                                                                                                                                      |                2 |             11 |         5.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_hp0/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/srst_full_ff_i                                                                    |                4 |             12 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_mean/GenLoadN.u_fifo_load_wr_img/wack                                                                                                                                                             | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_mean/GenLoadN.u_fifo_load_wr_img/areset_d                                                                                                                                                     |                4 |             12 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_hp0/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/srst_full_ff_i                                                              |                4 |             12 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_hp0/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/srst_full_ff_i                                                                    |                3 |             12 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[1].u_fifo_data_last/m_ram/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                            |                1 |             12 |        12.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                          |                3 |             12 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                          |                3 |             12 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[0].u_fifo_data_last/m_ram/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                            |                1 |             12 |        12.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                            |                3 |             12 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/rd_pt0                                                                                                                                                                                        | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r                                                                                                                                                                                                                                                               |                3 |             12 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_cctrl/dpd_update_reg_1[0]                                                                                                                                                                                                              | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r                                                                                                                                                                                                                                                               |                2 |             13 |         6.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_pctrl/dpd_update_reg_0[0]                                                                                                                                                                                                              | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r                                                                                                                                                                                                                                                               |                2 |             13 |         6.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_sctrl/dpd_update_reg_0[0]                                                                                                                                                                                                              | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r                                                                                                                                                                                                                                                               |                2 |             13 |         6.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_cctrl/dpd_update_reg_2[0]                                                                                                                                                                                                              | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r                                                                                                                                                                                                                                                               |                2 |             13 |         6.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/start_img_r[5]                                                                                                                                                                                                                                              |                3 |             13 |         4.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_pctrl/dpd_update_reg_2[0]                                                                                                                                                                                                              | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r                                                                                                                                                                                                                                                               |                2 |             13 |         6.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wvalid_0[0]                                                                                                                                                         | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                         |                5 |             13 |         2.60 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/dpd_update_reg_1[0]                                                                                                                                                                                                              | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r                                                                                                                                                                                                                                                               |                2 |             13 |         6.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/dpd_update_reg_0[0]                                                                                                                                                                                                              | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r                                                                                                                                                                                                                                                               |                2 |             13 |         6.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_cctrl/dpd_update_reg_0[0]                                                                                                                                                                                                              | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r                                                                                                                                                                                                                                                               |                2 |             13 |         6.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/dpd_update_reg_2[0]                                                                                                                                                                                                              | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r                                                                                                                                                                                                                                                               |                2 |             13 |         6.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_sctrl/E[0]                                                                                                                                                                                                                             | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r                                                                                                                                                                                                                                                               |                2 |             13 |         6.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_sctrl/dpd_update_reg_1[0]                                                                                                                                                                                                              | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r                                                                                                                                                                                                                                                               |                2 |             13 |         6.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_pctrl/dpd_update_reg_1[0]                                                                                                                                                                                                              | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r                                                                                                                                                                                                                                                               |                2 |             13 |         6.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/u_apb/prdata0                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |                7 |             13 |         1.86 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_wrap_cnt                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                            |                6 |             14 |         2.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_wrap_cnt                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                            |                7 |             14 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/dm_cfg_bridge/gen_dm_port_st_machines[1].cfg_dm_wr_en_reg[1]_0[0]                                                                                                                                                                              | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r                                                                                                                                                                                                                                                               |                4 |             15 |         3.75 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].u_axi_rs_buf_wctrl/state_machines[0].augm_enable.augm_en_reg_0[0]                                                                                                                                          | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r                                                                                                                                                                                                                                                               |                4 |             15 |         3.75 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkwr/GenPtGrp[3].u_routing/GenPgN.u_axi_rs/mode1.m_valid_i_reg[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                            |                3 |             15 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_axi_rs_save_data_addr/rd_ready                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                            |                5 |             15 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_axi_rs_save_data_addr/rd_ready                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                            |                5 |             15 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[0].u_cfg_fifo/m_ram/m_axis_tvalid_reg_1[0]                                                                                                                                                                   | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r                                                                                                                                                                                                                                                               |                6 |             15 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[1].p_hp_valid_nbyte                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                            |                3 |             15 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].u_axi_rs_buf_wctrl/gen_dm_port_st_machines[0].cfg_dm_wr_en_reg[0][0]                                                                                                                                       | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r                                                                                                                                                                                                                                                               |                6 |             15 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/GenImgDataFifo[13].u_fifo/E[0]                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                            |               10 |             15 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_writer_gen[0].u_alu_writer/u_ds_din/wack                                                                                                                                                                                                                  | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_writer_gen[0].u_alu_writer/u_fifo_alu_wr/areset_d                                                                                                                                                                                                     |                1 |             15 |        15.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[0].p_hp_valid_nbyte                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                            |                3 |             15 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_axi_rs_buf_wctrl/E[0]                                                                                                                                                                                    | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r                                                                                                                                                                                                                                                               |                3 |             15 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_axi_rs_buf_wctrl/gen_dm_port_st_machines[1].cfg_dm_wr_en_reg[1]_0[0]                                                                                                                                     | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r                                                                                                                                                                                                                                                               |                5 |             15 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkwr/GenPtGrp[3].u_routing/GenPgN.u_axi_rs/mode1.m_valid_i_reg_0[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                            |                4 |             15 |         3.75 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/m_ram/gen_dm_port_st_machines[1].got_dm_tlast_reg_3[0]                                                                                                                                         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r                                                                                                                                                                                                                                                               |                4 |             15 |         3.75 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/dm_cfg_bridge/E[0]                                                                                                                                                                                                                             | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r                                                                                                                                                                                                                                                               |                6 |             15 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_img_cnt/ker_d_vld_r_reg[0]_0[0]                                                                                                                                                                                                              | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_img_cnt/SR[0]                                                                                                                                                                                                                            |                3 |             15 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_wgt/GenLoadN.u_fifo_load_wr_img/m_ram/wack                                                                                                                                                        | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_wgt/GenLoadN.u_fifo_load_wr_img/areset_d                                                                                                                                                      |                1 |             15 |        15.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/u_apb/prdata0                                                                                                                                                                                                                                                                                      | design_1_i/dpuczdx8g_0/inst/u_apb/penable_reg_1                                                                                                                                                                                                                                                                            |                7 |             15 |         2.14 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/GenImgDataFifo[12].u_fifo/E[0]                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                            |                7 |             15 |         2.14 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/u_axis_sync_fifo/m_ram/bg[0]_405                                                                                                                                                                                     |                7 |             16 |         2.29 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/dm_rd_en                                                              |                                                                                                                                                                                                                                                                                                                            |                2 |             16 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_pctrl/E[0]                                                                                                                                                                                                                             | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/i___34_n_0                                                                                                                                                                                                                                            |                3 |             16 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_pctrl/instr_end_reg_0[0]                                                                                                                                                                                                               | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/i___34_n_0                                                                                                                                                                                                                                            |                3 |             16 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/not_empty_reg[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                            |                2 |             16 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/m_ram/E[0]                                                                                                                                                                                     | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_be[15]_i_1_n_0                                                                                                                                           |                                                                                                                                                                                                                                                                                                                            |               13 |             16 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wstrb_mask_d2                                                                                                                                            | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/argmax_switch_u0/u_save_argmax/max_tree_pipe_u0/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                            |                4 |             16 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/argmax_switch_u0/u_save_argmax/fifo_u0/m_ram/wea                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                            |                1 |             16 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/GenWp[0].u_writer/u_addr_gen/bank_res_reg[3]_0[0]                                                                                                                                                                                                          |               11 |             16 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_addr_gen/GenAddr[7].u_ds_bidsel/BIT[1].DX.d_r_reg[1][3]_0                                                                                                                                                                        |                1 |             16 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[0].u_fifo_data_last/m_ram/wea                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                            |                1 |             16 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/argmax_switch_u0/u_save_argmax/fifo_u0/m_ram/wea                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                            |                1 |             16 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/instr_start_plus_reg_1[0]                                                                                                                                                                                                        | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/i___34_n_0                                                                                                                                                                                                                                            |                2 |             16 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                  |                                                                                                                                                                                                                                                                                                                            |                4 |             16 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkwr/GenPtGrp[3].u_routing/GenPgN.u_axi_rs/gen_bram_dram.ram_data_reg[78]                                                                                                                                                                             |                3 |             16 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkwr/GenPtGrp[2].u_routing/GenPgN.u_axi_rs/bg[0]_604                                                                                                                                                                                                  |                5 |             16 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkwr/GenPtGrp[1].u_routing/GenPgN.u_axi_rs/gen_bram_dram.ram_data_reg[78]                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                                                                        | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_axi_rs_buf_wctrl/gen_dm_port_st_machines[1].cfg_dm_wr_en_reg[1][0]                                                                                                                                       |                                                                                                                                                                                                                                                                                                                            |                4 |             16 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/argmax_switch_u0/u_save_argmax/max_tree_pipe_u0/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                            |                3 |             16 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                                                                      | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_axi_rs_buf_wctrl/state_machines[1].p0_bigger_reg_0                                                                                                                                                       | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_axi_rs_buf_wctrl/state_machines[1].p0_bigger_reg_1                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_cctrl/E[0]                                                                                                                                                                                                                             | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/i___34_n_0                                                                                                                                                                                                                                            |                3 |             16 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[0].u_cfg_fifo/m_ram/gen_dm_port_st_machines[0].dm_trans_valid_reg[0]                                                                                                                                         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[0].u_cfg_fifo/m_ram/gen_dm_port_st_machines[0].cfg_buf_wr_offset[3]_i_3_0[0]                                                                                                                                 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[0].u_cfg_fifo/m_ram/rst_n_r_reg[0]                                                                                                                                                                       |                7 |             16 |         2.29 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].u_axi_rs_buf_wctrl/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                            |                6 |             16 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[0].cnt_hp_send_nbyte[15]_i_2_n_0                                                                                                                                                                                              | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[0].cnt_hp_send_nbyte[15]_i_1_n_0                                                                                                                                                                                          |                4 |             16 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/p_48_out                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                            |                2 |             16 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_ele_parser/ins_init_ten_d1_n_r[2]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                            |                6 |             16 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_sctrl/instr_start_reg_0[0]                                                                                                                                                                                                             | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/i___34_n_0                                                                                                                                                                                                                                            |                3 |             16 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/m_ram/gen_dm_port_st_machines[1].cfg_buf_wr_offset[7]_i_5_0[0]                                                                                                                                 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/m_ram/SR[0]                                                                                                                                                                                |                7 |             16 |         2.29 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_cctrl/cend                                                                                                                                                                                                                             | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/i___34_n_0                                                                                                                                                                                                                                            |                3 |             16 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_sctrl/instr_end_reg_0[0]                                                                                                                                                                                                               | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/i___34_n_0                                                                                                                                                                                                                                            |                3 |             16 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_ele_parser/ins_init_ten_d1_n_r[3]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                            |                6 |             16 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_ele_parser/ins_init_ten_d1_n_r[0]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                            |                7 |             16 |         2.29 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[0].u_cfg_fifo/m_ram/gen_dm_port_st_machines[0].cfg_buf_wr_offset[3]_i_3_0[0]                                                                                                                                 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[0].u_cfg_fifo/m_ram/SR[0]                                                                                                                                                                                |                8 |             16 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/instr_end_plus_reg_1[0]                                                                                                                                                                                                          | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/i___34_n_0                                                                                                                                                                                                                                            |                2 |             16 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_ele_parser/ins_init_ten_d1_n_r[1]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                            |                7 |             16 |         2.29 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/p_41_out                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                            |                2 |             16 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/m_ram/gen_dm_port_st_machines[1].cfg_buf_wr_offset[7]_i_5_0[0]                                                                                                                                 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/m_ram/rst_n_r_reg[0]                                                                                                                                                                       |                5 |             16 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[1].cnt_hp_send_nbyte[15]_i_2_n_0                                                                                                                                                                                              | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[1].cnt_hp_send_nbyte[15]_i_1_n_0                                                                                                                                                                                          |                4 |             16 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[1].u_fifo_data_last/m_ram/wea                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                            |                1 |             16 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/pe_mode_ele_m_reg_n_0                                                                                                                                                                                                                                       |                8 |             16 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/u_axis_sync_fifo/m_ram/rack                                                                                                                                                                                              | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/u_axis_sync_fifo/areset_d                                                                                                                                                                                            |                4 |             17 |         4.25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/start_img_r                                                                                                                                                                                                                                    |                7 |             17 |         2.43 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].u_axi_rs_buf_wctrl/state_machines[0].is_p0_zero_reg_0                                                                                                                                                      | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].u_axi_rs_buf_wctrl/state_machines[0].p0_bigger_reg_2                                                                                                                                                   |                4 |             17 |         4.25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/GenArFifoEna.u_arfifo/u_axis_sync_fifo/m_ram/rack                                                                                                                                                                                              | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/GenArFifoEna.u_arfifo/u_axis_sync_fifo/areset_d                                                                                                                                                                                            |                3 |             17 |         5.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                           | design_1_i/axi_interconnect_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/SR[0]                                                                                                                                                          |                2 |             18 |         9.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_ker_d_jump_dly2/E[0]                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                            |                2 |             18 |         9.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_axi_wvalid_0[0]                                                                                                                      | design_1_i/axi_interconnect_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/SR[0]                                                                                                                                                          |                3 |             18 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/u_apb/paddr0                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                            |                5 |             18 |         3.60 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/m_axi_rs_awhp2_reg/E[0]                                                                                                                                                                                                                                        | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_save_cmd_gen/channel_cnt[21]_i_1__0_n_0                                                                                                                                                                              |                3 |             18 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                 |               13 |             18 |         1.38 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                            | design_1_i/axi_interconnect_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/SR[0]                                                                                                                                                           |                2 |             18 |         9.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                    | design_1_i/axi_interconnect_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/SR[0]                                                                                                                                                           |                3 |             18 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                           | design_1_i/axi_interconnect_hp0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/SR[0]                                                                                                                                                          |                4 |             18 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_axi_wvalid_0[0]                                                                                                                      | design_1_i/axi_interconnect_hp0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/SR[0]                                                                                                                                                          |                2 |             18 |         9.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                            | design_1_i/axi_interconnect_hp0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/SR[0]                                                                                                                                                           |                3 |             18 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                    | design_1_i/axi_interconnect_hp0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/SR[0]                                                                                                                                                           |                3 |             18 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                    | design_1_i/axi_interconnect_hp0/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/srst_full_ff_i                                                              |                3 |             18 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                           | design_1_i/axi_interconnect_hp0/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/srst_full_ff_i                                                              |                3 |             18 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/m_axi_rs_awhp0_reg/E[0]                                                                                                                                                                                                                                        | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_save_cmd_gen/channel_cnt[21]_i_1_n_0                                                                                                                                                                                 |                3 |             18 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/instr_fifo/m_ram/wack                                                                                                                                                                                                            | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/instr_fifo/areset_d                                                                                                                                                                                                          |                3 |             19 |         6.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_cctrl/instr_fifo/m_ram/wack                                                                                                                                                                                                            | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_cctrl/instr_fifo/areset_d                                                                                                                                                                                                          |                2 |             19 |         9.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_img_cnt/E[0]                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                            |                4 |             19 |         4.75 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/data_cmd_fifo_u0/u_cmd_fifo_0/m_ram/rack                                                                                                                                                                        | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/data_cmd_fifo_u0/u_cmd_fifo_0/areset_d                                                                                                                                                                      |                3 |             19 |         6.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/data_cmd_fifo_u0/u_cmd_fifo_0/m_ram/rack                                                                                                                                                                        | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/data_cmd_fifo_u0/u_cmd_fifo_0/areset_d                                                                                                                                                                      |                4 |             19 |         4.75 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/instr_fifo/m_ram/wack_0                                                                                                                                                                                                     | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_sctrl/instr_fifo/areset_d                                                                                                                                                                                                          |                3 |             19 |         6.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[0].u_cfg_fifo/m_ram/gen_dm_port_st_machines[0].got_dm_tlast_reg                                                                                                                                              | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r                                                                                                                                                                                                                                                               |               10 |             20 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_be_next                                                                                                                                             |                                                                                                                                                                                                                                                                                                                            |               13 |             20 |         1.54 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/m_ram/gen_dm_port_st_machines[1].got_dm_tlast_reg                                                                                                                                              | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r                                                                                                                                                                                                                                                               |               12 |             20 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].u_wrfifo_img/GenLoadN.u_fifo_load_wr_img/wack                                                                                                                                                              | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].u_wrfifo_img/GenLoadN.u_fifo_load_wr_img/areset_d                                                                                                                                                      |                2 |             20 |        10.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_img/GenLoadN.u_fifo_load_wr_img/wack                                                                                                                                                              | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_img/GenLoadN.u_fifo_load_wr_img/areset_d                                                                                                                                                      |                3 |             20 |         6.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_fetch/dpu0_m_axi_instr_rvalid                                                                                                                                                                                                          | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/instr_fifo/areset_d                                                                                                                                                                                                     |                4 |             21 |         5.25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/GenImgDataFifo[12].u_fifo/u_axis_sync_fifo/m_ram/rack                                                                                                                                                                                                           | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/GenImgDataFifo[12].u_fifo/u_axis_sync_fifo/areset_d                                                                                                                                                                                                         |                5 |             21 |         4.20 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/GenImgDataFifo[13].u_fifo/u_axis_sync_fifo/m_ram/rack                                                                                                                                                                                                           | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/GenImgDataFifo[13].u_fifo/u_axis_sync_fifo/areset_d                                                                                                                                                                                                         |                5 |             21 |         4.20 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/u_verreg/prdata0_n_0                                                                                                                                                                                                                                                                               | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                         |                7 |             21 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_bias/GenLoadN.u_fifo_load_wr_img/m_ram/rack                                                                                                                                                       | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_bias/GenLoadN.u_fifo_load_wr_img/areset_d                                                                                                                                                     |                3 |             21 |         7.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_save_cmd_gen/channel_len0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                            |                3 |             22 |         7.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_writer_gen[0].u_alu_writer/start                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                            |                5 |             22 |         4.40 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/so_wr_pre2_o                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                            |                6 |             22 |         3.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_mac_parser/reg_mode_maxp_dsm                                                                                                                                                                                                             |                5 |             22 |         4.40 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_save_cmd_gen/E[0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                            |                8 |             22 |         2.75 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_save_cmd_gen/dly_conf_reg[2]_0[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                            |                7 |             22 |         3.14 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_save_cmd_gen/channel_len0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                            |                3 |             22 |         7.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_cnt/u_ds_soall/GenSrl16E.GenSrl[0].q_reg_reg_0[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                            |                7 |             23 |         3.29 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/save_num_remain[22]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                            |                6 |             23 |         3.83 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/save_num_remain[22]_i_1__0_n_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                            |                8 |             23 |         2.88 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/instr_fifo/m_ram/wack                                                                                                                                                                                                       | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_pctrl/instr_fifo/areset_d                                                                                                                                                                                                          |                3 |             23 |         7.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/E[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                            |                2 |             24 |        12.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_addr_gen/GenAddr[3].u_bank/cnt_kerh_am_strh                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                            |                6 |             24 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/load_mi_next                                                                                                                                                |                                                                                                                                                                                                                                                                                                                            |               10 |             25 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_addr_d1[3]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                                                                                                                                            |                9 |             25 |         2.78 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_save_cmd_gen/cmd_addr                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                            |                5 |             25 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_save_cmd_gen/cmd_addr                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                            |                5 |             25 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[7].so_tbias_pre_r                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |               10 |             26 |         2.60 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[4].so_tbias_pre_r                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |                5 |             26 |         5.20 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[3].so_tbias_pre_r                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |               14 |             26 |         1.86 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[5].so_tbias_pre_r                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |                8 |             26 |         3.25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_ins_parser/E[0]                                                                                                                                                                                                                                           | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r                                                                                                                                                                                                                                                               |               11 |             26 |         2.36 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[6].so_tbias_pre_r                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |                4 |             26 |         6.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[2].so_tbias_pre_r                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |                8 |             26 |         3.25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[1].so_tbias_pre_r                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |                6 |             26 |         4.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[0].so_tbias_pre_r                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |                6 |             26 |         4.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/dm_rd_en                                                              |                                                                                                                                                                                                                                                                                                                            |                3 |             27 |         9.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                  |                                                                                                                                                                                                                                                                                                                            |                7 |             27 |         3.86 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/u_apb/paddr_reg[0]_1[0]                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                            |               19 |             28 |         1.47 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/u_apb/paddr_reg[3]_6[0]                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                            |               15 |             28 |         1.87 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                           |                                                                                                                                                                                                                                                                                                                            |                3 |             28 |         9.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/u_apb/prdata0_0                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                            |                8 |             28 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_fetch/E[0]                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                            |                5 |             28 |         5.60 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/u_apb/paddr_reg[5]_4[0]                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                            |               25 |             28 |         1.12 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/u_apb/paddr_reg[9]_0[0]                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                            |               20 |             28 |         1.40 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                                                                 |                                                                                                                                                                                                                                                                                                                            |                5 |             28 |         5.60 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_nl/GenOCP[0].GenWP[0].u_nl/neg_clr_en                                                                                                                                                                                                           |                6 |             29 |         4.83 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_nl/GenOCP[1].GenWP[0].u_nl/neg_clr_en                                                                                                                                                                                                           |                8 |             29 |         3.62 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                                                                   |                                                                                                                                                                                                                                                                                                                            |                5 |             29 |         5.80 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_nl/GenOCP[2].GenWP[0].u_nl/neg_clr_en                                                                                                                                                                                                           |                8 |             29 |         3.62 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_nl/GenOCP[3].GenWP[0].u_nl/neg_clr_en                                                                                                                                                                                                           |               10 |             29 |         2.90 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                             |                                                                                                                                                                                                                                                                                                                            |                3 |             29 |         9.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_nl/GenOCP[6].GenWP[0].u_nl/neg_clr_en                                                                                                                                                                                                           |                7 |             29 |         4.14 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_nl/GenOCP[4].GenWP[0].u_nl/neg_clr_en                                                                                                                                                                                                           |                9 |             29 |         3.22 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_nl/GenOCP[5].GenWP[0].u_nl/neg_clr_en                                                                                                                                                                                                           |                7 |             29 |         4.14 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_nl/GenOCP[7].GenWP[0].u_nl/neg_clr_en                                                                                                                                                                                                           |                5 |             29 |         5.80 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedatafifo/m_ram/rack                                                                                                                                                                                                  | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedatafifo/areset_d                                                                                                                                                                                                |                8 |             31 |         3.88 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedatafifo/m_ram/rack                                                                                                                                                                                                  | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedatafifo/areset_d                                                                                                                                                                                                |                7 |             31 |         4.43 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                          |                                                                                                                                                                                                                                                                                                                            |                2 |             32 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].augm_en                                                                                                                                                                                                |                6 |             32 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].augm_en                                                                                                                                                                                                |                7 |             32 |         4.57 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/instr_fifo/instr_ready_reg[1]                                                                                                                                                                                               | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/i___166_n_0                                                                                                                                                                                                                                           |                8 |             32 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/instr_fifo/instr_ready_reg[0]                                                                                                                                                                                               | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/i___166_n_0                                                                                                                                                                                                                                           |               15 |             32 |         2.13 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/instr_fifo/instr_ready_reg[5]                                                                                                                                                                                               | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/i___166_n_0                                                                                                                                                                                                                                           |                6 |             32 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/instr_fifo/instr_ready_reg[3]                                                                                                                                                                                               | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/i___166_n_0                                                                                                                                                                                                                                           |               11 |             32 |         2.91 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/instr_fifo/instr_ready_reg[2]                                                                                                                                                                                               | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/i___166_n_0                                                                                                                                                                                                                                           |               11 |             32 |         2.91 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/instr_fifo/instr_ready_reg[4]                                                                                                                                                                                               | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/i___166_n_0                                                                                                                                                                                                                                           |               15 |             32 |         2.13 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/u_apb/pwdata0                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |                5 |             32 |         6.40 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/u_apb/paddr_reg[3]_5[0]                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                            |               24 |             32 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_2[0]                                                                                                                                                           | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                                                                        |               17 |             32 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/instr_fifo/m_ram/rack                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                            |                7 |             32 |         4.57 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/u_apb/paddr_reg[3]_0[0]                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                            |               23 |             32 |         1.39 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/u_apb/paddr_reg[3]_3[0]                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                            |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_0[0]                                                                                                                                                        | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                         |               10 |             32 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/u_apb/paddr_reg[1]_0[0]                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                            |               25 |             32 |         1.28 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/u_apb/paddr_reg[3]_2[0]                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                            |               25 |             32 |         1.28 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/u_apb/paddr_reg[4]_rep_1[0]                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                            |               28 |             32 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/u_apb/paddr_reg[5]_2[0]                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                            |               23 |             32 |         1.39 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_1[0]                                                                                                                                                           | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                                                                        |               18 |             32 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/u_apb/paddr_reg[0]_0[0]                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                            |               28 |             32 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_cnt/cnt_kerh_am_strh                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                            |               11 |             32 |         2.91 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/u_apb/paddr_reg[5]_1[0]                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                            |               25 |             32 |         1.28 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/u_apb/paddr_reg[5]_3[0]                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                            |               27 |             32 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/u_apb/paddr_reg[2]_rep_2[0]                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                            |               22 |             32 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/u_apb/paddr_reg[5]_0[0]                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                            |               21 |             32 |         1.52 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/u_apb/paddr_reg[3]_1[0]                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                            |               23 |             32 |         1.39 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/u_apb/paddr_reg[3]_4[0]                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                            |               24 |             32 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/u_apb/paddr_reg[2]_rep_0[0]                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                            |               23 |             32 |         1.39 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/u_apb/penable_reg_0[0]                                                                                                                                                                                                                                                                             | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                         |               17 |             32 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].augm_img_mean.load_pad/padding_end_mask_pre3[63]_i_1_n_0                                                                                                                                               |                9 |             32 |         3.56 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_3[0]                                                                                                                                                           | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                                                                        |               18 |             32 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                                                          | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                         |                9 |             32 |         3.56 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/padding_end_mask_pre3[63]_i_1__0_n_0                                                                                                                                            |                8 |             32 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_0[0]                                                                                                                                                           | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                                                                        |               15 |             32 |         2.13 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/u_apb/E[0]                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                            |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/GenDataN.GenEleP[2].GenDataN[0].ele_r_reg[32][0]                                                                                                                                                                                               |               12 |             33 |         2.75 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_addr_gen/GenAddr[4].u_bank/addr_start_am_strh_all_r[32]_i_1__2_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                            |                9 |             33 |         3.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/GenDataN.GenEleP[3].GenDataN[0].ele_r_reg[32][0]                                                                                                                                                                                               |               12 |             33 |         2.75 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/GenDataN.GenEleP[4].GenDataN[0].ele_r_reg[32][0]                                                                                                                                                                                               |               15 |             33 |         2.20 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/GenDataN.GenEleP[5].GenDataN[0].ele_r_reg[32][0]                                                                                                                                                                                               |               17 |             33 |         1.94 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/GenDataN.GenEleP[6].GenDataN[0].ele_r_reg[32][0]                                                                                                                                                                                               |               11 |             33 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/GenDataN.GenEleP[7].GenDataN[0].ele_r_reg[32][0]                                                                                                                                                                                               |               11 |             33 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_addr_gen/GenAddr[0].u_bank/addr_start_am_strh_all_r[32]_i_1__10_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                            |                4 |             33 |         8.25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_addr_gen/GenAddr[1].u_bank/addr_start_am_strh_all_r[32]_i_1__9_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                            |                6 |             33 |         5.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_addr_gen/GenAddr[2].u_bank/addr_start_am_strh_all_r[32]_i_1__8_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                            |                6 |             33 |         5.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_addr_gen/GenAddr[3].u_bank/addr_start_am_strh_all_r[32]_i_1__7_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                            |                7 |             33 |         4.71 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_addr_gen/GenAddr[3].u_bank/addr_start_am_strh_all_r[32]_i_1__3_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                            |                5 |             33 |         6.60 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_addr_gen/GenAddr[2].u_bank/addr_start_am_strh_all_r[32]_i_1__4_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                            |                5 |             33 |         6.60 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_addr_gen/GenAddr[1].u_bank/addr_start_am_strh_all_r[32]_i_1__5_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                            |                7 |             33 |         4.71 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_addr_gen/GenAddr[5].u_bank/addr_start_am_strh_all_r[32]_i_1__1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                            |                6 |             33 |         5.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_addr_gen/GenAddr[0].u_bank/addr_start_am_strh_all_r[32]_i_1__6_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                            |                7 |             33 |         4.71 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_addr_gen/GenAddr[6].u_bank/addr_start_am_strh_all_r[32]_i_1__0_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                            |                8 |             33 |         4.12 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/GenDataN.GenEleP[0].GenDataN[0].ele_r_reg[32][0]                                                                                                                                                                                               |               11 |             33 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[0].p_hp_start_addr                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                            |                5 |             33 |         6.60 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[1].p_hp_start_addr                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                            |                5 |             33 |         6.60 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/GenDataN.GenEleP[1].GenDataN[0].ele_r_reg[32][0]                                                                                                                                                                                               |               10 |             33 |         3.30 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_addr_gen/GenAddr[7].u_bank/addr_start_am_strh_all_r[32]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |                6 |             33 |         5.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                          |                                                                                                                                                                                                                                                                                                                            |                3 |             34 |        11.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                   |                                                                                                                                                                                                                                                                                                                            |                3 |             34 |        11.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                     |                                                                                                                                                                                                                                                                                                                            |                3 |             34 |        11.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[3].p_sel_pos_r                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                            |               14 |             36 |         2.57 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[3].p_sel_neg_r                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                            |               12 |             36 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[2].p_sel_neg_r                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                            |               12 |             36 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[2].p_sel_pos_r                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                            |               15 |             36 |         2.40 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[1].p_sel_pos_r                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                            |               17 |             36 |         2.12 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[1].p_sel_neg_r                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                            |               12 |             36 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[0].p_sel_pos_r                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                            |               13 |             36 |         2.77 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[0].p_sel_neg_r                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                            |               11 |             36 |         3.27 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[3].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[3].vld_pout_reg_n_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                            |               11 |             36 |         3.27 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[3].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[3].p_sel_neg_r                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                            |               12 |             36 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[3].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[2].p_sel_neg_r                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                            |                8 |             36 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[3].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[3].p_sel_pos_r                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                            |               12 |             36 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[3].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[2].p_sel_pos_r                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                            |               10 |             36 |         3.60 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[3].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].vld_pout_reg_n_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                            |                8 |             36 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[3].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].p_sel_pos_r                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                            |               11 |             36 |         3.27 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[3].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].p_sel_neg_r                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                            |               13 |             36 |         2.77 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[3].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[0].p_sel_neg_r                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                            |               12 |             36 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[3].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[0].p_sel_pos_r                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                            |                9 |             36 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[3].p_sel_neg_r                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                            |               11 |             36 |         3.27 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[3].p_sel_pos_r                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                            |               11 |             36 |         3.27 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[3].vld_pout_reg_n_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                            |                9 |             36 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[2].p_sel_neg_r                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                            |                8 |             36 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[2].p_sel_pos_r                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                            |               14 |             36 |         2.57 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].vld_pout_reg_n_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                            |               15 |             36 |         2.40 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].p_sel_neg_r                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                            |               14 |             36 |         2.57 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].p_sel_pos_r                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                            |               13 |             36 |         2.77 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[0].p_sel_pos_r                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                            |                9 |             36 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[0].p_sel_neg_r                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                            |                8 |             36 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[3].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[2].vld_pout_reg_n_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                            |               11 |             36 |         3.27 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[3].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[3].p_sel_pos_r                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                            |               10 |             36 |         3.60 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[3].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[3].p_sel_neg_r                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                            |               11 |             36 |         3.27 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[3].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].p_sel_neg_r                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                            |               12 |             36 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[3].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].p_sel_pos_r                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                            |               10 |             36 |         3.60 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[3].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[2].p_sel_pos_r                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                            |               15 |             36 |         2.40 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[3].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[1].p_sel_pos_r                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                            |                8 |             36 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[3].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[2].p_sel_neg_r                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                            |               10 |             36 |         3.60 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[3].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[1].p_sel_neg_r                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                            |                7 |             36 |         5.14 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[3].p_sel_pos_r                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                            |               13 |             36 |         2.77 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[3].p_sel_neg_r                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                            |               11 |             36 |         3.27 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[2].vld_pout                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                            |               15 |             36 |         2.40 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[1].p_sel_pos_r                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                            |               10 |             36 |         3.60 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[2].p_sel_pos_r                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                            |               16 |             36 |         2.25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[2].p_sel_neg_r                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                            |               14 |             36 |         2.57 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[1].p_sel_neg_r                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                            |               10 |             36 |         3.60 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].p_sel_neg_r                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                            |               11 |             36 |         3.27 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].p_sel_pos_r                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                            |               13 |             36 |         2.77 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[3].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[3].p_sel_neg_r                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                            |                9 |             36 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[3].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[3].p_sel_pos_r                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                            |               11 |             36 |         3.27 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[3].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[2].vld_pout_reg_n_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                            |               11 |             36 |         3.27 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[3].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[2].p_sel_neg_r                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                            |               14 |             36 |         2.57 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[3].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[2].p_sel_pos_r                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                            |               17 |             36 |         2.12 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[3].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[1].p_sel_pos_r                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                            |               15 |             36 |         2.40 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[2].vld_pout_reg_n_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                            |               14 |             36 |         2.57 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[3].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[1].p_sel_neg_r                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                            |               13 |             36 |         2.77 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[3].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[0].p_sel_pos_r                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                            |               12 |             36 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[3].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[0].p_sel_neg_r                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                            |               14 |             36 |         2.57 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[3].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[3].vld_pout_reg_n_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                            |                8 |             36 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[3].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[3].p_sel_neg_r                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                            |               11 |             36 |         3.27 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[3].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[2].p_sel_pos_r                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                            |               13 |             36 |         2.77 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[3].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[2].p_sel_neg_r                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                            |               13 |             36 |         2.77 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[3].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[3].p_sel_pos_r                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                            |               12 |             36 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[3].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[1].vld_pout_reg_n_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                            |               13 |             36 |         2.77 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[3].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[0].p_sel_pos_r                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                            |               10 |             36 |         3.60 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[3].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[1].p_sel_pos_r                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                            |               14 |             36 |         2.57 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[3].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[1].p_sel_neg_r                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                            |               13 |             36 |         2.77 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[3].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[0].p_sel_neg_r                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                            |               10 |             36 |         3.60 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[3].vld_pout                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                            |               15 |             36 |         2.40 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[2].p_sel_pos_r                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                            |               13 |             36 |         2.77 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[1].vld_pout                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                            |               13 |             36 |         2.77 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[3].p_sel_pos_r                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                            |               11 |             36 |         3.27 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[3].p_sel_neg_r                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                            |                9 |             36 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[2].p_sel_neg_r                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                            |                8 |             36 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[0].p_sel_neg_r                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                            |               11 |             36 |         3.27 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[1].p_sel_pos_r                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                            |               15 |             36 |         2.40 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[1].p_sel_neg_r                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                            |               15 |             36 |         2.40 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[0].p_sel_pos_r                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                            |                9 |             36 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[3].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].vld_pout_reg_n_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                            |               11 |             37 |         3.36 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_save_cmd_gen/ddr_offset_end[3]_i_1__0_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                            |                8 |             37 |         4.62 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_ds_sig_soatvld_pre4/BIT[4].DX.d_r_reg[4][0]_rep__0_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                            |               20 |             37 |         1.85 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[0].vld_pout_reg_n_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                            |               15 |             37 |         2.47 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_save_cmd_gen/ddr_offset_end[3]_i_1_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                            |                7 |             37 |         5.29 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[3].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[0].vld_pout_reg_n_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                            |               16 |             37 |         2.31 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].vld_pout_reg_n_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                            |               13 |             37 |         2.85 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/instr_fifo/m_ram/gen_bram_dram.ram_reg_0_63_0_6_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                            |                5 |             40 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_ds_sig_sotbias_pre2/so_tbias_pre2_w                                                                                                                                                                                                             |               13 |             40 |         3.08 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[0].m_axi_araddr[0][39]_i_2_n_0                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[0].m_axi_araddr[0][39]_i_1_n_0                                                                                                                                                                                            |                6 |             40 |         6.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[1].m_axi_araddr[1][39]_i_2_n_0                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[1].m_axi_araddr[1][39]_i_1_n_0                                                                                                                                                                                            |                6 |             40 |         6.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/instr_fifo/m_ram/gen_bram_dram.ram_reg_192_255_0_6_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                            |                5 |             40 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/instr_fifo/m_ram/gen_bram_dram.ram_reg_128_191_0_6_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                            |                5 |             40 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/instr_fifo/m_ram/gen_bram_dram.ram_reg_64_127_0_6_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                            |                5 |             40 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_ins_parser/p_0_in[0]                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |               19 |             43 |         2.26 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_wgt_bkwr/GenPtGrp[1].u_routing/GenPgN.u_axi_rs/rack_2                                                                                                                                                                                                         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_wgt/GenLoadN.u_fifo_load_wr_img/areset_d                                                                                                                                                      |                8 |             43 |         5.38 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_writer_gen[0].u_alu_writer/u_fifo_alu_wr/m_ram/rack                                                                                                                                                                                                       | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_writer_gen[0].u_alu_writer/u_fifo_alu_wr/areset_d                                                                                                                                                                                                     |                7 |             43 |         6.14 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                            |               12 |             43 |         3.58 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/en_dly_reg[0]_rep__1[0]                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                            |               18 |             44 |         2.44 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/en_dly_reg[0]_rep__0_0[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                            |               18 |             44 |         2.44 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_ele_parser/rd_bank_id_r                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |               14 |             44 |         3.14 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/en_dly_reg[0]_rep__1_0[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                            |               19 |             44 |         2.32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/en_dly_reg[0][0]                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                            |               18 |             44 |         2.44 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/so_wr_pre3_o                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                            |               15 |             47 |         3.13 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/m_axi_rs_awhp0_reg/p_1_in                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |                7 |             49 |         7.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_save_cmd_gen/p_0_in                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |               18 |             49 |         2.72 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_mac_parser/reg_mode_w16b0                                                                                                                                                                                                                    | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_ele_parser/ena_calc_o_reg_1                                                                                                                                                                                                              |               18 |             49 |         2.72 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/m_axi_rs_awhp0_reg/m_axi_hp0_awready_r                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                            |                8 |             49 |         6.12 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/m_axi_rs_awhp2_reg/p_1_in                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |                8 |             49 |         6.12 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/m_axi_rs_awhp2_reg/m_axi_hp2_awready_r                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                            |               11 |             49 |         4.45 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_save_cmd_gen/p_0_in                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |               14 |             49 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_ele_parser/ins_init_ten_d2_n_r[2]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                            |               33 |             55 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_ele_parser/ins_init_ten_d2_n_r[3]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                            |               27 |             55 |         2.04 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_ele_parser/ins_init_ten_d2_n_r[1]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                            |               25 |             55 |         2.20 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_ele_parser/ins_init_ten_d2_n_r[0]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                            |               32 |             55 |         1.72 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_mac_parser/reg_mode_w16b0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                            |               17 |             56 |         3.29 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkwr/GenPtGrp[3].u_routing/GenPgN.u_axi_rs/mode2.aresetn_d_reg_3[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                            |               18 |             57 |         3.17 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/u_axis_sync_fifo/m_ram/rack                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                            |                5 |             58 |        11.60 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/GenArFifoEna.u_arfifo/u_axis_sync_fifo/m_ram/rack                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                            |                5 |             58 |        11.60 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                            |               22 |             60 |         2.73 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                            |               23 |             60 |         2.61 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/data_cmd_fifo_u0/u_cmd_fifo_0/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                            |               16 |             60 |         3.75 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/data_cmd_fifo_u0/u_cmd_fifo_0/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                            |               15 |             60 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].gen_wr_data_col4.wr_buf_data_pre2[63]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                            |               59 |             64 |         1.08 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/dm_cfg_bridge/bias_bank_wr[1]                                                                                                                                                                                                              |               10 |             64 |         6.40 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/mode1.s_ready_i_reg_0                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                            |               17 |             64 |         3.76 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].gen_wr_data_col4.wr_buf_data_pre2[63]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                            |               63 |             64 |         1.02 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/m_ram/gen_dm_port_st_machines[1].cfg_buf_wr_offset[7]_i_5_0[0]                                                                                                                                 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r                                                                                                                                                                                                                                                               |               20 |             64 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_bias_bkrd/GenPtGrp[0].u_routing/u_dly_rvalid/BIT[2].DX.d_r_reg[2][0]_0[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                            |               18 |             64 |         3.56 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/p_1_in                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                            |               18 |             64 |         3.56 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/GenImgDataFifo[13].u_fifo/u_axis_sync_fifo/m_ram/rack                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                            |                5 |             64 |        12.80 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/mode1.s_ready_i_reg_0                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                            |               16 |             64 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/p_1_in                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                            |               16 |             64 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/img_mean_forbid.img_wr_data[63]_i_2__0_n_0                                                                                                                                          | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/dm_cfg_bridge/img_bank_wr[1]                                                                                                                                                                                                               |               14 |             64 |         4.57 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/img_mean_forbid.img_wr_data[63]_i_2__0_n_0                                                                                                                                          | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/dm_cfg_bridge/weights_bank_wr[1]                                                                                                                                                                                                           |               17 |             64 |         3.76 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].augm_img_mean.load_pad/img_mean_forbid.img_wr_data[63]_i_2_n_0                                                                                                                                             | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/dm_cfg_bridge/img_bank_wr[0]                                                                                                                                                                                                               |               15 |             64 |         4.27 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].augm_img_mean.load_pad/img_mean_forbid.img_wr_data[63]_i_2_n_0                                                                                                                                             | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/dm_cfg_bridge/weights_bank_wr[0]                                                                                                                                                                                                           |               14 |             64 |         4.57 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/dm_cfg_bridge/bias_bank_wr[0]                                                                                                                                                                                                              |               15 |             64 |         4.27 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[0].u_cfg_fifo/m_ram/gen_dm_port_st_machines[0].cfg_buf_wr_offset[3]_i_3_0[0]                                                                                                                                 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r                                                                                                                                                                                                                                                               |               19 |             64 |         3.37 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/GenImgDataFifo[12].u_fifo/u_axis_sync_fifo/m_ram/rack                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                            |                5 |             64 |        12.80 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/u_regs4/GenExecCycleValid[0].exex_start_pos_r                                                                                                                                                                                                                                                  |                9 |             65 |         7.22 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm2.curr_fwft_state_reg[0]_0[0]    |                                                                                                                                                                                                                                                                                                                            |                5 |             65 |        13.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/p_0_in_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |               18 |             68 |         3.78 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_ele_parser/ins_data_ele[88]_i_1_n_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                            |               27 |             68 |         2.52 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                            |                                                                                                                                                                                                                                                                                                                            |               20 |             68 |         3.40 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                            |                                                                                                                                                                                                                                                                                                                            |               20 |             68 |         3.40 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg_2[0]                                                                                                           |                                                                                                                                                                                                                                                                                                                            |                6 |             68 |        11.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1[71]_i_1_n_0                                                                                                           |                                                                                                                                                                                                                                                                                                                            |               18 |             68 |         3.78 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg_2[0]                                                                                                           |                                                                                                                                                                                                                                                                                                                            |                6 |             68 |        11.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1[71]_i_1__0_n_0                                                                                                              |                                                                                                                                                                                                                                                                                                                            |               21 |             68 |         3.24 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1[71]_i_1_n_0                                                                                                           |                                                                                                                                                                                                                                                                                                                            |               19 |             68 |         3.58 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                           |                                                                                                                                                                                                                                                                                                                            |                6 |             68 |        11.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1[71]_i_1__0_n_0                                                                                                              |                                                                                                                                                                                                                                                                                                                            |               19 |             68 |         3.58 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/E[0]                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                            |               17 |             68 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                           |                                                                                                                                                                                                                                                                                                                            |                6 |             68 |        11.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/p_0_in_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |               18 |             68 |         3.78 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/E[0]                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                            |               21 |             68 |         3.24 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm2.curr_fwft_state_reg[0]_0[0] |                                                                                                                                                                                                                                                                                                                            |                6 |             69 |        11.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_sctrl/instr_fifo/m_ram/rack                                                                                                                                                                                                            | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_sctrl/instr_fifo/areset_d                                                                                                                                                                                                          |                8 |             70 |         8.75 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                                                                        | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                 |               23 |             70 |         3.04 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                                                                        | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                 |               23 |             70 |         3.04 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_ker_d_jump_dly2/wack                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                            |                5 |             72 |        14.40 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/u_axis_sync_fifo/m_ram/wack                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                            |                5 |             72 |        14.40 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/instr_fifo/m_ram/rack                                                                                                                                                                                                            | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/instr_fifo/areset_d                                                                                                                                                                                                          |               13 |             73 |         5.62 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_cctrl/instr_fifo/m_ram/rack                                                                                                                                                                                                            | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_cctrl/instr_fifo/areset_d                                                                                                                                                                                                          |                9 |             73 |         8.11 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/instr_fifo/m_ram/rack                                                                                                                                                                                                       | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/instr_fifo/areset_d                                                                                                                                                                                                     |               23 |             73 |         3.17 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_bias_bkwr/GenPtGrp[1].u_routing/GenPgN.u_axi_rs/mode2.storage_data0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                            |               19 |             75 |         3.95 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_bias/GenLoadN.u_fifo_load_wr_img/m_ram/rack                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                            |                6 |             75 |        12.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkwr/GenPtGrp[2].u_routing/GenPgN.u_axi_rs/rack                                                                                                                                                                                                           | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].u_wrfifo_img/GenLoadN.u_fifo_load_wr_img/areset_d                                                                                                                                                      |               21 |             76 |         3.62 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkwr/GenPtGrp[3].u_routing/GenPgN.u_axi_rs/rack_1                                                                                                                                                                                                         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_img/GenLoadN.u_fifo_load_wr_img/areset_d                                                                                                                                                      |               15 |             76 |         5.07 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                         |               42 |             77 |         1.83 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_wgt_bkwr/GenPtGrp[1].u_routing/GenPgN.u_axi_rs/rack_2                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                            |               12 |             79 |         6.58 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkwr/GenPtGrp[3].u_routing/GenPgN.u_axi_rs/mode2.storage_data0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                            |               27 |             79 |         2.93 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkwr/GenPtGrp[2].u_routing/GenPgN.u_axi_rs/mode2.storage_data0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                            |               22 |             79 |         3.59 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkwr/GenPtGrp[2].u_routing/GenPgN.u_axi_rs/rack                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                            |               14 |             79 |         5.64 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkwr/GenPtGrp[3].u_routing/GenPgN.u_axi_rs/rack_1                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                            |               14 |             79 |         5.64 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_wgt_bkwr/GenPtGrp[1].u_routing/GenPgN.u_axi_rs/mode2.storage_data0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                            |               20 |             79 |         3.95 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                                                                                                            |                5 |             80 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_writer_gen[0].u_alu_writer/u_fifo_alu_wr/m_ram/rack                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                            |               12 |             80 |         6.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[2].u_routing/u_dly_rvalid/wack                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                            |                5 |             80 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkwr/GenPtGrp[1].u_routing/GenPgN.u_axi_rs/mode2.storage_data0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                            |               24 |             80 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[3].u_routing/u_dly_rvalid/wack_2                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                            |                5 |             80 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_pctrl/instr_fifo/m_ram/rack                                                                                                                                                                                                            | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_pctrl/instr_fifo/areset_d                                                                                                                                                                                                          |               14 |             80 |         5.71 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                                     | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                         |               26 |             84 |         3.23 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                   |                                                                                                                                                                                                                                                                                                                            |                6 |             84 |        14.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                         |               29 |             84 |         2.90 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                    |                                                                                                                                                                                                                                                                                                                            |                6 |             84 |        14.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                   |                                                                                                                                                                                                                                                                                                                            |                6 |             84 |        14.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                    |                                                                                                                                                                                                                                                                                                                            |                6 |             84 |        14.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_cctrl/m_axis_cmd_tdata_reg[28]_0[0]                                                                                                                                                                                                    | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r                                                                                                                                                                                                                                                               |               36 |             85 |         2.36 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_ins_parser/E[0]                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                            |               27 |             86 |         3.19 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                         |                                                                                                                                                                                                                                                                                                                            |                6 |             88 |        14.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_bias/GenLoadN.u_fifo_load_wr_img/m_ram/wack                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                            |                6 |             88 |        14.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].u_wrfifo_img/GenLoadN.u_fifo_load_wr_img/gen_bram_dram.ram_reg_0_63_0_6_i_1_n_0                                                                                                                            |                                                                                                                                                                                                                                                                                                                            |               12 |             92 |         7.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].u_wrfifo_img/GenLoadN.u_fifo_load_wr_img/m_ram/gen_bram_dram.ram_reg_64_127_0_6_i_1_n_0                                                                                                                    |                                                                                                                                                                                                                                                                                                                            |               12 |             92 |         7.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_img/GenLoadN.u_fifo_load_wr_img/m_ram/gen_bram_dram.ram_reg_64_127_0_6_i_1__0_n_0                                                                                                                 |                                                                                                                                                                                                                                                                                                                            |               12 |             92 |         7.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_img/GenLoadN.u_fifo_load_wr_img/gen_bram_dram.ram_reg_0_63_0_6_i_1_n_0                                                                                                                            |                                                                                                                                                                                                                                                                                                                            |               12 |             92 |         7.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_wgt/GenLoadN.u_fifo_load_wr_img/m_ram/wack                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                            |               12 |             92 |         7.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_writer_gen[0].u_alu_writer/u_ds_din/wack                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                            |               12 |             92 |         7.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/data_cmd_fifo_u0/u_cmd_fifo_0/m_ram/rack                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                            |                9 |             99 |        11.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/data_cmd_fifo_u0/u_cmd_fifo_0/m_ram/rack                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                            |                9 |             99 |        11.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/E[0]                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                            |               39 |            107 |         2.74 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/m_ram/rack                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                            |                8 |            107 |        13.38 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[1].dm_cmd_rd_ready_reg[1]_1[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                            |               41 |            107 |         2.61 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[0].u_cfg_fifo/m_ram/rack                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                            |                8 |            107 |        13.38 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/i___177_n_0                                                                                                                                                                                                                                               | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/i___174_n_0                                                                                                                                                                                                                                           |               21 |            107 |         5.10 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/rst                                                                                                                                                                                                                                                                   |               58 |            108 |         1.86 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/i___176_n_0                                                                                                                                                                                                                                               | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/i___174_n_0                                                                                                                                                                                                                                           |               25 |            108 |         4.32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_pctrl/reg_pad_l_r                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |               49 |            116 |         2.37 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_sctrl/instr_fifo/m_ram/rack                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                            |               23 |            122 |         5.30 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/wack_0                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                            |                8 |            128 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].u_axi_rs_buf_wctrl/state_machines[0].wr_block_done_reg_0                                                                                                                                                   | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].u_axi_rs_buf_wctrl/state_machines[0].wr_block_done_reg                                                                                                                                                 |               53 |            128 |         2.42 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_axi_rs_buf_wctrl/state_machines[1].is_st_trans_reg                                                                                                                                                       | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_axi_rs_buf_wctrl/mode1.m_valid_i_reg_0                                                                                                                                                               |               52 |            128 |         2.46 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/wack                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                            |                8 |            128 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0][0]                                                              |                                                                                                                                                                                                                                                                                                                            |               42 |            129 |         3.07 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_axi_rs_buf_wctrl/mode1.s_ready_i_reg_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                            |               53 |            129 |         2.43 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].u_axi_rs_buf_wctrl/mode1.s_ready_i_reg_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                            |               46 |            129 |         2.80 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_axi_rs_buf_wctrl/p_1_in                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                            |               53 |            129 |         2.43 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].u_axi_rs_buf_wctrl/p_1_in                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                            |               46 |            129 |         2.80 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0][0]                                                              |                                                                                                                                                                                                                                                                                                                            |               44 |            129 |         2.93 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_cctrl/instr_fifo/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                            |               49 |            133 |         2.71 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                            |               24 |            135 |         5.62 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                            |               23 |            135 |         5.87 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_lctrl/m_axis_cmd_tdata0                                                                                                                                                                                                                                 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/instr_fifo/SR[0]                                                                                                                                                                                                             |               34 |            137 |         4.03 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_cctrl/instr_fifo/m_ram/rack                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                            |               23 |            140 |         6.09 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/instr_fifo/m_ram/rack                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                            |               23 |            140 |         6.09 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_cctrl/ins_tready_r_reg[0]                                                                                                                                                                                                              | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r                                                                                                                                                                                                                                                               |               40 |            142 |         3.55 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedatafifo/m_ram/rack                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                            |               11 |            144 |        13.09 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/data_cmd_fifo_u0/u_cmd_fifo_0/m_ram/wack                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                            |                9 |            144 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/data_cmd_fifo_u0/u_cmd_fifo_0/m_ram/wack                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                            |                9 |            144 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedatafifo/m_ram/rack                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                            |               11 |            144 |        13.09 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0][0]                                                             |                                                                                                                                                                                                                                                                                                                            |               50 |            145 |         2.90 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_interconnect_hp0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0][0]                                                             |                                                                                                                                                                                                                                                                                                                            |               45 |            145 |         3.22 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/m_axis_sinstr_tdata0                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                            |               28 |            153 |         5.46 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/m_axis_linstr_tdata0                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                            |               39 |            160 |         4.10 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/m_axis_cinstr_tdata0                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                            |               43 |            160 |         3.72 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedatafifo/m_ram/wack                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                            |               11 |            168 |        15.27 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedatafifo/m_ram/wack                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                            |               11 |            168 |        15.27 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/instr_fifo/m_ram/wack_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                            |               22 |            176 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/en_dly_reg[0]_rep__0[0]                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                            |               70 |            176 |         2.51 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_pctrl/instr_fifo/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                            |               55 |            178 |         3.24 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/instr_fifo/m_ram/wack                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                            |               23 |            184 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_cctrl/instr_fifo/m_ram/wack                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                            |               23 |            184 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_pctrl/instr_fifo/m_ram/rack                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                            |               28 |            185 |         6.61 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/m_axis_pinstr_tdata0                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                            |               44 |            192 |         4.36 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_pctrl/ins_tready_r_reg                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                            |               63 |            208 |         3.30 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/instr_fifo/m_ram/wack                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                            |               28 |            220 |         7.86 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r                                                                                                                                                                                                                                                               |              112 |            241 |         2.15 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_fetch_param/cfg_en                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |               58 |            241 |         4.16 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].u_axi_rs_buf_wctrl/state_machines[0].wr_block_done_reg_0                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                            |              109 |            256 |         2.35 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_axi_rs_buf_wctrl/state_machines[1].is_st_trans_reg                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                            |              109 |            256 |         2.35 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/nl_tvalid                                                                                                                                                                                                                                          |               62 |            264 |         4.26 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/pool_pea_tvalid                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                            |              157 |            395 |         2.52 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                            |             4537 |          27912 |         6.15 |
+------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


