/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [8:0] _04_;
  reg [5:0] _05_;
  wire [13:0] celloutsig_0_0z;
  wire [4:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [13:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [2:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [8:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [8:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [10:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [19:0] celloutsig_0_5z;
  wire [9:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [10:0] celloutsig_0_9z;
  wire [7:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [10:0] celloutsig_1_12z;
  wire [7:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [8:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_3z = celloutsig_1_1z ? celloutsig_1_2z : celloutsig_1_1z;
  assign celloutsig_1_5z = celloutsig_1_1z ? celloutsig_1_3z : celloutsig_1_12z[7];
  assign celloutsig_0_7z = in_data[88] ? celloutsig_0_3z[6] : celloutsig_0_5z[11];
  assign celloutsig_0_13z = celloutsig_0_2z ? celloutsig_0_5z[3] : celloutsig_0_2z;
  assign celloutsig_0_20z = in_data[44] ? celloutsig_0_5z[1] : celloutsig_0_5z[14];
  assign celloutsig_0_23z = celloutsig_0_18z[0] ? celloutsig_0_15z : celloutsig_0_20z;
  assign celloutsig_1_11z = !(in_data[166] ? in_data[171] : celloutsig_1_1z);
  assign celloutsig_1_16z = !(celloutsig_1_7z ? celloutsig_1_5z : celloutsig_1_11z);
  assign celloutsig_0_24z = !(celloutsig_0_4z ? celloutsig_0_20z : celloutsig_0_14z[2]);
  assign celloutsig_1_7z = ~((in_data[183] | celloutsig_1_12z[4]) & celloutsig_1_3z);
  assign celloutsig_0_1z = ~((celloutsig_0_0z[13] | in_data[12]) & celloutsig_0_0z[2]);
  assign celloutsig_0_31z = ~((celloutsig_0_4z | celloutsig_0_3z[5]) & celloutsig_0_1z);
  assign celloutsig_1_2z = _01_ | ~(celloutsig_1_1z);
  assign celloutsig_1_1z = ~(_02_ ^ _03_);
  reg [8:0] _20_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _20_ <= 9'h000;
    else _20_ <= in_data[132:124];
  assign { _04_[8], _03_, _04_[6], _01_, _04_[4], _02_, _04_[2:1], _00_ } = _20_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _05_ <= 6'h00;
    else _05_ <= celloutsig_0_0z[12:7];
  assign celloutsig_0_5z = { in_data[50:47], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z } / { 1'h1, in_data[43:26], celloutsig_0_4z };
  assign celloutsig_0_9z = { celloutsig_0_6z, celloutsig_0_8z } / { 1'h1, celloutsig_0_0z[7:0], celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_30z = { celloutsig_0_28z[4:0], celloutsig_0_8z, celloutsig_0_15z, celloutsig_0_24z, celloutsig_0_29z } / { 1'h1, celloutsig_0_11z[3:2], _05_ };
  assign celloutsig_1_18z = { _04_[4], _02_, _04_[2:1], _00_, celloutsig_1_15z, celloutsig_1_15z, celloutsig_1_11z, celloutsig_1_6z } > { 6'h00, celloutsig_1_6z, celloutsig_1_10z[0], celloutsig_1_1z, 6'h00, celloutsig_1_6z, celloutsig_1_10z[0], celloutsig_1_16z, celloutsig_1_11z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_0_8z = { celloutsig_0_0z[9:7], celloutsig_0_4z } > { in_data[39:37], celloutsig_0_2z };
  assign celloutsig_0_4z = celloutsig_0_3z[9] & ~(celloutsig_0_2z);
  assign celloutsig_0_29z = celloutsig_0_23z & ~(celloutsig_0_2z);
  assign celloutsig_0_0z = in_data[61:48] * in_data[62:49];
  assign celloutsig_0_28z = { _05_[5], celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_15z, celloutsig_0_12z } * in_data[89:81];
  assign celloutsig_0_15z = | { celloutsig_0_9z[8:6], celloutsig_0_8z };
  assign celloutsig_0_12z = celloutsig_0_2z & celloutsig_0_0z[7];
  assign celloutsig_1_8z = | { celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z, in_data[157:151] };
  assign celloutsig_1_19z = | celloutsig_1_12z[8:3];
  assign celloutsig_0_2z = | in_data[57:52];
  assign celloutsig_1_15z = { 4'h0, celloutsig_1_6z, celloutsig_1_10z[0], celloutsig_1_6z, celloutsig_1_8z } <<< { celloutsig_1_12z[8:3], 2'h0 };
  assign celloutsig_0_3z = celloutsig_0_0z[10:0] >>> in_data[92:82];
  assign celloutsig_0_14z = { celloutsig_0_5z[13:1], celloutsig_0_12z } >>> { celloutsig_0_0z[13:1], celloutsig_0_13z };
  assign celloutsig_0_6z = in_data[86:77] ~^ celloutsig_0_0z[13:4];
  assign celloutsig_0_11z = celloutsig_0_5z[8:4] ~^ celloutsig_0_9z[10:6];
  assign celloutsig_1_6z = ~((celloutsig_1_3z & celloutsig_1_5z) | celloutsig_1_2z);
  assign { celloutsig_0_18z[2], celloutsig_0_18z[0] } = { celloutsig_0_11z[1], celloutsig_0_1z } ~^ { celloutsig_0_5z[18], celloutsig_0_2z };
  assign { celloutsig_1_12z[3], celloutsig_1_4z[8], celloutsig_1_12z[8:4] } = { celloutsig_1_2z, _01_, _04_[4], _02_, _04_[2:1], _00_ } ^ { celloutsig_1_1z, _03_, _04_[6], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_1_10z[0] = celloutsig_1_7z ^ celloutsig_1_5z;
  assign { _04_[7], _04_[5], _04_[3], _04_[0] } = { _03_, _01_, _02_, _00_ };
  assign celloutsig_0_18z[1] = 1'h1;
  assign celloutsig_1_10z[7:1] = { 6'h00, celloutsig_1_6z };
  assign celloutsig_1_12z[2:1] = { celloutsig_1_6z, celloutsig_1_10z[0] };
  assign celloutsig_1_4z[7:0] = { celloutsig_1_12z[8:3], 2'h0 };
  assign { out_data[128], out_data[96], out_data[40:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_30z, celloutsig_0_31z };
endmodule
