################################################################################
##
## Filename:	./rtl.make.inc
## {{{
## Project:	10Gb Ethernet switch
##
## Computer Generated: This file is computer generated by AUTOFPGA. DO NOT EDIT.
## DO NOT EDIT THIS FILE!
##
## CmdLine:	autofpga -I .: -d -o . allclocks.txt siclk.txt sirefclk.txt global.txt wbdown.txt icape.txt version.txt gpio.txt spio.txt wbuconsole.txt zipmaster.txt bkram.txt ddr3.txt sata.txt routescope.txt i2cscope.txt satascope.txt mem_bkram_only.txt mem_full.txt i2ccpu.txt fan.txt sirefclkcounter.txt
##
## Creator:	Dan Gisselquist, Ph.D.
##		Gisselquist Technology, LLC
##
################################################################################
## }}}
## Copyright (C) 2023-2025, Gisselquist Technology, LLC
## {{{
## This file is part of the ETH10G project.
##
## The ETH10G project contains free software and gateware, licensed under the
## terms of the 3rd version of the GNU General Public License as published by
## the Free Software Foundation.
##
## This project is distributed in the hope that it will be useful, but WITHOUT
## ANY WARRANTY; without even the implied warranty of MERCHANTIBILITY or
## FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
## for more details.
##
## You should have received a copy of the GNU General Public License along
## with this program.  (It's in the $(ROOT)/doc directory.  Run make with no
## target there if the PDF file isn't present.)  If not, see
## <http://www.gnu.org/licenses/> for a copy.
## }}}
## License:	GPL, v3, as defined and found on www.gnu.org,
## {{{
##		http://www.gnu.org/licenses/gpl.html
##
################################################################################
##
## }}}
FAN := wbfan.v

GPIO := wbgpio.v

ICAP := wbicapetwo.v

WBUBUSD := wbubus
WBUBUS  := $(addprefix $(WBUBUSD)/,wbuconsole.v wbufifo.v wbucompactlines.v wbucompress.v wbudecompress.v wbudeword.v wbuexec.v wbuidleint.v wbuinput.v wbuoutput.v wbureadcw.v wbusixchar.v wbutohex.v wbconsole.v)
SCOPCD := wbscope
SCOPC  := $(addprefix $(SCOPCD)/,wbscopc.v)
ZIPCPUD := cpu
ZIPCPU  := $(addprefix $(ZIPCPUD)/,zipsystem.v zipcore.v zipwb.v cpuops.v pfcache.v pipemem.v pfcache.v idecode.v wbpriarbiter.v zipsystem.v zipcounter.v zipjiffies.v ziptimer.v icontrol.v wbwatchdog.v zipdma_ctrl.v zipdma_fsm.v zipdma_mm2s.v zipdma_rxgears.v zipdma_s2mm.v zipdma_txgears.v zipdma.v busdelay.v)
GENCLKD := .
GENCLK  := $(addprefix $(GENCLKD)/,genclk.v xgenclk.v)
DDR3D := ddr3
DDR3  := $(addprefix $(DDR3D)/,ddr3_controller.v ddr3_phy.v)
I2CDMAD := wbi2c
I2CDMA  := $(addprefix $(I2CDMAD)/,wbi2cdma.v)
CONSOLED := wbuart
CONSOLE  := $(addprefix $(CONSOLED)/,txuartlite.v rxuartlite.v ufifo.v)
I2CCPUD := wbi2c
I2CCPU  := $(addprefix $(I2CCPUD)/,wbi2ccpu.v axisi2c.v)
BKRAM := memdev.v

SATAD := sata
SATA  := $(addprefix $(SATAD)/,sata_controller.v satadma_mm2s.v satadma_rxgears.v satadma_s2mm.v satadma_txgears.v sata_link.v satalnk_align.v satalnk_fsm.v satalnk_rmcont.v satalnk_rxpacket.v satalnk_txpacket.v sata_pextend.v sata_phyinit.v sata_reset.v satarx_crc.v satarx_framer.v satarx_scrambler.v sata_transport.v satatrn_fsm.v satatrn_rxregfis.v satatrn_txarb.v satatrn_wbarbiter.v satatx_crc.v satatx_framer.v satatx_scrambler.v)
SCOPCD := wbscope
SCOPC  := $(addprefix $(SCOPCD)/,wbscopc.v)
SCOPCD := wbscope
SCOPC  := $(addprefix $(SCOPCD)/,wbscopc.v)
SCOPCD := wbscope
SCOPC  := $(addprefix $(SCOPCD)/,wbscopc.v)
SCOPCD := wbscope
SCOPC  := $(addprefix $(SCOPCD)/,wbscopc.v)
VFLIST := main.v  $(FAN) $(GPIO) $(ICAP) $(WBUBUS) $(SCOPC) $(ZIPCPU) $(GENCLK) $(DDR3) $(I2CDMA) $(CONSOLE) $(I2CCPU) $(BKRAM) $(SATA)
AUTOVDIRS :=  -y wbubus -y wbscope -y cpu -y . -y ddr3 -y wbi2c -y wbuart -y sata
