strict digraph "compose( ,  )" {
	node [label="\N"];
	"9:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f5a9d2d6850>",
		fillcolor=cadetblue,
		label="9:BS
pos = 2'b11;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f5a9d2d6850>]",
		style=filled,
		typ=BlockingSubstitution];
	"Leaf_6:AL"	[def_var="['pos']",
		label="Leaf_6:AL"];
	"9:BS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"7:CS"	[ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f5a9d331690>",
		fillcolor=linen,
		label="7:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"14:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f5a9d2ce590>",
		fillcolor=lightcyan,
		label="14:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"7:CS" -> "14:CA"	[cond="['in']",
		label=in,
		lineno=7];
	"8:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f5a9d32a090>",
		fillcolor=lightcyan,
		label="8:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"7:CS" -> "8:CA"	[cond="['in']",
		label=in,
		lineno=7];
	"12:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f5a9d323e50>",
		fillcolor=lightcyan,
		label="12:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"7:CS" -> "12:CA"	[cond="['in']",
		label=in,
		lineno=7];
	"10:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f5a9d2d6790>",
		fillcolor=lightcyan,
		label="10:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"7:CS" -> "10:CA"	[cond="['in']",
		label=in,
		lineno=7];
	"16:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f5a9d3313d0>",
		fillcolor=lightcyan,
		label="16:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"7:CS" -> "16:CA"	[cond="['in']",
		label=in,
		lineno=7];
	"15:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f5a9d331490>",
		fillcolor=cadetblue,
		label="15:BS
pos = 2'b00;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f5a9d331490>]",
		style=filled,
		typ=BlockingSubstitution];
	"14:CA" -> "15:BS"	[cond="[]",
		lineno=None];
	"6:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f5a9d3b53d0>",
		clk_sens=False,
		fillcolor=gold,
		label="6:AL",
		sens="['in']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['in']"];
	"6:AL" -> "7:CS"	[cond="[]",
		lineno=None];
	"11:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f5a9d323510>",
		fillcolor=cadetblue,
		label="11:BS
pos = 2'b10;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f5a9d323510>]",
		style=filled,
		typ=BlockingSubstitution];
	"11:BS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"17:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f5a9d33d510>",
		fillcolor=cadetblue,
		label="17:BS
pos = 2'b11;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f5a9d33d510>]",
		style=filled,
		typ=BlockingSubstitution];
	"17:BS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"15:BS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"8:CA" -> "9:BS"	[cond="[]",
		lineno=None];
	"13:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f5a9d2ce2d0>",
		fillcolor=cadetblue,
		label="13:BS
pos = 2'b01;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f5a9d2ce2d0>]",
		style=filled,
		typ=BlockingSubstitution];
	"12:CA" -> "13:BS"	[cond="[]",
		lineno=None];
	"10:CA" -> "11:BS"	[cond="[]",
		lineno=None];
	"16:CA" -> "17:BS"	[cond="[]",
		lineno=None];
	"13:BS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
}
