#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Fri Jan 19 12:30:18 2024
# Process ID: 23980
# Current directory: C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhs/rhs.runs/rhs_axi_tb_rhs_axi_0_0_synth_1
# Command line: vivado.exe -log rhs_axi_tb_rhs_axi_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source rhs_axi_tb_rhs_axi_0_0.tcl
# Log file: C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhs/rhs.runs/rhs_axi_tb_rhs_axi_0_0_synth_1/rhs_axi_tb_rhs_axi_0_0.vds
# Journal file: C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhs/rhs.runs/rhs_axi_tb_rhs_axi_0_0_synth_1\vivado.jou
# Running On: GramForGram, OS: Windows, CPU Frequency: 2611 MHz, CPU Physical cores: 12, Host memory: 16847 MB
#-----------------------------------------------------------
source rhs_axi_tb_rhs_axi_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 455.734 ; gain = 164.324
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
Command: synth_design -top rhs_axi_tb_rhs_axi_0_0 -part xck26-sfvc784-2LV-c -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 31244
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1843.359 ; gain = 338.961
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'rhs_axi_tb_rhs_axi_0_0' [c:/Repos/UG3-HeadWornUnit-V2-Firmware/rhs/rhs.gen/sources_1/bd/rhs_axi_tb/ip/rhs_axi_tb_rhs_axi_0_0/synth/rhs_axi_tb_rhs_axi_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'rhs_axi' [C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_axi.v:3]
INFO: [Synth 8-6157] synthesizing module 'rhs_S00_AXI' [C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_S00_AXI.v:4]
INFO: [Synth 8-226] default block is never used [C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_S00_AXI.v:292]
INFO: [Synth 8-226] default block is never used [C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_S00_AXI.v:465]
INFO: [Synth 8-6157] synthesizing module 'rhs' [C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs.v:6]
INFO: [Synth 8-6157] synthesizing module 'MISO_phase_selector' [C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs.v:2626]
INFO: [Synth 8-6155] done synthesizing module 'MISO_phase_selector' (0#1) [C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs.v:2626]
INFO: [Synth 8-6157] synthesizing module 'command_initialization' [C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs.v:2428]
INFO: [Synth 8-6155] done synthesizing module 'command_initialization' (0#1) [C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs.v:2428]
INFO: [Synth 8-6157] synthesizing module 'command_amplitudeSetup' [C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs.v:2497]
INFO: [Synth 8-6155] done synthesizing module 'command_amplitudeSetup' (0#1) [C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs.v:2497]
INFO: [Synth 8-6157] synthesizing module 'command_selector_stim' [C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs.v:2558]
INFO: [Synth 8-6155] done synthesizing module 'command_selector_stim' (0#1) [C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs.v:2558]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_1bit' [c:/Repos/UG3-HeadWornUnit-V2-Firmware/rhs/rhs.gen/sources_1/bd/xpm_cdc_1bit/synth/xpm_cdc_1bit.v:13]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_1bit_xpm_cdc_0_0' [C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhs/rhs.runs/rhs_axi_tb_rhs_axi_0_0_synth_1/.Xil/Vivado-23980-GramForGram/realtime/xpm_cdc_1bit_xpm_cdc_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_1bit_xpm_cdc_0_0' (0#1) [C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhs/rhs.runs/rhs_axi_tb_rhs_axi_0_0_synth_1/.Xil/Vivado-23980-GramForGram/realtime/xpm_cdc_1bit_xpm_cdc_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_1bit' (0#1) [c:/Repos/UG3-HeadWornUnit-V2-Firmware/rhs/rhs.gen/sources_1/bd/xpm_cdc_1bit/synth/xpm_cdc_1bit.v:13]
INFO: [Synth 8-6157] synthesizing module 'fifo_generator_0' [C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhs/rhs.runs/rhs_axi_tb_rhs_axi_0_0_synth_1/.Xil/Vivado-23980-GramForGram/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_generator_0' (0#1) [C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhs/rhs.runs/rhs_axi_tb_rhs_axi_0_0_synth_1/.Xil/Vivado-23980-GramForGram/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs.v:922]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs.v:1855]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs.v:2135]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs.v:2128]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs.v:2203]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs.v:2193]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs.v:2257]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs.v:2252]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs.v:2341]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs.v:2315]
INFO: [Synth 8-6155] done synthesizing module 'rhs' (0#1) [C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs.v:6]
WARNING: [Synth 8-7071] port 'biphasic_polarity' of module 'rhs' is unconnected for instance 'rhs' [C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_S00_AXI.v:504]
WARNING: [Synth 8-7071] port 'state_cable_delay_finder_out' of module 'rhs' is unconnected for instance 'rhs' [C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_S00_AXI.v:504]
WARNING: [Synth 8-7023] instance 'rhs' of module 'rhs' has 64 connections declared, but only 62 given [C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_S00_AXI.v:504]
INFO: [Synth 8-6155] done synthesizing module 'rhs_S00_AXI' (0#1) [C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'rhs_axi' (0#1) [C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_axi.v:3]
INFO: [Synth 8-6155] done synthesizing module 'rhs_axi_tb_rhs_axi_0_0' (0#1) [c:/Repos/UG3-HeadWornUnit-V2-Firmware/rhs/rhs.gen/sources_1/bd/rhs_axi_tb/ip/rhs_axi_tb_rhs_axi_0_0/synth/rhs_axi_tb_rhs_axi_0_0.v:53]
WARNING: [Synth 8-3848] Net stim_on_3 in module/entity rhs does not have driver. [C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs.v:190]
WARNING: [Synth 8-3848] Net stim_on_4 in module/entity rhs does not have driver. [C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs.v:190]
WARNING: [Synth 8-3848] Net stim_on_5 in module/entity rhs does not have driver. [C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs.v:190]
WARNING: [Synth 8-3848] Net stim_on_6 in module/entity rhs does not have driver. [C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs.v:190]
WARNING: [Synth 8-3848] Net stim_on_7 in module/entity rhs does not have driver. [C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs.v:190]
WARNING: [Synth 8-3848] Net stim_on_8 in module/entity rhs does not have driver. [C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs.v:190]
WARNING: [Synth 8-3848] Net stim_on_9 in module/entity rhs does not have driver. [C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs.v:190]
WARNING: [Synth 8-3848] Net stim_on_10 in module/entity rhs does not have driver. [C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs.v:190]
WARNING: [Synth 8-3848] Net stim_on_11 in module/entity rhs does not have driver. [C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs.v:190]
WARNING: [Synth 8-3848] Net stim_on_12 in module/entity rhs does not have driver. [C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs.v:190]
WARNING: [Synth 8-3848] Net stim_on_13 in module/entity rhs does not have driver. [C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs.v:190]
WARNING: [Synth 8-3848] Net stim_on_14 in module/entity rhs does not have driver. [C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs.v:190]
WARNING: [Synth 8-3848] Net stim_on_15 in module/entity rhs does not have driver. [C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs.v:190]
WARNING: [Synth 8-3848] Net stim_on_16 in module/entity rhs does not have driver. [C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs.v:190]
WARNING: [Synth 8-7129] Port enable in module command_selector_stim is either unconnected or has no load
WARNING: [Synth 8-7129] Port biphasic_polarity in module rhs is either unconnected or has no load
WARNING: [Synth 8-7129] Port stim_ch_n[4] in module rhs is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module rhs_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module rhs_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module rhs_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module rhs_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module rhs_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module rhs_S00_AXI is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2000.418 ; gain = 496.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2018.332 ; gain = 513.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2018.332 ; gain = 513.934
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.207 . Memory (MB): peak = 2018.332 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Repos/UG3-HeadWornUnit-V2-Firmware/rhs/rhs.gen/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'inst/rhs_S00_AXI/rhs/fifo_inst'
Finished Parsing XDC File [c:/Repos/UG3-HeadWornUnit-V2-Firmware/rhs/rhs.gen/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'inst/rhs_S00_AXI/rhs/fifo_inst'
Parsing XDC File [c:/Repos/UG3-HeadWornUnit-V2-Firmware/rhs/rhs.gen/sources_1/bd/xpm_cdc_1bit/ip/xpm_cdc_1bit_xpm_cdc_0_0/xpm_cdc_1bit_xpm_cdc_0_0/xpm_cdc_1bit_xpm_cdc_0_0_in_context.xdc] for cell 'inst/rhs_S00_AXI/rhs/xpm_cdc_1bit_inst_1/xpm_cdc_0'
Finished Parsing XDC File [c:/Repos/UG3-HeadWornUnit-V2-Firmware/rhs/rhs.gen/sources_1/bd/xpm_cdc_1bit/ip/xpm_cdc_1bit_xpm_cdc_0_0/xpm_cdc_1bit_xpm_cdc_0_0/xpm_cdc_1bit_xpm_cdc_0_0_in_context.xdc] for cell 'inst/rhs_S00_AXI/rhs/xpm_cdc_1bit_inst_1/xpm_cdc_0'
Parsing XDC File [c:/Repos/UG3-HeadWornUnit-V2-Firmware/rhs/rhs.gen/sources_1/bd/xpm_cdc_1bit/ip/xpm_cdc_1bit_xpm_cdc_0_0/xpm_cdc_1bit_xpm_cdc_0_0/xpm_cdc_1bit_xpm_cdc_0_0_in_context.xdc] for cell 'inst/rhs_S00_AXI/rhs/xpm_cdc_1bit_inst_2/xpm_cdc_0'
Finished Parsing XDC File [c:/Repos/UG3-HeadWornUnit-V2-Firmware/rhs/rhs.gen/sources_1/bd/xpm_cdc_1bit/ip/xpm_cdc_1bit_xpm_cdc_0_0/xpm_cdc_1bit_xpm_cdc_0_0/xpm_cdc_1bit_xpm_cdc_0_0_in_context.xdc] for cell 'inst/rhs_S00_AXI/rhs/xpm_cdc_1bit_inst_2/xpm_cdc_0'
Parsing XDC File [c:/Repos/UG3-HeadWornUnit-V2-Firmware/rhs/rhs.gen/sources_1/bd/xpm_cdc_1bit/ip/xpm_cdc_1bit_xpm_cdc_0_0/xpm_cdc_1bit_xpm_cdc_0_0/xpm_cdc_1bit_xpm_cdc_0_0_in_context.xdc] for cell 'inst/rhs_S00_AXI/rhs/xpm_cdc_5bit_inst_3/xpm_cdc_0'
Finished Parsing XDC File [c:/Repos/UG3-HeadWornUnit-V2-Firmware/rhs/rhs.gen/sources_1/bd/xpm_cdc_1bit/ip/xpm_cdc_1bit_xpm_cdc_0_0/xpm_cdc_1bit_xpm_cdc_0_0/xpm_cdc_1bit_xpm_cdc_0_0_in_context.xdc] for cell 'inst/rhs_S00_AXI/rhs/xpm_cdc_5bit_inst_3/xpm_cdc_0'
Parsing XDC File [c:/Repos/UG3-HeadWornUnit-V2-Firmware/rhs/rhs.gen/sources_1/bd/rhs_axi_tb/ip/rhs_axi_tb_rhs_axi_0_0/rhs_axi_tb_rhs_axi_0_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Repos/UG3-HeadWornUnit-V2-Firmware/rhs/rhs.gen/sources_1/bd/rhs_axi_tb/ip/rhs_axi_tb_rhs_axi_0_0/rhs_axi_tb_rhs_axi_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhs/rhs.runs/rhs_axi_tb_rhs_axi_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhs/rhs.runs/rhs_axi_tb_rhs_axi_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2144.688 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.150 . Memory (MB): peak = 2144.688 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 2144.688 ; gain = 640.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 2144.688 ; gain = 640.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhs/rhs.runs/rhs_axi_tb_rhs_axi_0_0_synth_1/dont_touch.xdc, line 20).
Applied set_property KEEP_HIERARCHY = SOFT for inst/rhs_S00_AXI/rhs/fifo_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/rhs_S00_AXI/rhs/xpm_cdc_1bit_inst_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/rhs_S00_AXI/rhs/xpm_cdc_1bit_inst_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/rhs_S00_AXI/rhs/xpm_cdc_5bit_inst_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/rhs_S00_AXI/rhs/xpm_cdc_1bit_inst_1/xpm_cdc_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/rhs_S00_AXI/rhs/xpm_cdc_1bit_inst_2/xpm_cdc_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/rhs_S00_AXI/rhs/xpm_cdc_5bit_inst_3/xpm_cdc_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 2144.688 ; gain = 640.289
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_pulse_reg' in module 'rhs'
INFO: [Synth 8-802] inferred FSM for state register 'state_cable_delay_finder_reg' in module 'rhs'
INFO: [Synth 8-802] inferred FSM for state register 'ZCheck_command_count_reg' in module 'rhs'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   IN_TX |                              000 |                              000
                   TA_TX |                              001 |                              001
             N0_TX_IN_RX |                              010 |                              010
                   TA_RX |                              011 |                              011
                   N0_RX |                              100 |                              100
                    DONE |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_cable_delay_finder_reg' using encoding 'sequential' in module 'rhs'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   S_OFF |                              000 |                              000
            S_PULSE_ON_N |                              001 |                              001
            S_PULSE_ON_P |                              010 |                              010
            S_Q_RECOVERY |                              011 |                              100
            S_INTRAPULSE |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_pulse_reg' using encoding 'sequential' in module 'rhs'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                iSTATE10 |                            00000 |                            00000
                 iSTATE8 |                            00001 |                            00001
                 iSTATE6 |                            00010 |                            00010
                 iSTATE4 |                            00011 |                            00011
                iSTATE18 |                            00100 |                            00100
                iSTATE17 |                            00101 |                            00101
                iSTATE13 |                            00110 |                            00110
                iSTATE12 |                            00111 |                            00111
                iSTATE16 |                            01000 |                            01000
                iSTATE15 |                            01001 |                            01001
                iSTATE11 |                            01010 |                            01010
                 iSTATE9 |                            01011 |                            01011
                 iSTATE1 |                            01100 |                            01100
                 iSTATE0 |                            01101 |                            01101
                  iSTATE |                            01110 |                            01110
                iSTATE19 |                            01111 |                            01111
                 iSTATE7 |                            10000 |                            10000
                 iSTATE5 |                            10001 |                            10001
                 iSTATE3 |                            10010 |                            10010
                 iSTATE2 |                            10011 |                            10011
                iSTATE14 |                            10100 |                            10100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ZCheck_command_count_reg' using encoding 'sequential' in module 'rhs'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:25 . Memory (MB): peak = 2144.688 ; gain = 640.289
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/rhs_S00_AXI/rhs/command_selector_stim_3' (command_selector_stim) to 'inst/rhs_S00_AXI/rhs/command_selector_stim_4'
INFO: [Synth 8-223] decloning instance 'inst/rhs_S00_AXI/rhs/command_selector_stim_3' (command_selector_stim) to 'inst/rhs_S00_AXI/rhs/command_selector_stim_5'
INFO: [Synth 8-223] decloning instance 'inst/rhs_S00_AXI/rhs/command_selector_stim_3' (command_selector_stim) to 'inst/rhs_S00_AXI/rhs/command_selector_stim_6'
INFO: [Synth 8-223] decloning instance 'inst/rhs_S00_AXI/rhs/command_selector_stim_3' (command_selector_stim) to 'inst/rhs_S00_AXI/rhs/command_selector_stim_7'
INFO: [Synth 8-223] decloning instance 'inst/rhs_S00_AXI/rhs/command_selector_stim_3' (command_selector_stim) to 'inst/rhs_S00_AXI/rhs/command_selector_stim_8'
INFO: [Synth 8-223] decloning instance 'inst/rhs_S00_AXI/rhs/command_selector_stim_3' (command_selector_stim) to 'inst/rhs_S00_AXI/rhs/command_selector_stim_9'
INFO: [Synth 8-223] decloning instance 'inst/rhs_S00_AXI/rhs/command_selector_stim_3' (command_selector_stim) to 'inst/rhs_S00_AXI/rhs/command_selector_stim_10'
INFO: [Synth 8-223] decloning instance 'inst/rhs_S00_AXI/rhs/command_selector_stim_3' (command_selector_stim) to 'inst/rhs_S00_AXI/rhs/command_selector_stim_11'
INFO: [Synth 8-223] decloning instance 'inst/rhs_S00_AXI/rhs/command_selector_stim_3' (command_selector_stim) to 'inst/rhs_S00_AXI/rhs/command_selector_stim_12'
INFO: [Synth 8-223] decloning instance 'inst/rhs_S00_AXI/rhs/command_selector_stim_3' (command_selector_stim) to 'inst/rhs_S00_AXI/rhs/command_selector_stim_13'
INFO: [Synth 8-223] decloning instance 'inst/rhs_S00_AXI/rhs/command_selector_stim_3' (command_selector_stim) to 'inst/rhs_S00_AXI/rhs/command_selector_stim_14'
INFO: [Synth 8-223] decloning instance 'inst/rhs_S00_AXI/rhs/command_selector_stim_3' (command_selector_stim) to 'inst/rhs_S00_AXI/rhs/command_selector_stim_15'
INFO: [Synth 8-223] decloning instance 'inst/rhs_S00_AXI/rhs/command_selector_stim_3' (command_selector_stim) to 'inst/rhs_S00_AXI/rhs/command_selector_stim_16'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	              134 Bit    Registers := 16    
	               64 Bit    Registers := 1     
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 44    
	               16 Bit    Registers := 5     
	               11 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 35    
+---Muxes : 
	  39 Input  134 Bit        Muxes := 17    
	   3 Input   48 Bit        Muxes := 2     
	   6 Input   48 Bit        Muxes := 2     
	  26 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 72    
	   6 Input   32 Bit        Muxes := 1     
	  21 Input   32 Bit        Muxes := 2     
	   8 Input   32 Bit        Muxes := 8     
	   2 Input   16 Bit        Muxes := 8     
	   6 Input   16 Bit        Muxes := 1     
	   5 Input   16 Bit        Muxes := 3     
	   2 Input   11 Bit        Muxes := 2     
	   5 Input   11 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 5     
	  26 Input    5 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 1     
	  10 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	  12 Input    1 Bit        Muxes := 1     
	  35 Input    1 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 19    
	  39 Input    1 Bit        Muxes := 2     
	   6 Input    1 Bit        Muxes := 4     
	   3 Input    1 Bit        Muxes := 4     
	   5 Input    1 Bit        Muxes := 9     
	   4 Input    1 Bit        Muxes := 1     
	  21 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port biphasic_polarity in module rhs is either unconnected or has no load
WARNING: [Synth 8-7129] Port stim_ch_n[4] in module rhs is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[2] in module rhs_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[1] in module rhs_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[0] in module rhs_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[2] in module rhs_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[1] in module rhs_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[0] in module rhs_axi is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:44 . Memory (MB): peak = 2144.688 ; gain = 640.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:56 . Memory (MB): peak = 2533.992 ; gain = 1029.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:01:01 . Memory (MB): peak = 2657.891 ; gain = 1153.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:01:03 . Memory (MB): peak = 2657.891 ; gain = 1153.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:01:07 . Memory (MB): peak = 2657.891 ; gain = 1153.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:01:07 . Memory (MB): peak = 2657.891 ; gain = 1153.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:01:07 . Memory (MB): peak = 2657.891 ; gain = 1153.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:01:07 . Memory (MB): peak = 2657.891 ; gain = 1153.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:01:07 . Memory (MB): peak = 2657.891 ; gain = 1153.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:01:07 . Memory (MB): peak = 2657.891 ; gain = 1153.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------+----------+
|      |BlackBox name            |Instances |
+------+-------------------------+----------+
|1     |xpm_cdc_1bit_xpm_cdc_0_0 |         3|
|2     |fifo_generator_0         |         1|
+------+-------------------------+----------+

Report Cell Usage: 
+------+-------------------------+------+
|      |Cell                     |Count |
+------+-------------------------+------+
|1     |fifo_generator           |     1|
|2     |xpm_cdc_1bit_xpm_cdc_0   |     1|
|3     |xpm_cdc_1bit_xpm_cdc_0_0 |     2|
|5     |LUT1                     |    12|
|6     |LUT2                     |    72|
|7     |LUT3                     |   126|
|8     |LUT4                     |    83|
|9     |LUT5                     |   734|
|10    |LUT6                     |  1639|
|11    |MUXF7                    |    80|
|12    |FDRE                     |  3323|
|13    |FDSE                     |     2|
+------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:01:07 . Memory (MB): peak = 2657.891 ; gain = 1153.492
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:59 . Memory (MB): peak = 2657.891 ; gain = 1027.137
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:01:08 . Memory (MB): peak = 2657.891 ; gain = 1153.492
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 2667.496 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 80 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'rhs_axi_tb_rhs_axi_0_0' is not ideal for floorplanning, since the cellview 'rhs' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2681.398 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 344f86d2
INFO: [Common 17-83] Releasing license: Synthesis
72 Infos, 36 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:01:16 . Memory (MB): peak = 2681.398 ; gain = 2153.234
INFO: [Coretcl 2-1174] Renamed 24 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhs/rhs.runs/rhs_axi_tb_rhs_axi_0_0_synth_1/rhs_axi_tb_rhs_axi_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file rhs_axi_tb_rhs_axi_0_0_utilization_synth.rpt -pb rhs_axi_tb_rhs_axi_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jan 19 12:31:44 2024...
