##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_3
		4.2::Critical Path Report for I2S_Clock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (Clock_3:R vs. Clock_3:R)
		5.2::Critical Path Report for (I2S_Clock:R vs. I2S_Clock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 7
Clock: Clock_3       | Frequency: 57.85 MHz  | Target: 16.00 MHz  | 
Clock: CyBUS_CLK     | N/A                   | Target: 48.00 MHz  | 
Clock: CyILO         | N/A                   | Target: 0.10 MHz   | 
Clock: CyIMO         | N/A                   | Target: 48.00 MHz  | 
Clock: CyMASTER_CLK  | N/A                   | Target: 48.00 MHz  | 
Clock: CyPLL_OUT     | N/A                   | Target: 48.00 MHz  | 
Clock: I2S_Clock     | Frequency: 48.00 MHz  | Target: 5.33 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_3       Clock_3        62500            45213       N/A              N/A         N/A              N/A         N/A              N/A         
I2S_Clock     I2S_Clock      187500           166666      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name             Setup to Clk  Clock Name:Phase  
--------------------  ------------  ----------------  
I2S_SDI_eight(0)_PAD  16227         I2S_Clock:R       
I2S_SDI_five(0)_PAD   16107         I2S_Clock:R       
I2S_SDI_four(0)_PAD   14152         I2S_Clock:R       
I2S_SDI_one(0)_PAD    19036         I2S_Clock:R       
I2S_SDI_seven(0)_PAD  16653         I2S_Clock:R       
I2S_SDI_six(0)_PAD    17475         I2S_Clock:R       
I2S_SDI_three(0)_PAD  15168         I2S_Clock:R       
I2S_SDI_two(0)_PAD    16544         I2S_Clock:R       
MISO_1(0)_PAD         17111         Clock_3:R         


                       3.2::Clock to Out
                       -----------------

Port Name            Clock to Out  Clock Name:Phase  
-------------------  ------------  ----------------  
I2S_eight_ws(0)_PAD  23626         I2S_Clock:R       
I2S_five_ws(0)_PAD   23102         I2S_Clock:R       
I2S_four_ws(0)_PAD   22076         I2S_Clock:R       
I2S_one(0)_PAD       25836         I2S_Clock:R       
I2S_one(1)_PAD       25390         I2S_Clock:R       
I2S_seven_ws(0)_PAD  23595         I2S_Clock:R       
I2S_six_ws(0)_PAD    27074         I2S_Clock:R       
I2S_three_ws(0)_PAD  23381         I2S_Clock:R       
I2S_two_ws(0)_PAD    24037         I2S_Clock:R       
MOSI_1(0)_PAD        31650         Clock_3:R         
SCLK_1(0)_PAD        24246         Clock_3:R         
cs(0)_PAD            24224         Clock_3:R         


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_3
*************************************
Clock: Clock_3
Frequency: 57.85 MHz | Target: 16.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \SPIM:BSPIM:mosi_pre_reg\/main_1
Capture Clock  : \SPIM:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 45213p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13777
-------------------------------------   ----- 
End-of-path arrival time (ps)           13777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell2       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/so_comb            datapathcell2   5360   5360  45213  RISE       1
\SPIM:BSPIM:mosi_pre_reg_split_1\/main_3  macrocell95     2781   8141  45213  RISE       1
\SPIM:BSPIM:mosi_pre_reg_split_1\/q       macrocell95     3350  11491  45213  RISE       1
\SPIM:BSPIM:mosi_pre_reg\/main_1          macrocell30     2286  13777  45213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:mosi_pre_reg\/clock_0                          macrocell30         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for I2S_Clock
***************************************
Clock: I2S_Clock
Frequency: 48.00 MHz | Target: 5.33 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2Sfive:bI2S:Rx:STS[0]:Sts\/status_0
Capture Clock  : \I2Sfive:bI2S:Rx:STS[0]:Sts\/clock
Path slack     : 166666p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                         -500
------------------------------------------------   ------ 
End-of-path required time (ps)                     187000

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20334
-------------------------------------   ----- 
End-of-path arrival time (ps)           20334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/clock                      datapathcell7       0      0  RISE       1

Data path
pin name                                          model name     delay     AT   slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  166666  RISE       1
\I2Sfive:bI2S:rx_overflow_0\/main_1               macrocell12     8165  11745  166666  RISE       1
\I2Sfive:bI2S:rx_overflow_0\/q                    macrocell12     3350  15095  166666  RISE       1
\I2Sfive:bI2S:Rx:STS[0]:Sts\/status_0             statusicell8    5239  20334  166666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:Rx:STS[0]:Sts\/clock                         statusicell8        0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (Clock_3:R vs. Clock_3:R)
*******************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \SPIM:BSPIM:mosi_pre_reg\/main_1
Capture Clock  : \SPIM:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 45213p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13777
-------------------------------------   ----- 
End-of-path arrival time (ps)           13777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell2       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/so_comb            datapathcell2   5360   5360  45213  RISE       1
\SPIM:BSPIM:mosi_pre_reg_split_1\/main_3  macrocell95     2781   8141  45213  RISE       1
\SPIM:BSPIM:mosi_pre_reg_split_1\/q       macrocell95     3350  11491  45213  RISE       1
\SPIM:BSPIM:mosi_pre_reg\/main_1          macrocell30     2286  13777  45213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:mosi_pre_reg\/clock_0                          macrocell30         0      0  RISE       1


5.2::Critical Path Report for (I2S_Clock:R vs. I2S_Clock:R)
***********************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2Sfive:bI2S:Rx:STS[0]:Sts\/status_0
Capture Clock  : \I2Sfive:bI2S:Rx:STS[0]:Sts\/clock
Path slack     : 166666p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                         -500
------------------------------------------------   ------ 
End-of-path required time (ps)                     187000

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20334
-------------------------------------   ----- 
End-of-path arrival time (ps)           20334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/clock                      datapathcell7       0      0  RISE       1

Data path
pin name                                          model name     delay     AT   slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  166666  RISE       1
\I2Sfive:bI2S:rx_overflow_0\/main_1               macrocell12     8165  11745  166666  RISE       1
\I2Sfive:bI2S:rx_overflow_0\/q                    macrocell12     3350  15095  166666  RISE       1
\I2Sfive:bI2S:Rx:STS[0]:Sts\/status_0             statusicell8    5239  20334  166666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:Rx:STS[0]:Sts\/clock                         statusicell8        0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \SPIM:BSPIM:mosi_pre_reg\/main_1
Capture Clock  : \SPIM:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 45213p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13777
-------------------------------------   ----- 
End-of-path arrival time (ps)           13777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell2       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/so_comb            datapathcell2   5360   5360  45213  RISE       1
\SPIM:BSPIM:mosi_pre_reg_split_1\/main_3  macrocell95     2781   8141  45213  RISE       1
\SPIM:BSPIM:mosi_pre_reg_split_1\/q       macrocell95     3350  11491  45213  RISE       1
\SPIM:BSPIM:mosi_pre_reg\/main_1          macrocell30     2286  13777  45213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:mosi_pre_reg\/clock_0                          macrocell30         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \SPIM:BSPIM:mosi_pre_reg\/main_0
Capture Clock  : \SPIM:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 45667p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13323
-------------------------------------   ----- 
End-of-path arrival time (ps)           13323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell2       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/so_comb          datapathcell2   5360   5360  45213  RISE       1
\SPIM:BSPIM:mosi_pre_reg_split\/main_3  macrocell1      2313   7673  45667  RISE       1
\SPIM:BSPIM:mosi_pre_reg_split\/q       macrocell1      3350  11023  45667  RISE       1
\SPIM:BSPIM:mosi_pre_reg\/main_0        macrocell30     2300  13323  45667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:mosi_pre_reg\/clock_0                          macrocell30         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \SPIM:BSPIM:RxStsReg\/status_6
Capture Clock  : \SPIM:BSPIM:RxStsReg\/clock
Path slack     : 48360p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 62000

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13640
-------------------------------------   ----- 
End-of-path arrival time (ps)           13640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell2       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell2   3580   3580  48360  RISE       1
\SPIM:BSPIM:rx_status_6\/main_5          macrocell7      4393   7973  48360  RISE       1
\SPIM:BSPIM:rx_status_6\/q               macrocell7      3350  11323  48360  RISE       1
\SPIM:BSPIM:RxStsReg\/status_6           statusicell3    2318  13640  48360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:RxStsReg\/clock                                statusicell3        0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 48467p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -2850
--------------------------------------------   ----- 
End-of-path required time (ps)                 59650

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11183
-------------------------------------   ----- 
End-of-path arrival time (ps)           11183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                          model name     delay     AT  slack  edge  Fanout
--------------------------------  -------------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_4   count7cell      1940   1940  48122  RISE       1
\SPIM:BSPIM:load_rx_data\/main_0  macrocell3      3268   5208  48467  RISE       1
\SPIM:BSPIM:load_rx_data\/q       macrocell3      3350   8558  48467  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/f1_load    datapathcell2   2625  11183  48467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell2       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM:BSPIM:state_1\/main_8
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 48785p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10205
-------------------------------------   ----- 
End-of-path arrival time (ps)           10205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell2       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell2   3580   3580  48785  RISE       1
\SPIM:BSPIM:state_1\/main_8              macrocell27     6625  10205  48785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell27         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:TxStsReg\/status_0
Capture Clock  : \SPIM:BSPIM:TxStsReg\/clock
Path slack     : 49544p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 62000

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12456
-------------------------------------   ----- 
End-of-path arrival time (ps)           12456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell26         0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_2\/q           macrocell26    1250   1250  46821  RISE       1
\SPIM:BSPIM:tx_status_0\/main_0  macrocell5     5530   6780  49544  RISE       1
\SPIM:BSPIM:tx_status_0\/q       macrocell5     3350  10130  49544  RISE       1
\SPIM:BSPIM:TxStsReg\/status_0   statusicell2   2326  12456  49544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:TxStsReg\/clock                                statusicell2        0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:TxStsReg\/status_3
Capture Clock  : \SPIM:BSPIM:TxStsReg\/clock
Path slack     : 50055p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 62000

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11945
-------------------------------------   ----- 
End-of-path arrival time (ps)           11945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_4   count7cell     1940   1940  48122  RISE       1
\SPIM:BSPIM:load_rx_data\/main_0  macrocell3     3268   5208  48467  RISE       1
\SPIM:BSPIM:load_rx_data\/q       macrocell3     3350   8558  48467  RISE       1
\SPIM:BSPIM:TxStsReg\/status_3    statusicell2   3387  11945  50055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:TxStsReg\/clock                                statusicell2        0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 50246p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -6010
--------------------------------------------   ----- 
End-of-path required time (ps)                 56490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6244
-------------------------------------   ---- 
End-of-path arrival time (ps)           6244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell26         0      0  RISE       1

Data path
pin name                          model name     delay     AT  slack  edge  Fanout
--------------------------------  -------------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_2\/q            macrocell26     1250   1250  46821  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell2   4994   6244  50246  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell2       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \SPIM:BSPIM:mosi_hs_reg\/main_3
Capture Clock  : \SPIM:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 50825p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8165
-------------------------------------   ---- 
End-of-path arrival time (ps)           8165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell2       0      0  RISE       1

Data path
pin name                         model name     delay     AT  slack  edge  Fanout
-------------------------------  -------------  -----  -----  -----  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/so_comb   datapathcell2   5360   5360  45213  RISE       1
\SPIM:BSPIM:mosi_hs_reg\/main_3  macrocell29     2805   8165  50825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:mosi_hs_reg\/clock_0                           macrocell29         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \SPIM:BSPIM:mosi_from_dp_reg\/main_0
Capture Clock  : \SPIM:BSPIM:mosi_from_dp_reg\/clock_0
Path slack     : 50849p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8141
-------------------------------------   ---- 
End-of-path arrival time (ps)           8141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell2       0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/so_comb        datapathcell2   5360   5360  45213  RISE       1
\SPIM:BSPIM:mosi_from_dp_reg\/main_0  macrocell32     2781   8141  50849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:mosi_from_dp_reg\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:load_cond\/main_0
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 51136p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7854
-------------------------------------   ---- 
End-of-path arrival time (ps)           7854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell26         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_2\/q         macrocell26   1250   1250  46821  RISE       1
\SPIM:BSPIM:load_cond\/main_0  macrocell31   6604   7854  51136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell31         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:cnt_enable\/main_0
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 51136p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7854
-------------------------------------   ---- 
End-of-path arrival time (ps)           7854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell26         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_2\/q          macrocell26   1250   1250  46821  RISE       1
\SPIM:BSPIM:cnt_enable\/main_0  macrocell34   6604   7854  51136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 51210p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -6010
--------------------------------------------   ----- 
End-of-path required time (ps)                 56490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5280
-------------------------------------   ---- 
End-of-path arrival time (ps)           5280
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell27         0      0  RISE       1

Data path
pin name                          model name     delay     AT  slack  edge  Fanout
--------------------------------  -------------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_1\/q            macrocell27     1250   1250  47924  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell2   4030   5280  51210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell2       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 51522p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -6010
--------------------------------------------   ----- 
End-of-path required time (ps)                 56490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4968
-------------------------------------   ---- 
End-of-path arrival time (ps)           4968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell28         0      0  RISE       1

Data path
pin name                          model name     delay     AT  slack  edge  Fanout
--------------------------------  -------------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_0\/q            macrocell28     1250   1250  48385  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell2   3718   4968  51522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell2       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : Net_268/main_1
Capture Clock  : Net_268/clock_0
Path slack     : 51608p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7382
-------------------------------------   ---- 
End-of-path arrival time (ps)           7382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell26         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_2\/q  macrocell26   1250   1250  46821  RISE       1
Net_268/main_1          macrocell15   6132   7382  51608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_268/clock_0                                            macrocell15         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : Net_268/main_3
Capture Clock  : Net_268/clock_0
Path slack     : 52008p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6982
-------------------------------------   ---- 
End-of-path arrival time (ps)           6982
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell28         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_0\/q  macrocell28   1250   1250  48385  RISE       1
Net_268/main_3          macrocell15   5732   6982  52008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_268/clock_0                                            macrocell15         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : Net_263/main_1
Capture Clock  : Net_263/clock_0
Path slack     : 52210p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6780
-------------------------------------   ---- 
End-of-path arrival time (ps)           6780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell26         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_2\/q  macrocell26   1250   1250  46821  RISE       1
Net_263/main_1          macrocell25   5530   6780  52210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_263/clock_0                                            macrocell25         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:state_1\/main_0
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 52210p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6780
-------------------------------------   ---- 
End-of-path arrival time (ps)           6780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell26         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_2\/q       macrocell26   1250   1250  46821  RISE       1
\SPIM:BSPIM:state_1\/main_0  macrocell27   5530   6780  52210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell27         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:ld_ident\/q
Path End       : \SPIM:BSPIM:state_1\/main_9
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 52618p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6372
-------------------------------------   ---- 
End-of-path arrival time (ps)           6372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell33         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:ld_ident\/q      macrocell33   1250   1250  48322  RISE       1
\SPIM:BSPIM:state_1\/main_9  macrocell27   5122   6372  52618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell27         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM:BSPIM:state_2\/main_8
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 52770p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6220
-------------------------------------   ---- 
End-of-path arrival time (ps)           6220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell2       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell2   3580   3580  48785  RISE       1
\SPIM:BSPIM:state_2\/main_8              macrocell26     2640   6220  52770  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell26         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM:BSPIM:state_0\/main_8
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 52770p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6220
-------------------------------------   ---- 
End-of-path arrival time (ps)           6220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell2       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell2   3580   3580  48785  RISE       1
\SPIM:BSPIM:state_0\/main_8              macrocell28     2640   6220  52770  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell28         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_1
Path End       : \SPIM:BSPIM:state_1\/main_6
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 52846p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6144
-------------------------------------   ---- 
End-of-path arrival time (ps)           6144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_1  count7cell    1940   1940  48417  RISE       1
\SPIM:BSPIM:state_1\/main_6      macrocell27   4204   6144  52846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell27         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : \SPIM:BSPIM:state_1\/main_5
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 52849p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6141
-------------------------------------   ---- 
End-of-path arrival time (ps)           6141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_2  count7cell    1940   1940  48318  RISE       1
\SPIM:BSPIM:state_1\/main_5      macrocell27   4201   6141  52849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell27         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:load_cond\/main_3
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 52855p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6135
-------------------------------------   ---- 
End-of-path arrival time (ps)           6135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_4  count7cell    1940   1940  48122  RISE       1
\SPIM:BSPIM:load_cond\/main_3    macrocell31   4195   6135  52855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell31         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_1
Path End       : \SPIM:BSPIM:load_cond\/main_6
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 52856p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6134
-------------------------------------   ---- 
End-of-path arrival time (ps)           6134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_1  count7cell    1940   1940  48417  RISE       1
\SPIM:BSPIM:load_cond\/main_6    macrocell31   4194   6134  52856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell31         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : \SPIM:BSPIM:load_cond\/main_5
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 52864p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6126
-------------------------------------   ---- 
End-of-path arrival time (ps)           6126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_2  count7cell    1940   1940  48318  RISE       1
\SPIM:BSPIM:load_cond\/main_5    macrocell31   4186   6126  52864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell31         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : Net_263/main_3
Capture Clock  : Net_263/clock_0
Path slack     : 52924p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6066
-------------------------------------   ---- 
End-of-path arrival time (ps)           6066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell28         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_0\/q  macrocell28   1250   1250  48385  RISE       1
Net_263/main_3          macrocell25   4816   6066  52924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_263/clock_0                                            macrocell25         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:state_1\/main_2
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 52924p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6066
-------------------------------------   ---- 
End-of-path arrival time (ps)           6066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell28         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_0\/q       macrocell28   1250   1250  48385  RISE       1
\SPIM:BSPIM:state_1\/main_2  macrocell27   4816   6066  52924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell27         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:load_cond\/main_2
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 52933p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6057
-------------------------------------   ---- 
End-of-path arrival time (ps)           6057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell28         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_0\/q         macrocell28   1250   1250  48385  RISE       1
\SPIM:BSPIM:load_cond\/main_2  macrocell31   4807   6057  52933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell31         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:cnt_enable\/main_2
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 52933p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6057
-------------------------------------   ---- 
End-of-path arrival time (ps)           6057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell28         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_0\/q          macrocell28   1250   1250  48385  RISE       1
\SPIM:BSPIM:cnt_enable\/main_2  macrocell34   4807   6057  52933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_3
Path End       : \SPIM:BSPIM:load_cond\/main_4
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 52973p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6017
-------------------------------------   ---- 
End-of-path arrival time (ps)           6017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_3  count7cell    1940   1940  48242  RISE       1
\SPIM:BSPIM:load_cond\/main_4    macrocell31   4077   6017  52973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell31         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : \SPIM:BSPIM:state_1\/main_7
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 52984p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6006
-------------------------------------   ---- 
End-of-path arrival time (ps)           6006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_0  count7cell    1940   1940  48273  RISE       1
\SPIM:BSPIM:state_1\/main_7      macrocell27   4066   6006  52984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell27         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : \SPIM:BSPIM:load_cond\/main_7
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 52997p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5993
-------------------------------------   ---- 
End-of-path arrival time (ps)           5993
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_0  count7cell    1940   1940  48273  RISE       1
\SPIM:BSPIM:load_cond\/main_7    macrocell31   4053   5993  52997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell31         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_3
Path End       : \SPIM:BSPIM:state_1\/main_4
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 53118p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5872
-------------------------------------   ---- 
End-of-path arrival time (ps)           5872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_3  count7cell    1940   1940  48242  RISE       1
\SPIM:BSPIM:state_1\/main_4      macrocell27   3932   5872  53118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell27         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:state_2\/main_0
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 53123p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5867
-------------------------------------   ---- 
End-of-path arrival time (ps)           5867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell26         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_2\/q       macrocell26   1250   1250  46821  RISE       1
\SPIM:BSPIM:state_2\/main_0  macrocell26   4617   5867  53123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell26         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:state_0\/main_0
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 53123p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5867
-------------------------------------   ---- 
End-of-path arrival time (ps)           5867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell26         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_2\/q       macrocell26   1250   1250  46821  RISE       1
\SPIM:BSPIM:state_0\/main_0  macrocell28   4617   5867  53123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell28         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:ld_ident\/main_0
Capture Clock  : \SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 53123p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5867
-------------------------------------   ---- 
End-of-path arrival time (ps)           5867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell26         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_2\/q        macrocell26   1250   1250  46821  RISE       1
\SPIM:BSPIM:ld_ident\/main_0  macrocell33   4617   5867  53123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell33         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:mosi_hs_reg\/main_0
Capture Clock  : \SPIM:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 53136p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5854
-------------------------------------   ---- 
End-of-path arrival time (ps)           5854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell26         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_2\/q           macrocell26   1250   1250  46821  RISE       1
\SPIM:BSPIM:mosi_hs_reg\/main_0  macrocell29   4604   5854  53136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:mosi_hs_reg\/clock_0                           macrocell29         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:state_1\/main_3
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 53285p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5705
-------------------------------------   ---- 
End-of-path arrival time (ps)           5705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_4  count7cell    1940   1940  48122  RISE       1
\SPIM:BSPIM:state_1\/main_3      macrocell27   3765   5705  53285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell27         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:state_2\/main_1
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 53717p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5273
-------------------------------------   ---- 
End-of-path arrival time (ps)           5273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell27         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_1\/q       macrocell27   1250   1250  47924  RISE       1
\SPIM:BSPIM:state_2\/main_1  macrocell26   4023   5273  53717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell26         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:state_0\/main_1
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 53717p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5273
-------------------------------------   ---- 
End-of-path arrival time (ps)           5273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell27         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_1\/q       macrocell27   1250   1250  47924  RISE       1
\SPIM:BSPIM:state_0\/main_1  macrocell28   4023   5273  53717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell28         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:ld_ident\/main_1
Capture Clock  : \SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 53717p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5273
-------------------------------------   ---- 
End-of-path arrival time (ps)           5273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell27         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_1\/q        macrocell27   1250   1250  47924  RISE       1
\SPIM:BSPIM:ld_ident\/main_1  macrocell33   4023   5273  53717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell33         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:mosi_hs_reg\/main_1
Capture Clock  : \SPIM:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 53736p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5254
-------------------------------------   ---- 
End-of-path arrival time (ps)           5254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell27         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_1\/q           macrocell27   1250   1250  47924  RISE       1
\SPIM:BSPIM:mosi_hs_reg\/main_1  macrocell29   4004   5254  53736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:mosi_hs_reg\/clock_0                           macrocell29         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:cnt_enable\/q
Path End       : \SPIM:BSPIM:BitCounter\/enable
Capture Clock  : \SPIM:BSPIM:BitCounter\/clock
Path slack     : 53754p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -4060
--------------------------------------------   ----- 
End-of-path required time (ps)                 58440

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4686
-------------------------------------   ---- 
End-of-path arrival time (ps)           4686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell34         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:cnt_enable\/q       macrocell34   1250   1250  53754  RISE       1
\SPIM:BSPIM:BitCounter\/enable  count7cell    3436   4686  53754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:state_2\/main_3
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 53783p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5207
-------------------------------------   ---- 
End-of-path arrival time (ps)           5207
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_4  count7cell    1940   1940  48122  RISE       1
\SPIM:BSPIM:state_2\/main_3      macrocell26   3267   5207  53783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell26         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:state_0\/main_3
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 53783p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5207
-------------------------------------   ---- 
End-of-path arrival time (ps)           5207
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_4  count7cell    1940   1940  48122  RISE       1
\SPIM:BSPIM:state_0\/main_3      macrocell28   3267   5207  53783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell28         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:ld_ident\/main_3
Capture Clock  : \SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 53783p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5207
-------------------------------------   ---- 
End-of-path arrival time (ps)           5207
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_4  count7cell    1940   1940  48122  RISE       1
\SPIM:BSPIM:ld_ident\/main_3     macrocell33   3267   5207  53783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell33         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : Net_268/main_2
Capture Clock  : Net_268/clock_0
Path slack     : 53882p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5108
-------------------------------------   ---- 
End-of-path arrival time (ps)           5108
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell27         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_1\/q  macrocell27   1250   1250  47924  RISE       1
Net_268/main_2          macrocell15   3858   5108  53882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_268/clock_0                                            macrocell15         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_268/q
Path End       : Net_268/main_0
Capture Clock  : Net_268/clock_0
Path slack     : 53908p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5082
-------------------------------------   ---- 
End-of-path arrival time (ps)           5082
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_268/clock_0                                            macrocell15         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_268/q       macrocell15   1250   1250  53908  RISE       1
Net_268/main_0  macrocell15   3832   5082  53908  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_268/clock_0                                            macrocell15         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : \SPIM:BSPIM:state_2\/main_7
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 53936p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5054
-------------------------------------   ---- 
End-of-path arrival time (ps)           5054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_0  count7cell    1940   1940  48273  RISE       1
\SPIM:BSPIM:state_2\/main_7      macrocell26   3114   5054  53936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell26         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : \SPIM:BSPIM:state_0\/main_7
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 53936p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5054
-------------------------------------   ---- 
End-of-path arrival time (ps)           5054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_0  count7cell    1940   1940  48273  RISE       1
\SPIM:BSPIM:state_0\/main_7      macrocell28   3114   5054  53936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell28         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : \SPIM:BSPIM:ld_ident\/main_7
Capture Clock  : \SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 53936p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5054
-------------------------------------   ---- 
End-of-path arrival time (ps)           5054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_0  count7cell    1940   1940  48273  RISE       1
\SPIM:BSPIM:ld_ident\/main_7     macrocell33   3114   5054  53936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell33         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_263/q
Path End       : Net_263/main_0
Capture Clock  : Net_263/clock_0
Path slack     : 53942p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5048
-------------------------------------   ---- 
End-of-path arrival time (ps)           5048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_263/clock_0                                            macrocell25         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_263/q       macrocell25   1250   1250  53942  RISE       1
Net_263/main_0  macrocell25   3798   5048  53942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_263/clock_0                                            macrocell25         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_1
Path End       : \SPIM:BSPIM:state_2\/main_6
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 53944p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5046
-------------------------------------   ---- 
End-of-path arrival time (ps)           5046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_1  count7cell    1940   1940  48417  RISE       1
\SPIM:BSPIM:state_2\/main_6      macrocell26   3106   5046  53944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell26         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_1
Path End       : \SPIM:BSPIM:state_0\/main_6
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 53944p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5046
-------------------------------------   ---- 
End-of-path arrival time (ps)           5046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_1  count7cell    1940   1940  48417  RISE       1
\SPIM:BSPIM:state_0\/main_6      macrocell28   3106   5046  53944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell28         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_1
Path End       : \SPIM:BSPIM:ld_ident\/main_6
Capture Clock  : \SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 53944p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5046
-------------------------------------   ---- 
End-of-path arrival time (ps)           5046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_1  count7cell    1940   1940  48417  RISE       1
\SPIM:BSPIM:ld_ident\/main_6     macrocell33   3106   5046  53944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell33         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : \SPIM:BSPIM:state_2\/main_5
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 53953p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5037
-------------------------------------   ---- 
End-of-path arrival time (ps)           5037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_2  count7cell    1940   1940  48318  RISE       1
\SPIM:BSPIM:state_2\/main_5      macrocell26   3097   5037  53953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell26         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : \SPIM:BSPIM:state_0\/main_5
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 53953p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5037
-------------------------------------   ---- 
End-of-path arrival time (ps)           5037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_2  count7cell    1940   1940  48318  RISE       1
\SPIM:BSPIM:state_0\/main_5      macrocell28   3097   5037  53953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell28         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : \SPIM:BSPIM:ld_ident\/main_5
Capture Clock  : \SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 53953p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5037
-------------------------------------   ---- 
End-of-path arrival time (ps)           5037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_2  count7cell    1940   1940  48318  RISE       1
\SPIM:BSPIM:ld_ident\/main_5     macrocell33   3097   5037  53953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell33         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:mosi_hs_reg\/main_2
Capture Clock  : \SPIM:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 54023p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4967
-------------------------------------   ---- 
End-of-path arrival time (ps)           4967
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell28         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_0\/q           macrocell28   1250   1250  48385  RISE       1
\SPIM:BSPIM:mosi_hs_reg\/main_2  macrocell29   3717   4967  54023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:mosi_hs_reg\/clock_0                           macrocell29         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:state_2\/main_2
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 54030p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4960
-------------------------------------   ---- 
End-of-path arrival time (ps)           4960
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell28         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_0\/q       macrocell28   1250   1250  48385  RISE       1
\SPIM:BSPIM:state_2\/main_2  macrocell26   3710   4960  54030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell26         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:state_0\/main_2
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 54030p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4960
-------------------------------------   ---- 
End-of-path arrival time (ps)           4960
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell28         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_0\/q       macrocell28   1250   1250  48385  RISE       1
\SPIM:BSPIM:state_0\/main_2  macrocell28   3710   4960  54030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell28         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:ld_ident\/main_2
Capture Clock  : \SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 54030p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4960
-------------------------------------   ---- 
End-of-path arrival time (ps)           4960
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell28         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_0\/q        macrocell28   1250   1250  48385  RISE       1
\SPIM:BSPIM:ld_ident\/main_2  macrocell33   3710   4960  54030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell33         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_3
Path End       : \SPIM:BSPIM:state_2\/main_4
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 54050p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4940
-------------------------------------   ---- 
End-of-path arrival time (ps)           4940
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_3  count7cell    1940   1940  48242  RISE       1
\SPIM:BSPIM:state_2\/main_4      macrocell26   3000   4940  54050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell26         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_3
Path End       : \SPIM:BSPIM:state_0\/main_4
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 54050p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4940
-------------------------------------   ---- 
End-of-path arrival time (ps)           4940
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_3  count7cell    1940   1940  48242  RISE       1
\SPIM:BSPIM:state_0\/main_4      macrocell28   3000   4940  54050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell28         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_3
Path End       : \SPIM:BSPIM:ld_ident\/main_4
Capture Clock  : \SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 54050p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4940
-------------------------------------   ---- 
End-of-path arrival time (ps)           4940
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_3  count7cell    1940   1940  48242  RISE       1
\SPIM:BSPIM:ld_ident\/main_4     macrocell33   3000   4940  54050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell33         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:ld_ident\/q
Path End       : \SPIM:BSPIM:state_2\/main_9
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 54248p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell33         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:ld_ident\/q      macrocell33   1250   1250  48322  RISE       1
\SPIM:BSPIM:state_2\/main_9  macrocell26   3492   4742  54248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell26         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:ld_ident\/q
Path End       : \SPIM:BSPIM:state_0\/main_9
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 54248p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell33         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:ld_ident\/q      macrocell33   1250   1250  48322  RISE       1
\SPIM:BSPIM:state_0\/main_9  macrocell28   3492   4742  54248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell28         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:ld_ident\/q
Path End       : \SPIM:BSPIM:ld_ident\/main_8
Capture Clock  : \SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 54248p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell33         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:ld_ident\/q       macrocell33   1250   1250  48322  RISE       1
\SPIM:BSPIM:ld_ident\/main_8  macrocell33   3492   4742  54248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell33         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : Net_263/main_2
Capture Clock  : Net_263/clock_0
Path slack     : 54630p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4360
-------------------------------------   ---- 
End-of-path arrival time (ps)           4360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell27         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_1\/q  macrocell27   1250   1250  47924  RISE       1
Net_263/main_2          macrocell25   3110   4360  54630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_263/clock_0                                            macrocell25         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:state_1\/main_1
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 54630p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4360
-------------------------------------   ---- 
End-of-path arrival time (ps)           4360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell27         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_1\/q       macrocell27   1250   1250  47924  RISE       1
\SPIM:BSPIM:state_1\/main_1  macrocell27   3110   4360  54630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell27         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:load_cond\/main_1
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 54635p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4355
-------------------------------------   ---- 
End-of-path arrival time (ps)           4355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell27         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_1\/q         macrocell27   1250   1250  47924  RISE       1
\SPIM:BSPIM:load_cond\/main_1  macrocell31   3105   4355  54635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell31         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:cnt_enable\/main_1
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 54635p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4355
-------------------------------------   ---- 
End-of-path arrival time (ps)           4355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell27         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_1\/q          macrocell27   1250   1250  47924  RISE       1
\SPIM:BSPIM:cnt_enable\/main_1  macrocell34   3105   4355  54635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:cnt_enable\/q
Path End       : \SPIM:BSPIM:cnt_enable\/main_3
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 55105p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3885
-------------------------------------   ---- 
End-of-path arrival time (ps)           3885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell34         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:cnt_enable\/q       macrocell34   1250   1250  53754  RISE       1
\SPIM:BSPIM:cnt_enable\/main_3  macrocell34   2635   3885  55105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:mosi_from_dp_reg\/q
Path End       : \SPIM:BSPIM:mosi_hs_reg\/main_5
Capture Clock  : \SPIM:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 55441p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:mosi_from_dp_reg\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:mosi_from_dp_reg\/q  macrocell32   1250   1250  55441  RISE       1
\SPIM:BSPIM:mosi_hs_reg\/main_5  macrocell29   2299   3549  55441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:mosi_hs_reg\/clock_0                           macrocell29         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:mosi_hs_reg\/q
Path End       : \SPIM:BSPIM:mosi_hs_reg\/main_4
Capture Clock  : \SPIM:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 55441p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:mosi_hs_reg\/clock_0                           macrocell29         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:mosi_hs_reg\/q       macrocell29   1250   1250  55441  RISE       1
\SPIM:BSPIM:mosi_hs_reg\/main_4  macrocell29   2299   3549  55441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:mosi_hs_reg\/clock_0                           macrocell29         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:load_cond\/q
Path End       : \SPIM:BSPIM:load_cond\/main_8
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 55443p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   62500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell31         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:load_cond\/q       macrocell31   1250   1250  55443  RISE       1
\SPIM:BSPIM:load_cond\/main_8  macrocell31   2297   3547  55443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell31         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2Sfive:bI2S:Rx:STS[0]:Sts\/status_0
Capture Clock  : \I2Sfive:bI2S:Rx:STS[0]:Sts\/clock
Path slack     : 166666p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                         -500
------------------------------------------------   ------ 
End-of-path required time (ps)                     187000

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20334
-------------------------------------   ----- 
End-of-path arrival time (ps)           20334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/clock                      datapathcell7       0      0  RISE       1

Data path
pin name                                          model name     delay     AT   slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  166666  RISE       1
\I2Sfive:bI2S:rx_overflow_0\/main_1               macrocell12     8165  11745  166666  RISE       1
\I2Sfive:bI2S:rx_overflow_0\/q                    macrocell12     3350  15095  166666  RISE       1
\I2Sfive:bI2S:Rx:STS[0]:Sts\/status_0             statusicell8    5239  20334  166666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:Rx:STS[0]:Sts\/clock                         statusicell8        0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2Sfour:bI2S:Rx:STS[0]:Sts\/status_0
Capture Clock  : \I2Sfour:bI2S:Rx:STS[0]:Sts\/clock
Path slack     : 170999p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                         -500
------------------------------------------------   ------ 
End-of-path required time (ps)                     187000

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16001
-------------------------------------   ----- 
End-of-path arrival time (ps)           16001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/clock                      datapathcell5       0      0  RISE       1

Data path
pin name                                          model name     delay     AT   slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell5   3580   3580  170999  RISE       1
\I2Sfour:bI2S:rx_overflow_0\/main_1               macrocell10     3571   7151  170999  RISE       1
\I2Sfour:bI2S:rx_overflow_0\/q                    macrocell10     3350  10501  170999  RISE       1
\I2Sfour:bI2S:Rx:STS[0]:Sts\/status_0             statusicell6    5500  16001  170999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:Rx:STS[0]:Sts\/clock                         statusicell6        0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2Seight:bI2S:Rx:STS[0]:Sts\/status_0
Capture Clock  : \I2Seight:bI2S:Rx:STS[0]:Sts\/clock
Path slack     : 171367p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                         -500
------------------------------------------------   ------ 
End-of-path required time (ps)                     187000

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15633
-------------------------------------   ----- 
End-of-path arrival time (ps)           15633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:Rx:CH[0]:dpRx:u0\/clock                     datapathcell9       0      0  RISE       1

Data path
pin name                                           model name     delay     AT   slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Seight:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell9   3580   3580  171367  RISE       1
\I2Seight:bI2S:rx_overflow_0\/main_1               macrocell14     2903   6483  171367  RISE       1
\I2Seight:bI2S:rx_overflow_0\/q                    macrocell14     3350   9833  171367  RISE       1
\I2Seight:bI2S:Rx:STS[0]:Sts\/status_0             statusicell10   5800  15633  171367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:Rx:STS[0]:Sts\/clock                        statusicell10       0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2Ssix:bI2S:Rx:STS[0]:Sts\/status_0
Capture Clock  : \I2Ssix:bI2S:Rx:STS[0]:Sts\/clock
Path slack     : 171368p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                         -500
------------------------------------------------   ------ 
End-of-path required time (ps)                     187000

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15632
-------------------------------------   ----- 
End-of-path arrival time (ps)           15632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/clock                       datapathcell6       0      0  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell6   3580   3580  171368  RISE       1
\I2Ssix:bI2S:rx_overflow_0\/main_1               macrocell11     2901   6481  171368  RISE       1
\I2Ssix:bI2S:rx_overflow_0\/q                    macrocell11     3350   9831  171368  RISE       1
\I2Ssix:bI2S:Rx:STS[0]:Sts\/status_0             statusicell7    5800  15632  171368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:Rx:STS[0]:Sts\/clock                          statusicell7        0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2Stwo:bI2S:Rx:STS[0]:Sts\/status_0
Capture Clock  : \I2Stwo:bI2S:Rx:STS[0]:Sts\/clock
Path slack     : 171626p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                         -500
------------------------------------------------   ------ 
End-of-path required time (ps)                     187000

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15374
-------------------------------------   ----- 
End-of-path arrival time (ps)           15374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\/clock                       datapathcell4       0      0  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  171626  RISE       1
\I2Stwo:bI2S:rx_overflow_0\/main_1               macrocell9      2890   6470  171626  RISE       1
\I2Stwo:bI2S:rx_overflow_0\/q                    macrocell9      3350   9820  171626  RISE       1
\I2Stwo:bI2S:Rx:STS[0]:Sts\/status_0             statusicell5    5554  15374  171626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:Rx:STS[0]:Sts\/clock                          statusicell5        0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2Sfive:bI2S:rx_overflow_sticky\/main_3
Capture Clock  : \I2Sfive:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 172245p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11745
-------------------------------------   ----- 
End-of-path arrival time (ps)           11745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/clock                      datapathcell7       0      0  RISE       1

Data path
pin name                                          model name     delay     AT   slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  166666  RISE       1
\I2Sfive:bI2S:rx_overflow_sticky\/main_3          macrocell77     8165  11745  172245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_overflow_sticky\/clock_0                  macrocell77         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:CtlReg\/control_2
Path End       : \I2Sone:bI2S:reset\/main_0
Capture Clock  : \I2Sone:bI2S:reset\/clock_0
Path slack     : 172523p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11467
-------------------------------------   ----- 
End-of-path arrival time (ps)           11467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:CtlReg\/clock                                 controlcell2        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sone:bI2S:CtlReg\/control_2  controlcell2   1210   1210  172523  RISE       1
\I2Sone:bI2S:reset\/main_0      macrocell35   10257  11467  172523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:reset\/clock_0                                macrocell35         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rx_overflow_sticky\/q
Path End       : \I2Sfive:bI2S:rxenable\/main_9
Capture Clock  : \I2Sfive:bI2S:rxenable\/clock_0
Path slack     : 173343p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10647
-------------------------------------   ----- 
End-of-path arrival time (ps)           10647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_overflow_sticky\/clock_0                  macrocell77         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rx_overflow_sticky\/q  macrocell77   1250   1250  173343  RISE       1
\I2Sfive:bI2S:rxenable\/main_9       macrocell78   9397  10647  173343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rxenable\/clock_0                            macrocell78         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:CtlReg\/control_2
Path End       : \I2Sone:bI2S:BitCounter\/enable
Capture Clock  : \I2Sone:bI2S:BitCounter\/clock
Path slack     : 173515p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -4060
------------------------------------------------   ------ 
End-of-path required time (ps)                     183440

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9925
-------------------------------------   ---- 
End-of-path arrival time (ps)           9925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:CtlReg\/clock                                 controlcell2        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sone:bI2S:CtlReg\/control_2   controlcell2   1210   1210  172523  RISE       1
\I2Sone:bI2S:BitCounter\/enable  count7cell     8715   9925  173515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:CtlReg\/control_1
Path End       : \I2Sfive:bI2S:rx_overflow_sticky\/main_0
Capture Clock  : \I2Sfive:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 173587p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10403
-------------------------------------   ----- 
End-of-path arrival time (ps)           10403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:CtlReg\/clock                                controlcell6        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:CtlReg\/control_1           controlcell6   1210   1210  173587  RISE       1
\I2Sfive:bI2S:rx_overflow_sticky\/main_0  macrocell77    9193  10403  173587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_overflow_sticky\/clock_0                  macrocell77         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rx_f0_load\/q
Path End       : \I2Sseven:bI2S:Rx:STS[0]:Sts\/status_0
Capture Clock  : \I2Sseven:bI2S:Rx:STS[0]:Sts\/clock
Path slack     : 173607p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                         -500
------------------------------------------------   ------ 
End-of-path required time (ps)                     187000

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13393
-------------------------------------   ----- 
End-of-path arrival time (ps)           13393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_f0_load\/clock_0                         macrocell82         0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rx_f0_load\/q            macrocell82    1250   1250  173607  RISE       1
\I2Sseven:bI2S:rx_overflow_0\/main_0    macrocell13    4634   5884  173607  RISE       1
\I2Sseven:bI2S:rx_overflow_0\/q         macrocell13    3350   9234  173607  RISE       1
\I2Sseven:bI2S:Rx:STS[0]:Sts\/status_0  statusicell9   4160  13393  173607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:Rx:STS[0]:Sts\/clock                        statusicell9        0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rx_state_1\/q
Path End       : \I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_1
Capture Clock  : \I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 173847p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -6010
------------------------------------------------   ------ 
End-of-path required time (ps)                     181490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7643
-------------------------------------   ---- 
End-of-path arrival time (ps)           7643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_1\/clock_0                         macrocell84         0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rx_state_1\/q                macrocell84     1250   1250  173847  RISE       1
\I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_1  datapathcell8   6393   7643  173847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/clock                     datapathcell8       0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:CtlReg\/control_2
Path End       : \I2Sone:bI2S:rxenable\/main_0
Capture Clock  : \I2Sone:bI2S:rxenable\/clock_0
Path slack     : 173933p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10057
-------------------------------------   ----- 
End-of-path arrival time (ps)           10057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:CtlReg\/clock                                 controlcell2        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sone:bI2S:CtlReg\/control_2  controlcell2   1210   1210  172523  RISE       1
\I2Sone:bI2S:rxenable\/main_0   macrocell42    8847  10057  173933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rxenable\/clock_0                             macrocell42         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:BitCounter\/count_1
Path End       : \I2Sthree:bI2S:rx_state_1\/main_5
Capture Clock  : \I2Sthree:bI2S:rx_state_1\/clock_0
Path slack     : 174060p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9930
-------------------------------------   ---- 
End-of-path arrival time (ps)           9930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:BitCounter\/count_1  count7cell    1940   1940  174060  RISE       1
\I2Sthree:bI2S:rx_state_1\/main_5   macrocell20   7990   9930  174060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_1\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rx_f0_load\/q
Path End       : \I2Sfive:bI2S:rx_overflow_sticky\/main_1
Capture Clock  : \I2Sfive:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 174074p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9916
-------------------------------------   ---- 
End-of-path arrival time (ps)           9916
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_f0_load\/clock_0                          macrocell73         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rx_f0_load\/q               macrocell73   1250   1250  168494  RISE       1
\I2Sfive:bI2S:rx_overflow_sticky\/main_1  macrocell77   8666   9916  174074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_overflow_sticky\/clock_0                  macrocell77         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rx_state_2\/q
Path End       : \I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_2
Capture Clock  : \I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 174189p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -6010
------------------------------------------------   ------ 
End-of-path required time (ps)                     181490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7301
-------------------------------------   ---- 
End-of-path arrival time (ps)           7301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_2\/clock_0                         macrocell83         0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rx_state_2\/q                macrocell83     1250   1250  174189  RISE       1
\I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_2  datapathcell8   6051   7301  174189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/clock                     datapathcell8       0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rx_state_1\/q
Path End       : \I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_1
Capture Clock  : \I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 174524p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -6010
------------------------------------------------   ------ 
End-of-path required time (ps)                     181490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6966
-------------------------------------   ---- 
End-of-path arrival time (ps)           6966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_1\/clock_0                           macrocell48         0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rx_state_1\/q                macrocell48     1250   1250  174524  RISE       1
\I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_1  datapathcell4   5716   6966  174524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\/clock                       datapathcell4       0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:BitCounter\/count_1
Path End       : \I2Sthree:bI2S:rx_state_0\/main_5
Capture Clock  : \I2Sthree:bI2S:rx_state_0\/clock_0
Path slack     : 174613p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9377
-------------------------------------   ---- 
End-of-path arrival time (ps)           9377
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:BitCounter\/count_1  count7cell    1940   1940  174060  RISE       1
\I2Sthree:bI2S:rx_state_0\/main_5   macrocell21   7437   9377  174613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_0\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2Sthree:bI2S:Rx:STS[0]:Sts\/status_0
Capture Clock  : \I2Sthree:bI2S:Rx:STS[0]:Sts\/clock
Path slack     : 174853p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                         -500
------------------------------------------------   ------ 
End-of-path required time (ps)                     187000

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12147
-------------------------------------   ----- 
End-of-path arrival time (ps)           12147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                           model name     delay     AT   slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  174853  RISE       1
\I2Sthree:bI2S:rx_overflow_0\/main_1               macrocell2      2910   6490  174853  RISE       1
\I2Sthree:bI2S:rx_overflow_0\/q                    macrocell2      3350   9840  174853  RISE       1
\I2Sthree:bI2S:Rx:STS[0]:Sts\/status_0             statusicell1    2308  12147  174853  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:Rx:STS[0]:Sts\/clock                        statusicell1        0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:BitCounter\/count_0
Path End       : \I2Ssix:bI2S:rx_data_in_0\/main_0
Capture Clock  : \I2Ssix:bI2S:rx_data_in_0\/clock_0
Path slack     : 174961p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9029
-------------------------------------   ---- 
End-of-path arrival time (ps)           9029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:BitCounter\/count_0   count7cell    1940   1940  174961  RISE       1
\I2Ssix:bI2S:rx_data_in_0\/main_0  macrocell70   7089   9029  174961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_data_in_0\/clock_0                         macrocell70         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rx_state_1\/q
Path End       : \I2Stwo:bI2S:rx_state_0\/main_7
Capture Clock  : \I2Stwo:bI2S:rx_state_0\/clock_0
Path slack     : 175290p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8700
-------------------------------------   ---- 
End-of-path arrival time (ps)           8700
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_1\/clock_0                           macrocell48         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rx_state_1\/q       macrocell48   1250   1250  174524  RISE       1
\I2Stwo:bI2S:rx_state_0\/main_7  macrocell49   7450   8700  175290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_0\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rx_state_0\/q
Path End       : \I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_0
Capture Clock  : \I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 175337p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -6010
------------------------------------------------   ------ 
End-of-path required time (ps)                     181490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6153
-------------------------------------   ---- 
End-of-path arrival time (ps)           6153
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_0\/clock_0                         macrocell85         0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rx_state_0\/q                macrocell85     1250   1250  175337  RISE       1
\I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_0  datapathcell8   4903   6153  175337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/clock                     datapathcell8       0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:BitCounter\/count_2
Path End       : \I2Seight:bI2S:rx_state_0\/main_4
Capture Clock  : \I2Seight:bI2S:rx_state_0\/clock_0
Path slack     : 175345p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8645
-------------------------------------   ---- 
End-of-path arrival time (ps)           8645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:BitCounter\/count_2  count7cell    1940   1940  175345  RISE       1
\I2Seight:bI2S:rx_state_0\/main_4   macrocell94   6705   8645  175345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_0\/clock_0                         macrocell94         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:BitCounter\/count_2
Path End       : \I2Seight:bI2S:rx_state_1\/main_4
Capture Clock  : \I2Seight:bI2S:rx_state_1\/clock_0
Path slack     : 175364p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8626
-------------------------------------   ---- 
End-of-path arrival time (ps)           8626
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:BitCounter\/count_2  count7cell    1940   1940  175345  RISE       1
\I2Seight:bI2S:rx_state_1\/main_4   macrocell93   6686   8626  175364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_1\/clock_0                         macrocell93         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2Sone:bI2S:Rx:STS[0]:Sts\/status_0
Capture Clock  : \I2Sone:bI2S:Rx:STS[0]:Sts\/clock
Path slack     : 175422p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                         -500
------------------------------------------------   ------ 
End-of-path required time (ps)                     187000

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11578
-------------------------------------   ----- 
End-of-path arrival time (ps)           11578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/clock                       datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  175422  RISE       1
\I2Sone:bI2S:rx_overflow_0\/main_1               macrocell8      2322   5902  175422  RISE       1
\I2Sone:bI2S:rx_overflow_0\/q                    macrocell8      3350   9252  175422  RISE       1
\I2Sone:bI2S:Rx:STS[0]:Sts\/status_0             statusicell4    2326  11578  175422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:Rx:STS[0]:Sts\/clock                          statusicell4        0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rx_state_1\/q
Path End       : \I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_1
Capture Clock  : \I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 175506p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -6010
------------------------------------------------   ------ 
End-of-path required time (ps)                     181490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5984
-------------------------------------   ---- 
End-of-path arrival time (ps)           5984
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_1\/clock_0                         macrocell20         0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rx_state_1\/q                macrocell20     1250   1250  175506  RISE       1
\I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_1  datapathcell1   4734   5984  175506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/clock                     datapathcell1       0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:rx_state_2\/q
Path End       : \I2Seight:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_2
Capture Clock  : \I2Seight:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 175531p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -6010
------------------------------------------------   ------ 
End-of-path required time (ps)                     181490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5959
-------------------------------------   ---- 
End-of-path arrival time (ps)           5959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_2\/clock_0                         macrocell92         0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Seight:bI2S:rx_state_2\/q                macrocell92     1250   1250  175531  RISE       1
\I2Seight:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_2  datapathcell9   4709   5959  175531  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:Rx:CH[0]:dpRx:u0\/clock                     datapathcell9       0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:BitCounter\/count_5
Path End       : \I2Sthree:bI2S:rx_state_0\/main_1
Capture Clock  : \I2Sthree:bI2S:rx_state_0\/clock_0
Path slack     : 175660p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8330
-------------------------------------   ---- 
End-of-path arrival time (ps)           8330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:BitCounter\/count_5  count7cell    1940   1940  175660  RISE       1
\I2Sthree:bI2S:rx_state_0\/main_1   macrocell21   6390   8330  175660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_0\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rx_state_2\/q
Path End       : \I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_2
Capture Clock  : \I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 175755p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -6010
------------------------------------------------   ------ 
End-of-path required time (ps)                     181490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5735
-------------------------------------   ---- 
End-of-path arrival time (ps)           5735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_2\/clock_0                           macrocell47         0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rx_state_2\/q                macrocell47     1250   1250  175755  RISE       1
\I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_2  datapathcell4   4485   5735  175755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\/clock                       datapathcell4       0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:BitCounter\/count_1
Path End       : \I2Ssix:bI2S:rx_state_0\/main_5
Capture Clock  : \I2Ssix:bI2S:rx_state_0\/clock_0
Path slack     : 175770p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8220
-------------------------------------   ---- 
End-of-path arrival time (ps)           8220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:BitCounter\/count_1  count7cell    1940   1940  175770  RISE       1
\I2Ssix:bI2S:rx_state_0\/main_5   macrocell67   6280   8220  175770  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_0\/clock_0                           macrocell67         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rx_state_2\/q
Path End       : \I2Stwo:bI2S:rx_state_0\/main_6
Capture Clock  : \I2Stwo:bI2S:rx_state_0\/clock_0
Path slack     : 175827p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8163
-------------------------------------   ---- 
End-of-path arrival time (ps)           8163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_2\/clock_0                           macrocell47         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rx_state_2\/q       macrocell47   1250   1250  175755  RISE       1
\I2Stwo:bI2S:rx_state_0\/main_6  macrocell49   6913   8163  175827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_0\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:BitCounter\/count_0
Path End       : \I2Sfive:bI2S:rx_data_in_0\/main_0
Capture Clock  : \I2Sfive:bI2S:rx_data_in_0\/clock_0
Path slack     : 175844p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8146
-------------------------------------   ---- 
End-of-path arrival time (ps)           8146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:BitCounter\/count_0   count7cell    1940   1940  175844  RISE       1
\I2Sfive:bI2S:rx_data_in_0\/main_0  macrocell79   6206   8146  175844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_data_in_0\/clock_0                        macrocell79         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:BitCounter\/count_6
Path End       : \I2Sfour:bI2S:rxenable\/main_2
Capture Clock  : \I2Sfour:bI2S:rxenable\/clock_0
Path slack     : 175889p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8101
-------------------------------------   ---- 
End-of-path arrival time (ps)           8101
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:BitCounter\/count_6  count7cell    1940   1940  175889  RISE       1
\I2Sfour:bI2S:rxenable\/main_2     macrocell60   6161   8101  175889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rxenable\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:rx_state_1\/q
Path End       : \I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_1
Capture Clock  : \I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 175896p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -6010
------------------------------------------------   ------ 
End-of-path required time (ps)                     181490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5594
-------------------------------------   ---- 
End-of-path arrival time (ps)           5594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_1\/clock_0                           macrocell39         0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sone:bI2S:rx_state_1\/q                macrocell39     1250   1250  175896  RISE       1
\I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_1  datapathcell3   4344   5594  175896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/clock                       datapathcell3       0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rx_data_in_0\/q
Path End       : \I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/route_si
Capture Clock  : \I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 175904p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3500
------------------------------------------------   ------ 
End-of-path required time (ps)                     184000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8096
-------------------------------------   ---- 
End-of-path arrival time (ps)           8096
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_data_in_0\/clock_0                        macrocell79         0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rx_data_in_0\/q             macrocell79     1250   1250  175904  RISE       1
\I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/route_si  datapathcell7   6846   8096  175904  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/clock                      datapathcell7       0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rxenable\/q
Path End       : \I2Sfive:bI2S:rxenable\/main_10
Capture Clock  : \I2Sfive:bI2S:rxenable\/clock_0
Path slack     : 175913p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8077
-------------------------------------   ---- 
End-of-path arrival time (ps)           8077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rxenable\/clock_0                            macrocell78         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rxenable\/q        macrocell78   1250   1250  175913  RISE       1
\I2Sfive:bI2S:rxenable\/main_10  macrocell78   6827   8077  175913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rxenable\/clock_0                            macrocell78         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:BitCounter\/count_1
Path End       : \I2Sone:bI2S:rxenable\/main_7
Capture Clock  : \I2Sone:bI2S:rxenable\/clock_0
Path slack     : 176009p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7981
-------------------------------------   ---- 
End-of-path arrival time (ps)           7981
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:BitCounter\/count_1  count7cell    1940   1940  176009  RISE       1
\I2Sone:bI2S:rxenable\/main_7     macrocell42   6041   7981  176009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rxenable\/clock_0                             macrocell42         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rx_state_0\/q
Path End       : \I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_0
Capture Clock  : \I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 176013p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -6010
------------------------------------------------   ------ 
End-of-path required time (ps)                     181490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5477
-------------------------------------   ---- 
End-of-path arrival time (ps)           5477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_0\/clock_0                           macrocell49         0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rx_state_0\/q                macrocell49     1250   1250  176013  RISE       1
\I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_0  datapathcell4   4227   5477  176013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\/clock                       datapathcell4       0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:CtlReg\/control_2
Path End       : \I2Sfour:bI2S:BitCounter\/enable
Capture Clock  : \I2Sfour:bI2S:BitCounter\/clock
Path slack     : 176028p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -4060
------------------------------------------------   ------ 
End-of-path required time (ps)                     183440

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7412
-------------------------------------   ---- 
End-of-path arrival time (ps)           7412
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:CtlReg\/clock                                controlcell4        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:CtlReg\/control_2   controlcell4   1210   1210  176028  RISE       1
\I2Sfour:bI2S:BitCounter\/enable  count7cell     6202   7412  176028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rx_state_0\/q
Path End       : \I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_0
Capture Clock  : \I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 176147p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -6010
------------------------------------------------   ------ 
End-of-path required time (ps)                     181490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5343
-------------------------------------   ---- 
End-of-path arrival time (ps)           5343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_0\/clock_0                          macrocell76         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rx_state_0\/q                macrocell76     1250   1250  176147  RISE       1
\I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_0  datapathcell7   4093   5343  176147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/clock                      datapathcell7       0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:rx_state_2\/q
Path End       : \I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_2
Capture Clock  : \I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 176361p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -6010
------------------------------------------------   ------ 
End-of-path required time (ps)                     181490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5129
-------------------------------------   ---- 
End-of-path arrival time (ps)           5129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_2\/clock_0                           macrocell38         0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sone:bI2S:rx_state_2\/q                macrocell38     1250   1250  176361  RISE       1
\I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_2  datapathcell3   3879   5129  176361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/clock                       datapathcell3       0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:rx_data_in_0\/q
Path End       : \I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/route_si
Capture Clock  : \I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 176365p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3500
------------------------------------------------   ------ 
End-of-path required time (ps)                     184000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7635
-------------------------------------   ---- 
End-of-path arrival time (ps)           7635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_data_in_0\/clock_0                         macrocell70         0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:rx_data_in_0\/q             macrocell70     1250   1250  176365  RISE       1
\I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/route_si  datapathcell6   6385   7635  176365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/clock                       datapathcell6       0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:BitCounter\/count_6
Path End       : Net_668/main_1
Capture Clock  : Net_668/clock_0
Path slack     : 176419p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7571
-------------------------------------   ---- 
End-of-path arrival time (ps)           7571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:BitCounter\/count_6  count7cell    1940   1940  175889  RISE       1
Net_668/main_1                     macrocell54   5631   7571  176419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_668/clock_0                                            macrocell54         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:BitCounter\/count_1
Path End       : \I2Sthree:bI2S:rxenable\/main_7
Capture Clock  : \I2Sthree:bI2S:rxenable\/clock_0
Path slack     : 176442p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7548
-------------------------------------   ---- 
End-of-path arrival time (ps)           7548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:BitCounter\/count_1  count7cell    1940   1940  174060  RISE       1
\I2Sthree:bI2S:rxenable\/main_7     macrocell23   5608   7548  176442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rxenable\/clock_0                           macrocell23         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rx_state_1\/q
Path End       : \I2Stwo:bI2S:rx_f0_load\/main_1
Capture Clock  : \I2Stwo:bI2S:rx_f0_load\/clock_0
Path slack     : 176455p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7535
-------------------------------------   ---- 
End-of-path arrival time (ps)           7535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_1\/clock_0                           macrocell48         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rx_state_1\/q       macrocell48   1250   1250  174524  RISE       1
\I2Stwo:bI2S:rx_f0_load\/main_1  macrocell46   6285   7535  176455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_f0_load\/clock_0                           macrocell46         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rx_state_1\/q
Path End       : \I2Stwo:bI2S:rx_state_2\/main_1
Capture Clock  : \I2Stwo:bI2S:rx_state_2\/clock_0
Path slack     : 176455p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7535
-------------------------------------   ---- 
End-of-path arrival time (ps)           7535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_1\/clock_0                           macrocell48         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rx_state_1\/q       macrocell48   1250   1250  174524  RISE       1
\I2Stwo:bI2S:rx_state_2\/main_1  macrocell47   6285   7535  176455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_2\/clock_0                           macrocell47         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rx_state_1\/q
Path End       : \I2Stwo:bI2S:rx_state_1\/main_7
Capture Clock  : \I2Stwo:bI2S:rx_state_1\/clock_0
Path slack     : 176455p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7535
-------------------------------------   ---- 
End-of-path arrival time (ps)           7535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_1\/clock_0                           macrocell48         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rx_state_1\/q       macrocell48   1250   1250  174524  RISE       1
\I2Stwo:bI2S:rx_state_1\/main_7  macrocell48   6285   7535  176455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_1\/clock_0                           macrocell48         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:CtlReg\/control_2
Path End       : \I2Sfour:bI2S:rxenable\/main_0
Capture Clock  : \I2Sfour:bI2S:rxenable\/clock_0
Path slack     : 176465p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7525
-------------------------------------   ---- 
End-of-path arrival time (ps)           7525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:CtlReg\/clock                                controlcell4        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:CtlReg\/control_2  controlcell4   1210   1210  176028  RISE       1
\I2Sfour:bI2S:rxenable\/main_0   macrocell60    6315   7525  176465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rxenable\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rx_state_1\/q
Path End       : \I2Sseven:bI2S:rx_state_0\/main_7
Capture Clock  : \I2Sseven:bI2S:rx_state_0\/clock_0
Path slack     : 176473p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7517
-------------------------------------   ---- 
End-of-path arrival time (ps)           7517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_1\/clock_0                         macrocell84         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rx_state_1\/q       macrocell84   1250   1250  173847  RISE       1
\I2Sseven:bI2S:rx_state_0\/main_7  macrocell85   6267   7517  176473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_0\/clock_0                         macrocell85         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:CtlReg\/control_1
Path End       : \I2Sfive:bI2S:rxenable\/main_1
Capture Clock  : \I2Sfive:bI2S:rxenable\/clock_0
Path slack     : 176508p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7482
-------------------------------------   ---- 
End-of-path arrival time (ps)           7482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:CtlReg\/clock                                controlcell6        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:CtlReg\/control_1  controlcell6   1210   1210  173587  RISE       1
\I2Sfive:bI2S:rxenable\/main_1   macrocell78    6272   7482  176508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rxenable\/clock_0                            macrocell78         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:rx_state_0\/q
Path End       : \I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_0
Capture Clock  : \I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 176547p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -6010
------------------------------------------------   ------ 
End-of-path required time (ps)                     181490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4943
-------------------------------------   ---- 
End-of-path arrival time (ps)           4943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_0\/clock_0                           macrocell40         0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sone:bI2S:rx_state_0\/q                macrocell40     1250   1250  176547  RISE       1
\I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_0  datapathcell3   3693   4943  176547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/clock                       datapathcell3       0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:BitCounter\/count_1
Path End       : \I2Sone:bI2S:rx_state_1\/main_5
Capture Clock  : \I2Sone:bI2S:rx_state_1\/clock_0
Path slack     : 176576p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7414
-------------------------------------   ---- 
End-of-path arrival time (ps)           7414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:BitCounter\/count_1  count7cell    1940   1940  176009  RISE       1
\I2Sone:bI2S:rx_state_1\/main_5   macrocell39   5474   7414  176576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_1\/clock_0                           macrocell39         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:rx_state_2\/q
Path End       : \I2Seight:bI2S:rx_state_0\/main_6
Capture Clock  : \I2Seight:bI2S:rx_state_0\/clock_0
Path slack     : 176600p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7390
-------------------------------------   ---- 
End-of-path arrival time (ps)           7390
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_2\/clock_0                         macrocell92         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:rx_state_2\/q       macrocell92   1250   1250  175531  RISE       1
\I2Seight:bI2S:rx_state_0\/main_6  macrocell94   6140   7390  176600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_0\/clock_0                         macrocell94         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rx_state_2\/q
Path End       : \I2Stwo:bI2S:rx_f0_load\/main_0
Capture Clock  : \I2Stwo:bI2S:rx_f0_load\/clock_0
Path slack     : 176718p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7272
-------------------------------------   ---- 
End-of-path arrival time (ps)           7272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_2\/clock_0                           macrocell47         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rx_state_2\/q       macrocell47   1250   1250  175755  RISE       1
\I2Stwo:bI2S:rx_f0_load\/main_0  macrocell46   6022   7272  176718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_f0_load\/clock_0                           macrocell46         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rx_state_2\/q
Path End       : \I2Stwo:bI2S:rx_state_2\/main_0
Capture Clock  : \I2Stwo:bI2S:rx_state_2\/clock_0
Path slack     : 176718p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7272
-------------------------------------   ---- 
End-of-path arrival time (ps)           7272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_2\/clock_0                           macrocell47         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rx_state_2\/q       macrocell47   1250   1250  175755  RISE       1
\I2Stwo:bI2S:rx_state_2\/main_0  macrocell47   6022   7272  176718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_2\/clock_0                           macrocell47         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rx_state_2\/q
Path End       : \I2Stwo:bI2S:rx_state_1\/main_6
Capture Clock  : \I2Stwo:bI2S:rx_state_1\/clock_0
Path slack     : 176718p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7272
-------------------------------------   ---- 
End-of-path arrival time (ps)           7272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_2\/clock_0                           macrocell47         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rx_state_2\/q       macrocell47   1250   1250  175755  RISE       1
\I2Stwo:bI2S:rx_state_1\/main_6  macrocell48   6022   7272  176718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_1\/clock_0                           macrocell48         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:rx_state_2\/q
Path End       : \I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_2
Capture Clock  : \I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 176730p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -6010
------------------------------------------------   ------ 
End-of-path required time (ps)                     181490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4760
-------------------------------------   ---- 
End-of-path arrival time (ps)           4760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_2\/clock_0                           macrocell65         0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:rx_state_2\/q                macrocell65     1250   1250  176730  RISE       1
\I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_2  datapathcell6   3510   4760  176730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/clock                       datapathcell6       0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rx_state_2\/q
Path End       : \I2Sseven:bI2S:rx_state_0\/main_6
Capture Clock  : \I2Sseven:bI2S:rx_state_0\/clock_0
Path slack     : 176818p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7172
-------------------------------------   ---- 
End-of-path arrival time (ps)           7172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_2\/clock_0                         macrocell83         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rx_state_2\/q       macrocell83   1250   1250  174189  RISE       1
\I2Sseven:bI2S:rx_state_0\/main_6  macrocell85   5922   7172  176818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_0\/clock_0                         macrocell85         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2Sfour:bI2S:rx_overflow_sticky\/main_3
Capture Clock  : \I2Sfour:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 176839p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7151
-------------------------------------   ---- 
End-of-path arrival time (ps)           7151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/clock                      datapathcell5       0      0  RISE       1

Data path
pin name                                          model name     delay     AT   slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell5   3580   3580  170999  RISE       1
\I2Sfour:bI2S:rx_overflow_sticky\/main_3          macrocell59     3571   7151  176839  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_overflow_sticky\/clock_0                  macrocell59         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:BitCounter\/count_1
Path End       : \I2Ssix:bI2S:rx_state_1\/main_5
Capture Clock  : \I2Ssix:bI2S:rx_state_1\/clock_0
Path slack     : 176855p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7135
-------------------------------------   ---- 
End-of-path arrival time (ps)           7135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:BitCounter\/count_1  count7cell    1940   1940  175770  RISE       1
\I2Ssix:bI2S:rx_state_1\/main_5   macrocell66   5195   7135  176855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_1\/clock_0                           macrocell66         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:CtlReg\/control_1
Path End       : \I2Sseven:bI2S:rxenable\/main_1
Capture Clock  : \I2Sseven:bI2S:rxenable\/clock_0
Path slack     : 176916p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7074
-------------------------------------   ---- 
End-of-path arrival time (ps)           7074
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:CtlReg\/clock                               controlcell7        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:CtlReg\/control_1  controlcell7   1210   1210  176916  RISE       1
\I2Sseven:bI2S:rxenable\/main_1   macrocell87    5864   7074  176916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rxenable\/clock_0                           macrocell87         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rx_state_0\/q
Path End       : \I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_0
Capture Clock  : \I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 176946p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -6010
------------------------------------------------   ------ 
End-of-path required time (ps)                     181490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4544
-------------------------------------   ---- 
End-of-path arrival time (ps)           4544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_0\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rx_state_0\/q                macrocell21     1250   1250  176946  RISE       1
\I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_0  datapathcell1   3294   4544  176946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/clock                     datapathcell1       0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:CtlReg\/control_2
Path End       : \I2Sfive:bI2S:BitCounter\/enable
Capture Clock  : \I2Sfive:bI2S:BitCounter\/clock
Path slack     : 177010p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -4060
------------------------------------------------   ------ 
End-of-path required time (ps)                     183440

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6430
-------------------------------------   ---- 
End-of-path arrival time (ps)           6430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:CtlReg\/clock                                controlcell6        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:CtlReg\/control_2   controlcell6   1210   1210  177010  RISE       1
\I2Sfive:bI2S:BitCounter\/enable  count7cell     5220   6430  177010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:rx_state_2\/q
Path End       : \I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_2
Capture Clock  : \I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 177055p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -6010
------------------------------------------------   ------ 
End-of-path required time (ps)                     181490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4435
-------------------------------------   ---- 
End-of-path arrival time (ps)           4435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_2\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:rx_state_2\/q                macrocell56     1250   1250  177055  RISE       1
\I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_2  datapathcell5   3185   4435  177055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/clock                      datapathcell5       0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:BitCounter\/count_5
Path End       : \I2Ssix:bI2S:rx_state_1\/main_1
Capture Clock  : \I2Ssix:bI2S:rx_state_1\/clock_0
Path slack     : 177145p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6845
-------------------------------------   ---- 
End-of-path arrival time (ps)           6845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:BitCounter\/count_5  count7cell    1940   1940  177145  RISE       1
\I2Ssix:bI2S:rx_state_1\/main_1   macrocell66   4905   6845  177145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_1\/clock_0                           macrocell66         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:CtlReg\/control_2
Path End       : \I2Ssix:bI2S:BitCounter\/enable
Capture Clock  : \I2Ssix:bI2S:BitCounter\/clock
Path slack     : 177166p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -4060
------------------------------------------------   ------ 
End-of-path required time (ps)                     183440

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6274
-------------------------------------   ---- 
End-of-path arrival time (ps)           6274
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:CtlReg\/clock                                 controlcell5        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:CtlReg\/control_2   controlcell5   1210   1210  177166  RISE       1
\I2Ssix:bI2S:BitCounter\/enable  count7cell     5064   6274  177166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:rx_state_1\/q
Path End       : \I2Seight:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_1
Capture Clock  : \I2Seight:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 177174p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -6010
------------------------------------------------   ------ 
End-of-path required time (ps)                     181490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4316
-------------------------------------   ---- 
End-of-path arrival time (ps)           4316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_1\/clock_0                         macrocell93         0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Seight:bI2S:rx_state_1\/q                macrocell93     1250   1250  177174  RISE       1
\I2Seight:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_1  datapathcell9   3066   4316  177174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:Rx:CH[0]:dpRx:u0\/clock                     datapathcell9       0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:BitCounter\/count_6
Path End       : Net_625/main_1
Capture Clock  : Net_625/clock_0
Path slack     : 177193p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6797
-------------------------------------   ---- 
End-of-path arrival time (ps)           6797
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:BitCounter\/count_6  count7cell    1940   1940  177193  RISE       1
Net_625/main_1                      macrocell17   4857   6797  177193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_625/clock_0                                            macrocell17         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:BitCounter\/count_6
Path End       : \I2Sthree:bI2S:rx_state_0\/main_0
Capture Clock  : \I2Sthree:bI2S:rx_state_0\/clock_0
Path slack     : 177193p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6797
-------------------------------------   ---- 
End-of-path arrival time (ps)           6797
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:BitCounter\/count_6  count7cell    1940   1940  177193  RISE       1
\I2Sthree:bI2S:rx_state_0\/main_0   macrocell21   4857   6797  177193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_0\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rxenable\/q
Path End       : \I2Sfive:bI2S:rx_state_2\/main_3
Capture Clock  : \I2Sfive:bI2S:rx_state_2\/clock_0
Path slack     : 177213p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6777
-------------------------------------   ---- 
End-of-path arrival time (ps)           6777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rxenable\/clock_0                            macrocell78         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rxenable\/q         macrocell78   1250   1250  175913  RISE       1
\I2Sfive:bI2S:rx_state_2\/main_3  macrocell74   5527   6777  177213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_2\/clock_0                          macrocell74         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rxenable\/q
Path End       : \I2Sfive:bI2S:rx_state_1\/main_9
Capture Clock  : \I2Sfive:bI2S:rx_state_1\/clock_0
Path slack     : 177213p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6777
-------------------------------------   ---- 
End-of-path arrival time (ps)           6777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rxenable\/clock_0                            macrocell78         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rxenable\/q         macrocell78   1250   1250  175913  RISE       1
\I2Sfive:bI2S:rx_state_1\/main_9  macrocell75   5527   6777  177213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_1\/clock_0                          macrocell75         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:rx_state_0\/q
Path End       : \I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_0
Capture Clock  : \I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 177239p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -6010
------------------------------------------------   ------ 
End-of-path required time (ps)                     181490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4251
-------------------------------------   ---- 
End-of-path arrival time (ps)           4251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_0\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:rx_state_0\/q                macrocell58     1250   1250  177239  RISE       1
\I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_0  datapathcell5   3001   4251  177239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/clock                      datapathcell5       0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:rx_state_1\/q
Path End       : \I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_1
Capture Clock  : \I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 177243p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -6010
------------------------------------------------   ------ 
End-of-path required time (ps)                     181490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4247
-------------------------------------   ---- 
End-of-path arrival time (ps)           4247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_1\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:rx_state_1\/q                macrocell57     1250   1250  177243  RISE       1
\I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_1  datapathcell5   2997   4247  177243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/clock                      datapathcell5       0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:CtlReg\/control_2
Path End       : \I2Sthree:bI2S:BitCounter\/enable
Capture Clock  : \I2Sthree:bI2S:BitCounter\/clock
Path slack     : 177248p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -4060
------------------------------------------------   ------ 
End-of-path required time (ps)                     183440

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6192
-------------------------------------   ---- 
End-of-path arrival time (ps)           6192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:CtlReg\/clock                               controlcell1        0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:CtlReg\/control_2   controlcell1   1210   1210  177248  RISE       1
\I2Sthree:bI2S:BitCounter\/enable  count7cell     4982   6192  177248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:BitCounter\/count_6
Path End       : Net_683/main_1
Capture Clock  : Net_683/clock_0
Path slack     : 177263p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6727
-------------------------------------   ---- 
End-of-path arrival time (ps)           6727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:BitCounter\/count_6  count7cell    1940   1940  177263  RISE       1
Net_683/main_1                    macrocell63   4787   6727  177263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_683/clock_0                                            macrocell63         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:BitCounter\/count_6
Path End       : \I2Ssix:bI2S:rx_state_0\/main_0
Capture Clock  : \I2Ssix:bI2S:rx_state_0\/clock_0
Path slack     : 177263p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6727
-------------------------------------   ---- 
End-of-path arrival time (ps)           6727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:BitCounter\/count_6  count7cell    1940   1940  177263  RISE       1
\I2Ssix:bI2S:rx_state_0\/main_0   macrocell67   4787   6727  177263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_0\/clock_0                           macrocell67         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:BitCounter\/count_2
Path End       : \I2Ssix:bI2S:rx_state_0\/main_4
Capture Clock  : \I2Ssix:bI2S:rx_state_0\/clock_0
Path slack     : 177269p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6721
-------------------------------------   ---- 
End-of-path arrival time (ps)           6721
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:BitCounter\/count_2  count7cell    1940   1940  177269  RISE       1
\I2Ssix:bI2S:rx_state_0\/main_4   macrocell67   4781   6721  177269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_0\/clock_0                           macrocell67         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:CtlReg\/control_2
Path End       : \I2Sseven:bI2S:BitCounter\/enable
Capture Clock  : \I2Sseven:bI2S:BitCounter\/clock
Path slack     : 177272p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -4060
------------------------------------------------   ------ 
End-of-path required time (ps)                     183440

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6168
-------------------------------------   ---- 
End-of-path arrival time (ps)           6168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:CtlReg\/clock                               controlcell7        0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:CtlReg\/control_2   controlcell7   1210   1210  177272  RISE       1
\I2Sseven:bI2S:BitCounter\/enable  count7cell     4958   6168  177272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:BitCounter\/count_4
Path End       : \I2Sfive:bI2S:rx_state_1\/main_2
Capture Clock  : \I2Sfive:bI2S:rx_state_1\/clock_0
Path slack     : 177276p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6714
-------------------------------------   ---- 
End-of-path arrival time (ps)           6714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:BitCounter\/count_4  count7cell    1940   1940  177276  RISE       1
\I2Sfive:bI2S:rx_state_1\/main_2   macrocell75   4774   6714  177276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_1\/clock_0                          macrocell75         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:rx_state_0\/q
Path End       : \I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_0
Capture Clock  : \I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 177291p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -6010
------------------------------------------------   ------ 
End-of-path required time (ps)                     181490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4199
-------------------------------------   ---- 
End-of-path arrival time (ps)           4199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_0\/clock_0                           macrocell67         0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:rx_state_0\/q                macrocell67     1250   1250  177291  RISE       1
\I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_0  datapathcell6   2949   4199  177291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/clock                       datapathcell6       0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:rx_state_0\/q
Path End       : \I2Seight:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_0
Capture Clock  : \I2Seight:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 177308p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -6010
------------------------------------------------   ------ 
End-of-path required time (ps)                     181490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4182
-------------------------------------   ---- 
End-of-path arrival time (ps)           4182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_0\/clock_0                         macrocell94         0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Seight:bI2S:rx_state_0\/q                macrocell94     1250   1250  177308  RISE       1
\I2Seight:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_0  datapathcell9   2932   4182  177308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:Rx:CH[0]:dpRx:u0\/clock                     datapathcell9       0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:CtlReg\/control_2
Path End       : \I2Stwo:bI2S:BitCounter\/enable
Capture Clock  : \I2Stwo:bI2S:BitCounter\/clock
Path slack     : 177332p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -4060
------------------------------------------------   ------ 
End-of-path required time (ps)                     183440

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6108
-------------------------------------   ---- 
End-of-path arrival time (ps)           6108
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:CtlReg\/clock                                 controlcell3        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:CtlReg\/control_2   controlcell3   1210   1210  177332  RISE       1
\I2Stwo:bI2S:BitCounter\/enable  count7cell     4898   6108  177332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rx_state_2\/q
Path End       : \I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_2
Capture Clock  : \I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 177334p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -6010
------------------------------------------------   ------ 
End-of-path required time (ps)                     181490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4156
-------------------------------------   ---- 
End-of-path arrival time (ps)           4156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_2\/clock_0                          macrocell74         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rx_state_2\/q                macrocell74     1250   1250  177334  RISE       1
\I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_2  datapathcell7   2906   4156  177334  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/clock                      datapathcell7       0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rx_state_2\/q
Path End       : \I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_2
Capture Clock  : \I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 177334p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -6010
------------------------------------------------   ------ 
End-of-path required time (ps)                     181490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4156
-------------------------------------   ---- 
End-of-path arrival time (ps)           4156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_2\/clock_0                         macrocell19         0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rx_state_2\/q                macrocell19     1250   1250  177334  RISE       1
\I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_2  datapathcell1   2906   4156  177334  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/clock                     datapathcell1       0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rx_state_1\/q
Path End       : \I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_1
Capture Clock  : \I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 177335p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -6010
------------------------------------------------   ------ 
End-of-path required time (ps)                     181490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4155
-------------------------------------   ---- 
End-of-path arrival time (ps)           4155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_1\/clock_0                          macrocell75         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rx_state_1\/q                macrocell75     1250   1250  177335  RISE       1
\I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_1  datapathcell7   2905   4155  177335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/clock                      datapathcell7       0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:rx_state_1\/q
Path End       : \I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_1
Capture Clock  : \I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 177344p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -6010
------------------------------------------------   ------ 
End-of-path required time (ps)                     181490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4146
-------------------------------------   ---- 
End-of-path arrival time (ps)           4146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_1\/clock_0                           macrocell66         0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:rx_state_1\/q                macrocell66     1250   1250  177344  RISE       1
\I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_1  datapathcell6   2896   4146  177344  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/clock                       datapathcell6       0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:BitCounter\/count_3
Path End       : \I2Sseven:bI2S:rx_state_0\/main_3
Capture Clock  : \I2Sseven:bI2S:rx_state_0\/clock_0
Path slack     : 177346p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6644
-------------------------------------   ---- 
End-of-path arrival time (ps)           6644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:BitCounter\/count_3  count7cell    1940   1940  177346  RISE       1
\I2Sseven:bI2S:rx_state_0\/main_3   macrocell85   4704   6644  177346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_0\/clock_0                         macrocell85         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:BitCounter\/count_2
Path End       : \I2Sthree:bI2S:rx_state_1\/main_4
Capture Clock  : \I2Sthree:bI2S:rx_state_1\/clock_0
Path slack     : 177358p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6632
-------------------------------------   ---- 
End-of-path arrival time (ps)           6632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:BitCounter\/count_2  count7cell    1940   1940  177358  RISE       1
\I2Sthree:bI2S:rx_state_1\/main_4   macrocell20   4692   6632  177358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_1\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:BitCounter\/count_4
Path End       : \I2Sthree:bI2S:rx_state_1\/main_2
Capture Clock  : \I2Sthree:bI2S:rx_state_1\/clock_0
Path slack     : 177372p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6618
-------------------------------------   ---- 
End-of-path arrival time (ps)           6618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:BitCounter\/count_4  count7cell    1940   1940  177372  RISE       1
\I2Sthree:bI2S:rx_state_1\/main_2   macrocell20   4678   6618  177372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_1\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:BitCounter\/count_5
Path End       : \I2Sthree:bI2S:rx_state_1\/main_1
Capture Clock  : \I2Sthree:bI2S:rx_state_1\/clock_0
Path slack     : 177374p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6616
-------------------------------------   ---- 
End-of-path arrival time (ps)           6616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:BitCounter\/count_5  count7cell    1940   1940  175660  RISE       1
\I2Sthree:bI2S:rx_state_1\/main_1   macrocell20   4676   6616  177374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_1\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:BitCounter\/count_5
Path End       : \I2Sfive:bI2S:rx_state_0\/main_1
Capture Clock  : \I2Sfive:bI2S:rx_state_0\/clock_0
Path slack     : 177451p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6539
-------------------------------------   ---- 
End-of-path arrival time (ps)           6539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:BitCounter\/count_5  count7cell    1940   1940  177451  RISE       1
\I2Sfive:bI2S:rx_state_0\/main_1   macrocell76   4599   6539  177451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_0\/clock_0                          macrocell76         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:BitCounter\/count_4
Path End       : \I2Seight:bI2S:rx_state_0\/main_2
Capture Clock  : \I2Seight:bI2S:rx_state_0\/clock_0
Path slack     : 177456p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6534
-------------------------------------   ---- 
End-of-path arrival time (ps)           6534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:BitCounter\/count_4  count7cell    1940   1940  177456  RISE       1
\I2Seight:bI2S:rx_state_0\/main_2   macrocell94   4594   6534  177456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_0\/clock_0                         macrocell94         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2Sthree:bI2S:rx_overflow_sticky\/main_3
Capture Clock  : \I2Sthree:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 177500p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6490
-------------------------------------   ---- 
End-of-path arrival time (ps)           6490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                           model name     delay     AT   slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  174853  RISE       1
\I2Sthree:bI2S:rx_overflow_sticky\/main_3          macrocell22     2910   6490  177500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_overflow_sticky\/clock_0                 macrocell22         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2Seight:bI2S:rx_overflow_sticky\/main_3
Capture Clock  : \I2Seight:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 177507p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6483
-------------------------------------   ---- 
End-of-path arrival time (ps)           6483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:Rx:CH[0]:dpRx:u0\/clock                     datapathcell9       0      0  RISE       1

Data path
pin name                                           model name     delay     AT   slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Seight:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell9   3580   3580  171367  RISE       1
\I2Seight:bI2S:rx_overflow_sticky\/main_3          macrocell96     2903   6483  177507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_overflow_sticky\/clock_0                 macrocell96         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2Ssix:bI2S:rx_overflow_sticky\/main_3
Capture Clock  : \I2Ssix:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 177509p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6481
-------------------------------------   ---- 
End-of-path arrival time (ps)           6481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/clock                       datapathcell6       0      0  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell6   3580   3580  171368  RISE       1
\I2Ssix:bI2S:rx_overflow_sticky\/main_3          macrocell68     2901   6481  177509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_overflow_sticky\/clock_0                   macrocell68         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2Stwo:bI2S:rx_overflow_sticky\/main_3
Capture Clock  : \I2Stwo:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 177513p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6477
-------------------------------------   ---- 
End-of-path arrival time (ps)           6477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\/clock                       datapathcell4       0      0  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  171626  RISE       1
\I2Stwo:bI2S:rx_overflow_sticky\/main_3          macrocell50     2897   6477  177513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_overflow_sticky\/clock_0                   macrocell50         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:BitCounter\/count_6
Path End       : \I2Seight:bI2S:rx_state_1\/main_0
Capture Clock  : \I2Seight:bI2S:rx_state_1\/clock_0
Path slack     : 177527p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6463
-------------------------------------   ---- 
End-of-path arrival time (ps)           6463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:BitCounter\/count_6  count7cell    1940   1940  177527  RISE       1
\I2Seight:bI2S:rx_state_1\/main_0   macrocell93   4523   6463  177527  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_1\/clock_0                         macrocell93         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:CtlReg\/control_2
Path End       : \I2Sfive:bI2S:rxenable\/main_0
Capture Clock  : \I2Sfive:bI2S:rxenable\/clock_0
Path slack     : 177558p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6432
-------------------------------------   ---- 
End-of-path arrival time (ps)           6432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:CtlReg\/clock                                controlcell6        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:CtlReg\/control_2  controlcell6   1210   1210  177010  RISE       1
\I2Sfive:bI2S:rxenable\/main_0   macrocell78    5222   6432  177558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rxenable\/clock_0                            macrocell78         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:BitCounter\/count_0
Path End       : \I2Sone:bI2S:rx_data_in_0\/main_1
Capture Clock  : \I2Sone:bI2S:rx_data_in_0\/clock_0
Path slack     : 177567p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6423
-------------------------------------   ---- 
End-of-path arrival time (ps)           6423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:BitCounter\/count_0   count7cell    1940   1940  177567  RISE       1
\I2Sone:bI2S:rx_data_in_0\/main_1  macrocell43   4483   6423  177567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_data_in_0\/clock_0                         macrocell43         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:BitCounter\/count_6
Path End       : Net_725/main_1
Capture Clock  : Net_725/clock_0
Path slack     : 177579p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6411
-------------------------------------   ---- 
End-of-path arrival time (ps)           6411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:BitCounter\/count_6  count7cell    1940   1940  177527  RISE       1
Net_725/main_1                      macrocell90   4471   6411  177579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_725/clock_0                                            macrocell90         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:rx_state_0\/q
Path End       : \I2Sone:bI2S:rx_f0_load\/main_2
Capture Clock  : \I2Sone:bI2S:rx_f0_load\/clock_0
Path slack     : 177609p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6381
-------------------------------------   ---- 
End-of-path arrival time (ps)           6381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_0\/clock_0                           macrocell40         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:rx_state_0\/q       macrocell40   1250   1250  176547  RISE       1
\I2Sone:bI2S:rx_f0_load\/main_2  macrocell37   5131   6381  177609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_f0_load\/clock_0                           macrocell37         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:rx_state_0\/q
Path End       : \I2Sone:bI2S:rx_state_2\/main_2
Capture Clock  : \I2Sone:bI2S:rx_state_2\/clock_0
Path slack     : 177609p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6381
-------------------------------------   ---- 
End-of-path arrival time (ps)           6381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_0\/clock_0                           macrocell40         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:rx_state_0\/q       macrocell40   1250   1250  176547  RISE       1
\I2Sone:bI2S:rx_state_2\/main_2  macrocell38   5131   6381  177609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_2\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:rx_state_0\/q
Path End       : \I2Sone:bI2S:rx_state_1\/main_8
Capture Clock  : \I2Sone:bI2S:rx_state_1\/clock_0
Path slack     : 177609p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6381
-------------------------------------   ---- 
End-of-path arrival time (ps)           6381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_0\/clock_0                           macrocell40         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:rx_state_0\/q       macrocell40   1250   1250  176547  RISE       1
\I2Sone:bI2S:rx_state_1\/main_8  macrocell39   5131   6381  177609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_1\/clock_0                           macrocell39         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:CtlReg\/control_1
Path End       : \I2Sseven:bI2S:rx_overflow_sticky\/main_0
Capture Clock  : \I2Sseven:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 177641p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6349
-------------------------------------   ---- 
End-of-path arrival time (ps)           6349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:CtlReg\/clock                               controlcell7        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:CtlReg\/control_1           controlcell7   1210   1210  176916  RISE       1
\I2Sseven:bI2S:rx_overflow_sticky\/main_0  macrocell86    5139   6349  177641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_overflow_sticky\/clock_0                 macrocell86         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:BitCounter\/count_5
Path End       : \I2Ssix:bI2S:rx_state_0\/main_1
Capture Clock  : \I2Ssix:bI2S:rx_state_0\/clock_0
Path slack     : 177700p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6290
-------------------------------------   ---- 
End-of-path arrival time (ps)           6290
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:BitCounter\/count_5  count7cell    1940   1940  177145  RISE       1
\I2Ssix:bI2S:rx_state_0\/main_1   macrocell67   4350   6290  177700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_0\/clock_0                           macrocell67         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:CtlReg\/control_2
Path End       : \I2Ssix:bI2S:reset\/main_0
Capture Clock  : \I2Ssix:bI2S:reset\/clock_0
Path slack     : 177702p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6288
-------------------------------------   ---- 
End-of-path arrival time (ps)           6288
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:CtlReg\/clock                                 controlcell5        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:CtlReg\/control_2  controlcell5   1210   1210  177166  RISE       1
\I2Ssix:bI2S:reset\/main_0      macrocell62    5078   6288  177702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:reset\/clock_0                                macrocell62         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:BitCounter\/count_0
Path End       : \I2Sfour:bI2S:rxenable\/main_8
Capture Clock  : \I2Sfour:bI2S:rxenable\/clock_0
Path slack     : 177723p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6267
-------------------------------------   ---- 
End-of-path arrival time (ps)           6267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:BitCounter\/count_0  count7cell    1940   1940  177723  RISE       1
\I2Sfour:bI2S:rxenable\/main_8     macrocell60   4327   6267  177723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rxenable\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:BitCounter\/count_6
Path End       : \I2Sthree:bI2S:rx_state_1\/main_0
Capture Clock  : \I2Sthree:bI2S:rx_state_1\/clock_0
Path slack     : 177747p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6243
-------------------------------------   ---- 
End-of-path arrival time (ps)           6243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:BitCounter\/count_6  count7cell    1940   1940  177193  RISE       1
\I2Sthree:bI2S:rx_state_1\/main_0   macrocell20   4303   6243  177747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_1\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:CtlReg\/control_2
Path End       : \I2Seight:bI2S:BitCounter\/enable
Capture Clock  : \I2Seight:bI2S:BitCounter\/clock
Path slack     : 177757p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -4060
------------------------------------------------   ------ 
End-of-path required time (ps)                     183440

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5683
-------------------------------------   ---- 
End-of-path arrival time (ps)           5683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:CtlReg\/clock                               controlcell8        0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\I2Seight:bI2S:CtlReg\/control_2   controlcell8   1210   1210  177757  RISE       1
\I2Seight:bI2S:BitCounter\/enable  count7cell     4473   5683  177757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:CtlReg\/control_2
Path End       : \I2Sthree:bI2S:rxenable\/main_0
Capture Clock  : \I2Sthree:bI2S:rxenable\/clock_0
Path slack     : 177778p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6212
-------------------------------------   ---- 
End-of-path arrival time (ps)           6212
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:CtlReg\/clock                               controlcell1        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:CtlReg\/control_2  controlcell1   1210   1210  177248  RISE       1
\I2Sthree:bI2S:rxenable\/main_0   macrocell23    5002   6212  177778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rxenable\/clock_0                           macrocell23         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:BitCounter\/count_1
Path End       : \I2Ssix:bI2S:rxenable\/main_7
Capture Clock  : \I2Ssix:bI2S:rxenable\/clock_0
Path slack     : 177813p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6177
-------------------------------------   ---- 
End-of-path arrival time (ps)           6177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:BitCounter\/count_1  count7cell    1940   1940  175770  RISE       1
\I2Ssix:bI2S:rxenable\/main_7     macrocell69   4237   6177  177813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rxenable\/clock_0                             macrocell69         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:BitCounter\/count_6
Path End       : \I2Ssix:bI2S:rx_state_1\/main_0
Capture Clock  : \I2Ssix:bI2S:rx_state_1\/clock_0
Path slack     : 177823p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6167
-------------------------------------   ---- 
End-of-path arrival time (ps)           6167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:BitCounter\/count_6  count7cell    1940   1940  177263  RISE       1
\I2Ssix:bI2S:rx_state_1\/main_0   macrocell66   4227   6167  177823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_1\/clock_0                           macrocell66         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:BitCounter\/count_0
Path End       : \I2Sthree:bI2S:rxenable\/main_8
Capture Clock  : \I2Sthree:bI2S:rxenable\/clock_0
Path slack     : 177824p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6166
-------------------------------------   ---- 
End-of-path arrival time (ps)           6166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:BitCounter\/count_0  count7cell    1940   1940  177824  RISE       1
\I2Sthree:bI2S:rxenable\/main_8     macrocell23   4226   6166  177824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rxenable\/clock_0                           macrocell23         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:BitCounter\/count_4
Path End       : \I2Sfive:bI2S:rx_state_0\/main_2
Capture Clock  : \I2Sfive:bI2S:rx_state_0\/clock_0
Path slack     : 177837p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6153
-------------------------------------   ---- 
End-of-path arrival time (ps)           6153
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:BitCounter\/count_4  count7cell    1940   1940  177276  RISE       1
\I2Sfive:bI2S:rx_state_0\/main_2   macrocell76   4213   6153  177837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_0\/clock_0                          macrocell76         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:BitCounter\/count_2
Path End       : \I2Ssix:bI2S:rx_state_1\/main_4
Capture Clock  : \I2Ssix:bI2S:rx_state_1\/clock_0
Path slack     : 177841p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6149
-------------------------------------   ---- 
End-of-path arrival time (ps)           6149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:BitCounter\/count_2  count7cell    1940   1940  177269  RISE       1
\I2Ssix:bI2S:rx_state_1\/main_4   macrocell66   4209   6149  177841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_1\/clock_0                           macrocell66         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:BitCounter\/count_6
Path End       : \I2Sone:bI2S:rxenable\/main_2
Capture Clock  : \I2Sone:bI2S:rxenable\/clock_0
Path slack     : 177842p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6148
-------------------------------------   ---- 
End-of-path arrival time (ps)           6148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:BitCounter\/count_6  count7cell    1940   1940  177842  RISE       1
\I2Sone:bI2S:rxenable\/main_2     macrocell42   4208   6148  177842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rxenable\/clock_0                             macrocell42         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:rx_state_1\/q
Path End       : \I2Sone:bI2S:rx_state_0\/main_7
Capture Clock  : \I2Sone:bI2S:rx_state_0\/clock_0
Path slack     : 177842p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6148
-------------------------------------   ---- 
End-of-path arrival time (ps)           6148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_1\/clock_0                           macrocell39         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:rx_state_1\/q       macrocell39   1250   1250  175896  RISE       1
\I2Sone:bI2S:rx_state_0\/main_7  macrocell40   4898   6148  177842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_0\/clock_0                           macrocell40         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:rx_state_2\/q
Path End       : \I2Sone:bI2S:rx_state_0\/main_6
Capture Clock  : \I2Sone:bI2S:rx_state_0\/clock_0
Path slack     : 177897p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6093
-------------------------------------   ---- 
End-of-path arrival time (ps)           6093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_2\/clock_0                           macrocell38         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:rx_state_2\/q       macrocell38   1250   1250  176361  RISE       1
\I2Sone:bI2S:rx_state_0\/main_6  macrocell40   4843   6093  177897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_0\/clock_0                           macrocell40         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:BitCounter\/count_2
Path End       : \I2Sthree:bI2S:rx_state_0\/main_4
Capture Clock  : \I2Sthree:bI2S:rx_state_0\/clock_0
Path slack     : 177917p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6073
-------------------------------------   ---- 
End-of-path arrival time (ps)           6073
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:BitCounter\/count_2  count7cell    1940   1940  177358  RISE       1
\I2Sthree:bI2S:rx_state_0\/main_4   macrocell21   4133   6073  177917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_0\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rx_f0_load\/q
Path End       : \I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/f0_load
Capture Clock  : \I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 177920p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3130
------------------------------------------------   ------ 
End-of-path required time (ps)                     184370

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6450
-------------------------------------   ---- 
End-of-path arrival time (ps)           6450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_f0_load\/clock_0                         macrocell82         0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rx_f0_load\/q              macrocell82     1250   1250  173607  RISE       1
\I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/f0_load  datapathcell8   5200   6450  177920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/clock                     datapathcell8       0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:BitCounter\/count_3
Path End       : \I2Sseven:bI2S:rx_state_1\/main_3
Capture Clock  : \I2Sseven:bI2S:rx_state_1\/clock_0
Path slack     : 177921p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6069
-------------------------------------   ---- 
End-of-path arrival time (ps)           6069
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:BitCounter\/count_3  count7cell    1940   1940  177346  RISE       1
\I2Sseven:bI2S:rx_state_1\/main_3   macrocell84   4129   6069  177921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_1\/clock_0                         macrocell84         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:BitCounter\/count_4
Path End       : \I2Sthree:bI2S:rx_state_0\/main_2
Capture Clock  : \I2Sthree:bI2S:rx_state_0\/clock_0
Path slack     : 177933p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6057
-------------------------------------   ---- 
End-of-path arrival time (ps)           6057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:BitCounter\/count_4  count7cell    1940   1940  177372  RISE       1
\I2Sthree:bI2S:rx_state_0\/main_2   macrocell21   4117   6057  177933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_0\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rx_state_0\/q
Path End       : \I2Stwo:bI2S:rx_f0_load\/main_2
Capture Clock  : \I2Stwo:bI2S:rx_f0_load\/clock_0
Path slack     : 177936p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6054
-------------------------------------   ---- 
End-of-path arrival time (ps)           6054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_0\/clock_0                           macrocell49         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rx_state_0\/q       macrocell49   1250   1250  176013  RISE       1
\I2Stwo:bI2S:rx_f0_load\/main_2  macrocell46   4804   6054  177936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_f0_load\/clock_0                           macrocell46         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rx_state_0\/q
Path End       : \I2Stwo:bI2S:rx_state_2\/main_2
Capture Clock  : \I2Stwo:bI2S:rx_state_2\/clock_0
Path slack     : 177936p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6054
-------------------------------------   ---- 
End-of-path arrival time (ps)           6054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_0\/clock_0                           macrocell49         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rx_state_0\/q       macrocell49   1250   1250  176013  RISE       1
\I2Stwo:bI2S:rx_state_2\/main_2  macrocell47   4804   6054  177936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_2\/clock_0                           macrocell47         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rx_state_0\/q
Path End       : \I2Stwo:bI2S:rx_state_1\/main_8
Capture Clock  : \I2Stwo:bI2S:rx_state_1\/clock_0
Path slack     : 177936p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6054
-------------------------------------   ---- 
End-of-path arrival time (ps)           6054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_0\/clock_0                           macrocell49         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rx_state_0\/q       macrocell49   1250   1250  176013  RISE       1
\I2Stwo:bI2S:rx_state_1\/main_8  macrocell48   4804   6054  177936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_1\/clock_0                           macrocell48         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:BitCounter\/count_6
Path End       : \I2Sone:bI2S:rx_state_1\/main_0
Capture Clock  : \I2Sone:bI2S:rx_state_1\/clock_0
Path slack     : 177979p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6011
-------------------------------------   ---- 
End-of-path arrival time (ps)           6011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:BitCounter\/count_6  count7cell    1940   1940  177842  RISE       1
\I2Sone:bI2S:rx_state_1\/main_0   macrocell39   4071   6011  177979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_1\/clock_0                           macrocell39         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:rx_f0_load\/q
Path End       : \I2Sfour:bI2S:rx_overflow_sticky\/main_1
Capture Clock  : \I2Sfour:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 177981p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6009
-------------------------------------   ---- 
End-of-path arrival time (ps)           6009
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_f0_load\/clock_0                          macrocell55         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:rx_f0_load\/q               macrocell55   1250   1250  172140  RISE       1
\I2Sfour:bI2S:rx_overflow_sticky\/main_1  macrocell59   4759   6009  177981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_overflow_sticky\/clock_0                  macrocell59         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rx_state_1\/q
Path End       : \I2Sthree:bI2S:rx_f0_load\/main_1
Capture Clock  : \I2Sthree:bI2S:rx_f0_load\/clock_0
Path slack     : 178009p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5981
-------------------------------------   ---- 
End-of-path arrival time (ps)           5981
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_1\/clock_0                         macrocell20         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rx_state_1\/q       macrocell20   1250   1250  175506  RISE       1
\I2Sthree:bI2S:rx_f0_load\/main_1  macrocell18   4731   5981  178009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_f0_load\/clock_0                         macrocell18         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rx_state_1\/q
Path End       : \I2Sthree:bI2S:rx_state_2\/main_1
Capture Clock  : \I2Sthree:bI2S:rx_state_2\/clock_0
Path slack     : 178009p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5981
-------------------------------------   ---- 
End-of-path arrival time (ps)           5981
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_1\/clock_0                         macrocell20         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rx_state_1\/q       macrocell20   1250   1250  175506  RISE       1
\I2Sthree:bI2S:rx_state_2\/main_1  macrocell19   4731   5981  178009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_2\/clock_0                         macrocell19         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rx_state_1\/q
Path End       : \I2Sthree:bI2S:rx_state_1\/main_7
Capture Clock  : \I2Sthree:bI2S:rx_state_1\/clock_0
Path slack     : 178009p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5981
-------------------------------------   ---- 
End-of-path arrival time (ps)           5981
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_1\/clock_0                         macrocell20         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rx_state_1\/q       macrocell20   1250   1250  175506  RISE       1
\I2Sthree:bI2S:rx_state_1\/main_7  macrocell20   4731   5981  178009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_1\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:BitCounter\/count_5
Path End       : \I2Sfive:bI2S:rx_state_1\/main_1
Capture Clock  : \I2Sfive:bI2S:rx_state_1\/clock_0
Path slack     : 178010p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5980
-------------------------------------   ---- 
End-of-path arrival time (ps)           5980
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:BitCounter\/count_5  count7cell    1940   1940  177451  RISE       1
\I2Sfive:bI2S:rx_state_1\/main_1   macrocell75   4040   5980  178010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_1\/clock_0                          macrocell75         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rx_state_1\/q
Path End       : \I2Sseven:bI2S:rx_f0_load\/main_1
Capture Clock  : \I2Sseven:bI2S:rx_f0_load\/clock_0
Path slack     : 178020p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5970
-------------------------------------   ---- 
End-of-path arrival time (ps)           5970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_1\/clock_0                         macrocell84         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rx_state_1\/q       macrocell84   1250   1250  173847  RISE       1
\I2Sseven:bI2S:rx_f0_load\/main_1  macrocell82   4720   5970  178020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_f0_load\/clock_0                         macrocell82         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rx_state_1\/q
Path End       : \I2Sseven:bI2S:rx_state_2\/main_1
Capture Clock  : \I2Sseven:bI2S:rx_state_2\/clock_0
Path slack     : 178020p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5970
-------------------------------------   ---- 
End-of-path arrival time (ps)           5970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_1\/clock_0                         macrocell84         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rx_state_1\/q       macrocell84   1250   1250  173847  RISE       1
\I2Sseven:bI2S:rx_state_2\/main_1  macrocell83   4720   5970  178020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_2\/clock_0                         macrocell83         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rx_state_1\/q
Path End       : \I2Sseven:bI2S:rx_state_1\/main_7
Capture Clock  : \I2Sseven:bI2S:rx_state_1\/clock_0
Path slack     : 178020p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5970
-------------------------------------   ---- 
End-of-path arrival time (ps)           5970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_1\/clock_0                         macrocell84         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rx_state_1\/q       macrocell84   1250   1250  173847  RISE       1
\I2Sseven:bI2S:rx_state_1\/main_7  macrocell84   4720   5970  178020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_1\/clock_0                         macrocell84         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:rx_state_2\/q
Path End       : \I2Seight:bI2S:rx_f0_load\/main_0
Capture Clock  : \I2Seight:bI2S:rx_f0_load\/clock_0
Path slack     : 178024p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5966
-------------------------------------   ---- 
End-of-path arrival time (ps)           5966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_2\/clock_0                         macrocell92         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:rx_state_2\/q       macrocell92   1250   1250  175531  RISE       1
\I2Seight:bI2S:rx_f0_load\/main_0  macrocell91   4716   5966  178024  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_f0_load\/clock_0                         macrocell91         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:rx_state_2\/q
Path End       : \I2Seight:bI2S:rx_state_2\/main_0
Capture Clock  : \I2Seight:bI2S:rx_state_2\/clock_0
Path slack     : 178024p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5966
-------------------------------------   ---- 
End-of-path arrival time (ps)           5966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_2\/clock_0                         macrocell92         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:rx_state_2\/q       macrocell92   1250   1250  175531  RISE       1
\I2Seight:bI2S:rx_state_2\/main_0  macrocell92   4716   5966  178024  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_2\/clock_0                         macrocell92         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:rx_state_2\/q
Path End       : \I2Seight:bI2S:rx_state_1\/main_6
Capture Clock  : \I2Seight:bI2S:rx_state_1\/clock_0
Path slack     : 178024p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5966
-------------------------------------   ---- 
End-of-path arrival time (ps)           5966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_2\/clock_0                         macrocell92         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:rx_state_2\/q       macrocell92   1250   1250  175531  RISE       1
\I2Seight:bI2S:rx_state_1\/main_6  macrocell93   4716   5966  178024  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_1\/clock_0                         macrocell93         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:BitCounter\/count_4
Path End       : \I2Seight:bI2S:rx_state_1\/main_2
Capture Clock  : \I2Seight:bI2S:rx_state_1\/clock_0
Path slack     : 178032p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5958
-------------------------------------   ---- 
End-of-path arrival time (ps)           5958
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:BitCounter\/count_4  count7cell    1940   1940  177456  RISE       1
\I2Seight:bI2S:rx_state_1\/main_2   macrocell93   4018   5958  178032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_1\/clock_0                         macrocell93         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:BitCounter\/count_0
Path End       : \I2Seight:bI2S:rx_data_in_0\/main_0
Capture Clock  : \I2Seight:bI2S:rx_data_in_0\/clock_0
Path slack     : 178056p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5934
-------------------------------------   ---- 
End-of-path arrival time (ps)           5934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:BitCounter\/count_0   count7cell    1940   1940  178056  RISE       1
\I2Seight:bI2S:rx_data_in_0\/main_0  macrocell98   3994   5934  178056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_data_in_0\/clock_0                       macrocell98         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:BitCounter\/count_0
Path End       : \I2Sseven:bI2S:rx_data_in_0\/main_0
Capture Clock  : \I2Sseven:bI2S:rx_data_in_0\/clock_0
Path slack     : 178060p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5930
-------------------------------------   ---- 
End-of-path arrival time (ps)           5930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:BitCounter\/count_0   count7cell    1940   1940  178060  RISE       1
\I2Sseven:bI2S:rx_data_in_0\/main_0  macrocell88   3990   5930  178060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_data_in_0\/clock_0                       macrocell88         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rxenable\/q
Path End       : \I2Sseven:bI2S:rx_state_2\/main_3
Capture Clock  : \I2Sseven:bI2S:rx_state_2\/clock_0
Path slack     : 178081p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5909
-------------------------------------   ---- 
End-of-path arrival time (ps)           5909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rxenable\/clock_0                           macrocell87         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rxenable\/q         macrocell87   1250   1250  178081  RISE       1
\I2Sseven:bI2S:rx_state_2\/main_3  macrocell83   4659   5909  178081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_2\/clock_0                         macrocell83         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rxenable\/q
Path End       : \I2Sseven:bI2S:rx_state_1\/main_9
Capture Clock  : \I2Sseven:bI2S:rx_state_1\/clock_0
Path slack     : 178081p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5909
-------------------------------------   ---- 
End-of-path arrival time (ps)           5909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rxenable\/clock_0                           macrocell87         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rxenable\/q         macrocell87   1250   1250  178081  RISE       1
\I2Sseven:bI2S:rx_state_1\/main_9  macrocell84   4659   5909  178081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_1\/clock_0                         macrocell84         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:BitCounter\/count_6
Path End       : \I2Seight:bI2S:rxenable\/main_2
Capture Clock  : \I2Seight:bI2S:rxenable\/clock_0
Path slack     : 178081p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5909
-------------------------------------   ---- 
End-of-path arrival time (ps)           5909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:BitCounter\/count_6  count7cell    1940   1940  177527  RISE       1
\I2Seight:bI2S:rxenable\/main_2     macrocell97   3969   5909  178081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rxenable\/clock_0                           macrocell97         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2Sone:bI2S:rx_overflow_sticky\/main_3
Capture Clock  : \I2Sone:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 178088p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5902
-------------------------------------   ---- 
End-of-path arrival time (ps)           5902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/clock                       datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  175422  RISE       1
\I2Sone:bI2S:rx_overflow_sticky\/main_3          macrocell41     2322   5902  178088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_overflow_sticky\/clock_0                   macrocell41         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rx_state_0\/q
Path End       : \I2Sfive:bI2S:rx_state_0\/main_8
Capture Clock  : \I2Sfive:bI2S:rx_state_0\/clock_0
Path slack     : 178094p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5896
-------------------------------------   ---- 
End-of-path arrival time (ps)           5896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_0\/clock_0                          macrocell76         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rx_state_0\/q       macrocell76   1250   1250  176147  RISE       1
\I2Sfive:bI2S:rx_state_0\/main_8  macrocell76   4646   5896  178094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_0\/clock_0                          macrocell76         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rx_f0_load\/q
Path End       : \I2Sseven:bI2S:rx_overflow_sticky\/main_1
Capture Clock  : \I2Sseven:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 178106p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5884
-------------------------------------   ---- 
End-of-path arrival time (ps)           5884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_f0_load\/clock_0                         macrocell82         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rx_f0_load\/q               macrocell82   1250   1250  173607  RISE       1
\I2Sseven:bI2S:rx_overflow_sticky\/main_1  macrocell86   4634   5884  178106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_overflow_sticky\/clock_0                 macrocell86         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2Sseven:bI2S:rx_overflow_sticky\/main_3
Capture Clock  : \I2Sseven:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 178107p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5883
-------------------------------------   ---- 
End-of-path arrival time (ps)           5883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/clock                     datapathcell8       0      0  RISE       1

Data path
pin name                                           model name     delay     AT   slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell8   3580   3580  173607  RISE       1
\I2Sseven:bI2S:rx_overflow_sticky\/main_3          macrocell86     2303   5883  178107  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_overflow_sticky\/clock_0                 macrocell86         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:BitCounter\/count_2
Path End       : \I2Seight:bI2S:rxenable\/main_6
Capture Clock  : \I2Seight:bI2S:rxenable\/clock_0
Path slack     : 178108p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5882
-------------------------------------   ---- 
End-of-path arrival time (ps)           5882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:BitCounter\/count_2  count7cell    1940   1940  175345  RISE       1
\I2Seight:bI2S:rxenable\/main_6     macrocell97   3942   5882  178108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rxenable\/clock_0                           macrocell97         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:rx_state_2\/q
Path End       : \I2Sfour:bI2S:rx_state_0\/main_6
Capture Clock  : \I2Sfour:bI2S:rx_state_0\/clock_0
Path slack     : 178250p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5740
-------------------------------------   ---- 
End-of-path arrival time (ps)           5740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_2\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:rx_state_2\/q       macrocell56   1250   1250  177055  RISE       1
\I2Sfour:bI2S:rx_state_0\/main_6  macrocell58   4490   5740  178250  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_0\/clock_0                          macrocell58         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:rx_state_2\/q
Path End       : \I2Ssix:bI2S:rx_f0_load\/main_0
Capture Clock  : \I2Ssix:bI2S:rx_f0_load\/clock_0
Path slack     : 178272p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5718
-------------------------------------   ---- 
End-of-path arrival time (ps)           5718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_2\/clock_0                           macrocell65         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:rx_state_2\/q       macrocell65   1250   1250  176730  RISE       1
\I2Ssix:bI2S:rx_f0_load\/main_0  macrocell64   4468   5718  178272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_f0_load\/clock_0                           macrocell64         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:rx_state_2\/q
Path End       : \I2Ssix:bI2S:rx_state_2\/main_0
Capture Clock  : \I2Ssix:bI2S:rx_state_2\/clock_0
Path slack     : 178272p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5718
-------------------------------------   ---- 
End-of-path arrival time (ps)           5718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_2\/clock_0                           macrocell65         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:rx_state_2\/q       macrocell65   1250   1250  176730  RISE       1
\I2Ssix:bI2S:rx_state_2\/main_0  macrocell65   4468   5718  178272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_2\/clock_0                           macrocell65         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:rx_state_2\/q
Path End       : \I2Ssix:bI2S:rx_state_1\/main_6
Capture Clock  : \I2Ssix:bI2S:rx_state_1\/clock_0
Path slack     : 178272p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5718
-------------------------------------   ---- 
End-of-path arrival time (ps)           5718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_2\/clock_0                           macrocell65         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:rx_state_2\/q       macrocell65   1250   1250  176730  RISE       1
\I2Ssix:bI2S:rx_state_1\/main_6  macrocell66   4468   5718  178272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_1\/clock_0                           macrocell66         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:BitCounter\/count_0
Path End       : \I2Ssix:bI2S:rxenable\/main_8
Capture Clock  : \I2Ssix:bI2S:rxenable\/clock_0
Path slack     : 178275p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5715
-------------------------------------   ---- 
End-of-path arrival time (ps)           5715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:BitCounter\/count_0  count7cell    1940   1940  174961  RISE       1
\I2Ssix:bI2S:rxenable\/main_8     macrocell69   3775   5715  178275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rxenable\/clock_0                             macrocell69         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:BitCounter\/count_5
Path End       : \I2Stwo:bI2S:rx_state_1\/main_1
Capture Clock  : \I2Stwo:bI2S:rx_state_1\/clock_0
Path slack     : 178298p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5692
-------------------------------------   ---- 
End-of-path arrival time (ps)           5692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:BitCounter\/count_5  count7cell    1940   1940  178298  RISE       1
\I2Stwo:bI2S:rx_state_1\/main_1   macrocell48   3752   5692  178298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_1\/clock_0                           macrocell48         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:BitCounter\/count_0
Path End       : \I2Sfour:bI2S:rx_data_in_0\/main_0
Capture Clock  : \I2Sfour:bI2S:rx_data_in_0\/clock_0
Path slack     : 178301p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5689
-------------------------------------   ---- 
End-of-path arrival time (ps)           5689
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:BitCounter\/count_0   count7cell    1940   1940  177723  RISE       1
\I2Sfour:bI2S:rx_data_in_0\/main_0  macrocell61   3749   5689  178301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_data_in_0\/clock_0                        macrocell61         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:BitCounter\/count_1
Path End       : \I2Stwo:bI2S:rx_state_1\/main_5
Capture Clock  : \I2Stwo:bI2S:rx_state_1\/clock_0
Path slack     : 178306p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5684
-------------------------------------   ---- 
End-of-path arrival time (ps)           5684
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:BitCounter\/count_1  count7cell    1940   1940  178306  RISE       1
\I2Stwo:bI2S:rx_state_1\/main_5   macrocell48   3744   5684  178306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_1\/clock_0                           macrocell48         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:BitCounter\/count_1
Path End       : \I2Sone:bI2S:rx_state_0\/main_5
Capture Clock  : \I2Sone:bI2S:rx_state_0\/clock_0
Path slack     : 178307p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5683
-------------------------------------   ---- 
End-of-path arrival time (ps)           5683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:BitCounter\/count_1  count7cell    1940   1940  176009  RISE       1
\I2Sone:bI2S:rx_state_0\/main_5   macrocell40   3743   5683  178307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_0\/clock_0                           macrocell40         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rx_f0_load\/q
Path End       : \I2Stwo:bI2S:rx_overflow_sticky\/main_1
Capture Clock  : \I2Stwo:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 178308p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5682
-------------------------------------   ---- 
End-of-path arrival time (ps)           5682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_f0_load\/clock_0                           macrocell46         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rx_f0_load\/q               macrocell46   1250   1250  172945  RISE       1
\I2Stwo:bI2S:rx_overflow_sticky\/main_1  macrocell50   4432   5682  178308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_overflow_sticky\/clock_0                   macrocell50         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:CtlReg\/control_2
Path End       : \I2Seight:bI2S:reset\/main_0
Capture Clock  : \I2Seight:bI2S:reset\/clock_0
Path slack     : 178335p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5655
-------------------------------------   ---- 
End-of-path arrival time (ps)           5655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:CtlReg\/clock                               controlcell8        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\I2Seight:bI2S:CtlReg\/control_2  controlcell8   1210   1210  177757  RISE       1
\I2Seight:bI2S:reset\/main_0      macrocell89    4445   5655  178335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:reset\/clock_0                              macrocell89         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rxenable\/q
Path End       : \I2Sfive:bI2S:rx_state_0\/main_9
Capture Clock  : \I2Sfive:bI2S:rx_state_0\/clock_0
Path slack     : 178345p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5645
-------------------------------------   ---- 
End-of-path arrival time (ps)           5645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rxenable\/clock_0                            macrocell78         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rxenable\/q         macrocell78   1250   1250  175913  RISE       1
\I2Sfive:bI2S:rx_state_0\/main_9  macrocell76   4395   5645  178345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_0\/clock_0                          macrocell76         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rx_state_2\/q
Path End       : \I2Sseven:bI2S:rx_f0_load\/main_0
Capture Clock  : \I2Sseven:bI2S:rx_f0_load\/clock_0
Path slack     : 178346p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5644
-------------------------------------   ---- 
End-of-path arrival time (ps)           5644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_2\/clock_0                         macrocell83         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rx_state_2\/q       macrocell83   1250   1250  174189  RISE       1
\I2Sseven:bI2S:rx_f0_load\/main_0  macrocell82   4394   5644  178346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_f0_load\/clock_0                         macrocell82         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rx_state_2\/q
Path End       : \I2Sseven:bI2S:rx_state_2\/main_0
Capture Clock  : \I2Sseven:bI2S:rx_state_2\/clock_0
Path slack     : 178346p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5644
-------------------------------------   ---- 
End-of-path arrival time (ps)           5644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_2\/clock_0                         macrocell83         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rx_state_2\/q       macrocell83   1250   1250  174189  RISE       1
\I2Sseven:bI2S:rx_state_2\/main_0  macrocell83   4394   5644  178346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_2\/clock_0                         macrocell83         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rx_state_2\/q
Path End       : \I2Sseven:bI2S:rx_state_1\/main_6
Capture Clock  : \I2Sseven:bI2S:rx_state_1\/clock_0
Path slack     : 178346p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5644
-------------------------------------   ---- 
End-of-path arrival time (ps)           5644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_2\/clock_0                         macrocell83         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rx_state_2\/q       macrocell83   1250   1250  174189  RISE       1
\I2Sseven:bI2S:rx_state_1\/main_6  macrocell84   4394   5644  178346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_1\/clock_0                         macrocell84         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:BitCounter\/count_4
Path End       : \I2Sone:bI2S:rx_state_1\/main_2
Capture Clock  : \I2Sone:bI2S:rx_state_1\/clock_0
Path slack     : 178369p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5621
-------------------------------------   ---- 
End-of-path arrival time (ps)           5621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:BitCounter\/count_4  count7cell    1940   1940  178369  RISE       1
\I2Sone:bI2S:rx_state_1\/main_2   macrocell39   3681   5621  178369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_1\/clock_0                           macrocell39         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:BitCounter\/count_3
Path End       : \I2Sone:bI2S:rx_state_1\/main_3
Capture Clock  : \I2Sone:bI2S:rx_state_1\/clock_0
Path slack     : 178372p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5618
-------------------------------------   ---- 
End-of-path arrival time (ps)           5618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:BitCounter\/count_3  count7cell    1940   1940  178372  RISE       1
\I2Sone:bI2S:rx_state_1\/main_3   macrocell39   3678   5618  178372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_1\/clock_0                           macrocell39         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:BitCounter\/count_2
Path End       : \I2Sone:bI2S:rx_state_1\/main_4
Capture Clock  : \I2Sone:bI2S:rx_state_1\/clock_0
Path slack     : 178386p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5604
-------------------------------------   ---- 
End-of-path arrival time (ps)           5604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:BitCounter\/count_2  count7cell    1940   1940  178386  RISE       1
\I2Sone:bI2S:rx_state_1\/main_4   macrocell39   3664   5604  178386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_1\/clock_0                           macrocell39         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:BitCounter\/count_0
Path End       : \I2Sthree:bI2S:rx_data_in_0\/main_1
Capture Clock  : \I2Sthree:bI2S:rx_data_in_0\/clock_0
Path slack     : 178387p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5603
-------------------------------------   ---- 
End-of-path arrival time (ps)           5603
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:BitCounter\/count_0   count7cell    1940   1940  177824  RISE       1
\I2Sthree:bI2S:rx_data_in_0\/main_1  macrocell24   3663   5603  178387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_data_in_0\/clock_0                       macrocell24         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:BitCounter\/count_6
Path End       : Net_739/main_1
Capture Clock  : Net_739/clock_0
Path slack     : 178399p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5591
-------------------------------------   ---- 
End-of-path arrival time (ps)           5591
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:BitCounter\/count_6  count7cell    1940   1940  177842  RISE       1
Net_739/main_1                    macrocell36   3651   5591  178399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_739/clock_0                                            macrocell36         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:BitCounter\/count_6
Path End       : \I2Sone:bI2S:rx_state_0\/main_0
Capture Clock  : \I2Sone:bI2S:rx_state_0\/clock_0
Path slack     : 178399p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5591
-------------------------------------   ---- 
End-of-path arrival time (ps)           5591
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:BitCounter\/count_6  count7cell    1940   1940  177842  RISE       1
\I2Sone:bI2S:rx_state_0\/main_0   macrocell40   3651   5591  178399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_0\/clock_0                           macrocell40         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:BitCounter\/count_2
Path End       : \I2Stwo:bI2S:rx_state_1\/main_4
Capture Clock  : \I2Stwo:bI2S:rx_state_1\/clock_0
Path slack     : 178461p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5529
-------------------------------------   ---- 
End-of-path arrival time (ps)           5529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:BitCounter\/count_2  count7cell    1940   1940  178461  RISE       1
\I2Stwo:bI2S:rx_state_1\/main_4   macrocell48   3589   5529  178461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_1\/clock_0                           macrocell48         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:BitCounter\/count_4
Path End       : \I2Stwo:bI2S:rx_state_1\/main_2
Capture Clock  : \I2Stwo:bI2S:rx_state_1\/clock_0
Path slack     : 178463p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5527
-------------------------------------   ---- 
End-of-path arrival time (ps)           5527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:BitCounter\/count_4  count7cell    1940   1940  178463  RISE       1
\I2Stwo:bI2S:rx_state_1\/main_2   macrocell48   3587   5527  178463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_1\/clock_0                           macrocell48         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:BitCounter\/count_6
Path End       : \I2Stwo:bI2S:rx_state_1\/main_0
Capture Clock  : \I2Stwo:bI2S:rx_state_1\/clock_0
Path slack     : 178466p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5524
-------------------------------------   ---- 
End-of-path arrival time (ps)           5524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:BitCounter\/count_6  count7cell    1940   1940  178466  RISE       1
\I2Stwo:bI2S:rx_state_1\/main_0   macrocell48   3584   5524  178466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_1\/clock_0                           macrocell48         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:BitCounter\/count_2
Path End       : \I2Sfour:bI2S:rxenable\/main_6
Capture Clock  : \I2Sfour:bI2S:rxenable\/clock_0
Path slack     : 178470p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5520
-------------------------------------   ---- 
End-of-path arrival time (ps)           5520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:BitCounter\/count_2  count7cell    1940   1940  178470  RISE       1
\I2Sfour:bI2S:rxenable\/main_6     macrocell60   3580   5520  178470  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rxenable\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:BitCounter\/count_3
Path End       : \I2Sfour:bI2S:rxenable\/main_5
Capture Clock  : \I2Sfour:bI2S:rxenable\/clock_0
Path slack     : 178475p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5515
-------------------------------------   ---- 
End-of-path arrival time (ps)           5515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:BitCounter\/count_3  count7cell    1940   1940  178475  RISE       1
\I2Sfour:bI2S:rxenable\/main_5     macrocell60   3575   5515  178475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rxenable\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:BitCounter\/count_4
Path End       : \I2Seight:bI2S:rxenable\/main_4
Capture Clock  : \I2Seight:bI2S:rxenable\/clock_0
Path slack     : 178477p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5513
-------------------------------------   ---- 
End-of-path arrival time (ps)           5513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:BitCounter\/count_4  count7cell    1940   1940  177456  RISE       1
\I2Seight:bI2S:rxenable\/main_4     macrocell97   3573   5513  178477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rxenable\/clock_0                           macrocell97         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:BitCounter\/count_3
Path End       : \I2Ssix:bI2S:rx_state_1\/main_3
Capture Clock  : \I2Ssix:bI2S:rx_state_1\/clock_0
Path slack     : 178478p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5512
-------------------------------------   ---- 
End-of-path arrival time (ps)           5512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:BitCounter\/count_3  count7cell    1940   1940  178478  RISE       1
\I2Ssix:bI2S:rx_state_1\/main_3   macrocell66   3572   5512  178478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_1\/clock_0                           macrocell66         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:BitCounter\/count_4
Path End       : \I2Sfour:bI2S:rxenable\/main_4
Capture Clock  : \I2Sfour:bI2S:rxenable\/clock_0
Path slack     : 178481p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5509
-------------------------------------   ---- 
End-of-path arrival time (ps)           5509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:BitCounter\/count_4  count7cell    1940   1940  178481  RISE       1
\I2Sfour:bI2S:rxenable\/main_4     macrocell60   3569   5509  178481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rxenable\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:BitCounter\/count_0
Path End       : \I2Sone:bI2S:rxenable\/main_8
Capture Clock  : \I2Sone:bI2S:rxenable\/clock_0
Path slack     : 178487p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5503
-------------------------------------   ---- 
End-of-path arrival time (ps)           5503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:BitCounter\/count_0  count7cell    1940   1940  177567  RISE       1
\I2Sone:bI2S:rxenable\/main_8     macrocell42   3563   5503  178487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rxenable\/clock_0                             macrocell42         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:rx_state_0\/q
Path End       : \I2Sone:bI2S:rx_state_0\/main_8
Capture Clock  : \I2Sone:bI2S:rx_state_0\/clock_0
Path slack     : 178498p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5492
-------------------------------------   ---- 
End-of-path arrival time (ps)           5492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_0\/clock_0                           macrocell40         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:rx_state_0\/q       macrocell40   1250   1250  176547  RISE       1
\I2Sone:bI2S:rx_state_0\/main_8  macrocell40   4242   5492  178498  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_0\/clock_0                           macrocell40         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:BitCounter\/count_6
Path End       : \I2Seight:bI2S:rx_state_0\/main_0
Capture Clock  : \I2Seight:bI2S:rx_state_0\/clock_0
Path slack     : 178506p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5484
-------------------------------------   ---- 
End-of-path arrival time (ps)           5484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:BitCounter\/count_6  count7cell    1940   1940  177527  RISE       1
\I2Seight:bI2S:rx_state_0\/main_0   macrocell94   3544   5484  178506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_0\/clock_0                         macrocell94         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:BitCounter\/count_3
Path End       : \I2Sthree:bI2S:rx_state_0\/main_3
Capture Clock  : \I2Sthree:bI2S:rx_state_0\/clock_0
Path slack     : 178506p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5484
-------------------------------------   ---- 
End-of-path arrival time (ps)           5484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:BitCounter\/count_3  count7cell    1940   1940  178506  RISE       1
\I2Sthree:bI2S:rx_state_0\/main_3   macrocell21   3544   5484  178506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_0\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rx_state_0\/q
Path End       : \I2Sseven:bI2S:rx_state_0\/main_8
Capture Clock  : \I2Sseven:bI2S:rx_state_0\/clock_0
Path slack     : 178510p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5480
-------------------------------------   ---- 
End-of-path arrival time (ps)           5480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_0\/clock_0                         macrocell85         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rx_state_0\/q       macrocell85   1250   1250  175337  RISE       1
\I2Sseven:bI2S:rx_state_0\/main_8  macrocell85   4230   5480  178510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_0\/clock_0                         macrocell85         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rx_f0_load\/q
Path End       : \I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\/f0_load
Capture Clock  : \I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 178517p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3130
------------------------------------------------   ------ 
End-of-path required time (ps)                     184370

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5853
-------------------------------------   ---- 
End-of-path arrival time (ps)           5853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_f0_load\/clock_0                           macrocell46         0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rx_f0_load\/q              macrocell46     1250   1250  172945  RISE       1
\I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\/f0_load  datapathcell4   4603   5853  178517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\/clock                       datapathcell4       0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:BitCounter\/count_3
Path End       : \I2Sthree:bI2S:rx_state_1\/main_3
Capture Clock  : \I2Sthree:bI2S:rx_state_1\/clock_0
Path slack     : 178519p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5471
-------------------------------------   ---- 
End-of-path arrival time (ps)           5471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:BitCounter\/count_3  count7cell    1940   1940  178506  RISE       1
\I2Sthree:bI2S:rx_state_1\/main_3   macrocell20   3531   5471  178519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_1\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:BitCounter\/count_5
Path End       : \I2Sone:bI2S:rx_state_1\/main_1
Capture Clock  : \I2Sone:bI2S:rx_state_1\/clock_0
Path slack     : 178567p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5423
-------------------------------------   ---- 
End-of-path arrival time (ps)           5423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:BitCounter\/count_5  count7cell    1940   1940  178567  RISE       1
\I2Sone:bI2S:rx_state_1\/main_1   macrocell39   3483   5423  178567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_1\/clock_0                           macrocell39         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:BitCounter\/count_3
Path End       : \I2Sfive:bI2S:rx_state_0\/main_3
Capture Clock  : \I2Sfive:bI2S:rx_state_0\/clock_0
Path slack     : 178588p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5402
-------------------------------------   ---- 
End-of-path arrival time (ps)           5402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:BitCounter\/count_3  count7cell    1940   1940  178588  RISE       1
\I2Sfive:bI2S:rx_state_0\/main_3   macrocell76   3462   5402  178588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_0\/clock_0                          macrocell76         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rx_overflow_sticky\/q
Path End       : \I2Sseven:bI2S:rxenable\/main_9
Capture Clock  : \I2Sseven:bI2S:rxenable\/clock_0
Path slack     : 178601p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5389
-------------------------------------   ---- 
End-of-path arrival time (ps)           5389
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_overflow_sticky\/clock_0                 macrocell86         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rx_overflow_sticky\/q  macrocell86   1250   1250  178601  RISE       1
\I2Sseven:bI2S:rxenable\/main_9       macrocell87   4139   5389  178601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rxenable\/clock_0                           macrocell87         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:BitCounter\/count_3
Path End       : \I2Sfive:bI2S:rx_state_1\/main_3
Capture Clock  : \I2Sfive:bI2S:rx_state_1\/clock_0
Path slack     : 178604p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5386
-------------------------------------   ---- 
End-of-path arrival time (ps)           5386
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:BitCounter\/count_3  count7cell    1940   1940  178588  RISE       1
\I2Sfive:bI2S:rx_state_1\/main_3   macrocell75   3446   5386  178604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_1\/clock_0                          macrocell75         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:BitCounter\/count_4
Path End       : \I2Ssix:bI2S:rx_state_1\/main_2
Capture Clock  : \I2Ssix:bI2S:rx_state_1\/clock_0
Path slack     : 178615p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5375
-------------------------------------   ---- 
End-of-path arrival time (ps)           5375
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:BitCounter\/count_4  count7cell    1940   1940  178615  RISE       1
\I2Ssix:bI2S:rx_state_1\/main_2   macrocell66   3435   5375  178615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_1\/clock_0                           macrocell66         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:BitCounter\/count_3
Path End       : \I2Stwo:bI2S:rx_state_1\/main_3
Capture Clock  : \I2Stwo:bI2S:rx_state_1\/clock_0
Path slack     : 178621p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5369
-------------------------------------   ---- 
End-of-path arrival time (ps)           5369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:BitCounter\/count_3  count7cell    1940   1940  178621  RISE       1
\I2Stwo:bI2S:rx_state_1\/main_3   macrocell48   3429   5369  178621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_1\/clock_0                           macrocell48         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:BitCounter\/count_4
Path End       : \I2Ssix:bI2S:rx_state_0\/main_2
Capture Clock  : \I2Ssix:bI2S:rx_state_0\/clock_0
Path slack     : 178628p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5362
-------------------------------------   ---- 
End-of-path arrival time (ps)           5362
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:BitCounter\/count_4  count7cell    1940   1940  178615  RISE       1
\I2Ssix:bI2S:rx_state_0\/main_2   macrocell67   3422   5362  178628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_0\/clock_0                           macrocell67         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rxenable\/q
Path End       : \I2Sseven:bI2S:rx_state_0\/main_9
Capture Clock  : \I2Sseven:bI2S:rx_state_0\/clock_0
Path slack     : 178631p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5359
-------------------------------------   ---- 
End-of-path arrival time (ps)           5359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rxenable\/clock_0                           macrocell87         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rxenable\/q         macrocell87   1250   1250  178081  RISE       1
\I2Sseven:bI2S:rx_state_0\/main_9  macrocell85   4109   5359  178631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_0\/clock_0                         macrocell85         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:BitCounter\/count_1
Path End       : \I2Sfour:bI2S:rxenable\/main_7
Capture Clock  : \I2Sfour:bI2S:rxenable\/clock_0
Path slack     : 178632p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5358
-------------------------------------   ---- 
End-of-path arrival time (ps)           5358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:BitCounter\/count_1  count7cell    1940   1940  178632  RISE       1
\I2Sfour:bI2S:rxenable\/main_7     macrocell60   3418   5358  178632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rxenable\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:BitCounter\/count_0
Path End       : \I2Sfive:bI2S:rxenable\/main_8
Capture Clock  : \I2Sfive:bI2S:rxenable\/clock_0
Path slack     : 178633p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5357
-------------------------------------   ---- 
End-of-path arrival time (ps)           5357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:BitCounter\/count_0  count7cell    1940   1940  175844  RISE       1
\I2Sfive:bI2S:rxenable\/main_8     macrocell78   3417   5357  178633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rxenable\/clock_0                            macrocell78         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:BitCounter\/count_5
Path End       : \I2Sfour:bI2S:rxenable\/main_3
Capture Clock  : \I2Sfour:bI2S:rxenable\/clock_0
Path slack     : 178634p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5356
-------------------------------------   ---- 
End-of-path arrival time (ps)           5356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:BitCounter\/count_5  count7cell    1940   1940  178634  RISE       1
\I2Sfour:bI2S:rxenable\/main_3     macrocell60   3416   5356  178634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rxenable\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:BitCounter\/count_3
Path End       : \I2Ssix:bI2S:rx_state_0\/main_3
Capture Clock  : \I2Ssix:bI2S:rx_state_0\/clock_0
Path slack     : 178636p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5354
-------------------------------------   ---- 
End-of-path arrival time (ps)           5354
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:BitCounter\/count_3  count7cell    1940   1940  178478  RISE       1
\I2Ssix:bI2S:rx_state_0\/main_3   macrocell67   3414   5354  178636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_0\/clock_0                           macrocell67         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rx_state_1\/q
Path End       : \I2Sthree:bI2S:rx_state_0\/main_7
Capture Clock  : \I2Sthree:bI2S:rx_state_0\/clock_0
Path slack     : 178696p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5294
-------------------------------------   ---- 
End-of-path arrival time (ps)           5294
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_1\/clock_0                         macrocell20         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rx_state_1\/q       macrocell20   1250   1250  175506  RISE       1
\I2Sthree:bI2S:rx_state_0\/main_7  macrocell21   4044   5294  178696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_0\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:BitCounter\/count_1
Path End       : \I2Sfive:bI2S:rx_state_0\/main_5
Capture Clock  : \I2Sfive:bI2S:rx_state_0\/clock_0
Path slack     : 178745p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5245
-------------------------------------   ---- 
End-of-path arrival time (ps)           5245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:BitCounter\/count_1  count7cell    1940   1940  178745  RISE       1
\I2Sfive:bI2S:rx_state_0\/main_5   macrocell76   3305   5245  178745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_0\/clock_0                          macrocell76         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:BitCounter\/count_2
Path End       : \I2Sfive:bI2S:rx_state_0\/main_4
Capture Clock  : \I2Sfive:bI2S:rx_state_0\/clock_0
Path slack     : 178747p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5243
-------------------------------------   ---- 
End-of-path arrival time (ps)           5243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:BitCounter\/count_2  count7cell    1940   1940  178747  RISE       1
\I2Sfive:bI2S:rx_state_0\/main_4   macrocell76   3303   5243  178747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_0\/clock_0                          macrocell76         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:BitCounter\/count_6
Path End       : Net_697/main_1
Capture Clock  : Net_697/clock_0
Path slack     : 178750p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5240
-------------------------------------   ---- 
End-of-path arrival time (ps)           5240
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:BitCounter\/count_6  count7cell    1940   1940  178750  RISE       1
Net_697/main_1                     macrocell72   3300   5240  178750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_697/clock_0                                            macrocell72         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:BitCounter\/count_6
Path End       : \I2Sfive:bI2S:rx_state_0\/main_0
Capture Clock  : \I2Sfive:bI2S:rx_state_0\/clock_0
Path slack     : 178750p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5240
-------------------------------------   ---- 
End-of-path arrival time (ps)           5240
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:BitCounter\/count_6  count7cell    1940   1940  178750  RISE       1
\I2Sfive:bI2S:rx_state_0\/main_0   macrocell76   3300   5240  178750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_0\/clock_0                          macrocell76         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:BitCounter\/count_3
Path End       : \I2Sseven:bI2S:rxenable\/main_5
Capture Clock  : \I2Sseven:bI2S:rxenable\/clock_0
Path slack     : 178758p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5232
-------------------------------------   ---- 
End-of-path arrival time (ps)           5232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:BitCounter\/count_3  count7cell    1940   1940  177346  RISE       1
\I2Sseven:bI2S:rxenable\/main_5     macrocell87   3292   5232  178758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rxenable\/clock_0                           macrocell87         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:BitCounter\/count_1
Path End       : \I2Sfive:bI2S:rx_state_1\/main_5
Capture Clock  : \I2Sfive:bI2S:rx_state_1\/clock_0
Path slack     : 178760p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5230
-------------------------------------   ---- 
End-of-path arrival time (ps)           5230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:BitCounter\/count_1  count7cell    1940   1940  178745  RISE       1
\I2Sfive:bI2S:rx_state_1\/main_5   macrocell75   3290   5230  178760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_1\/clock_0                          macrocell75         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:BitCounter\/count_2
Path End       : \I2Sfive:bI2S:rx_state_1\/main_4
Capture Clock  : \I2Sfive:bI2S:rx_state_1\/clock_0
Path slack     : 178763p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5227
-------------------------------------   ---- 
End-of-path arrival time (ps)           5227
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:BitCounter\/count_2  count7cell    1940   1940  178747  RISE       1
\I2Sfive:bI2S:rx_state_1\/main_4   macrocell75   3287   5227  178763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_1\/clock_0                          macrocell75         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:CtlReg\/control_2
Path End       : \I2Sseven:bI2S:reset\/main_0
Capture Clock  : \I2Sseven:bI2S:reset\/clock_0
Path slack     : 178766p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5224
-------------------------------------   ---- 
End-of-path arrival time (ps)           5224
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:CtlReg\/clock                               controlcell7        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:CtlReg\/control_2  controlcell7   1210   1210  177272  RISE       1
\I2Sseven:bI2S:reset\/main_0      macrocell80    4014   5224  178766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:reset\/clock_0                              macrocell80         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:BitCounter\/count_6
Path End       : \I2Sfive:bI2S:rx_state_1\/main_0
Capture Clock  : \I2Sfive:bI2S:rx_state_1\/clock_0
Path slack     : 178767p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5223
-------------------------------------   ---- 
End-of-path arrival time (ps)           5223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:BitCounter\/count_6  count7cell    1940   1940  178750  RISE       1
\I2Sfive:bI2S:rx_state_1\/main_0   macrocell75   3283   5223  178767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_1\/clock_0                          macrocell75         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:rx_data_in_0\/q
Path End       : \I2Seight:bI2S:Rx:CH[0]:dpRx:u0\/route_si
Capture Clock  : \I2Seight:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 178781p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3500
------------------------------------------------   ------ 
End-of-path required time (ps)                     184000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5219
-------------------------------------   ---- 
End-of-path arrival time (ps)           5219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_data_in_0\/clock_0                       macrocell98         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Seight:bI2S:rx_data_in_0\/q             macrocell98     1250   1250  178781  RISE       1
\I2Seight:bI2S:Rx:CH[0]:dpRx:u0\/route_si  datapathcell9   3969   5219  178781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:Rx:CH[0]:dpRx:u0\/clock                     datapathcell9       0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:rx_state_2\/q
Path End       : \I2Sfour:bI2S:rx_f0_load\/main_0
Capture Clock  : \I2Sfour:bI2S:rx_f0_load\/clock_0
Path slack     : 178783p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5207
-------------------------------------   ---- 
End-of-path arrival time (ps)           5207
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_2\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:rx_state_2\/q       macrocell56   1250   1250  177055  RISE       1
\I2Sfour:bI2S:rx_f0_load\/main_0  macrocell55   3957   5207  178783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_f0_load\/clock_0                          macrocell55         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:rx_state_2\/q
Path End       : \I2Sfour:bI2S:rx_state_2\/main_0
Capture Clock  : \I2Sfour:bI2S:rx_state_2\/clock_0
Path slack     : 178783p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5207
-------------------------------------   ---- 
End-of-path arrival time (ps)           5207
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_2\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:rx_state_2\/q       macrocell56   1250   1250  177055  RISE       1
\I2Sfour:bI2S:rx_state_2\/main_0  macrocell56   3957   5207  178783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_2\/clock_0                          macrocell56         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:rx_state_2\/q
Path End       : \I2Sfour:bI2S:rx_state_1\/main_6
Capture Clock  : \I2Sfour:bI2S:rx_state_1\/clock_0
Path slack     : 178783p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5207
-------------------------------------   ---- 
End-of-path arrival time (ps)           5207
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_2\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:rx_state_2\/q       macrocell56   1250   1250  177055  RISE       1
\I2Sfour:bI2S:rx_state_1\/main_6  macrocell57   3957   5207  178783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_1\/clock_0                          macrocell57         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:rx_state_2\/q
Path End       : \I2Ssix:bI2S:rx_state_0\/main_6
Capture Clock  : \I2Ssix:bI2S:rx_state_0\/clock_0
Path slack     : 178821p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5169
-------------------------------------   ---- 
End-of-path arrival time (ps)           5169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_2\/clock_0                           macrocell65         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:rx_state_2\/q       macrocell65   1250   1250  176730  RISE       1
\I2Ssix:bI2S:rx_state_0\/main_6  macrocell67   3919   5169  178821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_0\/clock_0                           macrocell67         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:BitCounter\/count_3
Path End       : \I2Seight:bI2S:rxenable\/main_5
Capture Clock  : \I2Seight:bI2S:rxenable\/clock_0
Path slack     : 178917p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5073
-------------------------------------   ---- 
End-of-path arrival time (ps)           5073
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:BitCounter\/count_3  count7cell    1940   1940  178917  RISE       1
\I2Seight:bI2S:rxenable\/main_5     macrocell97   3133   5073  178917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rxenable\/clock_0                           macrocell97         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:BitCounter\/count_3
Path End       : \I2Seight:bI2S:rx_state_0\/main_3
Capture Clock  : \I2Seight:bI2S:rx_state_0\/clock_0
Path slack     : 178924p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5066
-------------------------------------   ---- 
End-of-path arrival time (ps)           5066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:BitCounter\/count_3  count7cell    1940   1940  178917  RISE       1
\I2Seight:bI2S:rx_state_0\/main_3   macrocell94   3126   5066  178924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_0\/clock_0                         macrocell94         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:BitCounter\/count_4
Path End       : \I2Sseven:bI2S:rx_state_1\/main_2
Capture Clock  : \I2Sseven:bI2S:rx_state_1\/clock_0
Path slack     : 178926p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5064
-------------------------------------   ---- 
End-of-path arrival time (ps)           5064
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:BitCounter\/count_4  count7cell    1940   1940  178926  RISE       1
\I2Sseven:bI2S:rx_state_1\/main_2   macrocell84   3124   5064  178926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_1\/clock_0                         macrocell84         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:BitCounter\/count_2
Path End       : \I2Sseven:bI2S:rxenable\/main_6
Capture Clock  : \I2Sseven:bI2S:rxenable\/clock_0
Path slack     : 178930p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5060
-------------------------------------   ---- 
End-of-path arrival time (ps)           5060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:BitCounter\/count_2  count7cell    1940   1940  178930  RISE       1
\I2Sseven:bI2S:rxenable\/main_6     macrocell87   3120   5060  178930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rxenable\/clock_0                           macrocell87         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:BitCounter\/count_1
Path End       : \I2Sseven:bI2S:rxenable\/main_7
Capture Clock  : \I2Sseven:bI2S:rxenable\/clock_0
Path slack     : 178932p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5058
-------------------------------------   ---- 
End-of-path arrival time (ps)           5058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:BitCounter\/count_1  count7cell    1940   1940  178932  RISE       1
\I2Sseven:bI2S:rxenable\/main_7     macrocell87   3118   5058  178932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rxenable\/clock_0                           macrocell87         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:BitCounter\/count_1
Path End       : \I2Seight:bI2S:rx_state_1\/main_5
Capture Clock  : \I2Seight:bI2S:rx_state_1\/clock_0
Path slack     : 178933p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5057
-------------------------------------   ---- 
End-of-path arrival time (ps)           5057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:BitCounter\/count_1  count7cell    1940   1940  178933  RISE       1
\I2Seight:bI2S:rx_state_1\/main_5   macrocell93   3117   5057  178933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_1\/clock_0                         macrocell93         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:BitCounter\/count_4
Path End       : \I2Sseven:bI2S:rx_state_0\/main_2
Capture Clock  : \I2Sseven:bI2S:rx_state_0\/clock_0
Path slack     : 178942p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5048
-------------------------------------   ---- 
End-of-path arrival time (ps)           5048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:BitCounter\/count_4  count7cell    1940   1940  178926  RISE       1
\I2Sseven:bI2S:rx_state_0\/main_2   macrocell85   3108   5048  178942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_0\/clock_0                         macrocell85         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:BitCounter\/count_6
Path End       : \I2Sseven:bI2S:rxenable\/main_2
Capture Clock  : \I2Sseven:bI2S:rxenable\/clock_0
Path slack     : 178943p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5047
-------------------------------------   ---- 
End-of-path arrival time (ps)           5047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:BitCounter\/count_6  count7cell    1940   1940  178943  RISE       1
\I2Sseven:bI2S:rxenable\/main_2     macrocell87   3107   5047  178943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rxenable\/clock_0                           macrocell87         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:BitCounter\/count_2
Path End       : \I2Sseven:bI2S:rx_state_0\/main_4
Capture Clock  : \I2Sseven:bI2S:rx_state_0\/clock_0
Path slack     : 178943p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5047
-------------------------------------   ---- 
End-of-path arrival time (ps)           5047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:BitCounter\/count_2  count7cell    1940   1940  178930  RISE       1
\I2Sseven:bI2S:rx_state_0\/main_4   macrocell85   3107   5047  178943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_0\/clock_0                         macrocell85         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:BitCounter\/count_1
Path End       : \I2Seight:bI2S:rxenable\/main_7
Capture Clock  : \I2Seight:bI2S:rxenable\/clock_0
Path slack     : 178944p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5046
-------------------------------------   ---- 
End-of-path arrival time (ps)           5046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:BitCounter\/count_1  count7cell    1940   1940  178933  RISE       1
\I2Seight:bI2S:rxenable\/main_7     macrocell97   3106   5046  178944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rxenable\/clock_0                           macrocell97         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:BitCounter\/count_1
Path End       : \I2Sseven:bI2S:rx_state_0\/main_5
Capture Clock  : \I2Sseven:bI2S:rx_state_0\/clock_0
Path slack     : 178944p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5046
-------------------------------------   ---- 
End-of-path arrival time (ps)           5046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:BitCounter\/count_1  count7cell    1940   1940  178932  RISE       1
\I2Sseven:bI2S:rx_state_0\/main_5   macrocell85   3106   5046  178944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_0\/clock_0                         macrocell85         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:CtlReg\/control_2
Path End       : \I2Ssix:bI2S:rxenable\/main_0
Capture Clock  : \I2Ssix:bI2S:rxenable\/clock_0
Path slack     : 178946p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5044
-------------------------------------   ---- 
End-of-path arrival time (ps)           5044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:CtlReg\/clock                                 controlcell5        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:CtlReg\/control_2  controlcell5   1210   1210  177166  RISE       1
\I2Ssix:bI2S:rxenable\/main_0   macrocell69    3834   5044  178946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rxenable\/clock_0                             macrocell69         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:BitCounter\/count_6
Path End       : \I2Sseven:bI2S:rx_state_1\/main_0
Capture Clock  : \I2Sseven:bI2S:rx_state_1\/clock_0
Path slack     : 178947p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5043
-------------------------------------   ---- 
End-of-path arrival time (ps)           5043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:BitCounter\/count_6  count7cell    1940   1940  178943  RISE       1
\I2Sseven:bI2S:rx_state_1\/main_0   macrocell84   3103   5043  178947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_1\/clock_0                         macrocell84         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rx_overflow_sticky\/q
Path End       : \I2Sfive:bI2S:rx_overflow_sticky\/main_2
Capture Clock  : \I2Sfive:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 178973p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5017
-------------------------------------   ---- 
End-of-path arrival time (ps)           5017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_overflow_sticky\/clock_0                  macrocell77         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rx_overflow_sticky\/q       macrocell77   1250   1250  173343  RISE       1
\I2Sfive:bI2S:rx_overflow_sticky\/main_2  macrocell77   3767   5017  178973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_overflow_sticky\/clock_0                  macrocell77         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:BitCounter\/count_5
Path End       : \I2Stwo:bI2S:rx_state_0\/main_1
Capture Clock  : \I2Stwo:bI2S:rx_state_0\/clock_0
Path slack     : 179037p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4953
-------------------------------------   ---- 
End-of-path arrival time (ps)           4953
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:BitCounter\/count_5  count7cell    1940   1940  178298  RISE       1
\I2Stwo:bI2S:rx_state_0\/main_1   macrocell49   3013   4953  179037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_0\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:BitCounter\/count_1
Path End       : \I2Stwo:bI2S:rxenable\/main_7
Capture Clock  : \I2Stwo:bI2S:rxenable\/clock_0
Path slack     : 179044p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4946
-------------------------------------   ---- 
End-of-path arrival time (ps)           4946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:BitCounter\/count_1  count7cell    1940   1940  178306  RISE       1
\I2Stwo:bI2S:rxenable\/main_7     macrocell51   3006   4946  179044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rxenable\/clock_0                             macrocell51         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:BitCounter\/count_5
Path End       : \I2Stwo:bI2S:rxenable\/main_3
Capture Clock  : \I2Stwo:bI2S:rxenable\/clock_0
Path slack     : 179046p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4944
-------------------------------------   ---- 
End-of-path arrival time (ps)           4944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:BitCounter\/count_5  count7cell    1940   1940  178298  RISE       1
\I2Stwo:bI2S:rxenable\/main_3     macrocell51   3004   4944  179046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rxenable\/clock_0                             macrocell51         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:BitCounter\/count_3
Path End       : \I2Seight:bI2S:rx_state_1\/main_3
Capture Clock  : \I2Seight:bI2S:rx_state_1\/clock_0
Path slack     : 179053p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4937
-------------------------------------   ---- 
End-of-path arrival time (ps)           4937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:BitCounter\/count_3  count7cell    1940   1940  178917  RISE       1
\I2Seight:bI2S:rx_state_1\/main_3   macrocell93   2997   4937  179053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_1\/clock_0                         macrocell93         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:BitCounter\/count_1
Path End       : \I2Stwo:bI2S:rx_state_0\/main_5
Capture Clock  : \I2Stwo:bI2S:rx_state_0\/clock_0
Path slack     : 179065p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4925
-------------------------------------   ---- 
End-of-path arrival time (ps)           4925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:BitCounter\/count_1  count7cell    1940   1940  178306  RISE       1
\I2Stwo:bI2S:rx_state_0\/main_5   macrocell49   2985   4925  179065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_0\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:BitCounter\/count_4
Path End       : \I2Sseven:bI2S:rxenable\/main_4
Capture Clock  : \I2Sseven:bI2S:rxenable\/clock_0
Path slack     : 179072p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4918
-------------------------------------   ---- 
End-of-path arrival time (ps)           4918
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:BitCounter\/count_4  count7cell    1940   1940  178926  RISE       1
\I2Sseven:bI2S:rxenable\/main_4     macrocell87   2978   4918  179072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rxenable\/clock_0                           macrocell87         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rx_state_0\/q
Path End       : \I2Sseven:bI2S:rx_f0_load\/main_2
Capture Clock  : \I2Sseven:bI2S:rx_f0_load\/clock_0
Path slack     : 179076p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4914
-------------------------------------   ---- 
End-of-path arrival time (ps)           4914
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_0\/clock_0                         macrocell85         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rx_state_0\/q       macrocell85   1250   1250  175337  RISE       1
\I2Sseven:bI2S:rx_f0_load\/main_2  macrocell82   3664   4914  179076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_f0_load\/clock_0                         macrocell82         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rx_state_0\/q
Path End       : \I2Sseven:bI2S:rx_state_2\/main_2
Capture Clock  : \I2Sseven:bI2S:rx_state_2\/clock_0
Path slack     : 179076p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4914
-------------------------------------   ---- 
End-of-path arrival time (ps)           4914
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_0\/clock_0                         macrocell85         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rx_state_0\/q       macrocell85   1250   1250  175337  RISE       1
\I2Sseven:bI2S:rx_state_2\/main_2  macrocell83   3664   4914  179076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_2\/clock_0                         macrocell83         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rx_state_0\/q
Path End       : \I2Sseven:bI2S:rx_state_1\/main_8
Capture Clock  : \I2Sseven:bI2S:rx_state_1\/clock_0
Path slack     : 179076p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4914
-------------------------------------   ---- 
End-of-path arrival time (ps)           4914
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_0\/clock_0                         macrocell85         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rx_state_0\/q       macrocell85   1250   1250  175337  RISE       1
\I2Sseven:bI2S:rx_state_1\/main_8  macrocell84   3664   4914  179076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_1\/clock_0                         macrocell84         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:rx_f0_load\/q
Path End       : \I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/f0_load
Capture Clock  : \I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 179091p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3130
------------------------------------------------   ------ 
End-of-path required time (ps)                     184370

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5279
-------------------------------------   ---- 
End-of-path arrival time (ps)           5279
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_f0_load\/clock_0                          macrocell55         0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:rx_f0_load\/q              macrocell55     1250   1250  172140  RISE       1
\I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/f0_load  datapathcell5   4029   5279  179091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/clock                      datapathcell5       0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:BitCounter\/count_1
Path End       : \I2Sseven:bI2S:rx_state_1\/main_5
Capture Clock  : \I2Sseven:bI2S:rx_state_1\/clock_0
Path slack     : 179092p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4898
-------------------------------------   ---- 
End-of-path arrival time (ps)           4898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:BitCounter\/count_1  count7cell    1940   1940  178932  RISE       1
\I2Sseven:bI2S:rx_state_1\/main_5   macrocell84   2958   4898  179092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_1\/clock_0                         macrocell84         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:BitCounter\/count_6
Path End       : Net_711/main_1
Capture Clock  : Net_711/clock_0
Path slack     : 179095p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4895
-------------------------------------   ---- 
End-of-path arrival time (ps)           4895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:BitCounter\/count_6  count7cell    1940   1940  178943  RISE       1
Net_711/main_1                      macrocell81   2955   4895  179095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_711/clock_0                                            macrocell81         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:BitCounter\/count_6
Path End       : \I2Sseven:bI2S:rx_state_0\/main_0
Capture Clock  : \I2Sseven:bI2S:rx_state_0\/clock_0
Path slack     : 179095p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4895
-------------------------------------   ---- 
End-of-path arrival time (ps)           4895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:BitCounter\/count_6  count7cell    1940   1940  178943  RISE       1
\I2Sseven:bI2S:rx_state_0\/main_0   macrocell85   2955   4895  179095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_0\/clock_0                         macrocell85         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:BitCounter\/count_2
Path End       : \I2Sseven:bI2S:rx_state_1\/main_4
Capture Clock  : \I2Sseven:bI2S:rx_state_1\/clock_0
Path slack     : 179095p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4895
-------------------------------------   ---- 
End-of-path arrival time (ps)           4895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:BitCounter\/count_2  count7cell    1940   1940  178930  RISE       1
\I2Sseven:bI2S:rx_state_1\/main_4   macrocell84   2955   4895  179095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_1\/clock_0                         macrocell84         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:BitCounter\/count_5
Path End       : \I2Seight:bI2S:rx_state_1\/main_1
Capture Clock  : \I2Seight:bI2S:rx_state_1\/clock_0
Path slack     : 179097p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4893
-------------------------------------   ---- 
End-of-path arrival time (ps)           4893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:BitCounter\/count_5  count7cell    1940   1940  179097  RISE       1
\I2Seight:bI2S:rx_state_1\/main_1   macrocell93   2953   4893  179097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_1\/clock_0                         macrocell93         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:BitCounter\/count_1
Path End       : \I2Seight:bI2S:rx_state_0\/main_5
Capture Clock  : \I2Seight:bI2S:rx_state_0\/clock_0
Path slack     : 179102p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4888
-------------------------------------   ---- 
End-of-path arrival time (ps)           4888
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:BitCounter\/count_1  count7cell    1940   1940  178933  RISE       1
\I2Seight:bI2S:rx_state_0\/main_5   macrocell94   2948   4888  179102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_0\/clock_0                         macrocell94         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:BitCounter\/count_5
Path End       : \I2Seight:bI2S:rx_state_0\/main_1
Capture Clock  : \I2Seight:bI2S:rx_state_0\/clock_0
Path slack     : 179106p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4884
-------------------------------------   ---- 
End-of-path arrival time (ps)           4884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:BitCounter\/count_5  count7cell    1940   1940  179097  RISE       1
\I2Seight:bI2S:rx_state_0\/main_1   macrocell94   2944   4884  179106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_0\/clock_0                         macrocell94         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:BitCounter\/count_5
Path End       : \I2Seight:bI2S:rxenable\/main_3
Capture Clock  : \I2Seight:bI2S:rxenable\/clock_0
Path slack     : 179110p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4880
-------------------------------------   ---- 
End-of-path arrival time (ps)           4880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:BitCounter\/count_5  count7cell    1940   1940  179097  RISE       1
\I2Seight:bI2S:rxenable\/main_3     macrocell97   2940   4880  179110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rxenable\/clock_0                           macrocell97         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:BitCounter\/count_5
Path End       : \I2Sseven:bI2S:rxenable\/main_3
Capture Clock  : \I2Sseven:bI2S:rxenable\/clock_0
Path slack     : 179116p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4874
-------------------------------------   ---- 
End-of-path arrival time (ps)           4874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:BitCounter\/count_5  count7cell    1940   1940  179116  RISE       1
\I2Sseven:bI2S:rxenable\/main_3     macrocell87   2934   4874  179116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rxenable\/clock_0                           macrocell87         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:BitCounter\/count_5
Path End       : \I2Sseven:bI2S:rx_state_1\/main_1
Capture Clock  : \I2Sseven:bI2S:rx_state_1\/clock_0
Path slack     : 179119p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4871
-------------------------------------   ---- 
End-of-path arrival time (ps)           4871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:BitCounter\/count_5  count7cell    1940   1940  179116  RISE       1
\I2Sseven:bI2S:rx_state_1\/main_1   macrocell84   2931   4871  179119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_1\/clock_0                         macrocell84         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:BitCounter\/count_5
Path End       : \I2Sseven:bI2S:rx_state_0\/main_1
Capture Clock  : \I2Sseven:bI2S:rx_state_0\/clock_0
Path slack     : 179135p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4855
-------------------------------------   ---- 
End-of-path arrival time (ps)           4855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:BitCounter\/count_5  count7cell    1940   1940  179116  RISE       1
\I2Sseven:bI2S:rx_state_0\/main_1   macrocell85   2915   4855  179135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_0\/clock_0                         macrocell85         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:CtlReg\/control_2
Path End       : \I2Stwo:bI2S:reset\/main_0
Capture Clock  : \I2Stwo:bI2S:reset\/clock_0
Path slack     : 179154p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4836
-------------------------------------   ---- 
End-of-path arrival time (ps)           4836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:CtlReg\/clock                                 controlcell3        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:CtlReg\/control_2  controlcell3   1210   1210  177332  RISE       1
\I2Stwo:bI2S:reset\/main_0      macrocell44    3626   4836  179154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:reset\/clock_0                                macrocell44         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:rxenable\/q
Path End       : \I2Sone:bI2S:rx_state_2\/main_3
Capture Clock  : \I2Sone:bI2S:rx_state_2\/clock_0
Path slack     : 179185p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4805
-------------------------------------   ---- 
End-of-path arrival time (ps)           4805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rxenable\/clock_0                             macrocell42         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:rxenable\/q         macrocell42   1250   1250  179185  RISE       1
\I2Sone:bI2S:rx_state_2\/main_3  macrocell38   3555   4805  179185  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_2\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:rxenable\/q
Path End       : \I2Sone:bI2S:rx_state_1\/main_9
Capture Clock  : \I2Sone:bI2S:rx_state_1\/clock_0
Path slack     : 179185p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4805
-------------------------------------   ---- 
End-of-path arrival time (ps)           4805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rxenable\/clock_0                             macrocell42         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:rxenable\/q         macrocell42   1250   1250  179185  RISE       1
\I2Sone:bI2S:rx_state_1\/main_9  macrocell39   3555   4805  179185  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_1\/clock_0                           macrocell39         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:CtlReg\/control_2
Path End       : \I2Stwo:bI2S:rxenable\/main_0
Capture Clock  : \I2Stwo:bI2S:rxenable\/clock_0
Path slack     : 179194p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4796
-------------------------------------   ---- 
End-of-path arrival time (ps)           4796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:CtlReg\/clock                                 controlcell3        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:CtlReg\/control_2  controlcell3   1210   1210  177332  RISE       1
\I2Stwo:bI2S:rxenable\/main_0   macrocell51    3586   4796  179194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rxenable\/clock_0                             macrocell51         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:BitCounter\/count_3
Path End       : \I2Stwo:bI2S:rx_state_0\/main_3
Capture Clock  : \I2Stwo:bI2S:rx_state_0\/clock_0
Path slack     : 179198p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4792
-------------------------------------   ---- 
End-of-path arrival time (ps)           4792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:BitCounter\/count_3  count7cell    1940   1940  178621  RISE       1
\I2Stwo:bI2S:rx_state_0\/main_3   macrocell49   2852   4792  179198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_0\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:BitCounter\/count_3
Path End       : \I2Stwo:bI2S:rxenable\/main_5
Capture Clock  : \I2Stwo:bI2S:rxenable\/clock_0
Path slack     : 179212p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4778
-------------------------------------   ---- 
End-of-path arrival time (ps)           4778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:BitCounter\/count_3  count7cell    1940   1940  178621  RISE       1
\I2Stwo:bI2S:rxenable\/main_5     macrocell51   2838   4778  179212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rxenable\/clock_0                             macrocell51         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:BitCounter\/count_3
Path End       : \I2Sone:bI2S:rxenable\/main_5
Capture Clock  : \I2Sone:bI2S:rxenable\/clock_0
Path slack     : 179223p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4767
-------------------------------------   ---- 
End-of-path arrival time (ps)           4767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:BitCounter\/count_3  count7cell    1940   1940  178372  RISE       1
\I2Sone:bI2S:rxenable\/main_5     macrocell42   2827   4767  179223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rxenable\/clock_0                             macrocell42         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:BitCounter\/count_4
Path End       : \I2Sone:bI2S:rxenable\/main_4
Capture Clock  : \I2Sone:bI2S:rxenable\/clock_0
Path slack     : 179234p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4756
-------------------------------------   ---- 
End-of-path arrival time (ps)           4756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:BitCounter\/count_4  count7cell    1940   1940  178369  RISE       1
\I2Sone:bI2S:rxenable\/main_4     macrocell42   2816   4756  179234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rxenable\/clock_0                             macrocell42         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:BitCounter\/count_3
Path End       : \I2Sone:bI2S:rx_state_0\/main_3
Capture Clock  : \I2Sone:bI2S:rx_state_0\/clock_0
Path slack     : 179244p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4746
-------------------------------------   ---- 
End-of-path arrival time (ps)           4746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:BitCounter\/count_3  count7cell    1940   1940  178372  RISE       1
\I2Sone:bI2S:rx_state_0\/main_3   macrocell40   2806   4746  179244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_0\/clock_0                           macrocell40         0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:rx_data_in_0\/q
Path End       : \I2Ssix:bI2S:rx_data_in_0\/main_1
Capture Clock  : \I2Ssix:bI2S:rx_data_in_0\/clock_0
Path slack     : 179244p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4746
-------------------------------------   ---- 
End-of-path arrival time (ps)           4746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_data_in_0\/clock_0                         macrocell70         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:rx_data_in_0\/q       macrocell70   1250   1250  176365  RISE       1
\I2Ssix:bI2S:rx_data_in_0\/main_1  macrocell70   3496   4746  179244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_data_in_0\/clock_0                         macrocell70         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:BitCounter\/count_2
Path End       : \I2Sone:bI2S:rxenable\/main_6
Capture Clock  : \I2Sone:bI2S:rxenable\/clock_0
Path slack     : 179246p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4744
-------------------------------------   ---- 
End-of-path arrival time (ps)           4744
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:BitCounter\/count_2  count7cell    1940   1940  178386  RISE       1
\I2Sone:bI2S:rxenable\/main_6     macrocell42   2804   4744  179246  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rxenable\/clock_0                             macrocell42         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:BitCounter\/count_4
Path End       : \I2Sone:bI2S:rx_state_0\/main_2
Capture Clock  : \I2Sone:bI2S:rx_state_0\/clock_0
Path slack     : 179247p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4743
-------------------------------------   ---- 
End-of-path arrival time (ps)           4743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:BitCounter\/count_4  count7cell    1940   1940  178369  RISE       1
\I2Sone:bI2S:rx_state_0\/main_2   macrocell40   2803   4743  179247  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_0\/clock_0                           macrocell40         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:CtlReg\/control_2
Path End       : \I2Seight:bI2S:rxenable\/main_0
Capture Clock  : \I2Seight:bI2S:rxenable\/clock_0
Path slack     : 179251p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4739
-------------------------------------   ---- 
End-of-path arrival time (ps)           4739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:CtlReg\/clock                               controlcell8        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\I2Seight:bI2S:CtlReg\/control_2  controlcell8   1210   1210  177757  RISE       1
\I2Seight:bI2S:rxenable\/main_0   macrocell97    3529   4739  179251  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rxenable\/clock_0                           macrocell97         0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:BitCounter\/count_2
Path End       : \I2Sone:bI2S:rx_state_0\/main_4
Capture Clock  : \I2Sone:bI2S:rx_state_0\/clock_0
Path slack     : 179267p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4723
-------------------------------------   ---- 
End-of-path arrival time (ps)           4723
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:BitCounter\/count_2  count7cell    1940   1940  178386  RISE       1
\I2Sone:bI2S:rx_state_0\/main_4   macrocell40   2783   4723  179267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_0\/clock_0                           macrocell40         0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rx_f0_load\/q
Path End       : \I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/f0_load
Capture Clock  : \I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 179294p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3130
------------------------------------------------   ------ 
End-of-path required time (ps)                     184370

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5076
-------------------------------------   ---- 
End-of-path arrival time (ps)           5076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_f0_load\/clock_0                          macrocell73         0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rx_f0_load\/q              macrocell73     1250   1250  168494  RISE       1
\I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/f0_load  datapathcell7   3826   5076  179294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/clock                      datapathcell7       0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rxenable\/q
Path End       : \I2Stwo:bI2S:rx_state_2\/main_3
Capture Clock  : \I2Stwo:bI2S:rx_state_2\/clock_0
Path slack     : 179296p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4694
-------------------------------------   ---- 
End-of-path arrival time (ps)           4694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rxenable\/clock_0                             macrocell51         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rxenable\/q         macrocell51   1250   1250  179296  RISE       1
\I2Stwo:bI2S:rx_state_2\/main_3  macrocell47   3444   4694  179296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_2\/clock_0                           macrocell47         0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rxenable\/q
Path End       : \I2Stwo:bI2S:rx_state_1\/main_9
Capture Clock  : \I2Stwo:bI2S:rx_state_1\/clock_0
Path slack     : 179296p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4694
-------------------------------------   ---- 
End-of-path arrival time (ps)           4694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rxenable\/clock_0                             macrocell51         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rxenable\/q         macrocell51   1250   1250  179296  RISE       1
\I2Stwo:bI2S:rx_state_1\/main_9  macrocell48   3444   4694  179296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_1\/clock_0                           macrocell48         0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rx_data_in_0\/q
Path End       : \I2Sfive:bI2S:rx_data_in_0\/main_1
Capture Clock  : \I2Sfive:bI2S:rx_data_in_0\/clock_0
Path slack     : 179310p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4680
-------------------------------------   ---- 
End-of-path arrival time (ps)           4680
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_data_in_0\/clock_0                        macrocell79         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rx_data_in_0\/q       macrocell79   1250   1250  175904  RISE       1
\I2Sfive:bI2S:rx_data_in_0\/main_1  macrocell79   3430   4680  179310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_data_in_0\/clock_0                        macrocell79         0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:BitCounter\/count_2
Path End       : \I2Sfour:bI2S:rx_state_1\/main_4
Capture Clock  : \I2Sfour:bI2S:rx_state_1\/clock_0
Path slack     : 179317p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4673
-------------------------------------   ---- 
End-of-path arrival time (ps)           4673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:BitCounter\/count_2  count7cell    1940   1940  178470  RISE       1
\I2Sfour:bI2S:rx_state_1\/main_4   macrocell57   2733   4673  179317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_1\/clock_0                          macrocell57         0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:BitCounter\/count_2
Path End       : \I2Stwo:bI2S:rx_state_0\/main_4
Capture Clock  : \I2Stwo:bI2S:rx_state_0\/clock_0
Path slack     : 179317p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4673
-------------------------------------   ---- 
End-of-path arrival time (ps)           4673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:BitCounter\/count_2  count7cell    1940   1940  178461  RISE       1
\I2Stwo:bI2S:rx_state_0\/main_4   macrocell49   2733   4673  179317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_0\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:BitCounter\/count_6
Path End       : \I2Sfour:bI2S:rx_state_1\/main_0
Capture Clock  : \I2Sfour:bI2S:rx_state_1\/clock_0
Path slack     : 179321p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4669
-------------------------------------   ---- 
End-of-path arrival time (ps)           4669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:BitCounter\/count_6  count7cell    1940   1940  175889  RISE       1
\I2Sfour:bI2S:rx_state_1\/main_0   macrocell57   2729   4669  179321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_1\/clock_0                          macrocell57         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rx_f0_load\/q
Path End       : \I2Sthree:bI2S:rx_overflow_sticky\/main_1
Capture Clock  : \I2Sthree:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 179323p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4667
-------------------------------------   ---- 
End-of-path arrival time (ps)           4667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_f0_load\/clock_0                         macrocell18         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rx_f0_load\/q               macrocell18   1250   1250  176675  RISE       1
\I2Sthree:bI2S:rx_overflow_sticky\/main_1  macrocell22   3417   4667  179323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_overflow_sticky\/clock_0                 macrocell22         0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:rx_overflow_sticky\/q
Path End       : \I2Seight:bI2S:rxenable\/main_9
Capture Clock  : \I2Seight:bI2S:rxenable\/clock_0
Path slack     : 179323p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4667
-------------------------------------   ---- 
End-of-path arrival time (ps)           4667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_overflow_sticky\/clock_0                 macrocell96         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:rx_overflow_sticky\/q  macrocell96   1250   1250  179323  RISE       1
\I2Seight:bI2S:rxenable\/main_9       macrocell97   3417   4667  179323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rxenable\/clock_0                           macrocell97         0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:BitCounter\/count_6
Path End       : Net_74/main_1
Capture Clock  : Net_74/clock_0
Path slack     : 179324p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4666
-------------------------------------   ---- 
End-of-path arrival time (ps)           4666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:BitCounter\/count_6  count7cell    1940   1940  178466  RISE       1
Net_74/main_1                     macrocell45   2726   4666  179324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_74/clock_0                                             macrocell45         0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:BitCounter\/count_6
Path End       : \I2Stwo:bI2S:rx_state_0\/main_0
Capture Clock  : \I2Stwo:bI2S:rx_state_0\/clock_0
Path slack     : 179324p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4666
-------------------------------------   ---- 
End-of-path arrival time (ps)           4666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:BitCounter\/count_6  count7cell    1940   1940  178466  RISE       1
\I2Stwo:bI2S:rx_state_0\/main_0   macrocell49   2726   4666  179324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_0\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:BitCounter\/count_0
Path End       : \I2Stwo:bI2S:rxenable\/main_8
Capture Clock  : \I2Stwo:bI2S:rxenable\/clock_0
Path slack     : 179325p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4665
-------------------------------------   ---- 
End-of-path arrival time (ps)           4665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:BitCounter\/count_0  count7cell    1940   1940  179325  RISE       1
\I2Stwo:bI2S:rxenable\/main_8     macrocell51   2725   4665  179325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rxenable\/clock_0                             macrocell51         0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:BitCounter\/count_4
Path End       : \I2Stwo:bI2S:rx_state_0\/main_2
Capture Clock  : \I2Stwo:bI2S:rx_state_0\/clock_0
Path slack     : 179326p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4664
-------------------------------------   ---- 
End-of-path arrival time (ps)           4664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:BitCounter\/count_4  count7cell    1940   1940  178463  RISE       1
\I2Stwo:bI2S:rx_state_0\/main_2   macrocell49   2724   4664  179326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_0\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:CtlReg\/control_2
Path End       : \I2Sseven:bI2S:rxenable\/main_0
Capture Clock  : \I2Sseven:bI2S:rxenable\/clock_0
Path slack     : 179326p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4664
-------------------------------------   ---- 
End-of-path arrival time (ps)           4664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:CtlReg\/clock                               controlcell7        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:CtlReg\/control_2  controlcell7   1210   1210  177272  RISE       1
\I2Sseven:bI2S:rxenable\/main_0   macrocell87    3454   4664  179326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rxenable\/clock_0                           macrocell87         0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:BitCounter\/count_0
Path End       : \I2Stwo:bI2S:rx_data_in_0\/main_1
Capture Clock  : \I2Stwo:bI2S:rx_data_in_0\/clock_0
Path slack     : 179327p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4663
-------------------------------------   ---- 
End-of-path arrival time (ps)           4663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:BitCounter\/count_0   count7cell    1940   1940  179325  RISE       1
\I2Stwo:bI2S:rx_data_in_0\/main_1  macrocell52   2723   4663  179327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_data_in_0\/clock_0                         macrocell52         0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:rx_data_in_0\/q
Path End       : \I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/route_si
Capture Clock  : \I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 179331p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3500
------------------------------------------------   ------ 
End-of-path required time (ps)                     184000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4669
-------------------------------------   ---- 
End-of-path arrival time (ps)           4669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_data_in_0\/clock_0                         macrocell43         0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sone:bI2S:rx_data_in_0\/q             macrocell43     1250   1250  179331  RISE       1
\I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/route_si  datapathcell3   3419   4669  179331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/clock                       datapathcell3       0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:rxenable\/q
Path End       : \I2Ssix:bI2S:rx_state_2\/main_3
Capture Clock  : \I2Ssix:bI2S:rx_state_2\/clock_0
Path slack     : 179332p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4658
-------------------------------------   ---- 
End-of-path arrival time (ps)           4658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rxenable\/clock_0                             macrocell69         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:rxenable\/q         macrocell69   1250   1250  179332  RISE       1
\I2Ssix:bI2S:rx_state_2\/main_3  macrocell65   3408   4658  179332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_2\/clock_0                           macrocell65         0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:rxenable\/q
Path End       : \I2Ssix:bI2S:rx_state_1\/main_9
Capture Clock  : \I2Ssix:bI2S:rx_state_1\/clock_0
Path slack     : 179332p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4658
-------------------------------------   ---- 
End-of-path arrival time (ps)           4658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rxenable\/clock_0                             macrocell69         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:rxenable\/q         macrocell69   1250   1250  179332  RISE       1
\I2Ssix:bI2S:rx_state_1\/main_9  macrocell66   3408   4658  179332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_1\/clock_0                           macrocell66         0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:BitCounter\/count_4
Path End       : \I2Sfour:bI2S:rx_state_0\/main_2
Capture Clock  : \I2Sfour:bI2S:rx_state_0\/clock_0
Path slack     : 179335p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4655
-------------------------------------   ---- 
End-of-path arrival time (ps)           4655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:BitCounter\/count_4  count7cell    1940   1940  178481  RISE       1
\I2Sfour:bI2S:rx_state_0\/main_2   macrocell58   2715   4655  179335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_0\/clock_0                          macrocell58         0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:rx_f0_load\/q
Path End       : \I2Seight:bI2S:rx_overflow_sticky\/main_1
Capture Clock  : \I2Seight:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 179335p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4655
-------------------------------------   ---- 
End-of-path arrival time (ps)           4655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_f0_load\/clock_0                         macrocell91         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:rx_f0_load\/q               macrocell91   1250   1250  173194  RISE       1
\I2Seight:bI2S:rx_overflow_sticky\/main_1  macrocell96   3405   4655  179335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_overflow_sticky\/clock_0                 macrocell96         0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rx_data_in_0\/q
Path End       : \I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/route_si
Capture Clock  : \I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 179338p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3500
------------------------------------------------   ------ 
End-of-path required time (ps)                     184000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4662
-------------------------------------   ---- 
End-of-path arrival time (ps)           4662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_data_in_0\/clock_0                       macrocell24         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rx_data_in_0\/q             macrocell24     1250   1250  179338  RISE       1
\I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/route_si  datapathcell1   3412   4662  179338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/clock                     datapathcell1       0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:BitCounter\/count_6
Path End       : \I2Sfour:bI2S:rx_state_0\/main_0
Capture Clock  : \I2Sfour:bI2S:rx_state_0\/clock_0
Path slack     : 179342p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4648
-------------------------------------   ---- 
End-of-path arrival time (ps)           4648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:BitCounter\/count_6  count7cell    1940   1940  175889  RISE       1
\I2Sfour:bI2S:rx_state_0\/main_0   macrocell58   2708   4648  179342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_0\/clock_0                          macrocell58         0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:rxenable\/q
Path End       : \I2Ssix:bI2S:rx_state_0\/main_9
Capture Clock  : \I2Ssix:bI2S:rx_state_0\/clock_0
Path slack     : 179342p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4648
-------------------------------------   ---- 
End-of-path arrival time (ps)           4648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rxenable\/clock_0                             macrocell69         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:rxenable\/q         macrocell69   1250   1250  179332  RISE       1
\I2Ssix:bI2S:rx_state_0\/main_9  macrocell67   3398   4648  179342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_0\/clock_0                           macrocell67         0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:BitCounter\/count_6
Path End       : \I2Stwo:bI2S:rxenable\/main_2
Capture Clock  : \I2Stwo:bI2S:rxenable\/clock_0
Path slack     : 179343p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4647
-------------------------------------   ---- 
End-of-path arrival time (ps)           4647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:BitCounter\/count_6  count7cell    1940   1940  178466  RISE       1
\I2Stwo:bI2S:rxenable\/main_2     macrocell51   2707   4647  179343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rxenable\/clock_0                             macrocell51         0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:BitCounter\/count_2
Path End       : \I2Sfour:bI2S:rx_state_0\/main_4
Capture Clock  : \I2Sfour:bI2S:rx_state_0\/clock_0
Path slack     : 179343p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4647
-------------------------------------   ---- 
End-of-path arrival time (ps)           4647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:BitCounter\/count_2  count7cell    1940   1940  178470  RISE       1
\I2Sfour:bI2S:rx_state_0\/main_4   macrocell58   2707   4647  179343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_0\/clock_0                          macrocell58         0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:BitCounter\/count_4
Path End       : \I2Sfour:bI2S:rx_state_1\/main_2
Capture Clock  : \I2Sfour:bI2S:rx_state_1\/clock_0
Path slack     : 179345p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4645
-------------------------------------   ---- 
End-of-path arrival time (ps)           4645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:BitCounter\/count_4  count7cell    1940   1940  178481  RISE       1
\I2Sfour:bI2S:rx_state_1\/main_2   macrocell57   2705   4645  179345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_1\/clock_0                          macrocell57         0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:BitCounter\/count_3
Path End       : \I2Sfour:bI2S:rx_state_0\/main_3
Capture Clock  : \I2Sfour:bI2S:rx_state_0\/clock_0
Path slack     : 179347p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4643
-------------------------------------   ---- 
End-of-path arrival time (ps)           4643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:BitCounter\/count_3  count7cell    1940   1940  178475  RISE       1
\I2Sfour:bI2S:rx_state_0\/main_3   macrocell58   2703   4643  179347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_0\/clock_0                          macrocell58         0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:BitCounter\/count_2
Path End       : \I2Stwo:bI2S:rxenable\/main_6
Capture Clock  : \I2Stwo:bI2S:rxenable\/clock_0
Path slack     : 179349p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4641
-------------------------------------   ---- 
End-of-path arrival time (ps)           4641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:BitCounter\/count_2  count7cell    1940   1940  178461  RISE       1
\I2Stwo:bI2S:rxenable\/main_6     macrocell51   2701   4641  179349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rxenable\/clock_0                             macrocell51         0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:BitCounter\/count_3
Path End       : \I2Sfour:bI2S:rx_state_1\/main_3
Capture Clock  : \I2Sfour:bI2S:rx_state_1\/clock_0
Path slack     : 179352p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4638
-------------------------------------   ---- 
End-of-path arrival time (ps)           4638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:BitCounter\/count_3  count7cell    1940   1940  178475  RISE       1
\I2Sfour:bI2S:rx_state_1\/main_3   macrocell57   2698   4638  179352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_1\/clock_0                          macrocell57         0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:BitCounter\/count_4
Path End       : \I2Stwo:bI2S:rxenable\/main_4
Capture Clock  : \I2Stwo:bI2S:rxenable\/clock_0
Path slack     : 179354p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4636
-------------------------------------   ---- 
End-of-path arrival time (ps)           4636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:BitCounter\/count_4  count7cell    1940   1940  178463  RISE       1
\I2Stwo:bI2S:rxenable\/main_4     macrocell51   2696   4636  179354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rxenable\/clock_0                             macrocell51         0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rxenable\/q
Path End       : \I2Sthree:bI2S:rx_state_0\/main_9
Capture Clock  : \I2Sthree:bI2S:rx_state_0\/clock_0
Path slack     : 179355p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4635
-------------------------------------   ---- 
End-of-path arrival time (ps)           4635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rxenable\/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rxenable\/q         macrocell23   1250   1250  179355  RISE       1
\I2Sthree:bI2S:rx_state_0\/main_9  macrocell21   3385   4635  179355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_0\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rxenable\/q
Path End       : \I2Sthree:bI2S:rx_state_2\/main_3
Capture Clock  : \I2Sthree:bI2S:rx_state_2\/clock_0
Path slack     : 179372p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4618
-------------------------------------   ---- 
End-of-path arrival time (ps)           4618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rxenable\/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rxenable\/q         macrocell23   1250   1250  179355  RISE       1
\I2Sthree:bI2S:rx_state_2\/main_3  macrocell19   3368   4618  179372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_2\/clock_0                         macrocell19         0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rxenable\/q
Path End       : \I2Sthree:bI2S:rx_state_1\/main_9
Capture Clock  : \I2Sthree:bI2S:rx_state_1\/clock_0
Path slack     : 179372p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4618
-------------------------------------   ---- 
End-of-path arrival time (ps)           4618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rxenable\/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rxenable\/q         macrocell23   1250   1250  179355  RISE       1
\I2Sthree:bI2S:rx_state_1\/main_9  macrocell20   3368   4618  179372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_1\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:CtlReg\/control_1
Path End       : \I2Seight:bI2S:rx_overflow_sticky\/main_0
Capture Clock  : \I2Seight:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 179375p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4615
-------------------------------------   ---- 
End-of-path arrival time (ps)           4615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:CtlReg\/clock                               controlcell8        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\I2Seight:bI2S:CtlReg\/control_1           controlcell8   1210   1210  179375  RISE       1
\I2Seight:bI2S:rx_overflow_sticky\/main_0  macrocell96    3405   4615  179375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_overflow_sticky\/clock_0                 macrocell96         0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:rxenable\/q
Path End       : \I2Sfour:bI2S:rx_state_2\/main_3
Capture Clock  : \I2Sfour:bI2S:rx_state_2\/clock_0
Path slack     : 179382p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4608
-------------------------------------   ---- 
End-of-path arrival time (ps)           4608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rxenable\/clock_0                            macrocell60         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:rxenable\/q         macrocell60   1250   1250  179382  RISE       1
\I2Sfour:bI2S:rx_state_2\/main_3  macrocell56   3358   4608  179382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_2\/clock_0                          macrocell56         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:rxenable\/q
Path End       : \I2Sfour:bI2S:rx_state_1\/main_9
Capture Clock  : \I2Sfour:bI2S:rx_state_1\/clock_0
Path slack     : 179382p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4608
-------------------------------------   ---- 
End-of-path arrival time (ps)           4608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rxenable\/clock_0                            macrocell60         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:rxenable\/q         macrocell60   1250   1250  179382  RISE       1
\I2Sfour:bI2S:rx_state_1\/main_9  macrocell57   3358   4608  179382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_1\/clock_0                          macrocell57         0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:BitCounter\/count_5
Path End       : \I2Ssix:bI2S:rxenable\/main_3
Capture Clock  : \I2Ssix:bI2S:rxenable\/clock_0
Path slack     : 179382p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4608
-------------------------------------   ---- 
End-of-path arrival time (ps)           4608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:BitCounter\/count_5  count7cell    1940   1940  177145  RISE       1
\I2Ssix:bI2S:rxenable\/main_3     macrocell69   2668   4608  179382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rxenable\/clock_0                             macrocell69         0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:rxenable\/q
Path End       : \I2Sfour:bI2S:rx_state_0\/main_9
Capture Clock  : \I2Sfour:bI2S:rx_state_0\/clock_0
Path slack     : 179389p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4601
-------------------------------------   ---- 
End-of-path arrival time (ps)           4601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rxenable\/clock_0                            macrocell60         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:rxenable\/q         macrocell60   1250   1250  179382  RISE       1
\I2Sfour:bI2S:rx_state_0\/main_9  macrocell58   3351   4601  179389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_0\/clock_0                          macrocell58         0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:BitCounter\/count_5
Path End       : \I2Sthree:bI2S:rxenable\/main_3
Capture Clock  : \I2Sthree:bI2S:rxenable\/clock_0
Path slack     : 179402p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4588
-------------------------------------   ---- 
End-of-path arrival time (ps)           4588
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:BitCounter\/count_5  count7cell    1940   1940  175660  RISE       1
\I2Sthree:bI2S:rxenable\/main_3     macrocell23   2648   4588  179402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rxenable\/clock_0                           macrocell23         0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:BitCounter\/count_3
Path End       : \I2Ssix:bI2S:rxenable\/main_5
Capture Clock  : \I2Ssix:bI2S:rxenable\/clock_0
Path slack     : 179408p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4582
-------------------------------------   ---- 
End-of-path arrival time (ps)           4582
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:BitCounter\/count_3  count7cell    1940   1940  178478  RISE       1
\I2Ssix:bI2S:rxenable\/main_5     macrocell69   2642   4582  179408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rxenable\/clock_0                             macrocell69         0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:BitCounter\/count_6
Path End       : \I2Sthree:bI2S:rxenable\/main_2
Capture Clock  : \I2Sthree:bI2S:rxenable\/clock_0
Path slack     : 179411p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4579
-------------------------------------   ---- 
End-of-path arrival time (ps)           4579
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:BitCounter\/count_6  count7cell    1940   1940  177193  RISE       1
\I2Sthree:bI2S:rxenable\/main_2     macrocell23   2639   4579  179411  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rxenable\/clock_0                           macrocell23         0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:BitCounter\/count_5
Path End       : \I2Sone:bI2S:rxenable\/main_3
Capture Clock  : \I2Sone:bI2S:rxenable\/clock_0
Path slack     : 179416p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4574
-------------------------------------   ---- 
End-of-path arrival time (ps)           4574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:BitCounter\/count_5  count7cell    1940   1940  178567  RISE       1
\I2Sone:bI2S:rxenable\/main_3     macrocell42   2634   4574  179416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rxenable\/clock_0                             macrocell42         0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:BitCounter\/count_3
Path End       : \I2Sthree:bI2S:rxenable\/main_5
Capture Clock  : \I2Sthree:bI2S:rxenable\/clock_0
Path slack     : 179420p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4570
-------------------------------------   ---- 
End-of-path arrival time (ps)           4570
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:BitCounter\/count_3  count7cell    1940   1940  178506  RISE       1
\I2Sthree:bI2S:rxenable\/main_5     macrocell23   2630   4570  179420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rxenable\/clock_0                           macrocell23         0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:BitCounter\/count_5
Path End       : \I2Sone:bI2S:rx_state_0\/main_1
Capture Clock  : \I2Sone:bI2S:rx_state_0\/clock_0
Path slack     : 179432p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4558
-------------------------------------   ---- 
End-of-path arrival time (ps)           4558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:BitCounter\/count_5  count7cell    1940   1940  178567  RISE       1
\I2Sone:bI2S:rx_state_0\/main_1   macrocell40   2618   4558  179432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_0\/clock_0                           macrocell40         0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rx_data_in_0\/q
Path End       : \I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\/route_si
Capture Clock  : \I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 179439p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3500
------------------------------------------------   ------ 
End-of-path required time (ps)                     184000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4561
-------------------------------------   ---- 
End-of-path arrival time (ps)           4561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_data_in_0\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rx_data_in_0\/q             macrocell52     1250   1250  179439  RISE       1
\I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\/route_si  datapathcell4   3311   4561  179439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\/clock                       datapathcell4       0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rxenable\/q
Path End       : \I2Sseven:bI2S:rxenable\/main_10
Capture Clock  : \I2Sseven:bI2S:rxenable\/clock_0
Path slack     : 179459p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4531
-------------------------------------   ---- 
End-of-path arrival time (ps)           4531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rxenable\/clock_0                           macrocell87         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rxenable\/q        macrocell87   1250   1250  178081  RISE       1
\I2Sseven:bI2S:rxenable\/main_10  macrocell87   3281   4531  179459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rxenable\/clock_0                           macrocell87         0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rx_state_0\/q
Path End       : \I2Sthree:bI2S:rx_state_0\/main_8
Capture Clock  : \I2Sthree:bI2S:rx_state_0\/clock_0
Path slack     : 179463p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4527
-------------------------------------   ---- 
End-of-path arrival time (ps)           4527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_0\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rx_state_0\/q       macrocell21   1250   1250  176946  RISE       1
\I2Sthree:bI2S:rx_state_0\/main_8  macrocell21   3277   4527  179463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_0\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rx_state_0\/q
Path End       : \I2Sthree:bI2S:rx_f0_load\/main_2
Capture Clock  : \I2Sthree:bI2S:rx_f0_load\/clock_0
Path slack     : 179465p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4525
-------------------------------------   ---- 
End-of-path arrival time (ps)           4525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_0\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rx_state_0\/q       macrocell21   1250   1250  176946  RISE       1
\I2Sthree:bI2S:rx_f0_load\/main_2  macrocell18   3275   4525  179465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_f0_load\/clock_0                         macrocell18         0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rx_state_0\/q
Path End       : \I2Sthree:bI2S:rx_state_2\/main_2
Capture Clock  : \I2Sthree:bI2S:rx_state_2\/clock_0
Path slack     : 179465p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4525
-------------------------------------   ---- 
End-of-path arrival time (ps)           4525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_0\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rx_state_0\/q       macrocell21   1250   1250  176946  RISE       1
\I2Sthree:bI2S:rx_state_2\/main_2  macrocell19   3275   4525  179465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_2\/clock_0                         macrocell19         0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rx_state_0\/q
Path End       : \I2Sthree:bI2S:rx_state_1\/main_8
Capture Clock  : \I2Sthree:bI2S:rx_state_1\/clock_0
Path slack     : 179465p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4525
-------------------------------------   ---- 
End-of-path arrival time (ps)           4525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_0\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rx_state_0\/q       macrocell21   1250   1250  176946  RISE       1
\I2Sthree:bI2S:rx_state_1\/main_8  macrocell20   3275   4525  179465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_1\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rx_state_0\/q
Path End       : \I2Sfive:bI2S:rx_f0_load\/main_2
Capture Clock  : \I2Sfive:bI2S:rx_f0_load\/clock_0
Path slack     : 179480p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4510
-------------------------------------   ---- 
End-of-path arrival time (ps)           4510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_0\/clock_0                          macrocell76         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rx_state_0\/q       macrocell76   1250   1250  176147  RISE       1
\I2Sfive:bI2S:rx_f0_load\/main_2  macrocell73   3260   4510  179480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_f0_load\/clock_0                          macrocell73         0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rx_state_0\/q
Path End       : \I2Sfive:bI2S:rx_state_2\/main_2
Capture Clock  : \I2Sfive:bI2S:rx_state_2\/clock_0
Path slack     : 179480p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4510
-------------------------------------   ---- 
End-of-path arrival time (ps)           4510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_0\/clock_0                          macrocell76         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rx_state_0\/q       macrocell76   1250   1250  176147  RISE       1
\I2Sfive:bI2S:rx_state_2\/main_2  macrocell74   3260   4510  179480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_2\/clock_0                          macrocell74         0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rx_state_0\/q
Path End       : \I2Sfive:bI2S:rx_state_1\/main_8
Capture Clock  : \I2Sfive:bI2S:rx_state_1\/clock_0
Path slack     : 179480p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4510
-------------------------------------   ---- 
End-of-path arrival time (ps)           4510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_0\/clock_0                          macrocell76         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rx_state_0\/q       macrocell76   1250   1250  176147  RISE       1
\I2Sfive:bI2S:rx_state_1\/main_8  macrocell75   3260   4510  179480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_1\/clock_0                          macrocell75         0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:BitCounter\/count_5
Path End       : \I2Sfour:bI2S:rx_state_1\/main_1
Capture Clock  : \I2Sfour:bI2S:rx_state_1\/clock_0
Path slack     : 179483p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4507
-------------------------------------   ---- 
End-of-path arrival time (ps)           4507
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:BitCounter\/count_5  count7cell    1940   1940  178634  RISE       1
\I2Sfour:bI2S:rx_state_1\/main_1   macrocell57   2567   4507  179483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_1\/clock_0                          macrocell57         0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:BitCounter\/count_4
Path End       : \I2Sfive:bI2S:rxenable\/main_4
Capture Clock  : \I2Sfive:bI2S:rxenable\/clock_0
Path slack     : 179485p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4505
-------------------------------------   ---- 
End-of-path arrival time (ps)           4505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:BitCounter\/count_4  count7cell    1940   1940  177276  RISE       1
\I2Sfive:bI2S:rxenable\/main_4     macrocell78   2565   4505  179485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rxenable\/clock_0                            macrocell78         0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:BitCounter\/count_1
Path End       : \I2Sfour:bI2S:rx_state_1\/main_5
Capture Clock  : \I2Sfour:bI2S:rx_state_1\/clock_0
Path slack     : 179486p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4504
-------------------------------------   ---- 
End-of-path arrival time (ps)           4504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:BitCounter\/count_1  count7cell    1940   1940  178632  RISE       1
\I2Sfour:bI2S:rx_state_1\/main_5   macrocell57   2564   4504  179486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_1\/clock_0                          macrocell57         0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:BitCounter\/count_5
Path End       : \I2Sfour:bI2S:rx_state_0\/main_1
Capture Clock  : \I2Sfour:bI2S:rx_state_0\/clock_0
Path slack     : 179493p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4497
-------------------------------------   ---- 
End-of-path arrival time (ps)           4497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:BitCounter\/count_5  count7cell    1940   1940  178634  RISE       1
\I2Sfour:bI2S:rx_state_0\/main_1   macrocell58   2557   4497  179493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_0\/clock_0                          macrocell58         0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:rx_overflow_sticky\/q
Path End       : \I2Sfour:bI2S:rxenable\/main_9
Capture Clock  : \I2Sfour:bI2S:rxenable\/clock_0
Path slack     : 179494p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4496
-------------------------------------   ---- 
End-of-path arrival time (ps)           4496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_overflow_sticky\/clock_0                  macrocell59         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:rx_overflow_sticky\/q  macrocell59   1250   1250  179494  RISE       1
\I2Sfour:bI2S:rxenable\/main_9       macrocell60   3246   4496  179494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rxenable\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:BitCounter\/count_1
Path End       : \I2Sfour:bI2S:rx_state_0\/main_5
Capture Clock  : \I2Sfour:bI2S:rx_state_0\/clock_0
Path slack     : 179495p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4495
-------------------------------------   ---- 
End-of-path arrival time (ps)           4495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:BitCounter\/count_1  count7cell    1940   1940  178632  RISE       1
\I2Sfour:bI2S:rx_state_0\/main_5   macrocell58   2555   4495  179495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_0\/clock_0                          macrocell58         0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:BitCounter\/count_3
Path End       : \I2Sfive:bI2S:rxenable\/main_5
Capture Clock  : \I2Sfive:bI2S:rxenable\/clock_0
Path slack     : 179500p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4490
-------------------------------------   ---- 
End-of-path arrival time (ps)           4490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:BitCounter\/count_3  count7cell    1940   1940  178588  RISE       1
\I2Sfive:bI2S:rxenable\/main_5     macrocell78   2550   4490  179500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rxenable\/clock_0                            macrocell78         0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:rx_f0_load\/q
Path End       : \I2Ssix:bI2S:rx_overflow_sticky\/main_1
Capture Clock  : \I2Ssix:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 179522p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4468
-------------------------------------   ---- 
End-of-path arrival time (ps)           4468
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_f0_load\/clock_0                           macrocell64         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:rx_f0_load\/q               macrocell64   1250   1250  173382  RISE       1
\I2Ssix:bI2S:rx_overflow_sticky\/main_1  macrocell68   3218   4468  179522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_overflow_sticky\/clock_0                   macrocell68         0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:CtlReg\/control_1
Path End       : \I2Sfour:bI2S:rxenable\/main_1
Capture Clock  : \I2Sfour:bI2S:rxenable\/clock_0
Path slack     : 179541p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4449
-------------------------------------   ---- 
End-of-path arrival time (ps)           4449
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:CtlReg\/clock                                controlcell4        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:CtlReg\/control_1  controlcell4   1210   1210  179541  RISE       1
\I2Sfour:bI2S:rxenable\/main_1   macrocell60    3239   4449  179541  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rxenable\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:CtlReg\/control_2
Path End       : \I2Sthree:bI2S:reset\/main_0
Capture Clock  : \I2Sthree:bI2S:reset\/clock_0
Path slack     : 179550p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4440
-------------------------------------   ---- 
End-of-path arrival time (ps)           4440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:CtlReg\/clock                               controlcell1        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:CtlReg\/control_2  controlcell1   1210   1210  177248  RISE       1
\I2Sthree:bI2S:reset\/main_0      macrocell16    3230   4440  179550  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:reset\/clock_0                              macrocell16         0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:CtlReg\/control_2
Path End       : \I2Sfour:bI2S:reset\/main_0
Capture Clock  : \I2Sfour:bI2S:reset\/clock_0
Path slack     : 179556p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4434
-------------------------------------   ---- 
End-of-path arrival time (ps)           4434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:CtlReg\/clock                                controlcell4        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:CtlReg\/control_2  controlcell4   1210   1210  176028  RISE       1
\I2Sfour:bI2S:reset\/main_0      macrocell53    3224   4434  179556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:reset\/clock_0                               macrocell53         0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:rx_data_in_0\/q
Path End       : \I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/route_si
Capture Clock  : \I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 179571p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3500
------------------------------------------------   ------ 
End-of-path required time (ps)                     184000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4429
-------------------------------------   ---- 
End-of-path arrival time (ps)           4429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_data_in_0\/clock_0                        macrocell61         0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:rx_data_in_0\/q             macrocell61     1250   1250  179571  RISE       1
\I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/route_si  datapathcell5   3179   4429  179571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/clock                      datapathcell5       0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:rx_f0_load\/q
Path End       : \I2Sone:bI2S:rx_overflow_sticky\/main_1
Capture Clock  : \I2Sone:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 179642p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4348
-------------------------------------   ---- 
End-of-path arrival time (ps)           4348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_f0_load\/clock_0                           macrocell37         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:rx_f0_load\/q               macrocell37   1250   1250  176976  RISE       1
\I2Sone:bI2S:rx_overflow_sticky\/main_1  macrocell41   3098   4348  179642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_overflow_sticky\/clock_0                   macrocell41         0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:rx_state_0\/q
Path End       : \I2Seight:bI2S:rx_state_0\/main_8
Capture Clock  : \I2Seight:bI2S:rx_state_0\/clock_0
Path slack     : 179654p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4336
-------------------------------------   ---- 
End-of-path arrival time (ps)           4336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_0\/clock_0                         macrocell94         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:rx_state_0\/q       macrocell94   1250   1250  177308  RISE       1
\I2Seight:bI2S:rx_state_0\/main_8  macrocell94   3086   4336  179654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_0\/clock_0                         macrocell94         0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:rx_state_0\/q
Path End       : \I2Seight:bI2S:rx_f0_load\/main_2
Capture Clock  : \I2Seight:bI2S:rx_f0_load\/clock_0
Path slack     : 179656p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4334
-------------------------------------   ---- 
End-of-path arrival time (ps)           4334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_0\/clock_0                         macrocell94         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:rx_state_0\/q       macrocell94   1250   1250  177308  RISE       1
\I2Seight:bI2S:rx_f0_load\/main_2  macrocell91   3084   4334  179656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_f0_load\/clock_0                         macrocell91         0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:rx_state_0\/q
Path End       : \I2Seight:bI2S:rx_state_2\/main_2
Capture Clock  : \I2Seight:bI2S:rx_state_2\/clock_0
Path slack     : 179656p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4334
-------------------------------------   ---- 
End-of-path arrival time (ps)           4334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_0\/clock_0                         macrocell94         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:rx_state_0\/q       macrocell94   1250   1250  177308  RISE       1
\I2Seight:bI2S:rx_state_2\/main_2  macrocell92   3084   4334  179656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_2\/clock_0                         macrocell92         0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:rx_state_0\/q
Path End       : \I2Seight:bI2S:rx_state_1\/main_8
Capture Clock  : \I2Seight:bI2S:rx_state_1\/clock_0
Path slack     : 179656p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4334
-------------------------------------   ---- 
End-of-path arrival time (ps)           4334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_0\/clock_0                         macrocell94         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:rx_state_0\/q       macrocell94   1250   1250  177308  RISE       1
\I2Seight:bI2S:rx_state_1\/main_8  macrocell93   3084   4334  179656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_1\/clock_0                         macrocell93         0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:rx_state_0\/q
Path End       : \I2Ssix:bI2S:rx_f0_load\/main_2
Capture Clock  : \I2Ssix:bI2S:rx_f0_load\/clock_0
Path slack     : 179661p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4329
-------------------------------------   ---- 
End-of-path arrival time (ps)           4329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_0\/clock_0                           macrocell67         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:rx_state_0\/q       macrocell67   1250   1250  177291  RISE       1
\I2Ssix:bI2S:rx_f0_load\/main_2  macrocell64   3079   4329  179661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_f0_load\/clock_0                           macrocell64         0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:rx_state_0\/q
Path End       : \I2Ssix:bI2S:rx_state_2\/main_2
Capture Clock  : \I2Ssix:bI2S:rx_state_2\/clock_0
Path slack     : 179661p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4329
-------------------------------------   ---- 
End-of-path arrival time (ps)           4329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_0\/clock_0                           macrocell67         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:rx_state_0\/q       macrocell67   1250   1250  177291  RISE       1
\I2Ssix:bI2S:rx_state_2\/main_2  macrocell65   3079   4329  179661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_2\/clock_0                           macrocell65         0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:rx_state_0\/q
Path End       : \I2Ssix:bI2S:rx_state_1\/main_8
Capture Clock  : \I2Ssix:bI2S:rx_state_1\/clock_0
Path slack     : 179661p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4329
-------------------------------------   ---- 
End-of-path arrival time (ps)           4329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_0\/clock_0                           macrocell67         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:rx_state_0\/q       macrocell67   1250   1250  177291  RISE       1
\I2Ssix:bI2S:rx_state_1\/main_8  macrocell66   3079   4329  179661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_1\/clock_0                           macrocell66         0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:rx_state_0\/q
Path End       : \I2Ssix:bI2S:rx_state_0\/main_8
Capture Clock  : \I2Ssix:bI2S:rx_state_0\/clock_0
Path slack     : 179661p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4329
-------------------------------------   ---- 
End-of-path arrival time (ps)           4329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_0\/clock_0                           macrocell67         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:rx_state_0\/q       macrocell67   1250   1250  177291  RISE       1
\I2Ssix:bI2S:rx_state_0\/main_8  macrocell67   3079   4329  179661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_0\/clock_0                           macrocell67         0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:rx_state_1\/q
Path End       : \I2Seight:bI2S:rx_f0_load\/main_1
Capture Clock  : \I2Seight:bI2S:rx_f0_load\/clock_0
Path slack     : 179682p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4308
-------------------------------------   ---- 
End-of-path arrival time (ps)           4308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_1\/clock_0                         macrocell93         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:rx_state_1\/q       macrocell93   1250   1250  177174  RISE       1
\I2Seight:bI2S:rx_f0_load\/main_1  macrocell91   3058   4308  179682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_f0_load\/clock_0                         macrocell91         0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:rx_state_1\/q
Path End       : \I2Seight:bI2S:rx_state_2\/main_1
Capture Clock  : \I2Seight:bI2S:rx_state_2\/clock_0
Path slack     : 179682p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4308
-------------------------------------   ---- 
End-of-path arrival time (ps)           4308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_1\/clock_0                         macrocell93         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:rx_state_1\/q       macrocell93   1250   1250  177174  RISE       1
\I2Seight:bI2S:rx_state_2\/main_1  macrocell92   3058   4308  179682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_2\/clock_0                         macrocell92         0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:rx_state_1\/q
Path End       : \I2Seight:bI2S:rx_state_1\/main_7
Capture Clock  : \I2Seight:bI2S:rx_state_1\/clock_0
Path slack     : 179682p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4308
-------------------------------------   ---- 
End-of-path arrival time (ps)           4308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_1\/clock_0                         macrocell93         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:rx_state_1\/q       macrocell93   1250   1250  177174  RISE       1
\I2Seight:bI2S:rx_state_1\/main_7  macrocell93   3058   4308  179682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_1\/clock_0                         macrocell93         0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:rxenable\/q
Path End       : \I2Seight:bI2S:rx_state_2\/main_3
Capture Clock  : \I2Seight:bI2S:rx_state_2\/clock_0
Path slack     : 179683p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4307
-------------------------------------   ---- 
End-of-path arrival time (ps)           4307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rxenable\/clock_0                           macrocell97         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:rxenable\/q         macrocell97   1250   1250  179683  RISE       1
\I2Seight:bI2S:rx_state_2\/main_3  macrocell92   3057   4307  179683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_2\/clock_0                         macrocell92         0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:rxenable\/q
Path End       : \I2Seight:bI2S:rx_state_1\/main_9
Capture Clock  : \I2Seight:bI2S:rx_state_1\/clock_0
Path slack     : 179683p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4307
-------------------------------------   ---- 
End-of-path arrival time (ps)           4307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rxenable\/clock_0                           macrocell97         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:rxenable\/q         macrocell97   1250   1250  179683  RISE       1
\I2Seight:bI2S:rx_state_1\/main_9  macrocell93   3057   4307  179683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_1\/clock_0                         macrocell93         0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:CtlReg\/control_1
Path End       : \I2Sthree:bI2S:rx_overflow_sticky\/main_0
Capture Clock  : \I2Sthree:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 179683p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4307
-------------------------------------   ---- 
End-of-path arrival time (ps)           4307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:CtlReg\/clock                               controlcell1        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:CtlReg\/control_1           controlcell1   1210   1210  179683  RISE       1
\I2Sthree:bI2S:rx_overflow_sticky\/main_0  macrocell22    3097   4307  179683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_overflow_sticky\/clock_0                 macrocell22         0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:CtlReg\/control_1
Path End       : \I2Sthree:bI2S:rxenable\/main_1
Capture Clock  : \I2Sthree:bI2S:rxenable\/clock_0
Path slack     : 179684p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4306
-------------------------------------   ---- 
End-of-path arrival time (ps)           4306
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:CtlReg\/clock                               controlcell1        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:CtlReg\/control_1  controlcell1   1210   1210  179683  RISE       1
\I2Sthree:bI2S:rxenable\/main_1   macrocell23    3096   4306  179684  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rxenable\/clock_0                           macrocell23         0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:rxenable\/q
Path End       : \I2Seight:bI2S:rxenable\/main_10
Capture Clock  : \I2Seight:bI2S:rxenable\/clock_0
Path slack     : 179688p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4302
-------------------------------------   ---- 
End-of-path arrival time (ps)           4302
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rxenable\/clock_0                           macrocell97         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:rxenable\/q        macrocell97   1250   1250  179683  RISE       1
\I2Seight:bI2S:rxenable\/main_10  macrocell97   3052   4302  179688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rxenable\/clock_0                           macrocell97         0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:BitCounter\/count_6
Path End       : \I2Ssix:bI2S:rxenable\/main_2
Capture Clock  : \I2Ssix:bI2S:rxenable\/clock_0
Path slack     : 179706p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4284
-------------------------------------   ---- 
End-of-path arrival time (ps)           4284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:BitCounter\/count_6  count7cell    1940   1940  177263  RISE       1
\I2Ssix:bI2S:rxenable\/main_2     macrocell69   2344   4284  179706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rxenable\/clock_0                             macrocell69         0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:BitCounter\/count_4
Path End       : \I2Ssix:bI2S:rxenable\/main_4
Capture Clock  : \I2Ssix:bI2S:rxenable\/clock_0
Path slack     : 179712p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4278
-------------------------------------   ---- 
End-of-path arrival time (ps)           4278
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:BitCounter\/count_4  count7cell    1940   1940  178615  RISE       1
\I2Ssix:bI2S:rxenable\/main_4     macrocell69   2338   4278  179712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rxenable\/clock_0                             macrocell69         0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:BitCounter\/count_2
Path End       : \I2Ssix:bI2S:rxenable\/main_6
Capture Clock  : \I2Ssix:bI2S:rxenable\/clock_0
Path slack     : 179727p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4263
-------------------------------------   ---- 
End-of-path arrival time (ps)           4263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:BitCounter\/count_2  count7cell    1940   1940  177269  RISE       1
\I2Ssix:bI2S:rxenable\/main_6     macrocell69   2323   4263  179727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rxenable\/clock_0                             macrocell69         0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:BitCounter\/count_0
Path End       : \I2Seight:bI2S:rxenable\/main_8
Capture Clock  : \I2Seight:bI2S:rxenable\/clock_0
Path slack     : 179729p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4261
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:BitCounter\/count_0  count7cell    1940   1940  178056  RISE       1
\I2Seight:bI2S:rxenable\/main_8     macrocell97   2321   4261  179729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rxenable\/clock_0                           macrocell97         0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:BitCounter\/count_0
Path End       : \I2Sseven:bI2S:rxenable\/main_8
Capture Clock  : \I2Sseven:bI2S:rxenable\/clock_0
Path slack     : 179729p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4261
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:BitCounter\/count_0  count7cell    1940   1940  178060  RISE       1
\I2Sseven:bI2S:rxenable\/main_8     macrocell87   2321   4261  179729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rxenable\/clock_0                           macrocell87         0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:BitCounter\/count_2
Path End       : \I2Sthree:bI2S:rxenable\/main_6
Capture Clock  : \I2Sthree:bI2S:rxenable\/clock_0
Path slack     : 179741p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4249
-------------------------------------   ---- 
End-of-path arrival time (ps)           4249
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:BitCounter\/count_2  count7cell    1940   1940  177358  RISE       1
\I2Sthree:bI2S:rxenable\/main_6     macrocell23   2309   4249  179741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rxenable\/clock_0                           macrocell23         0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:BitCounter\/count_4
Path End       : \I2Sthree:bI2S:rxenable\/main_4
Capture Clock  : \I2Sthree:bI2S:rxenable\/clock_0
Path slack     : 179743p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4247
-------------------------------------   ---- 
End-of-path arrival time (ps)           4247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:BitCounter\/count_4  count7cell    1940   1940  177372  RISE       1
\I2Sthree:bI2S:rxenable\/main_4     macrocell23   2307   4247  179743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rxenable\/clock_0                           macrocell23         0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:rx_state_0\/q
Path End       : \I2Sfour:bI2S:rx_state_0\/main_8
Capture Clock  : \I2Sfour:bI2S:rx_state_0\/clock_0
Path slack     : 179745p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4245
-------------------------------------   ---- 
End-of-path arrival time (ps)           4245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_0\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:rx_state_0\/q       macrocell58   1250   1250  177239  RISE       1
\I2Sfour:bI2S:rx_state_0\/main_8  macrocell58   2995   4245  179745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_0\/clock_0                          macrocell58         0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:rx_state_1\/q
Path End       : \I2Sfour:bI2S:rx_f0_load\/main_1
Capture Clock  : \I2Sfour:bI2S:rx_f0_load\/clock_0
Path slack     : 179754p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4236
-------------------------------------   ---- 
End-of-path arrival time (ps)           4236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_1\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:rx_state_1\/q       macrocell57   1250   1250  177243  RISE       1
\I2Sfour:bI2S:rx_f0_load\/main_1  macrocell55   2986   4236  179754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_f0_load\/clock_0                          macrocell55         0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:rx_state_1\/q
Path End       : \I2Sfour:bI2S:rx_state_2\/main_1
Capture Clock  : \I2Sfour:bI2S:rx_state_2\/clock_0
Path slack     : 179754p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4236
-------------------------------------   ---- 
End-of-path arrival time (ps)           4236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_1\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:rx_state_1\/q       macrocell57   1250   1250  177243  RISE       1
\I2Sfour:bI2S:rx_state_2\/main_1  macrocell56   2986   4236  179754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_2\/clock_0                          macrocell56         0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:rx_state_1\/q
Path End       : \I2Sfour:bI2S:rx_state_1\/main_7
Capture Clock  : \I2Sfour:bI2S:rx_state_1\/clock_0
Path slack     : 179754p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4236
-------------------------------------   ---- 
End-of-path arrival time (ps)           4236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_1\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:rx_state_1\/q       macrocell57   1250   1250  177243  RISE       1
\I2Sfour:bI2S:rx_state_1\/main_7  macrocell57   2986   4236  179754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_1\/clock_0                          macrocell57         0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:BitCounter\/count_5
Path End       : \I2Sfive:bI2S:rxenable\/main_3
Capture Clock  : \I2Sfive:bI2S:rxenable\/clock_0
Path slack     : 179781p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4209
-------------------------------------   ---- 
End-of-path arrival time (ps)           4209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:BitCounter\/count_5  count7cell    1940   1940  177451  RISE       1
\I2Sfive:bI2S:rxenable\/main_3     macrocell78   2269   4209  179781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rxenable\/clock_0                            macrocell78         0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:BitCounter\/count_6
Path End       : \I2Sfive:bI2S:rxenable\/main_2
Capture Clock  : \I2Sfive:bI2S:rxenable\/clock_0
Path slack     : 179787p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4203
-------------------------------------   ---- 
End-of-path arrival time (ps)           4203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:BitCounter\/count_6  count7cell    1940   1940  178750  RISE       1
\I2Sfive:bI2S:rxenable\/main_2     macrocell78   2263   4203  179787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rxenable\/clock_0                            macrocell78         0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:rx_state_1\/q
Path End       : \I2Seight:bI2S:rx_state_0\/main_7
Capture Clock  : \I2Seight:bI2S:rx_state_0\/clock_0
Path slack     : 179787p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4203
-------------------------------------   ---- 
End-of-path arrival time (ps)           4203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_1\/clock_0                         macrocell93         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:rx_state_1\/q       macrocell93   1250   1250  177174  RISE       1
\I2Seight:bI2S:rx_state_0\/main_7  macrocell94   2953   4203  179787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_0\/clock_0                         macrocell94         0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:BitCounter\/count_1
Path End       : \I2Sfive:bI2S:rxenable\/main_7
Capture Clock  : \I2Sfive:bI2S:rxenable\/clock_0
Path slack     : 179789p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4201
-------------------------------------   ---- 
End-of-path arrival time (ps)           4201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:BitCounter\/count_1  count7cell    1940   1940  178745  RISE       1
\I2Sfive:bI2S:rxenable\/main_7     macrocell78   2261   4201  179789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rxenable\/clock_0                            macrocell78         0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:BitCounter\/count_2
Path End       : \I2Sfive:bI2S:rxenable\/main_6
Capture Clock  : \I2Sfive:bI2S:rxenable\/clock_0
Path slack     : 179793p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4197
-------------------------------------   ---- 
End-of-path arrival time (ps)           4197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:BitCounter\/count_2  count7cell    1940   1940  178747  RISE       1
\I2Sfive:bI2S:rxenable\/main_6     macrocell78   2257   4197  179793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rxenable\/clock_0                            macrocell78         0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:rxenable\/q
Path End       : \I2Seight:bI2S:rx_state_0\/main_9
Capture Clock  : \I2Seight:bI2S:rx_state_0\/clock_0
Path slack     : 179818p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4172
-------------------------------------   ---- 
End-of-path arrival time (ps)           4172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rxenable\/clock_0                           macrocell97         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:rxenable\/q         macrocell97   1250   1250  179683  RISE       1
\I2Seight:bI2S:rx_state_0\/main_9  macrocell94   2922   4172  179818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_0\/clock_0                         macrocell94         0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:rxenable\/q
Path End       : \I2Sone:bI2S:rx_state_0\/main_9
Capture Clock  : \I2Sone:bI2S:rx_state_0\/clock_0
Path slack     : 179822p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4168
-------------------------------------   ---- 
End-of-path arrival time (ps)           4168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rxenable\/clock_0                             macrocell42         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:rxenable\/q         macrocell42   1250   1250  179185  RISE       1
\I2Sone:bI2S:rx_state_0\/main_9  macrocell40   2918   4168  179822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_0\/clock_0                           macrocell40         0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:rxenable\/q
Path End       : \I2Sone:bI2S:rxenable\/main_10
Capture Clock  : \I2Sone:bI2S:rxenable\/clock_0
Path slack     : 179828p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4162
-------------------------------------   ---- 
End-of-path arrival time (ps)           4162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rxenable\/clock_0                             macrocell42         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:rxenable\/q        macrocell42   1250   1250  179185  RISE       1
\I2Sone:bI2S:rxenable\/main_10  macrocell42   2912   4162  179828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rxenable\/clock_0                             macrocell42         0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:reset\/q
Path End       : Net_683/main_0
Capture Clock  : Net_683/clock_0
Path slack     : 179836p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4154
-------------------------------------   ---- 
End-of-path arrival time (ps)           4154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:reset\/clock_0                                macrocell62         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:reset\/q  macrocell62   1250   1250  179836  RISE       1
Net_683/main_0         macrocell63   2904   4154  179836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_683/clock_0                                            macrocell63         0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rx_state_2\/q
Path End       : \I2Sfive:bI2S:rx_f0_load\/main_0
Capture Clock  : \I2Sfive:bI2S:rx_f0_load\/clock_0
Path slack     : 179845p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4145
-------------------------------------   ---- 
End-of-path arrival time (ps)           4145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_2\/clock_0                          macrocell74         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rx_state_2\/q       macrocell74   1250   1250  177334  RISE       1
\I2Sfive:bI2S:rx_f0_load\/main_0  macrocell73   2895   4145  179845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_f0_load\/clock_0                          macrocell73         0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rx_state_2\/q
Path End       : \I2Sfive:bI2S:rx_state_2\/main_0
Capture Clock  : \I2Sfive:bI2S:rx_state_2\/clock_0
Path slack     : 179845p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4145
-------------------------------------   ---- 
End-of-path arrival time (ps)           4145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_2\/clock_0                          macrocell74         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rx_state_2\/q       macrocell74   1250   1250  177334  RISE       1
\I2Sfive:bI2S:rx_state_2\/main_0  macrocell74   2895   4145  179845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_2\/clock_0                          macrocell74         0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rx_state_2\/q
Path End       : \I2Sfive:bI2S:rx_state_1\/main_6
Capture Clock  : \I2Sfive:bI2S:rx_state_1\/clock_0
Path slack     : 179845p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4145
-------------------------------------   ---- 
End-of-path arrival time (ps)           4145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_2\/clock_0                          macrocell74         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rx_state_2\/q       macrocell74   1250   1250  177334  RISE       1
\I2Sfive:bI2S:rx_state_1\/main_6  macrocell75   2895   4145  179845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_1\/clock_0                          macrocell75         0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rx_state_2\/q
Path End       : \I2Sfive:bI2S:rx_state_0\/main_6
Capture Clock  : \I2Sfive:bI2S:rx_state_0\/clock_0
Path slack     : 179846p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4144
-------------------------------------   ---- 
End-of-path arrival time (ps)           4144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_2\/clock_0                          macrocell74         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rx_state_2\/q       macrocell74   1250   1250  177334  RISE       1
\I2Sfive:bI2S:rx_state_0\/main_6  macrocell76   2894   4144  179846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_0\/clock_0                          macrocell76         0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rx_state_2\/q
Path End       : \I2Sthree:bI2S:rx_state_0\/main_6
Capture Clock  : \I2Sthree:bI2S:rx_state_0\/clock_0
Path slack     : 179847p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4143
-------------------------------------   ---- 
End-of-path arrival time (ps)           4143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_2\/clock_0                         macrocell19         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rx_state_2\/q       macrocell19   1250   1250  177334  RISE       1
\I2Sthree:bI2S:rx_state_0\/main_6  macrocell21   2893   4143  179847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_0\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rx_state_1\/q
Path End       : \I2Sfive:bI2S:rx_state_0\/main_7
Capture Clock  : \I2Sfive:bI2S:rx_state_0\/clock_0
Path slack     : 179847p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4143
-------------------------------------   ---- 
End-of-path arrival time (ps)           4143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_1\/clock_0                          macrocell75         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rx_state_1\/q       macrocell75   1250   1250  177335  RISE       1
\I2Sfive:bI2S:rx_state_0\/main_7  macrocell76   2893   4143  179847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_0\/clock_0                          macrocell76         0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rx_state_2\/q
Path End       : \I2Sthree:bI2S:rx_f0_load\/main_0
Capture Clock  : \I2Sthree:bI2S:rx_f0_load\/clock_0
Path slack     : 179849p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4141
-------------------------------------   ---- 
End-of-path arrival time (ps)           4141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_2\/clock_0                         macrocell19         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rx_state_2\/q       macrocell19   1250   1250  177334  RISE       1
\I2Sthree:bI2S:rx_f0_load\/main_0  macrocell18   2891   4141  179849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_f0_load\/clock_0                         macrocell18         0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rx_state_2\/q
Path End       : \I2Sthree:bI2S:rx_state_2\/main_0
Capture Clock  : \I2Sthree:bI2S:rx_state_2\/clock_0
Path slack     : 179849p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4141
-------------------------------------   ---- 
End-of-path arrival time (ps)           4141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_2\/clock_0                         macrocell19         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rx_state_2\/q       macrocell19   1250   1250  177334  RISE       1
\I2Sthree:bI2S:rx_state_2\/main_0  macrocell19   2891   4141  179849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_2\/clock_0                         macrocell19         0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rx_state_2\/q
Path End       : \I2Sthree:bI2S:rx_state_1\/main_6
Capture Clock  : \I2Sthree:bI2S:rx_state_1\/clock_0
Path slack     : 179849p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4141
-------------------------------------   ---- 
End-of-path arrival time (ps)           4141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_2\/clock_0                         macrocell19         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rx_state_2\/q       macrocell19   1250   1250  177334  RISE       1
\I2Sthree:bI2S:rx_state_1\/main_6  macrocell20   2891   4141  179849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_1\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rx_state_1\/q
Path End       : \I2Sfive:bI2S:rx_f0_load\/main_1
Capture Clock  : \I2Sfive:bI2S:rx_f0_load\/clock_0
Path slack     : 179849p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4141
-------------------------------------   ---- 
End-of-path arrival time (ps)           4141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_1\/clock_0                          macrocell75         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rx_state_1\/q       macrocell75   1250   1250  177335  RISE       1
\I2Sfive:bI2S:rx_f0_load\/main_1  macrocell73   2891   4141  179849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_f0_load\/clock_0                          macrocell73         0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rx_state_1\/q
Path End       : \I2Sfive:bI2S:rx_state_2\/main_1
Capture Clock  : \I2Sfive:bI2S:rx_state_2\/clock_0
Path slack     : 179849p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4141
-------------------------------------   ---- 
End-of-path arrival time (ps)           4141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_1\/clock_0                          macrocell75         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rx_state_1\/q       macrocell75   1250   1250  177335  RISE       1
\I2Sfive:bI2S:rx_state_2\/main_1  macrocell74   2891   4141  179849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_2\/clock_0                          macrocell74         0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rx_state_1\/q
Path End       : \I2Sfive:bI2S:rx_state_1\/main_7
Capture Clock  : \I2Sfive:bI2S:rx_state_1\/clock_0
Path slack     : 179849p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4141
-------------------------------------   ---- 
End-of-path arrival time (ps)           4141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_1\/clock_0                          macrocell75         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rx_state_1\/q       macrocell75   1250   1250  177335  RISE       1
\I2Sfive:bI2S:rx_state_1\/main_7  macrocell75   2891   4141  179849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_1\/clock_0                          macrocell75         0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:rx_state_1\/q
Path End       : \I2Ssix:bI2S:rx_state_0\/main_7
Capture Clock  : \I2Ssix:bI2S:rx_state_0\/clock_0
Path slack     : 179849p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4141
-------------------------------------   ---- 
End-of-path arrival time (ps)           4141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_1\/clock_0                           macrocell66         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:rx_state_1\/q       macrocell66   1250   1250  177344  RISE       1
\I2Ssix:bI2S:rx_state_0\/main_7  macrocell67   2891   4141  179849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_0\/clock_0                           macrocell67         0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:rx_state_1\/q
Path End       : \I2Ssix:bI2S:rx_f0_load\/main_1
Capture Clock  : \I2Ssix:bI2S:rx_f0_load\/clock_0
Path slack     : 179863p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4127
-------------------------------------   ---- 
End-of-path arrival time (ps)           4127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_1\/clock_0                           macrocell66         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:rx_state_1\/q       macrocell66   1250   1250  177344  RISE       1
\I2Ssix:bI2S:rx_f0_load\/main_1  macrocell64   2877   4127  179863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_f0_load\/clock_0                           macrocell64         0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:rx_state_1\/q
Path End       : \I2Ssix:bI2S:rx_state_2\/main_1
Capture Clock  : \I2Ssix:bI2S:rx_state_2\/clock_0
Path slack     : 179863p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4127
-------------------------------------   ---- 
End-of-path arrival time (ps)           4127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_1\/clock_0                           macrocell66         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:rx_state_1\/q       macrocell66   1250   1250  177344  RISE       1
\I2Ssix:bI2S:rx_state_2\/main_1  macrocell65   2877   4127  179863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_2\/clock_0                           macrocell65         0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:rx_state_1\/q
Path End       : \I2Ssix:bI2S:rx_state_1\/main_7
Capture Clock  : \I2Ssix:bI2S:rx_state_1\/clock_0
Path slack     : 179863p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4127
-------------------------------------   ---- 
End-of-path arrival time (ps)           4127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_1\/clock_0                           macrocell66         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:rx_state_1\/q       macrocell66   1250   1250  177344  RISE       1
\I2Ssix:bI2S:rx_state_1\/main_7  macrocell66   2877   4127  179863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_1\/clock_0                           macrocell66         0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:rx_state_0\/q
Path End       : \I2Sfour:bI2S:rx_f0_load\/main_2
Capture Clock  : \I2Sfour:bI2S:rx_f0_load\/clock_0
Path slack     : 179882p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4108
-------------------------------------   ---- 
End-of-path arrival time (ps)           4108
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_0\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:rx_state_0\/q       macrocell58   1250   1250  177239  RISE       1
\I2Sfour:bI2S:rx_f0_load\/main_2  macrocell55   2858   4108  179882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_f0_load\/clock_0                          macrocell55         0      0  RISE       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:rx_state_0\/q
Path End       : \I2Sfour:bI2S:rx_state_2\/main_2
Capture Clock  : \I2Sfour:bI2S:rx_state_2\/clock_0
Path slack     : 179882p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4108
-------------------------------------   ---- 
End-of-path arrival time (ps)           4108
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_0\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:rx_state_0\/q       macrocell58   1250   1250  177239  RISE       1
\I2Sfour:bI2S:rx_state_2\/main_2  macrocell56   2858   4108  179882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_2\/clock_0                          macrocell56         0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:rx_state_0\/q
Path End       : \I2Sfour:bI2S:rx_state_1\/main_8
Capture Clock  : \I2Sfour:bI2S:rx_state_1\/clock_0
Path slack     : 179882p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4108
-------------------------------------   ---- 
End-of-path arrival time (ps)           4108
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_0\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:rx_state_0\/q       macrocell58   1250   1250  177239  RISE       1
\I2Sfour:bI2S:rx_state_1\/main_8  macrocell57   2858   4108  179882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_1\/clock_0                          macrocell57         0      0  RISE       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:rx_state_1\/q
Path End       : \I2Sfour:bI2S:rx_state_0\/main_7
Capture Clock  : \I2Sfour:bI2S:rx_state_0\/clock_0
Path slack     : 179908p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4082
-------------------------------------   ---- 
End-of-path arrival time (ps)           4082
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_1\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:rx_state_1\/q       macrocell57   1250   1250  177243  RISE       1
\I2Sfour:bI2S:rx_state_0\/main_7  macrocell58   2832   4082  179908  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_0\/clock_0                          macrocell58         0      0  RISE       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:rx_f0_load\/q
Path End       : \I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/f0_load
Capture Clock  : \I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 180037p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3130
------------------------------------------------   ------ 
End-of-path required time (ps)                     184370

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4333
-------------------------------------   ---- 
End-of-path arrival time (ps)           4333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_f0_load\/clock_0                           macrocell37         0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sone:bI2S:rx_f0_load\/q              macrocell37     1250   1250  176976  RISE       1
\I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/f0_load  datapathcell3   3083   4333  180037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/clock                       datapathcell3       0      0  RISE       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:rx_overflow_sticky\/q
Path End       : \I2Seight:bI2S:rx_overflow_sticky\/main_2
Capture Clock  : \I2Seight:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 180098p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3892
-------------------------------------   ---- 
End-of-path arrival time (ps)           3892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_overflow_sticky\/clock_0                 macrocell96         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:rx_overflow_sticky\/q       macrocell96   1250   1250  179323  RISE       1
\I2Seight:bI2S:rx_overflow_sticky\/main_2  macrocell96   2642   3892  180098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_overflow_sticky\/clock_0                 macrocell96         0      0  RISE       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:rx_state_1\/q
Path End       : \I2Sone:bI2S:rx_f0_load\/main_1
Capture Clock  : \I2Sone:bI2S:rx_f0_load\/clock_0
Path slack     : 180098p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3892
-------------------------------------   ---- 
End-of-path arrival time (ps)           3892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_1\/clock_0                           macrocell39         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:rx_state_1\/q       macrocell39   1250   1250  175896  RISE       1
\I2Sone:bI2S:rx_f0_load\/main_1  macrocell37   2642   3892  180098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_f0_load\/clock_0                           macrocell37         0      0  RISE       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:rx_state_1\/q
Path End       : \I2Sone:bI2S:rx_state_2\/main_1
Capture Clock  : \I2Sone:bI2S:rx_state_2\/clock_0
Path slack     : 180098p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3892
-------------------------------------   ---- 
End-of-path arrival time (ps)           3892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_1\/clock_0                           macrocell39         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:rx_state_1\/q       macrocell39   1250   1250  175896  RISE       1
\I2Sone:bI2S:rx_state_2\/main_1  macrocell38   2642   3892  180098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_2\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:rx_state_1\/q
Path End       : \I2Sone:bI2S:rx_state_1\/main_7
Capture Clock  : \I2Sone:bI2S:rx_state_1\/clock_0
Path slack     : 180098p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3892
-------------------------------------   ---- 
End-of-path arrival time (ps)           3892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_1\/clock_0                           macrocell39         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:rx_state_1\/q       macrocell39   1250   1250  175896  RISE       1
\I2Sone:bI2S:rx_state_1\/main_7  macrocell39   2642   3892  180098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_1\/clock_0                           macrocell39         0      0  RISE       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:CtlReg\/control_2
Path End       : \I2Sfive:bI2S:reset\/main_0
Capture Clock  : \I2Sfive:bI2S:reset\/clock_0
Path slack     : 180111p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3879
-------------------------------------   ---- 
End-of-path arrival time (ps)           3879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:CtlReg\/clock                                controlcell6        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:CtlReg\/control_2  controlcell6   1210   1210  177010  RISE       1
\I2Sfive:bI2S:reset\/main_0      macrocell71    2669   3879  180111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:reset\/clock_0                               macrocell71         0      0  RISE       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rx_data_in_0\/q
Path End       : \I2Sthree:bI2S:rx_data_in_0\/main_2
Capture Clock  : \I2Sthree:bI2S:rx_data_in_0\/clock_0
Path slack     : 180119p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3871
-------------------------------------   ---- 
End-of-path arrival time (ps)           3871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_data_in_0\/clock_0                       macrocell24         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rx_data_in_0\/q       macrocell24   1250   1250  179338  RISE       1
\I2Sthree:bI2S:rx_data_in_0\/main_2  macrocell24   2621   3871  180119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_data_in_0\/clock_0                       macrocell24         0      0  RISE       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rx_overflow_sticky\/q
Path End       : \I2Sseven:bI2S:rx_overflow_sticky\/main_2
Capture Clock  : \I2Sseven:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 180120p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3870
-------------------------------------   ---- 
End-of-path arrival time (ps)           3870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_overflow_sticky\/clock_0                 macrocell86         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rx_overflow_sticky\/q       macrocell86   1250   1250  178601  RISE       1
\I2Sseven:bI2S:rx_overflow_sticky\/main_2  macrocell86   2620   3870  180120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_overflow_sticky\/clock_0                 macrocell86         0      0  RISE       1



++++ Path 468 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:CtlReg\/control_1
Path End       : \I2Seight:bI2S:rxenable\/main_1
Capture Clock  : \I2Seight:bI2S:rxenable\/clock_0
Path slack     : 180123p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3867
-------------------------------------   ---- 
End-of-path arrival time (ps)           3867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:CtlReg\/clock                               controlcell8        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\I2Seight:bI2S:CtlReg\/control_1  controlcell8   1210   1210  179375  RISE       1
\I2Seight:bI2S:rxenable\/main_1   macrocell97    2657   3867  180123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rxenable\/clock_0                           macrocell97         0      0  RISE       1



++++ Path 469 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:rx_data_in_0\/q
Path End       : \I2Sone:bI2S:rx_data_in_0\/main_2
Capture Clock  : \I2Sone:bI2S:rx_data_in_0\/clock_0
Path slack     : 180126p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3864
-------------------------------------   ---- 
End-of-path arrival time (ps)           3864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_data_in_0\/clock_0                         macrocell43         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:rx_data_in_0\/q       macrocell43   1250   1250  179331  RISE       1
\I2Sone:bI2S:rx_data_in_0\/main_2  macrocell43   2614   3864  180126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_data_in_0\/clock_0                         macrocell43         0      0  RISE       1



++++ Path 470 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:CtlReg\/control_1
Path End       : \I2Sone:bI2S:rx_overflow_sticky\/main_0
Capture Clock  : \I2Sone:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 180127p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3863
-------------------------------------   ---- 
End-of-path arrival time (ps)           3863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:CtlReg\/clock                                 controlcell2        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sone:bI2S:CtlReg\/control_1           controlcell2   1210   1210  180127  RISE       1
\I2Sone:bI2S:rx_overflow_sticky\/main_0  macrocell41    2653   3863  180127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_overflow_sticky\/clock_0                   macrocell41         0      0  RISE       1



++++ Path 471 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:CtlReg\/control_1
Path End       : \I2Sone:bI2S:rxenable\/main_1
Capture Clock  : \I2Sone:bI2S:rxenable\/clock_0
Path slack     : 180130p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3860
-------------------------------------   ---- 
End-of-path arrival time (ps)           3860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:CtlReg\/clock                                 controlcell2        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sone:bI2S:CtlReg\/control_1  controlcell2   1210   1210  180127  RISE       1
\I2Sone:bI2S:rxenable\/main_1   macrocell42    2650   3860  180130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rxenable\/clock_0                             macrocell42         0      0  RISE       1



++++ Path 472 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rx_data_in_0\/q
Path End       : \I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/route_si
Capture Clock  : \I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 180131p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3500
------------------------------------------------   ------ 
End-of-path required time (ps)                     184000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_data_in_0\/clock_0                       macrocell88         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rx_data_in_0\/q             macrocell88     1250   1250  180131  RISE       1
\I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/route_si  datapathcell8   2619   3869  180131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/clock                     datapathcell8       0      0  RISE       1



++++ Path 473 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rx_data_in_0\/q
Path End       : \I2Sseven:bI2S:rx_data_in_0\/main_1
Capture Clock  : \I2Sseven:bI2S:rx_data_in_0\/clock_0
Path slack     : 180134p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3856
-------------------------------------   ---- 
End-of-path arrival time (ps)           3856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_data_in_0\/clock_0                       macrocell88         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rx_data_in_0\/q       macrocell88   1250   1250  180131  RISE       1
\I2Sseven:bI2S:rx_data_in_0\/main_1  macrocell88   2606   3856  180134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_data_in_0\/clock_0                       macrocell88         0      0  RISE       1



++++ Path 474 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:rx_overflow_sticky\/q
Path End       : \I2Ssix:bI2S:rx_overflow_sticky\/main_2
Capture Clock  : \I2Ssix:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 180139p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           3851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_overflow_sticky\/clock_0                   macrocell68         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:rx_overflow_sticky\/q       macrocell68   1250   1250  180139  RISE       1
\I2Ssix:bI2S:rx_overflow_sticky\/main_2  macrocell68   2601   3851  180139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_overflow_sticky\/clock_0                   macrocell68         0      0  RISE       1



++++ Path 475 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:rx_overflow_sticky\/q
Path End       : \I2Ssix:bI2S:rxenable\/main_9
Capture Clock  : \I2Ssix:bI2S:rxenable\/clock_0
Path slack     : 180140p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3850
-------------------------------------   ---- 
End-of-path arrival time (ps)           3850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_overflow_sticky\/clock_0                   macrocell68         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:rx_overflow_sticky\/q  macrocell68   1250   1250  180139  RISE       1
\I2Ssix:bI2S:rxenable\/main_9       macrocell69   2600   3850  180140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rxenable\/clock_0                             macrocell69         0      0  RISE       1



++++ Path 476 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:rx_overflow_sticky\/q
Path End       : \I2Sone:bI2S:rx_overflow_sticky\/main_2
Capture Clock  : \I2Sone:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 180141p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3849
-------------------------------------   ---- 
End-of-path arrival time (ps)           3849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_overflow_sticky\/clock_0                   macrocell41         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:rx_overflow_sticky\/q       macrocell41   1250   1250  180141  RISE       1
\I2Sone:bI2S:rx_overflow_sticky\/main_2  macrocell41   2599   3849  180141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_overflow_sticky\/clock_0                   macrocell41         0      0  RISE       1



++++ Path 477 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:rx_overflow_sticky\/q
Path End       : \I2Sone:bI2S:rxenable\/main_9
Capture Clock  : \I2Sone:bI2S:rxenable\/clock_0
Path slack     : 180141p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3849
-------------------------------------   ---- 
End-of-path arrival time (ps)           3849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_overflow_sticky\/clock_0                   macrocell41         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:rx_overflow_sticky\/q  macrocell41   1250   1250  180141  RISE       1
\I2Sone:bI2S:rxenable\/main_9       macrocell42   2599   3849  180141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rxenable\/clock_0                             macrocell42         0      0  RISE       1



++++ Path 478 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:CtlReg\/control_1
Path End       : \I2Ssix:bI2S:rxenable\/main_1
Capture Clock  : \I2Ssix:bI2S:rxenable\/clock_0
Path slack     : 180156p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3834
-------------------------------------   ---- 
End-of-path arrival time (ps)           3834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:CtlReg\/clock                                 controlcell5        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:CtlReg\/control_1  controlcell5   1210   1210  180156  RISE       1
\I2Ssix:bI2S:rxenable\/main_1   macrocell69    2624   3834  180156  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rxenable\/clock_0                             macrocell69         0      0  RISE       1



++++ Path 479 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rx_overflow_sticky\/q
Path End       : \I2Sthree:bI2S:rxenable\/main_9
Capture Clock  : \I2Sthree:bI2S:rxenable\/clock_0
Path slack     : 180158p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3832
-------------------------------------   ---- 
End-of-path arrival time (ps)           3832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_overflow_sticky\/clock_0                 macrocell22         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rx_overflow_sticky\/q  macrocell22   1250   1250  180158  RISE       1
\I2Sthree:bI2S:rxenable\/main_9       macrocell23   2582   3832  180158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rxenable\/clock_0                           macrocell23         0      0  RISE       1



++++ Path 480 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rx_overflow_sticky\/q
Path End       : \I2Sthree:bI2S:rx_overflow_sticky\/main_2
Capture Clock  : \I2Sthree:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 180162p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3828
-------------------------------------   ---- 
End-of-path arrival time (ps)           3828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_overflow_sticky\/clock_0                 macrocell22         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rx_overflow_sticky\/q       macrocell22   1250   1250  180158  RISE       1
\I2Sthree:bI2S:rx_overflow_sticky\/main_2  macrocell22   2578   3828  180162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_overflow_sticky\/clock_0                 macrocell22         0      0  RISE       1



++++ Path 481 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:CtlReg\/control_1
Path End       : \I2Ssix:bI2S:rx_overflow_sticky\/main_0
Capture Clock  : \I2Ssix:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 180169p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3821
-------------------------------------   ---- 
End-of-path arrival time (ps)           3821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:CtlReg\/clock                                 controlcell5        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:CtlReg\/control_1           controlcell5   1210   1210  180156  RISE       1
\I2Ssix:bI2S:rx_overflow_sticky\/main_0  macrocell68    2611   3821  180169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_overflow_sticky\/clock_0                   macrocell68         0      0  RISE       1



++++ Path 482 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rxenable\/q
Path End       : \I2Stwo:bI2S:rxenable\/main_10
Capture Clock  : \I2Stwo:bI2S:rxenable\/clock_0
Path slack     : 180199p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3791
-------------------------------------   ---- 
End-of-path arrival time (ps)           3791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rxenable\/clock_0                             macrocell51         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rxenable\/q        macrocell51   1250   1250  179296  RISE       1
\I2Stwo:bI2S:rxenable\/main_10  macrocell51   2541   3791  180199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rxenable\/clock_0                             macrocell51         0      0  RISE       1



++++ Path 483 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rxenable\/q
Path End       : \I2Stwo:bI2S:rx_state_0\/main_9
Capture Clock  : \I2Stwo:bI2S:rx_state_0\/clock_0
Path slack     : 180201p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3789
-------------------------------------   ---- 
End-of-path arrival time (ps)           3789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rxenable\/clock_0                             macrocell51         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rxenable\/q         macrocell51   1250   1250  179296  RISE       1
\I2Stwo:bI2S:rx_state_0\/main_9  macrocell49   2539   3789  180201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_0\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 484 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:CtlReg\/control_1
Path End       : \I2Stwo:bI2S:rx_overflow_sticky\/main_0
Capture Clock  : \I2Stwo:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 180207p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3783
-------------------------------------   ---- 
End-of-path arrival time (ps)           3783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:CtlReg\/clock                                 controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:CtlReg\/control_1           controlcell3   1210   1210  180207  RISE       1
\I2Stwo:bI2S:rx_overflow_sticky\/main_0  macrocell50    2573   3783  180207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_overflow_sticky\/clock_0                   macrocell50         0      0  RISE       1



++++ Path 485 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rx_state_0\/q
Path End       : \I2Stwo:bI2S:rx_state_0\/main_8
Capture Clock  : \I2Stwo:bI2S:rx_state_0\/clock_0
Path slack     : 180214p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3776
-------------------------------------   ---- 
End-of-path arrival time (ps)           3776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_0\/clock_0                           macrocell49         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rx_state_0\/q       macrocell49   1250   1250  176013  RISE       1
\I2Stwo:bI2S:rx_state_0\/main_8  macrocell49   2526   3776  180214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_0\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 486 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rx_data_in_0\/q
Path End       : \I2Stwo:bI2S:rx_data_in_0\/main_2
Capture Clock  : \I2Stwo:bI2S:rx_data_in_0\/clock_0
Path slack     : 180215p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3775
-------------------------------------   ---- 
End-of-path arrival time (ps)           3775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_data_in_0\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rx_data_in_0\/q       macrocell52   1250   1250  179439  RISE       1
\I2Stwo:bI2S:rx_data_in_0\/main_2  macrocell52   2525   3775  180215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_data_in_0\/clock_0                         macrocell52         0      0  RISE       1



++++ Path 487 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:CtlReg\/control_1
Path End       : \I2Stwo:bI2S:rxenable\/main_1
Capture Clock  : \I2Stwo:bI2S:rxenable\/clock_0
Path slack     : 180218p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3772
-------------------------------------   ---- 
End-of-path arrival time (ps)           3772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:CtlReg\/clock                                 controlcell3        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:CtlReg\/control_1  controlcell3   1210   1210  180207  RISE       1
\I2Stwo:bI2S:rxenable\/main_1   macrocell51    2562   3772  180218  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rxenable\/clock_0                             macrocell51         0      0  RISE       1



++++ Path 488 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:rx_overflow_sticky\/q
Path End       : \I2Sfour:bI2S:rx_overflow_sticky\/main_2
Capture Clock  : \I2Sfour:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 180422p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3568
-------------------------------------   ---- 
End-of-path arrival time (ps)           3568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_overflow_sticky\/clock_0                  macrocell59         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:rx_overflow_sticky\/q       macrocell59   1250   1250  179494  RISE       1
\I2Sfour:bI2S:rx_overflow_sticky\/main_2  macrocell59   2318   3568  180422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_overflow_sticky\/clock_0                  macrocell59         0      0  RISE       1



++++ Path 489 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:reset\/q
Path End       : Net_697/main_0
Capture Clock  : Net_697/clock_0
Path slack     : 180427p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:reset\/clock_0                               macrocell71         0      0  RISE       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:reset\/q  macrocell71   1250   1250  180427  RISE       1
Net_697/main_0          macrocell72   2313   3563  180427  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_697/clock_0                                            macrocell72         0      0  RISE       1



++++ Path 490 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:rx_data_in_0\/q
Path End       : \I2Sfour:bI2S:rx_data_in_0\/main_1
Capture Clock  : \I2Sfour:bI2S:rx_data_in_0\/clock_0
Path slack     : 180429p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_data_in_0\/clock_0                        macrocell61         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:rx_data_in_0\/q       macrocell61   1250   1250  179571  RISE       1
\I2Sfour:bI2S:rx_data_in_0\/main_1  macrocell61   2311   3561  180429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_data_in_0\/clock_0                        macrocell61         0      0  RISE       1



++++ Path 491 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rxenable\/q
Path End       : \I2Sthree:bI2S:rxenable\/main_10
Capture Clock  : \I2Sthree:bI2S:rxenable\/clock_0
Path slack     : 180432p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rxenable\/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rxenable\/q        macrocell23   1250   1250  179355  RISE       1
\I2Sthree:bI2S:rxenable\/main_10  macrocell23   2308   3558  180432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rxenable\/clock_0                           macrocell23         0      0  RISE       1



++++ Path 492 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:rxenable\/q
Path End       : \I2Ssix:bI2S:rxenable\/main_10
Capture Clock  : \I2Ssix:bI2S:rxenable\/clock_0
Path slack     : 180432p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rxenable\/clock_0                             macrocell69         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:rxenable\/q        macrocell69   1250   1250  179332  RISE       1
\I2Ssix:bI2S:rxenable\/main_10  macrocell69   2308   3558  180432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rxenable\/clock_0                             macrocell69         0      0  RISE       1



++++ Path 493 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:rx_state_2\/q
Path End       : \I2Sone:bI2S:rx_f0_load\/main_0
Capture Clock  : \I2Sone:bI2S:rx_f0_load\/clock_0
Path slack     : 180435p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_2\/clock_0                           macrocell38         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:rx_state_2\/q       macrocell38   1250   1250  176361  RISE       1
\I2Sone:bI2S:rx_f0_load\/main_0  macrocell37   2305   3555  180435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_f0_load\/clock_0                           macrocell37         0      0  RISE       1



++++ Path 494 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:rx_state_2\/q
Path End       : \I2Sone:bI2S:rx_state_2\/main_0
Capture Clock  : \I2Sone:bI2S:rx_state_2\/clock_0
Path slack     : 180435p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_2\/clock_0                           macrocell38         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:rx_state_2\/q       macrocell38   1250   1250  176361  RISE       1
\I2Sone:bI2S:rx_state_2\/main_0  macrocell38   2305   3555  180435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_2\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 495 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:rx_state_2\/q
Path End       : \I2Sone:bI2S:rx_state_1\/main_6
Capture Clock  : \I2Sone:bI2S:rx_state_1\/clock_0
Path slack     : 180435p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_2\/clock_0                           macrocell38         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:rx_state_2\/q       macrocell38   1250   1250  176361  RISE       1
\I2Sone:bI2S:rx_state_1\/main_6  macrocell39   2305   3555  180435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_1\/clock_0                           macrocell39         0      0  RISE       1



++++ Path 496 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:rx_data_in_0\/q
Path End       : \I2Seight:bI2S:rx_data_in_0\/main_1
Capture Clock  : \I2Seight:bI2S:rx_data_in_0\/clock_0
Path slack     : 180441p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_data_in_0\/clock_0                       macrocell98         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:rx_data_in_0\/q       macrocell98   1250   1250  178781  RISE       1
\I2Seight:bI2S:rx_data_in_0\/main_1  macrocell98   2299   3549  180441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_data_in_0\/clock_0                       macrocell98         0      0  RISE       1



++++ Path 497 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:reset\/q
Path End       : Net_625/main_0
Capture Clock  : Net_625/clock_0
Path slack     : 180443p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:reset\/clock_0                              macrocell16         0      0  RISE       1

Data path
pin name                 model name   delay     AT   slack  edge  Fanout
-----------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:reset\/q  macrocell16   1250   1250  180443  RISE       1
Net_625/main_0           macrocell17   2297   3547  180443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_625/clock_0                                            macrocell17         0      0  RISE       1



++++ Path 498 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:reset\/q
Path End       : Net_739/main_0
Capture Clock  : Net_739/clock_0
Path slack     : 180443p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:reset\/clock_0                                macrocell35         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:reset\/q  macrocell35   1250   1250  180443  RISE       1
Net_739/main_0         macrocell36   2297   3547  180443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_739/clock_0                                            macrocell36         0      0  RISE       1



++++ Path 499 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:reset\/q
Path End       : Net_711/main_0
Capture Clock  : Net_711/clock_0
Path slack     : 180444p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:reset\/clock_0                              macrocell80         0      0  RISE       1

Data path
pin name                 model name   delay     AT   slack  edge  Fanout
-----------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:reset\/q  macrocell80   1250   1250  180444  RISE       1
Net_711/main_0           macrocell81   2296   3546  180444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_711/clock_0                                            macrocell81         0      0  RISE       1



++++ Path 500 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:reset\/q
Path End       : Net_668/main_0
Capture Clock  : Net_668/clock_0
Path slack     : 180446p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3544
-------------------------------------   ---- 
End-of-path arrival time (ps)           3544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:reset\/clock_0                               macrocell53         0      0  RISE       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:reset\/q  macrocell53   1250   1250  180446  RISE       1
Net_668/main_0          macrocell54   2294   3544  180446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_668/clock_0                                            macrocell54         0      0  RISE       1



++++ Path 501 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:rxenable\/q
Path End       : \I2Sfour:bI2S:rxenable\/main_10
Capture Clock  : \I2Sfour:bI2S:rxenable\/clock_0
Path slack     : 180447p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rxenable\/clock_0                            macrocell60         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:rxenable\/q        macrocell60   1250   1250  179382  RISE       1
\I2Sfour:bI2S:rxenable\/main_10  macrocell60   2293   3543  180447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rxenable\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 502 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:reset\/q
Path End       : Net_725/main_0
Capture Clock  : Net_725/clock_0
Path slack     : 180458p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3532
-------------------------------------   ---- 
End-of-path arrival time (ps)           3532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:reset\/clock_0                              macrocell89         0      0  RISE       1

Data path
pin name                 model name   delay     AT   slack  edge  Fanout
-----------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:reset\/q  macrocell89   1250   1250  180458  RISE       1
Net_725/main_0           macrocell90   2282   3532  180458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_725/clock_0                                            macrocell90         0      0  RISE       1



++++ Path 503 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:CtlReg\/control_1
Path End       : \I2Sfour:bI2S:rx_overflow_sticky\/main_0
Capture Clock  : \I2Sfour:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 180466p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3524
-------------------------------------   ---- 
End-of-path arrival time (ps)           3524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:CtlReg\/clock                                controlcell4        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:CtlReg\/control_1           controlcell4   1210   1210  179541  RISE       1
\I2Sfour:bI2S:rx_overflow_sticky\/main_0  macrocell59    2314   3524  180466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_overflow_sticky\/clock_0                  macrocell59         0      0  RISE       1



++++ Path 504 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rx_f0_load\/q
Path End       : \I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/f0_load
Capture Clock  : \I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 180479p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3130
------------------------------------------------   ------ 
End-of-path required time (ps)                     184370

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3891
-------------------------------------   ---- 
End-of-path arrival time (ps)           3891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_f0_load\/clock_0                         macrocell18         0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rx_f0_load\/q              macrocell18     1250   1250  176675  RISE       1
\I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/f0_load  datapathcell1   2641   3891  180479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/clock                     datapathcell1       0      0  RISE       1



++++ Path 505 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:rx_f0_load\/q
Path End       : \I2Seight:bI2S:Rx:CH[0]:dpRx:u0\/f0_load
Capture Clock  : \I2Seight:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 180495p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3130
------------------------------------------------   ------ 
End-of-path required time (ps)                     184370

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3875
-------------------------------------   ---- 
End-of-path arrival time (ps)           3875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_f0_load\/clock_0                         macrocell91         0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Seight:bI2S:rx_f0_load\/q              macrocell91     1250   1250  173194  RISE       1
\I2Seight:bI2S:Rx:CH[0]:dpRx:u0\/f0_load  datapathcell9   2625   3875  180495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:Rx:CH[0]:dpRx:u0\/clock                     datapathcell9       0      0  RISE       1



++++ Path 506 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rx_overflow_sticky\/q
Path End       : \I2Stwo:bI2S:rxenable\/main_9
Capture Clock  : \I2Stwo:bI2S:rxenable\/clock_0
Path slack     : 180499p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3491
-------------------------------------   ---- 
End-of-path arrival time (ps)           3491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_overflow_sticky\/clock_0                   macrocell50         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rx_overflow_sticky\/q  macrocell50   1250   1250  180499  RISE       1
\I2Stwo:bI2S:rxenable\/main_9       macrocell51   2241   3491  180499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rxenable\/clock_0                             macrocell51         0      0  RISE       1



++++ Path 507 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rx_overflow_sticky\/q
Path End       : \I2Stwo:bI2S:rx_overflow_sticky\/main_2
Capture Clock  : \I2Stwo:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 180508p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3482
-------------------------------------   ---- 
End-of-path arrival time (ps)           3482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_overflow_sticky\/clock_0                   macrocell50         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rx_overflow_sticky\/q       macrocell50   1250   1250  180499  RISE       1
\I2Stwo:bI2S:rx_overflow_sticky\/main_2  macrocell50   2232   3482  180508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_overflow_sticky\/clock_0                   macrocell50         0      0  RISE       1



++++ Path 508 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:reset\/q
Path End       : Net_74/main_0
Capture Clock  : Net_74/clock_0
Path slack     : 180511p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3479
-------------------------------------   ---- 
End-of-path arrival time (ps)           3479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:reset\/clock_0                                macrocell44         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:reset\/q  macrocell44   1250   1250  180511  RISE       1
Net_74/main_0          macrocell45   2229   3479  180511  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_74/clock_0                                             macrocell45         0      0  RISE       1



++++ Path 509 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:rx_f0_load\/q
Path End       : \I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/f0_load
Capture Clock  : \I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 180810p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3130
------------------------------------------------   ------ 
End-of-path required time (ps)                     184370

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_f0_load\/clock_0                           macrocell64         0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:rx_f0_load\/q              macrocell64     1250   1250  173382  RISE       1
\I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/f0_load  datapathcell6   2310   3560  180810  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/clock                       datapathcell6       0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

