###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad45.sjsuad.sjsu.edu)
#  Generated on:      Tue Nov  8 22:14:42 2016
#  Command:           optDesign -preCTS -drv
###############################################################
Path 1: VIOLATED Setup Check with Pin \xgmii_tx_hold_reg[60] /CLK 
Endpoint:   \xgmii_tx_hold_reg[60] /D (v) checked with  leading edge of 'clk'
Beginpoint: \cur_state_reg[3] /Q      (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  3.584
= Slack Time                   -1.280
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.280 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.280 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.280 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.280 | 
     | FECTS_clks_clk___L4_I7 | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.280 | 
     | \cur_state_reg[3]      | CLK ^ -> Q ^ | DFFSR   | 0.017 | 0.134 |   0.135 |   -1.146 | 
     | U912                   | A ^ -> Y ^   | BUFX2   | 0.144 | 0.119 |   0.253 |   -1.027 | 
     | U1738                  | A ^ -> Y v   | INVX1   | 0.021 | 0.069 |   0.323 |   -0.957 | 
     | U1922                  | B v -> Y ^   | NAND3X1 | 0.039 | 0.037 |   0.360 |   -0.920 | 
     | U914                   | A ^ -> Y ^   | BUFX2   | 0.398 | 0.261 |   0.621 |   -0.659 | 
     | U1923                  | A ^ -> Y v   | INVX1   | 0.091 | 0.148 |   0.769 |   -0.511 | 
     | U889                   | B v -> Y v   | AND2X2  | 0.363 | 0.193 |   0.962 |   -0.318 | 
     | U2579                  | A v -> Y ^   | INVX4   | 0.624 | 0.375 |   1.337 |    0.057 | 
     | U1928                  | C ^ -> Y v   | OAI21X1 | 0.231 | 0.301 |   1.638 |    0.358 | 
     | FE_OFC0_pop_pkt        | A v -> Y v   | BUFX4   | 0.585 | 0.199 |   1.837 |    0.557 | 
     | U1055                  | A v -> Y ^   | INVX4   | 0.827 | 0.748 |   2.585 |    1.305 | 
     | U2363                  | A ^ -> Y v   | INVX1   | 0.679 | 0.644 |   3.229 |    1.949 | 
     | U2453                  | D v -> Y ^   | AOI22X1 | 0.226 | 0.280 |   3.509 |    2.229 | 
     | U1759                  | A ^ -> Y ^   | BUFX2   | 0.053 | 0.043 |   3.552 |    2.272 | 
     | U2454                  | A ^ -> Y v   | INVX1   | 0.015 | 0.032 |   3.584 |    2.304 | 
     | \xgmii_tx_hold_reg[60] | D v          | DFFSR   | 0.015 | 0.000 |   3.584 |    2.304 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |    1.280 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    1.280 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    1.280 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    1.280 | 
     | FECTS_clks_clk___L4_I5 | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    1.280 | 
     | \xgmii_tx_hold_reg[60] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    1.280 | 
     +------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Setup Check with Pin \xgmii_tx_hold_reg[52] /CLK 
Endpoint:   \xgmii_tx_hold_reg[52] /D (v) checked with  leading edge of 'clk'
Beginpoint: \cur_state_reg[3] /Q      (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  3.575
= Slack Time                   -1.270
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.270 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.270 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.270 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.270 | 
     | FECTS_clks_clk___L4_I7 | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.270 | 
     | \cur_state_reg[3]      | CLK ^ -> Q ^ | DFFSR   | 0.017 | 0.134 |   0.135 |   -1.136 | 
     | U912                   | A ^ -> Y ^   | BUFX2   | 0.144 | 0.119 |   0.253 |   -1.017 | 
     | U1738                  | A ^ -> Y v   | INVX1   | 0.021 | 0.069 |   0.323 |   -0.947 | 
     | U1922                  | B v -> Y ^   | NAND3X1 | 0.039 | 0.037 |   0.360 |   -0.910 | 
     | U914                   | A ^ -> Y ^   | BUFX2   | 0.398 | 0.261 |   0.621 |   -0.649 | 
     | U1923                  | A ^ -> Y v   | INVX1   | 0.091 | 0.148 |   0.769 |   -0.501 | 
     | U889                   | B v -> Y v   | AND2X2  | 0.363 | 0.193 |   0.962 |   -0.308 | 
     | U2579                  | A v -> Y ^   | INVX4   | 0.624 | 0.375 |   1.337 |    0.067 | 
     | U1928                  | C ^ -> Y v   | OAI21X1 | 0.231 | 0.301 |   1.638 |    0.368 | 
     | FE_OFC0_pop_pkt        | A v -> Y v   | BUFX4   | 0.585 | 0.199 |   1.837 |    0.567 | 
     | U1055                  | A v -> Y ^   | INVX4   | 0.827 | 0.748 |   2.585 |    1.315 | 
     | U2363                  | A ^ -> Y v   | INVX1   | 0.679 | 0.644 |   3.229 |    1.959 | 
     | U2437                  | D v -> Y ^   | AOI22X1 | 0.179 | 0.255 |   3.484 |    2.214 | 
     | U1049                  | A ^ -> Y ^   | BUFX2   | 0.042 | 0.057 |   3.541 |    2.270 | 
     | U2438                  | A ^ -> Y v   | INVX1   | 0.023 | 0.034 |   3.574 |    2.304 | 
     | \xgmii_tx_hold_reg[52] | D v          | DFFSR   | 0.023 | 0.000 |   3.575 |    2.304 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |    1.270 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    1.270 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    1.270 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    1.270 | 
     | FECTS_clks_clk___L4_I4 | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    1.270 | 
     | \xgmii_tx_hold_reg[52] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    1.270 | 
     +------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Setup Check with Pin \xgmii_tx_hold_reg[16] /CLK 
Endpoint:   \xgmii_tx_hold_reg[16] /D (v) checked with  leading edge of 'clk'
Beginpoint: \cur_state_reg[3] /Q      (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  3.565
= Slack Time                   -1.261
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.261 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.261 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.261 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.261 | 
     | FECTS_clks_clk___L4_I7 | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.261 | 
     | \cur_state_reg[3]      | CLK ^ -> Q ^ | DFFSR   | 0.017 | 0.134 |   0.135 |   -1.126 | 
     | U912                   | A ^ -> Y ^   | BUFX2   | 0.144 | 0.119 |   0.253 |   -1.007 | 
     | U1738                  | A ^ -> Y v   | INVX1   | 0.021 | 0.069 |   0.323 |   -0.938 | 
     | U1922                  | B v -> Y ^   | NAND3X1 | 0.039 | 0.037 |   0.360 |   -0.900 | 
     | U914                   | A ^ -> Y ^   | BUFX2   | 0.398 | 0.261 |   0.621 |   -0.639 | 
     | U1923                  | A ^ -> Y v   | INVX1   | 0.091 | 0.148 |   0.769 |   -0.491 | 
     | U889                   | B v -> Y v   | AND2X2  | 0.363 | 0.193 |   0.962 |   -0.299 | 
     | U2579                  | A v -> Y ^   | INVX4   | 0.624 | 0.375 |   1.337 |    0.076 | 
     | U1928                  | C ^ -> Y v   | OAI21X1 | 0.231 | 0.301 |   1.638 |    0.378 | 
     | FE_OFC0_pop_pkt        | A v -> Y v   | BUFX4   | 0.585 | 0.199 |   1.837 |    0.576 | 
     | U1055                  | A v -> Y ^   | INVX4   | 0.827 | 0.748 |   2.585 |    1.325 | 
     | U2363                  | A ^ -> Y v   | INVX1   | 0.679 | 0.644 |   3.229 |    1.969 | 
     | U2364                  | D v -> Y ^   | AOI22X1 | 0.185 | 0.253 |   3.483 |    2.222 | 
     | U1015                  | A ^ -> Y ^   | BUFX2   | 0.037 | 0.051 |   3.533 |    2.273 | 
     | U2365                  | A ^ -> Y v   | INVX1   | 0.022 | 0.031 |   3.565 |    2.304 | 
     | \xgmii_tx_hold_reg[16] | D v          | DFFSR   | 0.022 | 0.000 |   3.565 |    2.304 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |    1.261 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    1.261 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    1.261 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    1.261 | 
     | FECTS_clks_clk___L4_I8 | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    1.261 | 
     | \xgmii_tx_hold_reg[16] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    1.261 | 
     +------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Setup Check with Pin \xgmii_tx_hold_reg[26] /CLK 
Endpoint:   \xgmii_tx_hold_reg[26] /D (v) checked with  leading edge of 'clk'
Beginpoint: \cur_state_reg[3] /Q      (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  3.563
= Slack Time                   -1.260
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.260 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.260 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.260 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.260 | 
     | FECTS_clks_clk___L4_I7 | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.260 | 
     | \cur_state_reg[3]      | CLK ^ -> Q ^ | DFFSR   | 0.017 | 0.134 |   0.135 |   -1.125 | 
     | U912                   | A ^ -> Y ^   | BUFX2   | 0.144 | 0.119 |   0.253 |   -1.006 | 
     | U1738                  | A ^ -> Y v   | INVX1   | 0.021 | 0.069 |   0.323 |   -0.937 | 
     | U1922                  | B v -> Y ^   | NAND3X1 | 0.039 | 0.037 |   0.360 |   -0.899 | 
     | U914                   | A ^ -> Y ^   | BUFX2   | 0.398 | 0.261 |   0.621 |   -0.638 | 
     | U1923                  | A ^ -> Y v   | INVX1   | 0.091 | 0.148 |   0.769 |   -0.490 | 
     | U889                   | B v -> Y v   | AND2X2  | 0.363 | 0.193 |   0.962 |   -0.298 | 
     | U2579                  | A v -> Y ^   | INVX4   | 0.624 | 0.375 |   1.337 |    0.077 | 
     | U1928                  | C ^ -> Y v   | OAI21X1 | 0.231 | 0.301 |   1.638 |    0.379 | 
     | FE_OFC0_pop_pkt        | A v -> Y v   | BUFX4   | 0.585 | 0.199 |   1.837 |    0.577 | 
     | U1055                  | A v -> Y ^   | INVX4   | 0.827 | 0.748 |   2.585 |    1.326 | 
     | U2363                  | A ^ -> Y v   | INVX1   | 0.679 | 0.644 |   3.229 |    1.970 | 
     | U2384                  | D v -> Y ^   | AOI22X1 | 0.198 | 0.250 |   3.479 |    2.220 | 
     | U1024                  | A ^ -> Y ^   | BUFX2   | 0.051 | 0.054 |   3.534 |    2.274 | 
     | U2385                  | A ^ -> Y v   | INVX1   | 0.013 | 0.030 |   3.563 |    2.304 | 
     | \xgmii_tx_hold_reg[26] | D v          | DFFSR   | 0.013 | 0.000 |   3.563 |    2.304 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |    1.260 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    1.260 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    1.260 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    1.260 | 
     | FECTS_clks_clk___L4_I7 | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    1.260 | 
     | \xgmii_tx_hold_reg[26] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    1.260 | 
     +------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Setup Check with Pin \xgmii_tx_hold_reg[21] /CLK 
Endpoint:   \xgmii_tx_hold_reg[21] /D (v) checked with  leading edge of 'clk'
Beginpoint: \cur_state_reg[3] /Q      (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  3.560
= Slack Time                   -1.256
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.256 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.256 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.256 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.256 | 
     | FECTS_clks_clk___L4_I7 | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.256 | 
     | \cur_state_reg[3]      | CLK ^ -> Q ^ | DFFSR   | 0.017 | 0.134 |   0.135 |   -1.121 | 
     | U912                   | A ^ -> Y ^   | BUFX2   | 0.144 | 0.119 |   0.253 |   -1.002 | 
     | U1738                  | A ^ -> Y v   | INVX1   | 0.021 | 0.069 |   0.323 |   -0.933 | 
     | U1922                  | B v -> Y ^   | NAND3X1 | 0.039 | 0.037 |   0.360 |   -0.896 | 
     | U914                   | A ^ -> Y ^   | BUFX2   | 0.398 | 0.261 |   0.621 |   -0.635 | 
     | U1923                  | A ^ -> Y v   | INVX1   | 0.091 | 0.148 |   0.769 |   -0.487 | 
     | U889                   | B v -> Y v   | AND2X2  | 0.363 | 0.193 |   0.962 |   -0.294 | 
     | U2579                  | A v -> Y ^   | INVX4   | 0.624 | 0.375 |   1.337 |    0.081 | 
     | U1928                  | C ^ -> Y v   | OAI21X1 | 0.231 | 0.301 |   1.638 |    0.382 | 
     | FE_OFC0_pop_pkt        | A v -> Y v   | BUFX4   | 0.585 | 0.199 |   1.837 |    0.581 | 
     | U1055                  | A v -> Y ^   | INVX4   | 0.827 | 0.748 |   2.585 |    1.329 | 
     | U2363                  | A ^ -> Y v   | INVX1   | 0.679 | 0.644 |   3.229 |    1.973 | 
     | U2374                  | D v -> Y ^   | AOI22X1 | 0.176 | 0.255 |   3.484 |    2.228 | 
     | U1020                  | A ^ -> Y ^   | BUFX2   | 0.034 | 0.051 |   3.535 |    2.279 | 
     | U2375                  | A ^ -> Y v   | INVX1   | 0.014 | 0.025 |   3.560 |    2.304 | 
     | \xgmii_tx_hold_reg[21] | D v          | DFFSR   | 0.014 | 0.000 |   3.560 |    2.304 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |    1.256 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    1.256 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    1.256 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    1.256 | 
     | FECTS_clks_clk___L4_I3 | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    1.256 | 
     | \xgmii_tx_hold_reg[21] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    1.256 | 
     +------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Setup Check with Pin \xgmii_tx_hold_reg[25] /CLK 
Endpoint:   \xgmii_tx_hold_reg[25] /D (v) checked with  leading edge of 'clk'
Beginpoint: \cur_state_reg[3] /Q      (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  3.559
= Slack Time                   -1.255
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.255 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.255 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.255 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.255 | 
     | FECTS_clks_clk___L4_I7 | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.255 | 
     | \cur_state_reg[3]      | CLK ^ -> Q ^ | DFFSR   | 0.017 | 0.134 |   0.135 |   -1.120 | 
     | U912                   | A ^ -> Y ^   | BUFX2   | 0.144 | 0.119 |   0.253 |   -1.001 | 
     | U1738                  | A ^ -> Y v   | INVX1   | 0.021 | 0.069 |   0.323 |   -0.932 | 
     | U1922                  | B v -> Y ^   | NAND3X1 | 0.039 | 0.037 |   0.360 |   -0.894 | 
     | U914                   | A ^ -> Y ^   | BUFX2   | 0.398 | 0.261 |   0.621 |   -0.633 | 
     | U1923                  | A ^ -> Y v   | INVX1   | 0.091 | 0.148 |   0.769 |   -0.485 | 
     | U889                   | B v -> Y v   | AND2X2  | 0.363 | 0.193 |   0.962 |   -0.293 | 
     | U2579                  | A v -> Y ^   | INVX4   | 0.624 | 0.375 |   1.337 |    0.082 | 
     | U1928                  | C ^ -> Y v   | OAI21X1 | 0.231 | 0.301 |   1.638 |    0.384 | 
     | FE_OFC0_pop_pkt        | A v -> Y v   | BUFX4   | 0.585 | 0.199 |   1.837 |    0.582 | 
     | U1055                  | A v -> Y ^   | INVX4   | 0.827 | 0.748 |   2.585 |    1.331 | 
     | U2363                  | A ^ -> Y v   | INVX1   | 0.679 | 0.644 |   3.229 |    1.975 | 
     | U2382                  | D v -> Y ^   | AOI22X1 | 0.182 | 0.251 |   3.480 |    2.226 | 
     | U1023                  | A ^ -> Y ^   | BUFX2   | 0.031 | 0.048 |   3.528 |    2.274 | 
     | U2383                  | A ^ -> Y v   | INVX1   | 0.023 | 0.030 |   3.559 |    2.304 | 
     | \xgmii_tx_hold_reg[25] | D v          | DFFSR   | 0.023 | 0.000 |   3.559 |    2.304 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |    1.255 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    1.255 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    1.255 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    1.255 | 
     | FECTS_clks_clk___L4_I3 | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    1.255 | 
     | \xgmii_tx_hold_reg[25] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    1.255 | 
     +------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Setup Check with Pin \xgmii_tx_hold_reg[24] /CLK 
Endpoint:   \xgmii_tx_hold_reg[24] /D (v) checked with  leading edge of 'clk'
Beginpoint: \cur_state_reg[3] /Q      (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  3.557
= Slack Time                   -1.252
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.252 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.252 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.252 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.252 | 
     | FECTS_clks_clk___L4_I7 | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.252 | 
     | \cur_state_reg[3]      | CLK ^ -> Q ^ | DFFSR   | 0.017 | 0.134 |   0.135 |   -1.118 | 
     | U912                   | A ^ -> Y ^   | BUFX2   | 0.144 | 0.119 |   0.253 |   -0.999 | 
     | U1738                  | A ^ -> Y v   | INVX1   | 0.021 | 0.069 |   0.323 |   -0.930 | 
     | U1922                  | B v -> Y ^   | NAND3X1 | 0.039 | 0.037 |   0.360 |   -0.892 | 
     | U914                   | A ^ -> Y ^   | BUFX2   | 0.398 | 0.261 |   0.621 |   -0.631 | 
     | U1923                  | A ^ -> Y v   | INVX1   | 0.091 | 0.148 |   0.769 |   -0.483 | 
     | U889                   | B v -> Y v   | AND2X2  | 0.363 | 0.193 |   0.962 |   -0.291 | 
     | U2579                  | A v -> Y ^   | INVX4   | 0.624 | 0.375 |   1.337 |    0.084 | 
     | U1928                  | C ^ -> Y v   | OAI21X1 | 0.231 | 0.301 |   1.638 |    0.386 | 
     | FE_OFC0_pop_pkt        | A v -> Y v   | BUFX4   | 0.585 | 0.199 |   1.837 |    0.584 | 
     | U1055                  | A v -> Y ^   | INVX4   | 0.827 | 0.748 |   2.585 |    1.333 | 
     | U2363                  | A ^ -> Y v   | INVX1   | 0.679 | 0.644 |   3.229 |    1.977 | 
     | U2380                  | D v -> Y ^   | AOI22X1 | 0.180 | 0.237 |   3.466 |    2.213 | 
     | U1755                  | A ^ -> Y ^   | BUFX2   | 0.044 | 0.058 |   3.524 |    2.271 | 
     | U2381                  | A ^ -> Y v   | INVX1   | 0.021 | 0.033 |   3.557 |    2.304 | 
     | \xgmii_tx_hold_reg[24] | D v          | DFFSR   | 0.021 | 0.000 |   3.557 |    2.304 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |    1.252 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    1.252 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    1.252 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    1.252 | 
     | FECTS_clks_clk___L4_I8 | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    1.252 | 
     | \xgmii_tx_hold_reg[24] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    1.252 | 
     +------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Setup Check with Pin \xgmii_tx_hold_reg[51] /CLK 
Endpoint:   \xgmii_tx_hold_reg[51] /D (v) checked with  leading edge of 'clk'
Beginpoint: \cur_state_reg[3] /Q      (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  3.556
= Slack Time                   -1.251
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.251 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.251 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.251 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.251 | 
     | FECTS_clks_clk___L4_I7 | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.251 | 
     | \cur_state_reg[3]      | CLK ^ -> Q ^ | DFFSR   | 0.017 | 0.134 |   0.135 |   -1.117 | 
     | U912                   | A ^ -> Y ^   | BUFX2   | 0.144 | 0.119 |   0.253 |   -0.998 | 
     | U1738                  | A ^ -> Y v   | INVX1   | 0.021 | 0.069 |   0.323 |   -0.929 | 
     | U1922                  | B v -> Y ^   | NAND3X1 | 0.039 | 0.037 |   0.360 |   -0.891 | 
     | U914                   | A ^ -> Y ^   | BUFX2   | 0.398 | 0.261 |   0.621 |   -0.630 | 
     | U1923                  | A ^ -> Y v   | INVX1   | 0.091 | 0.148 |   0.769 |   -0.482 | 
     | U889                   | B v -> Y v   | AND2X2  | 0.363 | 0.193 |   0.962 |   -0.290 | 
     | U2579                  | A v -> Y ^   | INVX4   | 0.624 | 0.375 |   1.337 |    0.085 | 
     | U1928                  | C ^ -> Y v   | OAI21X1 | 0.231 | 0.301 |   1.638 |    0.387 | 
     | FE_OFC0_pop_pkt        | A v -> Y v   | BUFX4   | 0.585 | 0.199 |   1.837 |    0.585 | 
     | U1055                  | A v -> Y ^   | INVX4   | 0.827 | 0.748 |   2.585 |    1.334 | 
     | U2363                  | A ^ -> Y v   | INVX1   | 0.679 | 0.644 |   3.229 |    1.978 | 
     | U2435                  | D v -> Y ^   | AOI22X1 | 0.174 | 0.245 |   3.474 |    2.223 | 
     | U1048                  | A ^ -> Y ^   | BUFX2   | 0.036 | 0.052 |   3.527 |    2.275 | 
     | U2436                  | A ^ -> Y v   | INVX1   | 0.019 | 0.029 |   3.556 |    2.304 | 
     | \xgmii_tx_hold_reg[51] | D v          | DFFSR   | 0.019 | 0.000 |   3.556 |    2.304 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |    1.251 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    1.251 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    1.251 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    1.251 | 
     | FECTS_clks_clk___L4_I7 | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    1.251 | 
     | \xgmii_tx_hold_reg[51] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    1.251 | 
     +------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Setup Check with Pin \xgmii_tx_hold_reg[19] /CLK 
Endpoint:   \xgmii_tx_hold_reg[19] /D (v) checked with  leading edge of 'clk'
Beginpoint: \cur_state_reg[3] /Q      (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  3.549
= Slack Time                   -1.245
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.245 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.245 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.245 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.245 | 
     | FECTS_clks_clk___L4_I7 | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.245 | 
     | \cur_state_reg[3]      | CLK ^ -> Q ^ | DFFSR   | 0.017 | 0.134 |   0.135 |   -1.111 | 
     | U912                   | A ^ -> Y ^   | BUFX2   | 0.144 | 0.119 |   0.253 |   -0.992 | 
     | U1738                  | A ^ -> Y v   | INVX1   | 0.021 | 0.069 |   0.323 |   -0.923 | 
     | U1922                  | B v -> Y ^   | NAND3X1 | 0.039 | 0.037 |   0.360 |   -0.885 | 
     | U914                   | A ^ -> Y ^   | BUFX2   | 0.398 | 0.261 |   0.621 |   -0.624 | 
     | U1923                  | A ^ -> Y v   | INVX1   | 0.091 | 0.148 |   0.769 |   -0.476 | 
     | U889                   | B v -> Y v   | AND2X2  | 0.363 | 0.193 |   0.962 |   -0.284 | 
     | U2579                  | A v -> Y ^   | INVX4   | 0.624 | 0.375 |   1.337 |    0.091 | 
     | U1928                  | C ^ -> Y v   | OAI21X1 | 0.231 | 0.301 |   1.638 |    0.393 | 
     | FE_OFC0_pop_pkt        | A v -> Y v   | BUFX4   | 0.585 | 0.199 |   1.837 |    0.591 | 
     | U1055                  | A v -> Y ^   | INVX4   | 0.827 | 0.748 |   2.585 |    1.340 | 
     | U2363                  | A ^ -> Y v   | INVX1   | 0.679 | 0.644 |   3.229 |    1.984 | 
     | U2370                  | D v -> Y ^   | AOI22X1 | 0.179 | 0.242 |   3.472 |    2.226 | 
     | U1018                  | A ^ -> Y ^   | BUFX2   | 0.036 | 0.052 |   3.524 |    2.278 | 
     | U2371                  | A ^ -> Y v   | INVX1   | 0.014 | 0.025 |   3.549 |    2.304 | 
     | \xgmii_tx_hold_reg[19] | D v          | DFFSR   | 0.014 | 0.000 |   3.549 |    2.304 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |    1.245 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    1.245 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    1.245 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    1.245 | 
     | FECTS_clks_clk___L4_I5 | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    1.245 | 
     | \xgmii_tx_hold_reg[19] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    1.245 | 
     +------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Setup Check with Pin \xgmii_tx_hold_reg[22] /CLK 
Endpoint:   \xgmii_tx_hold_reg[22] /D (v) checked with  leading edge of 'clk'
Beginpoint: \cur_state_reg[3] /Q      (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.145
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.305
- Arrival Time                  3.546
= Slack Time                   -1.241
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.241 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.241 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.241 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.241 | 
     | FECTS_clks_clk___L4_I7 | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.241 | 
     | \cur_state_reg[3]      | CLK ^ -> Q ^ | DFFSR   | 0.017 | 0.134 |   0.135 |   -1.106 | 
     | U912                   | A ^ -> Y ^   | BUFX2   | 0.144 | 0.119 |   0.253 |   -0.988 | 
     | U1738                  | A ^ -> Y v   | INVX1   | 0.021 | 0.069 |   0.323 |   -0.918 | 
     | U1922                  | B v -> Y ^   | NAND3X1 | 0.039 | 0.037 |   0.360 |   -0.881 | 
     | U914                   | A ^ -> Y ^   | BUFX2   | 0.398 | 0.261 |   0.621 |   -0.620 | 
     | U1923                  | A ^ -> Y v   | INVX1   | 0.091 | 0.148 |   0.769 |   -0.472 | 
     | U889                   | B v -> Y v   | AND2X2  | 0.363 | 0.193 |   0.962 |   -0.279 | 
     | U2579                  | A v -> Y ^   | INVX4   | 0.624 | 0.375 |   1.337 |    0.096 | 
     | U1928                  | C ^ -> Y v   | OAI21X1 | 0.231 | 0.301 |   1.638 |    0.397 | 
     | FE_OFC0_pop_pkt        | A v -> Y v   | BUFX4   | 0.585 | 0.199 |   1.837 |    0.596 | 
     | U1055                  | A v -> Y ^   | INVX4   | 0.827 | 0.748 |   2.585 |    1.344 | 
     | U2363                  | A ^ -> Y v   | INVX1   | 0.679 | 0.644 |   3.229 |    1.988 | 
     | U2376                  | D v -> Y ^   | AOI22X1 | 0.180 | 0.236 |   3.465 |    2.224 | 
     | U1021                  | A ^ -> Y ^   | BUFX2   | 0.030 | 0.048 |   3.513 |    2.272 | 
     | U2377                  | A ^ -> Y v   | INVX1   | 0.026 | 0.032 |   3.545 |    2.304 | 
     | \xgmii_tx_hold_reg[22] | D v          | DFFSR   | 0.026 | 0.000 |   3.546 |    2.305 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |    1.241 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    1.241 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    1.241 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    1.241 | 
     | FECTS_clks_clk___L4_I6 | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    1.241 | 
     | \xgmii_tx_hold_reg[22] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    1.241 | 
     +------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Setup Check with Pin \xgmii_tx_hold_reg[55] /CLK 
Endpoint:   \xgmii_tx_hold_reg[55] /D (v) checked with  leading edge of 'clk'
Beginpoint: \cur_state_reg[3] /Q      (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  3.540
= Slack Time                   -1.236
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.236 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.236 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.236 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.236 | 
     | FECTS_clks_clk___L4_I7 | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.236 | 
     | \cur_state_reg[3]      | CLK ^ -> Q ^ | DFFSR   | 0.017 | 0.134 |   0.135 |   -1.102 | 
     | U912                   | A ^ -> Y ^   | BUFX2   | 0.144 | 0.119 |   0.253 |   -0.983 | 
     | U1738                  | A ^ -> Y v   | INVX1   | 0.021 | 0.069 |   0.323 |   -0.913 | 
     | U1922                  | B v -> Y ^   | NAND3X1 | 0.039 | 0.037 |   0.360 |   -0.876 | 
     | U914                   | A ^ -> Y ^   | BUFX2   | 0.398 | 0.261 |   0.621 |   -0.615 | 
     | U1923                  | A ^ -> Y v   | INVX1   | 0.091 | 0.148 |   0.769 |   -0.467 | 
     | U889                   | B v -> Y v   | AND2X2  | 0.363 | 0.193 |   0.962 |   -0.274 | 
     | U2579                  | A v -> Y ^   | INVX4   | 0.624 | 0.375 |   1.337 |    0.101 | 
     | U1928                  | C ^ -> Y v   | OAI21X1 | 0.231 | 0.301 |   1.638 |    0.402 | 
     | FE_OFC0_pop_pkt        | A v -> Y v   | BUFX4   | 0.585 | 0.199 |   1.837 |    0.601 | 
     | U1055                  | A v -> Y ^   | INVX4   | 0.827 | 0.748 |   2.585 |    1.349 | 
     | U2363                  | A ^ -> Y v   | INVX1   | 0.679 | 0.644 |   3.229 |    1.993 | 
     | U2443                  | D v -> Y ^   | AOI22X1 | 0.184 | 0.234 |   3.464 |    2.227 | 
     | U1052                  | A ^ -> Y ^   | BUFX2   | 0.033 | 0.048 |   3.512 |    2.275 | 
     | U2444                  | A ^ -> Y v   | INVX1   | 0.020 | 0.029 |   3.540 |    2.304 | 
     | \xgmii_tx_hold_reg[55] | D v          | DFFSR   | 0.020 | 0.000 |   3.540 |    2.304 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |    1.236 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    1.236 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    1.236 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    1.236 | 
     | FECTS_clks_clk___L4_I6 | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    1.236 | 
     | \xgmii_tx_hold_reg[55] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    1.236 | 
     +------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Setup Check with Pin \xgmii_tx_hold_reg[32] /CLK 
Endpoint:   \xgmii_tx_hold_reg[32] /D (v) checked with  leading edge of 'clk'
Beginpoint: \cur_state_reg[3] /Q      (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  3.538
= Slack Time                   -1.234
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.234 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.234 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.234 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.234 | 
     | FECTS_clks_clk___L4_I7 | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.234 | 
     | \cur_state_reg[3]      | CLK ^ -> Q ^ | DFFSR   | 0.017 | 0.134 |   0.135 |   -1.100 | 
     | U912                   | A ^ -> Y ^   | BUFX2   | 0.144 | 0.119 |   0.253 |   -0.981 | 
     | U1738                  | A ^ -> Y v   | INVX1   | 0.021 | 0.069 |   0.323 |   -0.912 | 
     | U1922                  | B v -> Y ^   | NAND3X1 | 0.039 | 0.037 |   0.360 |   -0.874 | 
     | U914                   | A ^ -> Y ^   | BUFX2   | 0.398 | 0.261 |   0.621 |   -0.613 | 
     | U1923                  | A ^ -> Y v   | INVX1   | 0.091 | 0.148 |   0.769 |   -0.465 | 
     | U889                   | B v -> Y v   | AND2X2  | 0.363 | 0.193 |   0.962 |   -0.273 | 
     | U2579                  | A v -> Y ^   | INVX4   | 0.624 | 0.375 |   1.337 |    0.102 | 
     | U1928                  | C ^ -> Y v   | OAI21X1 | 0.231 | 0.301 |   1.638 |    0.404 | 
     | FE_OFC0_pop_pkt        | A v -> Y v   | BUFX4   | 0.585 | 0.199 |   1.837 |    0.603 | 
     | U1055                  | A v -> Y ^   | INVX4   | 0.827 | 0.748 |   2.585 |    1.351 | 
     | U2363                  | A ^ -> Y v   | INVX1   | 0.679 | 0.644 |   3.229 |    1.995 | 
     | U2397                  | D v -> Y ^   | AOI22X1 | 0.183 | 0.235 |   3.465 |    2.230 | 
     | U1029                  | A ^ -> Y ^   | BUFX2   | 0.032 | 0.048 |   3.513 |    2.278 | 
     | U2398                  | A ^ -> Y v   | INVX1   | 0.015 | 0.025 |   3.538 |    2.304 | 
     | \xgmii_tx_hold_reg[32] | D v          | DFFSR   | 0.015 | 0.000 |   3.538 |    2.304 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |    1.234 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    1.234 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    1.234 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    1.234 | 
     | FECTS_clks_clk___L4_I7 | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    1.234 | 
     | \xgmii_tx_hold_reg[32] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    1.234 | 
     +------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Setup Check with Pin \xgmii_tx_hold_reg[15] /CLK 
Endpoint:   \xgmii_tx_hold_reg[15] /D (v) checked with  leading edge of 'clk'
Beginpoint: \cur_state_reg[3] /Q      (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  3.525
= Slack Time                   -1.221
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.221 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.221 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.221 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.221 | 
     | FECTS_clks_clk___L4_I7 | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.221 | 
     | \cur_state_reg[3]      | CLK ^ -> Q ^ | DFFSR   | 0.017 | 0.134 |   0.135 |   -1.086 | 
     | U912                   | A ^ -> Y ^   | BUFX2   | 0.144 | 0.119 |   0.253 |   -0.967 | 
     | U1738                  | A ^ -> Y v   | INVX1   | 0.021 | 0.069 |   0.323 |   -0.898 | 
     | U1922                  | B v -> Y ^   | NAND3X1 | 0.039 | 0.037 |   0.360 |   -0.861 | 
     | U914                   | A ^ -> Y ^   | BUFX2   | 0.398 | 0.261 |   0.621 |   -0.600 | 
     | U1923                  | A ^ -> Y v   | INVX1   | 0.091 | 0.148 |   0.769 |   -0.452 | 
     | U889                   | B v -> Y v   | AND2X2  | 0.363 | 0.193 |   0.962 |   -0.259 | 
     | U2579                  | A v -> Y ^   | INVX4   | 0.624 | 0.375 |   1.337 |    0.116 | 
     | U1928                  | C ^ -> Y v   | OAI21X1 | 0.231 | 0.301 |   1.638 |    0.417 | 
     | FE_OFC0_pop_pkt        | A v -> Y v   | BUFX4   | 0.585 | 0.199 |   1.837 |    0.616 | 
     | U1055                  | A v -> Y ^   | INVX4   | 0.827 | 0.748 |   2.585 |    1.364 | 
     | U2360                  | A ^ -> Y v   | INVX1   | 0.638 | 0.544 |   3.129 |    1.909 | 
     | U2361                  | D v -> Y ^   | AOI22X1 | 0.274 | 0.321 |   3.450 |    2.230 | 
     | U1014                  | A ^ -> Y ^   | BUFX2   | 0.075 | 0.038 |   3.488 |    2.267 | 
     | U2362                  | A ^ -> Y v   | INVX1   | 0.011 | 0.036 |   3.525 |    2.304 | 
     | \xgmii_tx_hold_reg[15] | D v          | DFFSR   | 0.011 | 0.000 |   3.525 |    2.304 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |    1.221 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    1.221 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    1.221 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    1.221 | 
     | FECTS_clks_clk___L4_I5 | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    1.221 | 
     | \xgmii_tx_hold_reg[15] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    1.221 | 
     +------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Setup Check with Pin \xgmii_tx_hold_reg[23] /CLK 
Endpoint:   \xgmii_tx_hold_reg[23] /D (v) checked with  leading edge of 'clk'
Beginpoint: \cur_state_reg[3] /Q      (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  3.483
= Slack Time                   -1.179
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.179 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.179 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.179 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.179 | 
     | FECTS_clks_clk___L4_I7 | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.179 | 
     | \cur_state_reg[3]      | CLK ^ -> Q ^ | DFFSR   | 0.017 | 0.134 |   0.135 |   -1.044 | 
     | U912                   | A ^ -> Y ^   | BUFX2   | 0.144 | 0.119 |   0.253 |   -0.925 | 
     | U1738                  | A ^ -> Y v   | INVX1   | 0.021 | 0.069 |   0.323 |   -0.856 | 
     | U1922                  | B v -> Y ^   | NAND3X1 | 0.039 | 0.037 |   0.360 |   -0.818 | 
     | U914                   | A ^ -> Y ^   | BUFX2   | 0.398 | 0.261 |   0.621 |   -0.558 | 
     | U1923                  | A ^ -> Y v   | INVX1   | 0.091 | 0.148 |   0.769 |   -0.409 | 
     | U889                   | B v -> Y v   | AND2X2  | 0.363 | 0.193 |   0.962 |   -0.217 | 
     | U2579                  | A v -> Y ^   | INVX4   | 0.624 | 0.375 |   1.337 |    0.158 | 
     | U1928                  | C ^ -> Y v   | OAI21X1 | 0.231 | 0.301 |   1.638 |    0.460 | 
     | FE_OFC0_pop_pkt        | A v -> Y v   | BUFX4   | 0.585 | 0.199 |   1.837 |    0.658 | 
     | U1055                  | A v -> Y ^   | INVX4   | 0.827 | 0.748 |   2.585 |    1.406 | 
     | U2360                  | A ^ -> Y v   | INVX1   | 0.638 | 0.544 |   3.129 |    1.951 | 
     | U2378                  | D v -> Y ^   | AOI22X1 | 0.187 | 0.269 |   3.399 |    2.220 | 
     | U1022                  | A ^ -> Y ^   | BUFX2   | 0.043 | 0.054 |   3.453 |    2.274 | 
     | U2379                  | A ^ -> Y v   | INVX1   | 0.016 | 0.030 |   3.483 |    2.304 | 
     | \xgmii_tx_hold_reg[23] | D v          | DFFSR   | 0.016 | 0.000 |   3.483 |    2.304 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |    1.179 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    1.179 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    1.179 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    1.179 | 
     | FECTS_clks_clk___L4_I7 | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    1.179 | 
     | \xgmii_tx_hold_reg[23] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    1.179 | 
     +------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Setup Check with Pin \xgmii_tx_hold_reg[43] /CLK 
Endpoint:   \xgmii_tx_hold_reg[43] /D (v) checked with  leading edge of 'clk'
Beginpoint: \cur_state_reg[3] /Q      (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  3.474
= Slack Time                   -1.170
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.170 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.170 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.170 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.170 | 
     | FECTS_clks_clk___L4_I7 | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.170 | 
     | \cur_state_reg[3]      | CLK ^ -> Q ^ | DFFSR   | 0.017 | 0.134 |   0.135 |   -1.035 | 
     | U912                   | A ^ -> Y ^   | BUFX2   | 0.144 | 0.119 |   0.253 |   -0.916 | 
     | U1738                  | A ^ -> Y v   | INVX1   | 0.021 | 0.069 |   0.323 |   -0.847 | 
     | U1922                  | B v -> Y ^   | NAND3X1 | 0.039 | 0.037 |   0.360 |   -0.809 | 
     | U914                   | A ^ -> Y ^   | BUFX2   | 0.398 | 0.261 |   0.621 |   -0.549 | 
     | U1923                  | A ^ -> Y v   | INVX1   | 0.091 | 0.148 |   0.769 |   -0.400 | 
     | U889                   | B v -> Y v   | AND2X2  | 0.363 | 0.193 |   0.962 |   -0.208 | 
     | U2579                  | A v -> Y ^   | INVX4   | 0.624 | 0.375 |   1.337 |    0.167 | 
     | U1928                  | C ^ -> Y v   | OAI21X1 | 0.231 | 0.301 |   1.638 |    0.469 | 
     | FE_OFC0_pop_pkt        | A v -> Y v   | BUFX4   | 0.585 | 0.199 |   1.837 |    0.667 | 
     | U1055                  | A v -> Y ^   | INVX4   | 0.827 | 0.748 |   2.585 |    1.415 | 
     | U2360                  | A ^ -> Y v   | INVX1   | 0.638 | 0.544 |   3.129 |    1.960 | 
     | U2419                  | D v -> Y ^   | AOI22X1 | 0.202 | 0.258 |   3.388 |    2.218 | 
     | U1040                  | A ^ -> Y ^   | BUFX2   | 0.052 | 0.053 |   3.441 |    2.271 | 
     | U2420                  | A ^ -> Y v   | INVX1   | 0.017 | 0.033 |   3.474 |    2.304 | 
     | \xgmii_tx_hold_reg[43] | D v          | DFFSR   | 0.017 | 0.000 |   3.474 |    2.304 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |    1.170 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    1.170 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    1.170 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    1.170 | 
     | FECTS_clks_clk___L4_I8 | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    1.170 | 
     | \xgmii_tx_hold_reg[43] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    1.170 | 
     +------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Setup Check with Pin \xgmii_tx_hold_reg[45] /CLK 
Endpoint:   \xgmii_tx_hold_reg[45] /D (v) checked with  leading edge of 'clk'
Beginpoint: \cur_state_reg[3] /Q      (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  3.467
= Slack Time                   -1.163
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.163 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.163 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.163 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.163 | 
     | FECTS_clks_clk___L4_I7 | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.163 | 
     | \cur_state_reg[3]      | CLK ^ -> Q ^ | DFFSR   | 0.017 | 0.134 |   0.135 |   -1.029 | 
     | U912                   | A ^ -> Y ^   | BUFX2   | 0.144 | 0.119 |   0.253 |   -0.910 | 
     | U1738                  | A ^ -> Y v   | INVX1   | 0.021 | 0.069 |   0.323 |   -0.840 | 
     | U1922                  | B v -> Y ^   | NAND3X1 | 0.039 | 0.037 |   0.360 |   -0.803 | 
     | U914                   | A ^ -> Y ^   | BUFX2   | 0.398 | 0.261 |   0.621 |   -0.542 | 
     | U1923                  | A ^ -> Y v   | INVX1   | 0.091 | 0.148 |   0.769 |   -0.394 | 
     | U889                   | B v -> Y v   | AND2X2  | 0.363 | 0.193 |   0.962 |   -0.201 | 
     | U2579                  | A v -> Y ^   | INVX4   | 0.624 | 0.375 |   1.337 |    0.174 | 
     | U1928                  | C ^ -> Y v   | OAI21X1 | 0.231 | 0.301 |   1.638 |    0.475 | 
     | FE_OFC0_pop_pkt        | A v -> Y v   | BUFX4   | 0.585 | 0.199 |   1.837 |    0.674 | 
     | U1055                  | A v -> Y ^   | INVX4   | 0.827 | 0.748 |   2.585 |    1.422 | 
     | U2360                  | A ^ -> Y v   | INVX1   | 0.638 | 0.544 |   3.129 |    1.966 | 
     | U2423                  | D v -> Y ^   | AOI22X1 | 0.167 | 0.255 |   3.384 |    2.221 | 
     | U1042                  | A ^ -> Y ^   | BUFX2   | 0.037 | 0.053 |   3.438 |    2.275 | 
     | U2424                  | A ^ -> Y v   | INVX1   | 0.019 | 0.029 |   3.467 |    2.304 | 
     | \xgmii_tx_hold_reg[45] | D v          | DFFSR   | 0.019 | 0.000 |   3.467 |    2.304 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |    1.163 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    1.163 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    1.163 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    1.163 | 
     | FECTS_clks_clk___L4_I8 | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    1.163 | 
     | \xgmii_tx_hold_reg[45] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    1.163 | 
     +------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Setup Check with Pin \xgmii_tx_hold_reg[41] /CLK 
Endpoint:   \xgmii_tx_hold_reg[41] /D (v) checked with  leading edge of 'clk'
Beginpoint: \cur_state_reg[3] /Q      (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  3.463
= Slack Time                   -1.159
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.159 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.159 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.159 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.159 | 
     | FECTS_clks_clk___L4_I7 | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.159 | 
     | \cur_state_reg[3]      | CLK ^ -> Q ^ | DFFSR   | 0.017 | 0.134 |   0.135 |   -1.025 | 
     | U912                   | A ^ -> Y ^   | BUFX2   | 0.144 | 0.119 |   0.253 |   -0.906 | 
     | U1738                  | A ^ -> Y v   | INVX1   | 0.021 | 0.069 |   0.323 |   -0.836 | 
     | U1922                  | B v -> Y ^   | NAND3X1 | 0.039 | 0.037 |   0.360 |   -0.799 | 
     | U914                   | A ^ -> Y ^   | BUFX2   | 0.398 | 0.261 |   0.621 |   -0.538 | 
     | U1923                  | A ^ -> Y v   | INVX1   | 0.091 | 0.148 |   0.769 |   -0.390 | 
     | U889                   | B v -> Y v   | AND2X2  | 0.363 | 0.193 |   0.962 |   -0.197 | 
     | U2579                  | A v -> Y ^   | INVX4   | 0.624 | 0.375 |   1.337 |    0.178 | 
     | U1928                  | C ^ -> Y v   | OAI21X1 | 0.231 | 0.301 |   1.638 |    0.479 | 
     | FE_OFC0_pop_pkt        | A v -> Y v   | BUFX4   | 0.585 | 0.199 |   1.837 |    0.678 | 
     | U1055                  | A v -> Y ^   | INVX4   | 0.827 | 0.748 |   2.585 |    1.426 | 
     | U2360                  | A ^ -> Y v   | INVX1   | 0.638 | 0.544 |   3.129 |    1.970 | 
     | U2415                  | D v -> Y ^   | AOI22X1 | 0.168 | 0.256 |   3.385 |    2.226 | 
     | U1038                  | A ^ -> Y ^   | BUFX2   | 0.029 | 0.048 |   3.433 |    2.274 | 
     | U2416                  | A ^ -> Y v   | INVX1   | 0.024 | 0.030 |   3.463 |    2.304 | 
     | \xgmii_tx_hold_reg[41] | D v          | DFFSR   | 0.024 | 0.000 |   3.463 |    2.304 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |    1.159 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    1.159 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    1.159 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    1.159 | 
     | FECTS_clks_clk___L4_I8 | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    1.159 | 
     | \xgmii_tx_hold_reg[41] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    1.159 | 
     +------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Setup Check with Pin \xgmii_tx_hold_reg[18] /CLK 
Endpoint:   \xgmii_tx_hold_reg[18] /D (v) checked with  leading edge of 'clk'
Beginpoint: \cur_state_reg[3] /Q      (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  3.454
= Slack Time                   -1.150
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.150 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.150 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.150 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.150 | 
     | FECTS_clks_clk___L4_I7 | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.150 | 
     | \cur_state_reg[3]      | CLK ^ -> Q ^ | DFFSR   | 0.017 | 0.134 |   0.135 |   -1.015 | 
     | U912                   | A ^ -> Y ^   | BUFX2   | 0.144 | 0.119 |   0.253 |   -0.896 | 
     | U1738                  | A ^ -> Y v   | INVX1   | 0.021 | 0.069 |   0.323 |   -0.827 | 
     | U1922                  | B v -> Y ^   | NAND3X1 | 0.039 | 0.037 |   0.360 |   -0.789 | 
     | U914                   | A ^ -> Y ^   | BUFX2   | 0.398 | 0.261 |   0.621 |   -0.529 | 
     | U1923                  | A ^ -> Y v   | INVX1   | 0.091 | 0.148 |   0.769 |   -0.380 | 
     | U889                   | B v -> Y v   | AND2X2  | 0.363 | 0.193 |   0.962 |   -0.188 | 
     | U2579                  | A v -> Y ^   | INVX4   | 0.624 | 0.375 |   1.337 |    0.187 | 
     | U1928                  | C ^ -> Y v   | OAI21X1 | 0.231 | 0.301 |   1.638 |    0.489 | 
     | FE_OFC0_pop_pkt        | A v -> Y v   | BUFX4   | 0.585 | 0.199 |   1.837 |    0.687 | 
     | U1055                  | A v -> Y ^   | INVX4   | 0.827 | 0.748 |   2.585 |    1.435 | 
     | U2360                  | A ^ -> Y v   | INVX1   | 0.638 | 0.544 |   3.129 |    1.980 | 
     | U2368                  | D v -> Y ^   | AOI22X1 | 0.199 | 0.253 |   3.383 |    2.233 | 
     | U1017                  | A ^ -> Y ^   | BUFX2   | 0.038 | 0.044 |   3.427 |    2.277 | 
     | U2369                  | A ^ -> Y v   | INVX1   | 0.015 | 0.027 |   3.454 |    2.304 | 
     | \xgmii_tx_hold_reg[18] | D v          | DFFSR   | 0.015 | 0.000 |   3.454 |    2.304 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |    1.150 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    1.150 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    1.150 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    1.150 | 
     | FECTS_clks_clk___L4_I8 | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    1.150 | 
     | \xgmii_tx_hold_reg[18] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    1.150 | 
     +------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Setup Check with Pin \xgmii_tx_hold_reg[58] /CLK 
Endpoint:   \xgmii_tx_hold_reg[58] /D (v) checked with  leading edge of 'clk'
Beginpoint: \cur_state_reg[3] /Q      (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.145
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.305
- Arrival Time                  3.446
= Slack Time                   -1.141
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.141 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.141 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.141 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.141 | 
     | FECTS_clks_clk___L4_I7 | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.141 | 
     | \cur_state_reg[3]      | CLK ^ -> Q ^ | DFFSR   | 0.017 | 0.134 |   0.135 |   -1.007 | 
     | U912                   | A ^ -> Y ^   | BUFX2   | 0.144 | 0.119 |   0.253 |   -0.888 | 
     | U1738                  | A ^ -> Y v   | INVX1   | 0.021 | 0.069 |   0.323 |   -0.818 | 
     | U1922                  | B v -> Y ^   | NAND3X1 | 0.039 | 0.037 |   0.360 |   -0.781 | 
     | U914                   | A ^ -> Y ^   | BUFX2   | 0.398 | 0.261 |   0.621 |   -0.520 | 
     | U1923                  | A ^ -> Y v   | INVX1   | 0.091 | 0.148 |   0.769 |   -0.372 | 
     | U889                   | B v -> Y v   | AND2X2  | 0.363 | 0.193 |   0.962 |   -0.179 | 
     | U2579                  | A v -> Y ^   | INVX4   | 0.624 | 0.375 |   1.337 |    0.196 | 
     | U1928                  | C ^ -> Y v   | OAI21X1 | 0.231 | 0.301 |   1.638 |    0.497 | 
     | FE_OFC0_pop_pkt        | A v -> Y v   | BUFX4   | 0.585 | 0.199 |   1.837 |    0.696 | 
     | U1055                  | A v -> Y ^   | INVX4   | 0.827 | 0.748 |   2.585 |    1.444 | 
     | U2360                  | A ^ -> Y v   | INVX1   | 0.638 | 0.544 |   3.129 |    1.988 | 
     | U2449                  | D v -> Y ^   | AOI22X1 | 0.147 | 0.231 |   3.361 |    2.219 | 
     | U1757                  | A ^ -> Y ^   | BUFX2   | 0.035 | 0.051 |   3.412 |    2.271 | 
     | U2450                  | A ^ -> Y v   | INVX1   | 0.026 | 0.033 |   3.445 |    2.304 | 
     | \xgmii_tx_hold_reg[58] | D v          | DFFSR   | 0.026 | 0.000 |   3.446 |    2.305 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |    1.141 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    1.141 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    1.141 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    1.141 | 
     | FECTS_clks_clk___L4_I6 | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    1.141 | 
     | \xgmii_tx_hold_reg[58] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    1.141 | 
     +------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Setup Check with Pin \xgmii_tx_hold_reg[57] /CLK 
Endpoint:   \xgmii_tx_hold_reg[57] /D (v) checked with  leading edge of 'clk'
Beginpoint: \cur_state_reg[3] /Q      (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  3.436
= Slack Time                   -1.132
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.132 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.132 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.132 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.132 | 
     | FECTS_clks_clk___L4_I7 | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.132 | 
     | \cur_state_reg[3]      | CLK ^ -> Q ^ | DFFSR   | 0.017 | 0.134 |   0.135 |   -0.998 | 
     | U912                   | A ^ -> Y ^   | BUFX2   | 0.144 | 0.119 |   0.253 |   -0.879 | 
     | U1738                  | A ^ -> Y v   | INVX1   | 0.021 | 0.069 |   0.323 |   -0.809 | 
     | U1922                  | B v -> Y ^   | NAND3X1 | 0.039 | 0.037 |   0.360 |   -0.772 | 
     | U914                   | A ^ -> Y ^   | BUFX2   | 0.398 | 0.261 |   0.621 |   -0.511 | 
     | U1923                  | A ^ -> Y v   | INVX1   | 0.091 | 0.148 |   0.769 |   -0.363 | 
     | U889                   | B v -> Y v   | AND2X2  | 0.363 | 0.193 |   0.962 |   -0.170 | 
     | U2579                  | A v -> Y ^   | INVX4   | 0.624 | 0.375 |   1.337 |    0.205 | 
     | U1928                  | C ^ -> Y v   | OAI21X1 | 0.231 | 0.301 |   1.638 |    0.506 | 
     | FE_OFC0_pop_pkt        | A v -> Y v   | BUFX4   | 0.585 | 0.199 |   1.837 |    0.705 | 
     | U1055                  | A v -> Y ^   | INVX4   | 0.827 | 0.748 |   2.585 |    1.453 | 
     | U2360                  | A ^ -> Y v   | INVX1   | 0.638 | 0.544 |   3.129 |    1.997 | 
     | U2447                  | D v -> Y ^   | AOI22X1 | 0.150 | 0.232 |   3.362 |    2.229 | 
     | U1054                  | A ^ -> Y ^   | BUFX2   | 0.031 | 0.049 |   3.411 |    2.279 | 
     | U2448                  | A ^ -> Y v   | INVX1   | 0.016 | 0.025 |   3.436 |    2.304 | 
     | \xgmii_tx_hold_reg[57] | D v          | DFFSR   | 0.016 | 0.000 |   3.436 |    2.304 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |    1.132 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    1.132 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    1.132 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    1.132 | 
     | FECTS_clks_clk___L4_I5 | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    1.132 | 
     | \xgmii_tx_hold_reg[57] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    1.132 | 
     +------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Setup Check with Pin \xgmii_tx_hold_reg[47] /CLK 
Endpoint:   \xgmii_tx_hold_reg[47] /D (v) checked with  leading edge of 'clk'
Beginpoint: \cur_state_reg[3] /Q      (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  3.434
= Slack Time                   -1.130
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.130 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.130 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.130 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.130 | 
     | FECTS_clks_clk___L4_I7 | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.130 | 
     | \cur_state_reg[3]      | CLK ^ -> Q ^ | DFFSR   | 0.017 | 0.134 |   0.135 |   -0.995 | 
     | U912                   | A ^ -> Y ^   | BUFX2   | 0.144 | 0.119 |   0.253 |   -0.876 | 
     | U1738                  | A ^ -> Y v   | INVX1   | 0.021 | 0.069 |   0.323 |   -0.807 | 
     | U1922                  | B v -> Y ^   | NAND3X1 | 0.039 | 0.037 |   0.360 |   -0.770 | 
     | U914                   | A ^ -> Y ^   | BUFX2   | 0.398 | 0.261 |   0.621 |   -0.509 | 
     | U1923                  | A ^ -> Y v   | INVX1   | 0.091 | 0.148 |   0.769 |   -0.361 | 
     | U889                   | B v -> Y v   | AND2X2  | 0.363 | 0.193 |   0.962 |   -0.168 | 
     | U2579                  | A v -> Y ^   | INVX4   | 0.624 | 0.375 |   1.337 |    0.207 | 
     | U1928                  | C ^ -> Y v   | OAI21X1 | 0.231 | 0.301 |   1.638 |    0.508 | 
     | FE_OFC0_pop_pkt        | A v -> Y v   | BUFX4   | 0.585 | 0.199 |   1.837 |    0.707 | 
     | U1055                  | A v -> Y ^   | INVX4   | 0.827 | 0.748 |   2.585 |    1.455 | 
     | U2388                  | A ^ -> Y v   | INVX1   | 0.592 | 0.523 |   3.108 |    1.978 | 
     | U2427                  | D v -> Y ^   | AOI22X1 | 0.169 | 0.241 |   3.349 |    2.220 | 
     | U1044                  | A ^ -> Y ^   | BUFX2   | 0.042 | 0.057 |   3.406 |    2.277 | 
     | U2428                  | A ^ -> Y v   | INVX1   | 0.014 | 0.027 |   3.434 |    2.304 | 
     | \xgmii_tx_hold_reg[47] | D v          | DFFSR   | 0.014 | 0.000 |   3.434 |    2.304 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |    1.130 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    1.130 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    1.130 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    1.130 | 
     | FECTS_clks_clk___L4_I6 | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    1.130 | 
     | \xgmii_tx_hold_reg[47] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    1.130 | 
     +------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Setup Check with Pin \xgmii_tx_hold_reg[30] /CLK 
Endpoint:   \xgmii_tx_hold_reg[30] /D (v) checked with  leading edge of 'clk'
Beginpoint: \cur_state_reg[3] /Q      (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  3.433
= Slack Time                   -1.129
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.129 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.129 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.129 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.129 | 
     | FECTS_clks_clk___L4_I7 | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.129 | 
     | \cur_state_reg[3]      | CLK ^ -> Q ^ | DFFSR   | 0.017 | 0.134 |   0.135 |   -0.994 | 
     | U912                   | A ^ -> Y ^   | BUFX2   | 0.144 | 0.119 |   0.253 |   -0.875 | 
     | U1738                  | A ^ -> Y v   | INVX1   | 0.021 | 0.069 |   0.323 |   -0.806 | 
     | U1922                  | B v -> Y ^   | NAND3X1 | 0.039 | 0.037 |   0.360 |   -0.768 | 
     | U914                   | A ^ -> Y ^   | BUFX2   | 0.398 | 0.261 |   0.621 |   -0.508 | 
     | U1923                  | A ^ -> Y v   | INVX1   | 0.091 | 0.148 |   0.769 |   -0.359 | 
     | U889                   | B v -> Y v   | AND2X2  | 0.363 | 0.193 |   0.962 |   -0.167 | 
     | U2579                  | A v -> Y ^   | INVX4   | 0.624 | 0.375 |   1.337 |    0.208 | 
     | U1928                  | C ^ -> Y v   | OAI21X1 | 0.231 | 0.301 |   1.638 |    0.510 | 
     | FE_OFC0_pop_pkt        | A v -> Y v   | BUFX4   | 0.585 | 0.199 |   1.837 |    0.708 | 
     | U1055                  | A v -> Y ^   | INVX4   | 0.827 | 0.748 |   2.585 |    1.456 | 
     | U2360                  | A ^ -> Y v   | INVX1   | 0.638 | 0.544 |   3.129 |    2.001 | 
     | U2393                  | D v -> Y ^   | AOI22X1 | 0.152 | 0.230 |   3.359 |    2.231 | 
     | U1028                  | A ^ -> Y ^   | BUFX2   | 0.027 | 0.046 |   3.405 |    2.277 | 
     | U2394                  | A ^ -> Y v   | INVX1   | 0.021 | 0.028 |   3.433 |    2.304 | 
     | \xgmii_tx_hold_reg[30] | D v          | DFFSR   | 0.021 | 0.000 |   3.433 |    2.304 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |    1.129 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    1.129 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    1.129 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    1.129 | 
     | FECTS_clks_clk___L4_I4 | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    1.129 | 
     | \xgmii_tx_hold_reg[30] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    1.129 | 
     +------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Setup Check with Pin \xgmii_tx_hold_reg[54] /CLK 
Endpoint:   \xgmii_tx_hold_reg[54] /D (v) checked with  leading edge of 'clk'
Beginpoint: \cur_state_reg[3] /Q      (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  3.427
= Slack Time                   -1.123
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.123 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.123 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.123 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.123 | 
     | FECTS_clks_clk___L4_I7 | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.123 | 
     | \cur_state_reg[3]      | CLK ^ -> Q ^ | DFFSR   | 0.017 | 0.134 |   0.135 |   -0.989 | 
     | U912                   | A ^ -> Y ^   | BUFX2   | 0.144 | 0.119 |   0.253 |   -0.870 | 
     | U1738                  | A ^ -> Y v   | INVX1   | 0.021 | 0.069 |   0.323 |   -0.800 | 
     | U1922                  | B v -> Y ^   | NAND3X1 | 0.039 | 0.037 |   0.360 |   -0.763 | 
     | U914                   | A ^ -> Y ^   | BUFX2   | 0.398 | 0.261 |   0.621 |   -0.502 | 
     | U1923                  | A ^ -> Y v   | INVX1   | 0.091 | 0.148 |   0.769 |   -0.354 | 
     | U889                   | B v -> Y v   | AND2X2  | 0.363 | 0.193 |   0.962 |   -0.161 | 
     | U2579                  | A v -> Y ^   | INVX4   | 0.624 | 0.375 |   1.337 |    0.214 | 
     | U1928                  | C ^ -> Y v   | OAI21X1 | 0.231 | 0.301 |   1.638 |    0.515 | 
     | FE_OFC0_pop_pkt        | A v -> Y v   | BUFX4   | 0.585 | 0.199 |   1.837 |    0.714 | 
     | U1055                  | A v -> Y ^   | INVX4   | 0.827 | 0.748 |   2.585 |    1.462 | 
     | U2388                  | A ^ -> Y v   | INVX1   | 0.592 | 0.523 |   3.108 |    1.985 | 
     | U2441                  | D v -> Y ^   | AOI22X1 | 0.135 | 0.217 |   3.325 |    2.202 | 
     | U1051                  | A ^ -> Y ^   | BUFX2   | 0.056 | 0.067 |   3.392 |    2.269 | 
     | U2442                  | A ^ -> Y v   | INVX1   | 0.017 | 0.035 |   3.427 |    2.304 | 
     | \xgmii_tx_hold_reg[54] | D v          | DFFSR   | 0.017 | 0.000 |   3.427 |    2.304 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |    1.123 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    1.123 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    1.123 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    1.123 | 
     | FECTS_clks_clk___L4_I6 | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    1.123 | 
     | \xgmii_tx_hold_reg[54] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    1.123 | 
     +------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Setup Check with Pin \xgmii_tx_hold_reg[53] /CLK 
Endpoint:   \xgmii_tx_hold_reg[53] /D (v) checked with  leading edge of 'clk'
Beginpoint: \cur_state_reg[3] /Q      (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.145
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.305
- Arrival Time                  3.424
= Slack Time                   -1.119
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.119 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.119 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.119 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.119 | 
     | FECTS_clks_clk___L4_I7 | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.119 | 
     | \cur_state_reg[3]      | CLK ^ -> Q ^ | DFFSR   | 0.017 | 0.134 |   0.135 |   -0.984 | 
     | U912                   | A ^ -> Y ^   | BUFX2   | 0.144 | 0.119 |   0.253 |   -0.865 | 
     | U1738                  | A ^ -> Y v   | INVX1   | 0.021 | 0.069 |   0.323 |   -0.796 | 
     | U1922                  | B v -> Y ^   | NAND3X1 | 0.039 | 0.037 |   0.360 |   -0.759 | 
     | U914                   | A ^ -> Y ^   | BUFX2   | 0.398 | 0.261 |   0.621 |   -0.498 | 
     | U1923                  | A ^ -> Y v   | INVX1   | 0.091 | 0.148 |   0.769 |   -0.350 | 
     | U889                   | B v -> Y v   | AND2X2  | 0.363 | 0.193 |   0.962 |   -0.157 | 
     | U2579                  | A v -> Y ^   | INVX4   | 0.624 | 0.375 |   1.337 |    0.218 | 
     | U1928                  | C ^ -> Y v   | OAI21X1 | 0.231 | 0.301 |   1.638 |    0.519 | 
     | FE_OFC0_pop_pkt        | A v -> Y v   | BUFX4   | 0.585 | 0.199 |   1.837 |    0.718 | 
     | U1055                  | A v -> Y ^   | INVX4   | 0.827 | 0.748 |   2.585 |    1.466 | 
     | U2360                  | A ^ -> Y v   | INVX1   | 0.638 | 0.544 |   3.129 |    2.011 | 
     | U2439                  | D v -> Y ^   | AOI22X1 | 0.154 | 0.211 |   3.340 |    2.222 | 
     | U1050                  | A ^ -> Y ^   | BUFX2   | 0.027 | 0.046 |   3.386 |    2.268 | 
     | U2440                  | A ^ -> Y v   | INVX1   | 0.035 | 0.037 |   3.423 |    2.305 | 
     | \xgmii_tx_hold_reg[53] | D v          | DFFSR   | 0.035 | 0.000 |   3.424 |    2.305 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |    1.119 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    1.119 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    1.119 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    1.119 | 
     | FECTS_clks_clk___L4_I0 | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    1.119 | 
     | \xgmii_tx_hold_reg[53] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    1.119 | 
     +------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Setup Check with Pin \xgmii_tx_hold_reg[44] /CLK 
Endpoint:   \xgmii_tx_hold_reg[44] /D (v) checked with  leading edge of 'clk'
Beginpoint: \cur_state_reg[3] /Q      (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  3.417
= Slack Time                   -1.113
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.113 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.113 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.113 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.113 | 
     | FECTS_clks_clk___L4_I7 | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.113 | 
     | \cur_state_reg[3]      | CLK ^ -> Q ^ | DFFSR   | 0.017 | 0.134 |   0.135 |   -0.978 | 
     | U912                   | A ^ -> Y ^   | BUFX2   | 0.144 | 0.119 |   0.253 |   -0.859 | 
     | U1738                  | A ^ -> Y v   | INVX1   | 0.021 | 0.069 |   0.323 |   -0.790 | 
     | U1922                  | B v -> Y ^   | NAND3X1 | 0.039 | 0.037 |   0.360 |   -0.753 | 
     | U914                   | A ^ -> Y ^   | BUFX2   | 0.398 | 0.261 |   0.621 |   -0.492 | 
     | U1923                  | A ^ -> Y v   | INVX1   | 0.091 | 0.148 |   0.769 |   -0.344 | 
     | U889                   | B v -> Y v   | AND2X2  | 0.363 | 0.193 |   0.962 |   -0.151 | 
     | U2579                  | A v -> Y ^   | INVX4   | 0.624 | 0.375 |   1.337 |    0.224 | 
     | U1928                  | C ^ -> Y v   | OAI21X1 | 0.231 | 0.301 |   1.638 |    0.525 | 
     | FE_OFC0_pop_pkt        | A v -> Y v   | BUFX4   | 0.585 | 0.199 |   1.837 |    0.724 | 
     | U1055                  | A v -> Y ^   | INVX4   | 0.827 | 0.748 |   2.585 |    1.472 | 
     | U2360                  | A ^ -> Y v   | INVX1   | 0.638 | 0.544 |   3.129 |    2.017 | 
     | U2421                  | D v -> Y ^   | AOI22X1 | 0.174 | 0.216 |   3.345 |    2.233 | 
     | U1041                  | A ^ -> Y ^   | BUFX2   | 0.029 | 0.047 |   3.393 |    2.280 | 
     | U2422                  | A ^ -> Y v   | INVX1   | 0.014 | 0.024 |   3.417 |    2.304 | 
     | \xgmii_tx_hold_reg[44] | D v          | DFFSR   | 0.014 | 0.000 |   3.417 |    2.304 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |    1.113 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    1.113 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    1.113 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    1.113 | 
     | FECTS_clks_clk___L4_I2 | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    1.113 | 
     | \xgmii_tx_hold_reg[44] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    1.113 | 
     +------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Setup Check with Pin \xgmii_tx_hold_reg[33] /CLK 
Endpoint:   \xgmii_tx_hold_reg[33] /D (v) checked with  leading edge of 'clk'
Beginpoint: \cur_state_reg[3] /Q      (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  3.414
= Slack Time                   -1.110
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.110 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.110 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.110 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.110 | 
     | FECTS_clks_clk___L4_I7 | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.110 | 
     | \cur_state_reg[3]      | CLK ^ -> Q ^ | DFFSR   | 0.017 | 0.134 |   0.135 |   -0.976 | 
     | U912                   | A ^ -> Y ^   | BUFX2   | 0.144 | 0.119 |   0.253 |   -0.857 | 
     | U1738                  | A ^ -> Y v   | INVX1   | 0.021 | 0.069 |   0.323 |   -0.787 | 
     | U1922                  | B v -> Y ^   | NAND3X1 | 0.039 | 0.037 |   0.360 |   -0.750 | 
     | U914                   | A ^ -> Y ^   | BUFX2   | 0.398 | 0.261 |   0.621 |   -0.489 | 
     | U1923                  | A ^ -> Y v   | INVX1   | 0.091 | 0.148 |   0.769 |   -0.341 | 
     | U889                   | B v -> Y v   | AND2X2  | 0.363 | 0.193 |   0.962 |   -0.148 | 
     | U2579                  | A v -> Y ^   | INVX4   | 0.624 | 0.375 |   1.337 |    0.227 | 
     | U1928                  | C ^ -> Y v   | OAI21X1 | 0.231 | 0.301 |   1.638 |    0.528 | 
     | FE_OFC0_pop_pkt        | A v -> Y v   | BUFX4   | 0.585 | 0.199 |   1.837 |    0.727 | 
     | U1055                  | A v -> Y ^   | INVX4   | 0.827 | 0.748 |   2.585 |    1.475 | 
     | U2388                  | A ^ -> Y v   | INVX1   | 0.592 | 0.523 |   3.108 |    1.998 | 
     | U2399                  | D v -> Y ^   | AOI22X1 | 0.164 | 0.237 |   3.345 |    2.235 | 
     | U1030                  | A ^ -> Y ^   | BUFX2   | 0.028 | 0.047 |   3.392 |    2.282 | 
     | U2400                  | A ^ -> Y v   | INVX1   | 0.013 | 0.022 |   3.414 |    2.304 | 
     | \xgmii_tx_hold_reg[33] | D v          | DFFSR   | 0.013 | 0.000 |   3.414 |    2.304 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |    1.110 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    1.110 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    1.110 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    1.110 | 
     | FECTS_clks_clk___L4_I5 | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    1.110 | 
     | \xgmii_tx_hold_reg[33] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    1.110 | 
     +------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Setup Check with Pin \xgmii_tx_hold_reg[48] /CLK 
Endpoint:   \xgmii_tx_hold_reg[48] /D (v) checked with  leading edge of 'clk'
Beginpoint: \cur_state_reg[3] /Q      (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  3.408
= Slack Time                   -1.104
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.104 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.104 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.104 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.104 | 
     | FECTS_clks_clk___L4_I7 | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.104 | 
     | \cur_state_reg[3]      | CLK ^ -> Q ^ | DFFSR   | 0.017 | 0.134 |   0.135 |   -0.969 | 
     | U912                   | A ^ -> Y ^   | BUFX2   | 0.144 | 0.119 |   0.253 |   -0.850 | 
     | U1738                  | A ^ -> Y v   | INVX1   | 0.021 | 0.069 |   0.323 |   -0.781 | 
     | U1922                  | B v -> Y ^   | NAND3X1 | 0.039 | 0.037 |   0.360 |   -0.744 | 
     | U914                   | A ^ -> Y ^   | BUFX2   | 0.398 | 0.261 |   0.621 |   -0.483 | 
     | U1923                  | A ^ -> Y v   | INVX1   | 0.091 | 0.148 |   0.769 |   -0.335 | 
     | U889                   | B v -> Y v   | AND2X2  | 0.363 | 0.193 |   0.962 |   -0.142 | 
     | U2579                  | A v -> Y ^   | INVX4   | 0.624 | 0.375 |   1.337 |    0.233 | 
     | U1928                  | C ^ -> Y v   | OAI21X1 | 0.231 | 0.301 |   1.638 |    0.534 | 
     | FE_OFC0_pop_pkt        | A v -> Y v   | BUFX4   | 0.585 | 0.199 |   1.837 |    0.733 | 
     | U1055                  | A v -> Y ^   | INVX4   | 0.827 | 0.748 |   2.585 |    1.481 | 
     | U2388                  | A ^ -> Y v   | INVX1   | 0.592 | 0.523 |   3.108 |    2.004 | 
     | U2429                  | D v -> Y ^   | AOI22X1 | 0.182 | 0.217 |   3.325 |    2.221 | 
     | U1045                  | A ^ -> Y ^   | BUFX2   | 0.041 | 0.055 |   3.380 |    2.276 | 
     | U2430                  | A ^ -> Y v   | INVX1   | 0.014 | 0.028 |   3.408 |    2.304 | 
     | \xgmii_tx_hold_reg[48] | D v          | DFFSR   | 0.014 | 0.000 |   3.408 |    2.304 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |    1.104 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    1.104 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    1.104 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    1.104 | 
     | FECTS_clks_clk___L4_I6 | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    1.104 | 
     | \xgmii_tx_hold_reg[48] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    1.104 | 
     +------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Setup Check with Pin \xgmii_tx_hold_reg[20] /CLK 
Endpoint:   \xgmii_tx_hold_reg[20] /D (v) checked with  leading edge of 'clk'
Beginpoint: \cur_state_reg[3] /Q      (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.145
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.305
- Arrival Time                  3.408
= Slack Time                   -1.103
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.103 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.103 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.103 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.103 | 
     | FECTS_clks_clk___L4_I7 | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.103 | 
     | \cur_state_reg[3]      | CLK ^ -> Q ^ | DFFSR   | 0.017 | 0.134 |   0.135 |   -0.969 | 
     | U912                   | A ^ -> Y ^   | BUFX2   | 0.144 | 0.119 |   0.253 |   -0.850 | 
     | U1738                  | A ^ -> Y v   | INVX1   | 0.021 | 0.069 |   0.323 |   -0.781 | 
     | U1922                  | B v -> Y ^   | NAND3X1 | 0.039 | 0.037 |   0.360 |   -0.743 | 
     | U914                   | A ^ -> Y ^   | BUFX2   | 0.398 | 0.261 |   0.621 |   -0.482 | 
     | U1923                  | A ^ -> Y v   | INVX1   | 0.091 | 0.148 |   0.769 |   -0.334 | 
     | U889                   | B v -> Y v   | AND2X2  | 0.363 | 0.193 |   0.962 |   -0.142 | 
     | U2579                  | A v -> Y ^   | INVX4   | 0.624 | 0.375 |   1.337 |    0.233 | 
     | U1928                  | C ^ -> Y v   | OAI21X1 | 0.231 | 0.301 |   1.638 |    0.535 | 
     | FE_OFC0_pop_pkt        | A v -> Y v   | BUFX4   | 0.585 | 0.199 |   1.837 |    0.733 | 
     | U1055                  | A v -> Y ^   | INVX4   | 0.827 | 0.748 |   2.585 |    1.482 | 
     | U2388                  | A ^ -> Y v   | INVX1   | 0.592 | 0.523 |   3.108 |    2.005 | 
     | U2372                  | D v -> Y ^   | AOI22X1 | 0.190 | 0.203 |   3.311 |    2.207 | 
     | U1019                  | A ^ -> Y ^   | BUFX2   | 0.049 | 0.057 |   3.368 |    2.264 | 
     | U2373                  | A ^ -> Y v   | INVX1   | 0.028 | 0.040 |   3.408 |    2.304 | 
     | \xgmii_tx_hold_reg[20] | D v          | DFFSR   | 0.028 | 0.000 |   3.408 |    2.305 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |    1.103 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    1.103 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    1.103 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    1.103 | 
     | FECTS_clks_clk___L4_I2 | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    1.103 | 
     | \xgmii_tx_hold_reg[20] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    1.103 | 
     +------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Setup Check with Pin \xgmii_tx_hold_reg[36] /CLK 
Endpoint:   \xgmii_tx_hold_reg[36] /D (v) checked with  leading edge of 'clk'
Beginpoint: \cur_state_reg[3] /Q      (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  3.404
= Slack Time                   -1.100
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.100 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.100 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.100 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.100 | 
     | FECTS_clks_clk___L4_I7 | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.100 | 
     | \cur_state_reg[3]      | CLK ^ -> Q ^ | DFFSR   | 0.017 | 0.134 |   0.135 |   -0.966 | 
     | U912                   | A ^ -> Y ^   | BUFX2   | 0.144 | 0.119 |   0.253 |   -0.847 | 
     | U1738                  | A ^ -> Y v   | INVX1   | 0.021 | 0.069 |   0.323 |   -0.778 | 
     | U1922                  | B v -> Y ^   | NAND3X1 | 0.039 | 0.037 |   0.360 |   -0.740 | 
     | U914                   | A ^ -> Y ^   | BUFX2   | 0.398 | 0.261 |   0.621 |   -0.479 | 
     | U1923                  | A ^ -> Y v   | INVX1   | 0.091 | 0.148 |   0.769 |   -0.331 | 
     | U889                   | B v -> Y v   | AND2X2  | 0.363 | 0.193 |   0.962 |   -0.139 | 
     | U2579                  | A v -> Y ^   | INVX4   | 0.624 | 0.375 |   1.337 |    0.236 | 
     | U1928                  | C ^ -> Y v   | OAI21X1 | 0.231 | 0.301 |   1.638 |    0.538 | 
     | FE_OFC0_pop_pkt        | A v -> Y v   | BUFX4   | 0.585 | 0.199 |   1.837 |    0.736 | 
     | U1055                  | A v -> Y ^   | INVX4   | 0.827 | 0.748 |   2.585 |    1.485 | 
     | U2388                  | A ^ -> Y v   | INVX1   | 0.592 | 0.523 |   3.108 |    2.008 | 
     | U2405                  | D v -> Y ^   | AOI22X1 | 0.179 | 0.206 |   3.314 |    2.213 | 
     | U1033                  | A ^ -> Y ^   | BUFX2   | 0.047 | 0.060 |   3.374 |    2.273 | 
     | U2406                  | A ^ -> Y v   | INVX1   | 0.016 | 0.031 |   3.404 |    2.304 | 
     | \xgmii_tx_hold_reg[36] | D v          | DFFSR   | 0.016 | 0.000 |   3.404 |    2.304 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |    1.100 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    1.100 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    1.100 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    1.100 | 
     | FECTS_clks_clk___L4_I4 | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    1.100 | 
     | \xgmii_tx_hold_reg[36] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    1.100 | 
     +------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Setup Check with Pin \xgmii_tx_hold_reg[35] /CLK 
Endpoint:   \xgmii_tx_hold_reg[35] /D (v) checked with  leading edge of 'clk'
Beginpoint: \cur_state_reg[3] /Q      (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  3.404
= Slack Time                   -1.100
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.100 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.100 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.100 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.100 | 
     | FECTS_clks_clk___L4_I7 | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.100 | 
     | \cur_state_reg[3]      | CLK ^ -> Q ^ | DFFSR   | 0.017 | 0.134 |   0.135 |   -0.966 | 
     | U912                   | A ^ -> Y ^   | BUFX2   | 0.144 | 0.119 |   0.253 |   -0.847 | 
     | U1738                  | A ^ -> Y v   | INVX1   | 0.021 | 0.069 |   0.323 |   -0.777 | 
     | U1922                  | B v -> Y ^   | NAND3X1 | 0.039 | 0.037 |   0.360 |   -0.740 | 
     | U914                   | A ^ -> Y ^   | BUFX2   | 0.398 | 0.261 |   0.621 |   -0.479 | 
     | U1923                  | A ^ -> Y v   | INVX1   | 0.091 | 0.148 |   0.769 |   -0.331 | 
     | U889                   | B v -> Y v   | AND2X2  | 0.363 | 0.193 |   0.962 |   -0.138 | 
     | U2579                  | A v -> Y ^   | INVX4   | 0.624 | 0.375 |   1.337 |    0.237 | 
     | U1928                  | C ^ -> Y v   | OAI21X1 | 0.231 | 0.301 |   1.638 |    0.538 | 
     | FE_OFC0_pop_pkt        | A v -> Y v   | BUFX4   | 0.585 | 0.199 |   1.837 |    0.737 | 
     | U1055                  | A v -> Y ^   | INVX4   | 0.827 | 0.748 |   2.585 |    1.485 | 
     | U2360                  | A ^ -> Y v   | INVX1   | 0.638 | 0.544 |   3.129 |    2.029 | 
     | U2403                  | D v -> Y ^   | AOI22X1 | 0.146 | 0.204 |   3.333 |    2.233 | 
     | U1032                  | A ^ -> Y ^   | BUFX2   | 0.026 | 0.045 |   3.378 |    2.278 | 
     | U2404                  | A ^ -> Y v   | INVX1   | 0.019 | 0.026 |   3.404 |    2.304 | 
     | \xgmii_tx_hold_reg[35] | D v          | DFFSR   | 0.019 | 0.000 |   3.404 |    2.304 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |    1.100 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    1.100 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    1.100 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    1.100 | 
     | FECTS_clks_clk___L4_I0 | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    1.100 | 
     | \xgmii_tx_hold_reg[35] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    1.100 | 
     +------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Setup Check with Pin \xgmii_tx_hold_reg[37] /CLK 
Endpoint:   \xgmii_tx_hold_reg[37] /D (v) checked with  leading edge of 'clk'
Beginpoint: \cur_state_reg[3] /Q      (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.145
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.305
- Arrival Time                  3.404
= Slack Time                   -1.100
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.100 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.100 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.100 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.100 | 
     | FECTS_clks_clk___L4_I7 | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.100 | 
     | \cur_state_reg[3]      | CLK ^ -> Q ^ | DFFSR   | 0.017 | 0.134 |   0.135 |   -0.965 | 
     | U912                   | A ^ -> Y ^   | BUFX2   | 0.144 | 0.119 |   0.253 |   -0.846 | 
     | U1738                  | A ^ -> Y v   | INVX1   | 0.021 | 0.069 |   0.323 |   -0.777 | 
     | U1922                  | B v -> Y ^   | NAND3X1 | 0.039 | 0.037 |   0.360 |   -0.739 | 
     | U914                   | A ^ -> Y ^   | BUFX2   | 0.398 | 0.261 |   0.621 |   -0.478 | 
     | U1923                  | A ^ -> Y v   | INVX1   | 0.091 | 0.148 |   0.769 |   -0.330 | 
     | U889                   | B v -> Y v   | AND2X2  | 0.363 | 0.193 |   0.962 |   -0.138 | 
     | U2579                  | A v -> Y ^   | INVX4   | 0.624 | 0.375 |   1.337 |    0.237 | 
     | U1928                  | C ^ -> Y v   | OAI21X1 | 0.231 | 0.301 |   1.638 |    0.539 | 
     | FE_OFC0_pop_pkt        | A v -> Y v   | BUFX4   | 0.585 | 0.199 |   1.837 |    0.737 | 
     | U1055                  | A v -> Y ^   | INVX4   | 0.827 | 0.748 |   2.585 |    1.486 | 
     | U2388                  | A ^ -> Y v   | INVX1   | 0.592 | 0.523 |   3.108 |    2.009 | 
     | U2407                  | D v -> Y ^   | AOI22X1 | 0.183 | 0.201 |   3.309 |    2.209 | 
     | U1034                  | A ^ -> Y ^   | BUFX2   | 0.045 | 0.058 |   3.367 |    2.267 | 
     | U2408                  | A ^ -> Y v   | INVX1   | 0.026 | 0.037 |   3.404 |    2.304 | 
     | \xgmii_tx_hold_reg[37] | D v          | DFFSR   | 0.026 | 0.000 |   3.404 |    2.305 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |    1.100 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    1.100 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    1.100 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    1.100 | 
     | FECTS_clks_clk___L4_I3 | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    1.100 | 
     | \xgmii_tx_hold_reg[37] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    1.100 | 
     +------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Setup Check with Pin \xgmii_tx_hold_reg[27] /CLK 
Endpoint:   \xgmii_tx_hold_reg[27] /D (v) checked with  leading edge of 'clk'
Beginpoint: \cur_state_reg[3] /Q      (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  3.398
= Slack Time                   -1.095
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.095 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.095 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.095 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.095 | 
     | FECTS_clks_clk___L4_I7 | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.095 | 
     | \cur_state_reg[3]      | CLK ^ -> Q ^ | DFFSR   | 0.017 | 0.134 |   0.135 |   -0.960 | 
     | U912                   | A ^ -> Y ^   | BUFX2   | 0.144 | 0.119 |   0.253 |   -0.841 | 
     | U1738                  | A ^ -> Y v   | INVX1   | 0.021 | 0.069 |   0.323 |   -0.772 | 
     | U1922                  | B v -> Y ^   | NAND3X1 | 0.039 | 0.037 |   0.360 |   -0.734 | 
     | U914                   | A ^ -> Y ^   | BUFX2   | 0.398 | 0.261 |   0.621 |   -0.474 | 
     | U1923                  | A ^ -> Y v   | INVX1   | 0.091 | 0.148 |   0.769 |   -0.325 | 
     | U889                   | B v -> Y v   | AND2X2  | 0.363 | 0.193 |   0.962 |   -0.133 | 
     | U2579                  | A v -> Y ^   | INVX4   | 0.624 | 0.375 |   1.337 |    0.242 | 
     | U1928                  | C ^ -> Y v   | OAI21X1 | 0.231 | 0.301 |   1.638 |    0.544 | 
     | FE_OFC0_pop_pkt        | A v -> Y v   | BUFX4   | 0.585 | 0.199 |   1.837 |    0.742 | 
     | U1055                  | A v -> Y ^   | INVX4   | 0.827 | 0.748 |   2.585 |    1.490 | 
     | U2388                  | A ^ -> Y v   | INVX1   | 0.592 | 0.523 |   3.108 |    2.014 | 
     | U2386                  | D v -> Y ^   | AOI22X1 | 0.136 | 0.215 |   3.323 |    2.228 | 
     | U1025                  | A ^ -> Y ^   | BUFX2   | 0.033 | 0.051 |   3.374 |    2.279 | 
     | U2387                  | A ^ -> Y v   | INVX1   | 0.014 | 0.025 |   3.398 |    2.304 | 
     | \xgmii_tx_hold_reg[27] | D v          | DFFSR   | 0.014 | 0.000 |   3.398 |    2.304 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |    1.095 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    1.095 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    1.095 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    1.095 | 
     | FECTS_clks_clk___L4_I4 | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    1.095 | 
     | \xgmii_tx_hold_reg[27] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    1.095 | 
     +------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Setup Check with Pin \xgmii_tx_hold_reg[31] /CLK 
Endpoint:   \xgmii_tx_hold_reg[31] /D (v) checked with  leading edge of 'clk'
Beginpoint: \cur_state_reg[3] /Q      (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  3.396
= Slack Time                   -1.092
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.092 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.092 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.092 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.092 | 
     | FECTS_clks_clk___L4_I7 | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.092 | 
     | \cur_state_reg[3]      | CLK ^ -> Q ^ | DFFSR   | 0.017 | 0.134 |   0.135 |   -0.958 | 
     | U912                   | A ^ -> Y ^   | BUFX2   | 0.144 | 0.119 |   0.253 |   -0.839 | 
     | U1738                  | A ^ -> Y v   | INVX1   | 0.021 | 0.069 |   0.323 |   -0.769 | 
     | U1922                  | B v -> Y ^   | NAND3X1 | 0.039 | 0.037 |   0.360 |   -0.732 | 
     | U914                   | A ^ -> Y ^   | BUFX2   | 0.398 | 0.261 |   0.621 |   -0.471 | 
     | U1923                  | A ^ -> Y v   | INVX1   | 0.091 | 0.148 |   0.769 |   -0.323 | 
     | U889                   | B v -> Y v   | AND2X2  | 0.363 | 0.193 |   0.962 |   -0.130 | 
     | U2579                  | A v -> Y ^   | INVX4   | 0.624 | 0.375 |   1.337 |    0.245 | 
     | U1928                  | C ^ -> Y v   | OAI21X1 | 0.231 | 0.301 |   1.638 |    0.546 | 
     | FE_OFC0_pop_pkt        | A v -> Y v   | BUFX4   | 0.585 | 0.199 |   1.837 |    0.745 | 
     | U1055                  | A v -> Y ^   | INVX4   | 0.827 | 0.748 |   2.585 |    1.493 | 
     | U2388                  | A ^ -> Y v   | INVX1   | 0.592 | 0.523 |   3.108 |    2.016 | 
     | U2395                  | D v -> Y ^   | AOI22X1 | 0.173 | 0.211 |   3.319 |    2.227 | 
     | U1756                  | A ^ -> Y ^   | BUFX2   | 0.035 | 0.052 |   3.370 |    2.278 | 
     | U2396                  | A ^ -> Y v   | INVX1   | 0.014 | 0.025 |   3.396 |    2.304 | 
     | \xgmii_tx_hold_reg[31] | D v          | DFFSR   | 0.014 | 0.000 |   3.396 |    2.304 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |    1.092 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    1.092 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    1.092 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    1.092 | 
     | FECTS_clks_clk___L4_I7 | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    1.092 | 
     | \xgmii_tx_hold_reg[31] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    1.092 | 
     +------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Setup Check with Pin \xgmii_tx_hold_reg[29] /CLK 
Endpoint:   \xgmii_tx_hold_reg[29] /D (v) checked with  leading edge of 'clk'
Beginpoint: \cur_state_reg[3] /Q      (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  3.392
= Slack Time                   -1.088
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.088 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.088 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.088 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.088 | 
     | FECTS_clks_clk___L4_I7 | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.088 | 
     | \cur_state_reg[3]      | CLK ^ -> Q ^ | DFFSR   | 0.017 | 0.134 |   0.135 |   -0.953 | 
     | U912                   | A ^ -> Y ^   | BUFX2   | 0.144 | 0.119 |   0.253 |   -0.834 | 
     | U1738                  | A ^ -> Y v   | INVX1   | 0.021 | 0.069 |   0.323 |   -0.765 | 
     | U1922                  | B v -> Y ^   | NAND3X1 | 0.039 | 0.037 |   0.360 |   -0.728 | 
     | U914                   | A ^ -> Y ^   | BUFX2   | 0.398 | 0.261 |   0.621 |   -0.467 | 
     | U1923                  | A ^ -> Y v   | INVX1   | 0.091 | 0.148 |   0.769 |   -0.319 | 
     | U889                   | B v -> Y v   | AND2X2  | 0.363 | 0.193 |   0.962 |   -0.126 | 
     | U2579                  | A v -> Y ^   | INVX4   | 0.624 | 0.375 |   1.337 |    0.249 | 
     | U1928                  | C ^ -> Y v   | OAI21X1 | 0.231 | 0.301 |   1.638 |    0.550 | 
     | FE_OFC0_pop_pkt        | A v -> Y v   | BUFX4   | 0.585 | 0.199 |   1.837 |    0.749 | 
     | U1055                  | A v -> Y ^   | INVX4   | 0.827 | 0.748 |   2.585 |    1.497 | 
     | U2388                  | A ^ -> Y v   | INVX1   | 0.592 | 0.523 |   3.108 |    2.020 | 
     | U2391                  | D v -> Y ^   | AOI22X1 | 0.191 | 0.211 |   3.320 |    2.232 | 
     | U1027                  | A ^ -> Y ^   | BUFX2   | 0.035 | 0.046 |   3.366 |    2.278 | 
     | U2392                  | A ^ -> Y v   | INVX1   | 0.015 | 0.026 |   3.392 |    2.304 | 
     | \xgmii_tx_hold_reg[29] | D v          | DFFSR   | 0.015 | 0.000 |   3.392 |    2.304 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |    1.088 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    1.088 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    1.088 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    1.088 | 
     | FECTS_clks_clk___L4_I3 | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    1.088 | 
     | \xgmii_tx_hold_reg[29] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    1.088 | 
     +------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Setup Check with Pin \xgmii_tx_hold_reg[34] /CLK 
Endpoint:   \xgmii_tx_hold_reg[34] /D (v) checked with  leading edge of 'clk'
Beginpoint: \cur_state_reg[3] /Q      (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  3.389
= Slack Time                   -1.085
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.085 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.085 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.085 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.085 | 
     | FECTS_clks_clk___L4_I7 | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.085 | 
     | \cur_state_reg[3]      | CLK ^ -> Q ^ | DFFSR   | 0.017 | 0.134 |   0.135 |   -0.951 | 
     | U912                   | A ^ -> Y ^   | BUFX2   | 0.144 | 0.119 |   0.253 |   -0.832 | 
     | U1738                  | A ^ -> Y v   | INVX1   | 0.021 | 0.069 |   0.323 |   -0.763 | 
     | U1922                  | B v -> Y ^   | NAND3X1 | 0.039 | 0.037 |   0.360 |   -0.725 | 
     | U914                   | A ^ -> Y ^   | BUFX2   | 0.398 | 0.261 |   0.621 |   -0.464 | 
     | U1923                  | A ^ -> Y v   | INVX1   | 0.091 | 0.148 |   0.769 |   -0.316 | 
     | U889                   | B v -> Y v   | AND2X2  | 0.363 | 0.193 |   0.962 |   -0.124 | 
     | U2579                  | A v -> Y ^   | INVX4   | 0.624 | 0.375 |   1.337 |    0.251 | 
     | U1928                  | C ^ -> Y v   | OAI21X1 | 0.231 | 0.301 |   1.638 |    0.553 | 
     | FE_OFC0_pop_pkt        | A v -> Y v   | BUFX4   | 0.585 | 0.199 |   1.837 |    0.751 | 
     | U1055                  | A v -> Y ^   | INVX4   | 0.827 | 0.748 |   2.585 |    1.500 | 
     | U2388                  | A ^ -> Y v   | INVX1   | 0.592 | 0.523 |   3.108 |    2.023 | 
     | U2401                  | D v -> Y ^   | AOI22X1 | 0.150 | 0.208 |   3.316 |    2.231 | 
     | U1031                  | A ^ -> Y ^   | BUFX2   | 0.031 | 0.049 |   3.365 |    2.280 | 
     | U2402                  | A ^ -> Y v   | INVX1   | 0.014 | 0.024 |   3.389 |    2.304 | 
     | \xgmii_tx_hold_reg[34] | D v          | DFFSR   | 0.014 | 0.000 |   3.389 |    2.304 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |    1.085 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    1.085 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    1.085 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    1.085 | 
     | FECTS_clks_clk___L4_I2 | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    1.085 | 
     | \xgmii_tx_hold_reg[34] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    1.085 | 
     +------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Setup Check with Pin \xgmii_tx_hold_reg[28] /CLK 
Endpoint:   \xgmii_tx_hold_reg[28] /D (v) checked with  leading edge of 'clk'
Beginpoint: \cur_state_reg[3] /Q      (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  3.387
= Slack Time                   -1.083
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.083 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.083 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.083 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.083 | 
     | FECTS_clks_clk___L4_I7 | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.083 | 
     | \cur_state_reg[3]      | CLK ^ -> Q ^ | DFFSR   | 0.017 | 0.134 |   0.135 |   -0.948 | 
     | U912                   | A ^ -> Y ^   | BUFX2   | 0.144 | 0.119 |   0.253 |   -0.829 | 
     | U1738                  | A ^ -> Y v   | INVX1   | 0.021 | 0.069 |   0.323 |   -0.760 | 
     | U1922                  | B v -> Y ^   | NAND3X1 | 0.039 | 0.037 |   0.360 |   -0.722 | 
     | U914                   | A ^ -> Y ^   | BUFX2   | 0.398 | 0.261 |   0.621 |   -0.462 | 
     | U1923                  | A ^ -> Y v   | INVX1   | 0.091 | 0.148 |   0.769 |   -0.313 | 
     | U889                   | B v -> Y v   | AND2X2  | 0.363 | 0.193 |   0.962 |   -0.121 | 
     | U2579                  | A v -> Y ^   | INVX4   | 0.624 | 0.375 |   1.337 |    0.254 | 
     | U1928                  | C ^ -> Y v   | OAI21X1 | 0.231 | 0.301 |   1.638 |    0.556 | 
     | FE_OFC0_pop_pkt        | A v -> Y v   | BUFX4   | 0.585 | 0.199 |   1.837 |    0.754 | 
     | U1055                  | A v -> Y ^   | INVX4   | 0.827 | 0.748 |   2.585 |    1.502 | 
     | U2388                  | A ^ -> Y v   | INVX1   | 0.592 | 0.523 |   3.108 |    2.026 | 
     | U2389                  | D v -> Y ^   | AOI22X1 | 0.132 | 0.212 |   3.321 |    2.238 | 
     | U1026                  | A ^ -> Y ^   | BUFX2   | 0.024 | 0.044 |   3.365 |    2.282 | 
     | U2390                  | A ^ -> Y v   | INVX1   | 0.014 | 0.022 |   3.387 |    2.304 | 
     | \xgmii_tx_hold_reg[28] | D v          | DFFSR   | 0.014 | 0.000 |   3.387 |    2.304 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |    1.083 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    1.083 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    1.083 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    1.083 | 
     | FECTS_clks_clk___L4_I5 | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    1.083 | 
     | \xgmii_tx_hold_reg[28] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    1.083 | 
     +------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Setup Check with Pin \xgmii_tx_hold_reg[17] /CLK 
Endpoint:   \xgmii_tx_hold_reg[17] /D (v) checked with  leading edge of 'clk'
Beginpoint: \cur_state_reg[3] /Q      (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  3.377
= Slack Time                   -1.073
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.073 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.073 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.073 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.073 | 
     | FECTS_clks_clk___L4_I7 | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.073 | 
     | \cur_state_reg[3]      | CLK ^ -> Q ^ | DFFSR   | 0.017 | 0.134 |   0.135 |   -0.939 | 
     | U912                   | A ^ -> Y ^   | BUFX2   | 0.144 | 0.119 |   0.253 |   -0.820 | 
     | U1738                  | A ^ -> Y v   | INVX1   | 0.021 | 0.069 |   0.323 |   -0.751 | 
     | U1922                  | B v -> Y ^   | NAND3X1 | 0.039 | 0.037 |   0.360 |   -0.713 | 
     | U914                   | A ^ -> Y ^   | BUFX2   | 0.398 | 0.261 |   0.621 |   -0.452 | 
     | U1923                  | A ^ -> Y v   | INVX1   | 0.091 | 0.148 |   0.769 |   -0.304 | 
     | U889                   | B v -> Y v   | AND2X2  | 0.363 | 0.193 |   0.962 |   -0.112 | 
     | U2579                  | A v -> Y ^   | INVX4   | 0.624 | 0.375 |   1.337 |    0.263 | 
     | U1928                  | C ^ -> Y v   | OAI21X1 | 0.231 | 0.301 |   1.638 |    0.565 | 
     | FE_OFC0_pop_pkt        | A v -> Y v   | BUFX4   | 0.585 | 0.199 |   1.837 |    0.764 | 
     | U1055                  | A v -> Y ^   | INVX4   | 0.827 | 0.748 |   2.585 |    1.512 | 
     | U2388                  | A ^ -> Y v   | INVX1   | 0.592 | 0.523 |   3.108 |    2.035 | 
     | U2366                  | D v -> Y ^   | AOI22X1 | 0.135 | 0.197 |   3.305 |    2.232 | 
     | U1016                  | A ^ -> Y ^   | BUFX2   | 0.029 | 0.048 |   3.353 |    2.280 | 
     | U2367                  | A ^ -> Y v   | INVX1   | 0.015 | 0.024 |   3.377 |    2.304 | 
     | \xgmii_tx_hold_reg[17] | D v          | DFFSR   | 0.015 | 0.000 |   3.377 |    2.304 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |    1.073 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    1.073 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    1.073 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    1.073 | 
     | FECTS_clks_clk___L4_I1 | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    1.073 | 
     | \xgmii_tx_hold_reg[17] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    1.073 | 
     +------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Setup Check with Pin \xgmii_tx_hold_reg[49] /CLK 
Endpoint:   \xgmii_tx_hold_reg[49] /D (^) checked with  leading edge of 'clk'
Beginpoint: \cur_state_reg[3] /Q      (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.092
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.358
- Arrival Time                  3.275
= Slack Time                   -0.918
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.918 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -0.918 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -0.918 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -0.918 | 
     | FECTS_clks_clk___L4_I7 | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -0.918 | 
     | \cur_state_reg[3]      | CLK ^ -> Q ^ | DFFSR   | 0.017 | 0.134 |   0.135 |   -0.783 | 
     | U912                   | A ^ -> Y ^   | BUFX2   | 0.144 | 0.119 |   0.253 |   -0.664 | 
     | U1738                  | A ^ -> Y v   | INVX1   | 0.021 | 0.069 |   0.323 |   -0.595 | 
     | U1922                  | B v -> Y ^   | NAND3X1 | 0.039 | 0.037 |   0.360 |   -0.558 | 
     | U914                   | A ^ -> Y ^   | BUFX2   | 0.398 | 0.261 |   0.621 |   -0.297 | 
     | U1923                  | A ^ -> Y v   | INVX1   | 0.091 | 0.148 |   0.769 |   -0.149 | 
     | U889                   | B v -> Y v   | AND2X2  | 0.363 | 0.193 |   0.962 |    0.044 | 
     | U2579                  | A v -> Y ^   | INVX4   | 0.624 | 0.375 |   1.337 |    0.419 | 
     | U1928                  | C ^ -> Y v   | OAI21X1 | 0.231 | 0.301 |   1.638 |    0.720 | 
     | FE_OFC0_pop_pkt        | A v -> Y v   | BUFX4   | 0.585 | 0.199 |   1.837 |    0.919 | 
     | U2307                  | A v -> Y ^   | INVX2   | 1.076 | 0.965 |   2.802 |    1.884 | 
     | U2431                  | A ^ -> Y v   | AOI22X1 | 0.276 | 0.343 |   3.145 |    2.227 | 
     | U1046                  | A v -> Y v   | BUFX2   | 0.104 | 0.087 |   3.232 |    2.315 | 
     | U2432                  | A v -> Y ^   | INVX1   | 0.004 | 0.043 |   3.275 |    2.357 | 
     | \xgmii_tx_hold_reg[49] | D ^          | DFFSR   | 0.004 | 0.000 |   3.275 |    2.358 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |    0.918 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    0.918 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    0.918 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    0.918 | 
     | FECTS_clks_clk___L4_I0 | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    0.918 | 
     | \xgmii_tx_hold_reg[49] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    0.918 | 
     +------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Setup Check with Pin \xgmii_txd_d_reg[20] /CLK 
Endpoint:   \xgmii_txd_d_reg[20] /D (^) checked with  leading edge of 'clk'
Beginpoint: \cur_state_reg[1] /Q    (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.104
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.346
- Arrival Time                  3.247
= Slack Time                   -0.901
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.901 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -0.901 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -0.901 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -0.901 | 
     | FECTS_clks_clk___L4_I6 | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -0.901 | 
     | \cur_state_reg[1]      | CLK ^ -> Q ^ | DFFSR   | 0.024 | 0.139 |   0.139 |   -0.761 | 
     | U1914                  | A ^ -> Y ^   | BUFX2   | 0.104 | 0.097 |   0.237 |   -0.664 | 
     | U1921                  | A ^ -> Y v   | INVX1   | 0.110 | 0.114 |   0.351 |   -0.550 | 
     | U1931                  | A v -> Y v   | AND2X1  | 0.013 | 0.049 |   0.400 |   -0.501 | 
     | U1915                  | A v -> Y ^   | INVX1   | 0.478 | 0.008 |   0.408 |   -0.493 | 
     | U1210                  | B ^ -> Y ^   | OR2X1   | 0.021 | 0.070 |   0.478 |   -0.423 | 
     | U1209                  | B ^ -> Y ^   | OR2X2   | 0.227 | 0.179 |   0.658 |   -0.243 | 
     | U869                   | B ^ -> Y ^   | AND2X1  | 0.305 | 0.219 |   0.877 |   -0.024 | 
     | U1932                  | B ^ -> Y ^   | AND2X1  | 0.491 | 0.331 |   1.208 |    0.307 | 
     | U1935                  | A ^ -> Y v   | NAND3X1 | 0.062 | 0.083 |   1.291 |    0.390 | 
     | U1664                  | A v -> Y v   | BUFX2   | 0.021 | 0.051 |   1.342 |    0.441 | 
     | U1936                  | A v -> Y ^   | INVX1   | 0.613 | 0.403 |   1.745 |    0.844 | 
     | U1960                  | C ^ -> Y v   | AOI21X1 | 0.252 | 0.179 |   1.924 |    1.023 | 
     | U1107                  | A v -> Y v   | BUFX2   | 0.104 | 0.103 |   2.027 |    1.126 | 
     | U1961                  | A v -> Y ^   | INVX2   | 0.956 | 0.435 |   2.462 |    1.562 | 
     | U2070                  | D ^ -> Y v   | AOI22X1 | 0.387 | 0.339 |   2.801 |    1.901 | 
     | U954                   | A v -> Y v   | BUFX2   | 0.185 | 0.115 |   2.916 |    2.015 | 
     | U1500                  | A v -> Y ^   | INVX1   | 0.014 | 0.070 |   2.986 |    2.086 | 
     | U1178                  | A ^ -> Y ^   | OR2X1   | 0.143 | 0.119 |   3.105 |    2.205 | 
     | U1177                  | B ^ -> Y ^   | OR2X1   | 0.147 | 0.141 |   3.246 |    2.346 | 
     | \xgmii_txd_d_reg[20]   | D ^          | DFFSR   | 0.147 | 0.001 |   3.247 |    2.346 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |    0.901 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    0.901 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    0.901 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    0.901 | 
     | FECTS_clks_clk___L4_I0 | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    0.901 | 
     | \xgmii_txd_d_reg[20]   | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    0.901 | 
     +------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Setup Check with Pin \xgmii_tx_hold_reg[50] /CLK 
Endpoint:   \xgmii_tx_hold_reg[50] /D (^) checked with  leading edge of 'clk'
Beginpoint: \cur_state_reg[3] /Q      (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.094
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.356
- Arrival Time                  3.255
= Slack Time                   -0.899
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.899 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -0.899 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -0.899 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -0.899 | 
     | FECTS_clks_clk___L4_I7 | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -0.899 | 
     | \cur_state_reg[3]      | CLK ^ -> Q ^ | DFFSR   | 0.017 | 0.134 |   0.135 |   -0.765 | 
     | U912                   | A ^ -> Y ^   | BUFX2   | 0.144 | 0.119 |   0.253 |   -0.646 | 
     | U1738                  | A ^ -> Y v   | INVX1   | 0.021 | 0.069 |   0.323 |   -0.576 | 
     | U1922                  | B v -> Y ^   | NAND3X1 | 0.039 | 0.037 |   0.360 |   -0.539 | 
     | U914                   | A ^ -> Y ^   | BUFX2   | 0.398 | 0.261 |   0.621 |   -0.278 | 
     | U1923                  | A ^ -> Y v   | INVX1   | 0.091 | 0.148 |   0.769 |   -0.130 | 
     | U889                   | B v -> Y v   | AND2X2  | 0.363 | 0.193 |   0.962 |    0.063 | 
     | U2579                  | A v -> Y ^   | INVX4   | 0.624 | 0.375 |   1.337 |    0.438 | 
     | U1928                  | C ^ -> Y v   | OAI21X1 | 0.231 | 0.301 |   1.638 |    0.739 | 
     | FE_OFC0_pop_pkt        | A v -> Y v   | BUFX4   | 0.585 | 0.199 |   1.837 |    0.938 | 
     | U2307                  | A v -> Y ^   | INVX2   | 1.076 | 0.965 |   2.802 |    1.903 | 
     | U2433                  | A ^ -> Y v   | AOI22X1 | 0.266 | 0.331 |   3.133 |    2.234 | 
     | U1047                  | A v -> Y v   | BUFX2   | 0.097 | 0.085 |   3.218 |    2.319 | 
     | U2434                  | A v -> Y ^   | INVX1   | 0.021 | 0.037 |   3.255 |    2.356 | 
     | \xgmii_tx_hold_reg[50] | D ^          | DFFSR   | 0.021 | 0.000 |   3.255 |    2.356 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |    0.899 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    0.899 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    0.899 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    0.899 | 
     | FECTS_clks_clk___L4_I3 | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    0.899 | 
     | \xgmii_tx_hold_reg[50] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    0.899 | 
     +------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Setup Check with Pin \xgmii_tx_hold_reg[38] /CLK 
Endpoint:   \xgmii_tx_hold_reg[38] /D (^) checked with  leading edge of 'clk'
Beginpoint: \cur_state_reg[3] /Q      (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.093
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.357
- Arrival Time                  3.256
= Slack Time                   -0.899
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.899 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -0.899 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -0.899 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -0.899 | 
     | FECTS_clks_clk___L4_I7 | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -0.899 | 
     | \cur_state_reg[3]      | CLK ^ -> Q ^ | DFFSR   | 0.017 | 0.134 |   0.135 |   -0.765 | 
     | U912                   | A ^ -> Y ^   | BUFX2   | 0.144 | 0.119 |   0.253 |   -0.646 | 
     | U1738                  | A ^ -> Y v   | INVX1   | 0.021 | 0.069 |   0.323 |   -0.576 | 
     | U1922                  | B v -> Y ^   | NAND3X1 | 0.039 | 0.037 |   0.360 |   -0.539 | 
     | U914                   | A ^ -> Y ^   | BUFX2   | 0.398 | 0.261 |   0.621 |   -0.278 | 
     | U1923                  | A ^ -> Y v   | INVX1   | 0.091 | 0.148 |   0.769 |   -0.130 | 
     | U889                   | B v -> Y v   | AND2X2  | 0.363 | 0.193 |   0.962 |    0.063 | 
     | U2579                  | A v -> Y ^   | INVX4   | 0.624 | 0.375 |   1.337 |    0.438 | 
     | U1928                  | C ^ -> Y v   | OAI21X1 | 0.231 | 0.301 |   1.638 |    0.739 | 
     | FE_OFC0_pop_pkt        | A v -> Y v   | BUFX4   | 0.585 | 0.199 |   1.837 |    0.938 | 
     | U2307                  | A v -> Y ^   | INVX2   | 1.076 | 0.965 |   2.802 |    1.903 | 
     | U2409                  | A ^ -> Y v   | AOI22X1 | 0.259 | 0.326 |   3.128 |    2.229 | 
     | U1035                  | A v -> Y v   | BUFX2   | 0.092 | 0.083 |   3.211 |    2.312 | 
     | U2410                  | A v -> Y ^   | INVX1   | 0.012 | 0.045 |   3.256 |    2.357 | 
     | \xgmii_tx_hold_reg[38] | D ^          | DFFSR   | 0.012 | 0.000 |   3.256 |    2.357 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |    0.899 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    0.899 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    0.899 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    0.899 | 
     | FECTS_clks_clk___L4_I2 | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    0.899 | 
     | \xgmii_tx_hold_reg[38] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    0.899 | 
     +------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Setup Check with Pin \pkt_ctrl_d_reg[4] /CLK 
Endpoint:   \pkt_ctrl_d_reg[4] /D (^) checked with  leading edge of 'clk'
Beginpoint: \cur_state_reg[3] /Q  (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.093
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.357
- Arrival Time                  3.251
= Slack Time                   -0.894
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.894 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -0.894 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -0.894 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -0.894 | 
     | FECTS_clks_clk___L4_I7 | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -0.894 | 
     | \cur_state_reg[3]      | CLK ^ -> Q ^ | DFFSR   | 0.017 | 0.134 |   0.135 |   -0.760 | 
     | U912                   | A ^ -> Y ^   | BUFX2   | 0.144 | 0.119 |   0.253 |   -0.641 | 
     | U1738                  | A ^ -> Y v   | INVX1   | 0.021 | 0.069 |   0.323 |   -0.571 | 
     | U1922                  | B v -> Y ^   | NAND3X1 | 0.039 | 0.037 |   0.360 |   -0.534 | 
     | U914                   | A ^ -> Y ^   | BUFX2   | 0.398 | 0.261 |   0.621 |   -0.273 | 
     | U1923                  | A ^ -> Y v   | INVX1   | 0.091 | 0.148 |   0.769 |   -0.125 | 
     | U889                   | B v -> Y v   | AND2X2  | 0.363 | 0.193 |   0.962 |    0.068 | 
     | U2579                  | A v -> Y ^   | INVX4   | 0.624 | 0.375 |   1.337 |    0.443 | 
     | U1928                  | C ^ -> Y v   | OAI21X1 | 0.231 | 0.301 |   1.638 |    0.744 | 
     | FE_OFC0_pop_pkt        | A v -> Y v   | BUFX4   | 0.585 | 0.199 |   1.837 |    0.943 | 
     | U2307                  | A v -> Y ^   | INVX2   | 1.076 | 0.965 |   2.802 |    1.908 | 
     | U2322                  | A ^ -> Y v   | AOI22X1 | 0.260 | 0.313 |   3.115 |    2.221 | 
     | U1001                  | A v -> Y v   | BUFX2   | 0.098 | 0.091 |   3.205 |    2.311 | 
     | U2323                  | A v -> Y ^   | INVX1   | 0.010 | 0.046 |   3.251 |    2.357 | 
     | \pkt_ctrl_d_reg[4]     | D ^          | DFFSR   | 0.010 | 0.000 |   3.251 |    2.357 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |    0.894 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    0.894 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    0.894 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    0.894 | 
     | FECTS_clks_clk___L4_I9 | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    0.894 | 
     | \pkt_ctrl_d_reg[4]     | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    0.894 | 
     +------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Setup Check with Pin \xgmii_tx_hold_reg[42] /CLK 
Endpoint:   \xgmii_tx_hold_reg[42] /D (^) checked with  leading edge of 'clk'
Beginpoint: \cur_state_reg[3] /Q      (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.092
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.358
- Arrival Time                  3.251
= Slack Time                   -0.894
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.894 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -0.894 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -0.894 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -0.894 | 
     | FECTS_clks_clk___L4_I7 | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -0.894 | 
     | \cur_state_reg[3]      | CLK ^ -> Q ^ | DFFSR   | 0.017 | 0.134 |   0.135 |   -0.759 | 
     | U912                   | A ^ -> Y ^   | BUFX2   | 0.144 | 0.119 |   0.253 |   -0.640 | 
     | U1738                  | A ^ -> Y v   | INVX1   | 0.021 | 0.069 |   0.323 |   -0.571 | 
     | U1922                  | B v -> Y ^   | NAND3X1 | 0.039 | 0.037 |   0.360 |   -0.533 | 
     | U914                   | A ^ -> Y ^   | BUFX2   | 0.398 | 0.261 |   0.621 |   -0.272 | 
     | U1923                  | A ^ -> Y v   | INVX1   | 0.091 | 0.148 |   0.769 |   -0.124 | 
     | U889                   | B v -> Y v   | AND2X2  | 0.363 | 0.193 |   0.962 |    0.068 | 
     | U2579                  | A v -> Y ^   | INVX4   | 0.624 | 0.375 |   1.337 |    0.443 | 
     | U1928                  | C ^ -> Y v   | OAI21X1 | 0.231 | 0.301 |   1.638 |    0.745 | 
     | FE_OFC0_pop_pkt        | A v -> Y v   | BUFX4   | 0.585 | 0.199 |   1.837 |    0.943 | 
     | U2307                  | A v -> Y ^   | INVX2   | 1.076 | 0.965 |   2.802 |    1.909 | 
     | U2417                  | A ^ -> Y v   | AOI22X1 | 0.258 | 0.326 |   3.128 |    2.234 | 
     | U1039                  | A v -> Y v   | BUFX2   | 0.092 | 0.084 |   3.212 |    2.318 | 
     | U2418                  | A v -> Y ^   | INVX1   | 0.004 | 0.039 |   3.251 |    2.358 | 
     | \xgmii_tx_hold_reg[42] | D ^          | DFFSR   | 0.004 | 0.000 |   3.251 |    2.358 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |    0.894 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    0.894 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    0.894 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    0.894 | 
     | FECTS_clks_clk___L4_I1 | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    0.894 | 
     | \xgmii_tx_hold_reg[42] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    0.894 | 
     +------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Setup Check with Pin \xgmii_tx_hold_reg[61] /CLK 
Endpoint:   \xgmii_tx_hold_reg[61] /D (^) checked with  leading edge of 'clk'
Beginpoint: \cur_state_reg[3] /Q      (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.092
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.358
- Arrival Time                  3.242
= Slack Time                   -0.885
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.885 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -0.885 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -0.885 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -0.885 | 
     | FECTS_clks_clk___L4_I7 | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -0.885 | 
     | \cur_state_reg[3]      | CLK ^ -> Q ^ | DFFSR   | 0.017 | 0.134 |   0.135 |   -0.750 | 
     | U912                   | A ^ -> Y ^   | BUFX2   | 0.144 | 0.119 |   0.253 |   -0.631 | 
     | U1738                  | A ^ -> Y v   | INVX1   | 0.021 | 0.069 |   0.323 |   -0.562 | 
     | U1922                  | B v -> Y ^   | NAND3X1 | 0.039 | 0.037 |   0.360 |   -0.525 | 
     | U914                   | A ^ -> Y ^   | BUFX2   | 0.398 | 0.261 |   0.621 |   -0.264 | 
     | U1923                  | A ^ -> Y v   | INVX1   | 0.091 | 0.148 |   0.769 |   -0.116 | 
     | U889                   | B v -> Y v   | AND2X2  | 0.363 | 0.193 |   0.962 |    0.077 | 
     | U2579                  | A v -> Y ^   | INVX4   | 0.624 | 0.375 |   1.337 |    0.452 | 
     | U1928                  | C ^ -> Y v   | OAI21X1 | 0.231 | 0.301 |   1.638 |    0.753 | 
     | FE_OFC0_pop_pkt        | A v -> Y v   | BUFX4   | 0.585 | 0.199 |   1.837 |    0.952 | 
     | U2307                  | A v -> Y ^   | INVX2   | 1.076 | 0.965 |   2.802 |    1.917 | 
     | U2455                  | A ^ -> Y v   | AOI22X1 | 0.254 | 0.319 |   3.122 |    2.237 | 
     | U1056                  | A v -> Y v   | BUFX2   | 0.089 | 0.082 |   3.204 |    2.319 | 
     | U2456                  | A v -> Y ^   | INVX1   | 0.003 | 0.038 |   3.242 |    2.358 | 
     | \xgmii_tx_hold_reg[61] | D ^          | DFFSR   | 0.003 | 0.000 |   3.242 |    2.358 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |    0.885 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    0.885 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    0.885 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    0.885 | 
     | FECTS_clks_clk___L4_I2 | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    0.885 | 
     | \xgmii_tx_hold_reg[61] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    0.885 | 
     +------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Setup Check with Pin \bvalid_reg[6] /CLK 
Endpoint:   \bvalid_reg[6] /D    (^) checked with  leading edge of 'clk'
Beginpoint: \cur_state_reg[3] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.094
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.356
- Arrival Time                  3.240
= Slack Time                   -0.884
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.884 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -0.884 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -0.884 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -0.884 | 
     | FECTS_clks_clk___L4_I7 | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -0.884 | 
     | \cur_state_reg[3]      | CLK ^ -> Q ^ | DFFSR   | 0.017 | 0.134 |   0.135 |   -0.750 | 
     | U912                   | A ^ -> Y ^   | BUFX2   | 0.144 | 0.119 |   0.253 |   -0.631 | 
     | U1738                  | A ^ -> Y v   | INVX1   | 0.021 | 0.069 |   0.323 |   -0.561 | 
     | U1922                  | B v -> Y ^   | NAND3X1 | 0.039 | 0.037 |   0.360 |   -0.524 | 
     | U914                   | A ^ -> Y ^   | BUFX2   | 0.398 | 0.261 |   0.621 |   -0.263 | 
     | U1923                  | A ^ -> Y v   | INVX1   | 0.091 | 0.148 |   0.769 |   -0.115 | 
     | U889                   | B v -> Y v   | AND2X2  | 0.363 | 0.193 |   0.962 |    0.078 | 
     | U2579                  | A v -> Y ^   | INVX4   | 0.624 | 0.375 |   1.337 |    0.453 | 
     | U1928                  | C ^ -> Y v   | OAI21X1 | 0.231 | 0.301 |   1.638 |    0.754 | 
     | FE_OFC0_pop_pkt        | A v -> Y v   | BUFX4   | 0.585 | 0.199 |   1.837 |    0.953 | 
     | U2307                  | A v -> Y ^   | INVX2   | 1.076 | 0.965 |   2.802 |    1.918 | 
     | U2310                  | A ^ -> Y v   | AOI22X1 | 0.251 | 0.317 |   3.119 |    2.235 | 
     | U996                   | A v -> Y v   | BUFX2   | 0.089 | 0.086 |   3.205 |    2.321 | 
     | U2311                  | A v -> Y ^   | INVX1   | 0.022 | 0.035 |   3.240 |    2.356 | 
     | \bvalid_reg[6]         | D ^          | DFFSR   | 0.022 | 0.000 |   3.240 |    2.356 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |    0.884 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    0.884 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    0.884 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    0.884 | 
     | FECTS_clks_clk___L4_I9 | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    0.884 | 
     | \bvalid_reg[6]         | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    0.884 | 
     +------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Setup Check with Pin \xgmii_tx_hold_reg[2] /CLK 
Endpoint:   \xgmii_tx_hold_reg[2] /D (^) checked with  leading edge of 'clk'
Beginpoint: \cur_state_reg[3] /Q     (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.093
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.357
- Arrival Time                  3.241
= Slack Time                   -0.884
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.884 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -0.884 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -0.884 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -0.884 | 
     | FECTS_clks_clk___L4_I7 | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -0.884 | 
     | \cur_state_reg[3]      | CLK ^ -> Q ^ | DFFSR   | 0.017 | 0.134 |   0.135 |   -0.750 | 
     | U912                   | A ^ -> Y ^   | BUFX2   | 0.144 | 0.119 |   0.253 |   -0.631 | 
     | U1738                  | A ^ -> Y v   | INVX1   | 0.021 | 0.069 |   0.323 |   -0.561 | 
     | U1922                  | B v -> Y ^   | NAND3X1 | 0.039 | 0.037 |   0.360 |   -0.524 | 
     | U914                   | A ^ -> Y ^   | BUFX2   | 0.398 | 0.261 |   0.621 |   -0.263 | 
     | U1923                  | A ^ -> Y v   | INVX1   | 0.091 | 0.148 |   0.769 |   -0.115 | 
     | U889                   | B v -> Y v   | AND2X2  | 0.363 | 0.193 |   0.962 |    0.078 | 
     | U2579                  | A v -> Y ^   | INVX4   | 0.624 | 0.375 |   1.337 |    0.453 | 
     | U1928                  | C ^ -> Y v   | OAI21X1 | 0.231 | 0.301 |   1.638 |    0.754 | 
     | FE_OFC0_pop_pkt        | A v -> Y v   | BUFX4   | 0.585 | 0.199 |   1.837 |    0.953 | 
     | U2307                  | A v -> Y ^   | INVX2   | 1.076 | 0.965 |   2.802 |    1.918 | 
     | U2334                  | A ^ -> Y v   | AOI22X1 | 0.252 | 0.314 |   3.116 |    2.232 | 
     | U1005                  | A v -> Y v   | BUFX2   | 0.088 | 0.083 |   3.199 |    2.315 | 
     | U2335                  | A v -> Y ^   | INVX1   | 0.010 | 0.042 |   3.241 |    2.357 | 
     | \xgmii_tx_hold_reg[2]  | D ^          | DFFSR   | 0.010 | 0.000 |   3.241 |    2.357 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |    0.884 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    0.884 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    0.884 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    0.884 | 
     | FECTS_clks_clk___L4_I4 | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    0.884 | 
     | \xgmii_tx_hold_reg[2]  | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    0.884 | 
     +------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Setup Check with Pin \xgmii_tx_hold_reg[56] /CLK 
Endpoint:   \xgmii_tx_hold_reg[56] /D (^) checked with  leading edge of 'clk'
Beginpoint: \cur_state_reg[3] /Q      (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.093
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.357
- Arrival Time                  3.239
= Slack Time                   -0.882
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.882 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -0.882 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -0.882 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -0.882 | 
     | FECTS_clks_clk___L4_I7 | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -0.882 | 
     | \cur_state_reg[3]      | CLK ^ -> Q ^ | DFFSR   | 0.017 | 0.134 |   0.135 |   -0.747 | 
     | U912                   | A ^ -> Y ^   | BUFX2   | 0.144 | 0.119 |   0.253 |   -0.628 | 
     | U1738                  | A ^ -> Y v   | INVX1   | 0.021 | 0.069 |   0.323 |   -0.559 | 
     | U1922                  | B v -> Y ^   | NAND3X1 | 0.039 | 0.037 |   0.360 |   -0.521 | 
     | U914                   | A ^ -> Y ^   | BUFX2   | 0.398 | 0.261 |   0.621 |   -0.260 | 
     | U1923                  | A ^ -> Y v   | INVX1   | 0.091 | 0.148 |   0.769 |   -0.112 | 
     | U889                   | B v -> Y v   | AND2X2  | 0.363 | 0.193 |   0.962 |    0.080 | 
     | U2579                  | A v -> Y ^   | INVX4   | 0.624 | 0.375 |   1.337 |    0.455 | 
     | U1928                  | C ^ -> Y v   | OAI21X1 | 0.231 | 0.301 |   1.638 |    0.757 | 
     | FE_OFC0_pop_pkt        | A v -> Y v   | BUFX4   | 0.585 | 0.199 |   1.837 |    0.955 | 
     | U2307                  | A v -> Y ^   | INVX2   | 1.076 | 0.965 |   2.802 |    1.921 | 
     | U2445                  | A ^ -> Y v   | AOI22X1 | 0.257 | 0.308 |   3.110 |    2.228 | 
     | U1053                  | A v -> Y v   | BUFX2   | 0.092 | 0.085 |   3.195 |    2.313 | 
     | U2446                  | A v -> Y ^   | INVX1   | 0.010 | 0.044 |   3.238 |    2.357 | 
     | \xgmii_tx_hold_reg[56] | D ^          | DFFSR   | 0.010 | 0.000 |   3.239 |    2.357 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |    0.882 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    0.882 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    0.882 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    0.882 | 
     | FECTS_clks_clk___L4_I8 | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    0.882 | 
     | \xgmii_tx_hold_reg[56] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    0.882 | 
     +------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Setup Check with Pin \bvalid_reg[5] /CLK 
Endpoint:   \bvalid_reg[5] /D    (^) checked with  leading edge of 'clk'
Beginpoint: \cur_state_reg[3] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.093
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.357
- Arrival Time                  3.239
= Slack Time                   -0.881
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.881 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -0.881 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -0.881 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -0.881 | 
     | FECTS_clks_clk___L4_I7 | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -0.881 | 
     | \cur_state_reg[3]      | CLK ^ -> Q ^ | DFFSR   | 0.017 | 0.134 |   0.135 |   -0.747 | 
     | U912                   | A ^ -> Y ^   | BUFX2   | 0.144 | 0.119 |   0.253 |   -0.628 | 
     | U1738                  | A ^ -> Y v   | INVX1   | 0.021 | 0.069 |   0.323 |   -0.559 | 
     | U1922                  | B v -> Y ^   | NAND3X1 | 0.039 | 0.037 |   0.360 |   -0.521 | 
     | U914                   | A ^ -> Y ^   | BUFX2   | 0.398 | 0.261 |   0.621 |   -0.260 | 
     | U1923                  | A ^ -> Y v   | INVX1   | 0.091 | 0.148 |   0.769 |   -0.112 | 
     | U889                   | B v -> Y v   | AND2X2  | 0.363 | 0.193 |   0.962 |    0.080 | 
     | U2579                  | A v -> Y ^   | INVX4   | 0.624 | 0.375 |   1.337 |    0.455 | 
     | U1928                  | C ^ -> Y v   | OAI21X1 | 0.231 | 0.301 |   1.638 |    0.757 | 
     | FE_OFC0_pop_pkt        | A v -> Y v   | BUFX4   | 0.585 | 0.199 |   1.837 |    0.955 | 
     | U2307                  | A v -> Y ^   | INVX2   | 1.076 | 0.965 |   2.802 |    1.921 | 
     | U2308                  | A ^ -> Y v   | AOI22X1 | 0.246 | 0.312 |   3.114 |    2.233 | 
     | U995                   | A v -> Y v   | BUFX2   | 0.084 | 0.082 |   3.197 |    2.316 | 
     | U2309                  | A v -> Y ^   | INVX1   | 0.010 | 0.041 |   3.238 |    2.357 | 
     | \bvalid_reg[5]         | D ^          | DFFSR   | 0.010 | 0.000 |   3.239 |    2.357 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |    0.881 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    0.881 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    0.881 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    0.881 | 
     | FECTS_clks_clk___L4_I9 | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    0.881 | 
     | \bvalid_reg[5]         | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    0.881 | 
     +------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Setup Check with Pin \xgmii_txd_d_reg[29] /CLK 
Endpoint:   \xgmii_txd_d_reg[29] /D (^) checked with  leading edge of 'clk'
Beginpoint: \cur_state_reg[1] /Q    (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.111
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.339
- Arrival Time                  3.218
= Slack Time                   -0.879
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.879 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -0.879 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -0.879 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -0.879 | 
     | FECTS_clks_clk___L4_I6 | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -0.879 | 
     | \cur_state_reg[1]      | CLK ^ -> Q ^ | DFFSR   | 0.024 | 0.139 |   0.139 |   -0.740 | 
     | U1914                  | A ^ -> Y ^   | BUFX2   | 0.104 | 0.097 |   0.237 |   -0.643 | 
     | U1921                  | A ^ -> Y v   | INVX1   | 0.110 | 0.114 |   0.351 |   -0.529 | 
     | U1931                  | A v -> Y v   | AND2X1  | 0.013 | 0.049 |   0.400 |   -0.479 | 
     | U1915                  | A v -> Y ^   | INVX1   | 0.478 | 0.008 |   0.408 |   -0.471 | 
     | U1210                  | B ^ -> Y ^   | OR2X1   | 0.021 | 0.070 |   0.478 |   -0.401 | 
     | U1209                  | B ^ -> Y ^   | OR2X2   | 0.227 | 0.179 |   0.658 |   -0.222 | 
     | U869                   | B ^ -> Y ^   | AND2X1  | 0.305 | 0.219 |   0.877 |   -0.003 | 
     | U1932                  | B ^ -> Y ^   | AND2X1  | 0.491 | 0.331 |   1.208 |    0.328 | 
     | U1935                  | A ^ -> Y v   | NAND3X1 | 0.062 | 0.083 |   1.291 |    0.411 | 
     | U1664                  | A v -> Y v   | BUFX2   | 0.021 | 0.051 |   1.342 |    0.462 | 
     | U1936                  | A v -> Y ^   | INVX1   | 0.613 | 0.403 |   1.745 |    0.865 | 
     | U1960                  | C ^ -> Y v   | AOI21X1 | 0.252 | 0.179 |   1.924 |    1.044 | 
     | U1107                  | A v -> Y v   | BUFX2   | 0.104 | 0.103 |   2.027 |    1.148 | 
     | U1961                  | A v -> Y ^   | INVX2   | 0.956 | 0.435 |   2.462 |    1.583 | 
     | U2115                  | D ^ -> Y v   | AOI22X1 | 0.373 | 0.308 |   2.770 |    1.891 | 
     | U972                   | A v -> Y v   | BUFX2   | 0.171 | 0.105 |   2.876 |    1.996 | 
     | U1526                  | A v -> Y ^   | INVX1   | 0.032 | 0.078 |   2.953 |    2.074 | 
     | U1196                  | A ^ -> Y ^   | OR2X1   | 0.057 | 0.063 |   3.016 |    2.137 | 
     | U1195                  | B ^ -> Y ^   | OR2X1   | 0.251 | 0.198 |   3.214 |    2.335 | 
     | \xgmii_txd_d_reg[29]   | D ^          | DFFSR   | 0.251 | 0.004 |   3.218 |    2.339 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |    0.879 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    0.879 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    0.879 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    0.879 | 
     | FECTS_clks_clk___L4_I4 | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    0.879 | 
     | \xgmii_txd_d_reg[29]   | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    0.879 | 
     +------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Setup Check with Pin \pkt_ctrl_d_reg[3] /CLK 
Endpoint:   \pkt_ctrl_d_reg[3] /D (^) checked with  leading edge of 'clk'
Beginpoint: \cur_state_reg[3] /Q  (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.094
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.356
- Arrival Time                  3.235
= Slack Time                   -0.879
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.879 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -0.879 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -0.879 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -0.879 | 
     | FECTS_clks_clk___L4_I7 | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -0.879 | 
     | \cur_state_reg[3]      | CLK ^ -> Q ^ | DFFSR   | 0.017 | 0.134 |   0.135 |   -0.744 | 
     | U912                   | A ^ -> Y ^   | BUFX2   | 0.144 | 0.119 |   0.253 |   -0.626 | 
     | U1738                  | A ^ -> Y v   | INVX1   | 0.021 | 0.069 |   0.323 |   -0.556 | 
     | U1922                  | B v -> Y ^   | NAND3X1 | 0.039 | 0.037 |   0.360 |   -0.519 | 
     | U914                   | A ^ -> Y ^   | BUFX2   | 0.398 | 0.261 |   0.621 |   -0.258 | 
     | U1923                  | A ^ -> Y v   | INVX1   | 0.091 | 0.148 |   0.769 |   -0.110 | 
     | U889                   | B v -> Y v   | AND2X2  | 0.363 | 0.193 |   0.962 |    0.083 | 
     | U2579                  | A v -> Y ^   | INVX4   | 0.624 | 0.375 |   1.337 |    0.458 | 
     | U1928                  | C ^ -> Y v   | OAI21X1 | 0.231 | 0.301 |   1.638 |    0.759 | 
     | FE_OFC0_pop_pkt        | A v -> Y v   | BUFX4   | 0.585 | 0.199 |   1.837 |    0.958 | 
     | U2307                  | A v -> Y ^   | INVX2   | 1.076 | 0.965 |   2.802 |    1.923 | 
     | U2320                  | A ^ -> Y v   | AOI22X1 | 0.264 | 0.305 |   3.108 |    2.229 | 
     | U1000                  | A v -> Y v   | BUFX2   | 0.100 | 0.091 |   3.198 |    2.319 | 
     | U2321                  | A v -> Y ^   | INVX1   | 0.019 | 0.037 |   3.235 |    2.356 | 
     | \pkt_ctrl_d_reg[3]     | D ^          | DFFSR   | 0.019 | 0.000 |   3.235 |    2.356 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |    0.879 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    0.879 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    0.879 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    0.879 | 
     | FECTS_clks_clk___L4_I7 | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    0.879 | 
     | \pkt_ctrl_d_reg[3]     | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    0.879 | 
     +------------------------------------------------------------------------------------+ 

