Microchip MPLAB XC8 Compiler V2.10 ()

Linker command line:

-W-3 --edf=C:\Program Files (x86)\Microchip\xc8\v2.10\pic\dat\en_msgs.txt \
  -cs -h+dist/default/production\AClone.X.production.sym \
  --cmf=dist/default/production\AClone.X.production.cmf -z -Q16F819 \
  -oC:\Users\murray\AppData\Local\Temp\s3nc.2 --defsym=__MPLAB_BUILD=1 \
  -Mdist/default/production/AClone.X.production.map -E1 -ver=XC8 \
  --acfsm=1493 -ASTACK=0A0h-0EFh -pstack=STACK -ACODE=00h-07FFh \
  -ASTRCODE=00h-07FFh -ASTRING=00h-0FFhx8 -ACONST=00h-0FFhx8 \
  -AENTRY=00h-0FFhx8 -ACOMMON=070h-07Fh -ABANK0=020h-06Fh -ABANK1=0A0h-0EFh \
  -ABANK2=0120h-016Fh -ARAM=020h-06Fh,0A0h-0EFh,0120h-016Fh \
  -AABS1=020h-07Fh,0A0h-0EFh,0120h-016Fh -ASFR0=00h-01Fh -ASFR1=080h-09Fh \
  -ASFR2=0100h-011Fh -ASFR3=0180h-01EFh \
  -preset_vec=00h,intentry=04h,init,end_init -ppowerup=CODE -pcinit=CODE \
  -pfunctab=ENTRY -ACONFIG=02007h-02007h -pconfig=CONFIG -DCONFIG=2 \
  -AIDLOC=02000h-02003h -pidloc=IDLOC -DIDLOC=2 -AEEDATA=00h-0FFh/02100h \
  -peeprom_data=EEDATA -DEEDATA=2 -DCODE=2 -DSTRCODE=2 -DSTRING=2 -DCONST=2 \
  -DENTRY=2 -k C:\Users\murray\AppData\Local\Temp\s3nc.o \
  dist/default/production\AClone.X.production.o 

Object code version is 3.11

Machine type is 16F819



                Name                               Link     Load   Length Selector   Space Scale
C:\Users\murray\AppData\Local\Temp\s3nc.o
                end_init                              A        A        1        8       0
                reset_vec                             0        0        1        0       0
                config                             2007     2007        1     400E       0
dist/default/production\AClone.X.production.o
                cinit                                 B        B        4        8       0
                intentry                              4        4        6        8       0
                text5                                D2       D2        7        8       0
                text4                                 F        F       69        8       0
                text3                                78       78       39        8       0
                text2                                B1       B1       12        8       0
                text1                                C3       C3        8        8       0
                maintext                             CB       CB        7        8       0
                cstackBANK0                          20       20        E       20       1
                cstackCOMMON                         70       70        8       70       1
                bssCOMMON                            78       78        2       70       1

TOTAL           Name                               Link     Load   Length     Space
        CLASS   STACK          

        CLASS   CODE           
                end_init                              A        A        1         0
                cinit                                 B        B        4         0
                intentry                              4        4        6         0
                reset_vec                             0        0        1         0
                text5                                D2       D2        7         0
                text4                                 F        F       69         0
                text3                                78       78       39         0
                text2                                B1       B1       12         0
                text1                                C3       C3        8         0
                maintext                             CB       CB        7         0

        CLASS   STRCODE        

        CLASS   STRING         

        CLASS   CONST          

        CLASS   ENTRY          

        CLASS   COMMON         
                cstackCOMMON                         70       70        8         1
                bssCOMMON                            78       78        2         1

        CLASS   BANK0          
                cstackBANK0                          20       20        E         1

        CLASS   BANK1          

        CLASS   BANK2          

        CLASS   RAM            

        CLASS   ABS1           
                abs_s1                               7E       7E        2         1

        CLASS   SFR0           

        CLASS   SFR1           

        CLASS   SFR2           

        CLASS   SFR3           

        CLASS   CONFIG         
                config                             2007     2007        1         0

        CLASS   IDLOC          

        CLASS   EEDATA         

        CLASS   BANK3          



SEGMENTS        Name                           Load    Length   Top    Selector   Space  Class     Delta

                reset_vec                      000000  000001  000001         0       0  CODE        2
                intentry                       000004  0000D5  0000D9         8       0  CODE        2
                cstackBANK0                    000020  00000E  00002E        20       1  BANK0       1
                cstackCOMMON                   000070  00000A  00007A        70       1  COMMON      1
                config                         002007  000001  002008      400E       0  CONFIG      2


UNUSED ADDRESS RANGES

        Name                Unused          Largest block    Delta
        BANK0            002E-006F             42           1
        BANK1            00A0-00EF             50           1
        BANK2            0120-016F             50           1
        CODE             0001-0003              3           2
                         00D9-07FF            727
        COMMON           007A-007D              4           1
        CONST            0001-0003              3           2
                         00D9-07FF            100
        EEDATA           2100-21FF            100           2
        ENTRY            0001-0003              3           2
                         00D9-07FF            100
        IDLOC            2000-2003              4           2
        RAM              002E-006F             42           1
                         00A0-00EF             50
                         0120-016F             50
        SFR0             0000-001F             20           1
        SFR1             0080-009F             20           1
        SFR2             0100-011F             20           1
        SFR3             0180-01EF             70           1
        STACK            00A0-00EF             50           1
        STRCODE          0001-0003              3           2
                         00D9-07FF            727
        STRING           0001-0003              3           2
                         00D9-07FF            100

                                  Symbol Table

?___awdiv                cstackCOMMON 0072
_ADCON0                  (abs)        001F
_ADCON1                  (abs)        009F
_ADRESH                  (abs)        001E
_ADRESL                  (abs)        009E
_CCP1CON                 (abs)        0017
_CCPR1L                  (abs)        0015
_GO_DONE                 (abs)        00FA
_OPTION_REG              (abs)        0081
_OSCCON                  (abs)        008F
_PORTA                   (abs)        0005
_PORTB                   (abs)        0006
_PR2                     (abs)        0092
_TMR0                    (abs)        0001
_TMR0IE                  (abs)        005D
_TMR0IF                  (abs)        005A
_TRISA                   (abs)        0085
_TRISB                   (abs)        0086
__CFG_BOREN$OFF          (abs)        0000
__CFG_CCPMX$RB2          (abs)        0000
__CFG_CP$OFF             (abs)        0000
__CFG_CPD$OFF            (abs)        0000
__CFG_FOSC$INTOSCIO      (abs)        0000
__CFG_LVP$ON             (abs)        0000
__CFG_MCLRE$ON           (abs)        0000
__CFG_PWRTE$OFF          (abs)        0000
__CFG_WDTE$OFF           (abs)        0000
__CFG_WRT$OFF            (abs)        0000
__Habs1                  abs1         0000
__Hbank0                 bank0        0000
__Hbank1                 bank1        0000
__Hbank2                 bank2        0000
__Hbank3                 bank3        0000
__HbssCOMMON             bssCOMMON    0000
__Hcinit                 cinit        000F
__Hclrtext               clrtext      0000
__Hcode                  code         0000
__Hcommon                common       0000
__Hconfig                config       2008
__HcstackBANK0           cstackBANK0  0000
__HcstackCOMMON          cstackCOMMON 0000
__Heeprom_data           eeprom_data  0000
__Hend_init              end_init     000B
__Hfunctab               functab      0000
__Hidloc                 idloc        0000
__Hinit                  init         000A
__Hintentry              intentry     000A
__Hmaintext              maintext     0000
__Hpowerup               powerup      0000
__Hram                   ram          0000
__Hreset_vec             reset_vec    0001
__Hsfr0                  sfr0         0000
__Hsfr1                  sfr1         0000
__Hsfr2                  sfr2         0000
__Hsfr3                  sfr3         0000
__Hspace_0               (abs)        2008
__Hspace_1               (abs)        007A
__Hspace_2               (abs)        0000
__Hspace_3               (abs)        0000
__Hstack                 stack        0000
__Hstrings               strings      0000
__Htext                  text         0000
__Labs1                  abs1         0000
__Lbank0                 bank0        0000
__Lbank1                 bank1        0000
__Lbank2                 bank2        0000
__Lbank3                 bank3        0000
__LbssCOMMON             bssCOMMON    0000
__Lcinit                 cinit        000B
__Lclrtext               clrtext      0000
__Lcode                  code         0000
__Lcommon                common       0000
__Lconfig                config       2007
__LcstackBANK0           cstackBANK0  0000
__LcstackCOMMON          cstackCOMMON 0000
__Leeprom_data           eeprom_data  0000
__Lend_init              end_init     000A
__Lfunctab               functab      0000
__Lidloc                 idloc        0000
__Linit                  init         000A
__Lintentry              intentry     0004
__Lmaintext              maintext     0000
__Lpowerup               powerup      0000
__Lram                   ram          0000
__Lreset_vec             reset_vec    0000
__Lsfr0                  sfr0         0000
__Lsfr1                  sfr1         0000
__Lsfr2                  sfr2         0000
__Lsfr3                  sfr3         0000
__Lspace_0               (abs)        0000
__Lspace_1               (abs)        0000
__Lspace_2               (abs)        0000
__Lspace_3               (abs)        0000
__Lstack                 stack        0000
__Lstrings               strings      0000
__Ltext                  text         0000
__S0                     (abs)        2008
__S1                     (abs)        007A
__S2                     (abs)        0000
__S3                     (abs)        0000
___awdiv                 text4        000F
___awdiv@counter         cstackBANK0  0020
___awdiv@dividend        cstackCOMMON 0074
___awdiv@divisor         cstackCOMMON 0072
___awdiv@quotient        cstackBANK0  0022
___awdiv@sign            cstackBANK0  0021
___int_sp                stack        0000
___latbits               (abs)        0000
___sp                    stack        0000
___stackhi               (abs)        0000
___stacklo               (abs)        0000
__end_of___awdiv         text4        0078
__end_of__initialization cinit        000D
__end_of_delay           text3        00B1
__end_of_intCmd          text5        00D9
__end_of_loop            text2        00C3
__end_of_main            maintext     00D2
__end_of_setup           text1        00CB
__initialization         cinit        000B
__pbssCOMMON             bssCOMMON    0078
__pcstackBANK0           cstackBANK0  0020
__pcstackCOMMON          cstackCOMMON 0070
__pintentry              intentry     0004
__pmaintext              maintext     00CB
__ptext1                 text1        00C3
__ptext2                 text2        00B1
__ptext3                 text3        0078
__ptext4                 text4        000F
__ptext5                 text5        00D2
__size_of___awdiv        (abs)        0000
__size_of_delay          (abs)        0000
__size_of_intCmd         (abs)        0000
__size_of_loop           (abs)        0000
__size_of_main           (abs)        0000
__size_of_setup          (abs)        0000
_delay                   text3        0078
_intCmd                  text5        00D2
_loop                    text2        00B1
_main                    maintext     00CB
_setup                   text1        00C3
btemp                    (abs)        007E
delay@_delay             cstackBANK0  0026
delay@i                  cstackBANK0  0028
delay@millis             cstackBANK0  0024
end_of_initialization    cinit        000D
interrupt_function       intentry     0004
intlevel0                functab      0000
intlevel1                functab      0000
intlevel2                functab      0000
intlevel3                functab      0000
intlevel4                functab      0000
intlevel5                functab      0000
reset_vec                reset_vec    0000
saved_w                  (abs)        007E
start                    init         000A
start_initialization     cinit        000B
wtemp0                   (abs)        007E


FUNCTION INFORMATION:

 *************** function _main *****************
 Defined at:
		line 22 in file "newmain.c"
 Parameters:    Size  Location     Type
  argc            2   10[BANK0 ] int 
  argv            2   12[BANK0 ] PTR PTR unsigned char 
 Auto vars:     Size  Location     Type
		None
 Return value:  Size  Location     Type
                  2   10[BANK0 ] int 
 Registers used:
		wreg, status,2, status,0, pclath, cstack
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK2
      Params:         0       4       0       0
      Locals:         0       0       0       0
      Temps:          0       0       0       0
      Totals:         0       4       0       0
Total ram usage:        4 bytes
 Hardware stack levels required when called:    4
 This function calls:
		_loop
		_setup
 This function is called by:
		Startup code after reset
 This function uses a non-reentrant model


 *************** function _setup *****************
 Defined at:
		line 38 in file "newmain.c"
 Parameters:    Size  Location     Type
		None
 Auto vars:     Size  Location     Type
		None
 Return value:  Size  Location     Type
                  1    wreg      void 
 Registers used:
		wreg, status,2
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK2
      Params:         0       0       0       0
      Locals:         0       0       0       0
      Temps:          0       0       0       0
      Totals:         0       0       0       0
Total ram usage:        0 bytes
 Hardware stack levels used:    1
 Hardware stack levels required when called:    1
 This function calls:
		Nothing
 This function is called by:
		_main
 This function uses a non-reentrant model


 *************** function _loop *****************
 Defined at:
		line 47 in file "newmain.c"
 Parameters:    Size  Location     Type
		None
 Auto vars:     Size  Location     Type
		None
 Return value:  Size  Location     Type
                  1    wreg      void 
 Registers used:
		wreg, status,2, status,0, pclath, cstack
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK2
      Params:         0       0       0       0
      Locals:         0       0       0       0
      Temps:          0       0       0       0
      Totals:         0       0       0       0
Total ram usage:        0 bytes
 Hardware stack levels used:    1
 Hardware stack levels required when called:    3
 This function calls:
		_delay
 This function is called by:
		_main
 This function uses a non-reentrant model


 *************** function _delay *****************
 Defined at:
		line 22 in file "./main.h"
 Parameters:    Size  Location     Type
  millis          2    4[BANK0 ] int 
 Auto vars:     Size  Location     Type
  i               2    8[BANK0 ] int 
  _delay          2    6[BANK0 ] int 
 Return value:  Size  Location     Type
                  1    wreg      void 
 Registers used:
		wreg, status,2, status,0, pclath, cstack
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK2
      Params:         0       2       0       0
      Locals:         0       4       0       0
      Temps:          1       0       0       0
      Totals:         1       6       0       0
Total ram usage:        7 bytes
 Hardware stack levels used:    1
 Hardware stack levels required when called:    2
 This function calls:
		___awdiv
 This function is called by:
		_loop
 This function uses a non-reentrant model


 *************** function ___awdiv *****************
 Defined at:
		line 5 in file "C:\Program Files (x86)\Microchip\xc8\v2.10\pic\sources\c90\common\awdiv.c"
 Parameters:    Size  Location     Type
  divisor         2    2[COMMON] int 
  dividend        2    4[COMMON] int 
 Auto vars:     Size  Location     Type
  quotient        2    2[BANK0 ] int 
  sign            1    1[BANK0 ] unsigned char 
  counter         1    0[BANK0 ] unsigned char 
 Return value:  Size  Location     Type
                  2    2[COMMON] int 
 Registers used:
		wreg, status,2, status,0
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK2
      Params:         4       0       0       0
      Locals:         0       4       0       0
      Temps:          1       0       0       0
      Totals:         5       4       0       0
Total ram usage:        9 bytes
 Hardware stack levels used:    1
 Hardware stack levels required when called:    1
 This function calls:
		Nothing
 This function is called by:
		_delay
 This function uses a non-reentrant model


 *************** function _intCmd *****************
 Defined at:
		line 47 in file "./main.h"
 Parameters:    Size  Location     Type
		None
 Auto vars:     Size  Location     Type
		None
 Return value:  Size  Location     Type
                  1    wreg      void 
 Registers used:
		None
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK2
      Params:         0       0       0       0
      Locals:         0       0       0       0
      Temps:          2       0       0       0
      Totals:         2       0       0       0
Total ram usage:        2 bytes
 Hardware stack levels used:    1
 This function calls:
		Nothing
 This function is called by:
		Interrupt level 1
 This function uses a non-reentrant model



MODULE INFORMATION

Module		Function		Class		Link	Load	Size
C:\Program Files (x86)\Microchip\xc8\v2.10\pic\sources\c90\common\awdiv.c
		___awdiv       		CODE           	000F	0000	106

C:\Program Files (x86)\Microchip\xc8\v2.10\pic\sources\c90\common\awdiv.c estimated size: 106

./main.h
		_delay         		CODE           	0078	0000	58
		_intCmd        		CODE           	00D2	0000	8

./main.h estimated size: 66

newmain.c
		_loop          		CODE           	00B1	0000	19
		_main          		CODE           	00CB	0000	8
		_setup         		CODE           	00C3	0000	9

newmain.c estimated size: 36

shared
		__initialization		CODE           	000B	0000	3

shared estimated size: 3

