module module_0 (
    input logic [id_1 : id_1] id_2,
    input logic [id_2 : id_1] id_3,
    input logic [id_2[id_1] : id_2] id_4,
    output [id_2 : id_4] id_5
);
  logic id_6;
  id_7 id_8 (
      .id_6(id_4),
      .id_5(id_2)
  );
endmodule
