# Reading pref.tcl
# source "/home/borg/Documents/ELEMENTOS/Z01.1-Alphabet/Projetos/C-UnidadeLogicaAritmetica/vunit_out/test_output/lib.tb_alu.all_776e1fb2296393bd00b7230172cd9214b3490146/modelsim/gui.do"
# vsim -modelsimini /home/borg/Documents/ELEMENTOS/Z01.1-Alphabet/Projetos/C-UnidadeLogicaAritmetica/vunit_out/modelsim/modelsim.ini -wlf /home/borg/Documents/ELEMENTOS/Z01.1-Alphabet/Projetos/C-UnidadeLogicaAritmetica/vunit_out/test_output/lib.tb_alu.all_776e1fb2296393bd00b7230172cd9214b3490146/modelsim/vsim.wlf -quiet -t ps -onfinish stop lib.tb_alu(tb) -L vunit_lib -L lib -g/tb_alu/runner_cfg="active python runner : true,enabled_test_cases : ,output path : /home/borg/Documents/ELEMENTOS/Z01.1-Alphabet/Projetos/C-UnidadeLogicaAritmetica/vunit_out/test_output/lib.tb_alu.all_776e1fb2296393bd00b7230172cd9214b3490146/,tb path : /home/borg/Documents/ELEMENTOS/Z01.1-Alphabet/Projetos/C-UnidadeLogicaAritmetica/testes/,use_color : false" 
# Start time: 14:59:42 on Sep 16,2021
# ** Warning: Design size of 21727 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8683) Uninitialized out port /tb_alu/mapping/zr has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_alu/mapping/ng has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_alu/mapping/saida(15 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUU) to the signal network.
# List of VUnit commands:
# vunit_help
#   - Prints this help
# vunit_load [vsim_extra_args]
#   - Load design with correct generics for the test
#   - Optional first argument are passed as extra flags to vsim
# vunit_user_init
#   - Re-runs the user defined init file
# vunit_run
#   - Run test, must do vunit_load first
# vunit_compile
#   - Recompiles the source files
# vunit_restart
#   - Recompiles the source files
#   - and re-runs the simulation if the compile was successful
add wave -position end  sim:/tb_alu/inX
add wave -position end  sim:/tb_alu/inY
add wave -position end  sim:/tb_alu/inZX
add wave -position end  sim:/tb_alu/inNX
add wave -position end  sim:/tb_alu/inZY
add wave -position end  sim:/tb_alu/inNY
add wave -position end  sim:/tb_alu/inF
add wave -position end  sim:/tb_alu/inNO
add wave -position end  sim:/tb_alu/outZR
add wave -position end  sim:/tb_alu/outNG
add wave -position end  sim:/tb_alu/outSaida
vunit_run
# ** Error: Falha em teste: 1
#    Time: 100 ps  Iteration: 0  Process: /tb_alu/main File: /home/borg/Documents/ELEMENTOS/Z01.1-Alphabet/Projetos/C-UnidadeLogicaAritmetica/testes/tb_ALU.vhd
# Break in Process main at /home/borg/Documents/ELEMENTOS/Z01.1-Alphabet/Projetos/C-UnidadeLogicaAritmetica/testes/tb_ALU.vhd line 60
# 
# Test Run Failed!
# 
# Stack trace result from 'tb' command
#  /home/borg/Documents/ELEMENTOS/Z01.1-Alphabet/Projetos/C-UnidadeLogicaAritmetica/testes/tb_ALU.vhd 60 return [address 0xf6d508b7] Process main
# 
# 
# Surrounding code from 'see' command
#   55 : 
#   56 :       -- Teste: 1
#   57 :       inX <= "0000000000000000"; inY <= "1111111111111111";
#   58 :       inZX <= '1'; inNX <= '0'; inZY <= '1'; inNY <= '0'; inF <= '1'; inNO <= '0';
#   59 :       wait for 100 ps;
# ->60 :       assert(outZR = '1' and outNG = '0' and outSaida= "0000000000000000")  report "Falha em teste: 1" severity error;
#   61 : 
#   62 :       -- Teste: 2
#   63 :       inX <= "0000000000000000"; inY <= "1111111111111111";
#   64 :       inZX <= '1'; inNX <= '1'; inZY <= '1'; inNY <= '1'; inF <= '1'; inNO <= '1';
# 
# true
# End time: 15:01:56 on Sep 16,2021, Elapsed time: 0:02:14
# Errors: 1, Warnings: 4
