// Code your design here
// Code your design here
module shift_reg4(
  input Data_in, clock, reset,
  output logic Data_out,
	output logic [3:0] Data_reg);
  
  always_comb Data_out = Data_reg[0];
  always_ff @ (negedge reset or posedge clock) begin
    if(reset == 0) Data_reg <= 0;
    else 
      Data_reg <= {Data_in, Data_reg[3:1]};
  end
endmodule