// Seed: 856930776
module module_0 (
    id_1
);
  inout wire id_1;
  wire id_2;
endmodule
macromodule module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  tri1 id_6 = 1;
  wire id_7;
  tri1 id_8, id_9, id_10;
  assign id_10 = id_3;
  wand id_11 = 1;
  module_0(
      id_3
  );
  always id_2 <= 1;
  wire id_12, id_13;
  wire id_14;
  assign id_6 = id_3;
  final id_1 <= 1'd0 <= id_4[1];
endmodule : id_15
