

================================================================
== Vitis HLS Report for 'encoder'
================================================================
* Date:           Sun Jul 21 18:31:36 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        encoder_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.156 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       13|       13|  0.130 us|  0.130 us|    8|    8|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                                            |                                                                 |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                                  Instance                                  |                              Module                             |   min   |   max   |    min    |    max    | min | max |   Type  |
        +----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_dense_latency_ap_uint_1_ap_fixed_16_6_5_3_0_config2_s_fu_54             |dense_latency_ap_uint_1_ap_fixed_16_6_5_3_0_config2_s            |        1|        1|  10.000 ns|  10.000 ns|    2|    2|      yes|
        |call_ret_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_60  |relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s      |        0|        0|       0 ns|       0 ns|    1|    1|      yes|
        |grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s_fu_80   |dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s  |        9|        9|  90.000 ns|  90.000 ns|    8|    8|      yes|
        +----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|     24|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   4|    978|   6741|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      0|     82|    -|
|Register         |        -|   -|    524|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   4|   1502|   6847|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   4|      3|     32|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+----+-----+------+-----+
    |                                  Instance                                  |                              Module                             | BRAM_18K| DSP|  FF |  LUT | URAM|
    +----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+----+-----+------+-----+
    |grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s_fu_80   |dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s  |        0|   4|  773|   947|    0|
    |grp_dense_latency_ap_uint_1_ap_fixed_16_6_5_3_0_config2_s_fu_54             |dense_latency_ap_uint_1_ap_fixed_16_6_5_3_0_config2_s            |        0|   0|  205|  5186|    0|
    |call_ret_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_60  |relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s      |        0|   0|    0|   608|    0|
    +----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+----+-----+------+-----+
    |Total                                                                       |                                                                 |        0|   4|  978|  6741|    0|
    +----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                               Variable Name                              | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |ap_block_pp0_stage0_11001                                                 |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001_ignoreCallOp16                                  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001_ignoreCallOp56                                  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_01001                                                 |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_11001                                                 |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_11001_ignoreCallOp52                                  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage5_11001                                                 |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage5_11001_ignoreCallOp53                                  |       and|   0|  0|   2|           1|           1|
    |ap_block_state13_io                                                       |        or|   0|  0|   2|           1|           1|
    |ap_block_state14_pp0_stage5_iter1                                         |        or|   0|  0|   2|           1|           1|
    |grp_dense_latency_ap_uint_1_ap_fixed_16_6_5_3_0_config2_s_fu_54_ap_start  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                                                             |       xor|   0|  0|   2|           1|           2|
    +--------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                                     |          |   0|  0|  24|          12|          13|
    +--------------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  37|          9|    1|          9|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |input_112_blk_n          |   9|          2|    1|          2|
    |layer4_out_0_blk_n       |   9|          2|    1|          2|
    |layer4_out_1_blk_n       |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  82|         19|    6|         19|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                          Name                                          | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                               |   8|   0|    8|          0|
    |ap_enable_reg_pp0_iter0_reg                                                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                                 |   1|   0|    1|          0|
    |grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s_fu_80_ap_start_reg  |   1|   0|    1|          0|
    |grp_dense_latency_ap_uint_1_ap_fixed_16_6_5_3_0_config2_s_fu_54_ap_start_reg            |   1|   0|    1|          0|
    |layer2_out_10_reg_288                                                                   |  16|   0|   16|          0|
    |layer2_out_11_reg_293                                                                   |  16|   0|   16|          0|
    |layer2_out_12_reg_298                                                                   |  16|   0|   16|          0|
    |layer2_out_13_reg_303                                                                   |  16|   0|   16|          0|
    |layer2_out_14_reg_308                                                                   |  16|   0|   16|          0|
    |layer2_out_15_reg_313                                                                   |  16|   0|   16|          0|
    |layer2_out_1_reg_243                                                                    |  16|   0|   16|          0|
    |layer2_out_2_reg_248                                                                    |  16|   0|   16|          0|
    |layer2_out_3_reg_253                                                                    |  16|   0|   16|          0|
    |layer2_out_4_reg_258                                                                    |  16|   0|   16|          0|
    |layer2_out_5_reg_263                                                                    |  16|   0|   16|          0|
    |layer2_out_6_reg_268                                                                    |  16|   0|   16|          0|
    |layer2_out_7_reg_273                                                                    |  16|   0|   16|          0|
    |layer2_out_8_reg_278                                                                    |  16|   0|   16|          0|
    |layer2_out_9_reg_283                                                                    |  16|   0|   16|          0|
    |layer2_out_reg_238                                                                      |  16|   0|   16|          0|
    |layer3_out_10_reg_368                                                                   |  16|   0|   16|          0|
    |layer3_out_11_reg_373                                                                   |  16|   0|   16|          0|
    |layer3_out_12_reg_378                                                                   |  16|   0|   16|          0|
    |layer3_out_13_reg_383                                                                   |  16|   0|   16|          0|
    |layer3_out_14_reg_388                                                                   |  16|   0|   16|          0|
    |layer3_out_15_reg_393                                                                   |  16|   0|   16|          0|
    |layer3_out_1_reg_323                                                                    |  16|   0|   16|          0|
    |layer3_out_2_reg_328                                                                    |  16|   0|   16|          0|
    |layer3_out_3_reg_333                                                                    |  16|   0|   16|          0|
    |layer3_out_4_reg_338                                                                    |  16|   0|   16|          0|
    |layer3_out_5_reg_343                                                                    |  16|   0|   16|          0|
    |layer3_out_6_reg_348                                                                    |  16|   0|   16|          0|
    |layer3_out_7_reg_353                                                                    |  16|   0|   16|          0|
    |layer3_out_8_reg_358                                                                    |  16|   0|   16|          0|
    |layer3_out_9_reg_363                                                                    |  16|   0|   16|          0|
    |layer3_out_reg_318                                                                      |  16|   0|   16|          0|
    +----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                   | 524|   0|  524|          0|
    +----------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|       encoder|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|       encoder|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|       encoder|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|       encoder|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|       encoder|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|       encoder|  return value|
|input_112            |   in|   16|       ap_hs|     input_112|       pointer|
|input_112_ap_vld     |   in|    1|       ap_hs|     input_112|       pointer|
|input_112_ap_ack     |  out|    1|       ap_hs|     input_112|       pointer|
|layer4_out_0         |  out|   16|       ap_hs|  layer4_out_0|       pointer|
|layer4_out_0_ap_vld  |  out|    1|       ap_hs|  layer4_out_0|       pointer|
|layer4_out_0_ap_ack  |   in|    1|       ap_hs|  layer4_out_0|       pointer|
|layer4_out_1         |  out|   16|       ap_hs|  layer4_out_1|       pointer|
|layer4_out_1_ap_vld  |  out|    1|       ap_hs|  layer4_out_1|       pointer|
|layer4_out_1_ap_ack  |   in|    1|       ap_hs|  layer4_out_1|       pointer|
+---------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 8, D = 14, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.98>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%input_112_read = read i16 @_ssdm_op_Read.ap_hs.i16P0A, i16 %input_112"   --->   Operation 15 'read' 'input_112_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (5.98ns)   --->   "%call_ret1 = call i256 @dense_latency<ap_uint<1>, ap_fixed<16, 6, 5, 3, 0>, config2>, i16 %input_112_read" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense.h:41->../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/encoder.cpp:37]   --->   Operation 16 'call' 'call_ret1' <Predicate = true> <Delay = 5.98> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 7.15>
ST_2 : Operation 17 [1/2] (7.15ns)   --->   "%call_ret1 = call i256 @dense_latency<ap_uint<1>, ap_fixed<16, 6, 5, 3, 0>, config2>, i16 %input_112_read" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense.h:41->../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/encoder.cpp:37]   --->   Operation 17 'call' 'call_ret1' <Predicate = true> <Delay = 7.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%layer2_out = extractvalue i256 %call_ret1" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense.h:41->../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/encoder.cpp:37]   --->   Operation 18 'extractvalue' 'layer2_out' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%layer2_out_1 = extractvalue i256 %call_ret1" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense.h:41->../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/encoder.cpp:37]   --->   Operation 19 'extractvalue' 'layer2_out_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%layer2_out_2 = extractvalue i256 %call_ret1" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense.h:41->../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/encoder.cpp:37]   --->   Operation 20 'extractvalue' 'layer2_out_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%layer2_out_3 = extractvalue i256 %call_ret1" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense.h:41->../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/encoder.cpp:37]   --->   Operation 21 'extractvalue' 'layer2_out_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%layer2_out_4 = extractvalue i256 %call_ret1" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense.h:41->../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/encoder.cpp:37]   --->   Operation 22 'extractvalue' 'layer2_out_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%layer2_out_5 = extractvalue i256 %call_ret1" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense.h:41->../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/encoder.cpp:37]   --->   Operation 23 'extractvalue' 'layer2_out_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%layer2_out_6 = extractvalue i256 %call_ret1" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense.h:41->../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/encoder.cpp:37]   --->   Operation 24 'extractvalue' 'layer2_out_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%layer2_out_7 = extractvalue i256 %call_ret1" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense.h:41->../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/encoder.cpp:37]   --->   Operation 25 'extractvalue' 'layer2_out_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%layer2_out_8 = extractvalue i256 %call_ret1" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense.h:41->../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/encoder.cpp:37]   --->   Operation 26 'extractvalue' 'layer2_out_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%layer2_out_9 = extractvalue i256 %call_ret1" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense.h:41->../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/encoder.cpp:37]   --->   Operation 27 'extractvalue' 'layer2_out_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%layer2_out_10 = extractvalue i256 %call_ret1" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense.h:41->../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/encoder.cpp:37]   --->   Operation 28 'extractvalue' 'layer2_out_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%layer2_out_11 = extractvalue i256 %call_ret1" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense.h:41->../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/encoder.cpp:37]   --->   Operation 29 'extractvalue' 'layer2_out_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%layer2_out_12 = extractvalue i256 %call_ret1" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense.h:41->../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/encoder.cpp:37]   --->   Operation 30 'extractvalue' 'layer2_out_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%layer2_out_13 = extractvalue i256 %call_ret1" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense.h:41->../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/encoder.cpp:37]   --->   Operation 31 'extractvalue' 'layer2_out_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%layer2_out_14 = extractvalue i256 %call_ret1" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense.h:41->../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/encoder.cpp:37]   --->   Operation 32 'extractvalue' 'layer2_out_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%layer2_out_15 = extractvalue i256 %call_ret1" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense.h:41->../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/encoder.cpp:37]   --->   Operation 33 'extractvalue' 'layer2_out_15' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.14>
ST_3 : Operation 34 [1/1] (3.14ns)   --->   "%call_ret = call i256 @relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3>, i16 %layer2_out, i16 %layer2_out_1, i16 %layer2_out_2, i16 %layer2_out_3, i16 %layer2_out_4, i16 %layer2_out_5, i16 %layer2_out_6, i16 %layer2_out_7, i16 %layer2_out_8, i16 %layer2_out_9, i16 %layer2_out_10, i16 %layer2_out_11, i16 %layer2_out_12, i16 %layer2_out_13, i16 %layer2_out_14, i16 %layer2_out_15" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/encoder.cpp:41]   --->   Operation 34 'call' 'call_ret' <Predicate = true> <Delay = 3.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%layer3_out = extractvalue i256 %call_ret" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/encoder.cpp:41]   --->   Operation 35 'extractvalue' 'layer3_out' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%layer3_out_1 = extractvalue i256 %call_ret" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/encoder.cpp:41]   --->   Operation 36 'extractvalue' 'layer3_out_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%layer3_out_2 = extractvalue i256 %call_ret" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/encoder.cpp:41]   --->   Operation 37 'extractvalue' 'layer3_out_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%layer3_out_3 = extractvalue i256 %call_ret" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/encoder.cpp:41]   --->   Operation 38 'extractvalue' 'layer3_out_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%layer3_out_4 = extractvalue i256 %call_ret" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/encoder.cpp:41]   --->   Operation 39 'extractvalue' 'layer3_out_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%layer3_out_5 = extractvalue i256 %call_ret" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/encoder.cpp:41]   --->   Operation 40 'extractvalue' 'layer3_out_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%layer3_out_6 = extractvalue i256 %call_ret" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/encoder.cpp:41]   --->   Operation 41 'extractvalue' 'layer3_out_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%layer3_out_7 = extractvalue i256 %call_ret" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/encoder.cpp:41]   --->   Operation 42 'extractvalue' 'layer3_out_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%layer3_out_8 = extractvalue i256 %call_ret" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/encoder.cpp:41]   --->   Operation 43 'extractvalue' 'layer3_out_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%layer3_out_9 = extractvalue i256 %call_ret" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/encoder.cpp:41]   --->   Operation 44 'extractvalue' 'layer3_out_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%layer3_out_10 = extractvalue i256 %call_ret" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/encoder.cpp:41]   --->   Operation 45 'extractvalue' 'layer3_out_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%layer3_out_11 = extractvalue i256 %call_ret" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/encoder.cpp:41]   --->   Operation 46 'extractvalue' 'layer3_out_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%layer3_out_12 = extractvalue i256 %call_ret" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/encoder.cpp:41]   --->   Operation 47 'extractvalue' 'layer3_out_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%layer3_out_13 = extractvalue i256 %call_ret" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/encoder.cpp:41]   --->   Operation 48 'extractvalue' 'layer3_out_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%layer3_out_14 = extractvalue i256 %call_ret" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/encoder.cpp:41]   --->   Operation 49 'extractvalue' 'layer3_out_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%layer3_out_15 = extractvalue i256 %call_ret" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/encoder.cpp:41]   --->   Operation 50 'extractvalue' 'layer3_out_15' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.57>
ST_4 : Operation 51 [10/10] (5.57ns)   --->   "%call_ret2 = call i32 @dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>, i16 %layer3_out, i16 %layer3_out_1, i16 %layer3_out_2, i16 %layer3_out_3, i16 %layer3_out_4, i16 %layer3_out_5, i16 %layer3_out_6, i16 %layer3_out_7, i16 %layer3_out_8, i16 %layer3_out_9, i16 %layer3_out_10, i16 %layer3_out_11, i16 %layer3_out_12, i16 %layer3_out_13, i16 %layer3_out_14, i16 %layer3_out_15" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense.h:41->../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/encoder.cpp:43]   --->   Operation 51 'call' 'call_ret2' <Predicate = true> <Delay = 5.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 6.49>
ST_5 : Operation 52 [9/10] (6.49ns)   --->   "%call_ret2 = call i32 @dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>, i16 %layer3_out, i16 %layer3_out_1, i16 %layer3_out_2, i16 %layer3_out_3, i16 %layer3_out_4, i16 %layer3_out_5, i16 %layer3_out_6, i16 %layer3_out_7, i16 %layer3_out_8, i16 %layer3_out_9, i16 %layer3_out_10, i16 %layer3_out_11, i16 %layer3_out_12, i16 %layer3_out_13, i16 %layer3_out_14, i16 %layer3_out_15" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense.h:41->../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/encoder.cpp:43]   --->   Operation 52 'call' 'call_ret2' <Predicate = true> <Delay = 6.49> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 6.49>
ST_6 : Operation 53 [8/10] (6.49ns)   --->   "%call_ret2 = call i32 @dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>, i16 %layer3_out, i16 %layer3_out_1, i16 %layer3_out_2, i16 %layer3_out_3, i16 %layer3_out_4, i16 %layer3_out_5, i16 %layer3_out_6, i16 %layer3_out_7, i16 %layer3_out_8, i16 %layer3_out_9, i16 %layer3_out_10, i16 %layer3_out_11, i16 %layer3_out_12, i16 %layer3_out_13, i16 %layer3_out_14, i16 %layer3_out_15" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense.h:41->../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/encoder.cpp:43]   --->   Operation 53 'call' 'call_ret2' <Predicate = true> <Delay = 6.49> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 6.49>
ST_7 : Operation 54 [7/10] (6.49ns)   --->   "%call_ret2 = call i32 @dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>, i16 %layer3_out, i16 %layer3_out_1, i16 %layer3_out_2, i16 %layer3_out_3, i16 %layer3_out_4, i16 %layer3_out_5, i16 %layer3_out_6, i16 %layer3_out_7, i16 %layer3_out_8, i16 %layer3_out_9, i16 %layer3_out_10, i16 %layer3_out_11, i16 %layer3_out_12, i16 %layer3_out_13, i16 %layer3_out_14, i16 %layer3_out_15" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense.h:41->../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/encoder.cpp:43]   --->   Operation 54 'call' 'call_ret2' <Predicate = true> <Delay = 6.49> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 6.49>
ST_8 : Operation 55 [6/10] (6.49ns)   --->   "%call_ret2 = call i32 @dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>, i16 %layer3_out, i16 %layer3_out_1, i16 %layer3_out_2, i16 %layer3_out_3, i16 %layer3_out_4, i16 %layer3_out_5, i16 %layer3_out_6, i16 %layer3_out_7, i16 %layer3_out_8, i16 %layer3_out_9, i16 %layer3_out_10, i16 %layer3_out_11, i16 %layer3_out_12, i16 %layer3_out_13, i16 %layer3_out_14, i16 %layer3_out_15" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense.h:41->../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/encoder.cpp:43]   --->   Operation 55 'call' 'call_ret2' <Predicate = true> <Delay = 6.49> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 6.49>
ST_9 : Operation 56 [5/10] (6.49ns)   --->   "%call_ret2 = call i32 @dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>, i16 %layer3_out, i16 %layer3_out_1, i16 %layer3_out_2, i16 %layer3_out_3, i16 %layer3_out_4, i16 %layer3_out_5, i16 %layer3_out_6, i16 %layer3_out_7, i16 %layer3_out_8, i16 %layer3_out_9, i16 %layer3_out_10, i16 %layer3_out_11, i16 %layer3_out_12, i16 %layer3_out_13, i16 %layer3_out_14, i16 %layer3_out_15" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense.h:41->../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/encoder.cpp:43]   --->   Operation 56 'call' 'call_ret2' <Predicate = true> <Delay = 6.49> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 6.49>
ST_10 : Operation 57 [4/10] (6.49ns)   --->   "%call_ret2 = call i32 @dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>, i16 %layer3_out, i16 %layer3_out_1, i16 %layer3_out_2, i16 %layer3_out_3, i16 %layer3_out_4, i16 %layer3_out_5, i16 %layer3_out_6, i16 %layer3_out_7, i16 %layer3_out_8, i16 %layer3_out_9, i16 %layer3_out_10, i16 %layer3_out_11, i16 %layer3_out_12, i16 %layer3_out_13, i16 %layer3_out_14, i16 %layer3_out_15" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense.h:41->../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/encoder.cpp:43]   --->   Operation 57 'call' 'call_ret2' <Predicate = true> <Delay = 6.49> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 6.49>
ST_11 : Operation 58 [3/10] (6.49ns)   --->   "%call_ret2 = call i32 @dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>, i16 %layer3_out, i16 %layer3_out_1, i16 %layer3_out_2, i16 %layer3_out_3, i16 %layer3_out_4, i16 %layer3_out_5, i16 %layer3_out_6, i16 %layer3_out_7, i16 %layer3_out_8, i16 %layer3_out_9, i16 %layer3_out_10, i16 %layer3_out_11, i16 %layer3_out_12, i16 %layer3_out_13, i16 %layer3_out_14, i16 %layer3_out_15" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense.h:41->../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/encoder.cpp:43]   --->   Operation 58 'call' 'call_ret2' <Predicate = true> <Delay = 6.49> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 6.49>
ST_12 : Operation 59 [2/10] (6.49ns)   --->   "%call_ret2 = call i32 @dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>, i16 %layer3_out, i16 %layer3_out_1, i16 %layer3_out_2, i16 %layer3_out_3, i16 %layer3_out_4, i16 %layer3_out_5, i16 %layer3_out_6, i16 %layer3_out_7, i16 %layer3_out_8, i16 %layer3_out_9, i16 %layer3_out_10, i16 %layer3_out_11, i16 %layer3_out_12, i16 %layer3_out_13, i16 %layer3_out_14, i16 %layer3_out_15" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense.h:41->../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/encoder.cpp:43]   --->   Operation 59 'call' 'call_ret2' <Predicate = true> <Delay = 6.49> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 4.03>
ST_13 : Operation 60 [1/10] (4.03ns)   --->   "%call_ret2 = call i32 @dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>, i16 %layer3_out, i16 %layer3_out_1, i16 %layer3_out_2, i16 %layer3_out_3, i16 %layer3_out_4, i16 %layer3_out_5, i16 %layer3_out_6, i16 %layer3_out_7, i16 %layer3_out_8, i16 %layer3_out_9, i16 %layer3_out_10, i16 %layer3_out_11, i16 %layer3_out_12, i16 %layer3_out_13, i16 %layer3_out_14, i16 %layer3_out_15" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense.h:41->../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/encoder.cpp:43]   --->   Operation 60 'call' 'call_ret2' <Predicate = true> <Delay = 4.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 61 [1/1] (0.00ns)   --->   "%layer4_out_0_ret = extractvalue i32 %call_ret2" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense.h:41->../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/encoder.cpp:43]   --->   Operation 61 'extractvalue' 'layer4_out_0_ret' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 62 [2/2] (0.00ns)   --->   "%write_ln41 = write void @_ssdm_op_Write.ap_hs.i16P0A, i16 %layer4_out_0, i16 %layer4_out_0_ret" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense.h:41->../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/encoder.cpp:43]   --->   Operation 62 'write' 'write_ln41' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 63 [1/1] (0.00ns)   --->   "%layer4_out_1_ret = extractvalue i32 %call_ret2" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense.h:41->../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/encoder.cpp:43]   --->   Operation 63 'extractvalue' 'layer4_out_1_ret' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 64 [2/2] (0.00ns)   --->   "%write_ln41 = write void @_ssdm_op_Write.ap_hs.i16P0A, i16 %layer4_out_1, i16 %layer4_out_1_ret" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense.h:41->../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/encoder.cpp:43]   --->   Operation 64 'write' 'write_ln41' <Predicate = true> <Delay = 0.00>

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 65 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0"   --->   Operation 65 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 66 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 66 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 67 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_112"   --->   Operation 67 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_112, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 69 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %layer4_out_0"   --->   Operation 69 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer4_out_0, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 71 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %layer4_out_1"   --->   Operation 71 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer4_out_1, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 73 [1/2] (0.00ns)   --->   "%write_ln41 = write void @_ssdm_op_Write.ap_hs.i16P0A, i16 %layer4_out_0, i16 %layer4_out_0_ret" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense.h:41->../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/encoder.cpp:43]   --->   Operation 73 'write' 'write_ln41' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 74 [1/2] (0.00ns)   --->   "%write_ln41 = write void @_ssdm_op_Write.ap_hs.i16P0A, i16 %layer4_out_1, i16 %layer4_out_1_ret" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense.h:41->../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/encoder.cpp:43]   --->   Operation 74 'write' 'write_ln41' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 75 [1/1] (0.00ns)   --->   "%ret_ln45 = ret" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/encoder.cpp:45]   --->   Operation 75 'ret' 'ret_ln45' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_112]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_hs:ce=0
Port [ layer4_out_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_hs:ce=0
Port [ layer4_out_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_hs:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
input_112_read    (read         ) [ 000000000000000]
call_ret1         (call         ) [ 000000000000000]
layer2_out        (extractvalue ) [ 000100000000000]
layer2_out_1      (extractvalue ) [ 000100000000000]
layer2_out_2      (extractvalue ) [ 000100000000000]
layer2_out_3      (extractvalue ) [ 000100000000000]
layer2_out_4      (extractvalue ) [ 000100000000000]
layer2_out_5      (extractvalue ) [ 000100000000000]
layer2_out_6      (extractvalue ) [ 000100000000000]
layer2_out_7      (extractvalue ) [ 000100000000000]
layer2_out_8      (extractvalue ) [ 000100000000000]
layer2_out_9      (extractvalue ) [ 000100000000000]
layer2_out_10     (extractvalue ) [ 000100000000000]
layer2_out_11     (extractvalue ) [ 000100000000000]
layer2_out_12     (extractvalue ) [ 000100000000000]
layer2_out_13     (extractvalue ) [ 000100000000000]
layer2_out_14     (extractvalue ) [ 000100000000000]
layer2_out_15     (extractvalue ) [ 000100000000000]
call_ret          (call         ) [ 000000000000000]
layer3_out        (extractvalue ) [ 000011000000000]
layer3_out_1      (extractvalue ) [ 000011100000000]
layer3_out_2      (extractvalue ) [ 000011100000000]
layer3_out_3      (extractvalue ) [ 000011110000000]
layer3_out_4      (extractvalue ) [ 000011110000000]
layer3_out_5      (extractvalue ) [ 000011111000000]
layer3_out_6      (extractvalue ) [ 000011111000000]
layer3_out_7      (extractvalue ) [ 010011111100000]
layer3_out_8      (extractvalue ) [ 010011111100000]
layer3_out_9      (extractvalue ) [ 011011111110000]
layer3_out_10     (extractvalue ) [ 011011111110000]
layer3_out_11     (extractvalue ) [ 011111111111000]
layer3_out_12     (extractvalue ) [ 000011000000000]
layer3_out_13     (extractvalue ) [ 000011000000000]
layer3_out_14     (extractvalue ) [ 000010000000000]
layer3_out_15     (extractvalue ) [ 000010000000000]
call_ret2         (call         ) [ 000000000000000]
layer4_out_0_ret  (extractvalue ) [ 000000100000001]
layer4_out_1_ret  (extractvalue ) [ 000000100000001]
specpipeline_ln0  (specpipeline ) [ 000000000000000]
spectopmodule_ln0 (spectopmodule) [ 000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000]
write_ln41        (write        ) [ 000000000000000]
write_ln41        (write        ) [ 000000000000000]
ret_ln45          (ret          ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_112">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_112"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="layer4_out_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer4_out_0"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="layer4_out_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer4_out_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_hs.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_latency<ap_uint<1>, ap_fixed<16, 6, 5, 3, 0>, config2>"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3>"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_hs.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="input_112_read_read_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="16" slack="0"/>
<pin id="36" dir="0" index="1" bw="16" slack="0"/>
<pin id="37" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_112_read/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="grp_write_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="0" slack="0"/>
<pin id="42" dir="0" index="1" bw="16" slack="0"/>
<pin id="43" dir="0" index="2" bw="16" slack="0"/>
<pin id="44" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln41/13 "/>
</bind>
</comp>

<comp id="47" class="1004" name="grp_write_fu_47">
<pin_list>
<pin id="48" dir="0" index="0" bw="0" slack="0"/>
<pin id="49" dir="0" index="1" bw="16" slack="0"/>
<pin id="50" dir="0" index="2" bw="16" slack="0"/>
<pin id="51" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln41/13 "/>
</bind>
</comp>

<comp id="54" class="1004" name="grp_dense_latency_ap_uint_1_ap_fixed_16_6_5_3_0_config2_s_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="256" slack="0"/>
<pin id="56" dir="0" index="1" bw="16" slack="0"/>
<pin id="57" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret1/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="call_ret_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="256" slack="0"/>
<pin id="62" dir="0" index="1" bw="16" slack="1"/>
<pin id="63" dir="0" index="2" bw="16" slack="1"/>
<pin id="64" dir="0" index="3" bw="16" slack="1"/>
<pin id="65" dir="0" index="4" bw="16" slack="1"/>
<pin id="66" dir="0" index="5" bw="16" slack="1"/>
<pin id="67" dir="0" index="6" bw="16" slack="1"/>
<pin id="68" dir="0" index="7" bw="16" slack="1"/>
<pin id="69" dir="0" index="8" bw="16" slack="1"/>
<pin id="70" dir="0" index="9" bw="16" slack="1"/>
<pin id="71" dir="0" index="10" bw="16" slack="1"/>
<pin id="72" dir="0" index="11" bw="16" slack="1"/>
<pin id="73" dir="0" index="12" bw="16" slack="1"/>
<pin id="74" dir="0" index="13" bw="16" slack="1"/>
<pin id="75" dir="0" index="14" bw="16" slack="1"/>
<pin id="76" dir="0" index="15" bw="16" slack="1"/>
<pin id="77" dir="0" index="16" bw="16" slack="1"/>
<pin id="78" dir="1" index="17" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/3 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="16" slack="1"/>
<pin id="83" dir="0" index="2" bw="16" slack="1"/>
<pin id="84" dir="0" index="3" bw="16" slack="1"/>
<pin id="85" dir="0" index="4" bw="16" slack="1"/>
<pin id="86" dir="0" index="5" bw="16" slack="1"/>
<pin id="87" dir="0" index="6" bw="16" slack="1"/>
<pin id="88" dir="0" index="7" bw="16" slack="1"/>
<pin id="89" dir="0" index="8" bw="16" slack="1"/>
<pin id="90" dir="0" index="9" bw="16" slack="1"/>
<pin id="91" dir="0" index="10" bw="16" slack="1"/>
<pin id="92" dir="0" index="11" bw="16" slack="1"/>
<pin id="93" dir="0" index="12" bw="16" slack="1"/>
<pin id="94" dir="0" index="13" bw="16" slack="1"/>
<pin id="95" dir="0" index="14" bw="16" slack="1"/>
<pin id="96" dir="0" index="15" bw="16" slack="1"/>
<pin id="97" dir="0" index="16" bw="16" slack="1"/>
<pin id="98" dir="1" index="17" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret2/4 "/>
</bind>
</comp>

<comp id="100" class="1004" name="layer2_out_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="256" slack="0"/>
<pin id="102" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer2_out/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="layer2_out_1_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="256" slack="0"/>
<pin id="106" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer2_out_1/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="layer2_out_2_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="256" slack="0"/>
<pin id="110" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer2_out_2/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="layer2_out_3_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="256" slack="0"/>
<pin id="114" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer2_out_3/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="layer2_out_4_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="256" slack="0"/>
<pin id="118" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer2_out_4/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="layer2_out_5_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="256" slack="0"/>
<pin id="122" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer2_out_5/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="layer2_out_6_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="256" slack="0"/>
<pin id="126" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer2_out_6/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="layer2_out_7_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="256" slack="0"/>
<pin id="130" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer2_out_7/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="layer2_out_8_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="256" slack="0"/>
<pin id="134" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer2_out_8/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="layer2_out_9_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="256" slack="0"/>
<pin id="138" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer2_out_9/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="layer2_out_10_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="256" slack="0"/>
<pin id="142" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer2_out_10/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="layer2_out_11_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="256" slack="0"/>
<pin id="146" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer2_out_11/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="layer2_out_12_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="256" slack="0"/>
<pin id="150" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer2_out_12/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="layer2_out_13_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="256" slack="0"/>
<pin id="154" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer2_out_13/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="layer2_out_14_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="256" slack="0"/>
<pin id="158" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer2_out_14/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="layer2_out_15_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="256" slack="0"/>
<pin id="162" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer2_out_15/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="layer3_out_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="256" slack="0"/>
<pin id="166" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer3_out/3 "/>
</bind>
</comp>

<comp id="168" class="1004" name="layer3_out_1_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="256" slack="0"/>
<pin id="170" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer3_out_1/3 "/>
</bind>
</comp>

<comp id="172" class="1004" name="layer3_out_2_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="256" slack="0"/>
<pin id="174" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer3_out_2/3 "/>
</bind>
</comp>

<comp id="176" class="1004" name="layer3_out_3_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="256" slack="0"/>
<pin id="178" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer3_out_3/3 "/>
</bind>
</comp>

<comp id="180" class="1004" name="layer3_out_4_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="256" slack="0"/>
<pin id="182" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer3_out_4/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="layer3_out_5_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="256" slack="0"/>
<pin id="186" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer3_out_5/3 "/>
</bind>
</comp>

<comp id="188" class="1004" name="layer3_out_6_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="256" slack="0"/>
<pin id="190" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer3_out_6/3 "/>
</bind>
</comp>

<comp id="192" class="1004" name="layer3_out_7_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="256" slack="0"/>
<pin id="194" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer3_out_7/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="layer3_out_8_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="256" slack="0"/>
<pin id="198" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer3_out_8/3 "/>
</bind>
</comp>

<comp id="200" class="1004" name="layer3_out_9_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="256" slack="0"/>
<pin id="202" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer3_out_9/3 "/>
</bind>
</comp>

<comp id="204" class="1004" name="layer3_out_10_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="256" slack="0"/>
<pin id="206" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer3_out_10/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="layer3_out_11_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="256" slack="0"/>
<pin id="210" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer3_out_11/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="layer3_out_12_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="256" slack="0"/>
<pin id="214" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer3_out_12/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="layer3_out_13_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="256" slack="0"/>
<pin id="218" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer3_out_13/3 "/>
</bind>
</comp>

<comp id="220" class="1004" name="layer3_out_14_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="256" slack="0"/>
<pin id="222" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer3_out_14/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="layer3_out_15_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="256" slack="0"/>
<pin id="226" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer3_out_15/3 "/>
</bind>
</comp>

<comp id="228" class="1004" name="layer4_out_0_ret_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer4_out_0_ret/13 "/>
</bind>
</comp>

<comp id="233" class="1004" name="layer4_out_1_ret_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="0"/>
<pin id="235" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer4_out_1_ret/13 "/>
</bind>
</comp>

<comp id="238" class="1005" name="layer2_out_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="16" slack="1"/>
<pin id="240" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="layer2_out "/>
</bind>
</comp>

<comp id="243" class="1005" name="layer2_out_1_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="16" slack="1"/>
<pin id="245" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="layer2_out_1 "/>
</bind>
</comp>

<comp id="248" class="1005" name="layer2_out_2_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="16" slack="1"/>
<pin id="250" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="layer2_out_2 "/>
</bind>
</comp>

<comp id="253" class="1005" name="layer2_out_3_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="16" slack="1"/>
<pin id="255" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="layer2_out_3 "/>
</bind>
</comp>

<comp id="258" class="1005" name="layer2_out_4_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="16" slack="1"/>
<pin id="260" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="layer2_out_4 "/>
</bind>
</comp>

<comp id="263" class="1005" name="layer2_out_5_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="16" slack="1"/>
<pin id="265" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="layer2_out_5 "/>
</bind>
</comp>

<comp id="268" class="1005" name="layer2_out_6_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="16" slack="1"/>
<pin id="270" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="layer2_out_6 "/>
</bind>
</comp>

<comp id="273" class="1005" name="layer2_out_7_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="16" slack="1"/>
<pin id="275" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="layer2_out_7 "/>
</bind>
</comp>

<comp id="278" class="1005" name="layer2_out_8_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="16" slack="1"/>
<pin id="280" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="layer2_out_8 "/>
</bind>
</comp>

<comp id="283" class="1005" name="layer2_out_9_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="16" slack="1"/>
<pin id="285" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="layer2_out_9 "/>
</bind>
</comp>

<comp id="288" class="1005" name="layer2_out_10_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="16" slack="1"/>
<pin id="290" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="layer2_out_10 "/>
</bind>
</comp>

<comp id="293" class="1005" name="layer2_out_11_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="16" slack="1"/>
<pin id="295" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="layer2_out_11 "/>
</bind>
</comp>

<comp id="298" class="1005" name="layer2_out_12_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="16" slack="1"/>
<pin id="300" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="layer2_out_12 "/>
</bind>
</comp>

<comp id="303" class="1005" name="layer2_out_13_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="16" slack="1"/>
<pin id="305" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="layer2_out_13 "/>
</bind>
</comp>

<comp id="308" class="1005" name="layer2_out_14_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="16" slack="1"/>
<pin id="310" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="layer2_out_14 "/>
</bind>
</comp>

<comp id="313" class="1005" name="layer2_out_15_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="16" slack="1"/>
<pin id="315" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="layer2_out_15 "/>
</bind>
</comp>

<comp id="318" class="1005" name="layer3_out_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="16" slack="1"/>
<pin id="320" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="layer3_out "/>
</bind>
</comp>

<comp id="323" class="1005" name="layer3_out_1_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="16" slack="1"/>
<pin id="325" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="layer3_out_1 "/>
</bind>
</comp>

<comp id="328" class="1005" name="layer3_out_2_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="16" slack="1"/>
<pin id="330" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="layer3_out_2 "/>
</bind>
</comp>

<comp id="333" class="1005" name="layer3_out_3_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="16" slack="1"/>
<pin id="335" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="layer3_out_3 "/>
</bind>
</comp>

<comp id="338" class="1005" name="layer3_out_4_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="16" slack="1"/>
<pin id="340" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="layer3_out_4 "/>
</bind>
</comp>

<comp id="343" class="1005" name="layer3_out_5_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="16" slack="1"/>
<pin id="345" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="layer3_out_5 "/>
</bind>
</comp>

<comp id="348" class="1005" name="layer3_out_6_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="16" slack="1"/>
<pin id="350" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="layer3_out_6 "/>
</bind>
</comp>

<comp id="353" class="1005" name="layer3_out_7_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="16" slack="1"/>
<pin id="355" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="layer3_out_7 "/>
</bind>
</comp>

<comp id="358" class="1005" name="layer3_out_8_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="16" slack="1"/>
<pin id="360" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="layer3_out_8 "/>
</bind>
</comp>

<comp id="363" class="1005" name="layer3_out_9_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="16" slack="1"/>
<pin id="365" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="layer3_out_9 "/>
</bind>
</comp>

<comp id="368" class="1005" name="layer3_out_10_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="16" slack="1"/>
<pin id="370" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="layer3_out_10 "/>
</bind>
</comp>

<comp id="373" class="1005" name="layer3_out_11_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="16" slack="1"/>
<pin id="375" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="layer3_out_11 "/>
</bind>
</comp>

<comp id="378" class="1005" name="layer3_out_12_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="16" slack="1"/>
<pin id="380" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="layer3_out_12 "/>
</bind>
</comp>

<comp id="383" class="1005" name="layer3_out_13_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="16" slack="1"/>
<pin id="385" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="layer3_out_13 "/>
</bind>
</comp>

<comp id="388" class="1005" name="layer3_out_14_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="16" slack="1"/>
<pin id="390" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="layer3_out_14 "/>
</bind>
</comp>

<comp id="393" class="1005" name="layer3_out_15_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="16" slack="1"/>
<pin id="395" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="layer3_out_15 "/>
</bind>
</comp>

<comp id="398" class="1005" name="layer4_out_0_ret_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="16" slack="1"/>
<pin id="400" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="layer4_out_0_ret "/>
</bind>
</comp>

<comp id="403" class="1005" name="layer4_out_1_ret_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="16" slack="1"/>
<pin id="405" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="layer4_out_1_ret "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="38"><net_src comp="6" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="39"><net_src comp="0" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="45"><net_src comp="14" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="46"><net_src comp="2" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="52"><net_src comp="14" pin="0"/><net_sink comp="47" pin=0"/></net>

<net id="53"><net_src comp="4" pin="0"/><net_sink comp="47" pin=1"/></net>

<net id="58"><net_src comp="8" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="34" pin="2"/><net_sink comp="54" pin=1"/></net>

<net id="79"><net_src comp="10" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="99"><net_src comp="12" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="103"><net_src comp="54" pin="2"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="54" pin="2"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="54" pin="2"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="54" pin="2"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="54" pin="2"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="54" pin="2"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="54" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="54" pin="2"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="54" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="54" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="54" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="54" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="54" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="54" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="54" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="54" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="60" pin="17"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="60" pin="17"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="60" pin="17"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="60" pin="17"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="60" pin="17"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="60" pin="17"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="60" pin="17"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="60" pin="17"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="60" pin="17"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="60" pin="17"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="60" pin="17"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="60" pin="17"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="60" pin="17"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="60" pin="17"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="60" pin="17"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="60" pin="17"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="80" pin="17"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="40" pin=2"/></net>

<net id="236"><net_src comp="80" pin="17"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="47" pin=2"/></net>

<net id="241"><net_src comp="100" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="60" pin=1"/></net>

<net id="246"><net_src comp="104" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="251"><net_src comp="108" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="60" pin=3"/></net>

<net id="256"><net_src comp="112" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="60" pin=4"/></net>

<net id="261"><net_src comp="116" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="60" pin=5"/></net>

<net id="266"><net_src comp="120" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="60" pin=6"/></net>

<net id="271"><net_src comp="124" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="60" pin=7"/></net>

<net id="276"><net_src comp="128" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="60" pin=8"/></net>

<net id="281"><net_src comp="132" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="60" pin=9"/></net>

<net id="286"><net_src comp="136" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="60" pin=10"/></net>

<net id="291"><net_src comp="140" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="60" pin=11"/></net>

<net id="296"><net_src comp="144" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="60" pin=12"/></net>

<net id="301"><net_src comp="148" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="60" pin=13"/></net>

<net id="306"><net_src comp="152" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="60" pin=14"/></net>

<net id="311"><net_src comp="156" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="60" pin=15"/></net>

<net id="316"><net_src comp="160" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="60" pin=16"/></net>

<net id="321"><net_src comp="164" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="80" pin=1"/></net>

<net id="326"><net_src comp="168" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="331"><net_src comp="172" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="80" pin=3"/></net>

<net id="336"><net_src comp="176" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="80" pin=4"/></net>

<net id="341"><net_src comp="180" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="80" pin=5"/></net>

<net id="346"><net_src comp="184" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="80" pin=6"/></net>

<net id="351"><net_src comp="188" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="80" pin=7"/></net>

<net id="356"><net_src comp="192" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="80" pin=8"/></net>

<net id="361"><net_src comp="196" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="80" pin=9"/></net>

<net id="366"><net_src comp="200" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="80" pin=10"/></net>

<net id="371"><net_src comp="204" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="80" pin=11"/></net>

<net id="376"><net_src comp="208" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="80" pin=12"/></net>

<net id="381"><net_src comp="212" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="80" pin=13"/></net>

<net id="386"><net_src comp="216" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="80" pin=14"/></net>

<net id="391"><net_src comp="220" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="80" pin=15"/></net>

<net id="396"><net_src comp="224" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="80" pin=16"/></net>

<net id="401"><net_src comp="228" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="40" pin=2"/></net>

<net id="406"><net_src comp="233" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="47" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: layer4_out_0 | {14 }
	Port: layer4_out_1 | {14 }
 - Input state : 
	Port: encoder : input_112 | {1 }
  - Chain level:
	State 1
	State 2
		layer2_out : 1
		layer2_out_1 : 1
		layer2_out_2 : 1
		layer2_out_3 : 1
		layer2_out_4 : 1
		layer2_out_5 : 1
		layer2_out_6 : 1
		layer2_out_7 : 1
		layer2_out_8 : 1
		layer2_out_9 : 1
		layer2_out_10 : 1
		layer2_out_11 : 1
		layer2_out_12 : 1
		layer2_out_13 : 1
		layer2_out_14 : 1
		layer2_out_15 : 1
	State 3
		layer3_out : 1
		layer3_out_1 : 1
		layer3_out_2 : 1
		layer3_out_3 : 1
		layer3_out_4 : 1
		layer3_out_5 : 1
		layer3_out_6 : 1
		layer3_out_7 : 1
		layer3_out_8 : 1
		layer3_out_9 : 1
		layer3_out_10 : 1
		layer3_out_11 : 1
		layer3_out_12 : 1
		layer3_out_13 : 1
		layer3_out_14 : 1
		layer3_out_15 : 1
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
		layer4_out_0_ret : 1
		write_ln41 : 2
		layer4_out_1_ret : 1
		write_ln41 : 2
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                               Functional Unit                              |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------------------------------|---------|---------|---------|---------|
|          |       grp_dense_latency_ap_uint_1_ap_fixed_16_6_5_3_0_config2_s_fu_54      |    0    |    0    |   203   |   5305  |
|   call   | call_ret_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_60 |    0    |    0    |    0    |   608   |
|          |  grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s_fu_80 |    4    | 14.3717 |   539   |   780   |
|----------|----------------------------------------------------------------------------|---------|---------|---------|---------|
|   read   |                          input_112_read_read_fu_34                         |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------|---------|---------|---------|---------|
|   write  |                               grp_write_fu_40                              |    0    |    0    |    0    |    0    |
|          |                               grp_write_fu_47                              |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                              layer2_out_fu_100                             |    0    |    0    |    0    |    0    |
|          |                             layer2_out_1_fu_104                            |    0    |    0    |    0    |    0    |
|          |                             layer2_out_2_fu_108                            |    0    |    0    |    0    |    0    |
|          |                             layer2_out_3_fu_112                            |    0    |    0    |    0    |    0    |
|          |                             layer2_out_4_fu_116                            |    0    |    0    |    0    |    0    |
|          |                             layer2_out_5_fu_120                            |    0    |    0    |    0    |    0    |
|          |                             layer2_out_6_fu_124                            |    0    |    0    |    0    |    0    |
|          |                             layer2_out_7_fu_128                            |    0    |    0    |    0    |    0    |
|          |                             layer2_out_8_fu_132                            |    0    |    0    |    0    |    0    |
|          |                             layer2_out_9_fu_136                            |    0    |    0    |    0    |    0    |
|          |                            layer2_out_10_fu_140                            |    0    |    0    |    0    |    0    |
|          |                            layer2_out_11_fu_144                            |    0    |    0    |    0    |    0    |
|          |                            layer2_out_12_fu_148                            |    0    |    0    |    0    |    0    |
|          |                            layer2_out_13_fu_152                            |    0    |    0    |    0    |    0    |
|          |                            layer2_out_14_fu_156                            |    0    |    0    |    0    |    0    |
|          |                            layer2_out_15_fu_160                            |    0    |    0    |    0    |    0    |
|extractvalue|                              layer3_out_fu_164                             |    0    |    0    |    0    |    0    |
|          |                             layer3_out_1_fu_168                            |    0    |    0    |    0    |    0    |
|          |                             layer3_out_2_fu_172                            |    0    |    0    |    0    |    0    |
|          |                             layer3_out_3_fu_176                            |    0    |    0    |    0    |    0    |
|          |                             layer3_out_4_fu_180                            |    0    |    0    |    0    |    0    |
|          |                             layer3_out_5_fu_184                            |    0    |    0    |    0    |    0    |
|          |                             layer3_out_6_fu_188                            |    0    |    0    |    0    |    0    |
|          |                             layer3_out_7_fu_192                            |    0    |    0    |    0    |    0    |
|          |                             layer3_out_8_fu_196                            |    0    |    0    |    0    |    0    |
|          |                             layer3_out_9_fu_200                            |    0    |    0    |    0    |    0    |
|          |                            layer3_out_10_fu_204                            |    0    |    0    |    0    |    0    |
|          |                            layer3_out_11_fu_208                            |    0    |    0    |    0    |    0    |
|          |                            layer3_out_12_fu_212                            |    0    |    0    |    0    |    0    |
|          |                            layer3_out_13_fu_216                            |    0    |    0    |    0    |    0    |
|          |                            layer3_out_14_fu_220                            |    0    |    0    |    0    |    0    |
|          |                            layer3_out_15_fu_224                            |    0    |    0    |    0    |    0    |
|          |                           layer4_out_0_ret_fu_228                          |    0    |    0    |    0    |    0    |
|          |                           layer4_out_1_ret_fu_233                          |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                            |    4    | 14.3717 |   742   |   6693  |
|----------|----------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|  layer2_out_10_reg_288 |   16   |
|  layer2_out_11_reg_293 |   16   |
|  layer2_out_12_reg_298 |   16   |
|  layer2_out_13_reg_303 |   16   |
|  layer2_out_14_reg_308 |   16   |
|  layer2_out_15_reg_313 |   16   |
|  layer2_out_1_reg_243  |   16   |
|  layer2_out_2_reg_248  |   16   |
|  layer2_out_3_reg_253  |   16   |
|  layer2_out_4_reg_258  |   16   |
|  layer2_out_5_reg_263  |   16   |
|  layer2_out_6_reg_268  |   16   |
|  layer2_out_7_reg_273  |   16   |
|  layer2_out_8_reg_278  |   16   |
|  layer2_out_9_reg_283  |   16   |
|   layer2_out_reg_238   |   16   |
|  layer3_out_10_reg_368 |   16   |
|  layer3_out_11_reg_373 |   16   |
|  layer3_out_12_reg_378 |   16   |
|  layer3_out_13_reg_383 |   16   |
|  layer3_out_14_reg_388 |   16   |
|  layer3_out_15_reg_393 |   16   |
|  layer3_out_1_reg_323  |   16   |
|  layer3_out_2_reg_328  |   16   |
|  layer3_out_3_reg_333  |   16   |
|  layer3_out_4_reg_338  |   16   |
|  layer3_out_5_reg_343  |   16   |
|  layer3_out_6_reg_348  |   16   |
|  layer3_out_7_reg_353  |   16   |
|  layer3_out_8_reg_358  |   16   |
|  layer3_out_9_reg_363  |   16   |
|   layer3_out_reg_318   |   16   |
|layer4_out_0_ret_reg_398|   16   |
|layer4_out_1_ret_reg_403|   16   |
+------------------------+--------+
|          Total         |   544  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-----------------|------|------|------|--------||---------||---------||---------|
| grp_write_fu_40 |  p2  |   2  |  16  |   32   ||    0    ||    9    |
| grp_write_fu_47 |  p2  |   2  |  16  |   32   ||    0    ||    9    |
|-----------------|------|------|------|--------||---------||---------||---------|
|      Total      |      |      |      |   64   ||   3.22  ||    0    ||    18   |
|-----------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |   14   |   742  |  6693  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    0   |   18   |
|  Register |    -   |    -   |   544  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |   17   |  1286  |  6711  |
+-----------+--------+--------+--------+--------+
