Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (win64) Build 2729669 Thu Dec  5 04:49:17 MST 2019
| Date         : Wed May  5 16:45:59 2021
| Host         : DESKTOP-M4EM02O running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file BOARD_UP_DOWN_timing_summary_routed.rpt -pb BOARD_UP_DOWN_timing_summary_routed.pb -rpx BOARD_UP_DOWN_timing_summary_routed.rpx -warn_on_violation
| Design       : BOARD_UP_DOWN
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: one_hz/out_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     79.358        0.000                      0                   48        0.245        0.000                      0                   48       41.166        0.000                       0                    26  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.667}     83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        79.358        0.000                      0                   48        0.245        0.000                      0                   48       41.166        0.000                       0                    26  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       79.358ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.245ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.358ns  (required time - arrival time)
  Source:                 one_hz/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            one_hz/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.482ns  (logic 0.704ns (20.219%)  route 2.778ns (79.781%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 88.180 - 83.333 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.622     5.148    one_hz/CLK12MHZ_IBUF_BUFG
    SLICE_X0Y60          FDRE                                         r  one_hz/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  one_hz/counter_reg[4]/Q
                         net (fo=2, routed)           0.816     6.419    one_hz/counter[4]
    SLICE_X1Y61          LUT4 (Prop_lut4_I1_O)        0.124     6.543 f  one_hz/counter[23]_i_7/O
                         net (fo=1, routed)           0.808     7.351    one_hz/counter[23]_i_7_n_0
    SLICE_X1Y62          LUT6 (Prop_lut6_I4_O)        0.124     7.475 r  one_hz/counter[23]_i_2/O
                         net (fo=24, routed)          1.154     8.630    one_hz/out_clk
    SLICE_X0Y65          FDRE                                         r  one_hz/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    F14                                               0.000    83.333 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000    83.333    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.388    84.721 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.589    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.680 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.500    88.180    one_hz/CLK12MHZ_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  one_hz/counter_reg[21]/C
                         clock pessimism              0.272    88.452    
                         clock uncertainty           -0.035    88.417    
    SLICE_X0Y65          FDRE (Setup_fdre_C_R)       -0.429    87.988    one_hz/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         87.988    
                         arrival time                          -8.630    
  -------------------------------------------------------------------
                         slack                                 79.358    

Slack (MET) :             79.358ns  (required time - arrival time)
  Source:                 one_hz/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            one_hz/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.482ns  (logic 0.704ns (20.219%)  route 2.778ns (79.781%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 88.180 - 83.333 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.622     5.148    one_hz/CLK12MHZ_IBUF_BUFG
    SLICE_X0Y60          FDRE                                         r  one_hz/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  one_hz/counter_reg[4]/Q
                         net (fo=2, routed)           0.816     6.419    one_hz/counter[4]
    SLICE_X1Y61          LUT4 (Prop_lut4_I1_O)        0.124     6.543 f  one_hz/counter[23]_i_7/O
                         net (fo=1, routed)           0.808     7.351    one_hz/counter[23]_i_7_n_0
    SLICE_X1Y62          LUT6 (Prop_lut6_I4_O)        0.124     7.475 r  one_hz/counter[23]_i_2/O
                         net (fo=24, routed)          1.154     8.630    one_hz/out_clk
    SLICE_X0Y65          FDRE                                         r  one_hz/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    F14                                               0.000    83.333 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000    83.333    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.388    84.721 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.589    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.680 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.500    88.180    one_hz/CLK12MHZ_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  one_hz/counter_reg[22]/C
                         clock pessimism              0.272    88.452    
                         clock uncertainty           -0.035    88.417    
    SLICE_X0Y65          FDRE (Setup_fdre_C_R)       -0.429    87.988    one_hz/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         87.988    
                         arrival time                          -8.630    
  -------------------------------------------------------------------
                         slack                                 79.358    

Slack (MET) :             79.358ns  (required time - arrival time)
  Source:                 one_hz/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            one_hz/counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.482ns  (logic 0.704ns (20.219%)  route 2.778ns (79.781%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 88.180 - 83.333 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.622     5.148    one_hz/CLK12MHZ_IBUF_BUFG
    SLICE_X0Y60          FDRE                                         r  one_hz/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  one_hz/counter_reg[4]/Q
                         net (fo=2, routed)           0.816     6.419    one_hz/counter[4]
    SLICE_X1Y61          LUT4 (Prop_lut4_I1_O)        0.124     6.543 f  one_hz/counter[23]_i_7/O
                         net (fo=1, routed)           0.808     7.351    one_hz/counter[23]_i_7_n_0
    SLICE_X1Y62          LUT6 (Prop_lut6_I4_O)        0.124     7.475 r  one_hz/counter[23]_i_2/O
                         net (fo=24, routed)          1.154     8.630    one_hz/out_clk
    SLICE_X0Y65          FDRE                                         r  one_hz/counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    F14                                               0.000    83.333 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000    83.333    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.388    84.721 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.589    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.680 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.500    88.180    one_hz/CLK12MHZ_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  one_hz/counter_reg[23]/C
                         clock pessimism              0.272    88.452    
                         clock uncertainty           -0.035    88.417    
    SLICE_X0Y65          FDRE (Setup_fdre_C_R)       -0.429    87.988    one_hz/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         87.988    
                         arrival time                          -8.630    
  -------------------------------------------------------------------
                         slack                                 79.358    

Slack (MET) :             79.497ns  (required time - arrival time)
  Source:                 one_hz/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            one_hz/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.343ns  (logic 0.704ns (21.056%)  route 2.639ns (78.944%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 88.181 - 83.333 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.622     5.148    one_hz/CLK12MHZ_IBUF_BUFG
    SLICE_X0Y60          FDRE                                         r  one_hz/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  one_hz/counter_reg[4]/Q
                         net (fo=2, routed)           0.816     6.419    one_hz/counter[4]
    SLICE_X1Y61          LUT4 (Prop_lut4_I1_O)        0.124     6.543 f  one_hz/counter[23]_i_7/O
                         net (fo=1, routed)           0.808     7.351    one_hz/counter[23]_i_7_n_0
    SLICE_X1Y62          LUT6 (Prop_lut6_I4_O)        0.124     7.475 r  one_hz/counter[23]_i_2/O
                         net (fo=24, routed)          1.016     8.491    one_hz/out_clk
    SLICE_X0Y64          FDRE                                         r  one_hz/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    F14                                               0.000    83.333 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000    83.333    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.388    84.721 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.589    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.680 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.501    88.181    one_hz/CLK12MHZ_IBUF_BUFG
    SLICE_X0Y64          FDRE                                         r  one_hz/counter_reg[17]/C
                         clock pessimism              0.272    88.453    
                         clock uncertainty           -0.035    88.418    
    SLICE_X0Y64          FDRE (Setup_fdre_C_R)       -0.429    87.989    one_hz/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         87.989    
                         arrival time                          -8.491    
  -------------------------------------------------------------------
                         slack                                 79.497    

Slack (MET) :             79.497ns  (required time - arrival time)
  Source:                 one_hz/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            one_hz/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.343ns  (logic 0.704ns (21.056%)  route 2.639ns (78.944%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 88.181 - 83.333 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.622     5.148    one_hz/CLK12MHZ_IBUF_BUFG
    SLICE_X0Y60          FDRE                                         r  one_hz/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  one_hz/counter_reg[4]/Q
                         net (fo=2, routed)           0.816     6.419    one_hz/counter[4]
    SLICE_X1Y61          LUT4 (Prop_lut4_I1_O)        0.124     6.543 f  one_hz/counter[23]_i_7/O
                         net (fo=1, routed)           0.808     7.351    one_hz/counter[23]_i_7_n_0
    SLICE_X1Y62          LUT6 (Prop_lut6_I4_O)        0.124     7.475 r  one_hz/counter[23]_i_2/O
                         net (fo=24, routed)          1.016     8.491    one_hz/out_clk
    SLICE_X0Y64          FDRE                                         r  one_hz/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    F14                                               0.000    83.333 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000    83.333    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.388    84.721 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.589    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.680 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.501    88.181    one_hz/CLK12MHZ_IBUF_BUFG
    SLICE_X0Y64          FDRE                                         r  one_hz/counter_reg[18]/C
                         clock pessimism              0.272    88.453    
                         clock uncertainty           -0.035    88.418    
    SLICE_X0Y64          FDRE (Setup_fdre_C_R)       -0.429    87.989    one_hz/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         87.989    
                         arrival time                          -8.491    
  -------------------------------------------------------------------
                         slack                                 79.497    

Slack (MET) :             79.497ns  (required time - arrival time)
  Source:                 one_hz/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            one_hz/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.343ns  (logic 0.704ns (21.056%)  route 2.639ns (78.944%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 88.181 - 83.333 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.622     5.148    one_hz/CLK12MHZ_IBUF_BUFG
    SLICE_X0Y60          FDRE                                         r  one_hz/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  one_hz/counter_reg[4]/Q
                         net (fo=2, routed)           0.816     6.419    one_hz/counter[4]
    SLICE_X1Y61          LUT4 (Prop_lut4_I1_O)        0.124     6.543 f  one_hz/counter[23]_i_7/O
                         net (fo=1, routed)           0.808     7.351    one_hz/counter[23]_i_7_n_0
    SLICE_X1Y62          LUT6 (Prop_lut6_I4_O)        0.124     7.475 r  one_hz/counter[23]_i_2/O
                         net (fo=24, routed)          1.016     8.491    one_hz/out_clk
    SLICE_X0Y64          FDRE                                         r  one_hz/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    F14                                               0.000    83.333 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000    83.333    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.388    84.721 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.589    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.680 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.501    88.181    one_hz/CLK12MHZ_IBUF_BUFG
    SLICE_X0Y64          FDRE                                         r  one_hz/counter_reg[19]/C
                         clock pessimism              0.272    88.453    
                         clock uncertainty           -0.035    88.418    
    SLICE_X0Y64          FDRE (Setup_fdre_C_R)       -0.429    87.989    one_hz/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         87.989    
                         arrival time                          -8.491    
  -------------------------------------------------------------------
                         slack                                 79.497    

Slack (MET) :             79.497ns  (required time - arrival time)
  Source:                 one_hz/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            one_hz/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.343ns  (logic 0.704ns (21.056%)  route 2.639ns (78.944%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 88.181 - 83.333 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.622     5.148    one_hz/CLK12MHZ_IBUF_BUFG
    SLICE_X0Y60          FDRE                                         r  one_hz/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  one_hz/counter_reg[4]/Q
                         net (fo=2, routed)           0.816     6.419    one_hz/counter[4]
    SLICE_X1Y61          LUT4 (Prop_lut4_I1_O)        0.124     6.543 f  one_hz/counter[23]_i_7/O
                         net (fo=1, routed)           0.808     7.351    one_hz/counter[23]_i_7_n_0
    SLICE_X1Y62          LUT6 (Prop_lut6_I4_O)        0.124     7.475 r  one_hz/counter[23]_i_2/O
                         net (fo=24, routed)          1.016     8.491    one_hz/out_clk
    SLICE_X0Y64          FDRE                                         r  one_hz/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    F14                                               0.000    83.333 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000    83.333    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.388    84.721 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.589    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.680 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.501    88.181    one_hz/CLK12MHZ_IBUF_BUFG
    SLICE_X0Y64          FDRE                                         r  one_hz/counter_reg[20]/C
                         clock pessimism              0.272    88.453    
                         clock uncertainty           -0.035    88.418    
    SLICE_X0Y64          FDRE (Setup_fdre_C_R)       -0.429    87.989    one_hz/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         87.989    
                         arrival time                          -8.491    
  -------------------------------------------------------------------
                         slack                                 79.497    

Slack (MET) :             79.645ns  (required time - arrival time)
  Source:                 one_hz/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            one_hz/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.195ns  (logic 0.704ns (22.033%)  route 2.491ns (77.967%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 88.181 - 83.333 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.622     5.148    one_hz/CLK12MHZ_IBUF_BUFG
    SLICE_X0Y60          FDRE                                         r  one_hz/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  one_hz/counter_reg[4]/Q
                         net (fo=2, routed)           0.816     6.419    one_hz/counter[4]
    SLICE_X1Y61          LUT4 (Prop_lut4_I1_O)        0.124     6.543 f  one_hz/counter[23]_i_7/O
                         net (fo=1, routed)           0.808     7.351    one_hz/counter[23]_i_7_n_0
    SLICE_X1Y62          LUT6 (Prop_lut6_I4_O)        0.124     7.475 r  one_hz/counter[23]_i_2/O
                         net (fo=24, routed)          0.868     8.343    one_hz/out_clk
    SLICE_X0Y63          FDRE                                         r  one_hz/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    F14                                               0.000    83.333 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000    83.333    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.388    84.721 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.589    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.680 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.501    88.181    one_hz/CLK12MHZ_IBUF_BUFG
    SLICE_X0Y63          FDRE                                         r  one_hz/counter_reg[13]/C
                         clock pessimism              0.272    88.453    
                         clock uncertainty           -0.035    88.418    
    SLICE_X0Y63          FDRE (Setup_fdre_C_R)       -0.429    87.989    one_hz/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         87.989    
                         arrival time                          -8.343    
  -------------------------------------------------------------------
                         slack                                 79.645    

Slack (MET) :             79.645ns  (required time - arrival time)
  Source:                 one_hz/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            one_hz/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.195ns  (logic 0.704ns (22.033%)  route 2.491ns (77.967%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 88.181 - 83.333 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.622     5.148    one_hz/CLK12MHZ_IBUF_BUFG
    SLICE_X0Y60          FDRE                                         r  one_hz/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  one_hz/counter_reg[4]/Q
                         net (fo=2, routed)           0.816     6.419    one_hz/counter[4]
    SLICE_X1Y61          LUT4 (Prop_lut4_I1_O)        0.124     6.543 f  one_hz/counter[23]_i_7/O
                         net (fo=1, routed)           0.808     7.351    one_hz/counter[23]_i_7_n_0
    SLICE_X1Y62          LUT6 (Prop_lut6_I4_O)        0.124     7.475 r  one_hz/counter[23]_i_2/O
                         net (fo=24, routed)          0.868     8.343    one_hz/out_clk
    SLICE_X0Y63          FDRE                                         r  one_hz/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    F14                                               0.000    83.333 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000    83.333    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.388    84.721 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.589    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.680 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.501    88.181    one_hz/CLK12MHZ_IBUF_BUFG
    SLICE_X0Y63          FDRE                                         r  one_hz/counter_reg[14]/C
                         clock pessimism              0.272    88.453    
                         clock uncertainty           -0.035    88.418    
    SLICE_X0Y63          FDRE (Setup_fdre_C_R)       -0.429    87.989    one_hz/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         87.989    
                         arrival time                          -8.343    
  -------------------------------------------------------------------
                         slack                                 79.645    

Slack (MET) :             79.645ns  (required time - arrival time)
  Source:                 one_hz/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            one_hz/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.195ns  (logic 0.704ns (22.033%)  route 2.491ns (77.967%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 88.181 - 83.333 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.622     5.148    one_hz/CLK12MHZ_IBUF_BUFG
    SLICE_X0Y60          FDRE                                         r  one_hz/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  one_hz/counter_reg[4]/Q
                         net (fo=2, routed)           0.816     6.419    one_hz/counter[4]
    SLICE_X1Y61          LUT4 (Prop_lut4_I1_O)        0.124     6.543 f  one_hz/counter[23]_i_7/O
                         net (fo=1, routed)           0.808     7.351    one_hz/counter[23]_i_7_n_0
    SLICE_X1Y62          LUT6 (Prop_lut6_I4_O)        0.124     7.475 r  one_hz/counter[23]_i_2/O
                         net (fo=24, routed)          0.868     8.343    one_hz/out_clk
    SLICE_X0Y63          FDRE                                         r  one_hz/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    F14                                               0.000    83.333 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000    83.333    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.388    84.721 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.589    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.680 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.501    88.181    one_hz/CLK12MHZ_IBUF_BUFG
    SLICE_X0Y63          FDRE                                         r  one_hz/counter_reg[15]/C
                         clock pessimism              0.272    88.453    
                         clock uncertainty           -0.035    88.418    
    SLICE_X0Y63          FDRE (Setup_fdre_C_R)       -0.429    87.989    one_hz/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         87.989    
                         arrival time                          -8.343    
  -------------------------------------------------------------------
                         slack                                 79.645    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 one_hz/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            one_hz/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.285%)  route 0.167ns (47.715%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.589     1.475    one_hz/CLK12MHZ_IBUF_BUFG
    SLICE_X1Y60          FDRE                                         r  one_hz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.141     1.616 f  one_hz/counter_reg[0]/Q
                         net (fo=3, routed)           0.167     1.783    one_hz/counter[0]
    SLICE_X1Y60          LUT1 (Prop_lut1_I0_O)        0.042     1.825 r  one_hz/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.825    one_hz/counter_0[0]
    SLICE_X1Y60          FDRE                                         r  one_hz/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.860     1.991    one_hz/CLK12MHZ_IBUF_BUFG
    SLICE_X1Y60          FDRE                                         r  one_hz/counter_reg[0]/C
                         clock pessimism             -0.516     1.475    
    SLICE_X1Y60          FDRE (Hold_fdre_C_D)         0.105     1.580    one_hz/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 one_hz/out_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            one_hz/out_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.588     1.474    one_hz/CLK12MHZ_IBUF_BUFG
    SLICE_X1Y62          FDRE                                         r  one_hz/out_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  one_hz/out_clk_reg/Q
                         net (fo=5, routed)           0.168     1.784    one_hz/clk
    SLICE_X1Y62          LUT2 (Prop_lut2_I1_O)        0.045     1.829 r  one_hz/out_clk_i_1/O
                         net (fo=1, routed)           0.000     1.829    one_hz/out_clk_i_1_n_0
    SLICE_X1Y62          FDRE                                         r  one_hz/out_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.858     1.989    one_hz/CLK12MHZ_IBUF_BUFG
    SLICE_X1Y62          FDRE                                         r  one_hz/out_clk_reg/C
                         clock pessimism             -0.515     1.474    
    SLICE_X1Y62          FDRE (Hold_fdre_C_D)         0.091     1.565    one_hz/out_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 one_hz/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            one_hz/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.587     1.473    one_hz/CLK12MHZ_IBUF_BUFG
    SLICE_X0Y63          FDRE                                         r  one_hz/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  one_hz/counter_reg[15]/Q
                         net (fo=2, routed)           0.133     1.747    one_hz/counter[15]
    SLICE_X0Y63          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.858 r  one_hz/counter0_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.858    one_hz/data0[15]
    SLICE_X0Y63          FDRE                                         r  one_hz/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.856     1.988    one_hz/CLK12MHZ_IBUF_BUFG
    SLICE_X0Y63          FDRE                                         r  one_hz/counter_reg[15]/C
                         clock pessimism             -0.515     1.473    
    SLICE_X0Y63          FDRE (Hold_fdre_C_D)         0.105     1.578    one_hz/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 one_hz/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            one_hz/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.587     1.473    one_hz/CLK12MHZ_IBUF_BUFG
    SLICE_X0Y64          FDRE                                         r  one_hz/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  one_hz/counter_reg[19]/Q
                         net (fo=2, routed)           0.133     1.747    one_hz/counter[19]
    SLICE_X0Y64          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.858 r  one_hz/counter0_carry__3/O[2]
                         net (fo=1, routed)           0.000     1.858    one_hz/data0[19]
    SLICE_X0Y64          FDRE                                         r  one_hz/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.856     1.988    one_hz/CLK12MHZ_IBUF_BUFG
    SLICE_X0Y64          FDRE                                         r  one_hz/counter_reg[19]/C
                         clock pessimism             -0.515     1.473    
    SLICE_X0Y64          FDRE (Hold_fdre_C_D)         0.105     1.578    one_hz/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 one_hz/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            one_hz/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.587     1.473    one_hz/CLK12MHZ_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  one_hz/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  one_hz/counter_reg[23]/Q
                         net (fo=2, routed)           0.133     1.747    one_hz/counter[23]
    SLICE_X0Y65          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.858 r  one_hz/counter0_carry__4/O[2]
                         net (fo=1, routed)           0.000     1.858    one_hz/data0[23]
    SLICE_X0Y65          FDRE                                         r  one_hz/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.855     1.987    one_hz/CLK12MHZ_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  one_hz/counter_reg[23]/C
                         clock pessimism             -0.514     1.473    
    SLICE_X0Y65          FDRE (Hold_fdre_C_D)         0.105     1.578    one_hz/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 one_hz/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            one_hz/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.589     1.475    one_hz/CLK12MHZ_IBUF_BUFG
    SLICE_X0Y61          FDRE                                         r  one_hz/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  one_hz/counter_reg[7]/Q
                         net (fo=2, routed)           0.133     1.749    one_hz/counter[7]
    SLICE_X0Y61          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.860 r  one_hz/counter0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.860    one_hz/data0[7]
    SLICE_X0Y61          FDRE                                         r  one_hz/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.860     1.991    one_hz/CLK12MHZ_IBUF_BUFG
    SLICE_X0Y61          FDRE                                         r  one_hz/counter_reg[7]/C
                         clock pessimism             -0.516     1.475    
    SLICE_X0Y61          FDRE (Hold_fdre_C_D)         0.105     1.580    one_hz/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 one_hz/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            one_hz/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.588     1.474    one_hz/CLK12MHZ_IBUF_BUFG
    SLICE_X0Y62          FDRE                                         r  one_hz/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  one_hz/counter_reg[11]/Q
                         net (fo=2, routed)           0.133     1.748    one_hz/counter[11]
    SLICE_X0Y62          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.859 r  one_hz/counter0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.859    one_hz/data0[11]
    SLICE_X0Y62          FDRE                                         r  one_hz/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.858     1.989    one_hz/CLK12MHZ_IBUF_BUFG
    SLICE_X0Y62          FDRE                                         r  one_hz/counter_reg[11]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X0Y62          FDRE (Hold_fdre_C_D)         0.105     1.579    one_hz/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 one_hz/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            one_hz/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.589     1.475    one_hz/CLK12MHZ_IBUF_BUFG
    SLICE_X0Y60          FDRE                                         r  one_hz/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  one_hz/counter_reg[3]/Q
                         net (fo=2, routed)           0.133     1.749    one_hz/counter[3]
    SLICE_X0Y60          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.860 r  one_hz/counter0_carry/O[2]
                         net (fo=1, routed)           0.000     1.860    one_hz/data0[3]
    SLICE_X0Y60          FDRE                                         r  one_hz/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.860     1.991    one_hz/CLK12MHZ_IBUF_BUFG
    SLICE_X0Y60          FDRE                                         r  one_hz/counter_reg[3]/C
                         clock pessimism             -0.516     1.475    
    SLICE_X0Y60          FDRE (Hold_fdre_C_D)         0.105     1.580    one_hz/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 one_hz/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            one_hz/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.288ns (68.388%)  route 0.133ns (31.612%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.589     1.475    one_hz/CLK12MHZ_IBUF_BUFG
    SLICE_X1Y60          FDRE                                         r  one_hz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  one_hz/counter_reg[0]/Q
                         net (fo=3, routed)           0.133     1.749    one_hz/counter[0]
    SLICE_X0Y60          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.147     1.896 r  one_hz/counter0_carry/O[0]
                         net (fo=1, routed)           0.000     1.896    one_hz/data0[1]
    SLICE_X0Y60          FDRE                                         r  one_hz/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.860     1.991    one_hz/CLK12MHZ_IBUF_BUFG
    SLICE_X0Y60          FDRE                                         r  one_hz/counter_reg[1]/C
                         clock pessimism             -0.503     1.488    
    SLICE_X0Y60          FDRE (Hold_fdre_C_D)         0.105     1.593    one_hz/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 one_hz/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            one_hz/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.587     1.473    one_hz/CLK12MHZ_IBUF_BUFG
    SLICE_X0Y63          FDRE                                         r  one_hz/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  one_hz/counter_reg[15]/Q
                         net (fo=2, routed)           0.133     1.747    one_hz/counter[15]
    SLICE_X0Y63          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.891 r  one_hz/counter0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.891    one_hz/data0[16]
    SLICE_X0Y63          FDRE                                         r  one_hz/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.856     1.988    one_hz/CLK12MHZ_IBUF_BUFG
    SLICE_X0Y63          FDRE                                         r  one_hz/counter_reg[16]/C
                         clock pessimism             -0.515     1.473    
    SLICE_X0Y63          FDRE (Hold_fdre_C_D)         0.105     1.578    one_hz/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { CLK12MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.333      81.178     BUFGCTRL_X0Y16  CLK12MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X1Y60     one_hz/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X0Y62     one_hz/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X0Y62     one_hz/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X0Y62     one_hz/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X0Y63     one_hz/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X0Y63     one_hz/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X0Y63     one_hz/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X0Y63     one_hz/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X0Y64     one_hz/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X0Y61     one_hz/counter_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X0Y61     one_hz/counter_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X0Y61     one_hz/counter_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X0Y61     one_hz/counter_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X0Y65     one_hz/counter_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X0Y65     one_hz/counter_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X0Y65     one_hz/counter_reg[22]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X0Y65     one_hz/counter_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X0Y65     one_hz/counter_reg[23]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X0Y65     one_hz/counter_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X1Y60     one_hz/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X1Y60     one_hz/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X0Y62     one_hz/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X0Y62     one_hz/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X0Y62     one_hz/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X0Y62     one_hz/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X0Y62     one_hz/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X0Y62     one_hz/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X0Y63     one_hz/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X0Y63     one_hz/counter_reg[14]/C



