cocci_test_suite() {
	const struct vlv_wm_values *cocci_id/* drivers/gpu/drm/i915/intel_pm.c 953 */;
	const struct g4x_wm_values *cocci_id/* drivers/gpu/drm/i915/intel_pm.c 921 */;
	struct intel_uncore *cocci_id/* drivers/gpu/drm/i915/intel_pm.c 7003 */;
	enum pipe cocci_id/* drivers/gpu/drm/i915/intel_pm.c 6677 */;
	void cocci_id/* drivers/gpu/drm/i915/intel_pm.c 6675 */;
	const struct intel_watermark_params cocci_id/* drivers/gpu/drm/i915/intel_pm.c 601 */;
	struct intel_plane_state *cocci_id/* drivers/gpu/drm/i915/intel_pm.c 5935 */;
	const i915_reg_t cocci_id/* drivers/gpu/drm/i915/intel_pm.c 5689 */[];
	struct ilk_wm_values cocci_id/* drivers/gpu/drm/i915/intel_pm.c 5557 */;
	struct intel_wm_config cocci_id/* drivers/gpu/drm/i915/intel_pm.c 5556 */;
	struct intel_pipe_wm cocci_id/* drivers/gpu/drm/i915/intel_pm.c 5554 */;
	struct intel_wm_config *cocci_id/* drivers/gpu/drm/i915/intel_pm.c 5535 */;
	struct skl_pipe_wm *cocci_id/* drivers/gpu/drm/i915/intel_pm.c 5507 */;
	struct skl_ddb_values *cocci_id/* drivers/gpu/drm/i915/intel_pm.c 5461 */;
	char cocci_id/* drivers/gpu/drm/i915/intel_pm.c 5206 */;
	enum i9xx_plane_id cocci_id/* drivers/gpu/drm/i915/intel_pm.c 520 */;
	const struct skl_ddb_entry *cocci_id/* drivers/gpu/drm/i915/intel_pm.c 5135 */;
	const struct skl_pipe_wm *cocci_id/* drivers/gpu/drm/i915/intel_pm.c 5113 */;
	i915_reg_t cocci_id/* drivers/gpu/drm/i915/intel_pm.c 5006 */;
	struct skl_wm_params cocci_id/* drivers/gpu/drm/i915/intel_pm.c 4877 */;
	const u16 cocci_id/* drivers/gpu/drm/i915/intel_pm.c 4820 */;
	struct skl_wm_level *cocci_id/* drivers/gpu/drm/i915/intel_pm.c 4655 */;
	const struct skl_wm_level *cocci_id/* drivers/gpu/drm/i915/intel_pm.c 4654 */;
	const struct skl_wm_params *cocci_id/* drivers/gpu/drm/i915/intel_pm.c 4653 */;
	struct skl_wm_params *cocci_id/* drivers/gpu/drm/i915/intel_pm.c 4623 */;
	const struct drm_format_info *cocci_id/* drivers/gpu/drm/i915/intel_pm.c 4531 */;
	uint_fixed_16_16_t cocci_id/* drivers/gpu/drm/i915/intel_pm.c 4486 */;
	const struct skl_plane_wm *cocci_id/* drivers/gpu/drm/i915/intel_pm.c 4290 */;
	u64 cocci_id/* drivers/gpu/drm/i915/intel_pm.c 4239 */[I915_MAX_PLANES];
	u16 cocci_id/* drivers/gpu/drm/i915/intel_pm.c 4234 */[I915_MAX_PLANES];
	struct skl_ddb_entry *cocci_id/* drivers/gpu/drm/i915/intel_pm.c 4232 */;
	struct drm_crtc *cocci_id/* drivers/gpu/drm/i915/intel_pm.c 4229 */;
	u64 *cocci_id/* drivers/gpu/drm/i915/intel_pm.c 4178 */;
	u64 cocci_id/* drivers/gpu/drm/i915/intel_pm.c 4176 */;
	intel_wakeref_t cocci_id/* drivers/gpu/drm/i915/intel_pm.c 4028 */;
	enum intel_display_power_domain cocci_id/* drivers/gpu/drm/i915/intel_pm.c 4026 */;
	const enum plane_id cocci_id/* drivers/gpu/drm/i915/intel_pm.c 3983 */;
	const enum pipe cocci_id/* drivers/gpu/drm/i915/intel_pm.c 3982 */;
	struct skl_wm_level cocci_id/* drivers/gpu/drm/i915/intel_pm.c 3947 */;
	void cocci_id/* drivers/gpu/drm/i915/intel_pm.c 3935 */(const struct intel_crtc_state *crtc_state,
								int level,
								const struct skl_wm_params *wp,
								const struct skl_wm_level *result_prev,
								struct skl_wm_level *result);
	int cocci_id/* drivers/gpu/drm/i915/intel_pm.c 3930 */(const struct intel_crtc_state *crtc_state,
							       int width,
							       const struct drm_format_info *format,
							       u64 modifier,
							       unsigned int rotation,
							       u32 plane_pixel_rate,
							       struct skl_wm_params *wp,
							       int color_plane);
	int *cocci_id/* drivers/gpu/drm/i915/intel_pm.c 3860 */;
	struct skl_ddb_allocation *cocci_id/* drivers/gpu/drm/i915/intel_pm.c 3822 */;
	const u64 cocci_id/* drivers/gpu/drm/i915/intel_pm.c 3820 */;
	struct skl_plane_wm *cocci_id/* drivers/gpu/drm/i915/intel_pm.c 3787 */;
	struct ilk_wm_values *cocci_id/* drivers/gpu/drm/i915/intel_pm.c 3485 */;
	unsigned int cocci_id/* drivers/gpu/drm/i915/intel_pm.c 3483 */;
	bool cocci_id/* drivers/gpu/drm/i915/intel_pm.c 3482 */;
	struct drm_i915_private *cocci_id/* drivers/gpu/drm/i915/intel_pm.c 3482 */;
	u32 cocci_id/* drivers/gpu/drm/i915/intel_pm.c 344 */;
	const struct ilk_wm_values *cocci_id/* drivers/gpu/drm/i915/intel_pm.c 3431 */;
	const struct intel_wm_level *cocci_id/* drivers/gpu/drm/i915/intel_pm.c 3191 */;
	struct intel_wm_level *cocci_id/* drivers/gpu/drm/i915/intel_pm.c 3190 */;
	const struct intel_pipe_wm *cocci_id/* drivers/gpu/drm/i915/intel_pm.c 3172 */;
	struct intel_pipe_wm *cocci_id/* drivers/gpu/drm/i915/intel_pm.c 3167 */;
	struct ilk_wm_maximums cocci_id/* drivers/gpu/drm/i915/intel_pm.c 3095 */;
	const struct drm_i915_private *cocci_id/* drivers/gpu/drm/i915/intel_pm.c 3088 */;
	struct drm_device *cocci_id/* drivers/gpu/drm/i915/intel_pm.c 3087 */;
	struct drm_atomic_state *cocci_id/* drivers/gpu/drm/i915/intel_pm.c 3084 */;
	const struct intel_wm_config cocci_id/* drivers/gpu/drm/i915/intel_pm.c 3062 */;
	u16 cocci_id/* drivers/gpu/drm/i915/intel_pm.c 2967 */[5];
	const u16 cocci_id/* drivers/gpu/drm/i915/intel_pm.c 2938 */[8];
	const char *cocci_id/* drivers/gpu/drm/i915/intel_pm.c 2937 */;
	u16 cocci_id/* drivers/gpu/drm/i915/intel_pm.c 2794 */[8];
	const struct intel_atomic_state *cocci_id/* drivers/gpu/drm/i915/intel_pm.c 2768 */;
	const struct cxsr_latency *cocci_id/* drivers/gpu/drm/i915/intel_pm.c 276 */;
	const struct intel_crtc *cocci_id/* drivers/gpu/drm/i915/intel_pm.c 2731 */;
	const struct ilk_wm_maximums *cocci_id/* drivers/gpu/drm/i915/intel_pm.c 2690 */;
	struct ilk_wm_maximums *cocci_id/* drivers/gpu/drm/i915/intel_pm.c 2671 */;
	enum intel_ddb_partitioning cocci_id/* drivers/gpu/drm/i915/intel_pm.c 2670 */;
	const struct intel_wm_config *cocci_id/* drivers/gpu/drm/i915/intel_pm.c 2669 */;
	struct ilk_wm_maximums {
		u16 pri;
		u16 spr;
		u16 cur;
		u16 fbc;
	} cocci_id/* drivers/gpu/drm/i915/intel_pm.c 2462 */;
	u8 cocci_id/* drivers/gpu/drm/i915/intel_pm.c 2446 */;
	const struct cxsr_latency cocci_id/* drivers/gpu/drm/i915/intel_pm.c 238 */[];
	struct drm_i915_gem_object *cocci_id/* drivers/gpu/drm/i915/intel_pm.c 2324 */;
	long cocci_id/* drivers/gpu/drm/i915/intel_pm.c 2287 */;
	const struct intel_watermark_params *cocci_id/* drivers/gpu/drm/i915/intel_pm.c 2252 */;
	const struct drm_framebuffer *cocci_id/* drivers/gpu/drm/i915/intel_pm.c 2191 */;
	const int cocci_id/* drivers/gpu/drm/i915/intel_pm.c 2188 */;
	struct vlv_wm_values cocci_id/* drivers/gpu/drm/i915/intel_pm.c 2119 */;
	struct vlv_wm_values *cocci_id/* drivers/gpu/drm/i915/intel_pm.c 2074 */;
	const struct vlv_wm_state *cocci_id/* drivers/gpu/drm/i915/intel_pm.c 2026 */;
	struct vlv_wm_state *cocci_id/* drivers/gpu/drm/i915/intel_pm.c 2025 */;
	const struct vlv_fifo_state *cocci_id/* drivers/gpu/drm/i915/intel_pm.c 1931 */;
	struct vlv_fifo_state *cocci_id/* drivers/gpu/drm/i915/intel_pm.c 1636 */;
	struct g4x_wm_values cocci_id/* drivers/gpu/drm/i915/intel_pm.c 1512 */;
	struct g4x_wm_values *cocci_id/* drivers/gpu/drm/i915/intel_pm.c 1466 */;
	enum plane_id cocci_id/* drivers/gpu/drm/i915/intel_pm.c 1399 */;
	const struct intel_crtc_state *cocci_id/* drivers/gpu/drm/i915/intel_pm.c 1396 */;
	struct intel_atomic_state *cocci_id/* drivers/gpu/drm/i915/intel_pm.c 1394 */;
	const struct g4x_wm_state *cocci_id/* drivers/gpu/drm/i915/intel_pm.c 1393 */;
	struct g4x_wm_state *cocci_id/* drivers/gpu/drm/i915/intel_pm.c 1392 */;
	struct intel_crtc *cocci_id/* drivers/gpu/drm/i915/intel_pm.c 1391 */;
	struct intel_crtc_state *cocci_id/* drivers/gpu/drm/i915/intel_pm.c 1389 */;
	int cocci_id/* drivers/gpu/drm/i915/intel_pm.c 1389 */;
	struct intel_plane *cocci_id/* drivers/gpu/drm/i915/intel_pm.c 1311 */;
	const struct intel_plane_state *cocci_id/* drivers/gpu/drm/i915/intel_pm.c 1309 */;
	const struct g4x_pipe_wm *cocci_id/* drivers/gpu/drm/i915/intel_pm.c 1308 */;
	u32 cocci_id/* drivers/gpu/drm/i915/intel_pm.c 1178 */(const struct intel_crtc_state *crtc_state,
							       const struct intel_plane_state *plane_state,
							       u32 pri_val);
	struct g4x_pipe_wm *cocci_id/* drivers/gpu/drm/i915/intel_pm.c 1169 */;
	const struct drm_display_mode *cocci_id/* drivers/gpu/drm/i915/intel_pm.c 1088 */;
	u16 cocci_id/* drivers/gpu/drm/i915/intel_pm.c 1082 */;
}
