#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri Jul  4 18:43:36 2025
# Process ID: 11940
# Current directory: D:/Capstone/BicubicDDRTest/BicubicDDRTest.runs/impl_1
# Command line: vivado.exe -log BicubicDDRTest_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source BicubicDDRTest_wrapper.tcl -notrace
# Log file: D:/Capstone/BicubicDDRTest/BicubicDDRTest.runs/impl_1/BicubicDDRTest_wrapper.vdi
# Journal file: D:/Capstone/BicubicDDRTest/BicubicDDRTest.runs/impl_1\vivado.jou
# Running On: DESKTOP-DD0PJLS, OS: Windows, CPU Frequency: 3693 MHz, CPU Physical cores: 12, Host memory: 17103 MB
#-----------------------------------------------------------
source BicubicDDRTest_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Capstone/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
Command: link_design -top BicubicDDRTest_wrapper -part xczu9eg-ffvb1156-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-454] Reading design checkpoint 'd:/Capstone/BicubicDDRTest/BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ip/BicubicDDRTest_BicubicResizer_0_0/BicubicDDRTest_BicubicResizer_0_0.dcp' for cell 'BicubicDDRTest_i/BicubicResizer_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Capstone/BicubicDDRTest/BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ip/BicubicDDRTest_axi_dma_0_1/BicubicDDRTest_axi_dma_0_1.dcp' for cell 'BicubicDDRTest_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Capstone/BicubicDDRTest/BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ip/BicubicDDRTest_axi_smc_1/BicubicDDRTest_axi_smc_1.dcp' for cell 'BicubicDDRTest_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint 'd:/Capstone/BicubicDDRTest/BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ip/BicubicDDRTest_rst_ps8_0_99M_0/BicubicDDRTest_rst_ps8_0_99M_0.dcp' for cell 'BicubicDDRTest_i/rst_ps8_0_99M'
INFO: [Project 1-454] Reading design checkpoint 'd:/Capstone/BicubicDDRTest/BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ip/BicubicDDRTest_system_ila_0_2/BicubicDDRTest_system_ila_0_2.dcp' for cell 'BicubicDDRTest_i/system_ila_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Capstone/BicubicDDRTest/BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ip/BicubicDDRTest_zynq_ultra_ps_e_0_0/BicubicDDRTest_zynq_ultra_ps_e_0_0.dcp' for cell 'BicubicDDRTest_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Capstone/BicubicDDRTest/BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ip/BicubicDDRTest_auto_pc_0/BicubicDDRTest_auto_pc_0.dcp' for cell 'BicubicDDRTest_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2370.465 ; gain = 25.215
INFO: [Netlist 29-17] Analyzing 8047 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: BicubicDDRTest_i/system_ila_0/inst/ila_lib UUID: 7a4f20d7-e6f5-504f-b2be-bc61a69798a9 
Parsing XDC File [d:/Capstone/BicubicDDRTest/BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ip/BicubicDDRTest_zynq_ultra_ps_e_0_0/BicubicDDRTest_zynq_ultra_ps_e_0_0.xdc] for cell 'BicubicDDRTest_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [d:/Capstone/BicubicDDRTest/BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ip/BicubicDDRTest_zynq_ultra_ps_e_0_0/BicubicDDRTest_zynq_ultra_ps_e_0_0.xdc] for cell 'BicubicDDRTest_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [d:/Capstone/BicubicDDRTest/BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ip/BicubicDDRTest_axi_dma_0_1/BicubicDDRTest_axi_dma_0_1.xdc] for cell 'BicubicDDRTest_i/axi_dma_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Capstone/BicubicDDRTest/BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ip/BicubicDDRTest_axi_dma_0_1/BicubicDDRTest_axi_dma_0_1.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Capstone/BicubicDDRTest/BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ip/BicubicDDRTest_axi_dma_0_1/BicubicDDRTest_axi_dma_0_1.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [d:/Capstone/BicubicDDRTest/BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ip/BicubicDDRTest_axi_dma_0_1/BicubicDDRTest_axi_dma_0_1.xdc:61]
Finished Parsing XDC File [d:/Capstone/BicubicDDRTest/BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ip/BicubicDDRTest_axi_dma_0_1/BicubicDDRTest_axi_dma_0_1.xdc] for cell 'BicubicDDRTest_i/axi_dma_0/U0'
Parsing XDC File [d:/Capstone/BicubicDDRTest/BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ip/BicubicDDRTest_rst_ps8_0_99M_0/BicubicDDRTest_rst_ps8_0_99M_0_board.xdc] for cell 'BicubicDDRTest_i/rst_ps8_0_99M/U0'
Finished Parsing XDC File [d:/Capstone/BicubicDDRTest/BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ip/BicubicDDRTest_rst_ps8_0_99M_0/BicubicDDRTest_rst_ps8_0_99M_0_board.xdc] for cell 'BicubicDDRTest_i/rst_ps8_0_99M/U0'
Parsing XDC File [d:/Capstone/BicubicDDRTest/BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ip/BicubicDDRTest_rst_ps8_0_99M_0/BicubicDDRTest_rst_ps8_0_99M_0.xdc] for cell 'BicubicDDRTest_i/rst_ps8_0_99M/U0'
Finished Parsing XDC File [d:/Capstone/BicubicDDRTest/BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ip/BicubicDDRTest_rst_ps8_0_99M_0/BicubicDDRTest_rst_ps8_0_99M_0.xdc] for cell 'BicubicDDRTest_i/rst_ps8_0_99M/U0'
Parsing XDC File [d:/Capstone/BicubicDDRTest/BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ip/BicubicDDRTest_axi_smc_1/bd_0/ip/ip_1/bd_442f_psr_aclk_0_board.xdc] for cell 'BicubicDDRTest_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [d:/Capstone/BicubicDDRTest/BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ip/BicubicDDRTest_axi_smc_1/bd_0/ip/ip_1/bd_442f_psr_aclk_0_board.xdc] for cell 'BicubicDDRTest_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [d:/Capstone/BicubicDDRTest/BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ip/BicubicDDRTest_axi_smc_1/bd_0/ip/ip_1/bd_442f_psr_aclk_0.xdc] for cell 'BicubicDDRTest_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [d:/Capstone/BicubicDDRTest/BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ip/BicubicDDRTest_axi_smc_1/bd_0/ip/ip_1/bd_442f_psr_aclk_0.xdc] for cell 'BicubicDDRTest_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [d:/Capstone/BicubicDDRTest/BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ip/BicubicDDRTest_system_ila_0_2/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'BicubicDDRTest_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [d:/Capstone/BicubicDDRTest/BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ip/BicubicDDRTest_system_ila_0_2/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'BicubicDDRTest_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [d:/Capstone/BicubicDDRTest/BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ip/BicubicDDRTest_system_ila_0_2/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'BicubicDDRTest_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [d:/Capstone/BicubicDDRTest/BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ip/BicubicDDRTest_system_ila_0_2/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'BicubicDDRTest_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [D:/Capstone/Bicubic Resizer/Bicubic Resizer.srcs/constrs_1/new/constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'i_clk'. [D:/Capstone/Bicubic Resizer/Bicubic Resizer.srcs/constrs_1/new/constraints.xdc:3]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports i_clk]'. [D:/Capstone/Bicubic Resizer/Bicubic Resizer.srcs/constrs_1/new/constraints.xdc:3]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-507] No nets matched 'i_clk'. [D:/Capstone/Bicubic Resizer/Bicubic Resizer.srcs/constrs_1/new/constraints.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Capstone/Bicubic Resizer/Bicubic Resizer.srcs/constrs_1/new/constraints.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/Capstone/Bicubic Resizer/Bicubic Resizer.srcs/constrs_1/new/constraints.xdc]
Parsing XDC File [d:/Capstone/BicubicDDRTest/BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ip/BicubicDDRTest_axi_dma_0_1/BicubicDDRTest_axi_dma_0_1_clocks.xdc] for cell 'BicubicDDRTest_i/axi_dma_0/U0'
Finished Parsing XDC File [d:/Capstone/BicubicDDRTest/BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ip/BicubicDDRTest_axi_dma_0_1/BicubicDDRTest_axi_dma_0_1_clocks.xdc] for cell 'BicubicDDRTest_i/axi_dma_0/U0'
INFO: [Project 1-1714] 44 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 2705.211 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1104 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 100 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 1 instance 
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 43 instances
  RAM64M => RAM64M (RAMD64E(x4)): 240 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 720 instances

19 Infos, 5 Warnings, 2 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 2705.211 ; gain = 1572.262
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2023.04' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2737.211 ; gain = 32.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: cfcdc874

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3112.785 ; gain = 375.574

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = a66c64aa37ed630b.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.088 . Memory (MB): peak = 3491.973 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: bcf12cec

Time (s): cpu = 00:00:16 ; elapsed = 00:00:33 . Memory (MB): peak = 3491.973 ; gain = 20.992

Phase 2 Retarget
INFO: [Opt 31-1287] Pulled Inverter BicubicDDRTest_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_cmd_cmplt_reg_i_1 into driver instance BicubicDDRTest_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[25]_i_2, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter BicubicDDRTest_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_1 into driver instance BicubicDDRTest_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_3, which resulted in an inversion of 13 pins
INFO: [Opt 31-138] Pushed 57 inverter(s) to 21451 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell BicubicDDRTest_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell BicubicDDRTest_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell BicubicDDRTest_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 113f0cec2

Time (s): cpu = 00:00:27 ; elapsed = 00:00:42 . Memory (MB): peak = 3491.973 ; gain = 20.992
INFO: [Opt 31-389] Phase Retarget created 58 cells and removed 574 cells
INFO: [Opt 31-1021] In phase Retarget, 95 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: df3cd42e

Time (s): cpu = 00:00:28 ; elapsed = 00:00:43 . Memory (MB): peak = 3491.973 ; gain = 20.992
INFO: [Opt 31-389] Phase Constant propagation created 30 cells and removed 435 cells
INFO: [Opt 31-1021] In phase Constant propagation, 89 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 181f8407f

Time (s): cpu = 00:00:30 ; elapsed = 00:00:45 . Memory (MB): peak = 3491.973 ; gain = 20.992
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 411 cells
INFO: [Opt 31-1021] In phase Sweep, 1062 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 5 BUFG optimization | Checksum: 181f8407f

Time (s): cpu = 00:00:33 ; elapsed = 00:00:46 . Memory (MB): peak = 3491.973 ; gain = 20.992
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 135016f9c

Time (s): cpu = 00:00:33 ; elapsed = 00:00:47 . Memory (MB): peak = 3491.973 ; gain = 20.992
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: e52f366e

Time (s): cpu = 00:00:34 ; elapsed = 00:00:47 . Memory (MB): peak = 3491.973 ; gain = 20.992
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 87 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              58  |             574  |                                             95  |
|  Constant propagation         |              30  |             435  |                                             89  |
|  Sweep                        |               0  |             411  |                                           1062  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             87  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.158 . Memory (MB): peak = 3491.973 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 11344d0cd

Time (s): cpu = 00:00:40 ; elapsed = 00:00:53 . Memory (MB): peak = 3491.973 ; gain = 20.992

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 35 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 20 WE to EN ports
Number of BRAM Ports augmented: 4 newly gated: 20 Total Ports: 70
Ending PowerOpt Patch Enables Task | Checksum: 127c06266

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.603 . Memory (MB): peak = 4573.965 ; gain = 0.000
Ending Power Optimization Task | Checksum: 127c06266

Time (s): cpu = 00:00:36 ; elapsed = 00:00:22 . Memory (MB): peak = 4573.965 ; gain = 1081.992

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 127c06266

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 4573.965 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 4573.965 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 15b0deb02

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 4573.965 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 5 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:29 ; elapsed = 00:01:25 . Memory (MB): peak = 4573.965 ; gain = 1868.754
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'D:/Capstone/BicubicDDRTest/BicubicDDRTest.runs/impl_1/BicubicDDRTest_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 4573.965 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file BicubicDDRTest_wrapper_drc_opted.rpt -pb BicubicDDRTest_wrapper_drc_opted.pb -rpx BicubicDDRTest_wrapper_drc_opted.rpx
Command: report_drc -file BicubicDDRTest_wrapper_drc_opted.rpt -pb BicubicDDRTest_wrapper_drc_opted.pb -rpx BicubicDDRTest_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/Capstone/BicubicDDRTest/BicubicDDRTest.runs/impl_1/BicubicDDRTest_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 4573.965 ; gain = 0.000
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2023.04' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 4573.965 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 7ce843a2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.081 . Memory (MB): peak = 4573.965 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 4573.965 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 177916ac6

Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 4972.434 ; gain = 398.469

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2403831c9

Time (s): cpu = 00:00:53 ; elapsed = 00:00:43 . Memory (MB): peak = 5028.191 ; gain = 454.227

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2403831c9

Time (s): cpu = 00:00:53 ; elapsed = 00:00:43 . Memory (MB): peak = 5028.191 ; gain = 454.227
Phase 1 Placer Initialization | Checksum: 2403831c9

Time (s): cpu = 00:00:53 ; elapsed = 00:00:44 . Memory (MB): peak = 5028.191 ; gain = 454.227

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 1b587e1b9

Time (s): cpu = 00:01:18 ; elapsed = 00:00:59 . Memory (MB): peak = 5028.191 ; gain = 454.227

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 1ca92a7c9

Time (s): cpu = 00:01:20 ; elapsed = 00:01:01 . Memory (MB): peak = 5028.191 ; gain = 454.227

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 1ca92a7c9

Time (s): cpu = 00:01:21 ; elapsed = 00:01:02 . Memory (MB): peak = 5028.191 ; gain = 454.227

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 24a8bf14b

Time (s): cpu = 00:01:26 ; elapsed = 00:01:06 . Memory (MB): peak = 5028.191 ; gain = 454.227

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 24a8bf14b

Time (s): cpu = 00:01:27 ; elapsed = 00:01:06 . Memory (MB): peak = 5028.191 ; gain = 454.227
Phase 2.1.1 Partition Driven Placement | Checksum: 24a8bf14b

Time (s): cpu = 00:01:27 ; elapsed = 00:01:06 . Memory (MB): peak = 5028.191 ; gain = 454.227
Phase 2.1 Floorplanning | Checksum: 24a8bf14b

Time (s): cpu = 00:01:27 ; elapsed = 00:01:06 . Memory (MB): peak = 5028.191 ; gain = 454.227

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 24a8bf14b

Time (s): cpu = 00:01:27 ; elapsed = 00:01:06 . Memory (MB): peak = 5028.191 ; gain = 454.227

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 234b3668b

Time (s): cpu = 00:01:28 ; elapsed = 00:01:07 . Memory (MB): peak = 5028.191 ; gain = 454.227

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1ebabcdb5

Time (s): cpu = 00:02:59 ; elapsed = 00:02:09 . Memory (MB): peak = 5158.547 ; gain = 584.582

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 663 LUTNM shape to break, 2513 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 87, two critical 576, total 663, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 1802 nets or LUTs. Breaked 663 LUTs, combined 1139 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 295 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 129 nets.  Re-placed 357 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 129 nets or cells. Created 144 new cells, deleted 624 existing cells and moved 357 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.905 . Memory (MB): peak = 5158.547 ; gain = 0.000
INFO: [Physopt 32-76] Pass 1. Identified 3 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net BicubicDDRTest_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]. Replicated 76 times.
INFO: [Physopt 32-81] Processed net BicubicDDRTest_i/BicubicResizer_0/inst/bcu_array/genblk4[0].BCU_Line4/E[0]. Replicated 63 times.
INFO: [Physopt 32-232] Optimized 2 nets. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 5158.547 ; gain = 0.000
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 21 nets or cells. Created 25 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.178 . Memory (MB): peak = 5158.547 ; gain = 0.000
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 5158.547 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |          663  |           1139  |                  1802  |           0  |           1  |  00:00:02  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |          144  |            624  |                   129  |           0  |           1  |  00:00:05  |
|  Very High Fanout                                 |            0  |              0  |                     2  |           0  |           1  |  00:00:07  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |           25  |              0  |                    21  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          832  |           1763  |                  1954  |           0  |          10  |  00:00:14  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1dff2a1a9

Time (s): cpu = 00:03:25 ; elapsed = 00:02:34 . Memory (MB): peak = 5158.547 ; gain = 584.582
Phase 2.4 Global Placement Core | Checksum: 229de973d

Time (s): cpu = 00:03:38 ; elapsed = 00:02:42 . Memory (MB): peak = 5158.547 ; gain = 584.582
Phase 2 Global Placement | Checksum: 229de973d

Time (s): cpu = 00:03:38 ; elapsed = 00:02:42 . Memory (MB): peak = 5158.547 ; gain = 584.582

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 19102bdee

Time (s): cpu = 00:03:44 ; elapsed = 00:02:46 . Memory (MB): peak = 5158.547 ; gain = 584.582

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1c2982468

Time (s): cpu = 00:04:05 ; elapsed = 00:03:03 . Memory (MB): peak = 5158.547 ; gain = 584.582

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 1b879860e

Time (s): cpu = 00:04:33 ; elapsed = 00:03:22 . Memory (MB): peak = 5158.547 ; gain = 584.582

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 1277d1f37

Time (s): cpu = 00:04:35 ; elapsed = 00:03:23 . Memory (MB): peak = 5158.547 ; gain = 584.582

Phase 3.3.3 Slice Area Swap

Phase 3.3.3.1 Slice Area Swap Initial
Phase 3.3.3.1 Slice Area Swap Initial | Checksum: 18bbea000

Time (s): cpu = 00:04:40 ; elapsed = 00:03:28 . Memory (MB): peak = 5158.547 ; gain = 584.582
Phase 3.3.3 Slice Area Swap | Checksum: 18bbea000

Time (s): cpu = 00:04:40 ; elapsed = 00:03:29 . Memory (MB): peak = 5158.547 ; gain = 584.582
Phase 3.3 Small Shape DP | Checksum: 1eb6a7119

Time (s): cpu = 00:04:51 ; elapsed = 00:03:35 . Memory (MB): peak = 5158.547 ; gain = 584.582

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 1a76d4453

Time (s): cpu = 00:04:56 ; elapsed = 00:03:42 . Memory (MB): peak = 5158.547 ; gain = 584.582

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 1e4e90c10

Time (s): cpu = 00:04:58 ; elapsed = 00:03:43 . Memory (MB): peak = 5158.547 ; gain = 584.582

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1571c00bc

Time (s): cpu = 00:05:53 ; elapsed = 00:04:27 . Memory (MB): peak = 5158.547 ; gain = 584.582
Phase 3 Detail Placement | Checksum: 1571c00bc

Time (s): cpu = 00:05:54 ; elapsed = 00:04:27 . Memory (MB): peak = 5158.547 ; gain = 584.582

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 206ed07e0

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.218 | TNS=-2.957 |
Phase 1 Physical Synthesis Initialization | Checksum: 173067dce

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 5234.113 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 182a52a58

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 5234.113 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 206ed07e0

Time (s): cpu = 00:06:39 ; elapsed = 00:04:58 . Memory (MB): peak = 5234.113 ; gain = 660.148

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.021. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: f1f20cd9

Time (s): cpu = 00:07:41 ; elapsed = 00:06:03 . Memory (MB): peak = 5234.113 ; gain = 660.148

Time (s): cpu = 00:07:41 ; elapsed = 00:06:03 . Memory (MB): peak = 5234.113 ; gain = 660.148
Phase 4.1 Post Commit Optimization | Checksum: f1f20cd9

Time (s): cpu = 00:07:42 ; elapsed = 00:06:03 . Memory (MB): peak = 5234.113 ; gain = 660.148
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 5234.113 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 149637413

Time (s): cpu = 00:07:53 ; elapsed = 00:06:15 . Memory (MB): peak = 5234.113 ; gain = 660.148

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|
|       East|                2x2|                1x1|                8x8|
|___________|___________________|___________________|___________________|
|       West|                4x4|                1x1|              16x16|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 149637413

Time (s): cpu = 00:07:54 ; elapsed = 00:06:15 . Memory (MB): peak = 5234.113 ; gain = 660.148
Phase 4.3 Placer Reporting | Checksum: 149637413

Time (s): cpu = 00:07:54 ; elapsed = 00:06:16 . Memory (MB): peak = 5234.113 ; gain = 660.148

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 5234.113 ; gain = 0.000

Time (s): cpu = 00:07:54 ; elapsed = 00:06:16 . Memory (MB): peak = 5234.113 ; gain = 660.148
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1458b76e8

Time (s): cpu = 00:07:55 ; elapsed = 00:06:16 . Memory (MB): peak = 5234.113 ; gain = 660.148
Ending Placer Task | Checksum: ebdea25b

Time (s): cpu = 00:07:55 ; elapsed = 00:06:17 . Memory (MB): peak = 5234.113 ; gain = 660.148
INFO: [Common 17-83] Releasing license: Implementation
106 Infos, 5 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:08:01 ; elapsed = 00:06:20 . Memory (MB): peak = 5234.113 ; gain = 660.148
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:21 ; elapsed = 00:00:08 . Memory (MB): peak = 5234.113 ; gain = 0.000
report_design_analysis: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 5234.113 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Capstone/BicubicDDRTest/BicubicDDRTest.runs/impl_1/BicubicDDRTest_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:37 ; elapsed = 00:00:23 . Memory (MB): peak = 5234.113 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file BicubicDDRTest_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.140 . Memory (MB): peak = 5234.113 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file BicubicDDRTest_wrapper_utilization_placed.rpt -pb BicubicDDRTest_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file BicubicDDRTest_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.537 . Memory (MB): peak = 5234.113 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2023.04' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.

Starting Initial Update Timing Task

Time (s): cpu = 00:00:30 ; elapsed = 00:00:18 . Memory (MB): peak = 5234.113 ; gain = 0.000
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 31.00s |  WALL: 18.45s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 5234.113 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.021 | TNS=-0.021 |
Phase 1 Physical Synthesis Initialization | Checksum: 40a62616

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 5265.855 ; gain = 31.742
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.021 | TNS=-0.021 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 40a62616

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 5265.855 ; gain = 31.742

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.021 | TNS=-0.021 |
INFO: [Physopt 32-702] Processed net BicubicDDRTest_i/BicubicResizer_0/inst/inter_BCU_pixel_b[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net BicubicDDRTest_i/BicubicResizer_0/inst/Rearranger/lb2/rdPntr_reg[2]_rep__1_n_0. Replicated 2 times.
INFO: [Physopt 32-735] Processed net BicubicDDRTest_i/BicubicResizer_0/inst/Rearranger/lb2/rdPntr_reg[2]_rep__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.006 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.006 | TNS=0.000 |
Phase 3 Critical Path Optimization | Checksum: 40a62616

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 5265.855 ; gain = 31.742

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.006 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.006 | TNS=0.000 |
Phase 4 Critical Path Optimization | Checksum: 40a62616

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 5265.855 ; gain = 31.742
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.088 . Memory (MB): peak = 5265.855 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 5265.855 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.006 | TNS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.028  |          0.021  |            2  |              0  |                     1  |           0  |           2  |  00:00:03  |
|  Total          |          0.028  |          0.021  |            2  |              0  |                     1  |           0  |           3  |  00:00:03  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 5265.855 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 190b0c9b8

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 5265.855 ; gain = 31.742
INFO: [Common 17-83] Releasing license: Implementation
129 Infos, 5 Warnings, 2 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:55 ; elapsed = 00:00:35 . Memory (MB): peak = 5265.855 ; gain = 31.742
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 5265.855 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Capstone/BicubicDDRTest/BicubicDDRTest.runs/impl_1/BicubicDDRTest_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:33 ; elapsed = 00:00:20 . Memory (MB): peak = 5265.855 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2023.04' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: eeea6b3f ConstDB: 0 ShapeSum: 817a5c11 RouteDB: 812b63
Nodegraph reading from file.  Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.768 . Memory (MB): peak = 5265.855 ; gain = 0.000
Post Restoration Checksum: NetGraph: 5fc48442 NumContArr: 3639e9a1 Constraints: 69ad3917 Timing: 0
Phase 1 Build RT Design | Checksum: ffaba6fa

Time (s): cpu = 00:00:35 ; elapsed = 00:00:24 . Memory (MB): peak = 5265.855 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: ffaba6fa

Time (s): cpu = 00:00:36 ; elapsed = 00:00:25 . Memory (MB): peak = 5265.855 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: ffaba6fa

Time (s): cpu = 00:00:36 ; elapsed = 00:00:25 . Memory (MB): peak = 5265.855 ; gain = 0.000

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 17adfcc81

Time (s): cpu = 00:00:40 ; elapsed = 00:00:28 . Memory (MB): peak = 5302.383 ; gain = 36.527

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 13dad84fa

Time (s): cpu = 00:00:55 ; elapsed = 00:00:38 . Memory (MB): peak = 5302.383 ; gain = 36.527
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.143  | TNS=0.000  | WHS=-0.059 | THS=-30.116|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 131262311

Time (s): cpu = 00:01:42 ; elapsed = 00:01:05 . Memory (MB): peak = 5404.098 ; gain = 138.242
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.143  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 13efd5024

Time (s): cpu = 00:01:42 ; elapsed = 00:01:06 . Memory (MB): peak = 5404.098 ; gain = 138.242

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000483956 %
  Global Horizontal Routing Utilization  = 0.000165739 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 78031
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 66995
  Number of Partially Routed Nets     = 11036
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1601a0064

Time (s): cpu = 00:01:45 ; elapsed = 00:01:08 . Memory (MB): peak = 5428.758 ; gain = 162.902

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1601a0064

Time (s): cpu = 00:01:45 ; elapsed = 00:01:08 . Memory (MB): peak = 5428.758 ; gain = 162.902
Phase 3 Initial Routing | Checksum: 248084276

Time (s): cpu = 00:02:17 ; elapsed = 00:01:26 . Memory (MB): peak = 5431.352 ; gain = 165.496

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 13910
 Number of Nodes with overlaps = 1343
 Number of Nodes with overlaps = 208
 Number of Nodes with overlaps = 48
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.373 | TNS=-9.600 | WHS=-0.023 | THS=-0.074 |

Phase 4.1 Global Iteration 0 | Checksum: 29f55267d

Time (s): cpu = 00:05:16 ; elapsed = 00:03:30 . Memory (MB): peak = 5450.152 ; gain = 184.297

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 722
 Number of Nodes with overlaps = 75
 Number of Nodes with overlaps = 35
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.103 | TNS=-1.450 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 17e80afa5

Time (s): cpu = 00:05:47 ; elapsed = 00:03:58 . Memory (MB): peak = 5457.504 ; gain = 191.648

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 918
 Number of Nodes with overlaps = 129
 Number of Nodes with overlaps = 51
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.166 | TNS=-0.978 | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1a685d58a

Time (s): cpu = 00:06:10 ; elapsed = 00:04:18 . Memory (MB): peak = 5457.504 ; gain = 191.648
Phase 4 Rip-up And Reroute | Checksum: 1a685d58a

Time (s): cpu = 00:06:10 ; elapsed = 00:04:18 . Memory (MB): peak = 5457.504 ; gain = 191.648

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 16c3a15ae

Time (s): cpu = 00:06:26 ; elapsed = 00:04:28 . Memory (MB): peak = 5457.504 ; gain = 191.648
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.103 | TNS=-1.450 | WHS=0.010  | THS=0.000  |


Phase 5.1.2 Update Timing
Phase 5.1.2 Update Timing | Checksum: c4a36026

Time (s): cpu = 00:06:38 ; elapsed = 00:04:36 . Memory (MB): peak = 5457.504 ; gain = 191.648
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.103 | TNS=-1.450 | WHS=0.010  | THS=0.000  |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 22427315c

Time (s): cpu = 00:06:41 ; elapsed = 00:04:38 . Memory (MB): peak = 5457.504 ; gain = 191.648

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 22427315c

Time (s): cpu = 00:06:41 ; elapsed = 00:04:38 . Memory (MB): peak = 5457.504 ; gain = 191.648
Phase 5 Delay and Skew Optimization | Checksum: 22427315c

Time (s): cpu = 00:06:41 ; elapsed = 00:04:38 . Memory (MB): peak = 5457.504 ; gain = 191.648

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 22d60c3cb

Time (s): cpu = 00:06:53 ; elapsed = 00:04:46 . Memory (MB): peak = 5457.504 ; gain = 191.648
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.102 | TNS=-0.864 | WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 225e8a4ce

Time (s): cpu = 00:06:53 ; elapsed = 00:04:46 . Memory (MB): peak = 5457.504 ; gain = 191.648
Phase 6 Post Hold Fix | Checksum: 225e8a4ce

Time (s): cpu = 00:06:54 ; elapsed = 00:04:46 . Memory (MB): peak = 5457.504 ; gain = 191.648

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.86833 %
  Global Horizontal Routing Utilization  = 4.17794 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 65.7277%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 71.564%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 73.0769%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 73.0769%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1f59c4146

Time (s): cpu = 00:06:55 ; elapsed = 00:04:47 . Memory (MB): peak = 5457.504 ; gain = 191.648

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1f59c4146

Time (s): cpu = 00:06:55 ; elapsed = 00:04:47 . Memory (MB): peak = 5457.504 ; gain = 191.648

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1f59c4146

Time (s): cpu = 00:07:01 ; elapsed = 00:04:55 . Memory (MB): peak = 5457.504 ; gain = 191.648

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 1f59c4146

Time (s): cpu = 00:07:02 ; elapsed = 00:04:55 . Memory (MB): peak = 5457.504 ; gain = 191.648

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.102 | TNS=-0.864 | WHS=0.010  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 11 Post Router Timing | Checksum: 1f59c4146

Time (s): cpu = 00:07:08 ; elapsed = 00:04:58 . Memory (MB): peak = 5457.504 ; gain = 191.648
Time taken to check if laguna hold fix is required (in secs): 0

Phase 12 Physical Synthesis in Router

Phase 12.1 Physical Synthesis Initialization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.088 | TNS=-0.670 | WHS=0.010 | THS=0.000 |
Phase 12.1 Physical Synthesis Initialization | Checksum: 1f59c4146

Time (s): cpu = 00:07:43 ; elapsed = 00:05:21 . Memory (MB): peak = 5457.504 ; gain = 191.648

Phase 12.2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.088 | TNS=-0.670 | WHS=0.010 | THS=0.000 |
INFO: [Physopt 32-952] Improved path group WNS = -0.085. Path group: clk_pl_0. Processed net: BicubicDDRTest_i/BicubicResizer_0/inst/inter_BCU_pixel_g[5].
INFO: [Physopt 32-952] Improved path group WNS = -0.080. Path group: clk_pl_0. Processed net: BicubicDDRTest_i/BicubicResizer_0/inst/inter_BCU_pixel_b[8].
INFO: [Physopt 32-952] Improved path group WNS = -0.079. Path group: clk_pl_0. Processed net: BicubicDDRTest_i/BicubicResizer_0/inst/inter_BCU_pixel_b[98].
INFO: [Physopt 32-952] Improved path group WNS = -0.049. Path group: clk_pl_0. Processed net: BicubicDDRTest_i/BicubicResizer_0/inst/inter_BCU_pixel_b[4].
INFO: [Physopt 32-952] Improved path group WNS = -0.044. Path group: clk_pl_0. Processed net: BicubicDDRTest_i/BicubicResizer_0/inst/inter_BCU_pixel_r[8].
INFO: [Physopt 32-952] Improved path group WNS = -0.040. Path group: clk_pl_0. Processed net: BicubicDDRTest_i/BicubicResizer_0/inst/inter_BCU_pixel_g[5].
INFO: [Physopt 32-952] Improved path group WNS = -0.040. Path group: clk_pl_0. Processed net: BicubicDDRTest_i/BicubicResizer_0/inst/inter_BCU_pixel_b[98].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_pl_0. Processed net: BicubicDDRTest_i/BicubicResizer_0/inst/inter_BCU_pixel_b[64].
INFO: [Physopt 32-952] Improved path group WNS = -0.038. Path group: clk_pl_0. Processed net: BicubicDDRTest_i/BicubicResizer_0/inst/Rearranger/lb0/rdPntr_reg[0]_rep__2_0.
INFO: [Physopt 32-952] Improved path group WNS = -0.037. Path group: clk_pl_0. Processed net: BicubicDDRTest_i/BicubicResizer_0/inst/inter_BCU_pixel_g[7].
INFO: [Physopt 32-952] Improved path group WNS = -0.032. Path group: clk_pl_0. Processed net: BicubicDDRTest_i/BicubicResizer_0/inst/inter_BCU_pixel_b[32].
INFO: [Physopt 32-952] Improved path group WNS = -0.028. Path group: clk_pl_0. Processed net: BicubicDDRTest_i/BicubicResizer_0/inst/inter_BCU_pixel_b[4].
INFO: [Physopt 32-952] Improved path group WNS = -0.014. Path group: clk_pl_0. Processed net: BicubicDDRTest_i/BicubicResizer_0/inst/inter_BCU_pixel_r[15].
INFO: [Physopt 32-952] Improved path group WNS = -0.013. Path group: clk_pl_0. Processed net: BicubicDDRTest_i/BicubicResizer_0/inst/inter_BCU_pixel_r[8].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_pl_0. Processed net: BicubicDDRTest_i/BicubicResizer_0/inst/Rearranger/lb0/rdPntr_reg[0]_rep__5_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_pl_0. Processed net: BicubicDDRTest_i/BicubicResizer_0/inst/Rearranger/lb4/inter_BCU_pixel_b[64]_i_2_n_0.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.013 | TNS=-0.048 | WHS=0.010 | THS=0.000 |
Phase 12.2 Critical Path Optimization | Checksum: 59dd39eb

Time (s): cpu = 00:07:54 ; elapsed = 00:05:28 . Memory (MB): peak = 5469.816 ; gain = 203.961
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 5469.816 ; gain = 0.000
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-0.013 | TNS=-0.048 | WHS=0.010 | THS=0.000 |
Phase 12 Physical Synthesis in Router | Checksum: 59dd39eb

Time (s): cpu = 00:07:56 ; elapsed = 00:05:30 . Memory (MB): peak = 5469.816 ; gain = 203.961
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:07:56 ; elapsed = 00:05:30 . Memory (MB): peak = 5469.816 ; gain = 203.961
INFO: [Common 17-83] Releasing license: Implementation
171 Infos, 6 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:08:07 ; elapsed = 00:05:36 . Memory (MB): peak = 5469.816 ; gain = 203.961
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:20 ; elapsed = 00:00:07 . Memory (MB): peak = 5469.816 ; gain = 0.000
report_design_analysis: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 5469.816 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Capstone/BicubicDDRTest/BicubicDDRTest.runs/impl_1/BicubicDDRTest_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:36 ; elapsed = 00:00:23 . Memory (MB): peak = 5469.816 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file BicubicDDRTest_wrapper_drc_routed.rpt -pb BicubicDDRTest_wrapper_drc_routed.pb -rpx BicubicDDRTest_wrapper_drc_routed.rpx
Command: report_drc -file BicubicDDRTest_wrapper_drc_routed.rpt -pb BicubicDDRTest_wrapper_drc_routed.pb -rpx BicubicDDRTest_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/Capstone/BicubicDDRTest/BicubicDDRTest.runs/impl_1/BicubicDDRTest_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 5469.816 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file BicubicDDRTest_wrapper_methodology_drc_routed.rpt -pb BicubicDDRTest_wrapper_methodology_drc_routed.pb -rpx BicubicDDRTest_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file BicubicDDRTest_wrapper_methodology_drc_routed.rpt -pb BicubicDDRTest_wrapper_methodology_drc_routed.pb -rpx BicubicDDRTest_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file D:/Capstone/BicubicDDRTest/BicubicDDRTest.runs/impl_1/BicubicDDRTest_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:32 ; elapsed = 00:00:18 . Memory (MB): peak = 5469.816 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file BicubicDDRTest_wrapper_power_routed.rpt -pb BicubicDDRTest_wrapper_power_summary_routed.pb -rpx BicubicDDRTest_wrapper_power_routed.rpx
Command: report_power -file BicubicDDRTest_wrapper_power_routed.rpt -pb BicubicDDRTest_wrapper_power_summary_routed.pb -rpx BicubicDDRTest_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
183 Infos, 7 Warnings, 2 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:37 ; elapsed = 00:00:20 . Memory (MB): peak = 5474.348 ; gain = 4.531
INFO: [runtcl-4] Executing : report_route_status -file BicubicDDRTest_wrapper_route_status.rpt -pb BicubicDDRTest_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file BicubicDDRTest_wrapper_timing_summary_routed.rpt -pb BicubicDDRTest_wrapper_timing_summary_routed.pb -rpx BicubicDDRTest_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file BicubicDDRTest_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file BicubicDDRTest_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file BicubicDDRTest_wrapper_bus_skew_routed.rpt -pb BicubicDDRTest_wrapper_bus_skew_routed.pb -rpx BicubicDDRTest_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Memdata 28-167] Found XPM memory block BicubicDDRTest_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the BicubicDDRTest_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block BicubicDDRTest_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the BicubicDDRTest_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block BicubicDDRTest_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the BicubicDDRTest_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block BicubicDDRTest_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the BicubicDDRTest_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block BicubicDDRTest_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the BicubicDDRTest_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block BicubicDDRTest_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the BicubicDDRTest_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block BicubicDDRTest_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the BicubicDDRTest_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block BicubicDDRTest_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the BicubicDDRTest_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block BicubicDDRTest_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the BicubicDDRTest_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block BicubicDDRTest_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the BicubicDDRTest_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block BicubicDDRTest_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the BicubicDDRTest_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block BicubicDDRTest_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the BicubicDDRTest_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block BicubicDDRTest_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the BicubicDDRTest_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block BicubicDDRTest_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the BicubicDDRTest_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block BicubicDDRTest_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the BicubicDDRTest_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <BicubicDDRTest_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <BicubicDDRTest_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <BicubicDDRTest_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <BicubicDDRTest_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force BicubicDDRTest_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2023.04' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O5=(A3*A2)+(A3*(~A2)*(~A5))+((~A3))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A3*A2)+(A3*(~A2)*(~A5))+((~A3))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A3))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (BicubicDDRTest_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (BicubicDDRTest_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC RTSTAT-10] No routable loads: 25 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TMS, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i... and (the first 15 of 23 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 6 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./BicubicDDRTest_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:07 ; elapsed = 00:00:48 . Memory (MB): peak = 6068.402 ; gain = 537.441
INFO: [Common 17-206] Exiting Vivado at Fri Jul  4 19:01:48 2025...
