define({"0":{y:0,u:"../Content/hardware_reference_montana/hwref_LandingPage.htm",l:-1,t:"Montana Hardware Reference",i:0.0454545455204074,a:"This group of topics provides a reference to the system hardware for application developers working with Montana, by describing the Bluetooth® and generic RF support. The data processing and control component information provided by this manual complements the Arm® Cortex™-M33 core description in  ..."},"1":{y:0,u:"../Content/hardware_reference_montana/hwref_Bluetooth_LP.htm",l:-1,t:"Bluetooth Low Energy Baseband Controller",i:0.0454545455204074,a:"Montana has dedicated hardware designed to handled Bluetooth Low Energy activities and events. From one side, the HW communicates with the RFFE through internal an SPI interface for RX or TX programming and radio FSM control purposes, along with internal signals connected between Bluetooth Low ..."},"2":{y:0,u:"../Content/hardware_reference_montana/hwref_Bluetooth_Overview.htm",l:-1,t:"Overview",i:0.0790514104569564,a:"In general, Montana handles the Bluetooth Low Energy protocol through a Bluetooth Low Energy stack, which is in charge of the upper protocol layers and Bluetooth Low Energy hardware (HW).  User applications are not responsible for Bluetooth Low Energy hardware. Therefore, this topic presents a ..."},"3":{y:0,u:"../Content/hardware_reference_montana/hwref_Bluetooth_SystemResources.htm",l:-1,t:"System Resources",i:0.303030302986395,a:"Exchange Memory Memories BB_DRAM0 and BB_DRAM1 are allocated for use by the BB controller with the S-Bus, which allows it to share data with the Arm Cortex-M33 processor; this memory area is called the exchange memory. This section gives an overview of how it works with the Montana Bluetooth Low ..."},"4":{y:0,u:"../Content/hardware_reference_montana/hwref_Bluetooth_BasebandCtrlIntf.htm",l:-1,t:"Baseband Controller Interface",i:0.527009195515834,a:"Baseband Controller Clock The BB controller master clock is a scaled-down version of the system clock, configured through the CLK_DIV_CFG0_BBCLK_PRESCALE field of the CLK_DIV_CFG0 register, and must fulfill these requirements: The ratio between the system clock and the BB controller master clock ..."},});