11:58:12 **** Incremental Build of configuration Debug for project AXI_GPIO_Adder_app_system ****
make all 
Generating bif file for the system project
Executing command '::scw::generate_bif -xpfm /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/export/AXI_GPIO_Adder_Platform/AXI_GPIO_Adder_Platform.xpfm -domains standalone_domain -bifpath /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_app_system/Debug/system.bif' on XSCT
sdcard_gen --xpfm /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/export/AXI_GPIO_Adder_Platform/AXI_GPIO_Adder_Platform.xpfm --sys_config AXI_GPIO_Adder_Platform --bif /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_app_system/Debug/system.bif --bitstream /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_app/_ide/bitstream/adder_bd_wrapper.bit --elf /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_app/Debug/AXI_GPIO_Adder_app.elf,psu_cortexa53_0
creating BOOT.BIN using /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_app/_ide/bitstream/adder_bd_wrapper.bit
Running /home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/bin/bootgen -arch zynqmp -image /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_app_system/Debug/sd_card_temp/boot.bif -w -o i BOOT.BIN

11:58:22 Build Finished (took 9s.123ms)

