
USB_BULK_TEST.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002f08  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         000000aa  00802000  00002f08  00002f9c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000f06  008020aa  008020aa  00003046  2**2
                  ALLOC
  3 .comment      00000030  00000000  00000000  00003046  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00003078  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000510  00000000  00000000  000030b8  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000c56d  00000000  00000000  000035c8  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001f50  00000000  00000000  0000fb35  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00009849  00000000  00000000  00011a85  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000b88  00000000  00000000  0001b2d0  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00030286  00000000  00000000  0001be58  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00002553  00000000  00000000  0004c0de  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000430  00000000  00000000  0004e638  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0000be50  00000000  00000000  0004ea68  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	1c c1       	rjmp	.+568    	; 0x23a <__ctors_end>
       2:	00 00       	nop
       4:	36 c1       	rjmp	.+620    	; 0x272 <__bad_interrupt>
       6:	00 00       	nop
       8:	34 c1       	rjmp	.+616    	; 0x272 <__bad_interrupt>
       a:	00 00       	nop
       c:	32 c1       	rjmp	.+612    	; 0x272 <__bad_interrupt>
       e:	00 00       	nop
      10:	30 c1       	rjmp	.+608    	; 0x272 <__bad_interrupt>
      12:	00 00       	nop
      14:	2e c1       	rjmp	.+604    	; 0x272 <__bad_interrupt>
      16:	00 00       	nop
      18:	0c 94 51 09 	jmp	0x12a2	; 0x12a2 <__vector_6>
      1c:	0c 94 7b 09 	jmp	0x12f6	; 0x12f6 <__vector_7>
      20:	28 c1       	rjmp	.+592    	; 0x272 <__bad_interrupt>
      22:	00 00       	nop
      24:	26 c1       	rjmp	.+588    	; 0x272 <__bad_interrupt>
      26:	00 00       	nop
      28:	24 c1       	rjmp	.+584    	; 0x272 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	22 c1       	rjmp	.+580    	; 0x272 <__bad_interrupt>
      2e:	00 00       	nop
      30:	20 c1       	rjmp	.+576    	; 0x272 <__bad_interrupt>
      32:	00 00       	nop
      34:	1e c1       	rjmp	.+572    	; 0x272 <__bad_interrupt>
      36:	00 00       	nop
      38:	1c c1       	rjmp	.+568    	; 0x272 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	1a c1       	rjmp	.+564    	; 0x272 <__bad_interrupt>
      3e:	00 00       	nop
      40:	18 c1       	rjmp	.+560    	; 0x272 <__bad_interrupt>
      42:	00 00       	nop
      44:	16 c1       	rjmp	.+556    	; 0x272 <__bad_interrupt>
      46:	00 00       	nop
      48:	14 c1       	rjmp	.+552    	; 0x272 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	12 c1       	rjmp	.+548    	; 0x272 <__bad_interrupt>
      4e:	00 00       	nop
      50:	10 c1       	rjmp	.+544    	; 0x272 <__bad_interrupt>
      52:	00 00       	nop
      54:	0e c1       	rjmp	.+540    	; 0x272 <__bad_interrupt>
      56:	00 00       	nop
      58:	0c c1       	rjmp	.+536    	; 0x272 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	0a c1       	rjmp	.+532    	; 0x272 <__bad_interrupt>
      5e:	00 00       	nop
      60:	0c 94 89 0a 	jmp	0x1512	; 0x1512 <__vector_24>
      64:	0c 94 94 0a 	jmp	0x1528	; 0x1528 <__vector_25>
      68:	04 c1       	rjmp	.+520    	; 0x272 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	02 c1       	rjmp	.+516    	; 0x272 <__bad_interrupt>
      6e:	00 00       	nop
      70:	00 c1       	rjmp	.+512    	; 0x272 <__bad_interrupt>
      72:	00 00       	nop
      74:	fe c0       	rjmp	.+508    	; 0x272 <__bad_interrupt>
      76:	00 00       	nop
      78:	fc c0       	rjmp	.+504    	; 0x272 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	fa c0       	rjmp	.+500    	; 0x272 <__bad_interrupt>
      7e:	00 00       	nop
      80:	f8 c0       	rjmp	.+496    	; 0x272 <__bad_interrupt>
      82:	00 00       	nop
      84:	f6 c0       	rjmp	.+492    	; 0x272 <__bad_interrupt>
      86:	00 00       	nop
      88:	f4 c0       	rjmp	.+488    	; 0x272 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	f2 c0       	rjmp	.+484    	; 0x272 <__bad_interrupt>
      8e:	00 00       	nop
      90:	f0 c0       	rjmp	.+480    	; 0x272 <__bad_interrupt>
      92:	00 00       	nop
      94:	ee c0       	rjmp	.+476    	; 0x272 <__bad_interrupt>
      96:	00 00       	nop
      98:	ec c0       	rjmp	.+472    	; 0x272 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	ea c0       	rjmp	.+468    	; 0x272 <__bad_interrupt>
      9e:	00 00       	nop
      a0:	e8 c0       	rjmp	.+464    	; 0x272 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	e6 c0       	rjmp	.+460    	; 0x272 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	e4 c0       	rjmp	.+456    	; 0x272 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	e2 c0       	rjmp	.+452    	; 0x272 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	e0 c0       	rjmp	.+448    	; 0x272 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	de c0       	rjmp	.+444    	; 0x272 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	dc c0       	rjmp	.+440    	; 0x272 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	da c0       	rjmp	.+436    	; 0x272 <__bad_interrupt>
      be:	00 00       	nop
      c0:	d8 c0       	rjmp	.+432    	; 0x272 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	d6 c0       	rjmp	.+428    	; 0x272 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	d4 c0       	rjmp	.+424    	; 0x272 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	d2 c0       	rjmp	.+420    	; 0x272 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	d0 c0       	rjmp	.+416    	; 0x272 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	ce c0       	rjmp	.+412    	; 0x272 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	cc c0       	rjmp	.+408    	; 0x272 <__bad_interrupt>
      da:	00 00       	nop
      dc:	ca c0       	rjmp	.+404    	; 0x272 <__bad_interrupt>
      de:	00 00       	nop
      e0:	c8 c0       	rjmp	.+400    	; 0x272 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	c6 c0       	rjmp	.+396    	; 0x272 <__bad_interrupt>
      e6:	00 00       	nop
      e8:	c4 c0       	rjmp	.+392    	; 0x272 <__bad_interrupt>
      ea:	00 00       	nop
      ec:	c2 c0       	rjmp	.+388    	; 0x272 <__bad_interrupt>
      ee:	00 00       	nop
      f0:	c0 c0       	rjmp	.+384    	; 0x272 <__bad_interrupt>
      f2:	00 00       	nop
      f4:	be c0       	rjmp	.+380    	; 0x272 <__bad_interrupt>
      f6:	00 00       	nop
      f8:	bc c0       	rjmp	.+376    	; 0x272 <__bad_interrupt>
      fa:	00 00       	nop
      fc:	ba c0       	rjmp	.+372    	; 0x272 <__bad_interrupt>
      fe:	00 00       	nop
     100:	b8 c0       	rjmp	.+368    	; 0x272 <__bad_interrupt>
     102:	00 00       	nop
     104:	b6 c0       	rjmp	.+364    	; 0x272 <__bad_interrupt>
     106:	00 00       	nop
     108:	b4 c0       	rjmp	.+360    	; 0x272 <__bad_interrupt>
     10a:	00 00       	nop
     10c:	b2 c0       	rjmp	.+356    	; 0x272 <__bad_interrupt>
     10e:	00 00       	nop
     110:	b0 c0       	rjmp	.+352    	; 0x272 <__bad_interrupt>
     112:	00 00       	nop
     114:	ae c0       	rjmp	.+348    	; 0x272 <__bad_interrupt>
     116:	00 00       	nop
     118:	ac c0       	rjmp	.+344    	; 0x272 <__bad_interrupt>
     11a:	00 00       	nop
     11c:	e0 c4       	rjmp	.+2496   	; 0xade <__vector_71>
     11e:	00 00       	nop
     120:	a8 c0       	rjmp	.+336    	; 0x272 <__bad_interrupt>
     122:	00 00       	nop
     124:	a6 c0       	rjmp	.+332    	; 0x272 <__bad_interrupt>
     126:	00 00       	nop
     128:	a4 c0       	rjmp	.+328    	; 0x272 <__bad_interrupt>
     12a:	00 00       	nop
     12c:	a2 c0       	rjmp	.+324    	; 0x272 <__bad_interrupt>
     12e:	00 00       	nop
     130:	a0 c0       	rjmp	.+320    	; 0x272 <__bad_interrupt>
     132:	00 00       	nop
     134:	9e c0       	rjmp	.+316    	; 0x272 <__bad_interrupt>
     136:	00 00       	nop
     138:	9c c0       	rjmp	.+312    	; 0x272 <__bad_interrupt>
     13a:	00 00       	nop
     13c:	9a c0       	rjmp	.+308    	; 0x272 <__bad_interrupt>
     13e:	00 00       	nop
     140:	98 c0       	rjmp	.+304    	; 0x272 <__bad_interrupt>
     142:	00 00       	nop
     144:	96 c0       	rjmp	.+300    	; 0x272 <__bad_interrupt>
     146:	00 00       	nop
     148:	94 c0       	rjmp	.+296    	; 0x272 <__bad_interrupt>
     14a:	00 00       	nop
     14c:	0c 94 e7 09 	jmp	0x13ce	; 0x13ce <__vector_83>
     150:	90 c0       	rjmp	.+288    	; 0x272 <__bad_interrupt>
     152:	00 00       	nop
     154:	8e c0       	rjmp	.+284    	; 0x272 <__bad_interrupt>
     156:	00 00       	nop
     158:	8c c0       	rjmp	.+280    	; 0x272 <__bad_interrupt>
     15a:	00 00       	nop
     15c:	8a c0       	rjmp	.+276    	; 0x272 <__bad_interrupt>
     15e:	00 00       	nop
     160:	88 c0       	rjmp	.+272    	; 0x272 <__bad_interrupt>
     162:	00 00       	nop
     164:	86 c0       	rjmp	.+268    	; 0x272 <__bad_interrupt>
     166:	00 00       	nop
     168:	84 c0       	rjmp	.+264    	; 0x272 <__bad_interrupt>
     16a:	00 00       	nop
     16c:	82 c0       	rjmp	.+260    	; 0x272 <__bad_interrupt>
     16e:	00 00       	nop
     170:	80 c0       	rjmp	.+256    	; 0x272 <__bad_interrupt>
     172:	00 00       	nop
     174:	7e c0       	rjmp	.+252    	; 0x272 <__bad_interrupt>
     176:	00 00       	nop
     178:	7c c0       	rjmp	.+248    	; 0x272 <__bad_interrupt>
     17a:	00 00       	nop
     17c:	7a c0       	rjmp	.+244    	; 0x272 <__bad_interrupt>
     17e:	00 00       	nop
     180:	78 c0       	rjmp	.+240    	; 0x272 <__bad_interrupt>
     182:	00 00       	nop
     184:	76 c0       	rjmp	.+236    	; 0x272 <__bad_interrupt>
     186:	00 00       	nop
     188:	74 c0       	rjmp	.+232    	; 0x272 <__bad_interrupt>
     18a:	00 00       	nop
     18c:	72 c0       	rjmp	.+228    	; 0x272 <__bad_interrupt>
     18e:	00 00       	nop
     190:	70 c0       	rjmp	.+224    	; 0x272 <__bad_interrupt>
     192:	00 00       	nop
     194:	6e c0       	rjmp	.+220    	; 0x272 <__bad_interrupt>
     196:	00 00       	nop
     198:	6c c0       	rjmp	.+216    	; 0x272 <__bad_interrupt>
     19a:	00 00       	nop
     19c:	6a c0       	rjmp	.+212    	; 0x272 <__bad_interrupt>
     19e:	00 00       	nop
     1a0:	68 c0       	rjmp	.+208    	; 0x272 <__bad_interrupt>
     1a2:	00 00       	nop
     1a4:	66 c0       	rjmp	.+204    	; 0x272 <__bad_interrupt>
     1a6:	00 00       	nop
     1a8:	64 c0       	rjmp	.+200    	; 0x272 <__bad_interrupt>
     1aa:	00 00       	nop
     1ac:	62 c0       	rjmp	.+196    	; 0x272 <__bad_interrupt>
     1ae:	00 00       	nop
     1b0:	60 c0       	rjmp	.+192    	; 0x272 <__bad_interrupt>
     1b2:	00 00       	nop
     1b4:	5e c0       	rjmp	.+188    	; 0x272 <__bad_interrupt>
     1b6:	00 00       	nop
     1b8:	5c c0       	rjmp	.+184    	; 0x272 <__bad_interrupt>
     1ba:	00 00       	nop
     1bc:	5a c0       	rjmp	.+180    	; 0x272 <__bad_interrupt>
     1be:	00 00       	nop
     1c0:	58 c0       	rjmp	.+176    	; 0x272 <__bad_interrupt>
     1c2:	00 00       	nop
     1c4:	56 c0       	rjmp	.+172    	; 0x272 <__bad_interrupt>
     1c6:	00 00       	nop
     1c8:	54 c0       	rjmp	.+168    	; 0x272 <__bad_interrupt>
     1ca:	00 00       	nop
     1cc:	52 c0       	rjmp	.+164    	; 0x272 <__bad_interrupt>
     1ce:	00 00       	nop
     1d0:	50 c0       	rjmp	.+160    	; 0x272 <__bad_interrupt>
     1d2:	00 00       	nop
     1d4:	4e c0       	rjmp	.+156    	; 0x272 <__bad_interrupt>
     1d6:	00 00       	nop
     1d8:	4c c0       	rjmp	.+152    	; 0x272 <__bad_interrupt>
     1da:	00 00       	nop
     1dc:	4a c0       	rjmp	.+148    	; 0x272 <__bad_interrupt>
     1de:	00 00       	nop
     1e0:	48 c0       	rjmp	.+144    	; 0x272 <__bad_interrupt>
     1e2:	00 00       	nop
     1e4:	46 c0       	rjmp	.+140    	; 0x272 <__bad_interrupt>
     1e6:	00 00       	nop
     1e8:	44 c0       	rjmp	.+136    	; 0x272 <__bad_interrupt>
     1ea:	00 00       	nop
     1ec:	42 c0       	rjmp	.+132    	; 0x272 <__bad_interrupt>
     1ee:	00 00       	nop
     1f0:	40 c0       	rjmp	.+128    	; 0x272 <__bad_interrupt>
     1f2:	00 00       	nop
     1f4:	0c 94 9d 15 	jmp	0x2b3a	; 0x2b3a <__vector_125>
     1f8:	0c 94 5a 16 	jmp	0x2cb4	; 0x2cb4 <__vector_126>
     1fc:	03 04       	cpc	r0, r3
     1fe:	05 04       	cpc	r0, r5
     200:	07 04       	cpc	r0, r7
     202:	09 04       	cpc	r0, r9
     204:	0b 04       	cpc	r0, r11
     206:	0d 04       	cpc	r0, r13
     208:	0f 04       	cpc	r0, r15
     20a:	11 04       	cpc	r1, r1
     20c:	92 0c       	add	r9, r2
     20e:	b7 0c       	add	r11, r7
     210:	da 0c       	add	r13, r10
     212:	fd 0c       	add	r15, r13
     214:	06 0d       	add	r16, r6
     216:	0b 0d       	add	r16, r11
     218:	61 0d       	add	r22, r1
     21a:	66 0d       	add	r22, r6
     21c:	17 0d       	add	r17, r7
     21e:	21 0d       	add	r18, r1
     220:	2b 0d       	add	r18, r11
     222:	39 0d       	add	r19, r9
     224:	3c 0d       	add	r19, r12
     226:	3f 0d       	add	r19, r15
     228:	4a 0d       	add	r20, r10
     22a:	55 0d       	add	r21, r5
     22c:	d1 10       	cpse	r13, r1
     22e:	d4 10       	cpse	r13, r4
     230:	d7 10       	cpse	r13, r7
     232:	da 10       	cpse	r13, r10
     234:	dd 10       	cpse	r13, r13
     236:	e0 10       	cpse	r14, r0
     238:	e3 10       	cpse	r14, r3

0000023a <__ctors_end>:
     23a:	11 24       	eor	r1, r1
     23c:	1f be       	out	0x3f, r1	; 63
     23e:	cf ef       	ldi	r28, 0xFF	; 255
     240:	cd bf       	out	0x3d, r28	; 61
     242:	df e2       	ldi	r29, 0x2F	; 47
     244:	de bf       	out	0x3e, r29	; 62

00000246 <__do_copy_data>:
     246:	10 e2       	ldi	r17, 0x20	; 32
     248:	a0 e0       	ldi	r26, 0x00	; 0
     24a:	b0 e2       	ldi	r27, 0x20	; 32
     24c:	e8 e0       	ldi	r30, 0x08	; 8
     24e:	ff e2       	ldi	r31, 0x2F	; 47
     250:	02 c0       	rjmp	.+4      	; 0x256 <__do_copy_data+0x10>
     252:	05 90       	lpm	r0, Z+
     254:	0d 92       	st	X+, r0
     256:	aa 3a       	cpi	r26, 0xAA	; 170
     258:	b1 07       	cpc	r27, r17
     25a:	d9 f7       	brne	.-10     	; 0x252 <__do_copy_data+0xc>

0000025c <__do_clear_bss>:
     25c:	2f e2       	ldi	r18, 0x2F	; 47
     25e:	aa ea       	ldi	r26, 0xAA	; 170
     260:	b0 e2       	ldi	r27, 0x20	; 32
     262:	01 c0       	rjmp	.+2      	; 0x266 <.do_clear_bss_start>

00000264 <.do_clear_bss_loop>:
     264:	1d 92       	st	X+, r1

00000266 <.do_clear_bss_start>:
     266:	a0 3b       	cpi	r26, 0xB0	; 176
     268:	b2 07       	cpc	r27, r18
     26a:	e1 f7       	brne	.-8      	; 0x264 <.do_clear_bss_loop>
     26c:	91 d2       	rcall	.+1314   	; 0x790 <main>
     26e:	0c 94 82 17 	jmp	0x2f04	; 0x2f04 <_exit>

00000272 <__bad_interrupt>:
     272:	c6 ce       	rjmp	.-628    	; 0x0 <__vectors>

00000274 <tiny_calibration_init>:
	}

int tiny_distance_from_centre(unsigned int point){
	int midVal = point-12000;
	return midVal < 0 ? -midVal : midVal;
}
     274:	cf 93       	push	r28
     276:	df 93       	push	r29
     278:	c0 e5       	ldi	r28, 0x50	; 80
     27a:	d0 e0       	ldi	r29, 0x00	; 0
     27c:	84 e0       	ldi	r24, 0x04	; 4
     27e:	8e 83       	std	Y+6, r24	; 0x06
     280:	8c e1       	ldi	r24, 0x1C	; 28
     282:	e7 d3       	rcall	.+1998   	; 0xa52 <ReadCalibrationByte>
     284:	e0 e6       	ldi	r30, 0x60	; 96
     286:	f0 e0       	ldi	r31, 0x00	; 0
     288:	83 83       	std	Z+3, r24	; 0x03
     28a:	8b eb       	ldi	r24, 0xBB	; 187
     28c:	86 83       	std	Z+6, r24	; 0x06
     28e:	80 e8       	ldi	r24, 0x80	; 128
     290:	85 83       	std	Z+5, r24	; 0x05
     292:	81 e0       	ldi	r24, 0x01	; 1
     294:	80 83       	st	Z, r24
     296:	88 ed       	ldi	r24, 0xD8	; 216
     298:	84 bf       	out	0x34, r24	; 52
     29a:	10 92 41 00 	sts	0x0041, r1	; 0x800041 <__TEXT_REGION_LENGTH__+0x700041>
     29e:	83 e0       	ldi	r24, 0x03	; 3
     2a0:	88 83       	st	Y, r24
     2a2:	e0 e5       	ldi	r30, 0x50	; 80
     2a4:	f0 e0       	ldi	r31, 0x00	; 0
     2a6:	81 81       	ldd	r24, Z+1	; 0x01
     2a8:	83 30       	cpi	r24, 0x03	; 3
     2aa:	e9 f7       	brne	.-6      	; 0x2a6 <tiny_calibration_init+0x32>
     2ac:	e0 e5       	ldi	r30, 0x50	; 80
     2ae:	f0 e0       	ldi	r31, 0x00	; 0
     2b0:	80 81       	ld	r24, Z
     2b2:	81 60       	ori	r24, 0x01	; 1
     2b4:	80 83       	st	Z, r24
     2b6:	88 e1       	ldi	r24, 0x18	; 24
     2b8:	85 83       	std	Z+5, r24	; 0x05
     2ba:	81 81       	ldd	r24, Z+1	; 0x01
     2bc:	80 ff       	sbrs	r24, 0
     2be:	fd cf       	rjmp	.-6      	; 0x2ba <tiny_calibration_init+0x46>
     2c0:	e0 e5       	ldi	r30, 0x50	; 80
     2c2:	f0 e0       	ldi	r31, 0x00	; 0
     2c4:	80 81       	ld	r24, Z
     2c6:	80 61       	ori	r24, 0x10	; 16
     2c8:	80 83       	st	Z, r24
     2ca:	81 81       	ldd	r24, Z+1	; 0x01
     2cc:	84 ff       	sbrs	r24, 4
     2ce:	fd cf       	rjmp	.-6      	; 0x2ca <tiny_calibration_init+0x56>
     2d0:	88 ed       	ldi	r24, 0xD8	; 216
     2d2:	84 bf       	out	0x34, r24	; 52
     2d4:	84 e0       	ldi	r24, 0x04	; 4
     2d6:	80 93 40 00 	sts	0x0040, r24	; 0x800040 <__TEXT_REGION_LENGTH__+0x700040>
     2da:	df 91       	pop	r29
     2dc:	cf 91       	pop	r28
     2de:	08 95       	ret

000002e0 <tiny_calibration_first_sof>:
     2e0:	e0 e7       	ldi	r30, 0x70	; 112
     2e2:	f0 e0       	ldi	r31, 0x00	; 0
     2e4:	85 81       	ldd	r24, Z+5	; 0x05
     2e6:	8e 7f       	andi	r24, 0xFE	; 254
     2e8:	85 83       	std	Z+5, r24	; 0x05
     2ea:	e0 e0       	ldi	r30, 0x00	; 0
     2ec:	fa e0       	ldi	r31, 0x0A	; 10
     2ee:	8f eb       	ldi	r24, 0xBF	; 191
     2f0:	9d e5       	ldi	r25, 0x5D	; 93
     2f2:	86 a3       	std	Z+38, r24	; 0x26
     2f4:	97 a3       	std	Z+39, r25	; 0x27
     2f6:	80 ee       	ldi	r24, 0xE0	; 224
     2f8:	9e e2       	ldi	r25, 0x2E	; 46
     2fa:	80 a3       	std	Z+32, r24	; 0x20
     2fc:	91 a3       	std	Z+33, r25	; 0x21
     2fe:	82 e0       	ldi	r24, 0x02	; 2
     300:	80 83       	st	Z, r24
     302:	08 95       	ret

00000304 <tiny_calibration_maintain>:
     304:	80 91 20 0a 	lds	r24, 0x0A20	; 0x800a20 <__TEXT_REGION_LENGTH__+0x700a20>
     308:	90 91 21 0a 	lds	r25, 0x0A21	; 0x800a21 <__TEXT_REGION_LENGTH__+0x700a21>
     30c:	81 3e       	cpi	r24, 0xE1	; 225
     30e:	2e e2       	ldi	r18, 0x2E	; 46
     310:	92 07       	cpc	r25, r18
     312:	20 f0       	brcs	.+8      	; 0x31c <tiny_calibration_maintain+0x18>
     314:	20 91 92 23 	lds	r18, 0x2392	; 0x802392 <cali_value_negative_gradient>
     318:	20 93 6a 00 	sts	0x006A, r18	; 0x80006a <__TEXT_REGION_LENGTH__+0x70006a>
     31c:	80 3e       	cpi	r24, 0xE0	; 224
     31e:	2e e2       	ldi	r18, 0x2E	; 46
     320:	92 07       	cpc	r25, r18
     322:	20 f4       	brcc	.+8      	; 0x32c <tiny_calibration_maintain+0x28>
     324:	20 91 8f 23 	lds	r18, 0x238F	; 0x80238f <cali_value_positive_gradient>
     328:	20 93 6a 00 	sts	0x006A, r18	; 0x80006a <__TEXT_REGION_LENGTH__+0x70006a>
     32c:	20 91 05 20 	lds	r18, 0x2005	; 0x802005 <warmup>
     330:	22 23       	and	r18, r18
     332:	31 f0       	breq	.+12     	; 0x340 <tiny_calibration_maintain+0x3c>
     334:	80 91 05 20 	lds	r24, 0x2005	; 0x802005 <warmup>
     338:	81 50       	subi	r24, 0x01	; 1
     33a:	80 93 05 20 	sts	0x2005, r24	; 0x802005 <warmup>
     33e:	35 c0       	rjmp	.+106    	; 0x3aa <tiny_calibration_maintain+0xa6>
     340:	88 5f       	subi	r24, 0xF8	; 248
     342:	9a 42       	sbci	r25, 0x2A	; 42
     344:	81 3d       	cpi	r24, 0xD1	; 209
     346:	97 40       	sbci	r25, 0x07	; 7
     348:	80 f1       	brcs	.+96     	; 0x3aa <tiny_calibration_maintain+0xa6>
     34a:	10 92 aa 20 	sts	0x20AA, r1	; 0x8020aa <__data_end>
     34e:	80 91 ab 20 	lds	r24, 0x20AB	; 0x8020ab <outOfRange>
     352:	90 91 ac 20 	lds	r25, 0x20AC	; 0x8020ac <outOfRange+0x1>
     356:	a0 91 ad 20 	lds	r26, 0x20AD	; 0x8020ad <outOfRange+0x2>
     35a:	b0 91 ae 20 	lds	r27, 0x20AE	; 0x8020ae <outOfRange+0x3>
     35e:	01 96       	adiw	r24, 0x01	; 1
     360:	a1 1d       	adc	r26, r1
     362:	b1 1d       	adc	r27, r1
     364:	80 93 ab 20 	sts	0x20AB, r24	; 0x8020ab <outOfRange>
     368:	90 93 ac 20 	sts	0x20AC, r25	; 0x8020ac <outOfRange+0x1>
     36c:	a0 93 ad 20 	sts	0x20AD, r26	; 0x8020ad <outOfRange+0x2>
     370:	b0 93 ae 20 	sts	0x20AE, r27	; 0x8020ae <outOfRange+0x3>
     374:	80 91 ab 20 	lds	r24, 0x20AB	; 0x8020ab <outOfRange>
     378:	90 91 ac 20 	lds	r25, 0x20AC	; 0x8020ac <outOfRange+0x1>
     37c:	a0 91 ad 20 	lds	r26, 0x20AD	; 0x8020ad <outOfRange+0x2>
     380:	b0 91 ae 20 	lds	r27, 0x20AE	; 0x8020ae <outOfRange+0x3>
     384:	89 2f       	mov	r24, r25
     386:	9a 2f       	mov	r25, r26
     388:	ab 2f       	mov	r26, r27
     38a:	bb 27       	eor	r27, r27
     38c:	ee e9       	ldi	r30, 0x9E	; 158
     38e:	f3 e2       	ldi	r31, 0x23	; 35
     390:	84 8b       	std	Z+20, r24	; 0x14
     392:	80 91 ab 20 	lds	r24, 0x20AB	; 0x8020ab <outOfRange>
     396:	90 91 ac 20 	lds	r25, 0x20AC	; 0x8020ac <outOfRange+0x1>
     39a:	a0 91 ad 20 	lds	r26, 0x20AD	; 0x8020ad <outOfRange+0x2>
     39e:	b0 91 ae 20 	lds	r27, 0x20AE	; 0x8020ae <outOfRange+0x3>
     3a2:	83 8b       	std	Z+19, r24	; 0x13
     3a4:	86 e0       	ldi	r24, 0x06	; 6
     3a6:	80 93 05 20 	sts	0x2005, r24	; 0x802005 <warmup>
     3aa:	80 91 07 20 	lds	r24, 0x2007	; 0x802007 <median_TRFCNT>
     3ae:	90 91 08 20 	lds	r25, 0x2008	; 0x802008 <median_TRFCNT+0x1>
     3b2:	01 96       	adiw	r24, 0x01	; 1
     3b4:	b1 f4       	brne	.+44     	; 0x3e2 <tiny_calibration_maintain+0xde>
     3b6:	80 91 09 20 	lds	r24, 0x2009	; 0x802009 <global_mode>
     3ba:	8f 3f       	cpi	r24, 0xFF	; 255
     3bc:	91 f0       	breq	.+36     	; 0x3e2 <tiny_calibration_maintain+0xde>
     3be:	80 91 06 20 	lds	r24, 0x2006	; 0x802006 <median_TRFCNT_delay>
     3c2:	81 11       	cpse	r24, r1
     3c4:	06 c0       	rjmp	.+12     	; 0x3d2 <tiny_calibration_maintain+0xce>
     3c6:	80 91 06 20 	lds	r24, 0x2006	; 0x802006 <median_TRFCNT_delay>
     3ca:	81 50       	subi	r24, 0x01	; 1
     3cc:	80 93 06 20 	sts	0x2006, r24	; 0x802006 <median_TRFCNT_delay>
     3d0:	08 95       	ret
     3d2:	80 91 14 01 	lds	r24, 0x0114	; 0x800114 <__TEXT_REGION_LENGTH__+0x700114>
     3d6:	90 91 15 01 	lds	r25, 0x0115	; 0x800115 <__TEXT_REGION_LENGTH__+0x700115>
     3da:	80 93 07 20 	sts	0x2007, r24	; 0x802007 <median_TRFCNT>
     3de:	90 93 08 20 	sts	0x2008, r25	; 0x802008 <median_TRFCNT+0x1>
     3e2:	08 95       	ret

000003e4 <tiny_calibration_safe_add>:
     3e4:	00 97       	sbiw	r24, 0x00	; 0
     3e6:	09 f4       	brne	.+2      	; 0x3ea <tiny_calibration_safe_add+0x6>
     3e8:	66 c0       	rjmp	.+204    	; 0x4b6 <__FUSE_REGION_LENGTH__+0xb6>
     3ea:	0c f0       	brlt	.+2      	; 0x3ee <tiny_calibration_safe_add+0xa>
     3ec:	9c 01       	movw	r18, r24
     3ee:	99 23       	and	r25, r25
     3f0:	34 f4       	brge	.+12     	; 0x3fe <tiny_calibration_safe_add+0x1a>
     3f2:	22 27       	eor	r18, r18
     3f4:	33 27       	eor	r19, r19
     3f6:	28 1b       	sub	r18, r24
     3f8:	39 0b       	sbc	r19, r25
     3fa:	51 e0       	ldi	r21, 0x01	; 1
     3fc:	01 c0       	rjmp	.+2      	; 0x400 <__FUSE_REGION_LENGTH__>
     3fe:	50 e0       	ldi	r21, 0x00	; 0
     400:	e8 e6       	ldi	r30, 0x68	; 104
     402:	f0 e0       	ldi	r31, 0x00	; 0
     404:	83 81       	ldd	r24, Z+3	; 0x03
     406:	90 e0       	ldi	r25, 0x00	; 0
     408:	80 93 90 23 	sts	0x2390, r24	; 0x802390 <calTemp>
     40c:	90 93 91 23 	sts	0x2391, r25	; 0x802391 <calTemp+0x1>
     410:	80 91 90 23 	lds	r24, 0x2390	; 0x802390 <calTemp>
     414:	90 91 91 23 	lds	r25, 0x2391	; 0x802391 <calTemp+0x1>
     418:	96 95       	lsr	r25
     41a:	98 2f       	mov	r25, r24
     41c:	88 27       	eor	r24, r24
     41e:	97 95       	ror	r25
     420:	87 95       	ror	r24
     422:	80 93 90 23 	sts	0x2390, r24	; 0x802390 <calTemp>
     426:	90 93 91 23 	sts	0x2391, r25	; 0x802391 <calTemp+0x1>
     42a:	42 81       	ldd	r20, Z+2	; 0x02
     42c:	80 91 90 23 	lds	r24, 0x2390	; 0x802390 <calTemp>
     430:	90 91 91 23 	lds	r25, 0x2391	; 0x802391 <calTemp+0x1>
     434:	84 0f       	add	r24, r20
     436:	91 1d       	adc	r25, r1
     438:	80 93 90 23 	sts	0x2390, r24	; 0x802390 <calTemp>
     43c:	90 93 91 23 	sts	0x2391, r25	; 0x802391 <calTemp+0x1>
     440:	00 00       	nop
     442:	80 91 90 23 	lds	r24, 0x2390	; 0x802390 <calTemp>
     446:	90 91 91 23 	lds	r25, 0x2391	; 0x802391 <calTemp+0x1>
     44a:	82 17       	cp	r24, r18
     44c:	93 07       	cpc	r25, r19
     44e:	28 f4       	brcc	.+10     	; 0x45a <__FUSE_REGION_LENGTH__+0x5a>
     450:	10 92 90 23 	sts	0x2390, r1	; 0x802390 <calTemp>
     454:	10 92 91 23 	sts	0x2391, r1	; 0x802391 <calTemp+0x1>
     458:	08 95       	ret
     45a:	80 91 90 23 	lds	r24, 0x2390	; 0x802390 <calTemp>
     45e:	90 91 91 23 	lds	r25, 0x2391	; 0x802391 <calTemp+0x1>
     462:	82 0f       	add	r24, r18
     464:	93 1f       	adc	r25, r19
     466:	81 15       	cp	r24, r1
     468:	90 42       	sbci	r25, 0x20	; 32
     46a:	38 f0       	brcs	.+14     	; 0x47a <__FUSE_REGION_LENGTH__+0x7a>
     46c:	8f ef       	ldi	r24, 0xFF	; 255
     46e:	9f e1       	ldi	r25, 0x1F	; 31
     470:	80 93 90 23 	sts	0x2390, r24	; 0x802390 <calTemp>
     474:	90 93 91 23 	sts	0x2391, r25	; 0x802391 <calTemp+0x1>
     478:	08 95       	ret
     47a:	55 23       	and	r21, r21
     47c:	59 f0       	breq	.+22     	; 0x494 <__FUSE_REGION_LENGTH__+0x94>
     47e:	80 91 90 23 	lds	r24, 0x2390	; 0x802390 <calTemp>
     482:	90 91 91 23 	lds	r25, 0x2391	; 0x802391 <calTemp+0x1>
     486:	82 1b       	sub	r24, r18
     488:	93 0b       	sbc	r25, r19
     48a:	80 93 90 23 	sts	0x2390, r24	; 0x802390 <calTemp>
     48e:	90 93 91 23 	sts	0x2391, r25	; 0x802391 <calTemp+0x1>
     492:	0a c0       	rjmp	.+20     	; 0x4a8 <__FUSE_REGION_LENGTH__+0xa8>
     494:	80 91 90 23 	lds	r24, 0x2390	; 0x802390 <calTemp>
     498:	90 91 91 23 	lds	r25, 0x2391	; 0x802391 <calTemp+0x1>
     49c:	28 0f       	add	r18, r24
     49e:	39 1f       	adc	r19, r25
     4a0:	20 93 90 23 	sts	0x2390, r18	; 0x802390 <calTemp>
     4a4:	30 93 91 23 	sts	0x2391, r19	; 0x802391 <calTemp+0x1>
     4a8:	80 91 90 23 	lds	r24, 0x2390	; 0x802390 <calTemp>
     4ac:	90 91 91 23 	lds	r25, 0x2391	; 0x802391 <calTemp+0x1>
     4b0:	8f 77       	andi	r24, 0x7F	; 127
     4b2:	80 93 6a 00 	sts	0x006A, r24	; 0x80006a <__TEXT_REGION_LENGTH__+0x70006a>
     4b6:	08 95       	ret

000004b8 <tiny_calibration_find_values>:
volatile int gradient;
volatile unsigned int calChange;
#define NUM_INAROW 12
volatile unsigned char inarow = NUM_INAROW;

void tiny_calibration_find_values(){
     4b8:	cf 93       	push	r28
     4ba:	df 93       	push	r29
	unsigned int cnt = TC_CALI.CNT;
     4bc:	c0 91 20 0a 	lds	r28, 0x0A20	; 0x800a20 <__TEXT_REGION_LENGTH__+0x700a20>
     4c0:	d0 91 21 0a 	lds	r29, 0x0A21	; 0x800a21 <__TEXT_REGION_LENGTH__+0x700a21>
	gradient = cnt - last_val;
     4c4:	80 91 03 20 	lds	r24, 0x2003	; 0x802003 <last_val>
     4c8:	90 91 04 20 	lds	r25, 0x2004	; 0x802004 <last_val+0x1>
     4cc:	9e 01       	movw	r18, r28
     4ce:	28 1b       	sub	r18, r24
     4d0:	39 0b       	sbc	r19, r25
     4d2:	20 93 93 23 	sts	0x2393, r18	; 0x802393 <gradient>
     4d6:	30 93 94 23 	sts	0x2394, r19	; 0x802394 <gradient+0x1>
	
	//Find the negative value first.
	if(calibration_values_found == 0x00){
     4da:	80 91 aa 20 	lds	r24, 0x20AA	; 0x8020aa <__data_end>
     4de:	81 11       	cpse	r24, r1
     4e0:	4d c0       	rjmp	.+154    	; 0x57c <tiny_calibration_find_values+0xc4>
		if((gradient < -50) && (gradient > -150)){
     4e2:	80 91 93 23 	lds	r24, 0x2393	; 0x802393 <gradient>
     4e6:	90 91 94 23 	lds	r25, 0x2394	; 0x802394 <gradient+0x1>
     4ea:	8e 3c       	cpi	r24, 0xCE	; 206
     4ec:	9f 4f       	sbci	r25, 0xFF	; 255
     4ee:	e4 f4       	brge	.+56     	; 0x528 <tiny_calibration_find_values+0x70>
     4f0:	80 91 93 23 	lds	r24, 0x2393	; 0x802393 <gradient>
     4f4:	90 91 94 23 	lds	r25, 0x2394	; 0x802394 <gradient+0x1>
     4f8:	8b 36       	cpi	r24, 0x6B	; 107
     4fa:	9f 4f       	sbci	r25, 0xFF	; 255
     4fc:	ac f0       	brlt	.+42     	; 0x528 <tiny_calibration_find_values+0x70>
			if(inarow){
     4fe:	80 91 02 20 	lds	r24, 0x2002	; 0x802002 <inarow>
     502:	88 23       	and	r24, r24
     504:	31 f0       	breq	.+12     	; 0x512 <tiny_calibration_find_values+0x5a>
				inarow--;
     506:	80 91 02 20 	lds	r24, 0x2002	; 0x802002 <inarow>
     50a:	81 50       	subi	r24, 0x01	; 1
     50c:	80 93 02 20 	sts	0x2002, r24	; 0x802002 <inarow>
     510:	35 c0       	rjmp	.+106    	; 0x57c <tiny_calibration_find_values+0xc4>
				}else{
				cali_value_negative_gradient = DFLLRC2M.CALA;
     512:	80 91 6a 00 	lds	r24, 0x006A	; 0x80006a <__TEXT_REGION_LENGTH__+0x70006a>
     516:	80 93 92 23 	sts	0x2392, r24	; 0x802392 <cali_value_negative_gradient>
				calibration_values_found = 0x01;
     51a:	81 e0       	ldi	r24, 0x01	; 1
     51c:	80 93 aa 20 	sts	0x20AA, r24	; 0x8020aa <__data_end>
				inarow = NUM_INAROW;
     520:	8c e0       	ldi	r24, 0x0C	; 12
     522:	80 93 02 20 	sts	0x2002, r24	; 0x802002 <inarow>
     526:	2a c0       	rjmp	.+84     	; 0x57c <tiny_calibration_find_values+0xc4>
			}
		}
		else{
			inarow = NUM_INAROW;
     528:	8c e0       	ldi	r24, 0x0C	; 12
     52a:	80 93 02 20 	sts	0x2002, r24	; 0x802002 <inarow>
			calChange = gradient < -150 ? 1 : -1;
     52e:	80 91 93 23 	lds	r24, 0x2393	; 0x802393 <gradient>
     532:	90 91 94 23 	lds	r25, 0x2394	; 0x802394 <gradient+0x1>
     536:	8a 36       	cpi	r24, 0x6A	; 106
     538:	9f 4f       	sbci	r25, 0xFF	; 255
     53a:	1c f0       	brlt	.+6      	; 0x542 <tiny_calibration_find_values+0x8a>
     53c:	8f ef       	ldi	r24, 0xFF	; 255
     53e:	9f ef       	ldi	r25, 0xFF	; 255
     540:	02 c0       	rjmp	.+4      	; 0x546 <tiny_calibration_find_values+0x8e>
     542:	81 e0       	ldi	r24, 0x01	; 1
     544:	90 e0       	ldi	r25, 0x00	; 0
     546:	80 93 8d 23 	sts	0x238D, r24	; 0x80238d <calChange>
     54a:	90 93 8e 23 	sts	0x238E, r25	; 0x80238e <calChange+0x1>
			calChange -= gradient / 48;
     54e:	80 91 93 23 	lds	r24, 0x2393	; 0x802393 <gradient>
     552:	90 91 94 23 	lds	r25, 0x2394	; 0x802394 <gradient+0x1>
     556:	20 91 8d 23 	lds	r18, 0x238D	; 0x80238d <calChange>
     55a:	30 91 8e 23 	lds	r19, 0x238E	; 0x80238e <calChange+0x1>
     55e:	60 e3       	ldi	r22, 0x30	; 48
     560:	70 e0       	ldi	r23, 0x00	; 0
     562:	0e 94 60 17 	call	0x2ec0	; 0x2ec0 <__divmodhi4>
     566:	26 1b       	sub	r18, r22
     568:	37 0b       	sbc	r19, r23
     56a:	20 93 8d 23 	sts	0x238D, r18	; 0x80238d <calChange>
     56e:	30 93 8e 23 	sts	0x238E, r19	; 0x80238e <calChange+0x1>
			tiny_calibration_safe_add(calChange);
     572:	80 91 8d 23 	lds	r24, 0x238D	; 0x80238d <calChange>
     576:	90 91 8e 23 	lds	r25, 0x238E	; 0x80238e <calChange+0x1>
     57a:	34 df       	rcall	.-408    	; 0x3e4 <tiny_calibration_safe_add>
		}
	}
	
	//Search for the positive gradient
	if(calibration_values_found == 0x01){
     57c:	80 91 aa 20 	lds	r24, 0x20AA	; 0x8020aa <__data_end>
     580:	81 30       	cpi	r24, 0x01	; 1
     582:	29 f5       	brne	.+74     	; 0x5ce <tiny_calibration_find_values+0x116>
		if(gradient > 50){
     584:	80 91 93 23 	lds	r24, 0x2393	; 0x802393 <gradient>
     588:	90 91 94 23 	lds	r25, 0x2394	; 0x802394 <gradient+0x1>
     58c:	c3 97       	sbiw	r24, 0x33	; 51
     58e:	94 f0       	brlt	.+36     	; 0x5b4 <tiny_calibration_find_values+0xfc>
			if(inarow){
     590:	80 91 02 20 	lds	r24, 0x2002	; 0x802002 <inarow>
     594:	88 23       	and	r24, r24
     596:	31 f0       	breq	.+12     	; 0x5a4 <tiny_calibration_find_values+0xec>
				inarow--;
     598:	80 91 02 20 	lds	r24, 0x2002	; 0x802002 <inarow>
     59c:	81 50       	subi	r24, 0x01	; 1
     59e:	80 93 02 20 	sts	0x2002, r24	; 0x802002 <inarow>
     5a2:	15 c0       	rjmp	.+42     	; 0x5ce <tiny_calibration_find_values+0x116>
				} else{
				cali_value_positive_gradient = DFLLRC2M.CALA;
     5a4:	80 91 6a 00 	lds	r24, 0x006A	; 0x80006a <__TEXT_REGION_LENGTH__+0x70006a>
     5a8:	80 93 8f 23 	sts	0x238F, r24	; 0x80238f <cali_value_positive_gradient>
				calibration_values_found = 0x03;
     5ac:	83 e0       	ldi	r24, 0x03	; 3
     5ae:	80 93 aa 20 	sts	0x20AA, r24	; 0x8020aa <__data_end>
     5b2:	0d c0       	rjmp	.+26     	; 0x5ce <tiny_calibration_find_values+0x116>
			}
		}
		else tiny_calibration_safe_add((gradient > 150 ? -1 : 1));
     5b4:	80 91 93 23 	lds	r24, 0x2393	; 0x802393 <gradient>
     5b8:	90 91 94 23 	lds	r25, 0x2394	; 0x802394 <gradient+0x1>
     5bc:	87 39       	cpi	r24, 0x97	; 151
     5be:	91 05       	cpc	r25, r1
     5c0:	1c f4       	brge	.+6      	; 0x5c8 <tiny_calibration_find_values+0x110>
     5c2:	81 e0       	ldi	r24, 0x01	; 1
     5c4:	90 e0       	ldi	r25, 0x00	; 0
     5c6:	02 c0       	rjmp	.+4      	; 0x5cc <tiny_calibration_find_values+0x114>
     5c8:	8f ef       	ldi	r24, 0xFF	; 255
     5ca:	9f ef       	ldi	r25, 0xFF	; 255
     5cc:	0b df       	rcall	.-490    	; 0x3e4 <tiny_calibration_safe_add>
	}
	last_val = cnt;
     5ce:	c0 93 03 20 	sts	0x2003, r28	; 0x802003 <last_val>
     5d2:	d0 93 04 20 	sts	0x2004, r29	; 0x802004 <last_val+0x1>
}
     5d6:	df 91       	pop	r29
     5d8:	cf 91       	pop	r28
     5da:	08 95       	ret

000005dc <magnitude_difference>:
		return;
	}
}

unsigned int magnitude_difference(unsigned int a, unsigned int b){
	if(a==b) return 0;
     5dc:	86 17       	cp	r24, r22
     5de:	97 07       	cpc	r25, r23
     5e0:	79 f0       	breq	.+30     	; 0x600 <magnitude_difference+0x24>
	if(a>b)	return a - b;
     5e2:	68 17       	cp	r22, r24
     5e4:	79 07       	cpc	r23, r25
     5e6:	28 f4       	brcc	.+10     	; 0x5f2 <magnitude_difference+0x16>
     5e8:	9c 01       	movw	r18, r24
     5ea:	26 1b       	sub	r18, r22
     5ec:	37 0b       	sbc	r19, r23
     5ee:	b9 01       	movw	r22, r18
     5f0:	09 c0       	rjmp	.+18     	; 0x604 <magnitude_difference+0x28>
	if(b>a)	return b - a;
     5f2:	86 17       	cp	r24, r22
     5f4:	97 07       	cpc	r25, r23
     5f6:	18 f4       	brcc	.+6      	; 0x5fe <magnitude_difference+0x22>
     5f8:	68 1b       	sub	r22, r24
     5fa:	79 0b       	sbc	r23, r25
     5fc:	03 c0       	rjmp	.+6      	; 0x604 <magnitude_difference+0x28>
     5fe:	08 95       	ret
		return;
	}
}

unsigned int magnitude_difference(unsigned int a, unsigned int b){
	if(a==b) return 0;
     600:	60 e0       	ldi	r22, 0x00	; 0
     602:	70 e0       	ldi	r23, 0x00	; 0
     604:	86 2f       	mov	r24, r22
     606:	97 2f       	mov	r25, r23
	if(a>b)	return a - b;
	if(b>a)	return b - a;
}
     608:	08 95       	ret

0000060a <tiny_calibration_layer2>:
}

#define LAYER2_INTERVAL 64
#define MAXIMUM_DEVIATION 1
volatile unsigned int layer2_counter = LAYER2_INTERVAL;
void tiny_calibration_layer2(){
     60a:	0f 93       	push	r16
     60c:	1f 93       	push	r17
     60e:	cf 93       	push	r28
     610:	df 93       	push	r29
	//Run only once every LAYER2_INTERVAL milliseconds.
	if(layer2_counter){
     612:	80 91 00 20 	lds	r24, 0x2000	; 0x802000 <__data_start>
     616:	90 91 01 20 	lds	r25, 0x2001	; 0x802001 <__data_start+0x1>
     61a:	89 2b       	or	r24, r25
     61c:	51 f0       	breq	.+20     	; 0x632 <tiny_calibration_layer2+0x28>
		layer2_counter--;
     61e:	80 91 00 20 	lds	r24, 0x2000	; 0x802000 <__data_start>
     622:	90 91 01 20 	lds	r25, 0x2001	; 0x802001 <__data_start+0x1>
     626:	01 97       	sbiw	r24, 0x01	; 1
     628:	80 93 00 20 	sts	0x2000, r24	; 0x802000 <__data_start>
     62c:	90 93 01 20 	sts	0x2001, r25	; 0x802001 <__data_start+0x1>
		return;
     630:	4d c0       	rjmp	.+154    	; 0x6cc <tiny_calibration_layer2+0xc2>
	}
	layer2_counter = LAYER2_INTERVAL;
     632:	80 e4       	ldi	r24, 0x40	; 64
     634:	90 e0       	ldi	r25, 0x00	; 0
     636:	80 93 00 20 	sts	0x2000, r24	; 0x802000 <__data_start>
     63a:	90 93 01 20 	sts	0x2001, r25	; 0x802001 <__data_start+0x1>
	
	//Return if a median TRFCNT hasn't been set yet.
	if(median_TRFCNT == 65535){
     63e:	80 91 07 20 	lds	r24, 0x2007	; 0x802007 <median_TRFCNT>
     642:	90 91 08 20 	lds	r25, 0x2008	; 0x802008 <median_TRFCNT+0x1>
     646:	01 96       	adiw	r24, 0x01	; 1
     648:	09 f4       	brne	.+2      	; 0x64c <tiny_calibration_layer2+0x42>
     64a:	40 c0       	rjmp	.+128    	; 0x6cc <tiny_calibration_layer2+0xc2>
		return;
	}
	unsigned int TRFCNT_temp = DMA.CH0.TRFCNT;
     64c:	80 91 14 01 	lds	r24, 0x0114	; 0x800114 <__TEXT_REGION_LENGTH__+0x700114>
     650:	90 91 15 01 	lds	r25, 0x0115	; 0x800115 <__TEXT_REGION_LENGTH__+0x700115>
	TRFCNT_temp = TRFCNT_temp % (global_mode > 5 ? PACKET_SIZE : HALFPACKET_SIZE);
     654:	20 91 09 20 	lds	r18, 0x2009	; 0x802009 <global_mode>
     658:	26 30       	cpi	r18, 0x06	; 6
     65a:	18 f4       	brcc	.+6      	; 0x662 <tiny_calibration_layer2+0x58>
     65c:	67 e7       	ldi	r22, 0x77	; 119
     65e:	71 e0       	ldi	r23, 0x01	; 1
     660:	02 c0       	rjmp	.+4      	; 0x666 <tiny_calibration_layer2+0x5c>
     662:	6e ee       	ldi	r22, 0xEE	; 238
     664:	72 e0       	ldi	r23, 0x02	; 2
     666:	0e 94 4c 17 	call	0x2e98	; 0x2e98 <__udivmodhi4>
     66a:	08 2f       	mov	r16, r24
     66c:	19 2f       	mov	r17, r25
     66e:	c8 2f       	mov	r28, r24
     670:	d1 2f       	mov	r29, r17
	
	if((TRFCNT_temp > median_TRFCNT) &&  (magnitude_difference(TRFCNT_temp, median_TRFCNT) > MAXIMUM_DEVIATION)){
     672:	80 91 07 20 	lds	r24, 0x2007	; 0x802007 <median_TRFCNT>
     676:	90 91 08 20 	lds	r25, 0x2008	; 0x802008 <median_TRFCNT+0x1>
     67a:	8c 17       	cp	r24, r28
     67c:	9d 07       	cpc	r25, r29
     67e:	80 f4       	brcc	.+32     	; 0x6a0 <tiny_calibration_layer2+0x96>
     680:	60 91 07 20 	lds	r22, 0x2007	; 0x802007 <median_TRFCNT>
     684:	70 91 08 20 	lds	r23, 0x2008	; 0x802008 <median_TRFCNT+0x1>
     688:	80 2f       	mov	r24, r16
     68a:	91 2f       	mov	r25, r17
     68c:	a7 df       	rcall	.-178    	; 0x5dc <magnitude_difference>
     68e:	02 97       	sbiw	r24, 0x02	; 2
     690:	38 f0       	brcs	.+14     	; 0x6a0 <tiny_calibration_layer2+0x96>
		TC_CALI.PERBUF = 24000;
     692:	80 ec       	ldi	r24, 0xC0	; 192
     694:	9d e5       	ldi	r25, 0x5D	; 93
     696:	80 93 36 0a 	sts	0x0A36, r24	; 0x800a36 <__TEXT_REGION_LENGTH__+0x700a36>
     69a:	90 93 37 0a 	sts	0x0A37, r25	; 0x800a37 <__TEXT_REGION_LENGTH__+0x700a37>
		return;
     69e:	16 c0       	rjmp	.+44     	; 0x6cc <tiny_calibration_layer2+0xc2>
	}
	if((TRFCNT_temp < median_TRFCNT) &&  (magnitude_difference(TRFCNT_temp, median_TRFCNT) > MAXIMUM_DEVIATION)){
     6a0:	80 91 07 20 	lds	r24, 0x2007	; 0x802007 <median_TRFCNT>
     6a4:	90 91 08 20 	lds	r25, 0x2008	; 0x802008 <median_TRFCNT+0x1>
     6a8:	c8 17       	cp	r28, r24
     6aa:	d9 07       	cpc	r29, r25
     6ac:	78 f4       	brcc	.+30     	; 0x6cc <tiny_calibration_layer2+0xc2>
     6ae:	60 91 07 20 	lds	r22, 0x2007	; 0x802007 <median_TRFCNT>
     6b2:	70 91 08 20 	lds	r23, 0x2008	; 0x802008 <median_TRFCNT+0x1>
     6b6:	80 2f       	mov	r24, r16
     6b8:	91 2f       	mov	r25, r17
     6ba:	90 df       	rcall	.-224    	; 0x5dc <magnitude_difference>
     6bc:	02 97       	sbiw	r24, 0x02	; 2
     6be:	30 f0       	brcs	.+12     	; 0x6cc <tiny_calibration_layer2+0xc2>
		TC_CALI.PERBUF = 23999;
     6c0:	8f eb       	ldi	r24, 0xBF	; 191
     6c2:	9d e5       	ldi	r25, 0x5D	; 93
     6c4:	80 93 36 0a 	sts	0x0A36, r24	; 0x800a36 <__TEXT_REGION_LENGTH__+0x700a36>
     6c8:	90 93 37 0a 	sts	0x0A37, r25	; 0x800a37 <__TEXT_REGION_LENGTH__+0x700a37>
		return;
	}
}
     6cc:	df 91       	pop	r29
     6ce:	cf 91       	pop	r28
     6d0:	1f 91       	pop	r17
     6d2:	0f 91       	pop	r16
     6d4:	08 95       	ret

000006d6 <tiny_calibration_synchronise_phase>:
	if(b>a)	return b - a;
}

void tiny_calibration_synchronise_phase(unsigned int phase, unsigned int precision){
	//Wait for the calibration timer to roughly equal a phase value, then return.
	unsigned int maxVal = phase + precision;
     6d6:	ac 01       	movw	r20, r24
     6d8:	46 0f       	add	r20, r22
     6da:	57 1f       	adc	r21, r23
	unsigned int minVal = phase - precision;
     6dc:	86 1b       	sub	r24, r22
     6de:	97 0b       	sbc	r25, r23
	while (!((TC_CALI.CNT < maxVal) && (TC_CALI.CNT > minVal)));
     6e0:	e0 e0       	ldi	r30, 0x00	; 0
     6e2:	fa e0       	ldi	r31, 0x0A	; 10
     6e4:	20 a1       	ldd	r18, Z+32	; 0x20
     6e6:	31 a1       	ldd	r19, Z+33	; 0x21
     6e8:	24 17       	cp	r18, r20
     6ea:	35 07       	cpc	r19, r21
     6ec:	d8 f7       	brcc	.-10     	; 0x6e4 <tiny_calibration_synchronise_phase+0xe>
     6ee:	20 a1       	ldd	r18, Z+32	; 0x20
     6f0:	31 a1       	ldd	r19, Z+33	; 0x21
     6f2:	82 17       	cp	r24, r18
     6f4:	93 07       	cpc	r25, r19
     6f6:	b0 f7       	brcc	.-20     	; 0x6e4 <tiny_calibration_synchronise_phase+0xe>
	return;
}
     6f8:	08 95       	ret

000006fa <tiny_dig_setup>:
#include "tiny_dig.h"
#include "globals.h"


void tiny_dig_setup(void){
	PORTE.DIR = 0x0f;
     6fa:	e0 e8       	ldi	r30, 0x80	; 128
     6fc:	f6 e0       	ldi	r31, 0x06	; 6
     6fe:	8f e0       	ldi	r24, 0x0F	; 15
     700:	80 83       	st	Z, r24
	PORTE.OUT = 0x05;
     702:	85 e0       	ldi	r24, 0x05	; 5
     704:	84 83       	std	Z+4, r24	; 0x04
     706:	08 95       	ret

00000708 <board_init>:
#include <asf.h>
#include <board.h>
#include <conf_board.h>

void board_init(void)
{
     708:	08 95       	ret

0000070a <iso_callback>:
bool main_setup_in_received(void)
{
	return true;
}

void iso_callback(udd_ep_status_t status, iram_size_t nb_transfered, udd_ep_id_t ep){
     70a:	0f 93       	push	r16
     70c:	1f 93       	push	r17
     70e:	84 2f       	mov	r24, r20
	unsigned short offset = (ep - 0x81) * 125;
     710:	24 2f       	mov	r18, r20
     712:	30 e0       	ldi	r19, 0x00	; 0
     714:	21 58       	subi	r18, 0x81	; 129
     716:	31 09       	sbc	r19, r1
     718:	9d e7       	ldi	r25, 0x7D	; 125
     71a:	92 9f       	mul	r25, r18
     71c:	b0 01       	movw	r22, r0
     71e:	93 9f       	mul	r25, r19
     720:	70 0d       	add	r23, r0
     722:	11 24       	eor	r1, r1
	if (global_mode < 5){
     724:	90 91 09 20 	lds	r25, 0x2009	; 0x802009 <global_mode>
     728:	95 30       	cpi	r25, 0x05	; 5
     72a:	d0 f4       	brcc	.+52     	; 0x760 <iso_callback+0x56>
		if(ep > 0x83) offset += 375; //Shift from range [375, 750]  to [750, 1125]  Don't do this in modes 6 and 7 because they use 750 byte long sub-buffers.
     72c:	44 38       	cpi	r20, 0x84	; 132
     72e:	10 f0       	brcs	.+4      	; 0x734 <iso_callback+0x2a>
     730:	69 58       	subi	r22, 0x89	; 137
     732:	7e 4f       	sbci	r23, 0xFE	; 254
		udd_ep_run(ep, false, (uint8_t *)&isoBuf[usb_state * HALFPACKET_SIZE + offset], 125, iso_callback);
     734:	90 91 b7 20 	lds	r25, 0x20B7	; 0x8020b7 <usb_state>
     738:	47 e7       	ldi	r20, 0x77	; 119
     73a:	51 e0       	ldi	r21, 0x01	; 1
     73c:	94 9f       	mul	r25, r20
     73e:	90 01       	movw	r18, r0
     740:	95 9f       	mul	r25, r21
     742:	30 0d       	add	r19, r0
     744:	11 24       	eor	r1, r1
     746:	62 0f       	add	r22, r18
     748:	73 1f       	adc	r23, r19
     74a:	ab 01       	movw	r20, r22
     74c:	44 53       	subi	r20, 0x34	; 52
     74e:	58 4d       	sbci	r21, 0xD8	; 216
     750:	05 e8       	ldi	r16, 0x85	; 133
     752:	13 e0       	ldi	r17, 0x03	; 3
     754:	2d e7       	ldi	r18, 0x7D	; 125
     756:	30 e0       	ldi	r19, 0x00	; 0
     758:	60 e0       	ldi	r22, 0x00	; 0
     75a:	0e 94 57 14 	call	0x28ae	; 0x28ae <udd_ep_run>
     75e:	15 c0       	rjmp	.+42     	; 0x78a <iso_callback+0x80>
	}
	else{
		udd_ep_run(ep, false, (uint8_t *)&isoBuf[usb_state * PACKET_SIZE + offset], 125, iso_callback);
     760:	90 91 b7 20 	lds	r25, 0x20B7	; 0x8020b7 <usb_state>
     764:	2e ee       	ldi	r18, 0xEE	; 238
     766:	32 e0       	ldi	r19, 0x02	; 2
     768:	92 9f       	mul	r25, r18
     76a:	a0 01       	movw	r20, r0
     76c:	93 9f       	mul	r25, r19
     76e:	50 0d       	add	r21, r0
     770:	11 24       	eor	r1, r1
     772:	64 0f       	add	r22, r20
     774:	75 1f       	adc	r23, r21
     776:	ab 01       	movw	r20, r22
     778:	44 53       	subi	r20, 0x34	; 52
     77a:	58 4d       	sbci	r21, 0xD8	; 216
     77c:	05 e8       	ldi	r16, 0x85	; 133
     77e:	13 e0       	ldi	r17, 0x03	; 3
     780:	2d e7       	ldi	r18, 0x7D	; 125
     782:	30 e0       	ldi	r19, 0x00	; 0
     784:	60 e0       	ldi	r22, 0x00	; 0
     786:	0e 94 57 14 	call	0x28ae	; 0x28ae <udd_ep_run>
	}
	return;
}
     78a:	1f 91       	pop	r17
     78c:	0f 91       	pop	r16
     78e:	08 95       	ret

00000790 <main>:
volatile unsigned char modeChanged = 0;

unified_debug uds;

int main(void){
	irq_initialize_vectors();
     790:	87 e0       	ldi	r24, 0x07	; 7
     792:	80 93 a2 00 	sts	0x00A2, r24	; 0x8000a2 <__TEXT_REGION_LENGTH__+0x7000a2>
	cpu_irq_enable();
     796:	78 94       	sei
//	sysclk_init();	
	tiny_calibration_init();
     798:	6d dd       	rcall	.-1318   	; 0x274 <tiny_calibration_init>
		
	board_init();
     79a:	b6 df       	rcall	.-148    	; 0x708 <board_init>
	udc_start();
     79c:	0e 94 10 0c 	call	0x1820	; 0x1820 <udc_start>
	tiny_dac_setup();
     7a0:	b1 d1       	rcall	.+866    	; 0xb04 <tiny_dac_setup>
	tiny_dma_setup();
     7a2:	d4 d1       	rcall	.+936    	; 0xb4c <tiny_dma_setup>
	tiny_adc_setup(0, 0);
     7a4:	60 e0       	ldi	r22, 0x00	; 0
     7a6:	80 e0       	ldi	r24, 0x00	; 0
     7a8:	5d d1       	rcall	.+698    	; 0xa64 <tiny_adc_setup>
	tiny_adc_pid_setup();
     7aa:	49 d1       	rcall	.+658    	; 0xa3e <tiny_adc_pid_setup>
	tiny_adc_ch1setup(12);
     7ac:	8c e0       	ldi	r24, 0x0C	; 12
     7ae:	3d d1       	rcall	.+634    	; 0xa2a <tiny_adc_ch1setup>
	tiny_timer_setup();
     7b0:	cc d5       	rcall	.+2968   	; 0x134a <tiny_timer_setup>
	tiny_uart_setup();
     7b2:	87 d6       	rcall	.+3342   	; 0x14c2 <tiny_uart_setup>
	tiny_spi_setup();
     7b4:	a0 d6       	rcall	.+3392   	; 0x14f6 <tiny_spi_setup>
	tiny_dig_setup();
     7b6:	a1 df       	rcall	.-190    	; 0x6fa <tiny_dig_setup>
			
	//USARTC0.DATA = 0x55;
	//asm("nop");

	strcpy(uds.header, "debug123");
     7b8:	89 e0       	ldi	r24, 0x09	; 9
     7ba:	e0 ea       	ldi	r30, 0xA0	; 160
     7bc:	f0 e2       	ldi	r31, 0x20	; 32
     7be:	ae e9       	ldi	r26, 0x9E	; 158
     7c0:	b3 e2       	ldi	r27, 0x23	; 35
     7c2:	01 90       	ld	r0, Z+
     7c4:	0d 92       	st	X+, r0
     7c6:	8a 95       	dec	r24
     7c8:	e1 f7       	brne	.-8      	; 0x7c2 <main+0x32>
	...
			asm("nop");
			asm("nop");
			asm("nop");
			asm("nop");
			asm("nop");
			if(modeChanged){
     7e6:	80 91 af 20 	lds	r24, 0x20AF	; 0x8020af <modeChanged>
     7ea:	88 23       	and	r24, r24
     7ec:	71 f3       	breq	.-36     	; 0x7ca <main+0x3a>
				switch(futureMode){
     7ee:	e0 91 ca 25 	lds	r30, 0x25CA	; 0x8025ca <futureMode>
     7f2:	8e 2f       	mov	r24, r30
     7f4:	90 e0       	ldi	r25, 0x00	; 0
     7f6:	88 30       	cpi	r24, 0x08	; 8
     7f8:	91 05       	cpc	r25, r1
     7fa:	a0 f4       	brcc	.+40     	; 0x824 <main+0x94>
     7fc:	fc 01       	movw	r30, r24
     7fe:	e2 50       	subi	r30, 0x02	; 2
     800:	ff 4f       	sbci	r31, 0xFF	; 255
     802:	0c 94 73 17 	jmp	0x2ee6	; 0x2ee6 <__tablejump2__>
					case 0:
					tiny_dma_set_mode_0();
     806:	ce d1       	rcall	.+924    	; 0xba4 <tiny_dma_set_mode_0>
					break;
     808:	0d c0       	rjmp	.+26     	; 0x824 <main+0x94>
					case 1:
					tiny_dma_set_mode_1();
     80a:	3e d2       	rcall	.+1148   	; 0xc88 <tiny_dma_set_mode_1>
					break;
     80c:	0b c0       	rjmp	.+22     	; 0x824 <main+0x94>
					case 2:
					tiny_dma_set_mode_2();
     80e:	c5 d2       	rcall	.+1418   	; 0xd9a <tiny_dma_set_mode_2>
					break;
     810:	09 c0       	rjmp	.+18     	; 0x824 <main+0x94>
					case 3:
					tiny_dma_set_mode_3();
     812:	49 d3       	rcall	.+1682   	; 0xea6 <tiny_dma_set_mode_3>
					break;
     814:	07 c0       	rjmp	.+14     	; 0x824 <main+0x94>
					case 4:
					tiny_dma_set_mode_4();
     816:	d5 d3       	rcall	.+1962   	; 0xfc2 <tiny_dma_set_mode_4>
					break;
     818:	05 c0       	rjmp	.+10     	; 0x824 <main+0x94>
					case 5:
					tiny_dma_set_mode_5();
     81a:	5b d4       	rcall	.+2230   	; 0x10d2 <tiny_dma_set_mode_5>
					break;
     81c:	03 c0       	rjmp	.+6      	; 0x824 <main+0x94>
					case 6:
					tiny_dma_set_mode_6();
     81e:	5a d4       	rcall	.+2228   	; 0x10d4 <tiny_dma_set_mode_6>
					break;
     820:	01 c0       	rjmp	.+2      	; 0x824 <main+0x94>
					case 7:
					tiny_dma_set_mode_7();
     822:	cb d4       	rcall	.+2454   	; 0x11ba <tiny_dma_set_mode_7>
					break;
				}
				modeChanged = 0;
     824:	10 92 af 20 	sts	0x20AF, r1	; 0x8020af <modeChanged>
     828:	d0 cf       	rjmp	.-96     	; 0x7ca <main+0x3a>

0000082a <main_suspend_action>:
//! Global variable to give and record information about setup request management
udd_ctrl_request_t udd_g_ctrlreq;

//CALLBACKS:
void main_suspend_action(void)
{
     82a:	08 95       	ret

0000082c <main_resume_action>:
	return;
}

void main_resume_action(void)
{
     82c:	08 95       	ret

0000082e <main_sof_action>:
	return;
}

void main_sof_action(void)
{
     82e:	cf 93       	push	r28
     830:	df 93       	push	r29
	uds.trfcntL0 = DMA.CH0.TRFCNTL;
     832:	a0 e0       	ldi	r26, 0x00	; 0
     834:	b1 e0       	ldi	r27, 0x01	; 1
     836:	54 96       	adiw	r26, 0x14	; 20
     838:	8c 91       	ld	r24, X
     83a:	54 97       	sbiw	r26, 0x14	; 20
     83c:	ee e9       	ldi	r30, 0x9E	; 158
     83e:	f3 e2       	ldi	r31, 0x23	; 35
     840:	81 87       	std	Z+9, r24	; 0x09
	uds.trfcntH0 = DMA.CH0.TRFCNTH;	
     842:	55 96       	adiw	r26, 0x15	; 21
     844:	8c 91       	ld	r24, X
     846:	55 97       	sbiw	r26, 0x15	; 21
     848:	82 87       	std	Z+10, r24	; 0x0a
	uds.trfcntL1 = DMA.CH1.TRFCNTL;
     84a:	94 96       	adiw	r26, 0x24	; 36
     84c:	8c 91       	ld	r24, X
     84e:	94 97       	sbiw	r26, 0x24	; 36
     850:	83 87       	std	Z+11, r24	; 0x0b
	uds.trfcntH1 = DMA.CH1.TRFCNTH;
     852:	95 96       	adiw	r26, 0x25	; 37
     854:	8c 91       	ld	r24, X
     856:	95 97       	sbiw	r26, 0x25	; 37
     858:	84 87       	std	Z+12, r24	; 0x0c
	uds.counterL = TC_CALI.CNTL;
     85a:	c0 e0       	ldi	r28, 0x00	; 0
     85c:	da e0       	ldi	r29, 0x0A	; 10
     85e:	88 a1       	ldd	r24, Y+32	; 0x20
     860:	85 8b       	std	Z+21, r24	; 0x15
	uds.counterH = TC_CALI.CNTH;
     862:	89 a1       	ldd	r24, Y+33	; 0x21
     864:	86 8b       	std	Z+22, r24	; 0x16
	if((DMA.CH0.TRFCNT > 325) && (DMA.CH0.TRFCNT < 425)){
     866:	54 96       	adiw	r26, 0x14	; 20
     868:	8d 91       	ld	r24, X+
     86a:	9c 91       	ld	r25, X
     86c:	55 97       	sbiw	r26, 0x15	; 21
     86e:	86 34       	cpi	r24, 0x46	; 70
     870:	91 40       	sbci	r25, 0x01	; 1
     872:	80 f0       	brcs	.+32     	; 0x894 <main_sof_action+0x66>
     874:	80 91 14 01 	lds	r24, 0x0114	; 0x800114 <__TEXT_REGION_LENGTH__+0x700114>
     878:	90 91 15 01 	lds	r25, 0x0115	; 0x800115 <__TEXT_REGION_LENGTH__+0x700115>
     87c:	89 3a       	cpi	r24, 0xA9	; 169
     87e:	91 40       	sbci	r25, 0x01	; 1
     880:	48 f4       	brcc	.+18     	; 0x894 <main_sof_action+0x66>
		currentTrfcnt = DMA.CH0.TRFCNT;
     882:	80 91 14 01 	lds	r24, 0x0114	; 0x800114 <__TEXT_REGION_LENGTH__+0x700114>
     886:	90 91 15 01 	lds	r25, 0x0115	; 0x800115 <__TEXT_REGION_LENGTH__+0x700115>
     88a:	80 93 a8 2f 	sts	0x2FA8, r24	; 0x802fa8 <currentTrfcnt>
     88e:	90 93 a9 2f 	sts	0x2FA9, r25	; 0x802fa9 <currentTrfcnt+0x1>
		asm("nop");
     892:	00 00       	nop
	}
	if(firstFrame){
     894:	80 91 b5 20 	lds	r24, 0x20B5	; 0x8020b5 <firstFrame>
     898:	88 23       	and	r24, r24
     89a:	39 f0       	breq	.+14     	; 0x8aa <main_sof_action+0x7c>
		tiny_calibration_first_sof();
     89c:	21 dd       	rcall	.-1470   	; 0x2e0 <tiny_calibration_first_sof>
		firstFrame = 0;
     89e:	10 92 b5 20 	sts	0x20B5, r1	; 0x8020b5 <firstFrame>
		tcinit = 1;
     8a2:	81 e0       	ldi	r24, 0x01	; 1
     8a4:	80 93 b4 20 	sts	0x20B4, r24	; 0x8020b4 <tcinit>
		return;
     8a8:	64 c0       	rjmp	.+200    	; 0x972 <main_sof_action+0x144>
	}
	else{
		if(tcinit){
     8aa:	80 91 b4 20 	lds	r24, 0x20B4	; 0x8020b4 <tcinit>
     8ae:	88 23       	and	r24, r24
     8b0:	b9 f1       	breq	.+110    	; 0x920 <main_sof_action+0xf2>
			if(calibration_values_found == 0x03){
     8b2:	80 91 aa 20 	lds	r24, 0x20AA	; 0x8020aa <__data_end>
     8b6:	83 30       	cpi	r24, 0x03	; 3
     8b8:	19 f4       	brne	.+6      	; 0x8c0 <main_sof_action+0x92>
				tiny_calibration_maintain();
     8ba:	24 dd       	rcall	.-1464   	; 0x304 <tiny_calibration_maintain>
				tiny_calibration_layer2();
     8bc:	a6 de       	rcall	.-692    	; 0x60a <tiny_calibration_layer2>
     8be:	01 c0       	rjmp	.+2      	; 0x8c2 <main_sof_action+0x94>
			} else tiny_calibration_find_values();
     8c0:	fb dd       	rcall	.-1034   	; 0x4b8 <tiny_calibration_find_values>
			if(debug_divider == DEBUG_DIVISION){
     8c2:	80 91 b0 20 	lds	r24, 0x20B0	; 0x8020b0 <debug_divider>
     8c6:	81 11       	cpse	r24, r1
     8c8:	26 c0       	rjmp	.+76     	; 0x916 <main_sof_action+0xe8>
				debug_divider = 0;
     8ca:	10 92 b0 20 	sts	0x20B0, r1	; 0x8020b0 <debug_divider>
				cntCnt[cntCntCnt] = DMA.CH0.TRFCNT;
     8ce:	e0 91 b1 20 	lds	r30, 0x20B1	; 0x8020b1 <cntCntCnt>
     8d2:	f0 91 b2 20 	lds	r31, 0x20B2	; 0x8020b2 <cntCntCnt+0x1>
     8d6:	80 91 14 01 	lds	r24, 0x0114	; 0x800114 <__TEXT_REGION_LENGTH__+0x700114>
     8da:	90 91 15 01 	lds	r25, 0x0115	; 0x800115 <__TEXT_REGION_LENGTH__+0x700115>
     8de:	ee 0f       	add	r30, r30
     8e0:	ff 1f       	adc	r31, r31
     8e2:	e8 55       	subi	r30, 0x58	; 88
     8e4:	f2 4d       	sbci	r31, 0xD2	; 210
     8e6:	80 83       	st	Z, r24
     8e8:	91 83       	std	Z+1, r25	; 0x01
				if(cntCntCnt == (CNT_CNT_MAX - 1)){
     8ea:	80 91 b1 20 	lds	r24, 0x20B1	; 0x8020b1 <cntCntCnt>
     8ee:	90 91 b2 20 	lds	r25, 0x20B2	; 0x8020b2 <cntCntCnt+0x1>
     8f2:	8f 3f       	cpi	r24, 0xFF	; 255
     8f4:	91 05       	cpc	r25, r1
     8f6:	29 f4       	brne	.+10     	; 0x902 <main_sof_action+0xd4>
					cntCntCnt = 0;
     8f8:	10 92 b1 20 	sts	0x20B1, r1	; 0x8020b1 <cntCntCnt>
     8fc:	10 92 b2 20 	sts	0x20B2, r1	; 0x8020b2 <cntCntCnt+0x1>
     900:	0f c0       	rjmp	.+30     	; 0x920 <main_sof_action+0xf2>
				}
				else cntCntCnt++;
     902:	80 91 b1 20 	lds	r24, 0x20B1	; 0x8020b1 <cntCntCnt>
     906:	90 91 b2 20 	lds	r25, 0x20B2	; 0x8020b2 <cntCntCnt+0x1>
     90a:	01 96       	adiw	r24, 0x01	; 1
     90c:	80 93 b1 20 	sts	0x20B1, r24	; 0x8020b1 <cntCntCnt>
     910:	90 93 b2 20 	sts	0x20B2, r25	; 0x8020b2 <cntCntCnt+0x1>
     914:	05 c0       	rjmp	.+10     	; 0x920 <main_sof_action+0xf2>
			}
			else debug_divider++;
     916:	80 91 b0 20 	lds	r24, 0x20B0	; 0x8020b0 <debug_divider>
     91a:	8f 5f       	subi	r24, 0xFF	; 255
     91c:	80 93 b0 20 	sts	0x20B0, r24	; 0x8020b0 <debug_divider>
		}
	}
	
	if(debugOnNextEnd){
     920:	80 91 b3 20 	lds	r24, 0x20B3	; 0x8020b3 <debugOnNextEnd>
     924:	88 23       	and	r24, r24
     926:	51 f0       	breq	.+20     	; 0x93c <main_sof_action+0x10e>
		currentTrfcnt = DMA.CH0.TRFCNT;
     928:	80 91 14 01 	lds	r24, 0x0114	; 0x800114 <__TEXT_REGION_LENGTH__+0x700114>
     92c:	90 91 15 01 	lds	r25, 0x0115	; 0x800115 <__TEXT_REGION_LENGTH__+0x700115>
     930:	80 93 a8 2f 	sts	0x2FA8, r24	; 0x802fa8 <currentTrfcnt>
     934:	90 93 a9 2f 	sts	0x2FA9, r25	; 0x802fa9 <currentTrfcnt+0x1>
		debugOnNextEnd = 0;
     938:	10 92 b3 20 	sts	0x20B3, r1	; 0x8020b3 <debugOnNextEnd>
	}
	if(global_mode < 5){
     93c:	80 91 09 20 	lds	r24, 0x2009	; 0x802009 <global_mode>
     940:	85 30       	cpi	r24, 0x05	; 5
     942:	60 f4       	brcc	.+24     	; 0x95c <main_sof_action+0x12e>
		usb_state = (DMA.CH0.TRFCNT < 375) ? 1 : 0;
     944:	20 91 14 01 	lds	r18, 0x0114	; 0x800114 <__TEXT_REGION_LENGTH__+0x700114>
     948:	30 91 15 01 	lds	r19, 0x0115	; 0x800115 <__TEXT_REGION_LENGTH__+0x700115>
     94c:	81 e0       	ldi	r24, 0x01	; 1
     94e:	27 37       	cpi	r18, 0x77	; 119
     950:	31 40       	sbci	r19, 0x01	; 1
     952:	08 f0       	brcs	.+2      	; 0x956 <main_sof_action+0x128>
     954:	80 e0       	ldi	r24, 0x00	; 0
     956:	80 93 b7 20 	sts	0x20B7, r24	; 0x8020b7 <usb_state>
     95a:	0b c0       	rjmp	.+22     	; 0x972 <main_sof_action+0x144>
	}
	else{
		usb_state = (DMA.CH0.TRFCNT < 750) ? 1 : 0;
     95c:	20 91 14 01 	lds	r18, 0x0114	; 0x800114 <__TEXT_REGION_LENGTH__+0x700114>
     960:	30 91 15 01 	lds	r19, 0x0115	; 0x800115 <__TEXT_REGION_LENGTH__+0x700115>
     964:	81 e0       	ldi	r24, 0x01	; 1
     966:	2e 3e       	cpi	r18, 0xEE	; 238
     968:	32 40       	sbci	r19, 0x02	; 2
     96a:	08 f0       	brcs	.+2      	; 0x96e <main_sof_action+0x140>
     96c:	80 e0       	ldi	r24, 0x00	; 0
     96e:	80 93 b7 20 	sts	0x20B7, r24	; 0x8020b7 <usb_state>
	}
	return;
}
     972:	df 91       	pop	r29
     974:	cf 91       	pop	r28
     976:	08 95       	ret

00000978 <main_vendor_enable>:

bool main_vendor_enable(void)
{
     978:	0f 93       	push	r16
     97a:	1f 93       	push	r17
	main_b_vendor_enable = true;
     97c:	81 e0       	ldi	r24, 0x01	; 1
     97e:	80 93 ba 20 	sts	0x20BA, r24	; 0x8020ba <main_b_vendor_enable>
	firstFrame = 1;
     982:	80 93 b5 20 	sts	0x20B5, r24	; 0x8020b5 <firstFrame>
	udd_ep_run(0x81, false, (uint8_t *)&isoBuf[0], 125, iso_callback);
     986:	05 e8       	ldi	r16, 0x85	; 133
     988:	13 e0       	ldi	r17, 0x03	; 3
     98a:	2d e7       	ldi	r18, 0x7D	; 125
     98c:	30 e0       	ldi	r19, 0x00	; 0
     98e:	4c ec       	ldi	r20, 0xCC	; 204
     990:	57 e2       	ldi	r21, 0x27	; 39
     992:	60 e0       	ldi	r22, 0x00	; 0
     994:	81 e8       	ldi	r24, 0x81	; 129
     996:	0e 94 57 14 	call	0x28ae	; 0x28ae <udd_ep_run>
	udd_ep_run(0x82, false, (uint8_t *)&isoBuf[125], 125, iso_callback);
     99a:	2d e7       	ldi	r18, 0x7D	; 125
     99c:	30 e0       	ldi	r19, 0x00	; 0
     99e:	49 e4       	ldi	r20, 0x49	; 73
     9a0:	58 e2       	ldi	r21, 0x28	; 40
     9a2:	60 e0       	ldi	r22, 0x00	; 0
     9a4:	82 e8       	ldi	r24, 0x82	; 130
     9a6:	0e 94 57 14 	call	0x28ae	; 0x28ae <udd_ep_run>
	udd_ep_run(0x83, false, (uint8_t *)&isoBuf[250], 125, iso_callback);
     9aa:	2d e7       	ldi	r18, 0x7D	; 125
     9ac:	30 e0       	ldi	r19, 0x00	; 0
     9ae:	46 ec       	ldi	r20, 0xC6	; 198
     9b0:	58 e2       	ldi	r21, 0x28	; 40
     9b2:	60 e0       	ldi	r22, 0x00	; 0
     9b4:	83 e8       	ldi	r24, 0x83	; 131
     9b6:	0e 94 57 14 	call	0x28ae	; 0x28ae <udd_ep_run>
	udd_ep_run(0x84, false, (uint8_t *)&isoBuf[375], 125, iso_callback);
     9ba:	2d e7       	ldi	r18, 0x7D	; 125
     9bc:	30 e0       	ldi	r19, 0x00	; 0
     9be:	43 e4       	ldi	r20, 0x43	; 67
     9c0:	59 e2       	ldi	r21, 0x29	; 41
     9c2:	60 e0       	ldi	r22, 0x00	; 0
     9c4:	84 e8       	ldi	r24, 0x84	; 132
     9c6:	0e 94 57 14 	call	0x28ae	; 0x28ae <udd_ep_run>
	udd_ep_run(0x85, false, (uint8_t *)&isoBuf[500], 125, iso_callback);
     9ca:	2d e7       	ldi	r18, 0x7D	; 125
     9cc:	30 e0       	ldi	r19, 0x00	; 0
     9ce:	40 ec       	ldi	r20, 0xC0	; 192
     9d0:	59 e2       	ldi	r21, 0x29	; 41
     9d2:	60 e0       	ldi	r22, 0x00	; 0
     9d4:	85 e8       	ldi	r24, 0x85	; 133
     9d6:	0e 94 57 14 	call	0x28ae	; 0x28ae <udd_ep_run>
	udd_ep_run(0x86, false, (uint8_t *)&isoBuf[625], 125, iso_callback);
     9da:	2d e7       	ldi	r18, 0x7D	; 125
     9dc:	30 e0       	ldi	r19, 0x00	; 0
     9de:	4d e3       	ldi	r20, 0x3D	; 61
     9e0:	5a e2       	ldi	r21, 0x2A	; 42
     9e2:	60 e0       	ldi	r22, 0x00	; 0
     9e4:	86 e8       	ldi	r24, 0x86	; 134
     9e6:	0e 94 57 14 	call	0x28ae	; 0x28ae <udd_ep_run>
	return true;
}
     9ea:	81 e0       	ldi	r24, 0x01	; 1
     9ec:	1f 91       	pop	r17
     9ee:	0f 91       	pop	r16
     9f0:	08 95       	ret

000009f2 <main_vendor_disable>:

void main_vendor_disable(void)
{
	main_b_vendor_enable = false;
     9f2:	10 92 ba 20 	sts	0x20BA, r1	; 0x8020ba <main_b_vendor_enable>
     9f6:	08 95       	ret

000009f8 <main_setup_out_received>:
}

bool main_setup_out_received(void)
{
	return 1;
}
     9f8:	81 e0       	ldi	r24, 0x01	; 1
     9fa:	08 95       	ret

000009fc <main_setup_in_received>:

bool main_setup_in_received(void)
{
	return true;
}
     9fc:	81 e0       	ldi	r24, 0x01	; 1
     9fe:	08 95       	ret

00000a00 <tiny_adc_ch0setup>:
		
	return;
}

void tiny_adc_ch0setup(unsigned char gain_mask){
	ADCA.CH0.CTRL = 0x00; //Reset
     a00:	e0 e0       	ldi	r30, 0x00	; 0
     a02:	f2 e0       	ldi	r31, 0x02	; 2
     a04:	10 a2       	std	Z+32, r1	; 0x20
	ADCA.CH0.CTRL = ADC_CH_START_bm | (gain_mask&0x1c) | ADC_CH_INPUTMODE_DIFFWGAIN_gc;
     a06:	98 2f       	mov	r25, r24
     a08:	9c 71       	andi	r25, 0x1C	; 28
     a0a:	93 68       	ori	r25, 0x83	; 131
     a0c:	90 a3       	std	Z+32, r25	; 0x20
	#ifdef VERO
			ADCA.CH0.MUXCTRL = ADC_CH_MUXPOS_PIN0_gc | ((gain_mask&0x80) ? ADC_CH_MUXNEG_PIN6_gc :  ADC_CH_MUXNEG_PIN4_gc);
	#else
			ADCA.CH0.MUXCTRL = ((gain_mask&0x80) ? ADC_CH_MUXPOS_PIN2_gc :  ADC_CH_MUXPOS_PIN0_gc) | ((gain_mask&0x80) ? ADC_CH_MUXNEG_PIN6_gc :  ADC_CH_MUXNEG_PIN4_gc);
     a0e:	88 23       	and	r24, r24
     a10:	1c f4       	brge	.+6      	; 0xa18 <tiny_adc_ch0setup+0x18>
     a12:	90 e1       	ldi	r25, 0x10	; 16
     a14:	82 e0       	ldi	r24, 0x02	; 2
     a16:	02 c0       	rjmp	.+4      	; 0xa1c <tiny_adc_ch0setup+0x1c>
     a18:	90 e0       	ldi	r25, 0x00	; 0
     a1a:	80 e0       	ldi	r24, 0x00	; 0
     a1c:	89 2b       	or	r24, r25
     a1e:	e0 e0       	ldi	r30, 0x00	; 0
     a20:	f2 e0       	ldi	r31, 0x02	; 2
     a22:	81 a3       	std	Z+33, r24	; 0x21
	#endif
	ADCA.CH0.INTCTRL = ADC_CH_INTLVL_OFF_gc;
     a24:	12 a2       	std	Z+34, r1	; 0x22
	ADCA.CH0.SCAN = 0x00;  //Disable scanning
     a26:	16 a2       	std	Z+38, r1	; 0x26
     a28:	08 95       	ret

00000a2a <tiny_adc_ch1setup>:
}

void tiny_adc_ch1setup(unsigned char gain_mask){
	ADCA.CH2.CTRL = 0x00; //Reset
     a2a:	e0 e0       	ldi	r30, 0x00	; 0
     a2c:	f2 e0       	ldi	r31, 0x02	; 2
     a2e:	10 aa       	std	Z+48, r1	; 0x30
	ADCA.CH2.CTRL = ADC_CH_START_bm | gain_mask | ADC_CH_INPUTMODE_DIFFWGAIN_gc;
     a30:	83 68       	ori	r24, 0x83	; 131
     a32:	80 ab       	std	Z+48, r24	; 0x30
	ADCA.CH2.MUXCTRL = ADC_CH_MUXPOS_PIN2_gc | ADC_CH_MUXNEG_PIN4_gc;
     a34:	80 e1       	ldi	r24, 0x10	; 16
     a36:	81 ab       	std	Z+49, r24	; 0x31
	ADCA.CH2.INTCTRL = ADC_CH_INTLVL_OFF_gc;
     a38:	12 aa       	std	Z+50, r1	; 0x32
	ADCA.CH2.SCAN = 0x00;  //Disable scanning
     a3a:	16 aa       	std	Z+54, r1	; 0x36
     a3c:	08 95       	ret

00000a3e <tiny_adc_pid_setup>:
}

void tiny_adc_pid_setup(void){
	ADCA.CH1.CTRL = 0x00; //Reset
     a3e:	e0 e0       	ldi	r30, 0x00	; 0
     a40:	f2 e0       	ldi	r31, 0x02	; 2
     a42:	10 a6       	std	Z+40, r1	; 0x28
	ADCA.CH1.CTRL = ADC_CH_START_bm | ADC_CH_GAIN_1X_gc | ADC_CH_INPUTMODE_DIFFWGAIN_gc;
     a44:	83 e8       	ldi	r24, 0x83	; 131
     a46:	80 a7       	std	Z+40, r24	; 0x28
	ADCA.CH1.MUXCTRL = ADC_CH_MUXPOS_PIN5_gc | 0b00000111;
     a48:	8f e2       	ldi	r24, 0x2F	; 47
     a4a:	81 a7       	std	Z+41, r24	; 0x29
	ADCA.CH1.INTCTRL = ADC_CH_INTLVL_OFF_gc;
     a4c:	12 a6       	std	Z+42, r1	; 0x2a
	ADCA.CH1.SCAN = 0x00;  //Disable scanning
     a4e:	16 a6       	std	Z+46, r1	; 0x2e
     a50:	08 95       	ret

00000a52 <ReadCalibrationByte>:
//FROM: http://www.avrfreaks.net/forum/xmega-production-signature-row
uint8_t ReadCalibrationByte(uint8_t index){
	uint8_t result;

	/* Load the NVM Command register to read the calibration row. */
	NVM_CMD = NVM_CMD_READ_CALIB_ROW_gc;
     a52:	aa ec       	ldi	r26, 0xCA	; 202
     a54:	b1 e0       	ldi	r27, 0x01	; 1
     a56:	92 e0       	ldi	r25, 0x02	; 2
     a58:	9c 93       	st	X, r25
	result = pgm_read_byte(index);
     a5a:	e8 2f       	mov	r30, r24
     a5c:	f0 e0       	ldi	r31, 0x00	; 0
     a5e:	84 91       	lpm	r24, Z

	/* Clean up NVM Command register. */
	NVM_CMD = NVM_CMD_NO_OPERATION_gc;
     a60:	1c 92       	st	X, r1

	return( result );
}
     a62:	08 95       	ret

00000a64 <tiny_adc_setup>:
// These 2 files need to be included in order to read
// the production calibration values from EEPROM
#include <avr/pgmspace.h>
#include <stddef.h>

void tiny_adc_setup(unsigned char ch2_enable, unsigned char seven_fiddy_ksps){
     a64:	cf 93       	push	r28
     a66:	df 93       	push	r29
	PR.PRPA &=0b11111101;
     a68:	e0 e7       	ldi	r30, 0x70	; 112
     a6a:	f0 e0       	ldi	r31, 0x00	; 0
     a6c:	91 81       	ldd	r25, Z+1	; 0x01
     a6e:	9d 7f       	andi	r25, 0xFD	; 253
     a70:	91 83       	std	Z+1, r25	; 0x01
	
	ADCA.CTRLA = 0x00; //Turn off
     a72:	10 92 00 02 	sts	0x0200, r1	; 0x800200 <__TEXT_REGION_LENGTH__+0x700200>
	ADCA.CTRLB = ADC_FREERUN_bm | (seven_fiddy_ksps == 2 ? ADC_RESOLUTION_LEFT12BIT_gc : ADC_RESOLUTION_8BIT_gc) | ADC_CONMODE_bm ;
     a76:	62 30       	cpi	r22, 0x02	; 2
     a78:	31 f1       	breq	.+76     	; 0xac6 <tiny_adc_setup+0x62>
     a7a:	e0 e0       	ldi	r30, 0x00	; 0
     a7c:	f2 e0       	ldi	r31, 0x02	; 2
     a7e:	9c e1       	ldi	r25, 0x1C	; 28
     a80:	91 83       	std	Z+1, r25	; 0x01
	ADCA.REFCTRL = ADC_REFSEL_INTVCC2_gc;
     a82:	90 e4       	ldi	r25, 0x40	; 64
     a84:	92 83       	std	Z+2, r25	; 0x02
	ADCA.EVCTRL = ch2_enable ? ADC_SWEEP_0123_gc : ADC_SWEEP_01_gc;  //Non-zero causes issues with interrupts!  ;.;		
     a86:	81 11       	cpse	r24, r1
     a88:	02 c0       	rjmp	.+4      	; 0xa8e <tiny_adc_setup+0x2a>
     a8a:	80 e4       	ldi	r24, 0x40	; 64
     a8c:	01 c0       	rjmp	.+2      	; 0xa90 <tiny_adc_setup+0x2c>
     a8e:	80 ec       	ldi	r24, 0xC0	; 192
     a90:	80 93 03 02 	sts	0x0203, r24	; 0x800203 <__TEXT_REGION_LENGTH__+0x700203>
	
	#if OVERCLOCK == 48
		ADCA.PRESCALER = seven_fiddy_ksps == 1 ? ADC_PRESCALER_DIV32_gc : ADC_PRESCALER_DIV64_gc;  //ADC Clock = Sysclock/128
     a94:	61 30       	cpi	r22, 0x01	; 1
     a96:	11 f0       	breq	.+4      	; 0xa9c <tiny_adc_setup+0x38>
     a98:	84 e0       	ldi	r24, 0x04	; 4
     a9a:	01 c0       	rjmp	.+2      	; 0xa9e <tiny_adc_setup+0x3a>
     a9c:	83 e0       	ldi	r24, 0x03	; 3
     a9e:	c0 e0       	ldi	r28, 0x00	; 0
     aa0:	d2 e0       	ldi	r29, 0x02	; 2
     aa2:	8c 83       	std	Y+4, r24	; 0x04
	#else
		ADCA.PRESCALER = seven_fiddy_ksps == 1 ? ADC_PRESCALER_DIV16_gc : ADC_PRESCALER_DIV32_gc;  //ADC Clock = Sysclock/128
	#endif
	ADCA.CALL = ReadCalibrationByte(offsetof(NVM_PROD_SIGNATURES_t, ADCACAL0));	//Load calibration bytes from production row.
     aa4:	80 e2       	ldi	r24, 0x20	; 32
     aa6:	d5 df       	rcall	.-86     	; 0xa52 <ReadCalibrationByte>
     aa8:	8c 87       	std	Y+12, r24	; 0x0c
	ADCA.CALH = ReadCalibrationByte(offsetof(NVM_PROD_SIGNATURES_t, ADCACAL1));	//Load calibration bytes from production row.
     aaa:	81 e2       	ldi	r24, 0x21	; 33
     aac:	d2 df       	rcall	.-92     	; 0xa52 <ReadCalibrationByte>
     aae:	8d 87       	std	Y+13, r24	; 0x0d
	ADCA.CMP = 0x0000;		//No compare used
     ab0:	18 8e       	std	Y+24, r1	; 0x18
     ab2:	19 8e       	std	Y+25, r1	; 0x19

	ADCA.CTRLA = ADC_ENABLE_bm;
     ab4:	81 e0       	ldi	r24, 0x01	; 1
     ab6:	88 83       	st	Y, r24
	
	tiny_adc_pid_setup();
     ab8:	c2 df       	rcall	.-124    	; 0xa3e <tiny_adc_pid_setup>
     aba:	0e c0       	rjmp	.+28     	; 0xad8 <tiny_adc_setup+0x74>
	PR.PRPA &=0b11111101;
	
	ADCA.CTRLA = 0x00; //Turn off
	ADCA.CTRLB = ADC_FREERUN_bm | (seven_fiddy_ksps == 2 ? ADC_RESOLUTION_LEFT12BIT_gc : ADC_RESOLUTION_8BIT_gc) | ADC_CONMODE_bm ;
	ADCA.REFCTRL = ADC_REFSEL_INTVCC2_gc;
	ADCA.EVCTRL = ch2_enable ? ADC_SWEEP_0123_gc : ADC_SWEEP_01_gc;  //Non-zero causes issues with interrupts!  ;.;		
     abc:	80 ec       	ldi	r24, 0xC0	; 192
     abe:	80 93 03 02 	sts	0x0203, r24	; 0x800203 <__TEXT_REGION_LENGTH__+0x700203>
	
	#if OVERCLOCK == 48
		ADCA.PRESCALER = seven_fiddy_ksps == 1 ? ADC_PRESCALER_DIV32_gc : ADC_PRESCALER_DIV64_gc;  //ADC Clock = Sysclock/128
     ac2:	84 e0       	ldi	r24, 0x04	; 4
     ac4:	ec cf       	rjmp	.-40     	; 0xa9e <tiny_adc_setup+0x3a>

void tiny_adc_setup(unsigned char ch2_enable, unsigned char seven_fiddy_ksps){
	PR.PRPA &=0b11111101;
	
	ADCA.CTRLA = 0x00; //Turn off
	ADCA.CTRLB = ADC_FREERUN_bm | (seven_fiddy_ksps == 2 ? ADC_RESOLUTION_LEFT12BIT_gc : ADC_RESOLUTION_8BIT_gc) | ADC_CONMODE_bm ;
     ac6:	e0 e0       	ldi	r30, 0x00	; 0
     ac8:	f2 e0       	ldi	r31, 0x02	; 2
     aca:	9e e1       	ldi	r25, 0x1E	; 30
     acc:	91 83       	std	Z+1, r25	; 0x01
	ADCA.REFCTRL = ADC_REFSEL_INTVCC2_gc;
     ace:	90 e4       	ldi	r25, 0x40	; 64
     ad0:	92 83       	std	Z+2, r25	; 0x02
	ADCA.EVCTRL = ch2_enable ? ADC_SWEEP_0123_gc : ADC_SWEEP_01_gc;  //Non-zero causes issues with interrupts!  ;.;		
     ad2:	81 11       	cpse	r24, r1
     ad4:	f3 cf       	rjmp	.-26     	; 0xabc <tiny_adc_setup+0x58>
     ad6:	d9 cf       	rjmp	.-78     	; 0xa8a <tiny_adc_setup+0x26>
	ADCA.CTRLA = ADC_ENABLE_bm;
	
	tiny_adc_pid_setup();
		
	return;
}
     ad8:	df 91       	pop	r29
     ada:	cf 91       	pop	r28
     adc:	08 95       	ret

00000ade <__vector_71>:
	NVM_CMD = NVM_CMD_NO_OPERATION_gc;

	return( result );
}

ISR(ADCA_CH0_vect){
     ade:	1f 92       	push	r1
     ae0:	0f 92       	push	r0
     ae2:	0f b6       	in	r0, 0x3f	; 63
     ae4:	0f 92       	push	r0
     ae6:	11 24       	eor	r1, r1
     ae8:	8f 93       	push	r24
	...
	asm("nop");
	asm("nop");
	asm("nop");
	asm("nop");
	ADCA.CH0.INTFLAGS = 0x01;
     af2:	81 e0       	ldi	r24, 0x01	; 1
     af4:	80 93 23 02 	sts	0x0223, r24	; 0x800223 <__TEXT_REGION_LENGTH__+0x700223>
     af8:	8f 91       	pop	r24
     afa:	0f 90       	pop	r0
     afc:	0f be       	out	0x3f, r0	; 63
     afe:	0f 90       	pop	r0
     b00:	1f 90       	pop	r1
     b02:	18 95       	reti

00000b04 <tiny_dac_setup>:
#include "tiny_adc.h"

#include <avr/pgmspace.h>
#include <stddef.h>

void tiny_dac_setup(void){
     b04:	cf 93       	push	r28
     b06:	df 93       	push	r29
	
	//Turn on in PR
	PR.PRPB &=0b11111011;
     b08:	e0 e7       	ldi	r30, 0x70	; 112
     b0a:	f0 e0       	ldi	r31, 0x00	; 0
     b0c:	82 81       	ldd	r24, Z+2	; 0x02
     b0e:	8b 7f       	andi	r24, 0xFB	; 251
     b10:	82 83       	std	Z+2, r24	; 0x02
	
	DACB.CTRLA = DAC_CH1EN_bm | DAC_CH0EN_bm | DAC_ENABLE_bm;
     b12:	c0 e2       	ldi	r28, 0x20	; 32
     b14:	d3 e0       	ldi	r29, 0x03	; 3
     b16:	8d e0       	ldi	r24, 0x0D	; 13
     b18:	88 83       	st	Y, r24
	DACB.CTRLB = DAC_CHSEL_DUAL_gc;
     b1a:	80 e4       	ldi	r24, 0x40	; 64
     b1c:	89 83       	std	Y+1, r24	; 0x01
	DACB.CTRLC = DAC_REFSEL_AVCC_gc | DAC_LEFTADJ_bm;
     b1e:	89 e0       	ldi	r24, 0x09	; 9
     b20:	8a 83       	std	Y+2, r24	; 0x02
	//EVCTRL unset
	//DACB.CH0DATAH = 127;//contains (8-bit) sample, assuming left adjust!
	
	//TODO: Calibrate
	DACB.CH0GAINCAL = ReadCalibrationByte(offsetof(NVM_PROD_SIGNATURES_t, DACB0GAINCAL));	//Load calibration bytes from production row.
     b22:	83 e3       	ldi	r24, 0x33	; 51
     b24:	96 df       	rcall	.-212    	; 0xa52 <ReadCalibrationByte>
     b26:	88 87       	std	Y+8, r24	; 0x08
	DACB.CH0OFFSETCAL = ReadCalibrationByte(offsetof(NVM_PROD_SIGNATURES_t, DACB0OFFCAL));	//Load calibration bytes from production row.
     b28:	82 e3       	ldi	r24, 0x32	; 50
     b2a:	93 df       	rcall	.-218    	; 0xa52 <ReadCalibrationByte>
     b2c:	89 87       	std	Y+9, r24	; 0x09

	DACB.CH1GAINCAL = ReadCalibrationByte(offsetof(NVM_PROD_SIGNATURES_t, DACB1GAINCAL));	//Load calibration bytes from production row.
     b2e:	87 e3       	ldi	r24, 0x37	; 55
     b30:	90 df       	rcall	.-224    	; 0xa52 <ReadCalibrationByte>
     b32:	8a 87       	std	Y+10, r24	; 0x0a
	DACB.CH1OFFSETCAL = ReadCalibrationByte(offsetof(NVM_PROD_SIGNATURES_t, DACB1OFFCAL));	//Load calibration bytes from production row.
     b34:	86 e3       	ldi	r24, 0x36	; 54
     b36:	8d df       	rcall	.-230    	; 0xa52 <ReadCalibrationByte>
     b38:	8b 87       	std	Y+11, r24	; 0x0b

	//Set up for triple mode!
	PORTB.DIR |= 0x03;
     b3a:	e0 e2       	ldi	r30, 0x20	; 32
     b3c:	f6 e0       	ldi	r31, 0x06	; 6
     b3e:	80 81       	ld	r24, Z
     b40:	83 60       	ori	r24, 0x03	; 3
     b42:	80 83       	st	Z, r24
	PORTB.OUT = 0x00;
     b44:	14 82       	std	Z+4, r1	; 0x04
     b46:	df 91       	pop	r29
     b48:	cf 91       	pop	r28
     b4a:	08 95       	ret

00000b4c <tiny_dma_setup>:
		median_TRFCNT_delay = 1; //Wait a few frames before actually setting median_TRFCNT, in case a SOF interrupt was queued during tiny_dma_set_mode_xxx.
		DMA.CH0.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!	
		
}

void tiny_dma_loop_mode_7(void){
     b4c:	e0 e7       	ldi	r30, 0x70	; 112
     b4e:	f0 e0       	ldi	r31, 0x00	; 0
     b50:	80 81       	ld	r24, Z
     b52:	8e 7f       	andi	r24, 0xFE	; 254
     b54:	80 83       	st	Z, r24
     b56:	83 e8       	ldi	r24, 0x83	; 131
     b58:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__TEXT_REGION_LENGTH__+0x700100>
     b5c:	08 95       	ret

00000b5e <tiny_dma_flush>:
     b5e:	e0 e0       	ldi	r30, 0x00	; 0
     b60:	f1 e0       	ldi	r31, 0x01	; 1
     b62:	10 8a       	std	Z+16, r1	; 0x10
     b64:	80 e4       	ldi	r24, 0x40	; 64
     b66:	80 8b       	std	Z+16, r24	; 0x10
     b68:	10 a2       	std	Z+32, r1	; 0x20
     b6a:	80 a3       	std	Z+32, r24	; 0x20
     b6c:	10 aa       	std	Z+48, r1	; 0x30
     b6e:	80 ab       	std	Z+48, r24	; 0x30
     b70:	e0 e4       	ldi	r30, 0x40	; 64
     b72:	f1 e0       	ldi	r31, 0x01	; 1
     b74:	10 82       	st	Z, r1
     b76:	80 83       	st	Z, r24
     b78:	10 92 b9 20 	sts	0x20B9, r1	; 0x8020b9 <b1_state>
     b7c:	10 92 b8 20 	sts	0x20B8, r1	; 0x8020b8 <b2_state>
     b80:	81 e0       	ldi	r24, 0x01	; 1
     b82:	80 93 b7 20 	sts	0x20B7, r24	; 0x8020b7 <usb_state>
     b86:	10 92 9c 23 	sts	0x239C, r1	; 0x80239c <dma_ch0_ran>
     b8a:	10 92 9d 23 	sts	0x239D, r1	; 0x80239d <dma_ch0_ran+0x1>
     b8e:	10 92 9a 23 	sts	0x239A, r1	; 0x80239a <dma_ch1_ran>
     b92:	10 92 9b 23 	sts	0x239B, r1	; 0x80239b <dma_ch1_ran+0x1>
     b96:	08 95       	ret

00000b98 <tiny_dma_delayed_set>:
     b98:	80 93 ca 25 	sts	0x25CA, r24	; 0x8025ca <futureMode>
     b9c:	81 e0       	ldi	r24, 0x01	; 1
     b9e:	80 93 af 20 	sts	0x20AF, r24	; 0x8020af <modeChanged>
     ba2:	08 95       	ret

00000ba4 <tiny_dma_set_mode_0>:
     ba4:	cf 93       	push	r28
     ba6:	df 93       	push	r29
     ba8:	10 92 09 20 	sts	0x2009, r1	; 0x802009 <global_mode>
     bac:	d8 df       	rcall	.-80     	; 0xb5e <tiny_dma_flush>
     bae:	c0 e0       	ldi	r28, 0x00	; 0
     bb0:	d1 e0       	ldi	r29, 0x01	; 1
     bb2:	1e aa       	std	Y+54, r1	; 0x36
     bb4:	84 e2       	ldi	r24, 0x24	; 36
     bb6:	88 ab       	std	Y+48, r24	; 0x30
     bb8:	19 aa       	std	Y+49, r1	; 0x31
     bba:	49 e5       	ldi	r20, 0x59	; 89
     bbc:	4a ab       	std	Y+50, r20	; 0x32
     bbe:	32 e0       	ldi	r19, 0x02	; 2
     bc0:	3b ab       	std	Y+51, r19	; 0x33
     bc2:	60 91 0b 20 	lds	r22, 0x200B	; 0x80200b <auxDacBufLen>
     bc6:	70 91 0c 20 	lds	r23, 0x200C	; 0x80200c <auxDacBufLen+0x1>
     bca:	6c ab       	std	Y+52, r22	; 0x34
     bcc:	7d ab       	std	Y+53, r23	; 0x35
     bce:	6b ec       	ldi	r22, 0xCB	; 203
     bd0:	75 e2       	ldi	r23, 0x25	; 37
     bd2:	68 af       	std	Y+56, r22	; 0x38
     bd4:	79 af       	std	Y+57, r23	; 0x39
     bd6:	1a ae       	std	Y+58, r1	; 0x3a
     bd8:	9b e3       	ldi	r25, 0x3B	; 59
     bda:	9c af       	std	Y+60, r25	; 0x3c
     bdc:	93 e0       	ldi	r25, 0x03	; 3
     bde:	90 93 3d 01 	sts	0x013D, r25	; 0x80013d <__TEXT_REGION_LENGTH__+0x70013d>
     be2:	10 92 3e 01 	sts	0x013E, r1	; 0x80013e <__TEXT_REGION_LENGTH__+0x70013e>
     be6:	28 a9       	ldd	r18, Y+48	; 0x30
     be8:	20 68       	ori	r18, 0x80	; 128
     bea:	28 ab       	std	Y+48, r18	; 0x30
     bec:	10 92 46 01 	sts	0x0146, r1	; 0x800146 <__TEXT_REGION_LENGTH__+0x700146>
     bf0:	e0 e4       	ldi	r30, 0x40	; 64
     bf2:	f1 e0       	ldi	r31, 0x01	; 1
     bf4:	80 83       	st	Z, r24
     bf6:	10 92 41 01 	sts	0x0141, r1	; 0x800141 <__TEXT_REGION_LENGTH__+0x700141>
     bfa:	40 93 42 01 	sts	0x0142, r20	; 0x800142 <__TEXT_REGION_LENGTH__+0x700142>
     bfe:	90 93 43 01 	sts	0x0143, r25	; 0x800143 <__TEXT_REGION_LENGTH__+0x700143>
     c02:	40 91 0d 20 	lds	r20, 0x200D	; 0x80200d <dacBuf_len>
     c06:	50 91 0e 20 	lds	r21, 0x200E	; 0x80200e <dacBuf_len+0x1>
     c0a:	40 93 44 01 	sts	0x0144, r20	; 0x800144 <__TEXT_REGION_LENGTH__+0x700144>
     c0e:	50 93 45 01 	sts	0x0145, r21	; 0x800145 <__TEXT_REGION_LENGTH__+0x700145>
     c12:	4a eb       	ldi	r20, 0xBA	; 186
     c14:	53 e2       	ldi	r21, 0x23	; 35
     c16:	40 93 48 01 	sts	0x0148, r20	; 0x800148 <__TEXT_REGION_LENGTH__+0x700148>
     c1a:	50 93 49 01 	sts	0x0149, r21	; 0x800149 <__TEXT_REGION_LENGTH__+0x700149>
     c1e:	10 92 4a 01 	sts	0x014A, r1	; 0x80014a <__TEXT_REGION_LENGTH__+0x70014a>
     c22:	29 e3       	ldi	r18, 0x39	; 57
     c24:	20 93 4c 01 	sts	0x014C, r18	; 0x80014c <__TEXT_REGION_LENGTH__+0x70014c>
     c28:	90 93 4d 01 	sts	0x014D, r25	; 0x80014d <__TEXT_REGION_LENGTH__+0x70014d>
     c2c:	10 92 4e 01 	sts	0x014E, r1	; 0x80014e <__TEXT_REGION_LENGTH__+0x70014e>
     c30:	90 81       	ld	r25, Z
     c32:	90 68       	ori	r25, 0x80	; 128
     c34:	90 83       	st	Z, r25
     c36:	18 8a       	std	Y+16, r1	; 0x10
     c38:	90 e4       	ldi	r25, 0x40	; 64
     c3a:	98 8b       	std	Y+16, r25	; 0x10
     c3c:	88 8b       	std	Y+16, r24	; 0x10
     c3e:	19 8a       	std	Y+17, r1	; 0x11
     c40:	95 e9       	ldi	r25, 0x95	; 149
     c42:	9a 8b       	std	Y+18, r25	; 0x12
     c44:	90 e1       	ldi	r25, 0x10	; 16
     c46:	9b 8b       	std	Y+19, r25	; 0x13
     c48:	4e ee       	ldi	r20, 0xEE	; 238
     c4a:	52 e0       	ldi	r21, 0x02	; 2
     c4c:	4c 8b       	std	Y+20, r20	; 0x14
     c4e:	5d 8b       	std	Y+21, r21	; 0x15
     c50:	88 8f       	std	Y+24, r24	; 0x18
     c52:	39 8f       	std	Y+25, r19	; 0x19
     c54:	1a 8e       	std	Y+26, r1	; 0x1a
     c56:	8c ec       	ldi	r24, 0xCC	; 204
     c58:	97 e2       	ldi	r25, 0x27	; 39
     c5a:	8c 8f       	std	Y+28, r24	; 0x1c
     c5c:	9d 8f       	std	Y+29, r25	; 0x1d
     c5e:	1e 8e       	std	Y+30, r1	; 0x1e
     c60:	68 ec       	ldi	r22, 0xC8	; 200
     c62:	70 e0       	ldi	r23, 0x00	; 0
     c64:	84 ef       	ldi	r24, 0xF4	; 244
     c66:	91 e0       	ldi	r25, 0x01	; 1
     c68:	36 dd       	rcall	.-1428   	; 0x6d6 <tiny_calibration_synchronise_phase>
     c6a:	88 ec       	ldi	r24, 0xC8	; 200
     c6c:	90 e0       	ldi	r25, 0x00	; 0
     c6e:	80 93 07 20 	sts	0x2007, r24	; 0x802007 <median_TRFCNT>
     c72:	90 93 08 20 	sts	0x2008, r25	; 0x802008 <median_TRFCNT+0x1>
     c76:	81 e0       	ldi	r24, 0x01	; 1
     c78:	80 93 06 20 	sts	0x2006, r24	; 0x802006 <median_TRFCNT_delay>
     c7c:	88 89       	ldd	r24, Y+16	; 0x10
     c7e:	80 68       	ori	r24, 0x80	; 128
     c80:	88 8b       	std	Y+16, r24	; 0x10
     c82:	df 91       	pop	r29
     c84:	cf 91       	pop	r28
     c86:	08 95       	ret

00000c88 <tiny_dma_set_mode_1>:
     c88:	1f 93       	push	r17
     c8a:	cf 93       	push	r28
     c8c:	df 93       	push	r29
     c8e:	11 e0       	ldi	r17, 0x01	; 1
     c90:	10 93 09 20 	sts	0x2009, r17	; 0x802009 <global_mode>
     c94:	64 df       	rcall	.-312    	; 0xb5e <tiny_dma_flush>
     c96:	c0 e0       	ldi	r28, 0x00	; 0
     c98:	d1 e0       	ldi	r29, 0x01	; 1
     c9a:	18 aa       	std	Y+48, r1	; 0x30
     c9c:	80 e4       	ldi	r24, 0x40	; 64
     c9e:	88 ab       	std	Y+48, r24	; 0x30
     ca0:	84 e0       	ldi	r24, 0x04	; 4
     ca2:	88 ab       	std	Y+48, r24	; 0x30
     ca4:	19 aa       	std	Y+49, r1	; 0x31
     ca6:	1a aa       	std	Y+50, r1	; 0x32
     ca8:	4b e4       	ldi	r20, 0x4B	; 75
     caa:	4b ab       	std	Y+51, r20	; 0x33
     cac:	1c aa       	std	Y+52, r1	; 0x34
     cae:	1d aa       	std	Y+53, r1	; 0x35
     cb0:	1e aa       	std	Y+54, r1	; 0x36
     cb2:	8a e0       	ldi	r24, 0x0A	; 10
     cb4:	90 e2       	ldi	r25, 0x20	; 32
     cb6:	88 af       	std	Y+56, r24	; 0x38
     cb8:	99 af       	std	Y+57, r25	; 0x39
     cba:	1a ae       	std	Y+58, r1	; 0x3a
     cbc:	70 ea       	ldi	r23, 0xA0	; 160
     cbe:	7c af       	std	Y+60, r23	; 0x3c
     cc0:	68 e0       	ldi	r22, 0x08	; 8
     cc2:	60 93 3d 01 	sts	0x013D, r22	; 0x80013d <__TEXT_REGION_LENGTH__+0x70013d>
     cc6:	10 92 3e 01 	sts	0x013E, r1	; 0x80013e <__TEXT_REGION_LENGTH__+0x70013e>
     cca:	88 a9       	ldd	r24, Y+48	; 0x30
     ccc:	80 6a       	ori	r24, 0xA0	; 160
     cce:	88 ab       	std	Y+48, r24	; 0x30
     cd0:	e0 ea       	ldi	r30, 0xA0	; 160
     cd2:	f8 e0       	ldi	r31, 0x08	; 8
     cd4:	85 e5       	ldi	r24, 0x55	; 85
     cd6:	80 83       	st	Z, r24
     cd8:	80 83       	st	Z, r24
     cda:	10 92 46 01 	sts	0x0146, r1	; 0x800146 <__TEXT_REGION_LENGTH__+0x700146>
     cde:	e0 e4       	ldi	r30, 0x40	; 64
     ce0:	f1 e0       	ldi	r31, 0x01	; 1
     ce2:	84 e2       	ldi	r24, 0x24	; 36
     ce4:	80 83       	st	Z, r24
     ce6:	10 92 41 01 	sts	0x0141, r1	; 0x800141 <__TEXT_REGION_LENGTH__+0x700141>
     cea:	99 e5       	ldi	r25, 0x59	; 89
     cec:	90 93 42 01 	sts	0x0142, r25	; 0x800142 <__TEXT_REGION_LENGTH__+0x700142>
     cf0:	32 e0       	ldi	r19, 0x02	; 2
     cf2:	30 93 43 01 	sts	0x0143, r19	; 0x800143 <__TEXT_REGION_LENGTH__+0x700143>
     cf6:	a0 91 0b 20 	lds	r26, 0x200B	; 0x80200b <auxDacBufLen>
     cfa:	b0 91 0c 20 	lds	r27, 0x200C	; 0x80200c <auxDacBufLen+0x1>
     cfe:	a0 93 44 01 	sts	0x0144, r26	; 0x800144 <__TEXT_REGION_LENGTH__+0x700144>
     d02:	b0 93 45 01 	sts	0x0145, r27	; 0x800145 <__TEXT_REGION_LENGTH__+0x700145>
     d06:	ab ec       	ldi	r26, 0xCB	; 203
     d08:	b5 e2       	ldi	r27, 0x25	; 37
     d0a:	a0 93 48 01 	sts	0x0148, r26	; 0x800148 <__TEXT_REGION_LENGTH__+0x700148>
     d0e:	b0 93 49 01 	sts	0x0149, r27	; 0x800149 <__TEXT_REGION_LENGTH__+0x700149>
     d12:	10 92 4a 01 	sts	0x014A, r1	; 0x80014a <__TEXT_REGION_LENGTH__+0x70014a>
     d16:	9b e3       	ldi	r25, 0x3B	; 59
     d18:	90 93 4c 01 	sts	0x014C, r25	; 0x80014c <__TEXT_REGION_LENGTH__+0x70014c>
     d1c:	93 e0       	ldi	r25, 0x03	; 3
     d1e:	90 93 4d 01 	sts	0x014D, r25	; 0x80014d <__TEXT_REGION_LENGTH__+0x70014d>
     d22:	10 92 4e 01 	sts	0x014E, r1	; 0x80014e <__TEXT_REGION_LENGTH__+0x70014e>
     d26:	20 81       	ld	r18, Z
     d28:	20 68       	ori	r18, 0x80	; 128
     d2a:	20 83       	st	Z, r18
     d2c:	88 a3       	std	Y+32, r24	; 0x20
     d2e:	99 a3       	std	Y+33, r25	; 0x21
     d30:	25 e9       	ldi	r18, 0x95	; 149
     d32:	2a a3       	std	Y+34, r18	; 0x22
     d34:	4b a3       	std	Y+35, r20	; 0x23
     d36:	4e ee       	ldi	r20, 0xEE	; 238
     d38:	52 e0       	ldi	r21, 0x02	; 2
     d3a:	4c a3       	std	Y+36, r20	; 0x24
     d3c:	5d a3       	std	Y+37, r21	; 0x25
     d3e:	78 a7       	std	Y+40, r23	; 0x28
     d40:	69 a7       	std	Y+41, r22	; 0x29
     d42:	1a a6       	std	Y+42, r1	; 0x2a
     d44:	6a eb       	ldi	r22, 0xBA	; 186
     d46:	7a e2       	ldi	r23, 0x2A	; 42
     d48:	6c a7       	std	Y+44, r22	; 0x2c
     d4a:	7d a7       	std	Y+45, r23	; 0x2d
     d4c:	1e a6       	std	Y+46, r1	; 0x2e
     d4e:	88 8b       	std	Y+16, r24	; 0x10
     d50:	99 8b       	std	Y+17, r25	; 0x11
     d52:	2a 8b       	std	Y+18, r18	; 0x12
     d54:	90 e1       	ldi	r25, 0x10	; 16
     d56:	9b 8b       	std	Y+19, r25	; 0x13
     d58:	4c 8b       	std	Y+20, r20	; 0x14
     d5a:	5d 8b       	std	Y+21, r21	; 0x15
     d5c:	88 8f       	std	Y+24, r24	; 0x18
     d5e:	39 8f       	std	Y+25, r19	; 0x19
     d60:	1a 8e       	std	Y+26, r1	; 0x1a
     d62:	8c ec       	ldi	r24, 0xCC	; 204
     d64:	97 e2       	ldi	r25, 0x27	; 39
     d66:	8c 8f       	std	Y+28, r24	; 0x1c
     d68:	9d 8f       	std	Y+29, r25	; 0x1d
     d6a:	1e 8e       	std	Y+30, r1	; 0x1e
     d6c:	68 ec       	ldi	r22, 0xC8	; 200
     d6e:	70 e0       	ldi	r23, 0x00	; 0
     d70:	84 ef       	ldi	r24, 0xF4	; 244
     d72:	91 e0       	ldi	r25, 0x01	; 1
     d74:	b0 dc       	rcall	.-1696   	; 0x6d6 <tiny_calibration_synchronise_phase>
     d76:	88 ec       	ldi	r24, 0xC8	; 200
     d78:	90 e0       	ldi	r25, 0x00	; 0
     d7a:	80 93 07 20 	sts	0x2007, r24	; 0x802007 <median_TRFCNT>
     d7e:	90 93 08 20 	sts	0x2008, r25	; 0x802008 <median_TRFCNT+0x1>
     d82:	10 93 06 20 	sts	0x2006, r17	; 0x802006 <median_TRFCNT_delay>
     d86:	88 a1       	ldd	r24, Y+32	; 0x20
     d88:	80 68       	ori	r24, 0x80	; 128
     d8a:	88 a3       	std	Y+32, r24	; 0x20
     d8c:	88 89       	ldd	r24, Y+16	; 0x10
     d8e:	80 68       	ori	r24, 0x80	; 128
     d90:	88 8b       	std	Y+16, r24	; 0x10
     d92:	df 91       	pop	r29
     d94:	cf 91       	pop	r28
     d96:	1f 91       	pop	r17
     d98:	08 95       	ret

00000d9a <tiny_dma_set_mode_2>:
     d9a:	1f 93       	push	r17
     d9c:	cf 93       	push	r28
     d9e:	df 93       	push	r29
     da0:	12 e0       	ldi	r17, 0x02	; 2
     da2:	10 93 09 20 	sts	0x2009, r17	; 0x802009 <global_mode>
     da6:	db de       	rcall	.-586    	; 0xb5e <tiny_dma_flush>
     da8:	c0 e0       	ldi	r28, 0x00	; 0
     daa:	d1 e0       	ldi	r29, 0x01	; 1
     dac:	1e aa       	std	Y+54, r1	; 0x36
     dae:	84 e2       	ldi	r24, 0x24	; 36
     db0:	88 ab       	std	Y+48, r24	; 0x30
     db2:	19 aa       	std	Y+49, r1	; 0x31
     db4:	39 e5       	ldi	r19, 0x59	; 89
     db6:	3a ab       	std	Y+50, r19	; 0x32
     db8:	1b ab       	std	Y+51, r17	; 0x33
     dba:	40 91 0b 20 	lds	r20, 0x200B	; 0x80200b <auxDacBufLen>
     dbe:	50 91 0c 20 	lds	r21, 0x200C	; 0x80200c <auxDacBufLen+0x1>
     dc2:	4c ab       	std	Y+52, r20	; 0x34
     dc4:	5d ab       	std	Y+53, r21	; 0x35
     dc6:	4b ec       	ldi	r20, 0xCB	; 203
     dc8:	55 e2       	ldi	r21, 0x25	; 37
     dca:	48 af       	std	Y+56, r20	; 0x38
     dcc:	59 af       	std	Y+57, r21	; 0x39
     dce:	1a ae       	std	Y+58, r1	; 0x3a
     dd0:	9b e3       	ldi	r25, 0x3B	; 59
     dd2:	9c af       	std	Y+60, r25	; 0x3c
     dd4:	93 e0       	ldi	r25, 0x03	; 3
     dd6:	90 93 3d 01 	sts	0x013D, r25	; 0x80013d <__TEXT_REGION_LENGTH__+0x70013d>
     dda:	10 92 3e 01 	sts	0x013E, r1	; 0x80013e <__TEXT_REGION_LENGTH__+0x70013e>
     dde:	28 a9       	ldd	r18, Y+48	; 0x30
     de0:	20 68       	ori	r18, 0x80	; 128
     de2:	28 ab       	std	Y+48, r18	; 0x30
     de4:	10 92 46 01 	sts	0x0146, r1	; 0x800146 <__TEXT_REGION_LENGTH__+0x700146>
     de8:	e0 e4       	ldi	r30, 0x40	; 64
     dea:	f1 e0       	ldi	r31, 0x01	; 1
     dec:	80 83       	st	Z, r24
     dee:	10 92 41 01 	sts	0x0141, r1	; 0x800141 <__TEXT_REGION_LENGTH__+0x700141>
     df2:	30 93 42 01 	sts	0x0142, r19	; 0x800142 <__TEXT_REGION_LENGTH__+0x700142>
     df6:	90 93 43 01 	sts	0x0143, r25	; 0x800143 <__TEXT_REGION_LENGTH__+0x700143>
     dfa:	20 91 0d 20 	lds	r18, 0x200D	; 0x80200d <dacBuf_len>
     dfe:	30 91 0e 20 	lds	r19, 0x200E	; 0x80200e <dacBuf_len+0x1>
     e02:	20 93 44 01 	sts	0x0144, r18	; 0x800144 <__TEXT_REGION_LENGTH__+0x700144>
     e06:	30 93 45 01 	sts	0x0145, r19	; 0x800145 <__TEXT_REGION_LENGTH__+0x700145>
     e0a:	2a eb       	ldi	r18, 0xBA	; 186
     e0c:	33 e2       	ldi	r19, 0x23	; 35
     e0e:	20 93 48 01 	sts	0x0148, r18	; 0x800148 <__TEXT_REGION_LENGTH__+0x700148>
     e12:	30 93 49 01 	sts	0x0149, r19	; 0x800149 <__TEXT_REGION_LENGTH__+0x700149>
     e16:	10 92 4a 01 	sts	0x014A, r1	; 0x80014a <__TEXT_REGION_LENGTH__+0x70014a>
     e1a:	29 e3       	ldi	r18, 0x39	; 57
     e1c:	20 93 4c 01 	sts	0x014C, r18	; 0x80014c <__TEXT_REGION_LENGTH__+0x70014c>
     e20:	90 93 4d 01 	sts	0x014D, r25	; 0x80014d <__TEXT_REGION_LENGTH__+0x70014d>
     e24:	10 92 4e 01 	sts	0x014E, r1	; 0x80014e <__TEXT_REGION_LENGTH__+0x70014e>
     e28:	90 81       	ld	r25, Z
     e2a:	90 68       	ori	r25, 0x80	; 128
     e2c:	90 83       	st	Z, r25
     e2e:	18 8a       	std	Y+16, r1	; 0x10
     e30:	90 e4       	ldi	r25, 0x40	; 64
     e32:	98 8b       	std	Y+16, r25	; 0x10
     e34:	88 8b       	std	Y+16, r24	; 0x10
     e36:	19 8a       	std	Y+17, r1	; 0x11
     e38:	45 e9       	ldi	r20, 0x95	; 149
     e3a:	4a 8b       	std	Y+18, r20	; 0x12
     e3c:	90 e1       	ldi	r25, 0x10	; 16
     e3e:	9b 8b       	std	Y+19, r25	; 0x13
     e40:	2e ee       	ldi	r18, 0xEE	; 238
     e42:	32 e0       	ldi	r19, 0x02	; 2
     e44:	2c 8b       	std	Y+20, r18	; 0x14
     e46:	3d 8b       	std	Y+21, r19	; 0x15
     e48:	88 8f       	std	Y+24, r24	; 0x18
     e4a:	19 8f       	std	Y+25, r17	; 0x19
     e4c:	1a 8e       	std	Y+26, r1	; 0x1a
     e4e:	6c ec       	ldi	r22, 0xCC	; 204
     e50:	77 e2       	ldi	r23, 0x27	; 39
     e52:	6c 8f       	std	Y+28, r22	; 0x1c
     e54:	7d 8f       	std	Y+29, r23	; 0x1d
     e56:	1e 8e       	std	Y+30, r1	; 0x1e
     e58:	88 a3       	std	Y+32, r24	; 0x20
     e5a:	19 a2       	std	Y+33, r1	; 0x21
     e5c:	4a a3       	std	Y+34, r20	; 0x22
     e5e:	9b a3       	std	Y+35, r25	; 0x23
     e60:	2c a3       	std	Y+36, r18	; 0x24
     e62:	3d a3       	std	Y+37, r19	; 0x25
     e64:	84 e3       	ldi	r24, 0x34	; 52
     e66:	88 a7       	std	Y+40, r24	; 0x28
     e68:	19 a7       	std	Y+41, r17	; 0x29
     e6a:	1a a6       	std	Y+42, r1	; 0x2a
     e6c:	8a eb       	ldi	r24, 0xBA	; 186
     e6e:	9a e2       	ldi	r25, 0x2A	; 42
     e70:	8c a7       	std	Y+44, r24	; 0x2c
     e72:	9d a7       	std	Y+45, r25	; 0x2d
     e74:	1e a6       	std	Y+46, r1	; 0x2e
     e76:	68 ec       	ldi	r22, 0xC8	; 200
     e78:	70 e0       	ldi	r23, 0x00	; 0
     e7a:	84 ef       	ldi	r24, 0xF4	; 244
     e7c:	91 e0       	ldi	r25, 0x01	; 1
     e7e:	2b dc       	rcall	.-1962   	; 0x6d6 <tiny_calibration_synchronise_phase>
     e80:	88 ec       	ldi	r24, 0xC8	; 200
     e82:	90 e0       	ldi	r25, 0x00	; 0
     e84:	80 93 07 20 	sts	0x2007, r24	; 0x802007 <median_TRFCNT>
     e88:	90 93 08 20 	sts	0x2008, r25	; 0x802008 <median_TRFCNT+0x1>
     e8c:	81 e0       	ldi	r24, 0x01	; 1
     e8e:	80 93 06 20 	sts	0x2006, r24	; 0x802006 <median_TRFCNT_delay>
     e92:	88 89       	ldd	r24, Y+16	; 0x10
     e94:	80 68       	ori	r24, 0x80	; 128
     e96:	88 8b       	std	Y+16, r24	; 0x10
     e98:	88 a1       	ldd	r24, Y+32	; 0x20
     e9a:	80 68       	ori	r24, 0x80	; 128
     e9c:	88 a3       	std	Y+32, r24	; 0x20
     e9e:	df 91       	pop	r29
     ea0:	cf 91       	pop	r28
     ea2:	1f 91       	pop	r17
     ea4:	08 95       	ret

00000ea6 <tiny_dma_set_mode_3>:
     ea6:	1f 93       	push	r17
     ea8:	cf 93       	push	r28
     eaa:	df 93       	push	r29
     eac:	13 e0       	ldi	r17, 0x03	; 3
     eae:	10 93 09 20 	sts	0x2009, r17	; 0x802009 <global_mode>
     eb2:	55 de       	rcall	.-854    	; 0xb5e <tiny_dma_flush>
     eb4:	c0 e0       	ldi	r28, 0x00	; 0
     eb6:	d1 e0       	ldi	r29, 0x01	; 1
     eb8:	18 a2       	std	Y+32, r1	; 0x20
     eba:	50 e4       	ldi	r21, 0x40	; 64
     ebc:	58 a3       	std	Y+32, r21	; 0x20
     ebe:	84 e0       	ldi	r24, 0x04	; 4
     ec0:	88 a3       	std	Y+32, r24	; 0x20
     ec2:	19 a2       	std	Y+33, r1	; 0x21
     ec4:	1a a2       	std	Y+34, r1	; 0x22
     ec6:	4b e4       	ldi	r20, 0x4B	; 75
     ec8:	4b a3       	std	Y+35, r20	; 0x23
     eca:	1c a2       	std	Y+36, r1	; 0x24
     ecc:	1d a2       	std	Y+37, r1	; 0x25
     ece:	1e a2       	std	Y+38, r1	; 0x26
     ed0:	8a e0       	ldi	r24, 0x0A	; 10
     ed2:	90 e2       	ldi	r25, 0x20	; 32
     ed4:	88 a7       	std	Y+40, r24	; 0x28
     ed6:	99 a7       	std	Y+41, r25	; 0x29
     ed8:	1a a6       	std	Y+42, r1	; 0x2a
     eda:	30 ea       	ldi	r19, 0xA0	; 160
     edc:	3c a7       	std	Y+44, r19	; 0x2c
     ede:	28 e0       	ldi	r18, 0x08	; 8
     ee0:	2d a7       	std	Y+45, r18	; 0x2d
     ee2:	1e a6       	std	Y+46, r1	; 0x2e
     ee4:	88 a1       	ldd	r24, Y+32	; 0x20
     ee6:	80 6a       	ori	r24, 0xA0	; 160
     ee8:	88 a3       	std	Y+32, r24	; 0x20
     eea:	85 e5       	ldi	r24, 0x55	; 85
     eec:	80 93 a0 08 	sts	0x08A0, r24	; 0x8008a0 <__TEXT_REGION_LENGTH__+0x7008a0>
     ef0:	1e aa       	std	Y+54, r1	; 0x36
     ef2:	84 e2       	ldi	r24, 0x24	; 36
     ef4:	88 ab       	std	Y+48, r24	; 0x30
     ef6:	19 aa       	std	Y+49, r1	; 0x31
     ef8:	69 e5       	ldi	r22, 0x59	; 89
     efa:	6a ab       	std	Y+50, r22	; 0x32
     efc:	1b ab       	std	Y+51, r17	; 0x33
     efe:	e0 91 0d 20 	lds	r30, 0x200D	; 0x80200d <dacBuf_len>
     f02:	f0 91 0e 20 	lds	r31, 0x200E	; 0x80200e <dacBuf_len+0x1>
     f06:	ec ab       	std	Y+52, r30	; 0x34
     f08:	fd ab       	std	Y+53, r31	; 0x35
     f0a:	ea eb       	ldi	r30, 0xBA	; 186
     f0c:	f3 e2       	ldi	r31, 0x23	; 35
     f0e:	e8 af       	std	Y+56, r30	; 0x38
     f10:	f9 af       	std	Y+57, r31	; 0x39
     f12:	1a ae       	std	Y+58, r1	; 0x3a
     f14:	99 e3       	ldi	r25, 0x39	; 57
     f16:	9c af       	std	Y+60, r25	; 0x3c
     f18:	10 93 3d 01 	sts	0x013D, r17	; 0x80013d <__TEXT_REGION_LENGTH__+0x70013d>
     f1c:	10 92 3e 01 	sts	0x013E, r1	; 0x80013e <__TEXT_REGION_LENGTH__+0x70013e>
     f20:	98 a9       	ldd	r25, Y+48	; 0x30
     f22:	90 68       	ori	r25, 0x80	; 128
     f24:	98 ab       	std	Y+48, r25	; 0x30
     f26:	10 92 46 01 	sts	0x0146, r1	; 0x800146 <__TEXT_REGION_LENGTH__+0x700146>
     f2a:	e0 e4       	ldi	r30, 0x40	; 64
     f2c:	f1 e0       	ldi	r31, 0x01	; 1
     f2e:	80 83       	st	Z, r24
     f30:	10 92 41 01 	sts	0x0141, r1	; 0x800141 <__TEXT_REGION_LENGTH__+0x700141>
     f34:	60 93 42 01 	sts	0x0142, r22	; 0x800142 <__TEXT_REGION_LENGTH__+0x700142>
     f38:	92 e0       	ldi	r25, 0x02	; 2
     f3a:	90 93 43 01 	sts	0x0143, r25	; 0x800143 <__TEXT_REGION_LENGTH__+0x700143>
     f3e:	60 91 0b 20 	lds	r22, 0x200B	; 0x80200b <auxDacBufLen>
     f42:	70 91 0c 20 	lds	r23, 0x200C	; 0x80200c <auxDacBufLen+0x1>
     f46:	60 93 44 01 	sts	0x0144, r22	; 0x800144 <__TEXT_REGION_LENGTH__+0x700144>
     f4a:	70 93 45 01 	sts	0x0145, r23	; 0x800145 <__TEXT_REGION_LENGTH__+0x700145>
     f4e:	6b ec       	ldi	r22, 0xCB	; 203
     f50:	75 e2       	ldi	r23, 0x25	; 37
     f52:	60 93 48 01 	sts	0x0148, r22	; 0x800148 <__TEXT_REGION_LENGTH__+0x700148>
     f56:	70 93 49 01 	sts	0x0149, r23	; 0x800149 <__TEXT_REGION_LENGTH__+0x700149>
     f5a:	10 92 4a 01 	sts	0x014A, r1	; 0x80014a <__TEXT_REGION_LENGTH__+0x70014a>
     f5e:	9b e3       	ldi	r25, 0x3B	; 59
     f60:	90 93 4c 01 	sts	0x014C, r25	; 0x80014c <__TEXT_REGION_LENGTH__+0x70014c>
     f64:	10 93 4d 01 	sts	0x014D, r17	; 0x80014d <__TEXT_REGION_LENGTH__+0x70014d>
     f68:	10 92 4e 01 	sts	0x014E, r1	; 0x80014e <__TEXT_REGION_LENGTH__+0x70014e>
     f6c:	90 81       	ld	r25, Z
     f6e:	90 68       	ori	r25, 0x80	; 128
     f70:	90 83       	st	Z, r25
     f72:	18 8a       	std	Y+16, r1	; 0x10
     f74:	58 8b       	std	Y+16, r21	; 0x10
     f76:	88 8b       	std	Y+16, r24	; 0x10
     f78:	19 8a       	std	Y+17, r1	; 0x11
     f7a:	85 e9       	ldi	r24, 0x95	; 149
     f7c:	8a 8b       	std	Y+18, r24	; 0x12
     f7e:	4b 8b       	std	Y+19, r20	; 0x13
     f80:	8e ee       	ldi	r24, 0xEE	; 238
     f82:	92 e0       	ldi	r25, 0x02	; 2
     f84:	8c 8b       	std	Y+20, r24	; 0x14
     f86:	9d 8b       	std	Y+21, r25	; 0x15
     f88:	38 8f       	std	Y+24, r19	; 0x18
     f8a:	29 8f       	std	Y+25, r18	; 0x19
     f8c:	1a 8e       	std	Y+26, r1	; 0x1a
     f8e:	8c ec       	ldi	r24, 0xCC	; 204
     f90:	97 e2       	ldi	r25, 0x27	; 39
     f92:	8c 8f       	std	Y+28, r24	; 0x1c
     f94:	9d 8f       	std	Y+29, r25	; 0x1d
     f96:	1e 8e       	std	Y+30, r1	; 0x1e
     f98:	68 ec       	ldi	r22, 0xC8	; 200
     f9a:	70 e0       	ldi	r23, 0x00	; 0
     f9c:	84 ef       	ldi	r24, 0xF4	; 244
     f9e:	91 e0       	ldi	r25, 0x01	; 1
     fa0:	9a db       	rcall	.-2252   	; 0x6d6 <tiny_calibration_synchronise_phase>
     fa2:	88 ec       	ldi	r24, 0xC8	; 200
     fa4:	90 e0       	ldi	r25, 0x00	; 0
     fa6:	80 93 07 20 	sts	0x2007, r24	; 0x802007 <median_TRFCNT>
     faa:	90 93 08 20 	sts	0x2008, r25	; 0x802008 <median_TRFCNT+0x1>
     fae:	81 e0       	ldi	r24, 0x01	; 1
     fb0:	80 93 06 20 	sts	0x2006, r24	; 0x802006 <median_TRFCNT_delay>
     fb4:	88 89       	ldd	r24, Y+16	; 0x10
     fb6:	80 68       	ori	r24, 0x80	; 128
     fb8:	88 8b       	std	Y+16, r24	; 0x10
     fba:	df 91       	pop	r29
     fbc:	cf 91       	pop	r28
     fbe:	1f 91       	pop	r17
     fc0:	08 95       	ret

00000fc2 <tiny_dma_set_mode_4>:
     fc2:	1f 93       	push	r17
     fc4:	cf 93       	push	r28
     fc6:	df 93       	push	r29
     fc8:	14 e0       	ldi	r17, 0x04	; 4
     fca:	10 93 09 20 	sts	0x2009, r17	; 0x802009 <global_mode>
     fce:	c7 dd       	rcall	.-1138   	; 0xb5e <tiny_dma_flush>
     fd0:	c0 e0       	ldi	r28, 0x00	; 0
     fd2:	d1 e0       	ldi	r29, 0x01	; 1
     fd4:	18 aa       	std	Y+48, r1	; 0x30
     fd6:	80 e4       	ldi	r24, 0x40	; 64
     fd8:	88 ab       	std	Y+48, r24	; 0x30
     fda:	18 ab       	std	Y+48, r17	; 0x30
     fdc:	19 aa       	std	Y+49, r1	; 0x31
     fde:	1a aa       	std	Y+50, r1	; 0x32
     fe0:	3b e4       	ldi	r19, 0x4B	; 75
     fe2:	3b ab       	std	Y+51, r19	; 0x33
     fe4:	1c aa       	std	Y+52, r1	; 0x34
     fe6:	1d aa       	std	Y+53, r1	; 0x35
     fe8:	1e aa       	std	Y+54, r1	; 0x36
     fea:	8a e0       	ldi	r24, 0x0A	; 10
     fec:	90 e2       	ldi	r25, 0x20	; 32
     fee:	88 af       	std	Y+56, r24	; 0x38
     ff0:	99 af       	std	Y+57, r25	; 0x39
     ff2:	1a ae       	std	Y+58, r1	; 0x3a
     ff4:	50 ea       	ldi	r21, 0xA0	; 160
     ff6:	5c af       	std	Y+60, r21	; 0x3c
     ff8:	88 e0       	ldi	r24, 0x08	; 8
     ffa:	80 93 3d 01 	sts	0x013D, r24	; 0x80013d <__TEXT_REGION_LENGTH__+0x70013d>
     ffe:	10 92 3e 01 	sts	0x013E, r1	; 0x80013e <__TEXT_REGION_LENGTH__+0x70013e>
    1002:	98 a9       	ldd	r25, Y+48	; 0x30
    1004:	90 6a       	ori	r25, 0xA0	; 160
    1006:	98 ab       	std	Y+48, r25	; 0x30
    1008:	95 e5       	ldi	r25, 0x55	; 85
    100a:	90 93 a0 08 	sts	0x08A0, r25	; 0x8008a0 <__TEXT_REGION_LENGTH__+0x7008a0>
    100e:	10 92 46 01 	sts	0x0146, r1	; 0x800146 <__TEXT_REGION_LENGTH__+0x700146>
    1012:	e0 e4       	ldi	r30, 0x40	; 64
    1014:	f1 e0       	ldi	r31, 0x01	; 1
    1016:	94 e2       	ldi	r25, 0x24	; 36
    1018:	90 83       	st	Z, r25
    101a:	10 92 41 01 	sts	0x0141, r1	; 0x800141 <__TEXT_REGION_LENGTH__+0x700141>
    101e:	29 e5       	ldi	r18, 0x59	; 89
    1020:	20 93 42 01 	sts	0x0142, r18	; 0x800142 <__TEXT_REGION_LENGTH__+0x700142>
    1024:	22 e0       	ldi	r18, 0x02	; 2
    1026:	20 93 43 01 	sts	0x0143, r18	; 0x800143 <__TEXT_REGION_LENGTH__+0x700143>
    102a:	60 91 0b 20 	lds	r22, 0x200B	; 0x80200b <auxDacBufLen>
    102e:	70 91 0c 20 	lds	r23, 0x200C	; 0x80200c <auxDacBufLen+0x1>
    1032:	60 93 44 01 	sts	0x0144, r22	; 0x800144 <__TEXT_REGION_LENGTH__+0x700144>
    1036:	70 93 45 01 	sts	0x0145, r23	; 0x800145 <__TEXT_REGION_LENGTH__+0x700145>
    103a:	6b ec       	ldi	r22, 0xCB	; 203
    103c:	75 e2       	ldi	r23, 0x25	; 37
    103e:	60 93 48 01 	sts	0x0148, r22	; 0x800148 <__TEXT_REGION_LENGTH__+0x700148>
    1042:	70 93 49 01 	sts	0x0149, r23	; 0x800149 <__TEXT_REGION_LENGTH__+0x700149>
    1046:	10 92 4a 01 	sts	0x014A, r1	; 0x80014a <__TEXT_REGION_LENGTH__+0x70014a>
    104a:	2b e3       	ldi	r18, 0x3B	; 59
    104c:	20 93 4c 01 	sts	0x014C, r18	; 0x80014c <__TEXT_REGION_LENGTH__+0x70014c>
    1050:	23 e0       	ldi	r18, 0x03	; 3
    1052:	20 93 4d 01 	sts	0x014D, r18	; 0x80014d <__TEXT_REGION_LENGTH__+0x70014d>
    1056:	10 92 4e 01 	sts	0x014E, r1	; 0x80014e <__TEXT_REGION_LENGTH__+0x70014e>
    105a:	20 81       	ld	r18, Z
    105c:	20 68       	ori	r18, 0x80	; 128
    105e:	20 83       	st	Z, r18
    1060:	98 8b       	std	Y+16, r25	; 0x10
    1062:	19 8a       	std	Y+17, r1	; 0x11
    1064:	45 e9       	ldi	r20, 0x95	; 149
    1066:	4a 8b       	std	Y+18, r20	; 0x12
    1068:	3b 8b       	std	Y+19, r19	; 0x13
    106a:	2e ee       	ldi	r18, 0xEE	; 238
    106c:	32 e0       	ldi	r19, 0x02	; 2
    106e:	2c 8b       	std	Y+20, r18	; 0x14
    1070:	3d 8b       	std	Y+21, r19	; 0x15
    1072:	58 8f       	std	Y+24, r21	; 0x18
    1074:	89 8f       	std	Y+25, r24	; 0x19
    1076:	1a 8e       	std	Y+26, r1	; 0x1a
    1078:	6c ec       	ldi	r22, 0xCC	; 204
    107a:	77 e2       	ldi	r23, 0x27	; 39
    107c:	6c 8f       	std	Y+28, r22	; 0x1c
    107e:	7d 8f       	std	Y+29, r23	; 0x1d
    1080:	1e 8e       	std	Y+30, r1	; 0x1e
    1082:	98 a3       	std	Y+32, r25	; 0x20
    1084:	19 a2       	std	Y+33, r1	; 0x21
    1086:	4a a3       	std	Y+34, r20	; 0x22
    1088:	9a e4       	ldi	r25, 0x4A	; 74
    108a:	9b a3       	std	Y+35, r25	; 0x23
    108c:	2c a3       	std	Y+36, r18	; 0x24
    108e:	3d a3       	std	Y+37, r19	; 0x25
    1090:	93 ec       	ldi	r25, 0xC3	; 195
    1092:	98 a7       	std	Y+40, r25	; 0x28
    1094:	89 a7       	std	Y+41, r24	; 0x29
    1096:	1a a6       	std	Y+42, r1	; 0x2a
    1098:	8a eb       	ldi	r24, 0xBA	; 186
    109a:	9a e2       	ldi	r25, 0x2A	; 42
    109c:	8c a7       	std	Y+44, r24	; 0x2c
    109e:	9d a7       	std	Y+45, r25	; 0x2d
    10a0:	1e a6       	std	Y+46, r1	; 0x2e
    10a2:	68 ec       	ldi	r22, 0xC8	; 200
    10a4:	70 e0       	ldi	r23, 0x00	; 0
    10a6:	84 ef       	ldi	r24, 0xF4	; 244
    10a8:	91 e0       	ldi	r25, 0x01	; 1
    10aa:	15 db       	rcall	.-2518   	; 0x6d6 <tiny_calibration_synchronise_phase>
    10ac:	88 ec       	ldi	r24, 0xC8	; 200
    10ae:	90 e0       	ldi	r25, 0x00	; 0
    10b0:	80 93 07 20 	sts	0x2007, r24	; 0x802007 <median_TRFCNT>
    10b4:	90 93 08 20 	sts	0x2008, r25	; 0x802008 <median_TRFCNT+0x1>
    10b8:	81 e0       	ldi	r24, 0x01	; 1
    10ba:	80 93 06 20 	sts	0x2006, r24	; 0x802006 <median_TRFCNT_delay>
    10be:	88 89       	ldd	r24, Y+16	; 0x10
    10c0:	80 68       	ori	r24, 0x80	; 128
    10c2:	88 8b       	std	Y+16, r24	; 0x10
    10c4:	88 a1       	ldd	r24, Y+32	; 0x20
    10c6:	80 68       	ori	r24, 0x80	; 128
    10c8:	88 a3       	std	Y+32, r24	; 0x20
    10ca:	df 91       	pop	r29
    10cc:	cf 91       	pop	r28
    10ce:	1f 91       	pop	r17
    10d0:	08 95       	ret

000010d2 <tiny_dma_set_mode_5>:
    10d2:	ff cf       	rjmp	.-2      	; 0x10d2 <tiny_dma_set_mode_5>

000010d4 <tiny_dma_set_mode_6>:
    10d4:	cf 93       	push	r28
    10d6:	df 93       	push	r29
    10d8:	86 e0       	ldi	r24, 0x06	; 6
    10da:	80 93 09 20 	sts	0x2009, r24	; 0x802009 <global_mode>
    10de:	3f dd       	rcall	.-1410   	; 0xb5e <tiny_dma_flush>
    10e0:	c0 e0       	ldi	r28, 0x00	; 0
    10e2:	d1 e0       	ldi	r29, 0x01	; 1
    10e4:	1e aa       	std	Y+54, r1	; 0x36
    10e6:	84 e2       	ldi	r24, 0x24	; 36
    10e8:	88 ab       	std	Y+48, r24	; 0x30
    10ea:	19 aa       	std	Y+49, r1	; 0x31
    10ec:	39 e5       	ldi	r19, 0x59	; 89
    10ee:	3a ab       	std	Y+50, r19	; 0x32
    10f0:	93 e0       	ldi	r25, 0x03	; 3
    10f2:	9b ab       	std	Y+51, r25	; 0x33
    10f4:	40 91 0d 20 	lds	r20, 0x200D	; 0x80200d <dacBuf_len>
    10f8:	50 91 0e 20 	lds	r21, 0x200E	; 0x80200e <dacBuf_len+0x1>
    10fc:	4c ab       	std	Y+52, r20	; 0x34
    10fe:	5d ab       	std	Y+53, r21	; 0x35
    1100:	4a eb       	ldi	r20, 0xBA	; 186
    1102:	53 e2       	ldi	r21, 0x23	; 35
    1104:	48 af       	std	Y+56, r20	; 0x38
    1106:	59 af       	std	Y+57, r21	; 0x39
    1108:	1a ae       	std	Y+58, r1	; 0x3a
    110a:	29 e3       	ldi	r18, 0x39	; 57
    110c:	2c af       	std	Y+60, r18	; 0x3c
    110e:	90 93 3d 01 	sts	0x013D, r25	; 0x80013d <__TEXT_REGION_LENGTH__+0x70013d>
    1112:	10 92 3e 01 	sts	0x013E, r1	; 0x80013e <__TEXT_REGION_LENGTH__+0x70013e>
    1116:	28 a9       	ldd	r18, Y+48	; 0x30
    1118:	20 68       	ori	r18, 0x80	; 128
    111a:	28 ab       	std	Y+48, r18	; 0x30
    111c:	10 92 46 01 	sts	0x0146, r1	; 0x800146 <__TEXT_REGION_LENGTH__+0x700146>
    1120:	e0 e4       	ldi	r30, 0x40	; 64
    1122:	f1 e0       	ldi	r31, 0x01	; 1
    1124:	80 83       	st	Z, r24
    1126:	10 92 41 01 	sts	0x0141, r1	; 0x800141 <__TEXT_REGION_LENGTH__+0x700141>
    112a:	30 93 42 01 	sts	0x0142, r19	; 0x800142 <__TEXT_REGION_LENGTH__+0x700142>
    112e:	32 e0       	ldi	r19, 0x02	; 2
    1130:	30 93 43 01 	sts	0x0143, r19	; 0x800143 <__TEXT_REGION_LENGTH__+0x700143>
    1134:	40 91 0b 20 	lds	r20, 0x200B	; 0x80200b <auxDacBufLen>
    1138:	50 91 0c 20 	lds	r21, 0x200C	; 0x80200c <auxDacBufLen+0x1>
    113c:	40 93 44 01 	sts	0x0144, r20	; 0x800144 <__TEXT_REGION_LENGTH__+0x700144>
    1140:	50 93 45 01 	sts	0x0145, r21	; 0x800145 <__TEXT_REGION_LENGTH__+0x700145>
    1144:	4b ec       	ldi	r20, 0xCB	; 203
    1146:	55 e2       	ldi	r21, 0x25	; 37
    1148:	40 93 48 01 	sts	0x0148, r20	; 0x800148 <__TEXT_REGION_LENGTH__+0x700148>
    114c:	50 93 49 01 	sts	0x0149, r21	; 0x800149 <__TEXT_REGION_LENGTH__+0x700149>
    1150:	10 92 4a 01 	sts	0x014A, r1	; 0x80014a <__TEXT_REGION_LENGTH__+0x70014a>
    1154:	2b e3       	ldi	r18, 0x3B	; 59
    1156:	20 93 4c 01 	sts	0x014C, r18	; 0x80014c <__TEXT_REGION_LENGTH__+0x70014c>
    115a:	90 93 4d 01 	sts	0x014D, r25	; 0x80014d <__TEXT_REGION_LENGTH__+0x70014d>
    115e:	10 92 4e 01 	sts	0x014E, r1	; 0x80014e <__TEXT_REGION_LENGTH__+0x70014e>
    1162:	20 81       	ld	r18, Z
    1164:	20 68       	ori	r18, 0x80	; 128
    1166:	20 83       	st	Z, r18
    1168:	18 8a       	std	Y+16, r1	; 0x10
    116a:	20 e4       	ldi	r18, 0x40	; 64
    116c:	28 8b       	std	Y+16, r18	; 0x10
    116e:	88 8b       	std	Y+16, r24	; 0x10
    1170:	99 8b       	std	Y+17, r25	; 0x11
    1172:	95 e9       	ldi	r25, 0x95	; 149
    1174:	9a 8b       	std	Y+18, r25	; 0x12
    1176:	90 e1       	ldi	r25, 0x10	; 16
    1178:	9b 8b       	std	Y+19, r25	; 0x13
    117a:	4c ed       	ldi	r20, 0xDC	; 220
    117c:	55 e0       	ldi	r21, 0x05	; 5
    117e:	4c 8b       	std	Y+20, r20	; 0x14
    1180:	5d 8b       	std	Y+21, r21	; 0x15
    1182:	88 8f       	std	Y+24, r24	; 0x18
    1184:	39 8f       	std	Y+25, r19	; 0x19
    1186:	1a 8e       	std	Y+26, r1	; 0x1a
    1188:	8c ec       	ldi	r24, 0xCC	; 204
    118a:	97 e2       	ldi	r25, 0x27	; 39
    118c:	8c 8f       	std	Y+28, r24	; 0x1c
    118e:	9d 8f       	std	Y+29, r25	; 0x1d
    1190:	1e 8e       	std	Y+30, r1	; 0x1e
    1192:	68 ec       	ldi	r22, 0xC8	; 200
    1194:	70 e0       	ldi	r23, 0x00	; 0
    1196:	84 ef       	ldi	r24, 0xF4	; 244
    1198:	91 e0       	ldi	r25, 0x01	; 1
    119a:	9d da       	rcall	.-2758   	; 0x6d6 <tiny_calibration_synchronise_phase>
    119c:	80 e9       	ldi	r24, 0x90	; 144
    119e:	91 e0       	ldi	r25, 0x01	; 1
    11a0:	80 93 07 20 	sts	0x2007, r24	; 0x802007 <median_TRFCNT>
    11a4:	90 93 08 20 	sts	0x2008, r25	; 0x802008 <median_TRFCNT+0x1>
    11a8:	81 e0       	ldi	r24, 0x01	; 1
    11aa:	80 93 06 20 	sts	0x2006, r24	; 0x802006 <median_TRFCNT_delay>
    11ae:	88 89       	ldd	r24, Y+16	; 0x10
    11b0:	80 68       	ori	r24, 0x80	; 128
    11b2:	88 8b       	std	Y+16, r24	; 0x10
    11b4:	df 91       	pop	r29
    11b6:	cf 91       	pop	r28
    11b8:	08 95       	ret

000011ba <tiny_dma_set_mode_7>:
    11ba:	cf 93       	push	r28
    11bc:	df 93       	push	r29
    11be:	87 e0       	ldi	r24, 0x07	; 7
    11c0:	80 93 09 20 	sts	0x2009, r24	; 0x802009 <global_mode>
    11c4:	cc dc       	rcall	.-1640   	; 0xb5e <tiny_dma_flush>
    11c6:	c0 e0       	ldi	r28, 0x00	; 0
    11c8:	d1 e0       	ldi	r29, 0x01	; 1
    11ca:	1e aa       	std	Y+54, r1	; 0x36
    11cc:	94 e2       	ldi	r25, 0x24	; 36
    11ce:	98 ab       	std	Y+48, r25	; 0x30
    11d0:	19 aa       	std	Y+49, r1	; 0x31
    11d2:	39 e5       	ldi	r19, 0x59	; 89
    11d4:	3a ab       	std	Y+50, r19	; 0x32
    11d6:	83 e0       	ldi	r24, 0x03	; 3
    11d8:	8b ab       	std	Y+51, r24	; 0x33
    11da:	40 91 0d 20 	lds	r20, 0x200D	; 0x80200d <dacBuf_len>
    11de:	50 91 0e 20 	lds	r21, 0x200E	; 0x80200e <dacBuf_len+0x1>
    11e2:	4c ab       	std	Y+52, r20	; 0x34
    11e4:	5d ab       	std	Y+53, r21	; 0x35
    11e6:	4a eb       	ldi	r20, 0xBA	; 186
    11e8:	53 e2       	ldi	r21, 0x23	; 35
    11ea:	48 af       	std	Y+56, r20	; 0x38
    11ec:	59 af       	std	Y+57, r21	; 0x39
    11ee:	1a ae       	std	Y+58, r1	; 0x3a
    11f0:	29 e3       	ldi	r18, 0x39	; 57
    11f2:	2c af       	std	Y+60, r18	; 0x3c
    11f4:	80 93 3d 01 	sts	0x013D, r24	; 0x80013d <__TEXT_REGION_LENGTH__+0x70013d>
    11f8:	10 92 3e 01 	sts	0x013E, r1	; 0x80013e <__TEXT_REGION_LENGTH__+0x70013e>
    11fc:	28 a9       	ldd	r18, Y+48	; 0x30
    11fe:	20 68       	ori	r18, 0x80	; 128
    1200:	28 ab       	std	Y+48, r18	; 0x30
    1202:	10 92 46 01 	sts	0x0146, r1	; 0x800146 <__TEXT_REGION_LENGTH__+0x700146>
    1206:	e0 e4       	ldi	r30, 0x40	; 64
    1208:	f1 e0       	ldi	r31, 0x01	; 1
    120a:	90 83       	st	Z, r25
    120c:	10 92 41 01 	sts	0x0141, r1	; 0x800141 <__TEXT_REGION_LENGTH__+0x700141>
    1210:	30 93 42 01 	sts	0x0142, r19	; 0x800142 <__TEXT_REGION_LENGTH__+0x700142>
    1214:	32 e0       	ldi	r19, 0x02	; 2
    1216:	30 93 43 01 	sts	0x0143, r19	; 0x800143 <__TEXT_REGION_LENGTH__+0x700143>
    121a:	40 91 0b 20 	lds	r20, 0x200B	; 0x80200b <auxDacBufLen>
    121e:	50 91 0c 20 	lds	r21, 0x200C	; 0x80200c <auxDacBufLen+0x1>
    1222:	40 93 44 01 	sts	0x0144, r20	; 0x800144 <__TEXT_REGION_LENGTH__+0x700144>
    1226:	50 93 45 01 	sts	0x0145, r21	; 0x800145 <__TEXT_REGION_LENGTH__+0x700145>
    122a:	4b ec       	ldi	r20, 0xCB	; 203
    122c:	55 e2       	ldi	r21, 0x25	; 37
    122e:	40 93 48 01 	sts	0x0148, r20	; 0x800148 <__TEXT_REGION_LENGTH__+0x700148>
    1232:	50 93 49 01 	sts	0x0149, r21	; 0x800149 <__TEXT_REGION_LENGTH__+0x700149>
    1236:	10 92 4a 01 	sts	0x014A, r1	; 0x80014a <__TEXT_REGION_LENGTH__+0x70014a>
    123a:	2b e3       	ldi	r18, 0x3B	; 59
    123c:	20 93 4c 01 	sts	0x014C, r18	; 0x80014c <__TEXT_REGION_LENGTH__+0x70014c>
    1240:	80 93 4d 01 	sts	0x014D, r24	; 0x80014d <__TEXT_REGION_LENGTH__+0x70014d>
    1244:	10 92 4e 01 	sts	0x014E, r1	; 0x80014e <__TEXT_REGION_LENGTH__+0x70014e>
    1248:	20 81       	ld	r18, Z
    124a:	20 68       	ori	r18, 0x80	; 128
    124c:	20 83       	st	Z, r18
    124e:	18 8a       	std	Y+16, r1	; 0x10
    1250:	20 e4       	ldi	r18, 0x40	; 64
    1252:	28 8b       	std	Y+16, r18	; 0x10
    1254:	25 e2       	ldi	r18, 0x25	; 37
    1256:	28 8b       	std	Y+16, r18	; 0x10
    1258:	89 8b       	std	Y+17, r24	; 0x11
    125a:	85 e9       	ldi	r24, 0x95	; 149
    125c:	8a 8b       	std	Y+18, r24	; 0x12
    125e:	80 e1       	ldi	r24, 0x10	; 16
    1260:	8b 8b       	std	Y+19, r24	; 0x13
    1262:	4c ed       	ldi	r20, 0xDC	; 220
    1264:	55 e0       	ldi	r21, 0x05	; 5
    1266:	4c 8b       	std	Y+20, r20	; 0x14
    1268:	5d 8b       	std	Y+21, r21	; 0x15
    126a:	98 8f       	std	Y+24, r25	; 0x18
    126c:	39 8f       	std	Y+25, r19	; 0x19
    126e:	1a 8e       	std	Y+26, r1	; 0x1a
    1270:	8c ec       	ldi	r24, 0xCC	; 204
    1272:	97 e2       	ldi	r25, 0x27	; 39
    1274:	8c 8f       	std	Y+28, r24	; 0x1c
    1276:	9d 8f       	std	Y+29, r25	; 0x1d
    1278:	1e 8e       	std	Y+30, r1	; 0x1e
    127a:	68 ec       	ldi	r22, 0xC8	; 200
    127c:	70 e0       	ldi	r23, 0x00	; 0
    127e:	84 ef       	ldi	r24, 0xF4	; 244
    1280:	91 e0       	ldi	r25, 0x01	; 1
    1282:	29 da       	rcall	.-2990   	; 0x6d6 <tiny_calibration_synchronise_phase>
    1284:	80 e9       	ldi	r24, 0x90	; 144
    1286:	91 e0       	ldi	r25, 0x01	; 1
    1288:	80 93 07 20 	sts	0x2007, r24	; 0x802007 <median_TRFCNT>
    128c:	90 93 08 20 	sts	0x2008, r25	; 0x802008 <median_TRFCNT+0x1>
    1290:	81 e0       	ldi	r24, 0x01	; 1
    1292:	80 93 06 20 	sts	0x2006, r24	; 0x802006 <median_TRFCNT_delay>
    1296:	88 89       	ldd	r24, Y+16	; 0x10
    1298:	80 68       	ori	r24, 0x80	; 128
    129a:	88 8b       	std	Y+16, r24	; 0x10
    129c:	df 91       	pop	r29
    129e:	cf 91       	pop	r28
    12a0:	08 95       	ret

000012a2 <__vector_6>:
}

ISR(DMA_CH0_vect){
    12a2:	1f 92       	push	r1
    12a4:	0f 92       	push	r0
    12a6:	0f b6       	in	r0, 0x3f	; 63
    12a8:	0f 92       	push	r0
    12aa:	11 24       	eor	r1, r1
    12ac:	8f 93       	push	r24
    12ae:	9f 93       	push	r25
    12b0:	ef 93       	push	r30
    12b2:	ff 93       	push	r31
	DMA.INTFLAGS = 0x01;
    12b4:	81 e0       	ldi	r24, 0x01	; 1
    12b6:	80 93 03 01 	sts	0x0103, r24	; 0x800103 <__TEXT_REGION_LENGTH__+0x700103>
	dma_ch0_ran++;
    12ba:	80 91 9c 23 	lds	r24, 0x239C	; 0x80239c <dma_ch0_ran>
    12be:	90 91 9d 23 	lds	r25, 0x239D	; 0x80239d <dma_ch0_ran+0x1>
    12c2:	01 96       	adiw	r24, 0x01	; 1
    12c4:	80 93 9c 23 	sts	0x239C, r24	; 0x80239c <dma_ch0_ran>
    12c8:	90 93 9d 23 	sts	0x239D, r25	; 0x80239d <dma_ch0_ran+0x1>
	uds.dma_ch0_cntL = dma_ch0_ran & 0xff;
    12cc:	80 91 9c 23 	lds	r24, 0x239C	; 0x80239c <dma_ch0_ran>
    12d0:	90 91 9d 23 	lds	r25, 0x239D	; 0x80239d <dma_ch0_ran+0x1>
    12d4:	ee e9       	ldi	r30, 0x9E	; 158
    12d6:	f3 e2       	ldi	r31, 0x23	; 35
    12d8:	87 8b       	std	Z+23, r24	; 0x17
	uds.dma_ch0_cntH = (dma_ch0_ran >> 8) & 0xff;
    12da:	80 91 9c 23 	lds	r24, 0x239C	; 0x80239c <dma_ch0_ran>
    12de:	90 91 9d 23 	lds	r25, 0x239D	; 0x80239d <dma_ch0_ran+0x1>
    12e2:	90 8f       	std	Z+24, r25	; 0x18
}
    12e4:	ff 91       	pop	r31
    12e6:	ef 91       	pop	r30
    12e8:	9f 91       	pop	r25
    12ea:	8f 91       	pop	r24
    12ec:	0f 90       	pop	r0
    12ee:	0f be       	out	0x3f, r0	; 63
    12f0:	0f 90       	pop	r0
    12f2:	1f 90       	pop	r1
    12f4:	18 95       	reti

000012f6 <__vector_7>:

ISR(DMA_CH1_vect){
    12f6:	1f 92       	push	r1
    12f8:	0f 92       	push	r0
    12fa:	0f b6       	in	r0, 0x3f	; 63
    12fc:	0f 92       	push	r0
    12fe:	11 24       	eor	r1, r1
    1300:	8f 93       	push	r24
    1302:	9f 93       	push	r25
    1304:	ef 93       	push	r30
    1306:	ff 93       	push	r31
	DMA.INTFLAGS = 0x02;
    1308:	82 e0       	ldi	r24, 0x02	; 2
    130a:	80 93 03 01 	sts	0x0103, r24	; 0x800103 <__TEXT_REGION_LENGTH__+0x700103>
	dma_ch1_ran++;
    130e:	80 91 9a 23 	lds	r24, 0x239A	; 0x80239a <dma_ch1_ran>
    1312:	90 91 9b 23 	lds	r25, 0x239B	; 0x80239b <dma_ch1_ran+0x1>
    1316:	01 96       	adiw	r24, 0x01	; 1
    1318:	80 93 9a 23 	sts	0x239A, r24	; 0x80239a <dma_ch1_ran>
    131c:	90 93 9b 23 	sts	0x239B, r25	; 0x80239b <dma_ch1_ran+0x1>
	uds.dma_ch1_cntL = dma_ch1_ran & 0xff;
    1320:	80 91 9a 23 	lds	r24, 0x239A	; 0x80239a <dma_ch1_ran>
    1324:	90 91 9b 23 	lds	r25, 0x239B	; 0x80239b <dma_ch1_ran+0x1>
    1328:	ee e9       	ldi	r30, 0x9E	; 158
    132a:	f3 e2       	ldi	r31, 0x23	; 35
    132c:	81 8f       	std	Z+25, r24	; 0x19
	uds.dma_ch1_cntH = (dma_ch1_ran >> 8) & 0xff;
    132e:	80 91 9a 23 	lds	r24, 0x239A	; 0x80239a <dma_ch1_ran>
    1332:	90 91 9b 23 	lds	r25, 0x239B	; 0x80239b <dma_ch1_ran+0x1>
    1336:	92 8f       	std	Z+26, r25	; 0x1a
}
    1338:	ff 91       	pop	r31
    133a:	ef 91       	pop	r30
    133c:	9f 91       	pop	r25
    133e:	8f 91       	pop	r24
    1340:	0f 90       	pop	r0
    1342:	0f be       	out	0x3f, r0	; 63
    1344:	0f 90       	pop	r0
    1346:	1f 90       	pop	r1
    1348:	18 95       	reti

0000134a <tiny_timer_setup>:
#define PSU_PER 2048	
#define jump 6

void tiny_timer_setup(void){
	//Turn everything on!
		PR.PRPC &= 0b11111100; //Enable TCC0, TCC1
    134a:	e0 e7       	ldi	r30, 0x70	; 112
    134c:	f0 e0       	ldi	r31, 0x00	; 0
    134e:	83 81       	ldd	r24, Z+3	; 0x03
    1350:	8c 7f       	andi	r24, 0xFC	; 252
    1352:	83 83       	std	Z+3, r24	; 0x03
		PR.PRPD &= 0b11111100; //Enable TCD0, TCD1
    1354:	84 81       	ldd	r24, Z+4	; 0x04
    1356:	8c 7f       	andi	r24, 0xFC	; 252
    1358:	84 83       	std	Z+4, r24	; 0x04
		PR.PRGEN &= 0b11111101; //Enable EVSYS
    135a:	80 81       	ld	r24, Z
    135c:	8d 7f       	andi	r24, 0xFD	; 253
    135e:	80 83       	st	Z, r24
	
	//Set up EVSYS
		EVSYS.CH2MUX = TCDAC_OVF;
    1360:	e0 e8       	ldi	r30, 0x80	; 128
    1362:	f1 e0       	ldi	r31, 0x01	; 1
    1364:	80 ec       	ldi	r24, 0xC0	; 192
    1366:	82 83       	std	Z+2, r24	; 0x02
		EVSYS.CH2CTRL = 0x00; //No filtering or Quadrature stuff
    1368:	12 86       	std	Z+10, r1	; 0x0a
		
		EVSYS.CH1MUX = TCDAC_AUX_OVF;
    136a:	88 ec       	ldi	r24, 0xC8	; 200
    136c:	81 83       	std	Z+1, r24	; 0x01
		EVSYS.CH1CTRL = 0x00; //No filtering or Quadrature stuff
    136e:	11 86       	std	Z+9, r1	; 0x09
			
	//Waveform (50Hz sin wave)
		TC_DAC.CTRLA = 0x04; //Some clk setting - not 100% sure since it was SW generated
    1370:	a0 e0       	ldi	r26, 0x00	; 0
    1372:	b8 e0       	ldi	r27, 0x08	; 8
    1374:	34 e0       	ldi	r19, 0x04	; 4
    1376:	3c 93       	st	X, r19
		TC_DAC.CTRLB = TC_WGMODE_SINGLESLOPE_gc;  //No enable is set
    1378:	23 e0       	ldi	r18, 0x03	; 3
    137a:	11 96       	adiw	r26, 0x01	; 1
    137c:	2c 93       	st	X, r18
    137e:	11 97       	sbiw	r26, 0x01	; 1
		TC_DAC.CTRLE = TC_BYTEM_NORMAL_gc;
    1380:	14 96       	adiw	r26, 0x04	; 4
    1382:	1c 92       	st	X, r1
    1384:	14 97       	sbiw	r26, 0x04	; 4
		TC_DAC.PER = 469;
    1386:	85 ed       	ldi	r24, 0xD5	; 213
    1388:	91 e0       	ldi	r25, 0x01	; 1
    138a:	96 96       	adiw	r26, 0x26	; 38
    138c:	8d 93       	st	X+, r24
    138e:	9c 93       	st	X, r25
    1390:	97 97       	sbiw	r26, 0x27	; 39
		TC_DAC.INTCTRLA = 0x00;
    1392:	16 96       	adiw	r26, 0x06	; 6
    1394:	1c 92       	st	X, r1
    1396:	16 97       	sbiw	r26, 0x06	; 6
	//Aux channel (blank 50Hz)
		TC_AUXDAC.CTRLA = 0x04; //Some clk setting - not 100% sure since it was SW generated
    1398:	e0 e4       	ldi	r30, 0x40	; 64
    139a:	f8 e0       	ldi	r31, 0x08	; 8
    139c:	30 83       	st	Z, r19
		TC_AUXDAC.CTRLB = TC_WGMODE_SINGLESLOPE_gc;  //No enable is set
    139e:	21 83       	std	Z+1, r18	; 0x01
		TC_AUXDAC.CTRLE = TC_BYTEM_NORMAL_gc;
    13a0:	14 82       	std	Z+4, r1	; 0x04
		TC_AUXDAC.PER = 469;
    13a2:	86 a3       	std	Z+38, r24	; 0x26
    13a4:	97 a3       	std	Z+39, r25	; 0x27
		TC_AUXDAC.INTCTRLA = 0x00;
    13a6:	16 82       	std	Z+6, r1	; 0x06
	
	//PSU 
		PORTD.DIR |= 0b00010000;
    13a8:	e0 e6       	ldi	r30, 0x60	; 96
    13aa:	f6 e0       	ldi	r31, 0x06	; 6
    13ac:	80 81       	ld	r24, Z
    13ae:	80 61       	ori	r24, 0x10	; 16
    13b0:	80 83       	st	Z, r24
		TC_PSU.CTRLB = 0x10 | TC_WGMODE_SINGLESLOPE_gc;  //CCAEN is set
    13b2:	e0 e4       	ldi	r30, 0x40	; 64
    13b4:	f9 e0       	ldi	r31, 0x09	; 9
    13b6:	83 e1       	ldi	r24, 0x13	; 19
    13b8:	81 83       	std	Z+1, r24	; 0x01
		TC_PSU.CTRLE = TC_BYTEM_NORMAL_gc;
    13ba:	14 82       	std	Z+4, r1	; 0x04
		TC_PSU.INTCTRLA = TC_OVFINTLVL_MED_gc;
    13bc:	82 e0       	ldi	r24, 0x02	; 2
    13be:	86 83       	std	Z+6, r24	; 0x06
		TC_PSU.PER = PSU_PER;  // Max value of CNT
    13c0:	a6 a3       	std	Z+38, r26	; 0x26
    13c2:	b7 a3       	std	Z+39, r27	; 0x27
		TC_PSU.CCA = 0; //Initial Duty cycle of 0%
    13c4:	10 a6       	std	Z+40, r1	; 0x28
    13c6:	11 a6       	std	Z+41, r1	; 0x29
		TC_PSU.CTRLA = TC_CLKSEL_DIV1_gc;
    13c8:	81 e0       	ldi	r24, 0x01	; 1
    13ca:	80 83       	st	Z, r24
    13cc:	08 95       	ret

000013ce <__vector_83>:
		TCC1.PER = 1800;  // Max value of CNT
		TCC1.CTRLA = TC_CLKSEL_DIV1_gc;
		*/
}

ISR(TC_PSU_OVF){
    13ce:	1f 92       	push	r1
    13d0:	0f 92       	push	r0
    13d2:	0f b6       	in	r0, 0x3f	; 63
    13d4:	0f 92       	push	r0
    13d6:	11 24       	eor	r1, r1
    13d8:	2f 93       	push	r18
    13da:	3f 93       	push	r19
    13dc:	4f 93       	push	r20
    13de:	5f 93       	push	r21
    13e0:	8f 93       	push	r24
    13e2:	9f 93       	push	r25
    13e4:	ef 93       	push	r30
    13e6:	ff 93       	push	r31
    13e8:	cf 93       	push	r28
    13ea:	df 93       	push	r29
    13ec:	1f 92       	push	r1
    13ee:	cd b7       	in	r28, 0x3d	; 61
    13f0:	de b7       	in	r29, 0x3e	; 62
	char tempvar;
	char err;
	volatile char nothing;
	TC_PSU.INTFLAGS = 0xff;
    13f2:	8f ef       	ldi	r24, 0xFF	; 255
    13f4:	80 93 4c 09 	sts	0x094C, r24	; 0x80094c <__TEXT_REGION_LENGTH__+0x70094c>
	if (global_mode == 7){
    13f8:	80 91 09 20 	lds	r24, 0x2009	; 0x802009 <global_mode>
    13fc:	87 30       	cpi	r24, 0x07	; 7
    13fe:	31 f4       	brne	.+12     	; 0x140c <__vector_83+0x3e>
		nothing = ADCA.CH1.RESL;
    1400:	e0 e0       	ldi	r30, 0x00	; 0
    1402:	f2 e0       	ldi	r31, 0x02	; 2
    1404:	84 a5       	ldd	r24, Z+44	; 0x2c
    1406:	89 83       	std	Y+1, r24	; 0x01
		tempvar = ADCA.CH1.RESH;
    1408:	95 a5       	ldd	r25, Z+45	; 0x2d
    140a:	02 c0       	rjmp	.+4      	; 0x1410 <__vector_83+0x42>
	}
	else{
		tempvar = ADCA.CH1.RESL;
    140c:	90 91 2c 02 	lds	r25, 0x022C	; 0x80022c <__TEXT_REGION_LENGTH__+0x70022c>
	}
	//tempvar = (global_mode == 7 ? (char) ADCA.CH1.RESH : (char) ADCA.CH1.RESL);
	//test_byte = tempvar;

	err = (char) (PSU_target - tempvar);
    1410:	80 91 b6 20 	lds	r24, 0x20B6	; 0x8020b6 <PSU_target>
    1414:	89 1b       	sub	r24, r25
	if ((err > 1) & ((unsigned short) TC_PSU.CCA < PSU_PER - jump) ){
    1416:	20 91 68 09 	lds	r18, 0x0968	; 0x800968 <__TEXT_REGION_LENGTH__+0x700968>
    141a:	30 91 69 09 	lds	r19, 0x0969	; 0x800969 <__TEXT_REGION_LENGTH__+0x700969>
    141e:	91 e0       	ldi	r25, 0x01	; 1
    1420:	82 30       	cpi	r24, 0x02	; 2
    1422:	0c f4       	brge	.+2      	; 0x1426 <__vector_83+0x58>
    1424:	90 e0       	ldi	r25, 0x00	; 0
    1426:	99 23       	and	r25, r25
    1428:	c9 f0       	breq	.+50     	; 0x145c <__vector_83+0x8e>
    142a:	91 e0       	ldi	r25, 0x01	; 1
    142c:	2a 3f       	cpi	r18, 0xFA	; 250
    142e:	37 40       	sbci	r19, 0x07	; 7
    1430:	08 f0       	brcs	.+2      	; 0x1434 <__vector_83+0x66>
    1432:	90 e0       	ldi	r25, 0x00	; 0
    1434:	99 23       	and	r25, r25
    1436:	91 f0       	breq	.+36     	; 0x145c <__vector_83+0x8e>
		TC_PSU.CCABUF = TC_PSU.CCA + ((err > 8) ? jump : 1);
    1438:	20 91 68 09 	lds	r18, 0x0968	; 0x800968 <__TEXT_REGION_LENGTH__+0x700968>
    143c:	30 91 69 09 	lds	r19, 0x0969	; 0x800969 <__TEXT_REGION_LENGTH__+0x700969>
    1440:	89 30       	cpi	r24, 0x09	; 9
    1442:	1c f4       	brge	.+6      	; 0x144a <__vector_83+0x7c>
    1444:	81 e0       	ldi	r24, 0x01	; 1
    1446:	90 e0       	ldi	r25, 0x00	; 0
    1448:	02 c0       	rjmp	.+4      	; 0x144e <__vector_83+0x80>
    144a:	86 e0       	ldi	r24, 0x06	; 6
    144c:	90 e0       	ldi	r25, 0x00	; 0
    144e:	82 0f       	add	r24, r18
    1450:	93 1f       	adc	r25, r19
    1452:	80 93 78 09 	sts	0x0978, r24	; 0x800978 <__TEXT_REGION_LENGTH__+0x700978>
    1456:	90 93 79 09 	sts	0x0979, r25	; 0x800979 <__TEXT_REGION_LENGTH__+0x700979>
    145a:	23 c0       	rjmp	.+70     	; 0x14a2 <__vector_83+0xd4>
	}
	else if ((err < -1) & ((unsigned short) TC_PSU.CCA > jump)){
    145c:	20 91 68 09 	lds	r18, 0x0968	; 0x800968 <__TEXT_REGION_LENGTH__+0x700968>
    1460:	30 91 69 09 	lds	r19, 0x0969	; 0x800969 <__TEXT_REGION_LENGTH__+0x700969>
    1464:	91 e0       	ldi	r25, 0x01	; 1
    1466:	8f 3f       	cpi	r24, 0xFF	; 255
    1468:	0c f0       	brlt	.+2      	; 0x146c <__vector_83+0x9e>
    146a:	90 e0       	ldi	r25, 0x00	; 0
    146c:	99 23       	and	r25, r25
    146e:	c9 f0       	breq	.+50     	; 0x14a2 <__vector_83+0xd4>
    1470:	91 e0       	ldi	r25, 0x01	; 1
    1472:	27 30       	cpi	r18, 0x07	; 7
    1474:	31 05       	cpc	r19, r1
    1476:	08 f4       	brcc	.+2      	; 0x147a <__vector_83+0xac>
    1478:	90 e0       	ldi	r25, 0x00	; 0
    147a:	99 23       	and	r25, r25
    147c:	91 f0       	breq	.+36     	; 0x14a2 <__vector_83+0xd4>
		TC_PSU.CCABUF = TC_PSU.CCA - ((err < -8) ? jump : 1);
    147e:	20 91 68 09 	lds	r18, 0x0968	; 0x800968 <__TEXT_REGION_LENGTH__+0x700968>
    1482:	30 91 69 09 	lds	r19, 0x0969	; 0x800969 <__TEXT_REGION_LENGTH__+0x700969>
    1486:	88 3f       	cpi	r24, 0xF8	; 248
    1488:	1c f0       	brlt	.+6      	; 0x1490 <__vector_83+0xc2>
    148a:	81 e0       	ldi	r24, 0x01	; 1
    148c:	90 e0       	ldi	r25, 0x00	; 0
    148e:	02 c0       	rjmp	.+4      	; 0x1494 <__vector_83+0xc6>
    1490:	86 e0       	ldi	r24, 0x06	; 6
    1492:	90 e0       	ldi	r25, 0x00	; 0
    1494:	a9 01       	movw	r20, r18
    1496:	48 1b       	sub	r20, r24
    1498:	59 0b       	sbc	r21, r25
    149a:	40 93 78 09 	sts	0x0978, r20	; 0x800978 <__TEXT_REGION_LENGTH__+0x700978>
    149e:	50 93 79 09 	sts	0x0979, r21	; 0x800979 <__TEXT_REGION_LENGTH__+0x700979>
	}
    14a2:	0f 90       	pop	r0
    14a4:	df 91       	pop	r29
    14a6:	cf 91       	pop	r28
    14a8:	ff 91       	pop	r31
    14aa:	ef 91       	pop	r30
    14ac:	9f 91       	pop	r25
    14ae:	8f 91       	pop	r24
    14b0:	5f 91       	pop	r21
    14b2:	4f 91       	pop	r20
    14b4:	3f 91       	pop	r19
    14b6:	2f 91       	pop	r18
    14b8:	0f 90       	pop	r0
    14ba:	0f be       	out	0x3f, r0	; 63
    14bc:	0f 90       	pop	r0
    14be:	1f 90       	pop	r1
    14c0:	18 95       	reti

000014c2 <tiny_uart_setup>:
#include "tiny_uart.h"
#include "globals.h"


void tiny_uart_setup(void){
	PR.PRPC &= 0b11101111;
    14c2:	e0 e7       	ldi	r30, 0x70	; 112
    14c4:	f0 e0       	ldi	r31, 0x00	; 0
    14c6:	83 81       	ldd	r24, Z+3	; 0x03
    14c8:	8f 7e       	andi	r24, 0xEF	; 239
    14ca:	83 83       	std	Z+3, r24	; 0x03
	//PR.PRPE &= 0b11111110;  ???
	
	PORTC.DIR |= 0b10101010;
    14cc:	e0 e4       	ldi	r30, 0x40	; 64
    14ce:	f6 e0       	ldi	r31, 0x06	; 6
    14d0:	80 81       	ld	r24, Z
    14d2:	8a 6a       	ori	r24, 0xAA	; 170
    14d4:	80 83       	st	Z, r24
	PORTC.OUT = 0xff;
    14d6:	8f ef       	ldi	r24, 0xFF	; 255
    14d8:	84 83       	std	Z+4, r24	; 0x04
	PORTC.PIN2CTRL = PORT_INVEN_bm | PORT_OPC_PULLUP_gc;
    14da:	88 e5       	ldi	r24, 0x58	; 88
    14dc:	82 8b       	std	Z+18, r24	; 0x12
	//PORTC.REMAP = 0x10; //Remap USART to [7:4]
	//#ifndef VERO
//		PORTC.REMAP = 0x20; //Swap MOSI and SCK - for small boards only!!!
	//#endif
	
	USARTC0.CTRLA = USART_RXCINTLVL_HI_gc;
    14de:	e0 ea       	ldi	r30, 0xA0	; 160
    14e0:	f8 e0       	ldi	r31, 0x08	; 8
    14e2:	80 e3       	ldi	r24, 0x30	; 48
    14e4:	83 83       	std	Z+3, r24	; 0x03
	USARTC0.CTRLC = USART_CMODE_MSPI_gc | 0b00000100; //LSB received first, UPCHA disabled
    14e6:	84 ec       	ldi	r24, 0xC4	; 196
    14e8:	85 83       	std	Z+5, r24	; 0x05
	#if OVERCLOCK == 48
		USARTC0.BAUDCTRLA = 7;  	//BSEL = fper/(2fbaud) -1;  48/(2*3) - 1 = 7
    14ea:	87 e0       	ldi	r24, 0x07	; 7
    14ec:	86 83       	std	Z+6, r24	; 0x06
	#else
		USARTC0.BAUDCTRLA = 3;  	//BSEL = fper/(2fbaud) -1;  24/(2*3) - 1 = 3
	#endif
	USARTC0.BAUDCTRLB = 0x00;// USART_BSCALE0_bm goes to 1.5MHz for some reason;
    14ee:	17 82       	std	Z+7, r1	; 0x07
	USARTC0.CTRLB = USART_RXEN_bm | USART_TXEN_bm;
    14f0:	88 e1       	ldi	r24, 0x18	; 24
    14f2:	84 83       	std	Z+4, r24	; 0x04
    14f4:	08 95       	ret

000014f6 <tiny_spi_setup>:
}


void tiny_spi_setup(void){
	//Power Reduction disable
	PR.PRPC &= 0b11110111;
    14f6:	e0 e7       	ldi	r30, 0x70	; 112
    14f8:	f0 e0       	ldi	r31, 0x00	; 0
    14fa:	83 81       	ldd	r24, Z+3	; 0x03
    14fc:	87 7f       	andi	r24, 0xF7	; 247
    14fe:	83 83       	std	Z+3, r24	; 0x03
	
	//SPI enable
	SPIC.CTRL = SPI_ENABLE_bm;  //Slave mode
    1500:	e0 ec       	ldi	r30, 0xC0	; 192
    1502:	f8 e0       	ldi	r31, 0x08	; 8
    1504:	80 e4       	ldi	r24, 0x40	; 64
    1506:	80 83       	st	Z, r24
	SPIC.INTCTRL = SPI_INTLVL_OFF_gc;
    1508:	11 82       	std	Z+1, r1	; 0x01
	//#ifdef VERO
		PORTC.PIN5CTRL = PORT_INVEN_bm | PORT_OPC_PULLUP_gc;
    150a:	88 e5       	ldi	r24, 0x58	; 88
    150c:	80 93 55 06 	sts	0x0655, r24	; 0x800655 <__TEXT_REGION_LENGTH__+0x700655>
    1510:	08 95       	ret

00001512 <__vector_24>:
	//#endif
		
	return;
}

ISR(SPIC_INT_vect){
    1512:	1f 92       	push	r1
    1514:	0f 92       	push	r0
    1516:	0f b6       	in	r0, 0x3f	; 63
    1518:	0f 92       	push	r0
    151a:	11 24       	eor	r1, r1
	asm("nop");
    151c:	00 00       	nop
}
    151e:	0f 90       	pop	r0
    1520:	0f be       	out	0x3f, r0	; 63
    1522:	0f 90       	pop	r0
    1524:	1f 90       	pop	r1
    1526:	18 95       	reti

00001528 <__vector_25>:

ISR(USARTC0_RXC_vect){
    1528:	1f 92       	push	r1
    152a:	0f 92       	push	r0
    152c:	0f b6       	in	r0, 0x3f	; 63
    152e:	0f 92       	push	r0
    1530:	11 24       	eor	r1, r1
    1532:	8f 93       	push	r24
    1534:	ef 93       	push	r30
    1536:	ff 93       	push	r31
	unsigned char temp = USARTC0.DATA;
    1538:	e0 ea       	ldi	r30, 0xA0	; 160
    153a:	f8 e0       	ldi	r31, 0x08	; 8
    153c:	80 81       	ld	r24, Z
	USARTC0.DATA = temp;
    153e:	80 83       	st	Z, r24
    1540:	ff 91       	pop	r31
    1542:	ef 91       	pop	r30
    1544:	8f 91       	pop	r24
    1546:	0f 90       	pop	r0
    1548:	0f be       	out	0x3f, r0	; 63
    154a:	0f 90       	pop	r0
    154c:	1f 90       	pop	r1
    154e:	18 95       	reti

00001550 <sysclk_enable_module>:
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    1550:	9f b7       	in	r25, 0x3f	; 63
    1552:	f8 94       	cli
    1554:	e8 2f       	mov	r30, r24
    1556:	f0 e0       	ldi	r31, 0x00	; 0
    1558:	e0 59       	subi	r30, 0x90	; 144
    155a:	ff 4f       	sbci	r31, 0xFF	; 255
    155c:	60 95       	com	r22
    155e:	80 81       	ld	r24, Z
    1560:	68 23       	and	r22, r24
    1562:	60 83       	st	Z, r22
    1564:	9f bf       	out	0x3f, r25	; 63
    1566:	08 95       	ret

00001568 <sysclk_enable_usb>:

	/*
	 * Enable or disable prescaler depending on if the USB frequency is 6
	 * MHz or 48 MHz. Only 6 MHz USB frequency requires prescaling.
	 */
	if (frequency == 6) {
    1568:	86 30       	cpi	r24, 0x06	; 6
    156a:	11 f0       	breq	.+4      	; 0x1570 <sysclk_enable_usb+0x8>
		prescaler = CLK_USBPSDIV_8_gc;
	}
	else {
		prescaler = 0;
    156c:	60 e0       	ldi	r22, 0x00	; 0
    156e:	01 c0       	rjmp	.+2      	; 0x1572 <sysclk_enable_usb+0xa>
	/*
	 * Enable or disable prescaler depending on if the USB frequency is 6
	 * MHz or 48 MHz. Only 6 MHz USB frequency requires prescaling.
	 */
	if (frequency == 6) {
		prescaler = CLK_USBPSDIV_8_gc;
    1570:	68 e1       	ldi	r22, 0x18	; 24

static inline bool osc_is_ready(uint8_t id)
{
	Assert(id != OSC_ID_USBSOF);

	return OSC.STATUS & id;
    1572:	80 91 51 00 	lds	r24, 0x0051	; 0x800051 <__TEXT_REGION_LENGTH__+0x700051>
	/*
	 * Switch to the system clock selected by the user.
	 */
	switch (CONFIG_USBCLK_SOURCE) {
	case USBCLK_SRC_RCOSC:
		if (!osc_is_ready(OSC_ID_RC32MHZ)) {
    1576:	81 fd       	sbrc	r24, 1
    1578:	26 c0       	rjmp	.+76     	; 0x15c6 <sysclk_enable_usb+0x5e>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
    157a:	9f b7       	in	r25, 0x3f	; 63
	cpu_irq_disable();
    157c:	f8 94       	cli
	irqflags_t flags;

	Assert(id != OSC_ID_USBSOF);

	flags = cpu_irq_save();
	OSC.CTRL |= id;
    157e:	e0 e5       	ldi	r30, 0x50	; 80
    1580:	f0 e0       	ldi	r31, 0x00	; 0
    1582:	80 81       	ld	r24, Z
    1584:	82 60       	ori	r24, 0x02	; 2
    1586:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    1588:	9f bf       	out	0x3f, r25	; 63

static inline bool osc_is_ready(uint8_t id)
{
	Assert(id != OSC_ID_USBSOF);

	return OSC.STATUS & id;
    158a:	81 81       	ldd	r24, Z+1	; 0x01
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
    158c:	81 ff       	sbrs	r24, 1
    158e:	fd cf       	rjmp	.-6      	; 0x158a <sysclk_enable_usb+0x22>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
    1590:	9f b7       	in	r25, 0x3f	; 63
	cpu_irq_disable();
    1592:	f8 94       	cli
# if !XMEGA_E
				|| (ref_id == OSC_ID_USBSOF)
#endif
				);

		OSC.DFLLCTRL &= ~(OSC_RC32MCREF_gm);
    1594:	a0 e5       	ldi	r26, 0x50	; 80
    1596:	b0 e0       	ldi	r27, 0x00	; 0
    1598:	16 96       	adiw	r26, 0x06	; 6
    159a:	8c 91       	ld	r24, X
    159c:	16 97       	sbiw	r26, 0x06	; 6
    159e:	89 7f       	andi	r24, 0xF9	; 249
    15a0:	16 96       	adiw	r26, 0x06	; 6
    15a2:	8c 93       	st	X, r24
    15a4:	16 97       	sbiw	r26, 0x06	; 6
		else if (ref_id == OSC_ID_USBSOF) {
			/*
			 * Calibrate 32MRC at 48MHz using USB SOF
			 * 48MHz / 1kHz = 0xBB80
			 */
			DFLLRC32M.COMP1 = 0x80;
    15a6:	e0 e6       	ldi	r30, 0x60	; 96
    15a8:	f0 e0       	ldi	r31, 0x00	; 0
    15aa:	80 e8       	ldi	r24, 0x80	; 128
    15ac:	85 83       	std	Z+5, r24	; 0x05
			DFLLRC32M.COMP2 = 0xBB;
    15ae:	8b eb       	ldi	r24, 0xBB	; 187
    15b0:	86 83       	std	Z+6, r24	; 0x06
			OSC.DFLLCTRL |= OSC_RC32MCREF_USBSOF_gc;
    15b2:	16 96       	adiw	r26, 0x06	; 6
    15b4:	8c 91       	ld	r24, X
    15b6:	16 97       	sbiw	r26, 0x06	; 6
    15b8:	84 60       	ori	r24, 0x04	; 4
    15ba:	16 96       	adiw	r26, 0x06	; 6
    15bc:	8c 93       	st	X, r24
			OSC.DFLLCTRL &= ~(OSC_RC32MCREF_bm);
# endif
		}
#endif

		DFLLRC32M.CTRL |= DFLL_ENABLE_bm;
    15be:	80 81       	ld	r24, Z
    15c0:	81 60       	ori	r24, 0x01	; 1
    15c2:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    15c4:	9f bf       	out	0x3f, r25	; 63
			}
			osc_enable_autocalibration(OSC_ID_RC32MHZ,
					CONFIG_OSC_AUTOCAL_RC32MHZ_REF_OSC);
#endif
		}
		ccp_write_io((uint8_t *)&CLK.USBCTRL, (prescaler)
    15c6:	63 60       	ori	r22, 0x03	; 3
    15c8:	84 e4       	ldi	r24, 0x44	; 68
    15ca:	90 e0       	ldi	r25, 0x00	; 0
    15cc:	ec d4       	rcall	.+2520   	; 0x1fa6 <ccp_write_io>
	default:
		Assert(false);
		break;
	}

	sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_USB);
    15ce:	60 e4       	ldi	r22, 0x40	; 64
    15d0:	80 e0       	ldi	r24, 0x00	; 0
    15d2:	be cf       	rjmp	.-132    	; 0x1550 <sysclk_enable_module>
    15d4:	08 95       	ret

000015d6 <udi_vendor_getsetting>:
}

uint8_t udi_vendor_getsetting(void)
{
	return udi_vendor_alternate_setting;
}
    15d6:	80 91 bb 20 	lds	r24, 0x20BB	; 0x8020bb <udi_vendor_alternate_setting>
    15da:	08 95       	ret

000015dc <udi_vendor_enable>:
 * \name Internal routines
 */
//@{
bool udi_vendor_enable(void)
{
	udi_vendor_alternate_setting = udc_get_interface_desc()->bAlternateSetting;
    15dc:	1c d1       	rcall	.+568    	; 0x1816 <udc_get_interface_desc>
    15de:	fc 01       	movw	r30, r24
    15e0:	83 81       	ldd	r24, Z+3	; 0x03
    15e2:	80 93 bb 20 	sts	0x20BB, r24	; 0x8020bb <udi_vendor_alternate_setting>
	if (0 == udi_vendor_alternate_setting) {
    15e6:	81 11       	cpse	r24, r1
    15e8:	02 c0       	rjmp	.+4      	; 0x15ee <udi_vendor_enable+0x12>
		// Call application callback
		// to notify that interface is enabled
		if (!UDI_VENDOR_ENABLE_EXT()) {
    15ea:	c6 c9       	rjmp	.-3188   	; 0x978 <main_vendor_enable>
    15ec:	08 95       	ret
			return false;
		}
	}
	return true;
    15ee:	81 e0       	ldi	r24, 0x01	; 1
}
    15f0:	08 95       	ret

000015f2 <udi_vendor_disable>:


void udi_vendor_disable(void)
{
	if (1 == udi_vendor_alternate_setting) {
    15f2:	80 91 bb 20 	lds	r24, 0x20BB	; 0x8020bb <udi_vendor_alternate_setting>
    15f6:	81 30       	cpi	r24, 0x01	; 1
    15f8:	09 f4       	brne	.+2      	; 0x15fc <udi_vendor_disable+0xa>
		UDI_VENDOR_DISABLE_EXT();
    15fa:	fb c9       	rjmp	.-3082   	; 0x9f2 <main_vendor_disable>
    15fc:	08 95       	ret

000015fe <udi_vendor_setup>:
}


bool udi_vendor_setup(void)
{
	if (Udd_setup_is_in()) {
    15fe:	80 91 ba 25 	lds	r24, 0x25BA	; 0x8025ba <udd_g_ctrlreq>
    1602:	88 23       	and	r24, r24
    1604:	4c f4       	brge	.+18     	; 0x1618 <udi_vendor_setup+0x1a>
		if ((Udd_setup_type() == USB_REQ_TYPE_VENDOR)
    1606:	80 76       	andi	r24, 0x60	; 96
    1608:	80 34       	cpi	r24, 0x40	; 64
    160a:	a9 f4       	brne	.+42     	; 0x1636 <udi_vendor_setup+0x38>
				&& (udd_g_ctrlreq.req.bRequest == 0)) {
    160c:	80 91 bb 25 	lds	r24, 0x25BB	; 0x8025bb <udd_g_ctrlreq+0x1>
    1610:	81 11       	cpse	r24, r1
    1612:	13 c0       	rjmp	.+38     	; 0x163a <udi_vendor_setup+0x3c>
			return UDI_VENDOR_SETUP_IN_RECEIVED();
    1614:	f3 c9       	rjmp	.-3098   	; 0x9fc <main_setup_in_received>
    1616:	08 95       	ret
		}
	}
	if (Udd_setup_is_out()) {
		if ((Udd_setup_type() == USB_REQ_TYPE_VENDOR)
    1618:	80 76       	andi	r24, 0x60	; 96
    161a:	80 34       	cpi	r24, 0x40	; 64
    161c:	81 f4       	brne	.+32     	; 0x163e <udi_vendor_setup+0x40>
				&& (udd_g_ctrlreq.req.bRequest == 0)
    161e:	80 91 bb 25 	lds	r24, 0x25BB	; 0x8025bb <udd_g_ctrlreq+0x1>
    1622:	81 11       	cpse	r24, r1
    1624:	0e c0       	rjmp	.+28     	; 0x1642 <udi_vendor_setup+0x44>
				&& (0 != udd_g_ctrlreq.req.wLength)) {
    1626:	80 91 c0 25 	lds	r24, 0x25C0	; 0x8025c0 <udd_g_ctrlreq+0x6>
    162a:	90 91 c1 25 	lds	r25, 0x25C1	; 0x8025c1 <udd_g_ctrlreq+0x7>
    162e:	89 2b       	or	r24, r25
    1630:	51 f0       	breq	.+20     	; 0x1646 <udi_vendor_setup+0x48>
			return UDI_VENDOR_SETUP_OUT_RECEIVED();
    1632:	e2 c9       	rjmp	.-3132   	; 0x9f8 <main_setup_out_received>
    1634:	08 95       	ret
		}
	}
	return false; // Not supported request
    1636:	80 e0       	ldi	r24, 0x00	; 0
    1638:	08 95       	ret
    163a:	80 e0       	ldi	r24, 0x00	; 0
    163c:	08 95       	ret
    163e:	80 e0       	ldi	r24, 0x00	; 0
    1640:	08 95       	ret
    1642:	80 e0       	ldi	r24, 0x00	; 0
    1644:	08 95       	ret
    1646:	80 e0       	ldi	r24, 0x00	; 0
}
    1648:	08 95       	ret

0000164a <udc_next_desc_in_iface>:
/*! \brief Stop the USB Device stack
 */
void udc_stop(void)
{
	udd_disable();
	udc_reset();
    164a:	e0 91 c0 20 	lds	r30, 0x20C0	; 0x8020c0 <udc_ptr_conf>
    164e:	f0 91 c1 20 	lds	r31, 0x20C1	; 0x8020c1 <udc_ptr_conf+0x1>
    1652:	01 90       	ld	r0, Z+
    1654:	f0 81       	ld	r31, Z
    1656:	e0 2d       	mov	r30, r0
    1658:	22 81       	ldd	r18, Z+2	; 0x02
    165a:	33 81       	ldd	r19, Z+3	; 0x03
    165c:	2e 0f       	add	r18, r30
    165e:	3f 1f       	adc	r19, r31
    1660:	fc 01       	movw	r30, r24
    1662:	40 81       	ld	r20, Z
    1664:	e4 0f       	add	r30, r20
    1666:	f1 1d       	adc	r31, r1
    1668:	e2 17       	cp	r30, r18
    166a:	f3 07       	cpc	r31, r19
    166c:	b8 f4       	brcc	.+46     	; 0x169c <udc_next_desc_in_iface+0x52>
    166e:	81 81       	ldd	r24, Z+1	; 0x01
    1670:	84 30       	cpi	r24, 0x04	; 4
    1672:	b9 f0       	breq	.+46     	; 0x16a2 <udc_next_desc_in_iface+0x58>
    1674:	86 13       	cpse	r24, r22
    1676:	09 c0       	rjmp	.+18     	; 0x168a <udc_next_desc_in_iface+0x40>
    1678:	05 c0       	rjmp	.+10     	; 0x1684 <udc_next_desc_in_iface+0x3a>
    167a:	81 81       	ldd	r24, Z+1	; 0x01
    167c:	84 30       	cpi	r24, 0x04	; 4
    167e:	a1 f0       	breq	.+40     	; 0x16a8 <udc_next_desc_in_iface+0x5e>
    1680:	86 13       	cpse	r24, r22
    1682:	03 c0       	rjmp	.+6      	; 0x168a <udc_next_desc_in_iface+0x40>
    1684:	8e 2f       	mov	r24, r30
    1686:	9f 2f       	mov	r25, r31
    1688:	08 95       	ret
    168a:	80 81       	ld	r24, Z
    168c:	e8 0f       	add	r30, r24
    168e:	f1 1d       	adc	r31, r1
    1690:	e2 17       	cp	r30, r18
    1692:	f3 07       	cpc	r31, r19
    1694:	90 f3       	brcs	.-28     	; 0x167a <udc_next_desc_in_iface+0x30>
    1696:	80 e0       	ldi	r24, 0x00	; 0
    1698:	90 e0       	ldi	r25, 0x00	; 0
    169a:	08 95       	ret
    169c:	80 e0       	ldi	r24, 0x00	; 0
    169e:	90 e0       	ldi	r25, 0x00	; 0
    16a0:	08 95       	ret
    16a2:	80 e0       	ldi	r24, 0x00	; 0
    16a4:	90 e0       	ldi	r25, 0x00	; 0
    16a6:	08 95       	ret
    16a8:	80 e0       	ldi	r24, 0x00	; 0
    16aa:	90 e0       	ldi	r25, 0x00	; 0
    16ac:	08 95       	ret

000016ae <udc_valid_address>:
    16ae:	80 91 bc 25 	lds	r24, 0x25BC	; 0x8025bc <udd_g_ctrlreq+0x2>
    16b2:	8f 77       	andi	r24, 0x7F	; 127
    16b4:	0c 94 8e 13 	jmp	0x271c	; 0x271c <udd_set_address>
    16b8:	08 95       	ret

000016ba <udc_update_iface_desc>:
    16ba:	90 91 c2 20 	lds	r25, 0x20C2	; 0x8020c2 <udc_num_configuration>
    16be:	99 23       	and	r25, r25
    16c0:	81 f1       	breq	.+96     	; 0x1722 <udc_update_iface_desc+0x68>
    16c2:	e0 91 c0 20 	lds	r30, 0x20C0	; 0x8020c0 <udc_ptr_conf>
    16c6:	f0 91 c1 20 	lds	r31, 0x20C1	; 0x8020c1 <udc_ptr_conf+0x1>
    16ca:	01 90       	ld	r0, Z+
    16cc:	f0 81       	ld	r31, Z
    16ce:	e0 2d       	mov	r30, r0
    16d0:	94 81       	ldd	r25, Z+4	; 0x04
    16d2:	89 17       	cp	r24, r25
    16d4:	40 f5       	brcc	.+80     	; 0x1726 <udc_update_iface_desc+0x6c>
    16d6:	e0 93 be 20 	sts	0x20BE, r30	; 0x8020be <udc_ptr_iface>
    16da:	f0 93 bf 20 	sts	0x20BF, r31	; 0x8020bf <udc_ptr_iface+0x1>
    16de:	22 81       	ldd	r18, Z+2	; 0x02
    16e0:	33 81       	ldd	r19, Z+3	; 0x03
    16e2:	2e 0f       	add	r18, r30
    16e4:	3f 1f       	adc	r19, r31
    16e6:	e2 17       	cp	r30, r18
    16e8:	f3 07       	cpc	r31, r19
    16ea:	f8 f4       	brcc	.+62     	; 0x172a <udc_update_iface_desc+0x70>
    16ec:	91 81       	ldd	r25, Z+1	; 0x01
    16ee:	94 30       	cpi	r25, 0x04	; 4
    16f0:	61 f4       	brne	.+24     	; 0x170a <udc_update_iface_desc+0x50>
    16f2:	92 81       	ldd	r25, Z+2	; 0x02
    16f4:	98 13       	cpse	r25, r24
    16f6:	09 c0       	rjmp	.+18     	; 0x170a <udc_update_iface_desc+0x50>
    16f8:	93 81       	ldd	r25, Z+3	; 0x03
    16fa:	96 13       	cpse	r25, r22
    16fc:	06 c0       	rjmp	.+12     	; 0x170a <udc_update_iface_desc+0x50>
    16fe:	e0 93 be 20 	sts	0x20BE, r30	; 0x8020be <udc_ptr_iface>
    1702:	f0 93 bf 20 	sts	0x20BF, r31	; 0x8020bf <udc_ptr_iface+0x1>
    1706:	81 e0       	ldi	r24, 0x01	; 1
    1708:	08 95       	ret
    170a:	90 81       	ld	r25, Z
    170c:	e9 0f       	add	r30, r25
    170e:	f1 1d       	adc	r31, r1
    1710:	e2 17       	cp	r30, r18
    1712:	f3 07       	cpc	r31, r19
    1714:	58 f3       	brcs	.-42     	; 0x16ec <udc_update_iface_desc+0x32>
    1716:	e0 93 be 20 	sts	0x20BE, r30	; 0x8020be <udc_ptr_iface>
    171a:	f0 93 bf 20 	sts	0x20BF, r31	; 0x8020bf <udc_ptr_iface+0x1>
    171e:	80 e0       	ldi	r24, 0x00	; 0
    1720:	08 95       	ret
    1722:	80 e0       	ldi	r24, 0x00	; 0
    1724:	08 95       	ret
    1726:	80 e0       	ldi	r24, 0x00	; 0
    1728:	08 95       	ret
    172a:	80 e0       	ldi	r24, 0x00	; 0
    172c:	08 95       	ret

0000172e <udc_iface_disable>:
    172e:	ef 92       	push	r14
    1730:	ff 92       	push	r15
    1732:	1f 93       	push	r17
    1734:	cf 93       	push	r28
    1736:	df 93       	push	r29
    1738:	c8 2f       	mov	r28, r24
    173a:	60 e0       	ldi	r22, 0x00	; 0
    173c:	be df       	rcall	.-132    	; 0x16ba <udc_update_iface_desc>
    173e:	18 2f       	mov	r17, r24
    1740:	88 23       	and	r24, r24
    1742:	81 f1       	breq	.+96     	; 0x17a4 <udc_iface_disable+0x76>
    1744:	a0 91 c0 20 	lds	r26, 0x20C0	; 0x8020c0 <udc_ptr_conf>
    1748:	b0 91 c1 20 	lds	r27, 0x20C1	; 0x8020c1 <udc_ptr_conf+0x1>
    174c:	ec 2f       	mov	r30, r28
    174e:	f0 e0       	ldi	r31, 0x00	; 0
    1750:	ee 0f       	add	r30, r30
    1752:	ff 1f       	adc	r31, r31
    1754:	12 96       	adiw	r26, 0x02	; 2
    1756:	8d 91       	ld	r24, X+
    1758:	9c 91       	ld	r25, X
    175a:	13 97       	sbiw	r26, 0x03	; 3
    175c:	e8 0f       	add	r30, r24
    175e:	f9 1f       	adc	r31, r25
    1760:	e0 80       	ld	r14, Z
    1762:	f1 80       	ldd	r15, Z+1	; 0x01
    1764:	d7 01       	movw	r26, r14
    1766:	16 96       	adiw	r26, 0x06	; 6
    1768:	ed 91       	ld	r30, X+
    176a:	fc 91       	ld	r31, X
    176c:	17 97       	sbiw	r26, 0x07	; 7
    176e:	09 95       	icall
    1770:	68 2f       	mov	r22, r24
    1772:	8c 2f       	mov	r24, r28
    1774:	a2 df       	rcall	.-188    	; 0x16ba <udc_update_iface_desc>
    1776:	18 2f       	mov	r17, r24
    1778:	88 23       	and	r24, r24
    177a:	a1 f0       	breq	.+40     	; 0x17a4 <udc_iface_disable+0x76>
    177c:	c0 91 be 20 	lds	r28, 0x20BE	; 0x8020be <udc_ptr_iface>
    1780:	d0 91 bf 20 	lds	r29, 0x20BF	; 0x8020bf <udc_ptr_iface+0x1>
    1784:	65 e0       	ldi	r22, 0x05	; 5
    1786:	ce 01       	movw	r24, r28
    1788:	60 df       	rcall	.-320    	; 0x164a <udc_next_desc_in_iface>
    178a:	ec 01       	movw	r28, r24
    178c:	89 2b       	or	r24, r25
    178e:	21 f0       	breq	.+8      	; 0x1798 <udc_iface_disable+0x6a>
    1790:	8a 81       	ldd	r24, Y+2	; 0x02
    1792:	0e 94 5a 15 	call	0x2ab4	; 0x2ab4 <udd_ep_free>
    1796:	f6 cf       	rjmp	.-20     	; 0x1784 <udc_iface_disable+0x56>
    1798:	d7 01       	movw	r26, r14
    179a:	12 96       	adiw	r26, 0x02	; 2
    179c:	ed 91       	ld	r30, X+
    179e:	fc 91       	ld	r31, X
    17a0:	13 97       	sbiw	r26, 0x03	; 3
    17a2:	09 95       	icall
    17a4:	81 2f       	mov	r24, r17
    17a6:	df 91       	pop	r29
    17a8:	cf 91       	pop	r28
    17aa:	1f 91       	pop	r17
    17ac:	ff 90       	pop	r15
    17ae:	ef 90       	pop	r14
    17b0:	08 95       	ret

000017b2 <udc_iface_enable>:
    17b2:	1f 93       	push	r17
    17b4:	cf 93       	push	r28
    17b6:	df 93       	push	r29
    17b8:	18 2f       	mov	r17, r24
    17ba:	7f df       	rcall	.-258    	; 0x16ba <udc_update_iface_desc>
    17bc:	88 23       	and	r24, r24
    17be:	39 f1       	breq	.+78     	; 0x180e <udc_iface_enable+0x5c>
    17c0:	c0 91 be 20 	lds	r28, 0x20BE	; 0x8020be <udc_ptr_iface>
    17c4:	d0 91 bf 20 	lds	r29, 0x20BF	; 0x8020bf <udc_ptr_iface+0x1>
    17c8:	65 e0       	ldi	r22, 0x05	; 5
    17ca:	ce 01       	movw	r24, r28
    17cc:	3e df       	rcall	.-388    	; 0x164a <udc_next_desc_in_iface>
    17ce:	ec 01       	movw	r28, r24
    17d0:	89 2b       	or	r24, r25
    17d2:	41 f0       	breq	.+16     	; 0x17e4 <udc_iface_enable+0x32>
    17d4:	4c 81       	ldd	r20, Y+4	; 0x04
    17d6:	5d 81       	ldd	r21, Y+5	; 0x05
    17d8:	6b 81       	ldd	r22, Y+3	; 0x03
    17da:	8a 81       	ldd	r24, Y+2	; 0x02
    17dc:	ac d7       	rcall	.+3928   	; 0x2736 <udd_ep_alloc>
    17de:	81 11       	cpse	r24, r1
    17e0:	f3 cf       	rjmp	.-26     	; 0x17c8 <udc_iface_enable+0x16>
    17e2:	15 c0       	rjmp	.+42     	; 0x180e <udc_iface_enable+0x5c>
    17e4:	a0 91 c0 20 	lds	r26, 0x20C0	; 0x8020c0 <udc_ptr_conf>
    17e8:	b0 91 c1 20 	lds	r27, 0x20C1	; 0x8020c1 <udc_ptr_conf+0x1>
    17ec:	e1 2f       	mov	r30, r17
    17ee:	f0 e0       	ldi	r31, 0x00	; 0
    17f0:	ee 0f       	add	r30, r30
    17f2:	ff 1f       	adc	r31, r31
    17f4:	12 96       	adiw	r26, 0x02	; 2
    17f6:	8d 91       	ld	r24, X+
    17f8:	9c 91       	ld	r25, X
    17fa:	13 97       	sbiw	r26, 0x03	; 3
    17fc:	e8 0f       	add	r30, r24
    17fe:	f9 1f       	adc	r31, r25
    1800:	01 90       	ld	r0, Z+
    1802:	f0 81       	ld	r31, Z
    1804:	e0 2d       	mov	r30, r0
    1806:	01 90       	ld	r0, Z+
    1808:	f0 81       	ld	r31, Z
    180a:	e0 2d       	mov	r30, r0
    180c:	09 95       	icall
    180e:	df 91       	pop	r29
    1810:	cf 91       	pop	r28
    1812:	1f 91       	pop	r17
    1814:	08 95       	ret

00001816 <udc_get_interface_desc>:
    1816:	80 91 be 20 	lds	r24, 0x20BE	; 0x8020be <udc_ptr_iface>
    181a:	90 91 bf 20 	lds	r25, 0x20BF	; 0x8020bf <udc_ptr_iface+0x1>
    181e:	08 95       	ret

00001820 <udc_start>:
    1820:	02 c7       	rjmp	.+3588   	; 0x2626 <udd_enable>
    1822:	08 95       	ret

00001824 <udc_reset>:
    1824:	cf 93       	push	r28
    1826:	80 91 c2 20 	lds	r24, 0x20C2	; 0x8020c2 <udc_num_configuration>
    182a:	88 23       	and	r24, r24
    182c:	c1 f0       	breq	.+48     	; 0x185e <udc_reset+0x3a>
    182e:	e0 91 c0 20 	lds	r30, 0x20C0	; 0x8020c0 <udc_ptr_conf>
    1832:	f0 91 c1 20 	lds	r31, 0x20C1	; 0x8020c1 <udc_ptr_conf+0x1>
    1836:	01 90       	ld	r0, Z+
    1838:	f0 81       	ld	r31, Z
    183a:	e0 2d       	mov	r30, r0
    183c:	84 81       	ldd	r24, Z+4	; 0x04
    183e:	88 23       	and	r24, r24
    1840:	71 f0       	breq	.+28     	; 0x185e <udc_reset+0x3a>
    1842:	c0 e0       	ldi	r28, 0x00	; 0
    1844:	8c 2f       	mov	r24, r28
    1846:	73 df       	rcall	.-282    	; 0x172e <udc_iface_disable>
    1848:	cf 5f       	subi	r28, 0xFF	; 255
    184a:	e0 91 c0 20 	lds	r30, 0x20C0	; 0x8020c0 <udc_ptr_conf>
    184e:	f0 91 c1 20 	lds	r31, 0x20C1	; 0x8020c1 <udc_ptr_conf+0x1>
    1852:	01 90       	ld	r0, Z+
    1854:	f0 81       	ld	r31, Z
    1856:	e0 2d       	mov	r30, r0
    1858:	84 81       	ldd	r24, Z+4	; 0x04
    185a:	c8 17       	cp	r28, r24
    185c:	98 f3       	brcs	.-26     	; 0x1844 <udc_reset+0x20>
    185e:	10 92 c2 20 	sts	0x20C2, r1	; 0x8020c2 <udc_num_configuration>
    1862:	10 92 c6 20 	sts	0x20C6, r1	; 0x8020c6 <udc_device_status>
    1866:	10 92 c7 20 	sts	0x20C7, r1	; 0x8020c7 <udc_device_status+0x1>
    186a:	cf 91       	pop	r28
    186c:	08 95       	ret

0000186e <udc_sof_notify>:
			CPU_TO_LE16(USB_DEV_STATUS_BUS_POWERED);
#endif
}

void udc_sof_notify(void)
{
    186e:	cf 93       	push	r28
	uint8_t iface_num;

	if (udc_num_configuration) {
    1870:	80 91 c2 20 	lds	r24, 0x20C2	; 0x8020c2 <udc_num_configuration>
    1874:	88 23       	and	r24, r24
    1876:	49 f1       	breq	.+82     	; 0x18ca <udc_sof_notify+0x5c>
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
    1878:	a0 91 c0 20 	lds	r26, 0x20C0	; 0x8020c0 <udc_ptr_conf>
    187c:	b0 91 c1 20 	lds	r27, 0x20C1	; 0x8020c1 <udc_ptr_conf+0x1>
    1880:	ed 91       	ld	r30, X+
    1882:	fc 91       	ld	r31, X
    1884:	11 97       	sbiw	r26, 0x01	; 1
void udc_sof_notify(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
    1886:	84 81       	ldd	r24, Z+4	; 0x04
    1888:	88 23       	and	r24, r24
    188a:	f9 f0       	breq	.+62     	; 0x18ca <udc_sof_notify+0x5c>
    188c:	c0 e0       	ldi	r28, 0x00	; 0
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
			if (udc_ptr_conf->udi_apis[iface_num]->sof_notify != NULL) {
    188e:	ec 2f       	mov	r30, r28
    1890:	f0 e0       	ldi	r31, 0x00	; 0
    1892:	ee 0f       	add	r30, r30
    1894:	ff 1f       	adc	r31, r31
    1896:	12 96       	adiw	r26, 0x02	; 2
    1898:	8d 91       	ld	r24, X+
    189a:	9c 91       	ld	r25, X
    189c:	13 97       	sbiw	r26, 0x03	; 3
    189e:	e8 0f       	add	r30, r24
    18a0:	f9 1f       	adc	r31, r25
    18a2:	01 90       	ld	r0, Z+
    18a4:	f0 81       	ld	r31, Z
    18a6:	e0 2d       	mov	r30, r0
    18a8:	00 84       	ldd	r0, Z+8	; 0x08
    18aa:	f1 85       	ldd	r31, Z+9	; 0x09
    18ac:	e0 2d       	mov	r30, r0
    18ae:	30 97       	sbiw	r30, 0x00	; 0
    18b0:	09 f0       	breq	.+2      	; 0x18b4 <udc_sof_notify+0x46>
				udc_ptr_conf->udi_apis[iface_num]->sof_notify();
    18b2:	09 95       	icall
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
    18b4:	cf 5f       	subi	r28, 0xFF	; 255
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
    18b6:	a0 91 c0 20 	lds	r26, 0x20C0	; 0x8020c0 <udc_ptr_conf>
    18ba:	b0 91 c1 20 	lds	r27, 0x20C1	; 0x8020c1 <udc_ptr_conf+0x1>
    18be:	ed 91       	ld	r30, X+
    18c0:	fc 91       	ld	r31, X
    18c2:	11 97       	sbiw	r26, 0x01	; 1
void udc_sof_notify(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
    18c4:	84 81       	ldd	r24, Z+4	; 0x04
    18c6:	c8 17       	cp	r28, r24
    18c8:	10 f3       	brcs	.-60     	; 0x188e <udc_sof_notify+0x20>
			if (udc_ptr_conf->udi_apis[iface_num]->sof_notify != NULL) {
				udc_ptr_conf->udi_apis[iface_num]->sof_notify();
			}
		}
	}
}
    18ca:	cf 91       	pop	r28
    18cc:	08 95       	ret

000018ce <udc_process_setup>:
 * sent to a specific application callback.
 *
 * \return true if the request is supported, else the request is stalled by UDD
 */
bool udc_process_setup(void)
{
    18ce:	0f 93       	push	r16
    18d0:	1f 93       	push	r17
    18d2:	cf 93       	push	r28
    18d4:	df 93       	push	r29
	// By default no data (receive/send) and no callbacks registered
	udd_g_ctrlreq.payload_size = 0;
    18d6:	ea eb       	ldi	r30, 0xBA	; 186
    18d8:	f5 e2       	ldi	r31, 0x25	; 37
    18da:	12 86       	std	Z+10, r1	; 0x0a
    18dc:	13 86       	std	Z+11, r1	; 0x0b
	udd_g_ctrlreq.callback = NULL;
    18de:	14 86       	std	Z+12, r1	; 0x0c
    18e0:	15 86       	std	Z+13, r1	; 0x0d
	udd_g_ctrlreq.over_under_run = NULL;
    18e2:	16 86       	std	Z+14, r1	; 0x0e
    18e4:	17 86       	std	Z+15, r1	; 0x0f

	if (Udd_setup_is_in()) {
    18e6:	80 81       	ld	r24, Z
    18e8:	28 2f       	mov	r18, r24
    18ea:	88 23       	and	r24, r24
    18ec:	3c f4       	brge	.+14     	; 0x18fc <udc_process_setup+0x2e>
		if (udd_g_ctrlreq.req.wLength == 0) {
    18ee:	40 91 c0 25 	lds	r20, 0x25C0	; 0x8025c0 <udd_g_ctrlreq+0x6>
    18f2:	50 91 c1 25 	lds	r21, 0x25C1	; 0x8025c1 <udd_g_ctrlreq+0x7>
    18f6:	45 2b       	or	r20, r21
    18f8:	09 f4       	brne	.+2      	; 0x18fc <udc_process_setup+0x2e>
    18fa:	49 c3       	rjmp	.+1682   	; 0x1f8e <udc_process_setup+0x6c0>
			return false; // Error from USB host
		}
	}
	
	if (Udd_setup_type() == USB_REQ_TYPE_VENDOR){
    18fc:	98 2f       	mov	r25, r24
    18fe:	90 76       	andi	r25, 0x60	; 96
    1900:	90 34       	cpi	r25, 0x40	; 64
    1902:	09 f0       	breq	.+2      	; 0x1906 <udc_process_setup+0x38>
    1904:	ea c0       	rjmp	.+468    	; 0x1ada <udc_process_setup+0x20c>
	}
	return false;
}

static bool udc_reqvend(void){
	switch (udd_g_ctrlreq.req.bRequest){
    1906:	e0 91 bb 25 	lds	r30, 0x25BB	; 0x8025bb <udd_g_ctrlreq+0x1>
    190a:	4e 2f       	mov	r20, r30
    190c:	50 e0       	ldi	r21, 0x00	; 0
    190e:	fa 01       	movw	r30, r20
    1910:	e0 5a       	subi	r30, 0xA0	; 160
    1912:	f1 09       	sbc	r31, r1
    1914:	e8 30       	cpi	r30, 0x08	; 8
    1916:	f1 05       	cpc	r31, r1
    1918:	08 f0       	brcs	.+2      	; 0x191c <udc_process_setup+0x4e>
    191a:	df c0       	rjmp	.+446    	; 0x1ada <udc_process_setup+0x20c>
    191c:	ea 5f       	subi	r30, 0xFA	; 250
    191e:	fe 4f       	sbci	r31, 0xFE	; 254
    1920:	0c 94 73 17 	jmp	0x2ee6	; 0x2ee6 <__tablejump2__>
		case 0xa0: //Break!  (Debug command)
			debugOnNextEnd = 1;
    1924:	81 e0       	ldi	r24, 0x01	; 1
    1926:	80 93 b3 20 	sts	0x20B3, r24	; 0x8020b3 <debugOnNextEnd>
			uds.medianTrfcntL = median_TRFCNT & 0xff;
    192a:	80 91 07 20 	lds	r24, 0x2007	; 0x802007 <median_TRFCNT>
    192e:	90 91 08 20 	lds	r25, 0x2008	; 0x802008 <median_TRFCNT+0x1>
    1932:	ee e9       	ldi	r30, 0x9E	; 158
    1934:	f3 e2       	ldi	r31, 0x23	; 35
    1936:	85 87       	std	Z+13, r24	; 0x0d
			uds.medianTrfcntH = (median_TRFCNT >> 8) & 0xff;
    1938:	80 91 07 20 	lds	r24, 0x2007	; 0x802007 <median_TRFCNT>
    193c:	90 91 08 20 	lds	r25, 0x2008	; 0x802008 <median_TRFCNT+0x1>
    1940:	96 87       	std	Z+14, r25	; 0x0e
			uds.calValNeg = cali_value_negative_gradient;
    1942:	80 91 92 23 	lds	r24, 0x2392	; 0x802392 <cali_value_negative_gradient>
    1946:	87 87       	std	Z+15, r24	; 0x0f
			uds.calValPos = cali_value_positive_gradient;
    1948:	80 91 8f 23 	lds	r24, 0x238F	; 0x80238f <cali_value_positive_gradient>
    194c:	80 8b       	std	Z+16, r24	; 0x10
			uds.CALA = DFLLRC2M.CALA;
    194e:	a8 e6       	ldi	r26, 0x68	; 104
    1950:	b0 e0       	ldi	r27, 0x00	; 0
    1952:	12 96       	adiw	r26, 0x02	; 2
    1954:	8c 91       	ld	r24, X
    1956:	12 97       	sbiw	r26, 0x02	; 2
    1958:	81 8b       	std	Z+17, r24	; 0x11
			uds.CALB = DFLLRC2M.CALB;
    195a:	13 96       	adiw	r26, 0x03	; 3
    195c:	8c 91       	ld	r24, X
    195e:	82 8b       	std	Z+18, r24	; 0x12
			udd_set_setup_payload(&uds, udd_g_ctrlreq.req.wLength);
    1960:	60 91 c0 25 	lds	r22, 0x25C0	; 0x8025c0 <udd_g_ctrlreq+0x6>
    1964:	70 91 c1 25 	lds	r23, 0x25C1	; 0x8025c1 <udd_g_ctrlreq+0x7>
    1968:	cf 01       	movw	r24, r30
    196a:	de d6       	rcall	.+3516   	; 0x2728 <udd_set_setup_payload>
    196c:	14 c3       	rjmp	.+1576   	; 0x1f96 <udc_process_setup+0x6c8>
			//asm("nop");
			return 1;
		case 0xa1: //Receive waveform for signal gen
			TC_DAC.CTRLA = 0x00;
    196e:	e0 e0       	ldi	r30, 0x00	; 0
    1970:	f8 e0       	ldi	r31, 0x08	; 8
    1972:	10 82       	st	Z, r1
			TC_DAC.PERBUF = udd_g_ctrlreq.req.wValue;
    1974:	ca eb       	ldi	r28, 0xBA	; 186
    1976:	d5 e2       	ldi	r29, 0x25	; 37
    1978:	8a 81       	ldd	r24, Y+2	; 0x02
    197a:	9b 81       	ldd	r25, Y+3	; 0x03
    197c:	86 ab       	std	Z+54, r24	; 0x36
    197e:	97 ab       	std	Z+55, r25	; 0x37
			TC_DAC.CTRLA = (unsigned char) udd_g_ctrlreq.req.wIndex & 0x0F;
    1980:	8c 81       	ldd	r24, Y+4	; 0x04
    1982:	8f 70       	andi	r24, 0x0F	; 15
    1984:	80 83       	st	Z, r24
			udd_set_setup_payload(dacBuf_CH1, udd_g_ctrlreq.req.wLength);
    1986:	6e 81       	ldd	r22, Y+6	; 0x06
    1988:	7f 81       	ldd	r23, Y+7	; 0x07
    198a:	8a eb       	ldi	r24, 0xBA	; 186
    198c:	93 e2       	ldi	r25, 0x23	; 35
    198e:	cc d6       	rcall	.+3480   	; 0x2728 <udd_set_setup_payload>
			if(dacBuf_len != udd_g_ctrlreq.req.wLength){
    1990:	8e 81       	ldd	r24, Y+6	; 0x06
    1992:	9f 81       	ldd	r25, Y+7	; 0x07
    1994:	20 91 0d 20 	lds	r18, 0x200D	; 0x80200d <dacBuf_len>
    1998:	30 91 0e 20 	lds	r19, 0x200E	; 0x80200e <dacBuf_len+0x1>
    199c:	82 17       	cp	r24, r18
    199e:	93 07       	cpc	r25, r19
    19a0:	09 f4       	brne	.+2      	; 0x19a4 <udc_process_setup+0xd6>
    19a2:	f9 c2       	rjmp	.+1522   	; 0x1f96 <udc_process_setup+0x6c8>
				dacBuf_len = udd_g_ctrlreq.req.wLength;
    19a4:	80 93 0d 20 	sts	0x200D, r24	; 0x80200d <dacBuf_len>
    19a8:	90 93 0e 20 	sts	0x200E, r25	; 0x80200e <dacBuf_len+0x1>
				tiny_dma_delayed_set(global_mode);
    19ac:	80 91 09 20 	lds	r24, 0x2009	; 0x802009 <global_mode>
    19b0:	f3 d8       	rcall	.-3610   	; 0xb98 <tiny_dma_delayed_set>
    19b2:	f1 c2       	rjmp	.+1506   	; 0x1f96 <udc_process_setup+0x6c8>
			}
			return 1;
		case 0xa2: //CH2 waveform
			TC_AUXDAC.CTRLA = 0x00;
    19b4:	e0 e4       	ldi	r30, 0x40	; 64
    19b6:	f8 e0       	ldi	r31, 0x08	; 8
    19b8:	10 82       	st	Z, r1
			TC_AUXDAC.PERBUF = udd_g_ctrlreq.req.wValue;
    19ba:	ca eb       	ldi	r28, 0xBA	; 186
    19bc:	d5 e2       	ldi	r29, 0x25	; 37
    19be:	8a 81       	ldd	r24, Y+2	; 0x02
    19c0:	9b 81       	ldd	r25, Y+3	; 0x03
    19c2:	86 ab       	std	Z+54, r24	; 0x36
    19c4:	97 ab       	std	Z+55, r25	; 0x37
			TC_AUXDAC.CTRLA = (unsigned char) udd_g_ctrlreq.req.wIndex & 0x0F;
    19c6:	8c 81       	ldd	r24, Y+4	; 0x04
    19c8:	8f 70       	andi	r24, 0x0F	; 15
    19ca:	80 83       	st	Z, r24
			udd_set_setup_payload(dacBuf_CH2, udd_g_ctrlreq.req.wLength);
    19cc:	6e 81       	ldd	r22, Y+6	; 0x06
    19ce:	7f 81       	ldd	r23, Y+7	; 0x07
    19d0:	8b ec       	ldi	r24, 0xCB	; 203
    19d2:	95 e2       	ldi	r25, 0x25	; 37
    19d4:	a9 d6       	rcall	.+3410   	; 0x2728 <udd_set_setup_payload>
			if(auxDacBufLen != udd_g_ctrlreq.req.wLength){
    19d6:	8e 81       	ldd	r24, Y+6	; 0x06
    19d8:	9f 81       	ldd	r25, Y+7	; 0x07
    19da:	20 91 0b 20 	lds	r18, 0x200B	; 0x80200b <auxDacBufLen>
    19de:	30 91 0c 20 	lds	r19, 0x200C	; 0x80200c <auxDacBufLen+0x1>
    19e2:	82 17       	cp	r24, r18
    19e4:	93 07       	cpc	r25, r19
    19e6:	09 f4       	brne	.+2      	; 0x19ea <udc_process_setup+0x11c>
    19e8:	d6 c2       	rjmp	.+1452   	; 0x1f96 <udc_process_setup+0x6c8>
				auxDacBufLen = udd_g_ctrlreq.req.wLength;
    19ea:	80 93 0b 20 	sts	0x200B, r24	; 0x80200b <auxDacBufLen>
    19ee:	90 93 0c 20 	sts	0x200C, r25	; 0x80200c <auxDacBufLen+0x1>
				tiny_dma_delayed_set(global_mode);
    19f2:	80 91 09 20 	lds	r24, 0x2009	; 0x802009 <global_mode>
    19f6:	d0 d8       	rcall	.-3680   	; 0xb98 <tiny_dma_delayed_set>
    19f8:	ce c2       	rjmp	.+1436   	; 0x1f96 <udc_process_setup+0x6c8>
			}
			return 1;
		case 0xa3: //PSU voltage control
			TC_PSU.CCA = 0;
    19fa:	10 92 68 09 	sts	0x0968, r1	; 0x800968 <__TEXT_REGION_LENGTH__+0x700968>
    19fe:	10 92 69 09 	sts	0x0969, r1	; 0x800969 <__TEXT_REGION_LENGTH__+0x700969>
			PSU_target = udd_g_ctrlreq.req.wValue;
    1a02:	80 91 bc 25 	lds	r24, 0x25BC	; 0x8025bc <udd_g_ctrlreq+0x2>
    1a06:	80 93 b6 20 	sts	0x20B6, r24	; 0x8020b6 <PSU_target>
    1a0a:	c5 c2       	rjmp	.+1418   	; 0x1f96 <udc_process_setup+0x6c8>
			return 1;
		case 0xa4: //Triple mode
			PORTB.OUT = udd_g_ctrlreq.req.wValue;
    1a0c:	80 91 bc 25 	lds	r24, 0x25BC	; 0x8025bc <udd_g_ctrlreq+0x2>
    1a10:	80 93 24 06 	sts	0x0624, r24	; 0x800624 <__TEXT_REGION_LENGTH__+0x700624>
    1a14:	c0 c2       	rjmp	.+1408   	; 0x1f96 <udc_process_setup+0x6c8>
			return 1;			
		case 0xa5: //Control Gain and Scope modes
			switch(udd_g_ctrlreq.req.wValue){
    1a16:	e0 91 bc 25 	lds	r30, 0x25BC	; 0x8025bc <udd_g_ctrlreq+0x2>
    1a1a:	f0 91 bd 25 	lds	r31, 0x25BD	; 0x8025bd <udd_g_ctrlreq+0x3>
    1a1e:	e8 30       	cpi	r30, 0x08	; 8
    1a20:	f1 05       	cpc	r31, r1
    1a22:	08 f0       	brcs	.+2      	; 0x1a26 <udc_process_setup+0x158>
    1a24:	5a c0       	rjmp	.+180    	; 0x1ada <udc_process_setup+0x20c>
    1a26:	e2 5f       	subi	r30, 0xF2	; 242
    1a28:	fe 4f       	sbci	r31, 0xFE	; 254
    1a2a:	0c 94 73 17 	jmp	0x2ee6	; 0x2ee6 <__tablejump2__>
				case 0:  //Mode 0
					tiny_adc_setup(0, 0);
    1a2e:	60 e0       	ldi	r22, 0x00	; 0
    1a30:	80 e0       	ldi	r24, 0x00	; 0
    1a32:	18 d8       	rcall	.-4048   	; 0xa64 <tiny_adc_setup>
					tiny_adc_ch0setup(udd_g_ctrlreq.req.wIndex);
    1a34:	80 91 be 25 	lds	r24, 0x25BE	; 0x8025be <udd_g_ctrlreq+0x4>
    1a38:	0e 94 00 05 	call	0xa00	; 0xa00 <tiny_adc_ch0setup>
					tiny_dma_delayed_set(0);
    1a3c:	80 e0       	ldi	r24, 0x00	; 0
    1a3e:	ac d8       	rcall	.-3752   	; 0xb98 <tiny_dma_delayed_set>
    1a40:	aa c2       	rjmp	.+1364   	; 0x1f96 <udc_process_setup+0x6c8>
					break;
				case 1:  //Mode 1
					tiny_adc_setup(0, 0);
    1a42:	60 e0       	ldi	r22, 0x00	; 0
    1a44:	80 e0       	ldi	r24, 0x00	; 0
    1a46:	0e d8       	rcall	.-4068   	; 0xa64 <tiny_adc_setup>
					tiny_adc_ch0setup(udd_g_ctrlreq.req.wIndex);
    1a48:	80 91 be 25 	lds	r24, 0x25BE	; 0x8025be <udd_g_ctrlreq+0x4>
    1a4c:	0e 94 00 05 	call	0xa00	; 0xa00 <tiny_adc_ch0setup>
					tiny_dma_delayed_set(1);
    1a50:	81 e0       	ldi	r24, 0x01	; 1
    1a52:	a2 d8       	rcall	.-3772   	; 0xb98 <tiny_dma_delayed_set>
    1a54:	a0 c2       	rjmp	.+1344   	; 0x1f96 <udc_process_setup+0x6c8>
					break;
				case 2:  //Mode 2
					tiny_adc_setup(1, 1);
    1a56:	61 e0       	ldi	r22, 0x01	; 1
    1a58:	81 e0       	ldi	r24, 0x01	; 1
    1a5a:	04 d8       	rcall	.-4088   	; 0xa64 <tiny_adc_setup>
					tiny_adc_ch0setup(udd_g_ctrlreq.req.wIndex);
    1a5c:	ca eb       	ldi	r28, 0xBA	; 186
    1a5e:	d5 e2       	ldi	r29, 0x25	; 37
    1a60:	8c 81       	ldd	r24, Y+4	; 0x04
    1a62:	0e 94 00 05 	call	0xa00	; 0xa00 <tiny_adc_ch0setup>
					tiny_adc_ch1setup(udd_g_ctrlreq.req.wIndex>>8);
    1a66:	8d 81       	ldd	r24, Y+5	; 0x05
    1a68:	0e 94 15 05 	call	0xa2a	; 0xa2a <tiny_adc_ch1setup>
					tiny_dma_delayed_set(2);
    1a6c:	82 e0       	ldi	r24, 0x02	; 2
    1a6e:	94 d8       	rcall	.-3800   	; 0xb98 <tiny_dma_delayed_set>
    1a70:	92 c2       	rjmp	.+1316   	; 0x1f96 <udc_process_setup+0x6c8>
					break;
				case 3:  //Mode 3
					tiny_dma_delayed_set(3);
    1a72:	83 e0       	ldi	r24, 0x03	; 3
    1a74:	91 d8       	rcall	.-3806   	; 0xb98 <tiny_dma_delayed_set>
    1a76:	8f c2       	rjmp	.+1310   	; 0x1f96 <udc_process_setup+0x6c8>
					break;
				case 4:  //Mode 4
					tiny_dma_delayed_set(4);
    1a78:	84 e0       	ldi	r24, 0x04	; 4
    1a7a:	8e d8       	rcall	.-3812   	; 0xb98 <tiny_dma_delayed_set>
    1a7c:	8c c2       	rjmp	.+1304   	; 0x1f96 <udc_process_setup+0x6c8>
					break;
				case 5:  //Mode 5
					tiny_adc_setup(0, 0);
    1a7e:	60 e0       	ldi	r22, 0x00	; 0
    1a80:	80 e0       	ldi	r24, 0x00	; 0
    1a82:	0e 94 32 05 	call	0xa64	; 0xa64 <tiny_adc_setup>
					tiny_adc_ch0setup(udd_g_ctrlreq.req.wIndex);
    1a86:	80 91 be 25 	lds	r24, 0x25BE	; 0x8025be <udd_g_ctrlreq+0x4>
    1a8a:	0e 94 00 05 	call	0xa00	; 0xa00 <tiny_adc_ch0setup>
					tiny_dma_delayed_set(5);
    1a8e:	85 e0       	ldi	r24, 0x05	; 5
    1a90:	83 d8       	rcall	.-3834   	; 0xb98 <tiny_dma_delayed_set>
    1a92:	81 c2       	rjmp	.+1282   	; 0x1f96 <udc_process_setup+0x6c8>
					break;
				case 6:  //Mode 6
					tiny_adc_setup(0, 1);
    1a94:	61 e0       	ldi	r22, 0x01	; 1
    1a96:	80 e0       	ldi	r24, 0x00	; 0
    1a98:	0e 94 32 05 	call	0xa64	; 0xa64 <tiny_adc_setup>
					tiny_adc_ch0setup(udd_g_ctrlreq.req.wIndex);
    1a9c:	80 91 be 25 	lds	r24, 0x25BE	; 0x8025be <udd_g_ctrlreq+0x4>
    1aa0:	0e 94 00 05 	call	0xa00	; 0xa00 <tiny_adc_ch0setup>
					tiny_dma_delayed_set(6);
    1aa4:	86 e0       	ldi	r24, 0x06	; 6
    1aa6:	78 d8       	rcall	.-3856   	; 0xb98 <tiny_dma_delayed_set>
    1aa8:	76 c2       	rjmp	.+1260   	; 0x1f96 <udc_process_setup+0x6c8>
					break;		
				case 7:  //Mode 7
					tiny_adc_setup(0, 2);
    1aaa:	62 e0       	ldi	r22, 0x02	; 2
    1aac:	80 e0       	ldi	r24, 0x00	; 0
    1aae:	0e 94 32 05 	call	0xa64	; 0xa64 <tiny_adc_setup>
					tiny_adc_ch0setup(udd_g_ctrlreq.req.wIndex | 0x80);
    1ab2:	80 91 be 25 	lds	r24, 0x25BE	; 0x8025be <udd_g_ctrlreq+0x4>
    1ab6:	80 68       	ori	r24, 0x80	; 128
    1ab8:	0e 94 00 05 	call	0xa00	; 0xa00 <tiny_adc_ch0setup>
					tiny_dma_delayed_set(7);
    1abc:	87 e0       	ldi	r24, 0x07	; 7
    1abe:	6c d8       	rcall	.-3880   	; 0xb98 <tiny_dma_delayed_set>
    1ac0:	6a c2       	rjmp	.+1236   	; 0x1f96 <udc_process_setup+0x6c8>
				default:
					return 0;
			}
			return 1;
		case 0xa6:  //Digital out???
			PORTE.OUT = udd_g_ctrlreq.req.wValue;
    1ac2:	80 91 bc 25 	lds	r24, 0x25BC	; 0x8025bc <udd_g_ctrlreq+0x2>
    1ac6:	80 93 84 06 	sts	0x0684, r24	; 0x800684 <__TEXT_REGION_LENGTH__+0x700684>
    1aca:	65 c2       	rjmp	.+1226   	; 0x1f96 <udc_process_setup+0x6c8>
		case 0xa7:  //Soft Reset
		
		//Code here from SprinterSB
		//http://www.avrfreaks.net/comment/872674
		//I don't understand it, but it seems to do the job
			    __asm volatile ("cli"                 "\n\t"
    1acc:	e9 e7       	ldi	r30, 0x79	; 121
    1ace:	f0 e0       	ldi	r31, 0x00	; 0
    1ad0:	91 e0       	ldi	r25, 0x01	; 1
    1ad2:	88 ed       	ldi	r24, 0xD8	; 216
    1ad4:	f8 94       	cli
    1ad6:	84 bf       	out	0x34, r24	; 52
    1ad8:	90 83       	st	Z, r25
			return true;
		}
	}
	
	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
    1ada:	91 11       	cpse	r25, r1
    1adc:	e1 c1       	rjmp	.+962    	; 0x1ea0 <udc_process_setup+0x5d2>
 *
 * \return true if the request is supported
 */
static bool udc_reqstd(void)
{
	if (Udd_setup_is_in()) {
    1ade:	22 23       	and	r18, r18
    1ae0:	0c f0       	brlt	.+2      	; 0x1ae4 <udc_process_setup+0x216>
    1ae2:	05 c1       	rjmp	.+522    	; 0x1cee <udc_process_setup+0x420>
		// GET Standard Requests
		if (udd_g_ctrlreq.req.wLength == 0) {
    1ae4:	20 91 c0 25 	lds	r18, 0x25C0	; 0x8025c0 <udd_g_ctrlreq+0x6>
    1ae8:	30 91 c1 25 	lds	r19, 0x25C1	; 0x8025c1 <udd_g_ctrlreq+0x7>
    1aec:	21 15       	cp	r18, r1
    1aee:	31 05       	cpc	r19, r1
    1af0:	09 f4       	brne	.+2      	; 0x1af4 <udc_process_setup+0x226>
    1af2:	d6 c1       	rjmp	.+940    	; 0x1ea0 <udc_process_setup+0x5d2>
			return false; // Error for USB host
		}

		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
    1af4:	8f 71       	andi	r24, 0x1F	; 31
    1af6:	09 f0       	breq	.+2      	; 0x1afa <udc_process_setup+0x22c>
    1af8:	a3 c0       	rjmp	.+326    	; 0x1c40 <udc_process_setup+0x372>
			// Standard Get Device request
			switch (udd_g_ctrlreq.req.bRequest) {
    1afa:	90 91 bb 25 	lds	r25, 0x25BB	; 0x8025bb <udd_g_ctrlreq+0x1>
    1afe:	96 30       	cpi	r25, 0x06	; 6
    1b00:	79 f0       	breq	.+30     	; 0x1b20 <udc_process_setup+0x252>
    1b02:	98 30       	cpi	r25, 0x08	; 8
    1b04:	09 f4       	brne	.+2      	; 0x1b08 <udc_process_setup+0x23a>
    1b06:	92 c0       	rjmp	.+292    	; 0x1c2c <udc_process_setup+0x35e>
    1b08:	91 11       	cpse	r25, r1
    1b0a:	9a c0       	rjmp	.+308    	; 0x1c40 <udc_process_setup+0x372>
 *
 * \return true if success
 */
static bool udc_req_std_dev_get_status(void)
{
	if (udd_g_ctrlreq.req.wLength != sizeof(udc_device_status)) {
    1b0c:	22 30       	cpi	r18, 0x02	; 2
    1b0e:	31 05       	cpc	r19, r1
    1b10:	09 f0       	breq	.+2      	; 0x1b14 <udc_process_setup+0x246>
    1b12:	c6 c1       	rjmp	.+908    	; 0x1ea0 <udc_process_setup+0x5d2>
		return false;
	}

	udd_set_setup_payload( (uint8_t *) & udc_device_status,
    1b14:	62 e0       	ldi	r22, 0x02	; 2
    1b16:	70 e0       	ldi	r23, 0x00	; 0
    1b18:	86 ec       	ldi	r24, 0xC6	; 198
    1b1a:	90 e2       	ldi	r25, 0x20	; 32
    1b1c:	05 d6       	rcall	.+3082   	; 0x2728 <udd_set_setup_payload>
    1b1e:	3d c2       	rjmp	.+1146   	; 0x1f9a <udc_process_setup+0x6cc>
 */
static bool udc_req_std_dev_get_descriptor(void)
{
	uint8_t conf_num;

	conf_num = udd_g_ctrlreq.req.wValue & 0xff;
    1b20:	80 91 bc 25 	lds	r24, 0x25BC	; 0x8025bc <udd_g_ctrlreq+0x2>
    1b24:	90 91 bd 25 	lds	r25, 0x25BD	; 0x8025bd <udd_g_ctrlreq+0x3>

	// Check descriptor ID
	switch ((uint8_t) (udd_g_ctrlreq.req.wValue >> 8)) {
    1b28:	29 2f       	mov	r18, r25
    1b2a:	33 27       	eor	r19, r19
    1b2c:	22 30       	cpi	r18, 0x02	; 2
    1b2e:	31 05       	cpc	r19, r1
    1b30:	a9 f0       	breq	.+42     	; 0x1b5c <udc_process_setup+0x28e>
    1b32:	24 f4       	brge	.+8      	; 0x1b3c <udc_process_setup+0x26e>
    1b34:	21 30       	cpi	r18, 0x01	; 1
    1b36:	31 05       	cpc	r19, r1
    1b38:	41 f0       	breq	.+16     	; 0x1b4a <udc_process_setup+0x27c>
    1b3a:	a9 c1       	rjmp	.+850    	; 0x1e8e <udc_process_setup+0x5c0>
    1b3c:	23 30       	cpi	r18, 0x03	; 3
    1b3e:	31 05       	cpc	r19, r1
    1b40:	d9 f1       	breq	.+118    	; 0x1bb8 <udc_process_setup+0x2ea>
    1b42:	2f 30       	cpi	r18, 0x0F	; 15
    1b44:	31 05       	cpc	r19, r1
    1b46:	51 f1       	breq	.+84     	; 0x1b9c <udc_process_setup+0x2ce>
    1b48:	a2 c1       	rjmp	.+836    	; 0x1e8e <udc_process_setup+0x5c0>
		} else
#endif
		{
			udd_set_setup_payload(
				(uint8_t *) udc_config.confdev_lsfs,
				udc_config.confdev_lsfs->bLength);
    1b4a:	80 91 19 20 	lds	r24, 0x2019	; 0x802019 <udc_config>
    1b4e:	90 91 1a 20 	lds	r25, 0x201A	; 0x80201a <udc_config+0x1>
				(uint8_t *) udc_config.confdev_hs,
				udc_config.confdev_hs->bLength);
		} else
#endif
		{
			udd_set_setup_payload(
    1b52:	dc 01       	movw	r26, r24
    1b54:	6c 91       	ld	r22, X
    1b56:	70 e0       	ldi	r23, 0x00	; 0
    1b58:	e7 d5       	rcall	.+3022   	; 0x2728 <udd_set_setup_payload>
    1b5a:	59 c0       	rjmp	.+178    	; 0x1c0e <udc_process_setup+0x340>
				le16_to_cpu(udc_config.conf_hs[conf_num].desc->wTotalLength));
		} else
#endif
		{
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
    1b5c:	e0 91 19 20 	lds	r30, 0x2019	; 0x802019 <udc_config>
    1b60:	f0 91 1a 20 	lds	r31, 0x201A	; 0x80201a <udc_config+0x1>
    1b64:	21 89       	ldd	r18, Z+17	; 0x11
    1b66:	82 17       	cp	r24, r18
    1b68:	08 f0       	brcs	.+2      	; 0x1b6c <udc_process_setup+0x29e>
    1b6a:	9a c1       	rjmp	.+820    	; 0x1ea0 <udc_process_setup+0x5d2>
					bNumConfigurations) {
				return false;
			}
			udd_set_setup_payload(
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
				le16_to_cpu(udc_config.conf_lsfs[conf_num].desc->wTotalLength));
    1b6c:	99 27       	eor	r25, r25
    1b6e:	88 0f       	add	r24, r24
    1b70:	99 1f       	adc	r25, r25
    1b72:	88 0f       	add	r24, r24
    1b74:	99 1f       	adc	r25, r25
    1b76:	e0 91 1b 20 	lds	r30, 0x201B	; 0x80201b <udc_config+0x2>
    1b7a:	f0 91 1c 20 	lds	r31, 0x201C	; 0x80201c <udc_config+0x3>
    1b7e:	e8 0f       	add	r30, r24
    1b80:	f9 1f       	adc	r31, r25
    1b82:	80 81       	ld	r24, Z
    1b84:	91 81       	ldd	r25, Z+1	; 0x01
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
					bNumConfigurations) {
				return false;
			}
			udd_set_setup_payload(
    1b86:	fc 01       	movw	r30, r24
    1b88:	62 81       	ldd	r22, Z+2	; 0x02
    1b8a:	73 81       	ldd	r23, Z+3	; 0x03
    1b8c:	cd d5       	rcall	.+2970   	; 0x2728 <udd_set_setup_payload>
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
				le16_to_cpu(udc_config.conf_lsfs[conf_num].desc->wTotalLength));
		}
		((usb_conf_desc_t *) udd_g_ctrlreq.payload)->bDescriptorType =
    1b8e:	e0 91 c2 25 	lds	r30, 0x25C2	; 0x8025c2 <udd_g_ctrlreq+0x8>
    1b92:	f0 91 c3 25 	lds	r31, 0x25C3	; 0x8025c3 <udd_g_ctrlreq+0x9>
    1b96:	82 e0       	ldi	r24, 0x02	; 2
    1b98:	81 83       	std	Z+1, r24	; 0x01
    1b9a:	39 c0       	rjmp	.+114    	; 0x1c0e <udc_process_setup+0x340>
		break;
#endif

	case USB_DT_BOS:
		// Device BOS descriptor requested
		if (udc_config.conf_bos == NULL) {
    1b9c:	80 91 1d 20 	lds	r24, 0x201D	; 0x80201d <udc_config+0x4>
    1ba0:	90 91 1e 20 	lds	r25, 0x201E	; 0x80201e <udc_config+0x5>
    1ba4:	00 97       	sbiw	r24, 0x00	; 0
    1ba6:	09 f4       	brne	.+2      	; 0x1baa <udc_process_setup+0x2dc>
    1ba8:	7b c1       	rjmp	.+758    	; 0x1ea0 <udc_process_setup+0x5d2>
			return false;
		}
		udd_set_setup_payload( (uint8_t *) udc_config.conf_bos,
    1baa:	dc 01       	movw	r26, r24
    1bac:	12 96       	adiw	r26, 0x02	; 2
    1bae:	6d 91       	ld	r22, X+
    1bb0:	7c 91       	ld	r23, X
    1bb2:	13 97       	sbiw	r26, 0x03	; 3
    1bb4:	b9 d5       	rcall	.+2930   	; 0x2728 <udd_set_setup_payload>
    1bb6:	2b c0       	rjmp	.+86     	; 0x1c0e <udc_process_setup+0x340>
	uint8_t i;
	const uint8_t *str;
	uint8_t str_length = 0;

	// Link payload pointer to the string corresponding at request
	switch (udd_g_ctrlreq.req.wValue & 0xff) {
    1bb8:	99 27       	eor	r25, r25
    1bba:	81 30       	cpi	r24, 0x01	; 1
    1bbc:	91 05       	cpc	r25, r1
    1bbe:	71 f0       	breq	.+28     	; 0x1bdc <udc_process_setup+0x30e>
    1bc0:	38 f0       	brcs	.+14     	; 0x1bd0 <udc_process_setup+0x302>
    1bc2:	02 97       	sbiw	r24, 0x02	; 2
    1bc4:	09 f0       	breq	.+2      	; 0x1bc8 <udc_process_setup+0x2fa>
    1bc6:	6c c1       	rjmp	.+728    	; 0x1ea0 <udc_process_setup+0x5d2>
		break;
#endif
#ifdef USB_DEVICE_PRODUCT_NAME
	case 2:
		str_length = USB_DEVICE_PRODUCT_NAME_SIZE;
		str = udc_string_product_name;
    1bc8:	2a e8       	ldi	r18, 0x8A	; 138
    1bca:	30 e2       	ldi	r19, 0x20	; 32
		str = udc_string_manufacturer_name;
		break;
#endif
#ifdef USB_DEVICE_PRODUCT_NAME
	case 2:
		str_length = USB_DEVICE_PRODUCT_NAME_SIZE;
    1bcc:	88 e0       	ldi	r24, 0x08	; 8
    1bce:	09 c0       	rjmp	.+18     	; 0x1be2 <udc_process_setup+0x314>
	uint8_t str_length = 0;

	// Link payload pointer to the string corresponding at request
	switch (udd_g_ctrlreq.req.wValue & 0xff) {
	case 0:
		udd_set_setup_payload((uint8_t *) &udc_string_desc_languageid,
    1bd0:	64 e0       	ldi	r22, 0x04	; 4
    1bd2:	70 e0       	ldi	r23, 0x00	; 0
    1bd4:	8c e9       	ldi	r24, 0x9C	; 156
    1bd6:	90 e2       	ldi	r25, 0x20	; 32
    1bd8:	a7 d5       	rcall	.+2894   	; 0x2728 <udd_set_setup_payload>
    1bda:	19 c0       	rjmp	.+50     	; 0x1c0e <udc_process_setup+0x340>
		break;

#ifdef USB_DEVICE_MANUFACTURE_NAME
	case 1:
		str_length = USB_DEVICE_MANUFACTURE_NAME_SIZE;
		str = udc_string_manufacturer_name;
    1bdc:	23 e9       	ldi	r18, 0x93	; 147
    1bde:	30 e2       	ldi	r19, 0x20	; 32
				sizeof(udc_string_desc_languageid));
		break;

#ifdef USB_DEVICE_MANUFACTURE_NAME
	case 1:
		str_length = USB_DEVICE_MANUFACTURE_NAME_SIZE;
    1be0:	87 e0       	ldi	r24, 0x07	; 7
    1be2:	42 2f       	mov	r20, r18
    1be4:	aa e7       	ldi	r26, 0x7A	; 122
    1be6:	b0 e2       	ldi	r27, 0x20	; 32
		str = udc_string_manufacturer_name;
		break;
#endif
#ifdef USB_DEVICE_PRODUCT_NAME
	case 2:
		str_length = USB_DEVICE_PRODUCT_NAME_SIZE;
    1be8:	e2 2f       	mov	r30, r18
    1bea:	f3 2f       	mov	r31, r19
		return false;
	}

	if (str_length) {
		for(i = 0; i < str_length; i++) {
			udc_string_desc.string[i] = cpu_to_le16((le16_t)str[i]);
    1bec:	21 91       	ld	r18, Z+
    1bee:	30 e0       	ldi	r19, 0x00	; 0
    1bf0:	2d 93       	st	X+, r18
    1bf2:	3d 93       	st	X+, r19
    1bf4:	9e 2f       	mov	r25, r30
    1bf6:	94 1b       	sub	r25, r20
#endif
		return false;
	}

	if (str_length) {
		for(i = 0; i < str_length; i++) {
    1bf8:	98 17       	cp	r25, r24
    1bfa:	c0 f3       	brcs	.-16     	; 0x1bec <udc_process_setup+0x31e>
			udc_string_desc.string[i] = cpu_to_le16((le16_t)str[i]);
		}

		udc_string_desc.header.bLength = 2 + (str_length) * 2;
    1bfc:	68 2f       	mov	r22, r24
    1bfe:	66 0f       	add	r22, r22
    1c00:	6e 5f       	subi	r22, 0xFE	; 254
    1c02:	60 93 78 20 	sts	0x2078, r22	; 0x802078 <udc_string_desc>
		udd_set_setup_payload(
    1c06:	70 e0       	ldi	r23, 0x00	; 0
    1c08:	88 e7       	ldi	r24, 0x78	; 120
    1c0a:	90 e2       	ldi	r25, 0x20	; 32
    1c0c:	8d d5       	rcall	.+2842   	; 0x2728 <udd_set_setup_payload>
	default:
		// Unknown descriptor requested
		return false;
	}
	// if the descriptor is larger than length requested, then reduce it
	if (udd_g_ctrlreq.req.wLength < udd_g_ctrlreq.payload_size) {
    1c0e:	ea eb       	ldi	r30, 0xBA	; 186
    1c10:	f5 e2       	ldi	r31, 0x25	; 37
    1c12:	86 81       	ldd	r24, Z+6	; 0x06
    1c14:	97 81       	ldd	r25, Z+7	; 0x07
    1c16:	22 85       	ldd	r18, Z+10	; 0x0a
    1c18:	33 85       	ldd	r19, Z+11	; 0x0b
    1c1a:	82 17       	cp	r24, r18
    1c1c:	93 07       	cpc	r25, r19
    1c1e:	08 f0       	brcs	.+2      	; 0x1c22 <udc_process_setup+0x354>
    1c20:	bc c1       	rjmp	.+888    	; 0x1f9a <udc_process_setup+0x6cc>
		udd_g_ctrlreq.payload_size = udd_g_ctrlreq.req.wLength;
    1c22:	80 93 c4 25 	sts	0x25C4, r24	; 0x8025c4 <udd_g_ctrlreq+0xa>
    1c26:	90 93 c5 25 	sts	0x25C5, r25	; 0x8025c5 <udd_g_ctrlreq+0xb>
    1c2a:	b7 c1       	rjmp	.+878    	; 0x1f9a <udc_process_setup+0x6cc>
 *
 * \return true if success
 */
static bool udc_req_std_dev_get_configuration(void)
{
	if (udd_g_ctrlreq.req.wLength != 1) {
    1c2c:	21 30       	cpi	r18, 0x01	; 1
    1c2e:	31 05       	cpc	r19, r1
    1c30:	09 f0       	breq	.+2      	; 0x1c34 <udc_process_setup+0x366>
    1c32:	36 c1       	rjmp	.+620    	; 0x1ea0 <udc_process_setup+0x5d2>
		return false;
	}

	udd_set_setup_payload(&udc_num_configuration,1);
    1c34:	61 e0       	ldi	r22, 0x01	; 1
    1c36:	70 e0       	ldi	r23, 0x00	; 0
    1c38:	82 ec       	ldi	r24, 0xC2	; 194
    1c3a:	90 e2       	ldi	r25, 0x20	; 32
    1c3c:	75 d5       	rcall	.+2794   	; 0x2728 <udd_set_setup_payload>
    1c3e:	ad c1       	rjmp	.+858    	; 0x1f9a <udc_process_setup+0x6cc>
			default:
				break;
			}
		}

		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
    1c40:	81 30       	cpi	r24, 0x01	; 1
    1c42:	e1 f5       	brne	.+120    	; 0x1cbc <udc_process_setup+0x3ee>
			// Standard Get Interface request
			switch (udd_g_ctrlreq.req.bRequest) {
    1c44:	90 91 bb 25 	lds	r25, 0x25BB	; 0x8025bb <udd_g_ctrlreq+0x1>
    1c48:	9a 30       	cpi	r25, 0x0A	; 10
    1c4a:	c1 f5       	brne	.+112    	; 0x1cbc <udc_process_setup+0x3ee>
static bool udc_req_std_iface_get_setting(void)
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (udd_g_ctrlreq.req.wLength != 1) {
    1c4c:	21 30       	cpi	r18, 0x01	; 1
    1c4e:	31 05       	cpc	r19, r1
    1c50:	09 f0       	breq	.+2      	; 0x1c54 <udc_process_setup+0x386>
    1c52:	26 c1       	rjmp	.+588    	; 0x1ea0 <udc_process_setup+0x5d2>
		return false; // Error in request
	}
	if (!udc_num_configuration) {
    1c54:	80 91 c2 20 	lds	r24, 0x20C2	; 0x8020c2 <udc_num_configuration>
    1c58:	88 23       	and	r24, r24
    1c5a:	09 f4       	brne	.+2      	; 0x1c5e <udc_process_setup+0x390>
    1c5c:	21 c1       	rjmp	.+578    	; 0x1ea0 <udc_process_setup+0x5d2>
		return false; // The device is not is configured state yet
	}

	// Check the interface number included in the request
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
    1c5e:	c0 91 be 25 	lds	r28, 0x25BE	; 0x8025be <udd_g_ctrlreq+0x4>
    1c62:	d0 91 bf 25 	lds	r29, 0x25BF	; 0x8025bf <udd_g_ctrlreq+0x5>
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
    1c66:	00 91 c0 20 	lds	r16, 0x20C0	; 0x8020c0 <udc_ptr_conf>
    1c6a:	10 91 c1 20 	lds	r17, 0x20C1	; 0x8020c1 <udc_ptr_conf+0x1>
    1c6e:	d8 01       	movw	r26, r16
    1c70:	ed 91       	ld	r30, X+
    1c72:	fc 91       	ld	r31, X
    1c74:	84 81       	ldd	r24, Z+4	; 0x04
    1c76:	c8 17       	cp	r28, r24
    1c78:	08 f0       	brcs	.+2      	; 0x1c7c <udc_process_setup+0x3ae>
    1c7a:	12 c1       	rjmp	.+548    	; 0x1ea0 <udc_process_setup+0x5d2>
		return false;
	}

	// Select first alternate setting of the interface to update udc_ptr_iface
	// before call iface->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
    1c7c:	60 e0       	ldi	r22, 0x00	; 0
    1c7e:	8c 2f       	mov	r24, r28
    1c80:	1c dd       	rcall	.-1480   	; 0x16ba <udc_update_iface_desc>
    1c82:	88 23       	and	r24, r24
    1c84:	09 f4       	brne	.+2      	; 0x1c88 <udc_process_setup+0x3ba>
    1c86:	0c c1       	rjmp	.+536    	; 0x1ea0 <udc_process_setup+0x5d2>
		return false;
	}
	// Get alternate setting from UDI
	udi_api = udc_ptr_conf->udi_apis[iface_num];
    1c88:	ce 01       	movw	r24, r28
    1c8a:	99 27       	eor	r25, r25
    1c8c:	88 0f       	add	r24, r24
    1c8e:	99 1f       	adc	r25, r25
    1c90:	d8 01       	movw	r26, r16
    1c92:	12 96       	adiw	r26, 0x02	; 2
    1c94:	ed 91       	ld	r30, X+
    1c96:	fc 91       	ld	r31, X
    1c98:	13 97       	sbiw	r26, 0x03	; 3
    1c9a:	e8 0f       	add	r30, r24
    1c9c:	f9 1f       	adc	r31, r25
	udc_iface_setting = udi_api->getsetting();
    1c9e:	01 90       	ld	r0, Z+
    1ca0:	f0 81       	ld	r31, Z
    1ca2:	e0 2d       	mov	r30, r0
    1ca4:	86 81       	ldd	r24, Z+6	; 0x06
    1ca6:	97 81       	ldd	r25, Z+7	; 0x07
    1ca8:	fc 01       	movw	r30, r24
    1caa:	09 95       	icall
    1cac:	80 93 c4 20 	sts	0x20C4, r24	; 0x8020c4 <udc_iface_setting>

	// Link value to payload pointer of request
	udd_set_setup_payload(&udc_iface_setting,1);
    1cb0:	61 e0       	ldi	r22, 0x01	; 1
    1cb2:	70 e0       	ldi	r23, 0x00	; 0
    1cb4:	84 ec       	ldi	r24, 0xC4	; 196
    1cb6:	90 e2       	ldi	r25, 0x20	; 32
    1cb8:	37 d5       	rcall	.+2670   	; 0x2728 <udd_set_setup_payload>
    1cba:	6f c1       	rjmp	.+734    	; 0x1f9a <udc_process_setup+0x6cc>
			default:
				break;
			}
		}
#if (0!=USB_DEVICE_MAX_EP)
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
    1cbc:	82 30       	cpi	r24, 0x02	; 2
    1cbe:	09 f0       	breq	.+2      	; 0x1cc2 <udc_process_setup+0x3f4>
    1cc0:	ef c0       	rjmp	.+478    	; 0x1ea0 <udc_process_setup+0x5d2>
			// Standard Get Endpoint request
			switch (udd_g_ctrlreq.req.bRequest) {
    1cc2:	80 91 bb 25 	lds	r24, 0x25BB	; 0x8025bb <udd_g_ctrlreq+0x1>
    1cc6:	81 11       	cpse	r24, r1
    1cc8:	e4 c0       	rjmp	.+456    	; 0x1e92 <udc_process_setup+0x5c4>
 */
static bool udc_req_std_ep_get_status(void)
{
	static le16_t udc_ep_status;

	if (udd_g_ctrlreq.req.wLength != sizeof(udc_ep_status)) {
    1cca:	22 30       	cpi	r18, 0x02	; 2
    1ccc:	31 05       	cpc	r19, r1
    1cce:	09 f0       	breq	.+2      	; 0x1cd2 <udc_process_setup+0x404>
    1cd0:	e7 c0       	rjmp	.+462    	; 0x1ea0 <udc_process_setup+0x5d2>
		return false;
	}

	udc_ep_status = udd_ep_is_halted(udd_g_ctrlreq.req.
    1cd2:	80 91 be 25 	lds	r24, 0x25BE	; 0x8025be <udd_g_ctrlreq+0x4>
    1cd6:	9b d5       	rcall	.+2870   	; 0x280e <udd_ep_is_halted>
    1cd8:	90 e0       	ldi	r25, 0x00	; 0
    1cda:	80 93 bc 20 	sts	0x20BC, r24	; 0x8020bc <udc_ep_status.5554>
    1cde:	90 93 bd 20 	sts	0x20BD, r25	; 0x8020bd <udc_ep_status.5554+0x1>
			wIndex & 0xFF) ? CPU_TO_LE16(USB_EP_STATUS_HALTED) : 0;

	udd_set_setup_payload( (uint8_t *) & udc_ep_status,
    1ce2:	62 e0       	ldi	r22, 0x02	; 2
    1ce4:	70 e0       	ldi	r23, 0x00	; 0
    1ce6:	8c eb       	ldi	r24, 0xBC	; 188
    1ce8:	90 e2       	ldi	r25, 0x20	; 32
    1cea:	1e d5       	rcall	.+2620   	; 0x2728 <udd_set_setup_payload>
    1cec:	56 c1       	rjmp	.+684    	; 0x1f9a <udc_process_setup+0x6cc>
			}
		}
#endif
	} else {
		// SET Standard Requests
		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
    1cee:	8f 71       	andi	r24, 0x1F	; 31
    1cf0:	09 f0       	breq	.+2      	; 0x1cf4 <udc_process_setup+0x426>
    1cf2:	83 c0       	rjmp	.+262    	; 0x1dfa <udc_process_setup+0x52c>
			// Standard Set Device request
			switch (udd_g_ctrlreq.req.bRequest) {
    1cf4:	90 91 bb 25 	lds	r25, 0x25BB	; 0x8025bb <udd_g_ctrlreq+0x1>
    1cf8:	93 30       	cpi	r25, 0x03	; 3
    1cfa:	09 f4       	brne	.+2      	; 0x1cfe <udc_process_setup+0x430>
    1cfc:	cc c0       	rjmp	.+408    	; 0x1e96 <udc_process_setup+0x5c8>
    1cfe:	18 f4       	brcc	.+6      	; 0x1d06 <udc_process_setup+0x438>
    1d00:	91 30       	cpi	r25, 0x01	; 1
    1d02:	a1 f0       	breq	.+40     	; 0x1d2c <udc_process_setup+0x45e>
    1d04:	7a c0       	rjmp	.+244    	; 0x1dfa <udc_process_setup+0x52c>
    1d06:	95 30       	cpi	r25, 0x05	; 5
    1d08:	19 f0       	breq	.+6      	; 0x1d10 <udc_process_setup+0x442>
    1d0a:	99 30       	cpi	r25, 0x09	; 9
    1d0c:	39 f1       	breq	.+78     	; 0x1d5c <udc_process_setup+0x48e>
    1d0e:	75 c0       	rjmp	.+234    	; 0x1dfa <udc_process_setup+0x52c>
 *
 * \return true if success
 */
static bool udc_req_std_dev_set_address(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    1d10:	80 91 c0 25 	lds	r24, 0x25C0	; 0x8025c0 <udd_g_ctrlreq+0x6>
    1d14:	90 91 c1 25 	lds	r25, 0x25C1	; 0x8025c1 <udd_g_ctrlreq+0x7>
    1d18:	89 2b       	or	r24, r25
    1d1a:	09 f0       	breq	.+2      	; 0x1d1e <udc_process_setup+0x450>
    1d1c:	c1 c0       	rjmp	.+386    	; 0x1ea0 <udc_process_setup+0x5d2>
		return false;
	}

	// The address must be changed at the end of setup request after the handshake
	// then we use a callback to change address
	udd_g_ctrlreq.callback = udc_valid_address;
    1d1e:	87 e5       	ldi	r24, 0x57	; 87
    1d20:	9b e0       	ldi	r25, 0x0B	; 11
    1d22:	80 93 c6 25 	sts	0x25C6, r24	; 0x8025c6 <udd_g_ctrlreq+0xc>
    1d26:	90 93 c7 25 	sts	0x25C7, r25	; 0x8025c7 <udd_g_ctrlreq+0xd>
    1d2a:	37 c1       	rjmp	.+622    	; 0x1f9a <udc_process_setup+0x6cc>
 *
 * \return true if success
 */
static bool udc_req_std_dev_clear_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    1d2c:	80 91 c0 25 	lds	r24, 0x25C0	; 0x8025c0 <udd_g_ctrlreq+0x6>
    1d30:	90 91 c1 25 	lds	r25, 0x25C1	; 0x8025c1 <udd_g_ctrlreq+0x7>
    1d34:	89 2b       	or	r24, r25
    1d36:	09 f0       	breq	.+2      	; 0x1d3a <udc_process_setup+0x46c>
    1d38:	b3 c0       	rjmp	.+358    	; 0x1ea0 <udc_process_setup+0x5d2>
		return false;
	}

	if (udd_g_ctrlreq.req.wValue == USB_DEV_FEATURE_REMOTE_WAKEUP) {
    1d3a:	80 91 bc 25 	lds	r24, 0x25BC	; 0x8025bc <udd_g_ctrlreq+0x2>
    1d3e:	90 91 bd 25 	lds	r25, 0x25BD	; 0x8025bd <udd_g_ctrlreq+0x3>
    1d42:	01 97       	sbiw	r24, 0x01	; 1
    1d44:	09 f0       	breq	.+2      	; 0x1d48 <udc_process_setup+0x47a>
    1d46:	ac c0       	rjmp	.+344    	; 0x1ea0 <udc_process_setup+0x5d2>
		udc_device_status &= CPU_TO_LE16(~(uint32_t)USB_DEV_STATUS_REMOTEWAKEUP);
    1d48:	80 91 c6 20 	lds	r24, 0x20C6	; 0x8020c6 <udc_device_status>
    1d4c:	90 91 c7 20 	lds	r25, 0x20C7	; 0x8020c7 <udc_device_status+0x1>
    1d50:	8d 7f       	andi	r24, 0xFD	; 253
    1d52:	80 93 c6 20 	sts	0x20C6, r24	; 0x8020c6 <udc_device_status>
    1d56:	90 93 c7 20 	sts	0x20C7, r25	; 0x8020c7 <udc_device_status+0x1>
    1d5a:	1f c1       	rjmp	.+574    	; 0x1f9a <udc_process_setup+0x6cc>
static bool udc_req_std_dev_set_configuration(void)
{
	uint8_t iface_num;

	// Check request length
	if (udd_g_ctrlreq.req.wLength) {
    1d5c:	80 91 c0 25 	lds	r24, 0x25C0	; 0x8025c0 <udd_g_ctrlreq+0x6>
    1d60:	90 91 c1 25 	lds	r25, 0x25C1	; 0x8025c1 <udd_g_ctrlreq+0x7>
    1d64:	89 2b       	or	r24, r25
    1d66:	09 f0       	breq	.+2      	; 0x1d6a <udc_process_setup+0x49c>
    1d68:	9b c0       	rjmp	.+310    	; 0x1ea0 <udc_process_setup+0x5d2>
		return false;
	}
	// Authorize configuration only if the address is valid
	if (!udd_getaddress()) {
    1d6a:	db d4       	rcall	.+2486   	; 0x2722 <udd_getaddress>
    1d6c:	88 23       	and	r24, r24
    1d6e:	09 f4       	brne	.+2      	; 0x1d72 <udc_process_setup+0x4a4>
    1d70:	97 c0       	rjmp	.+302    	; 0x1ea0 <udc_process_setup+0x5d2>
		}
	} else
#endif
	{
		// FS descriptor
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
    1d72:	20 91 bc 25 	lds	r18, 0x25BC	; 0x8025bc <udd_g_ctrlreq+0x2>
    1d76:	30 91 bd 25 	lds	r19, 0x25BD	; 0x8025bd <udd_g_ctrlreq+0x3>
    1d7a:	33 27       	eor	r19, r19
				udc_config.confdev_lsfs->bNumConfigurations) {
    1d7c:	e0 91 19 20 	lds	r30, 0x2019	; 0x802019 <udc_config>
    1d80:	f0 91 1a 20 	lds	r31, 0x201A	; 0x80201a <udc_config+0x1>
		}
	} else
#endif
	{
		// FS descriptor
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
    1d84:	81 89       	ldd	r24, Z+17	; 0x11
    1d86:	90 e0       	ldi	r25, 0x00	; 0
    1d88:	82 17       	cp	r24, r18
    1d8a:	93 07       	cpc	r25, r19
    1d8c:	08 f4       	brcc	.+2      	; 0x1d90 <udc_process_setup+0x4c2>
    1d8e:	88 c0       	rjmp	.+272    	; 0x1ea0 <udc_process_setup+0x5d2>
			return false;
		}
	}

	// Reset current configuration
	udc_reset();
    1d90:	49 dd       	rcall	.-1390   	; 0x1824 <udc_reset>

	// Enable new configuration
	udc_num_configuration = udd_g_ctrlreq.req.wValue & 0xFF;
    1d92:	80 91 bc 25 	lds	r24, 0x25BC	; 0x8025bc <udd_g_ctrlreq+0x2>
    1d96:	90 91 bd 25 	lds	r25, 0x25BD	; 0x8025bd <udd_g_ctrlreq+0x3>
    1d9a:	80 93 c2 20 	sts	0x20C2, r24	; 0x8020c2 <udc_num_configuration>
	if (udc_num_configuration == 0) {
    1d9e:	88 23       	and	r24, r24
    1da0:	09 f4       	brne	.+2      	; 0x1da4 <udc_process_setup+0x4d6>
    1da2:	fb c0       	rjmp	.+502    	; 0x1f9a <udc_process_setup+0x6cc>
		udc_ptr_conf = &udc_config.conf_hs[udc_num_configuration - 1];
	} else
#endif
	{
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
    1da4:	99 27       	eor	r25, r25
    1da6:	81 50       	subi	r24, 0x01	; 1
    1da8:	90 4c       	sbci	r25, 0xC0	; 192
    1daa:	88 0f       	add	r24, r24
    1dac:	99 1f       	adc	r25, r25
    1dae:	88 0f       	add	r24, r24
    1db0:	99 1f       	adc	r25, r25
    1db2:	e0 91 1b 20 	lds	r30, 0x201B	; 0x80201b <udc_config+0x2>
    1db6:	f0 91 1c 20 	lds	r31, 0x201C	; 0x80201c <udc_config+0x3>
    1dba:	e8 0f       	add	r30, r24
    1dbc:	f9 1f       	adc	r31, r25
    1dbe:	e0 93 c0 20 	sts	0x20C0, r30	; 0x8020c0 <udc_ptr_conf>
    1dc2:	f0 93 c1 20 	sts	0x20C1, r31	; 0x8020c1 <udc_ptr_conf+0x1>
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    1dc6:	01 90       	ld	r0, Z+
    1dc8:	f0 81       	ld	r31, Z
    1dca:	e0 2d       	mov	r30, r0
    1dcc:	84 81       	ldd	r24, Z+4	; 0x04
    1dce:	88 23       	and	r24, r24
    1dd0:	09 f4       	brne	.+2      	; 0x1dd4 <udc_process_setup+0x506>
    1dd2:	e3 c0       	rjmp	.+454    	; 0x1f9a <udc_process_setup+0x6cc>
    1dd4:	c0 e0       	ldi	r28, 0x00	; 0
			iface_num++) {
		if (!udc_iface_enable(iface_num, 0)) {
    1dd6:	60 e0       	ldi	r22, 0x00	; 0
    1dd8:	8c 2f       	mov	r24, r28
    1dda:	eb dc       	rcall	.-1578   	; 0x17b2 <udc_iface_enable>
    1ddc:	88 23       	and	r24, r24
    1dde:	09 f4       	brne	.+2      	; 0x1de2 <udc_process_setup+0x514>
    1de0:	5f c0       	rjmp	.+190    	; 0x1ea0 <udc_process_setup+0x5d2>
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
			iface_num++) {
    1de2:	cf 5f       	subi	r28, 0xFF	; 255
	{
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    1de4:	e0 91 c0 20 	lds	r30, 0x20C0	; 0x8020c0 <udc_ptr_conf>
    1de8:	f0 91 c1 20 	lds	r31, 0x20C1	; 0x8020c1 <udc_ptr_conf+0x1>
    1dec:	01 90       	ld	r0, Z+
    1dee:	f0 81       	ld	r31, Z
    1df0:	e0 2d       	mov	r30, r0
    1df2:	84 81       	ldd	r24, Z+4	; 0x04
    1df4:	c8 17       	cp	r28, r24
    1df6:	78 f3       	brcs	.-34     	; 0x1dd6 <udc_process_setup+0x508>
    1df8:	d0 c0       	rjmp	.+416    	; 0x1f9a <udc_process_setup+0x6cc>
			default:
				break;
			}
		}

		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
    1dfa:	81 30       	cpi	r24, 0x01	; 1
    1dfc:	e1 f4       	brne	.+56     	; 0x1e36 <udc_process_setup+0x568>
			// Standard Set Interface request
			switch (udd_g_ctrlreq.req.bRequest) {
    1dfe:	90 91 bb 25 	lds	r25, 0x25BB	; 0x8025bb <udd_g_ctrlreq+0x1>
    1e02:	9b 30       	cpi	r25, 0x0B	; 11
    1e04:	c1 f4       	brne	.+48     	; 0x1e36 <udc_process_setup+0x568>
 */
static bool udc_req_std_iface_set_setting(void)
{
	uint8_t iface_num, setting_num;

	if (udd_g_ctrlreq.req.wLength) {
    1e06:	80 91 c0 25 	lds	r24, 0x25C0	; 0x8025c0 <udd_g_ctrlreq+0x6>
    1e0a:	90 91 c1 25 	lds	r25, 0x25C1	; 0x8025c1 <udd_g_ctrlreq+0x7>
    1e0e:	89 2b       	or	r24, r25
    1e10:	09 f0       	breq	.+2      	; 0x1e14 <udc_process_setup+0x546>
    1e12:	46 c0       	rjmp	.+140    	; 0x1ea0 <udc_process_setup+0x5d2>
		return false; // Error in request
	}
	if (!udc_num_configuration) {
    1e14:	80 91 c2 20 	lds	r24, 0x20C2	; 0x8020c2 <udc_num_configuration>
    1e18:	88 23       	and	r24, r24
    1e1a:	09 f4       	brne	.+2      	; 0x1e1e <udc_process_setup+0x550>
    1e1c:	41 c0       	rjmp	.+130    	; 0x1ea0 <udc_process_setup+0x5d2>
		return false; // The device is not is configured state yet
	}

	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
    1e1e:	ea eb       	ldi	r30, 0xBA	; 186
    1e20:	f5 e2       	ldi	r31, 0x25	; 37
    1e22:	c4 81       	ldd	r28, Z+4	; 0x04
	setting_num = udd_g_ctrlreq.req.wValue & 0xFF;
    1e24:	d2 81       	ldd	r29, Z+2	; 0x02

	// Disable current setting
	if (!udc_iface_disable(iface_num)) {
    1e26:	8c 2f       	mov	r24, r28
    1e28:	82 dc       	rcall	.-1788   	; 0x172e <udc_iface_disable>
    1e2a:	88 23       	and	r24, r24
    1e2c:	c9 f1       	breq	.+114    	; 0x1ea0 <udc_process_setup+0x5d2>
		return false;
	}

	// Enable new setting
	return udc_iface_enable(iface_num, setting_num);
    1e2e:	6d 2f       	mov	r22, r29
    1e30:	8c 2f       	mov	r24, r28
    1e32:	bf dc       	rcall	.-1666   	; 0x17b2 <udc_iface_enable>
    1e34:	33 c0       	rjmp	.+102    	; 0x1e9c <udc_process_setup+0x5ce>
			default:
				break;
			}
		}
#if (0!=USB_DEVICE_MAX_EP)
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
    1e36:	82 30       	cpi	r24, 0x02	; 2
    1e38:	99 f5       	brne	.+102    	; 0x1ea0 <udc_process_setup+0x5d2>
			// Standard Set Endpoint request
			switch (udd_g_ctrlreq.req.bRequest) {
    1e3a:	80 91 bb 25 	lds	r24, 0x25BB	; 0x8025bb <udd_g_ctrlreq+0x1>
    1e3e:	81 30       	cpi	r24, 0x01	; 1
    1e40:	19 f0       	breq	.+6      	; 0x1e48 <udc_process_setup+0x57a>
    1e42:	83 30       	cpi	r24, 0x03	; 3
    1e44:	89 f0       	breq	.+34     	; 0x1e68 <udc_process_setup+0x59a>
    1e46:	29 c0       	rjmp	.+82     	; 0x1e9a <udc_process_setup+0x5cc>
 *
 * \return true if success
 */
static bool udc_req_std_ep_clear_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    1e48:	80 91 c0 25 	lds	r24, 0x25C0	; 0x8025c0 <udd_g_ctrlreq+0x6>
    1e4c:	90 91 c1 25 	lds	r25, 0x25C1	; 0x8025c1 <udd_g_ctrlreq+0x7>
    1e50:	89 2b       	or	r24, r25
    1e52:	31 f5       	brne	.+76     	; 0x1ea0 <udc_process_setup+0x5d2>
		return false;
	}

	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
    1e54:	80 91 bc 25 	lds	r24, 0x25BC	; 0x8025bc <udd_g_ctrlreq+0x2>
    1e58:	90 91 bd 25 	lds	r25, 0x25BD	; 0x8025bd <udd_g_ctrlreq+0x3>
    1e5c:	89 2b       	or	r24, r25
    1e5e:	01 f5       	brne	.+64     	; 0x1ea0 <udc_process_setup+0x5d2>
		return udd_ep_clear_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
    1e60:	80 91 be 25 	lds	r24, 0x25BE	; 0x8025be <udd_g_ctrlreq+0x4>
    1e64:	ef d4       	rcall	.+2526   	; 0x2844 <udd_ep_clear_halt>
    1e66:	1a c0       	rjmp	.+52     	; 0x1e9c <udc_process_setup+0x5ce>
 * \return true if success
 */
#if (0!=USB_DEVICE_MAX_EP)
static bool udc_req_std_ep_set_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    1e68:	80 91 c0 25 	lds	r24, 0x25C0	; 0x8025c0 <udd_g_ctrlreq+0x6>
    1e6c:	90 91 c1 25 	lds	r25, 0x25C1	; 0x8025c1 <udd_g_ctrlreq+0x7>
    1e70:	89 2b       	or	r24, r25
    1e72:	b1 f4       	brne	.+44     	; 0x1ea0 <udc_process_setup+0x5d2>
		return false;
	}
	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
    1e74:	80 91 bc 25 	lds	r24, 0x25BC	; 0x8025bc <udd_g_ctrlreq+0x2>
    1e78:	90 91 bd 25 	lds	r25, 0x25BD	; 0x8025bd <udd_g_ctrlreq+0x3>
    1e7c:	89 2b       	or	r24, r25
    1e7e:	81 f4       	brne	.+32     	; 0x1ea0 <udc_process_setup+0x5d2>
		udd_ep_abort(udd_g_ctrlreq.req.wIndex & 0xFF);
    1e80:	ca eb       	ldi	r28, 0xBA	; 186
    1e82:	d5 e2       	ldi	r29, 0x25	; 37
    1e84:	8c 81       	ldd	r24, Y+4	; 0x04
    1e86:	cd d5       	rcall	.+2970   	; 0x2a22 <udd_ep_abort>
		return udd_ep_set_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
    1e88:	8c 81       	ldd	r24, Y+4	; 0x04
    1e8a:	30 d6       	rcall	.+3168   	; 0x2aec <udd_ep_set_halt>
    1e8c:	07 c0       	rjmp	.+14     	; 0x1e9c <udc_process_setup+0x5ce>
		}
		break;

	default:
		// Unknown descriptor requested
		return false;
    1e8e:	80 e0       	ldi	r24, 0x00	; 0
    1e90:	05 c0       	rjmp	.+10     	; 0x1e9c <udc_process_setup+0x5ce>
				break;
			}
		}
#endif
	}
	return false;
    1e92:	80 e0       	ldi	r24, 0x00	; 0
    1e94:	03 c0       	rjmp	.+6      	; 0x1e9c <udc_process_setup+0x5ce>
			case USB_REQ_SET_ADDRESS:
				return udc_req_std_dev_set_address();
			case USB_REQ_CLEAR_FEATURE:
				return udc_req_std_dev_clear_feature();
			case USB_REQ_SET_FEATURE:
				return udc_req_std_dev_set_feature();
    1e96:	80 e0       	ldi	r24, 0x00	; 0
    1e98:	01 c0       	rjmp	.+2      	; 0x1e9c <udc_process_setup+0x5ce>
				break;
			}
		}
#endif
	}
	return false;
    1e9a:	80 e0       	ldi	r24, 0x00	; 0
		}
	}
	
	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
		if (udc_reqstd()) {
    1e9c:	81 11       	cpse	r24, r1
    1e9e:	7e c0       	rjmp	.+252    	; 0x1f9c <udc_process_setup+0x6ce>
			return true;
		}
	}

	// If interface request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_INTERFACE) {
    1ea0:	80 91 ba 25 	lds	r24, 0x25BA	; 0x8025ba <udd_g_ctrlreq>
    1ea4:	8f 71       	andi	r24, 0x1F	; 31
    1ea6:	81 30       	cpi	r24, 0x01	; 1
    1ea8:	71 f5       	brne	.+92     	; 0x1f06 <udc_process_setup+0x638>
static bool udc_req_iface(void)
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
    1eaa:	80 91 c2 20 	lds	r24, 0x20C2	; 0x8020c2 <udc_num_configuration>
    1eae:	88 23       	and	r24, r24
    1eb0:	51 f1       	breq	.+84     	; 0x1f06 <udc_process_setup+0x638>
		return false; // The device is not is configured state yet
	}
	// Check interface number
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
    1eb2:	00 91 be 25 	lds	r16, 0x25BE	; 0x8025be <udd_g_ctrlreq+0x4>
    1eb6:	10 91 bf 25 	lds	r17, 0x25BF	; 0x8025bf <udd_g_ctrlreq+0x5>
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
    1eba:	c0 91 c0 20 	lds	r28, 0x20C0	; 0x8020c0 <udc_ptr_conf>
    1ebe:	d0 91 c1 20 	lds	r29, 0x20C1	; 0x8020c1 <udc_ptr_conf+0x1>
    1ec2:	e8 81       	ld	r30, Y
    1ec4:	f9 81       	ldd	r31, Y+1	; 0x01
    1ec6:	84 81       	ldd	r24, Z+4	; 0x04
    1ec8:	08 17       	cp	r16, r24
    1eca:	e8 f4       	brcc	.+58     	; 0x1f06 <udc_process_setup+0x638>
	}

	//* To update udc_ptr_iface with the selected interface in request
	// Select first alternate setting of interface to update udc_ptr_iface
	// before calling udi_api->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
    1ecc:	60 e0       	ldi	r22, 0x00	; 0
    1ece:	80 2f       	mov	r24, r16
    1ed0:	f4 db       	rcall	.-2072   	; 0x16ba <udc_update_iface_desc>
    1ed2:	88 23       	and	r24, r24
    1ed4:	c1 f0       	breq	.+48     	; 0x1f06 <udc_process_setup+0x638>
		return false;
	}
	// Select the interface with the current alternate setting
	udi_api = udc_ptr_conf->udi_apis[iface_num];
    1ed6:	f8 01       	movw	r30, r16
    1ed8:	ff 27       	eor	r31, r31
    1eda:	cf 01       	movw	r24, r30
    1edc:	88 0f       	add	r24, r24
    1ede:	99 1f       	adc	r25, r25
    1ee0:	ea 81       	ldd	r30, Y+2	; 0x02
    1ee2:	fb 81       	ldd	r31, Y+3	; 0x03
    1ee4:	e8 0f       	add	r30, r24
    1ee6:	f9 1f       	adc	r31, r25
    1ee8:	c0 81       	ld	r28, Z
    1eea:	d1 81       	ldd	r29, Z+1	; 0x01
	if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
    1eec:	ee 81       	ldd	r30, Y+6	; 0x06
    1eee:	ff 81       	ldd	r31, Y+7	; 0x07
    1ef0:	09 95       	icall
    1ef2:	68 2f       	mov	r22, r24
    1ef4:	80 2f       	mov	r24, r16
    1ef6:	e1 db       	rcall	.-2110   	; 0x16ba <udc_update_iface_desc>
    1ef8:	88 23       	and	r24, r24
    1efa:	29 f0       	breq	.+10     	; 0x1f06 <udc_process_setup+0x638>
		return false;
	}

	// Send the SETUP request to the UDI corresponding to the interface number
	return udi_api->setup();
    1efc:	ec 81       	ldd	r30, Y+4	; 0x04
    1efe:	fd 81       	ldd	r31, Y+5	; 0x05
    1f00:	09 95       	icall
		}
	}

	// If interface request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_INTERFACE) {
		if (udc_req_iface()) {
    1f02:	81 11       	cpse	r24, r1
    1f04:	4b c0       	rjmp	.+150    	; 0x1f9c <udc_process_setup+0x6ce>
			return true;
		}
	}

	// If endpoint request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_ENDPOINT) {
    1f06:	80 91 ba 25 	lds	r24, 0x25BA	; 0x8025ba <udd_g_ctrlreq>
    1f0a:	8f 71       	andi	r24, 0x1F	; 31
    1f0c:	82 30       	cpi	r24, 0x02	; 2
    1f0e:	09 f0       	breq	.+2      	; 0x1f12 <udc_process_setup+0x644>
    1f10:	40 c0       	rjmp	.+128    	; 0x1f92 <udc_process_setup+0x6c4>
static bool udc_req_ep(void)
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
    1f12:	80 91 c2 20 	lds	r24, 0x20C2	; 0x8020c2 <udc_num_configuration>
    1f16:	88 23       	and	r24, r24
    1f18:	b1 f1       	breq	.+108    	; 0x1f86 <udc_process_setup+0x6b8>
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    1f1a:	a0 91 c0 20 	lds	r26, 0x20C0	; 0x8020c0 <udc_ptr_conf>
    1f1e:	b0 91 c1 20 	lds	r27, 0x20C1	; 0x8020c1 <udc_ptr_conf+0x1>
    1f22:	ed 91       	ld	r30, X+
    1f24:	fc 91       	ld	r31, X
    1f26:	11 97       	sbiw	r26, 0x01	; 1
    1f28:	84 81       	ldd	r24, Z+4	; 0x04
    1f2a:	88 23       	and	r24, r24
    1f2c:	71 f1       	breq	.+92     	; 0x1f8a <udc_process_setup+0x6bc>
    1f2e:	c0 e0       	ldi	r28, 0x00	; 0
			iface_num++) {
		// Select the interface with the current alternate setting
		udi_api = udc_ptr_conf->udi_apis[iface_num];
    1f30:	ec 2f       	mov	r30, r28
    1f32:	f0 e0       	ldi	r31, 0x00	; 0
    1f34:	ee 0f       	add	r30, r30
    1f36:	ff 1f       	adc	r31, r31
    1f38:	12 96       	adiw	r26, 0x02	; 2
    1f3a:	8d 91       	ld	r24, X+
    1f3c:	9c 91       	ld	r25, X
    1f3e:	13 97       	sbiw	r26, 0x03	; 3
    1f40:	e8 0f       	add	r30, r24
    1f42:	f9 1f       	adc	r31, r25
    1f44:	00 81       	ld	r16, Z
    1f46:	11 81       	ldd	r17, Z+1	; 0x01
		if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
    1f48:	d8 01       	movw	r26, r16
    1f4a:	16 96       	adiw	r26, 0x06	; 6
    1f4c:	ed 91       	ld	r30, X+
    1f4e:	fc 91       	ld	r31, X
    1f50:	17 97       	sbiw	r26, 0x07	; 7
    1f52:	09 95       	icall
    1f54:	68 2f       	mov	r22, r24
    1f56:	8c 2f       	mov	r24, r28
    1f58:	b0 db       	rcall	.-2208   	; 0x16ba <udc_update_iface_desc>
    1f5a:	88 23       	and	r24, r24
    1f5c:	f9 f0       	breq	.+62     	; 0x1f9c <udc_process_setup+0x6ce>
			return false;
		}

		// Send the SETUP request to the UDI
		if (udi_api->setup()) {
    1f5e:	d8 01       	movw	r26, r16
    1f60:	14 96       	adiw	r26, 0x04	; 4
    1f62:	ed 91       	ld	r30, X+
    1f64:	fc 91       	ld	r31, X
    1f66:	15 97       	sbiw	r26, 0x05	; 5
    1f68:	09 95       	icall
    1f6a:	81 11       	cpse	r24, r1
    1f6c:	17 c0       	rjmp	.+46     	; 0x1f9c <udc_process_setup+0x6ce>
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
			iface_num++) {
    1f6e:	cf 5f       	subi	r28, 0xFF	; 255
	if (0 == udc_num_configuration) {
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    1f70:	a0 91 c0 20 	lds	r26, 0x20C0	; 0x8020c0 <udc_ptr_conf>
    1f74:	b0 91 c1 20 	lds	r27, 0x20C1	; 0x8020c1 <udc_ptr_conf+0x1>
    1f78:	ed 91       	ld	r30, X+
    1f7a:	fc 91       	ld	r31, X
    1f7c:	11 97       	sbiw	r26, 0x01	; 1
    1f7e:	94 81       	ldd	r25, Z+4	; 0x04
    1f80:	c9 17       	cp	r28, r25
    1f82:	b0 f2       	brcs	.-84     	; 0x1f30 <udc_process_setup+0x662>
    1f84:	0b c0       	rjmp	.+22     	; 0x1f9c <udc_process_setup+0x6ce>
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
		return false; // The device is not is configured state yet
    1f86:	80 e0       	ldi	r24, 0x00	; 0
    1f88:	09 c0       	rjmp	.+18     	; 0x1f9c <udc_process_setup+0x6ce>
		// Send the SETUP request to the UDI
		if (udi_api->setup()) {
			return true;
		}
	}
	return false;
    1f8a:	80 e0       	ldi	r24, 0x00	; 0
    1f8c:	07 c0       	rjmp	.+14     	; 0x1f9c <udc_process_setup+0x6ce>
	udd_g_ctrlreq.callback = NULL;
	udd_g_ctrlreq.over_under_run = NULL;

	if (Udd_setup_is_in()) {
		if (udd_g_ctrlreq.req.wLength == 0) {
			return false; // Error from USB host
    1f8e:	80 e0       	ldi	r24, 0x00	; 0
    1f90:	05 c0       	rjmp	.+10     	; 0x1f9c <udc_process_setup+0x6ce>
	// Here SETUP request unknown by UDC and UDIs
#ifdef USB_DEVICE_SPECIFIC_REQUEST
	// Try to decode it in specific callback
	return USB_DEVICE_SPECIFIC_REQUEST(); // Ex: Vendor request,...
#else
	return false;
    1f92:	80 e0       	ldi	r24, 0x00	; 0
    1f94:	03 c0       	rjmp	.+6      	; 0x1f9c <udc_process_setup+0x6ce>
		}
	}
	
	if (Udd_setup_type() == USB_REQ_TYPE_VENDOR){
		if (udc_reqvend()) {
			return true;
    1f96:	81 e0       	ldi	r24, 0x01	; 1
    1f98:	01 c0       	rjmp	.+2      	; 0x1f9c <udc_process_setup+0x6ce>
	}
	
	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
		if (udc_reqstd()) {
			return true;
    1f9a:	81 e0       	ldi	r24, 0x01	; 1
	// Try to decode it in specific callback
	return USB_DEVICE_SPECIFIC_REQUEST(); // Ex: Vendor request,...
#else
	return false;
#endif
}
    1f9c:	df 91       	pop	r29
    1f9e:	cf 91       	pop	r28
    1fa0:	1f 91       	pop	r17
    1fa2:	0f 91       	pop	r16
    1fa4:	08 95       	ret

00001fa6 <ccp_write_io>:

	PUBLIC_FUNCTION(ccp_write_io)

#if defined(__GNUC__)

	out     RAMPZ, r1               // Reset bits 23:16 of Z
    1fa6:	1b be       	out	0x3b, r1	; 59
	movw    r30, r24                // Load addr into Z
    1fa8:	fc 01       	movw	r30, r24
	ldi     r18, CCP_IOREG          // Load magic CCP value
    1faa:	28 ed       	ldi	r18, 0xD8	; 216
	out     CCP, r18                // Start CCP handshake
    1fac:	24 bf       	out	0x34, r18	; 52
	st      Z, r22                  // Write value to I/O register
    1fae:	60 83       	st	Z, r22
	ret                             // Return to caller
    1fb0:	08 95       	ret

00001fb2 <nvm_read_byte>:
#endif

#ifndef __DOXYGEN__
	PUBLIC_FUNCTION(nvm_read_byte)
#if defined(__GNUC__)
	lds r20, NVM_CMD          ; Store NVM command register
    1fb2:	40 91 ca 01 	lds	r20, 0x01CA	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	mov ZL, r22               ; Load byte index into low byte of Z.
    1fb6:	e6 2f       	mov	r30, r22
	mov ZH, r23               ; Load high byte into Z.
    1fb8:	f7 2f       	mov	r31, r23
	sts NVM_CMD, r24          ; Load prepared command into NVM Command register.
    1fba:	80 93 ca 01 	sts	0x01CA, r24	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	lpm r24, Z                ; Perform an LPM to read out byte
    1fbe:	84 91       	lpm	r24, Z
	sts NVM_CMD, r20          ; Restore NVM command register
    1fc0:	40 93 ca 01 	sts	0x01CA, r20	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	sts NVM_CMD, r16          ; Load prepared command into NVM Command register.
	lpm r16, Z                ; Perform an LPM to read out byte
	sts NVM_CMD, r20          ; Restore NVM command register
#endif

	ret
    1fc4:	08 95       	ret

00001fc6 <udd_sleep_mode>:
	} else {
		// endpoint not halted then call directly callback
		callback();
	}
	return true;
}
    1fc6:	81 11       	cpse	r24, r1
    1fc8:	22 c0       	rjmp	.+68     	; 0x200e <udd_sleep_mode+0x48>
    1fca:	90 91 8c 23 	lds	r25, 0x238C	; 0x80238c <udd_b_idle>
    1fce:	99 23       	and	r25, r25
    1fd0:	d9 f0       	breq	.+54     	; 0x2008 <udd_sleep_mode+0x42>
    1fd2:	90 91 ab 2f 	lds	r25, 0x2FAB	; 0x802fab <sleepmgr_locks+0x1>
    1fd6:	91 11       	cpse	r25, r1
    1fd8:	01 c0       	rjmp	.+2      	; 0x1fdc <udd_sleep_mode+0x16>
    1fda:	ff cf       	rjmp	.-2      	; 0x1fda <udd_sleep_mode+0x14>
    1fdc:	2f b7       	in	r18, 0x3f	; 63
    1fde:	f8 94       	cli
    1fe0:	ea ea       	ldi	r30, 0xAA	; 170
    1fe2:	ff e2       	ldi	r31, 0x2F	; 47
    1fe4:	91 81       	ldd	r25, Z+1	; 0x01
    1fe6:	91 50       	subi	r25, 0x01	; 1
    1fe8:	91 83       	std	Z+1, r25	; 0x01
    1fea:	2f bf       	out	0x3f, r18	; 63
    1fec:	0d c0       	rjmp	.+26     	; 0x2008 <udd_sleep_mode+0x42>
    1fee:	90 91 ab 2f 	lds	r25, 0x2FAB	; 0x802fab <sleepmgr_locks+0x1>
    1ff2:	9f 3f       	cpi	r25, 0xFF	; 255
    1ff4:	09 f4       	brne	.+2      	; 0x1ff8 <udd_sleep_mode+0x32>
    1ff6:	ff cf       	rjmp	.-2      	; 0x1ff6 <udd_sleep_mode+0x30>
    1ff8:	2f b7       	in	r18, 0x3f	; 63
    1ffa:	f8 94       	cli
    1ffc:	ea ea       	ldi	r30, 0xAA	; 170
    1ffe:	ff e2       	ldi	r31, 0x2F	; 47
    2000:	91 81       	ldd	r25, Z+1	; 0x01
    2002:	9f 5f       	subi	r25, 0xFF	; 255
    2004:	91 83       	std	Z+1, r25	; 0x01
    2006:	2f bf       	out	0x3f, r18	; 63
    2008:	80 93 8c 23 	sts	0x238C, r24	; 0x80238c <udd_b_idle>
    200c:	08 95       	ret
    200e:	90 91 8c 23 	lds	r25, 0x238C	; 0x80238c <udd_b_idle>
    2012:	99 23       	and	r25, r25
    2014:	61 f3       	breq	.-40     	; 0x1fee <udd_sleep_mode+0x28>
    2016:	f8 cf       	rjmp	.-16     	; 0x2008 <udd_sleep_mode+0x42>

00002018 <udd_ctrl_init>:
    2018:	0f 93       	push	r16
    201a:	e8 ec       	ldi	r30, 0xC8	; 200
    201c:	f4 e0       	ldi	r31, 0x04	; 4
    201e:	80 81       	ld	r24, Z
    2020:	8f 7d       	andi	r24, 0xDF	; 223
    2022:	80 83       	st	Z, r24
    2024:	80 81       	ld	r24, Z
    2026:	8f 7d       	andi	r24, 0xDF	; 223
    2028:	80 83       	st	Z, r24
    202a:	e0 e2       	ldi	r30, 0x20	; 32
    202c:	f3 e2       	ldi	r31, 0x23	; 35
    202e:	02 e0       	ldi	r16, 0x02	; 2
    2030:	05 93       	las	Z, r16
    2032:	10 92 22 23 	sts	0x2322, r1	; 0x802322 <udd_sram+0x26>
    2036:	10 92 23 23 	sts	0x2323, r1	; 0x802323 <udd_sram+0x27>
    203a:	00 e2       	ldi	r16, 0x20	; 32
    203c:	06 93       	lac	Z, r16
    203e:	00 e4       	ldi	r16, 0x40	; 64
    2040:	06 93       	lac	Z, r16
    2042:	e8 e1       	ldi	r30, 0x18	; 24
    2044:	f3 e2       	ldi	r31, 0x23	; 35
    2046:	00 e2       	ldi	r16, 0x20	; 32
    2048:	06 93       	lac	Z, r16
    204a:	00 e4       	ldi	r16, 0x40	; 64
    204c:	06 93       	lac	Z, r16
    204e:	ea eb       	ldi	r30, 0xBA	; 186
    2050:	f5 e2       	ldi	r31, 0x25	; 37
    2052:	14 86       	std	Z+12, r1	; 0x0c
    2054:	15 86       	std	Z+13, r1	; 0x0d
    2056:	16 86       	std	Z+14, r1	; 0x0e
    2058:	17 86       	std	Z+15, r1	; 0x0f
    205a:	12 86       	std	Z+10, r1	; 0x0a
    205c:	13 86       	std	Z+11, r1	; 0x0b
    205e:	10 92 f9 22 	sts	0x22F9, r1	; 0x8022f9 <udd_ep_control_state>
    2062:	0f 91       	pop	r16
    2064:	08 95       	ret

00002066 <udd_ctrl_stall_data>:
    2066:	0f 93       	push	r16
    2068:	85 e0       	ldi	r24, 0x05	; 5
    206a:	80 93 f9 22 	sts	0x22F9, r24	; 0x8022f9 <udd_ep_control_state>
    206e:	e1 e2       	ldi	r30, 0x21	; 33
    2070:	f3 e2       	ldi	r31, 0x23	; 35
    2072:	04 e0       	ldi	r16, 0x04	; 4
    2074:	05 93       	las	Z, r16
    2076:	e9 e1       	ldi	r30, 0x19	; 25
    2078:	f3 e2       	ldi	r31, 0x23	; 35
    207a:	04 e0       	ldi	r16, 0x04	; 4
    207c:	05 93       	las	Z, r16
    207e:	0f 91       	pop	r16
    2080:	08 95       	ret

00002082 <udd_ctrl_send_zlp_in>:
    2082:	0f 93       	push	r16
    2084:	83 e0       	ldi	r24, 0x03	; 3
    2086:	80 93 f9 22 	sts	0x22F9, r24	; 0x8022f9 <udd_ep_control_state>
    208a:	10 92 22 23 	sts	0x2322, r1	; 0x802322 <udd_sram+0x26>
    208e:	10 92 23 23 	sts	0x2323, r1	; 0x802323 <udd_sram+0x27>
    2092:	e0 e2       	ldi	r30, 0x20	; 32
    2094:	f3 e2       	ldi	r31, 0x23	; 35
    2096:	02 e0       	ldi	r16, 0x02	; 2
    2098:	06 93       	lac	Z, r16
    209a:	0f 91       	pop	r16
    209c:	08 95       	ret

0000209e <udd_ctrl_endofrequest>:
    209e:	e0 91 c6 25 	lds	r30, 0x25C6	; 0x8025c6 <udd_g_ctrlreq+0xc>
    20a2:	f0 91 c7 25 	lds	r31, 0x25C7	; 0x8025c7 <udd_g_ctrlreq+0xd>
    20a6:	30 97       	sbiw	r30, 0x00	; 0
    20a8:	09 f0       	breq	.+2      	; 0x20ac <udd_ctrl_endofrequest+0xe>
    20aa:	09 95       	icall
    20ac:	08 95       	ret

000020ae <udd_ctrl_in_sent>:
    20ae:	0f 93       	push	r16
    20b0:	cf 93       	push	r28
    20b2:	df 93       	push	r29
    20b4:	80 91 f9 22 	lds	r24, 0x22F9	; 0x8022f9 <udd_ep_control_state>
    20b8:	83 30       	cpi	r24, 0x03	; 3
    20ba:	19 f4       	brne	.+6      	; 0x20c2 <udd_ctrl_in_sent+0x14>
    20bc:	f0 df       	rcall	.-32     	; 0x209e <udd_ctrl_endofrequest>
    20be:	ac df       	rcall	.-168    	; 0x2018 <udd_ctrl_init>
    20c0:	5e c0       	rjmp	.+188    	; 0x217e <udd_ctrl_in_sent+0xd0>
    20c2:	80 91 f5 22 	lds	r24, 0x22F5	; 0x8022f5 <udd_ctrl_payload_nb_trans>
    20c6:	90 91 f6 22 	lds	r25, 0x22F6	; 0x8022f6 <udd_ctrl_payload_nb_trans+0x1>
    20ca:	c0 91 c4 25 	lds	r28, 0x25C4	; 0x8025c4 <udd_g_ctrlreq+0xa>
    20ce:	d0 91 c5 25 	lds	r29, 0x25C5	; 0x8025c5 <udd_g_ctrlreq+0xb>
    20d2:	c8 1b       	sub	r28, r24
    20d4:	d9 0b       	sbc	r29, r25
    20d6:	71 f5       	brne	.+92     	; 0x2134 <udd_ctrl_in_sent+0x86>
    20d8:	20 91 f7 22 	lds	r18, 0x22F7	; 0x8022f7 <udd_ctrl_prev_payload_nb_trans>
    20dc:	30 91 f8 22 	lds	r19, 0x22F8	; 0x8022f8 <udd_ctrl_prev_payload_nb_trans+0x1>
    20e0:	82 0f       	add	r24, r18
    20e2:	93 1f       	adc	r25, r19
    20e4:	80 93 f7 22 	sts	0x22F7, r24	; 0x8022f7 <udd_ctrl_prev_payload_nb_trans>
    20e8:	90 93 f8 22 	sts	0x22F8, r25	; 0x8022f8 <udd_ctrl_prev_payload_nb_trans+0x1>
    20ec:	20 91 c0 25 	lds	r18, 0x25C0	; 0x8025c0 <udd_g_ctrlreq+0x6>
    20f0:	30 91 c1 25 	lds	r19, 0x25C1	; 0x8025c1 <udd_g_ctrlreq+0x7>
    20f4:	82 17       	cp	r24, r18
    20f6:	93 07       	cpc	r25, r19
    20f8:	21 f0       	breq	.+8      	; 0x2102 <udd_ctrl_in_sent+0x54>
    20fa:	80 91 c8 20 	lds	r24, 0x20C8	; 0x8020c8 <b_shortpacket.5259>
    20fe:	88 23       	and	r24, r24
    2100:	41 f0       	breq	.+16     	; 0x2112 <udd_ctrl_in_sent+0x64>
    2102:	84 e0       	ldi	r24, 0x04	; 4
    2104:	80 93 f9 22 	sts	0x22F9, r24	; 0x8022f9 <udd_ep_control_state>
    2108:	e8 e1       	ldi	r30, 0x18	; 24
    210a:	f3 e2       	ldi	r31, 0x23	; 35
    210c:	02 e0       	ldi	r16, 0x02	; 2
    210e:	06 93       	lac	Z, r16
    2110:	36 c0       	rjmp	.+108    	; 0x217e <udd_ctrl_in_sent+0xd0>
    2112:	e0 91 c8 25 	lds	r30, 0x25C8	; 0x8025c8 <udd_g_ctrlreq+0xe>
    2116:	f0 91 c9 25 	lds	r31, 0x25C9	; 0x8025c9 <udd_g_ctrlreq+0xf>
    211a:	30 97       	sbiw	r30, 0x00	; 0
    211c:	99 f0       	breq	.+38     	; 0x2144 <udd_ctrl_in_sent+0x96>
    211e:	09 95       	icall
    2120:	88 23       	and	r24, r24
    2122:	81 f0       	breq	.+32     	; 0x2144 <udd_ctrl_in_sent+0x96>
    2124:	10 92 f5 22 	sts	0x22F5, r1	; 0x8022f5 <udd_ctrl_payload_nb_trans>
    2128:	10 92 f6 22 	sts	0x22F6, r1	; 0x8022f6 <udd_ctrl_payload_nb_trans+0x1>
    212c:	c0 91 c4 25 	lds	r28, 0x25C4	; 0x8025c4 <udd_g_ctrlreq+0xa>
    2130:	d0 91 c5 25 	lds	r29, 0x25C5	; 0x8025c5 <udd_g_ctrlreq+0xb>
    2134:	c0 34       	cpi	r28, 0x40	; 64
    2136:	d1 05       	cpc	r29, r1
    2138:	28 f0       	brcs	.+10     	; 0x2144 <udd_ctrl_in_sent+0x96>
    213a:	10 92 c8 20 	sts	0x20C8, r1	; 0x8020c8 <b_shortpacket.5259>
    213e:	c0 e4       	ldi	r28, 0x40	; 64
    2140:	d0 e0       	ldi	r29, 0x00	; 0
    2142:	03 c0       	rjmp	.+6      	; 0x214a <udd_ctrl_in_sent+0x9c>
    2144:	81 e0       	ldi	r24, 0x01	; 1
    2146:	80 93 c8 20 	sts	0x20C8, r24	; 0x8020c8 <b_shortpacket.5259>
    214a:	ec ef       	ldi	r30, 0xFC	; 252
    214c:	f2 e2       	ldi	r31, 0x22	; 34
    214e:	c6 a3       	std	Z+38, r28	; 0x26
    2150:	d7 a3       	std	Z+39, r29	; 0x27
    2152:	80 91 f5 22 	lds	r24, 0x22F5	; 0x8022f5 <udd_ctrl_payload_nb_trans>
    2156:	90 91 f6 22 	lds	r25, 0x22F6	; 0x8022f6 <udd_ctrl_payload_nb_trans+0x1>
    215a:	20 91 c2 25 	lds	r18, 0x25C2	; 0x8025c2 <udd_g_ctrlreq+0x8>
    215e:	30 91 c3 25 	lds	r19, 0x25C3	; 0x8025c3 <udd_g_ctrlreq+0x9>
    2162:	28 0f       	add	r18, r24
    2164:	39 1f       	adc	r19, r25
    2166:	20 a7       	std	Z+40, r18	; 0x28
    2168:	31 a7       	std	Z+41, r19	; 0x29
    216a:	c8 0f       	add	r28, r24
    216c:	d9 1f       	adc	r29, r25
    216e:	c0 93 f5 22 	sts	0x22F5, r28	; 0x8022f5 <udd_ctrl_payload_nb_trans>
    2172:	d0 93 f6 22 	sts	0x22F6, r29	; 0x8022f6 <udd_ctrl_payload_nb_trans+0x1>
    2176:	e0 e2       	ldi	r30, 0x20	; 32
    2178:	f3 e2       	ldi	r31, 0x23	; 35
    217a:	02 e0       	ldi	r16, 0x02	; 2
    217c:	06 93       	lac	Z, r16
    217e:	df 91       	pop	r29
    2180:	cf 91       	pop	r28
    2182:	0f 91       	pop	r16
    2184:	08 95       	ret

00002186 <udd_ep_get_size>:
    2186:	fc 01       	movw	r30, r24
    2188:	81 81       	ldd	r24, Z+1	; 0x01
    218a:	e8 2f       	mov	r30, r24
    218c:	e7 70       	andi	r30, 0x07	; 7
    218e:	8e 2f       	mov	r24, r30
    2190:	90 e0       	ldi	r25, 0x00	; 0
    2192:	fc 01       	movw	r30, r24
    2194:	31 97       	sbiw	r30, 0x01	; 1
    2196:	e7 30       	cpi	r30, 0x07	; 7
    2198:	f1 05       	cpc	r31, r1
    219a:	c0 f4       	brcc	.+48     	; 0x21cc <udd_ep_get_size+0x46>
    219c:	ea 5e       	subi	r30, 0xEA	; 234
    219e:	fe 4f       	sbci	r31, 0xFE	; 254
    21a0:	a2 c6       	rjmp	.+3396   	; 0x2ee6 <__tablejump2__>
    21a2:	80 e1       	ldi	r24, 0x10	; 16
    21a4:	90 e0       	ldi	r25, 0x00	; 0
    21a6:	08 95       	ret
    21a8:	80 e2       	ldi	r24, 0x20	; 32
    21aa:	90 e0       	ldi	r25, 0x00	; 0
    21ac:	08 95       	ret
    21ae:	80 e4       	ldi	r24, 0x40	; 64
    21b0:	90 e0       	ldi	r25, 0x00	; 0
    21b2:	08 95       	ret
    21b4:	80 e8       	ldi	r24, 0x80	; 128
    21b6:	90 e0       	ldi	r25, 0x00	; 0
    21b8:	08 95       	ret
    21ba:	80 e0       	ldi	r24, 0x00	; 0
    21bc:	91 e0       	ldi	r25, 0x01	; 1
    21be:	08 95       	ret
    21c0:	80 e0       	ldi	r24, 0x00	; 0
    21c2:	92 e0       	ldi	r25, 0x02	; 2
    21c4:	08 95       	ret
    21c6:	8f ef       	ldi	r24, 0xFF	; 255
    21c8:	93 e0       	ldi	r25, 0x03	; 3
    21ca:	08 95       	ret
    21cc:	88 e0       	ldi	r24, 0x08	; 8
    21ce:	90 e0       	ldi	r25, 0x00	; 0
    21d0:	08 95       	ret

000021d2 <udd_ep_get_job>:
    21d2:	28 2f       	mov	r18, r24
    21d4:	2f 70       	andi	r18, 0x0F	; 15
    21d6:	30 e0       	ldi	r19, 0x00	; 0
    21d8:	22 0f       	add	r18, r18
    21da:	33 1f       	adc	r19, r19
    21dc:	08 2e       	mov	r0, r24
    21de:	00 0c       	add	r0, r0
    21e0:	99 0b       	sbc	r25, r25
    21e2:	88 27       	eor	r24, r24
    21e4:	99 0f       	add	r25, r25
    21e6:	88 1f       	adc	r24, r24
    21e8:	99 27       	eor	r25, r25
    21ea:	82 0f       	add	r24, r18
    21ec:	93 1f       	adc	r25, r19
    21ee:	02 97       	sbiw	r24, 0x02	; 2
    21f0:	9c 01       	movw	r18, r24
    21f2:	22 0f       	add	r18, r18
    21f4:	33 1f       	adc	r19, r19
    21f6:	22 0f       	add	r18, r18
    21f8:	33 1f       	adc	r19, r19
    21fa:	22 0f       	add	r18, r18
    21fc:	33 1f       	adc	r19, r19
    21fe:	82 0f       	add	r24, r18
    2200:	93 1f       	adc	r25, r19
    2202:	87 5b       	subi	r24, 0xB7	; 183
    2204:	9d 4d       	sbci	r25, 0xDD	; 221
    2206:	08 95       	ret

00002208 <udd_ctrl_interrupt_tc_setup>:
    2208:	0f 93       	push	r16
    220a:	cf 93       	push	r28
    220c:	80 91 cc 04 	lds	r24, 0x04CC	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>
    2210:	80 ff       	sbrs	r24, 0
    2212:	62 c0       	rjmp	.+196    	; 0x22d8 <udd_ctrl_interrupt_tc_setup+0xd0>
    2214:	81 e0       	ldi	r24, 0x01	; 1
    2216:	80 93 cc 04 	sts	0x04CC, r24	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>
    221a:	e8 e1       	ldi	r30, 0x18	; 24
    221c:	f3 e2       	ldi	r31, 0x23	; 35
    221e:	00 e8       	ldi	r16, 0x80	; 128
    2220:	06 93       	lac	Z, r16
    2222:	e0 e2       	ldi	r30, 0x20	; 32
    2224:	f3 e2       	ldi	r31, 0x23	; 35
    2226:	00 e8       	ldi	r16, 0x80	; 128
    2228:	06 93       	lac	Z, r16
    222a:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
    222e:	e8 e1       	ldi	r30, 0x18	; 24
    2230:	f3 e2       	ldi	r31, 0x23	; 35
    2232:	00 e1       	ldi	r16, 0x10	; 16
    2234:	06 93       	lac	Z, r16
    2236:	80 91 f9 22 	lds	r24, 0x22F9	; 0x8022f9 <udd_ep_control_state>
    223a:	88 23       	and	r24, r24
    223c:	29 f0       	breq	.+10     	; 0x2248 <udd_ctrl_interrupt_tc_setup+0x40>
    223e:	83 50       	subi	r24, 0x03	; 3
    2240:	82 30       	cpi	r24, 0x02	; 2
    2242:	08 f4       	brcc	.+2      	; 0x2246 <udd_ctrl_interrupt_tc_setup+0x3e>
    2244:	2c df       	rcall	.-424    	; 0x209e <udd_ctrl_endofrequest>
    2246:	e8 de       	rcall	.-560    	; 0x2018 <udd_ctrl_init>
    2248:	80 91 1a 23 	lds	r24, 0x231A	; 0x80231a <udd_sram+0x1e>
    224c:	90 91 1b 23 	lds	r25, 0x231B	; 0x80231b <udd_sram+0x1f>
    2250:	08 97       	sbiw	r24, 0x08	; 8
    2252:	09 f0       	breq	.+2      	; 0x2256 <udd_ctrl_interrupt_tc_setup+0x4e>
    2254:	43 c0       	rjmp	.+134    	; 0x22dc <udd_ctrl_interrupt_tc_setup+0xd4>
    2256:	88 e0       	ldi	r24, 0x08	; 8
    2258:	e5 eb       	ldi	r30, 0xB5	; 181
    225a:	f2 e2       	ldi	r31, 0x22	; 34
    225c:	aa eb       	ldi	r26, 0xBA	; 186
    225e:	b5 e2       	ldi	r27, 0x25	; 37
    2260:	01 90       	ld	r0, Z+
    2262:	0d 92       	st	X+, r0
    2264:	8a 95       	dec	r24
    2266:	e1 f7       	brne	.-8      	; 0x2260 <udd_ctrl_interrupt_tc_setup+0x58>
    2268:	e8 ec       	ldi	r30, 0xC8	; 200
    226a:	f4 e0       	ldi	r31, 0x04	; 4
    226c:	80 81       	ld	r24, Z
    226e:	80 62       	ori	r24, 0x20	; 32
    2270:	80 83       	st	Z, r24
    2272:	80 81       	ld	r24, Z
    2274:	80 62       	ori	r24, 0x20	; 32
    2276:	80 83       	st	Z, r24
    2278:	2a db       	rcall	.-2476   	; 0x18ce <udc_process_setup>
    227a:	c8 2f       	mov	r28, r24
    227c:	81 11       	cpse	r24, r1
    227e:	03 c0       	rjmp	.+6      	; 0x2286 <udd_ctrl_interrupt_tc_setup+0x7e>
    2280:	f2 de       	rcall	.-540    	; 0x2066 <udd_ctrl_stall_data>
    2282:	c1 e0       	ldi	r28, 0x01	; 1
    2284:	2c c0       	rjmp	.+88     	; 0x22de <udd_ctrl_interrupt_tc_setup+0xd6>
    2286:	80 91 ba 25 	lds	r24, 0x25BA	; 0x8025ba <udd_g_ctrlreq>
    228a:	88 23       	and	r24, r24
    228c:	6c f4       	brge	.+26     	; 0x22a8 <udd_ctrl_interrupt_tc_setup+0xa0>
    228e:	10 92 f7 22 	sts	0x22F7, r1	; 0x8022f7 <udd_ctrl_prev_payload_nb_trans>
    2292:	10 92 f8 22 	sts	0x22F8, r1	; 0x8022f8 <udd_ctrl_prev_payload_nb_trans+0x1>
    2296:	10 92 f5 22 	sts	0x22F5, r1	; 0x8022f5 <udd_ctrl_payload_nb_trans>
    229a:	10 92 f6 22 	sts	0x22F6, r1	; 0x8022f6 <udd_ctrl_payload_nb_trans+0x1>
    229e:	82 e0       	ldi	r24, 0x02	; 2
    22a0:	80 93 f9 22 	sts	0x22F9, r24	; 0x8022f9 <udd_ep_control_state>
    22a4:	04 df       	rcall	.-504    	; 0x20ae <udd_ctrl_in_sent>
    22a6:	1b c0       	rjmp	.+54     	; 0x22de <udd_ctrl_interrupt_tc_setup+0xd6>
    22a8:	80 91 c0 25 	lds	r24, 0x25C0	; 0x8025c0 <udd_g_ctrlreq+0x6>
    22ac:	90 91 c1 25 	lds	r25, 0x25C1	; 0x8025c1 <udd_g_ctrlreq+0x7>
    22b0:	89 2b       	or	r24, r25
    22b2:	11 f4       	brne	.+4      	; 0x22b8 <udd_ctrl_interrupt_tc_setup+0xb0>
    22b4:	e6 de       	rcall	.-564    	; 0x2082 <udd_ctrl_send_zlp_in>
    22b6:	13 c0       	rjmp	.+38     	; 0x22de <udd_ctrl_interrupt_tc_setup+0xd6>
    22b8:	10 92 f7 22 	sts	0x22F7, r1	; 0x8022f7 <udd_ctrl_prev_payload_nb_trans>
    22bc:	10 92 f8 22 	sts	0x22F8, r1	; 0x8022f8 <udd_ctrl_prev_payload_nb_trans+0x1>
    22c0:	10 92 f5 22 	sts	0x22F5, r1	; 0x8022f5 <udd_ctrl_payload_nb_trans>
    22c4:	10 92 f6 22 	sts	0x22F6, r1	; 0x8022f6 <udd_ctrl_payload_nb_trans+0x1>
    22c8:	81 e0       	ldi	r24, 0x01	; 1
    22ca:	80 93 f9 22 	sts	0x22F9, r24	; 0x8022f9 <udd_ep_control_state>
    22ce:	e8 e1       	ldi	r30, 0x18	; 24
    22d0:	f3 e2       	ldi	r31, 0x23	; 35
    22d2:	02 e0       	ldi	r16, 0x02	; 2
    22d4:	06 93       	lac	Z, r16
    22d6:	03 c0       	rjmp	.+6      	; 0x22de <udd_ctrl_interrupt_tc_setup+0xd6>
    22d8:	c0 e0       	ldi	r28, 0x00	; 0
    22da:	01 c0       	rjmp	.+2      	; 0x22de <udd_ctrl_interrupt_tc_setup+0xd6>
    22dc:	c1 e0       	ldi	r28, 0x01	; 1
    22de:	8c 2f       	mov	r24, r28
    22e0:	cf 91       	pop	r28
    22e2:	0f 91       	pop	r16
    22e4:	08 95       	ret

000022e6 <udd_ep_trans_complet>:
    22e6:	8f 92       	push	r8
    22e8:	9f 92       	push	r9
    22ea:	af 92       	push	r10
    22ec:	bf 92       	push	r11
    22ee:	df 92       	push	r13
    22f0:	ef 92       	push	r14
    22f2:	ff 92       	push	r15
    22f4:	0f 93       	push	r16
    22f6:	1f 93       	push	r17
    22f8:	cf 93       	push	r28
    22fa:	df 93       	push	r29
    22fc:	d8 2e       	mov	r13, r24
    22fe:	69 df       	rcall	.-302    	; 0x21d2 <udd_ep_get_job>
    2300:	8c 01       	movw	r16, r24
    2302:	bd 2c       	mov	r11, r13
    2304:	bb 1c       	adc	r11, r11
    2306:	bb 24       	eor	r11, r11
    2308:	bb 1c       	adc	r11, r11
    230a:	cd 2d       	mov	r28, r13
    230c:	cf 70       	andi	r28, 0x0F	; 15
    230e:	d0 e0       	ldi	r29, 0x00	; 0
    2310:	cc 0f       	add	r28, r28
    2312:	dd 1f       	adc	r29, r29
    2314:	cb 0d       	add	r28, r11
    2316:	d1 1d       	adc	r29, r1
    2318:	ce 01       	movw	r24, r28
    231a:	88 0f       	add	r24, r24
    231c:	99 1f       	adc	r25, r25
    231e:	88 0f       	add	r24, r24
    2320:	99 1f       	adc	r25, r25
    2322:	88 0f       	add	r24, r24
    2324:	99 1f       	adc	r25, r25
    2326:	9c 01       	movw	r18, r24
    2328:	28 5e       	subi	r18, 0xE8	; 232
    232a:	3c 4d       	sbci	r19, 0xDC	; 220
    232c:	79 01       	movw	r14, r18
    232e:	c9 01       	movw	r24, r18
    2330:	2a df       	rcall	.-428    	; 0x2186 <udd_ep_get_size>
    2332:	4c 01       	movw	r8, r24
    2334:	bb 20       	and	r11, r11
    2336:	09 f4       	brne	.+2      	; 0x233a <udd_ep_trans_complet+0x54>
    2338:	79 c0       	rjmp	.+242    	; 0x242c <udd_ep_trans_complet+0x146>
    233a:	fe 01       	movw	r30, r28
    233c:	ee 0f       	add	r30, r30
    233e:	ff 1f       	adc	r31, r31
    2340:	ee 0f       	add	r30, r30
    2342:	ff 1f       	adc	r31, r31
    2344:	ee 0f       	add	r30, r30
    2346:	ff 1f       	adc	r31, r31
    2348:	e4 50       	subi	r30, 0x04	; 4
    234a:	fd 4d       	sbci	r31, 0xDD	; 221
    234c:	22 a1       	ldd	r18, Z+34	; 0x22
    234e:	33 a1       	ldd	r19, Z+35	; 0x23
    2350:	d8 01       	movw	r26, r16
    2352:	15 96       	adiw	r26, 0x05	; 5
    2354:	8d 91       	ld	r24, X+
    2356:	9c 91       	ld	r25, X
    2358:	16 97       	sbiw	r26, 0x06	; 6
    235a:	82 0f       	add	r24, r18
    235c:	93 1f       	adc	r25, r19
    235e:	15 96       	adiw	r26, 0x05	; 5
    2360:	8d 93       	st	X+, r24
    2362:	9c 93       	st	X, r25
    2364:	16 97       	sbiw	r26, 0x06	; 6
    2366:	13 96       	adiw	r26, 0x03	; 3
    2368:	2d 91       	ld	r18, X+
    236a:	3c 91       	ld	r19, X
    236c:	14 97       	sbiw	r26, 0x04	; 4
    236e:	82 17       	cp	r24, r18
    2370:	93 07       	cpc	r25, r19
    2372:	09 f4       	brne	.+2      	; 0x2376 <udd_ep_trans_complet+0x90>
    2374:	45 c0       	rjmp	.+138    	; 0x2400 <udd_ep_trans_complet+0x11a>
    2376:	28 1b       	sub	r18, r24
    2378:	39 0b       	sbc	r19, r25
    237a:	21 15       	cp	r18, r1
    237c:	b4 e0       	ldi	r27, 0x04	; 4
    237e:	3b 07       	cpc	r19, r27
    2380:	38 f0       	brcs	.+14     	; 0x2390 <udd_ep_trans_complet+0xaa>
    2382:	2f ef       	ldi	r18, 0xFF	; 255
    2384:	33 e0       	ldi	r19, 0x03	; 3
    2386:	c9 01       	movw	r24, r18
    2388:	b4 01       	movw	r22, r8
    238a:	86 d5       	rcall	.+2828   	; 0x2e98 <__udivmodhi4>
    238c:	28 1b       	sub	r18, r24
    238e:	39 0b       	sbc	r19, r25
    2390:	f8 01       	movw	r30, r16
    2392:	80 81       	ld	r24, Z
    2394:	81 ff       	sbrs	r24, 1
    2396:	09 c0       	rjmp	.+18     	; 0x23aa <udd_ep_trans_complet+0xc4>
    2398:	c9 01       	movw	r24, r18
    239a:	b4 01       	movw	r22, r8
    239c:	7d d5       	rcall	.+2810   	; 0x2e98 <__udivmodhi4>
    239e:	41 e0       	ldi	r20, 0x01	; 1
    23a0:	89 2b       	or	r24, r25
    23a2:	09 f0       	breq	.+2      	; 0x23a6 <udd_ep_trans_complet+0xc0>
    23a4:	40 e0       	ldi	r20, 0x00	; 0
    23a6:	84 2f       	mov	r24, r20
    23a8:	01 c0       	rjmp	.+2      	; 0x23ac <udd_ep_trans_complet+0xc6>
    23aa:	80 e0       	ldi	r24, 0x00	; 0
    23ac:	d8 01       	movw	r26, r16
    23ae:	9c 91       	ld	r25, X
    23b0:	80 fb       	bst	r24, 0
    23b2:	91 f9       	bld	r25, 1
    23b4:	9c 93       	st	X, r25
    23b6:	fe 01       	movw	r30, r28
    23b8:	ee 0f       	add	r30, r30
    23ba:	ff 1f       	adc	r31, r31
    23bc:	ee 0f       	add	r30, r30
    23be:	ff 1f       	adc	r31, r31
    23c0:	ee 0f       	add	r30, r30
    23c2:	ff 1f       	adc	r31, r31
    23c4:	e4 50       	subi	r30, 0x04	; 4
    23c6:	fd 4d       	sbci	r31, 0xDD	; 221
    23c8:	12 a2       	std	Z+34, r1	; 0x22
    23ca:	13 a2       	std	Z+35, r1	; 0x23
    23cc:	26 8f       	std	Z+30, r18	; 0x1e
    23ce:	37 8f       	std	Z+31, r19	; 0x1f
    23d0:	11 96       	adiw	r26, 0x01	; 1
    23d2:	2d 91       	ld	r18, X+
    23d4:	3c 91       	ld	r19, X
    23d6:	12 97       	sbiw	r26, 0x02	; 2
    23d8:	15 96       	adiw	r26, 0x05	; 5
    23da:	8d 91       	ld	r24, X+
    23dc:	9c 91       	ld	r25, X
    23de:	16 97       	sbiw	r26, 0x06	; 6
    23e0:	82 0f       	add	r24, r18
    23e2:	93 1f       	adc	r25, r19
    23e4:	cc 0f       	add	r28, r28
    23e6:	dd 1f       	adc	r29, r29
    23e8:	cc 0f       	add	r28, r28
    23ea:	dd 1f       	adc	r29, r29
    23ec:	cc 0f       	add	r28, r28
    23ee:	dd 1f       	adc	r29, r29
    23f0:	c4 5e       	subi	r28, 0xE4	; 228
    23f2:	dc 4d       	sbci	r29, 0xDC	; 220
    23f4:	88 83       	st	Y, r24
    23f6:	99 83       	std	Y+1, r25	; 0x01
    23f8:	f7 01       	movw	r30, r14
    23fa:	02 e0       	ldi	r16, 0x02	; 2
    23fc:	06 93       	lac	Z, r16
    23fe:	e4 c0       	rjmp	.+456    	; 0x25c8 <udd_ep_trans_complet+0x2e2>
    2400:	d8 01       	movw	r26, r16
    2402:	8c 91       	ld	r24, X
    2404:	81 ff       	sbrs	r24, 1
    2406:	cd c0       	rjmp	.+410    	; 0x25a2 <udd_ep_trans_complet+0x2bc>
    2408:	8d 7f       	andi	r24, 0xFD	; 253
    240a:	8c 93       	st	X, r24
    240c:	cc 0f       	add	r28, r28
    240e:	dd 1f       	adc	r29, r29
    2410:	cc 0f       	add	r28, r28
    2412:	dd 1f       	adc	r29, r29
    2414:	cc 0f       	add	r28, r28
    2416:	dd 1f       	adc	r29, r29
    2418:	c4 50       	subi	r28, 0x04	; 4
    241a:	dd 4d       	sbci	r29, 0xDD	; 221
    241c:	1a a2       	std	Y+34, r1	; 0x22
    241e:	1b a2       	std	Y+35, r1	; 0x23
    2420:	1e 8e       	std	Y+30, r1	; 0x1e
    2422:	1f 8e       	std	Y+31, r1	; 0x1f
    2424:	f7 01       	movw	r30, r14
    2426:	02 e0       	ldi	r16, 0x02	; 2
    2428:	06 93       	lac	Z, r16
    242a:	ce c0       	rjmp	.+412    	; 0x25c8 <udd_ep_trans_complet+0x2e2>
    242c:	fe 01       	movw	r30, r28
    242e:	ee 0f       	add	r30, r30
    2430:	ff 1f       	adc	r31, r31
    2432:	ee 0f       	add	r30, r30
    2434:	ff 1f       	adc	r31, r31
    2436:	ee 0f       	add	r30, r30
    2438:	ff 1f       	adc	r31, r31
    243a:	e4 50       	subi	r30, 0x04	; 4
    243c:	fd 4d       	sbci	r31, 0xDD	; 221
    243e:	a6 8c       	ldd	r10, Z+30	; 0x1e
    2440:	b7 8c       	ldd	r11, Z+31	; 0x1f
    2442:	d8 01       	movw	r26, r16
    2444:	8c 91       	ld	r24, X
    2446:	82 ff       	sbrs	r24, 2
    2448:	19 c0       	rjmp	.+50     	; 0x247c <udd_ep_trans_complet+0x196>
    244a:	11 96       	adiw	r26, 0x01	; 1
    244c:	ed 91       	ld	r30, X+
    244e:	fc 91       	ld	r31, X
    2450:	12 97       	sbiw	r26, 0x02	; 2
    2452:	15 96       	adiw	r26, 0x05	; 5
    2454:	2d 91       	ld	r18, X+
    2456:	3c 91       	ld	r19, X
    2458:	16 97       	sbiw	r26, 0x06	; 6
    245a:	13 96       	adiw	r26, 0x03	; 3
    245c:	8d 91       	ld	r24, X+
    245e:	9c 91       	ld	r25, X
    2460:	14 97       	sbiw	r26, 0x04	; 4
    2462:	b4 01       	movw	r22, r8
    2464:	19 d5       	rcall	.+2610   	; 0x2e98 <__udivmodhi4>
    2466:	b0 e4       	ldi	r27, 0x40	; 64
    2468:	db 9e       	mul	r13, r27
    246a:	b0 01       	movw	r22, r0
    246c:	11 24       	eor	r1, r1
    246e:	67 57       	subi	r22, 0x77	; 119
    2470:	7f 4d       	sbci	r23, 0xDF	; 223
    2472:	ac 01       	movw	r20, r24
    2474:	cf 01       	movw	r24, r30
    2476:	82 0f       	add	r24, r18
    2478:	93 1f       	adc	r25, r19
    247a:	3b d5       	rcall	.+2678   	; 0x2ef2 <memcpy>
    247c:	f8 01       	movw	r30, r16
    247e:	25 81       	ldd	r18, Z+5	; 0x05
    2480:	36 81       	ldd	r19, Z+6	; 0x06
    2482:	2a 0d       	add	r18, r10
    2484:	3b 1d       	adc	r19, r11
    2486:	25 83       	std	Z+5, r18	; 0x05
    2488:	36 83       	std	Z+6, r19	; 0x06
    248a:	83 81       	ldd	r24, Z+3	; 0x03
    248c:	94 81       	ldd	r25, Z+4	; 0x04
    248e:	82 17       	cp	r24, r18
    2490:	93 07       	cpc	r25, r19
    2492:	68 f4       	brcc	.+26     	; 0x24ae <udd_ep_trans_complet+0x1c8>
    2494:	85 83       	std	Z+5, r24	; 0x05
    2496:	96 83       	std	Z+6, r25	; 0x06
    2498:	cc 0f       	add	r28, r28
    249a:	dd 1f       	adc	r29, r29
    249c:	cc 0f       	add	r28, r28
    249e:	dd 1f       	adc	r29, r29
    24a0:	cc 0f       	add	r28, r28
    24a2:	dd 1f       	adc	r29, r29
    24a4:	c4 50       	subi	r28, 0x04	; 4
    24a6:	dd 4d       	sbci	r29, 0xDD	; 221
    24a8:	8a a1       	ldd	r24, Y+34	; 0x22
    24aa:	9b a1       	ldd	r25, Y+35	; 0x23
    24ac:	7a c0       	rjmp	.+244    	; 0x25a2 <udd_ep_trans_complet+0x2bc>
    24ae:	fe 01       	movw	r30, r28
    24b0:	ee 0f       	add	r30, r30
    24b2:	ff 1f       	adc	r31, r31
    24b4:	ee 0f       	add	r30, r30
    24b6:	ff 1f       	adc	r31, r31
    24b8:	ee 0f       	add	r30, r30
    24ba:	ff 1f       	adc	r31, r31
    24bc:	e4 50       	subi	r30, 0x04	; 4
    24be:	fd 4d       	sbci	r31, 0xDD	; 221
    24c0:	42 a1       	ldd	r20, Z+34	; 0x22
    24c2:	53 a1       	ldd	r21, Z+35	; 0x23
    24c4:	4a 15       	cp	r20, r10
    24c6:	5b 05       	cpc	r21, r11
    24c8:	09 f0       	breq	.+2      	; 0x24cc <udd_ep_trans_complet+0x1e6>
    24ca:	6b c0       	rjmp	.+214    	; 0x25a2 <udd_ep_trans_complet+0x2bc>
    24cc:	28 17       	cp	r18, r24
    24ce:	39 07       	cpc	r19, r25
    24d0:	09 f4       	brne	.+2      	; 0x24d4 <udd_ep_trans_complet+0x1ee>
    24d2:	67 c0       	rjmp	.+206    	; 0x25a2 <udd_ep_trans_complet+0x2bc>
    24d4:	ac 01       	movw	r20, r24
    24d6:	42 1b       	sub	r20, r18
    24d8:	53 0b       	sbc	r21, r19
    24da:	9a 01       	movw	r18, r20
    24dc:	21 15       	cp	r18, r1
    24de:	54 e0       	ldi	r21, 0x04	; 4
    24e0:	35 07       	cpc	r19, r21
    24e2:	50 f0       	brcs	.+20     	; 0x24f8 <udd_ep_trans_complet+0x212>
    24e4:	2f ef       	ldi	r18, 0xFF	; 255
    24e6:	33 e0       	ldi	r19, 0x03	; 3
    24e8:	c9 01       	movw	r24, r18
    24ea:	b4 01       	movw	r22, r8
    24ec:	d5 d4       	rcall	.+2474   	; 0x2e98 <__udivmodhi4>
    24ee:	d9 01       	movw	r26, r18
    24f0:	a8 1b       	sub	r26, r24
    24f2:	b9 0b       	sbc	r27, r25
    24f4:	cd 01       	movw	r24, r26
    24f6:	07 c0       	rjmp	.+14     	; 0x2506 <udd_ep_trans_complet+0x220>
    24f8:	c9 01       	movw	r24, r18
    24fa:	b4 01       	movw	r22, r8
    24fc:	cd d4       	rcall	.+2458   	; 0x2e98 <__udivmodhi4>
    24fe:	f9 01       	movw	r30, r18
    2500:	e8 1b       	sub	r30, r24
    2502:	f9 0b       	sbc	r31, r25
    2504:	cf 01       	movw	r24, r30
    2506:	fe 01       	movw	r30, r28
    2508:	ee 0f       	add	r30, r30
    250a:	ff 1f       	adc	r31, r31
    250c:	ee 0f       	add	r30, r30
    250e:	ff 1f       	adc	r31, r31
    2510:	ee 0f       	add	r30, r30
    2512:	ff 1f       	adc	r31, r31
    2514:	e4 50       	subi	r30, 0x04	; 4
    2516:	fd 4d       	sbci	r31, 0xDD	; 221
    2518:	16 8e       	std	Z+30, r1	; 0x1e
    251a:	17 8e       	std	Z+31, r1	; 0x1f
    251c:	88 15       	cp	r24, r8
    251e:	99 05       	cpc	r25, r9
    2520:	00 f5       	brcc	.+64     	; 0x2562 <udd_ep_trans_complet+0x27c>
    2522:	d8 01       	movw	r26, r16
    2524:	8c 91       	ld	r24, X
    2526:	84 60       	ori	r24, 0x04	; 4
    2528:	8c 93       	st	X, r24
    252a:	b0 e4       	ldi	r27, 0x40	; 64
    252c:	db 9e       	mul	r13, r27
    252e:	c0 01       	movw	r24, r0
    2530:	11 24       	eor	r1, r1
    2532:	87 57       	subi	r24, 0x77	; 119
    2534:	9f 4d       	sbci	r25, 0xDF	; 223
    2536:	fe 01       	movw	r30, r28
    2538:	ee 0f       	add	r30, r30
    253a:	ff 1f       	adc	r31, r31
    253c:	ee 0f       	add	r30, r30
    253e:	ff 1f       	adc	r31, r31
    2540:	ee 0f       	add	r30, r30
    2542:	ff 1f       	adc	r31, r31
    2544:	e4 5e       	subi	r30, 0xE4	; 228
    2546:	fc 4d       	sbci	r31, 0xDC	; 220
    2548:	80 83       	st	Z, r24
    254a:	91 83       	std	Z+1, r25	; 0x01
    254c:	cc 0f       	add	r28, r28
    254e:	dd 1f       	adc	r29, r29
    2550:	cc 0f       	add	r28, r28
    2552:	dd 1f       	adc	r29, r29
    2554:	cc 0f       	add	r28, r28
    2556:	dd 1f       	adc	r29, r29
    2558:	c4 50       	subi	r28, 0x04	; 4
    255a:	dd 4d       	sbci	r29, 0xDD	; 221
    255c:	8a a2       	std	Y+34, r8	; 0x22
    255e:	9b a2       	std	Y+35, r9	; 0x23
    2560:	1c c0       	rjmp	.+56     	; 0x259a <udd_ep_trans_complet+0x2b4>
    2562:	f8 01       	movw	r30, r16
    2564:	41 81       	ldd	r20, Z+1	; 0x01
    2566:	52 81       	ldd	r21, Z+2	; 0x02
    2568:	25 81       	ldd	r18, Z+5	; 0x05
    256a:	36 81       	ldd	r19, Z+6	; 0x06
    256c:	24 0f       	add	r18, r20
    256e:	35 1f       	adc	r19, r21
    2570:	fe 01       	movw	r30, r28
    2572:	ee 0f       	add	r30, r30
    2574:	ff 1f       	adc	r31, r31
    2576:	ee 0f       	add	r30, r30
    2578:	ff 1f       	adc	r31, r31
    257a:	ee 0f       	add	r30, r30
    257c:	ff 1f       	adc	r31, r31
    257e:	e4 5e       	subi	r30, 0xE4	; 228
    2580:	fc 4d       	sbci	r31, 0xDC	; 220
    2582:	20 83       	st	Z, r18
    2584:	31 83       	std	Z+1, r19	; 0x01
    2586:	cc 0f       	add	r28, r28
    2588:	dd 1f       	adc	r29, r29
    258a:	cc 0f       	add	r28, r28
    258c:	dd 1f       	adc	r29, r29
    258e:	cc 0f       	add	r28, r28
    2590:	dd 1f       	adc	r29, r29
    2592:	c4 50       	subi	r28, 0x04	; 4
    2594:	dd 4d       	sbci	r29, 0xDD	; 221
    2596:	8a a3       	std	Y+34, r24	; 0x22
    2598:	9b a3       	std	Y+35, r25	; 0x23
    259a:	f7 01       	movw	r30, r14
    259c:	02 e0       	ldi	r16, 0x02	; 2
    259e:	06 93       	lac	Z, r16
    25a0:	13 c0       	rjmp	.+38     	; 0x25c8 <udd_ep_trans_complet+0x2e2>
    25a2:	d8 01       	movw	r26, r16
    25a4:	8c 91       	ld	r24, X
    25a6:	80 ff       	sbrs	r24, 0
    25a8:	0f c0       	rjmp	.+30     	; 0x25c8 <udd_ep_trans_complet+0x2e2>
    25aa:	8e 7f       	andi	r24, 0xFE	; 254
    25ac:	8c 93       	st	X, r24
    25ae:	17 96       	adiw	r26, 0x07	; 7
    25b0:	ed 91       	ld	r30, X+
    25b2:	fc 91       	ld	r31, X
    25b4:	18 97       	sbiw	r26, 0x08	; 8
    25b6:	30 97       	sbiw	r30, 0x00	; 0
    25b8:	39 f0       	breq	.+14     	; 0x25c8 <udd_ep_trans_complet+0x2e2>
    25ba:	15 96       	adiw	r26, 0x05	; 5
    25bc:	6d 91       	ld	r22, X+
    25be:	7c 91       	ld	r23, X
    25c0:	16 97       	sbiw	r26, 0x06	; 6
    25c2:	4d 2d       	mov	r20, r13
    25c4:	80 e0       	ldi	r24, 0x00	; 0
    25c6:	09 95       	icall
    25c8:	df 91       	pop	r29
    25ca:	cf 91       	pop	r28
    25cc:	1f 91       	pop	r17
    25ce:	0f 91       	pop	r16
    25d0:	ff 90       	pop	r15
    25d2:	ef 90       	pop	r14
    25d4:	df 90       	pop	r13
    25d6:	bf 90       	pop	r11
    25d8:	af 90       	pop	r10
    25da:	9f 90       	pop	r9
    25dc:	8f 90       	pop	r8
    25de:	08 95       	ret

000025e0 <udd_attach>:
    25e0:	cf 93       	push	r28
    25e2:	cf b7       	in	r28, 0x3f	; 63
    25e4:	f8 94       	cli
    25e6:	81 e0       	ldi	r24, 0x01	; 1
    25e8:	ee dc       	rcall	.-1572   	; 0x1fc6 <udd_sleep_mode>
    25ea:	ea ec       	ldi	r30, 0xCA	; 202
    25ec:	f4 e0       	ldi	r31, 0x04	; 4
    25ee:	80 e4       	ldi	r24, 0x40	; 64
    25f0:	80 83       	st	Z, r24
    25f2:	80 e2       	ldi	r24, 0x20	; 32
    25f4:	80 83       	st	Z, r24
    25f6:	e1 ec       	ldi	r30, 0xC1	; 193
    25f8:	f4 e0       	ldi	r31, 0x04	; 4
    25fa:	80 81       	ld	r24, Z
    25fc:	81 60       	ori	r24, 0x01	; 1
    25fe:	80 83       	st	Z, r24
    2600:	a9 ec       	ldi	r26, 0xC9	; 201
    2602:	b4 e0       	ldi	r27, 0x04	; 4
    2604:	8c 91       	ld	r24, X
    2606:	82 60       	ori	r24, 0x02	; 2
    2608:	8c 93       	st	X, r24
    260a:	e8 ec       	ldi	r30, 0xC8	; 200
    260c:	f4 e0       	ldi	r31, 0x04	; 4
    260e:	80 81       	ld	r24, Z
    2610:	80 64       	ori	r24, 0x40	; 64
    2612:	80 83       	st	Z, r24
    2614:	8c 91       	ld	r24, X
    2616:	81 60       	ori	r24, 0x01	; 1
    2618:	8c 93       	st	X, r24
    261a:	80 81       	ld	r24, Z
    261c:	80 68       	ori	r24, 0x80	; 128
    261e:	80 83       	st	Z, r24
    2620:	cf bf       	out	0x3f, r28	; 63
    2622:	cf 91       	pop	r28
    2624:	08 95       	ret

00002626 <udd_enable>:
    2626:	cf 93       	push	r28
    2628:	df 93       	push	r29
    262a:	c0 e6       	ldi	r28, 0x60	; 96
    262c:	d0 e0       	ldi	r29, 0x00	; 0
    262e:	18 82       	st	Y, r1
    2630:	80 e3       	ldi	r24, 0x30	; 48
    2632:	0e 94 b4 0a 	call	0x1568	; 0x1568 <sysclk_enable_usb>
    2636:	e0 ec       	ldi	r30, 0xC0	; 192
    2638:	f4 e0       	ldi	r31, 0x04	; 4
    263a:	80 81       	ld	r24, Z
    263c:	80 64       	ori	r24, 0x40	; 64
    263e:	80 83       	st	Z, r24
    2640:	81 e0       	ldi	r24, 0x01	; 1
    2642:	88 83       	st	Y, r24
    2644:	cf b7       	in	r28, 0x3f	; 63
    2646:	f8 94       	cli
    2648:	80 e0       	ldi	r24, 0x00	; 0
    264a:	90 e0       	ldi	r25, 0x00	; 0
    264c:	fc 01       	movw	r30, r24
    264e:	ee 0f       	add	r30, r30
    2650:	ff 1f       	adc	r31, r31
    2652:	ee 0f       	add	r30, r30
    2654:	ff 1f       	adc	r31, r31
    2656:	ee 0f       	add	r30, r30
    2658:	ff 1f       	adc	r31, r31
    265a:	e4 50       	subi	r30, 0x04	; 4
    265c:	fd 4d       	sbci	r31, 0xDD	; 221
    265e:	15 8e       	std	Z+29, r1	; 0x1d
    2660:	01 96       	adiw	r24, 0x01	; 1
    2662:	8e 30       	cpi	r24, 0x0E	; 14
    2664:	91 05       	cpc	r25, r1
    2666:	91 f7       	brne	.-28     	; 0x264c <udd_enable+0x26>
    2668:	80 e0       	ldi	r24, 0x00	; 0
    266a:	90 e0       	ldi	r25, 0x00	; 0
    266c:	fc 01       	movw	r30, r24
    266e:	ee 0f       	add	r30, r30
    2670:	ff 1f       	adc	r31, r31
    2672:	ee 0f       	add	r30, r30
    2674:	ff 1f       	adc	r31, r31
    2676:	ee 0f       	add	r30, r30
    2678:	ff 1f       	adc	r31, r31
    267a:	e8 0f       	add	r30, r24
    267c:	f9 1f       	adc	r31, r25
    267e:	e7 5b       	subi	r30, 0xB7	; 183
    2680:	fd 4d       	sbci	r31, 0xDD	; 221
    2682:	20 81       	ld	r18, Z
    2684:	2e 7f       	andi	r18, 0xFE	; 254
    2686:	20 83       	st	Z, r18
    2688:	01 96       	adiw	r24, 0x01	; 1
    268a:	8c 30       	cpi	r24, 0x0C	; 12
    268c:	91 05       	cpc	r25, r1
    268e:	71 f7       	brne	.-36     	; 0x266c <udd_enable+0x46>
    2690:	6a e1       	ldi	r22, 0x1A	; 26
    2692:	70 e0       	ldi	r23, 0x00	; 0
    2694:	82 e0       	ldi	r24, 0x02	; 2
    2696:	8d dc       	rcall	.-1766   	; 0x1fb2 <nvm_read_byte>
    2698:	8f 3f       	cpi	r24, 0xFF	; 255
    269a:	19 f0       	breq	.+6      	; 0x26a2 <udd_enable+0x7c>
    269c:	80 93 fa 04 	sts	0x04FA, r24	; 0x8004fa <__TEXT_REGION_LENGTH__+0x7004fa>
    26a0:	03 c0       	rjmp	.+6      	; 0x26a8 <udd_enable+0x82>
    26a2:	8f e1       	ldi	r24, 0x1F	; 31
    26a4:	80 93 fa 04 	sts	0x04FA, r24	; 0x8004fa <__TEXT_REGION_LENGTH__+0x7004fa>
    26a8:	6b e1       	ldi	r22, 0x1B	; 27
    26aa:	70 e0       	ldi	r23, 0x00	; 0
    26ac:	82 e0       	ldi	r24, 0x02	; 2
    26ae:	81 dc       	rcall	.-1790   	; 0x1fb2 <nvm_read_byte>
    26b0:	8f 3f       	cpi	r24, 0xFF	; 255
    26b2:	19 f0       	breq	.+6      	; 0x26ba <udd_enable+0x94>
    26b4:	80 93 fb 04 	sts	0x04FB, r24	; 0x8004fb <__TEXT_REGION_LENGTH__+0x7004fb>
    26b8:	03 c0       	rjmp	.+6      	; 0x26c0 <udd_enable+0x9a>
    26ba:	8f e1       	ldi	r24, 0x1F	; 31
    26bc:	80 93 fb 04 	sts	0x04FB, r24	; 0x8004fb <__TEXT_REGION_LENGTH__+0x7004fb>
    26c0:	e0 ec       	ldi	r30, 0xC0	; 192
    26c2:	f4 e0       	ldi	r31, 0x04	; 4
    26c4:	80 81       	ld	r24, Z
    26c6:	86 60       	ori	r24, 0x06	; 6
    26c8:	80 83       	st	Z, r24
    26ca:	80 81       	ld	r24, Z
    26cc:	80 68       	ori	r24, 0x80	; 128
    26ce:	80 83       	st	Z, r24
    26d0:	80 81       	ld	r24, Z
    26d2:	80 61       	ori	r24, 0x10	; 16
    26d4:	80 83       	st	Z, r24
    26d6:	88 e1       	ldi	r24, 0x18	; 24
    26d8:	93 e2       	ldi	r25, 0x23	; 35
    26da:	86 83       	std	Z+6, r24	; 0x06
    26dc:	97 83       	std	Z+7, r25	; 0x07
    26de:	80 81       	ld	r24, Z
    26e0:	80 62       	ori	r24, 0x20	; 32
    26e2:	80 83       	st	Z, r24
    26e4:	8f ef       	ldi	r24, 0xFF	; 255
    26e6:	80 93 c5 04 	sts	0x04C5, r24	; 0x8004c5 <__TEXT_REGION_LENGTH__+0x7004c5>
    26ea:	e8 ec       	ldi	r30, 0xC8	; 200
    26ec:	f4 e0       	ldi	r31, 0x04	; 4
    26ee:	80 81       	ld	r24, Z
    26f0:	82 60       	ori	r24, 0x02	; 2
    26f2:	80 83       	st	Z, r24
    26f4:	10 92 8c 23 	sts	0x238C, r1	; 0x80238c <udd_b_idle>
    26f8:	80 91 af 2f 	lds	r24, 0x2FAF	; 0x802faf <sleepmgr_locks+0x5>
    26fc:	8f 3f       	cpi	r24, 0xFF	; 255
    26fe:	09 f4       	brne	.+2      	; 0x2702 <udd_enable+0xdc>
    2700:	ff cf       	rjmp	.-2      	; 0x2700 <udd_enable+0xda>
    2702:	9f b7       	in	r25, 0x3f	; 63
    2704:	f8 94       	cli
    2706:	ea ea       	ldi	r30, 0xAA	; 170
    2708:	ff e2       	ldi	r31, 0x2F	; 47
    270a:	85 81       	ldd	r24, Z+5	; 0x05
    270c:	8f 5f       	subi	r24, 0xFF	; 255
    270e:	85 83       	std	Z+5, r24	; 0x05
    2710:	9f bf       	out	0x3f, r25	; 63
    2712:	66 df       	rcall	.-308    	; 0x25e0 <udd_attach>
    2714:	cf bf       	out	0x3f, r28	; 63
    2716:	df 91       	pop	r29
    2718:	cf 91       	pop	r28
    271a:	08 95       	ret

0000271c <udd_set_address>:
    271c:	80 93 c3 04 	sts	0x04C3, r24	; 0x8004c3 <__TEXT_REGION_LENGTH__+0x7004c3>
    2720:	08 95       	ret

00002722 <udd_getaddress>:
    2722:	80 91 c3 04 	lds	r24, 0x04C3	; 0x8004c3 <__TEXT_REGION_LENGTH__+0x7004c3>
    2726:	08 95       	ret

00002728 <udd_set_setup_payload>:
    2728:	ea eb       	ldi	r30, 0xBA	; 186
    272a:	f5 e2       	ldi	r31, 0x25	; 37
    272c:	80 87       	std	Z+8, r24	; 0x08
    272e:	91 87       	std	Z+9, r25	; 0x09
    2730:	62 87       	std	Z+10, r22	; 0x0a
    2732:	73 87       	std	Z+11, r23	; 0x0b
    2734:	08 95       	ret

00002736 <udd_ep_alloc>:
    2736:	28 2f       	mov	r18, r24
    2738:	2f 70       	andi	r18, 0x0F	; 15
    273a:	30 e0       	ldi	r19, 0x00	; 0
    273c:	22 0f       	add	r18, r18
    273e:	33 1f       	adc	r19, r19
    2740:	08 2e       	mov	r0, r24
    2742:	00 0c       	add	r0, r0
    2744:	99 0b       	sbc	r25, r25
    2746:	88 27       	eor	r24, r24
    2748:	99 0f       	add	r25, r25
    274a:	88 1f       	adc	r24, r24
    274c:	99 27       	eor	r25, r25
    274e:	82 0f       	add	r24, r18
    2750:	93 1f       	adc	r25, r19
    2752:	fc 01       	movw	r30, r24
    2754:	ee 0f       	add	r30, r30
    2756:	ff 1f       	adc	r31, r31
    2758:	ee 0f       	add	r30, r30
    275a:	ff 1f       	adc	r31, r31
    275c:	ee 0f       	add	r30, r30
    275e:	ff 1f       	adc	r31, r31
    2760:	e4 50       	subi	r30, 0x04	; 4
    2762:	fd 4d       	sbci	r31, 0xDD	; 221
    2764:	25 8d       	ldd	r18, Z+29	; 0x1d
    2766:	20 7c       	andi	r18, 0xC0	; 192
    2768:	09 f0       	breq	.+2      	; 0x276c <udd_ep_alloc+0x36>
    276a:	4f c0       	rjmp	.+158    	; 0x280a <udd_ep_alloc+0xd4>
    276c:	63 70       	andi	r22, 0x03	; 3
    276e:	61 30       	cpi	r22, 0x01	; 1
    2770:	11 f0       	breq	.+4      	; 0x2776 <udd_ep_alloc+0x40>
    2772:	18 f4       	brcc	.+6      	; 0x277a <udd_ep_alloc+0x44>
    2774:	04 c0       	rjmp	.+8      	; 0x277e <udd_ep_alloc+0x48>
    2776:	20 ec       	ldi	r18, 0xC0	; 192
    2778:	03 c0       	rjmp	.+6      	; 0x2780 <udd_ep_alloc+0x4a>
    277a:	20 e8       	ldi	r18, 0x80	; 128
    277c:	01 c0       	rjmp	.+2      	; 0x2780 <udd_ep_alloc+0x4a>
    277e:	20 e4       	ldi	r18, 0x40	; 64
    2780:	40 38       	cpi	r20, 0x80	; 128
    2782:	51 05       	cpc	r21, r1
    2784:	e9 f0       	breq	.+58     	; 0x27c0 <udd_ep_alloc+0x8a>
    2786:	50 f4       	brcc	.+20     	; 0x279c <udd_ep_alloc+0x66>
    2788:	40 32       	cpi	r20, 0x20	; 32
    278a:	51 05       	cpc	r21, r1
    278c:	a9 f0       	breq	.+42     	; 0x27b8 <udd_ep_alloc+0x82>
    278e:	40 34       	cpi	r20, 0x40	; 64
    2790:	51 05       	cpc	r21, r1
    2792:	a1 f0       	breq	.+40     	; 0x27bc <udd_ep_alloc+0x86>
    2794:	40 31       	cpi	r20, 0x10	; 16
    2796:	51 05       	cpc	r21, r1
    2798:	d9 f4       	brne	.+54     	; 0x27d0 <udd_ep_alloc+0x9a>
    279a:	0c c0       	rjmp	.+24     	; 0x27b4 <udd_ep_alloc+0x7e>
    279c:	41 15       	cp	r20, r1
    279e:	32 e0       	ldi	r19, 0x02	; 2
    27a0:	53 07       	cpc	r21, r19
    27a2:	91 f0       	breq	.+36     	; 0x27c8 <udd_ep_alloc+0x92>
    27a4:	4f 3f       	cpi	r20, 0xFF	; 255
    27a6:	33 e0       	ldi	r19, 0x03	; 3
    27a8:	53 07       	cpc	r21, r19
    27aa:	81 f0       	breq	.+32     	; 0x27cc <udd_ep_alloc+0x96>
    27ac:	41 15       	cp	r20, r1
    27ae:	51 40       	sbci	r21, 0x01	; 1
    27b0:	79 f4       	brne	.+30     	; 0x27d0 <udd_ep_alloc+0x9a>
    27b2:	08 c0       	rjmp	.+16     	; 0x27c4 <udd_ep_alloc+0x8e>
    27b4:	41 e0       	ldi	r20, 0x01	; 1
    27b6:	0d c0       	rjmp	.+26     	; 0x27d2 <udd_ep_alloc+0x9c>
    27b8:	42 e0       	ldi	r20, 0x02	; 2
    27ba:	0b c0       	rjmp	.+22     	; 0x27d2 <udd_ep_alloc+0x9c>
    27bc:	43 e0       	ldi	r20, 0x03	; 3
    27be:	09 c0       	rjmp	.+18     	; 0x27d2 <udd_ep_alloc+0x9c>
    27c0:	44 e0       	ldi	r20, 0x04	; 4
    27c2:	07 c0       	rjmp	.+14     	; 0x27d2 <udd_ep_alloc+0x9c>
    27c4:	45 e0       	ldi	r20, 0x05	; 5
    27c6:	05 c0       	rjmp	.+10     	; 0x27d2 <udd_ep_alloc+0x9c>
    27c8:	46 e0       	ldi	r20, 0x06	; 6
    27ca:	03 c0       	rjmp	.+6      	; 0x27d2 <udd_ep_alloc+0x9c>
    27cc:	47 e0       	ldi	r20, 0x07	; 7
    27ce:	01 c0       	rjmp	.+2      	; 0x27d2 <udd_ep_alloc+0x9c>
    27d0:	40 e0       	ldi	r20, 0x00	; 0
    27d2:	fc 01       	movw	r30, r24
    27d4:	ee 0f       	add	r30, r30
    27d6:	ff 1f       	adc	r31, r31
    27d8:	ee 0f       	add	r30, r30
    27da:	ff 1f       	adc	r31, r31
    27dc:	ee 0f       	add	r30, r30
    27de:	ff 1f       	adc	r31, r31
    27e0:	e4 50       	subi	r30, 0x04	; 4
    27e2:	fd 4d       	sbci	r31, 0xDD	; 221
    27e4:	15 8e       	std	Z+29, r1	; 0x1d
    27e6:	36 e0       	ldi	r19, 0x06	; 6
    27e8:	34 8f       	std	Z+28, r19	; 0x1c
    27ea:	24 2b       	or	r18, r20
    27ec:	25 8f       	std	Z+29, r18	; 0x1d
    27ee:	88 0f       	add	r24, r24
    27f0:	99 1f       	adc	r25, r25
    27f2:	88 0f       	add	r24, r24
    27f4:	99 1f       	adc	r25, r25
    27f6:	88 0f       	add	r24, r24
    27f8:	99 1f       	adc	r25, r25
    27fa:	fc 01       	movw	r30, r24
    27fc:	e4 50       	subi	r30, 0x04	; 4
    27fe:	fd 4d       	sbci	r31, 0xDD	; 221
    2800:	85 8d       	ldd	r24, Z+29	; 0x1d
    2802:	80 62       	ori	r24, 0x20	; 32
    2804:	85 8f       	std	Z+29, r24	; 0x1d
    2806:	81 e0       	ldi	r24, 0x01	; 1
    2808:	08 95       	ret
    280a:	80 e0       	ldi	r24, 0x00	; 0
    280c:	08 95       	ret

0000280e <udd_ep_is_halted>:
    280e:	e8 2f       	mov	r30, r24
    2810:	ef 70       	andi	r30, 0x0F	; 15
    2812:	f0 e0       	ldi	r31, 0x00	; 0
    2814:	ee 0f       	add	r30, r30
    2816:	ff 1f       	adc	r31, r31
    2818:	08 2e       	mov	r0, r24
    281a:	00 0c       	add	r0, r0
    281c:	99 0b       	sbc	r25, r25
    281e:	88 27       	eor	r24, r24
    2820:	99 0f       	add	r25, r25
    2822:	88 1f       	adc	r24, r24
    2824:	99 27       	eor	r25, r25
    2826:	e8 0f       	add	r30, r24
    2828:	f9 1f       	adc	r31, r25
    282a:	ee 0f       	add	r30, r30
    282c:	ff 1f       	adc	r31, r31
    282e:	ee 0f       	add	r30, r30
    2830:	ff 1f       	adc	r31, r31
    2832:	ee 0f       	add	r30, r30
    2834:	ff 1f       	adc	r31, r31
    2836:	e4 50       	subi	r30, 0x04	; 4
    2838:	fd 4d       	sbci	r31, 0xDD	; 221
    283a:	85 8d       	ldd	r24, Z+29	; 0x1d
    283c:	82 fb       	bst	r24, 2
    283e:	88 27       	eor	r24, r24
    2840:	80 f9       	bld	r24, 0
    2842:	08 95       	ret

00002844 <udd_ep_clear_halt>:
    2844:	28 2f       	mov	r18, r24
    2846:	2f 70       	andi	r18, 0x0F	; 15
    2848:	30 e0       	ldi	r19, 0x00	; 0
    284a:	a9 01       	movw	r20, r18
    284c:	44 0f       	add	r20, r20
    284e:	55 1f       	adc	r21, r21
    2850:	28 2f       	mov	r18, r24
    2852:	08 2e       	mov	r0, r24
    2854:	00 0c       	add	r0, r0
    2856:	33 0b       	sbc	r19, r19
    2858:	22 27       	eor	r18, r18
    285a:	33 0f       	add	r19, r19
    285c:	22 1f       	adc	r18, r18
    285e:	33 27       	eor	r19, r19
    2860:	24 0f       	add	r18, r20
    2862:	35 1f       	adc	r19, r21
    2864:	f9 01       	movw	r30, r18
    2866:	ee 0f       	add	r30, r30
    2868:	ff 1f       	adc	r31, r31
    286a:	ee 0f       	add	r30, r30
    286c:	ff 1f       	adc	r31, r31
    286e:	ee 0f       	add	r30, r30
    2870:	ff 1f       	adc	r31, r31
    2872:	e4 50       	subi	r30, 0x04	; 4
    2874:	fd 4d       	sbci	r31, 0xDD	; 221
    2876:	95 8d       	ldd	r25, Z+29	; 0x1d
    2878:	92 ff       	sbrs	r25, 2
    287a:	17 c0       	rjmp	.+46     	; 0x28aa <udd_ep_clear_halt+0x66>
    287c:	22 0f       	add	r18, r18
    287e:	33 1f       	adc	r19, r19
    2880:	22 0f       	add	r18, r18
    2882:	33 1f       	adc	r19, r19
    2884:	22 0f       	add	r18, r18
    2886:	33 1f       	adc	r19, r19
    2888:	f9 01       	movw	r30, r18
    288a:	e4 50       	subi	r30, 0x04	; 4
    288c:	fd 4d       	sbci	r31, 0xDD	; 221
    288e:	95 8d       	ldd	r25, Z+29	; 0x1d
    2890:	9b 7f       	andi	r25, 0xFB	; 251
    2892:	95 8f       	std	Z+29, r25	; 0x1d
    2894:	9e dc       	rcall	.-1732   	; 0x21d2 <udd_ep_get_job>
    2896:	fc 01       	movw	r30, r24
    2898:	80 81       	ld	r24, Z
    289a:	80 ff       	sbrs	r24, 0
    289c:	06 c0       	rjmp	.+12     	; 0x28aa <udd_ep_clear_halt+0x66>
    289e:	8e 7f       	andi	r24, 0xFE	; 254
    28a0:	80 83       	st	Z, r24
    28a2:	07 80       	ldd	r0, Z+7	; 0x07
    28a4:	f0 85       	ldd	r31, Z+8	; 0x08
    28a6:	e0 2d       	mov	r30, r0
    28a8:	09 95       	icall
    28aa:	81 e0       	ldi	r24, 0x01	; 1
    28ac:	08 95       	ret

000028ae <udd_ep_run>:
    28ae:	7f 92       	push	r7
    28b0:	8f 92       	push	r8
    28b2:	9f 92       	push	r9
    28b4:	af 92       	push	r10
    28b6:	bf 92       	push	r11
    28b8:	cf 92       	push	r12
    28ba:	df 92       	push	r13
    28bc:	ef 92       	push	r14
    28be:	ff 92       	push	r15
    28c0:	0f 93       	push	r16
    28c2:	1f 93       	push	r17
    28c4:	cf 93       	push	r28
    28c6:	df 93       	push	r29
    28c8:	98 2e       	mov	r9, r24
    28ca:	86 2e       	mov	r8, r22
    28cc:	6a 01       	movw	r12, r20
    28ce:	79 01       	movw	r14, r18
    28d0:	80 dc       	rcall	.-1792   	; 0x21d2 <udd_ep_get_job>
    28d2:	5c 01       	movw	r10, r24
    28d4:	79 2c       	mov	r7, r9
    28d6:	77 1c       	adc	r7, r7
    28d8:	77 24       	eor	r7, r7
    28da:	77 1c       	adc	r7, r7
    28dc:	c9 2d       	mov	r28, r9
    28de:	cf 70       	andi	r28, 0x0F	; 15
    28e0:	d0 e0       	ldi	r29, 0x00	; 0
    28e2:	cc 0f       	add	r28, r28
    28e4:	dd 1f       	adc	r29, r29
    28e6:	c7 0d       	add	r28, r7
    28e8:	d1 1d       	adc	r29, r1
    28ea:	fe 01       	movw	r30, r28
    28ec:	ee 0f       	add	r30, r30
    28ee:	ff 1f       	adc	r31, r31
    28f0:	ee 0f       	add	r30, r30
    28f2:	ff 1f       	adc	r31, r31
    28f4:	ee 0f       	add	r30, r30
    28f6:	ff 1f       	adc	r31, r31
    28f8:	e4 50       	subi	r30, 0x04	; 4
    28fa:	fd 4d       	sbci	r31, 0xDD	; 221
    28fc:	85 8d       	ldd	r24, Z+29	; 0x1d
    28fe:	80 7c       	andi	r24, 0xC0	; 192
    2900:	09 f4       	brne	.+2      	; 0x2904 <udd_ep_run+0x56>
    2902:	7d c0       	rjmp	.+250    	; 0x29fe <udd_ep_run+0x150>
    2904:	fe 01       	movw	r30, r28
    2906:	ee 0f       	add	r30, r30
    2908:	ff 1f       	adc	r31, r31
    290a:	ee 0f       	add	r30, r30
    290c:	ff 1f       	adc	r31, r31
    290e:	ee 0f       	add	r30, r30
    2910:	ff 1f       	adc	r31, r31
    2912:	e4 50       	subi	r30, 0x04	; 4
    2914:	fd 4d       	sbci	r31, 0xDD	; 221
    2916:	85 8d       	ldd	r24, Z+29	; 0x1d
    2918:	80 7c       	andi	r24, 0xC0	; 192
    291a:	80 3c       	cpi	r24, 0xC0	; 192
    291c:	61 f0       	breq	.+24     	; 0x2936 <udd_ep_run+0x88>
    291e:	fe 01       	movw	r30, r28
    2920:	ee 0f       	add	r30, r30
    2922:	ff 1f       	adc	r31, r31
    2924:	ee 0f       	add	r30, r30
    2926:	ff 1f       	adc	r31, r31
    2928:	ee 0f       	add	r30, r30
    292a:	ff 1f       	adc	r31, r31
    292c:	e4 50       	subi	r30, 0x04	; 4
    292e:	fd 4d       	sbci	r31, 0xDD	; 221
    2930:	85 8d       	ldd	r24, Z+29	; 0x1d
    2932:	82 fd       	sbrc	r24, 2
    2934:	66 c0       	rjmp	.+204    	; 0x2a02 <udd_ep_run+0x154>
    2936:	8f b7       	in	r24, 0x3f	; 63
    2938:	f8 94       	cli
    293a:	f5 01       	movw	r30, r10
    293c:	90 81       	ld	r25, Z
    293e:	90 ff       	sbrs	r25, 0
    2940:	03 c0       	rjmp	.+6      	; 0x2948 <udd_ep_run+0x9a>
    2942:	8f bf       	out	0x3f, r24	; 63
    2944:	71 2c       	mov	r7, r1
    2946:	5e c0       	rjmp	.+188    	; 0x2a04 <udd_ep_run+0x156>
    2948:	f5 01       	movw	r30, r10
    294a:	90 81       	ld	r25, Z
    294c:	91 60       	ori	r25, 0x01	; 1
    294e:	90 83       	st	Z, r25
    2950:	8f bf       	out	0x3f, r24	; 63
    2952:	c1 82       	std	Z+1, r12	; 0x01
    2954:	d2 82       	std	Z+2, r13	; 0x02
    2956:	e3 82       	std	Z+3, r14	; 0x03
    2958:	f4 82       	std	Z+4, r15	; 0x04
    295a:	15 82       	std	Z+5, r1	; 0x05
    295c:	16 82       	std	Z+6, r1	; 0x06
    295e:	07 83       	std	Z+7, r16	; 0x07
    2960:	10 87       	std	Z+8, r17	; 0x08
    2962:	81 10       	cpse	r8, r1
    2964:	06 c0       	rjmp	.+12     	; 0x2972 <udd_ep_run+0xc4>
    2966:	91 e0       	ldi	r25, 0x01	; 1
    2968:	e1 14       	cp	r14, r1
    296a:	f1 04       	cpc	r15, r1
    296c:	19 f0       	breq	.+6      	; 0x2974 <udd_ep_run+0xc6>
    296e:	90 e0       	ldi	r25, 0x00	; 0
    2970:	01 c0       	rjmp	.+2      	; 0x2974 <udd_ep_run+0xc6>
    2972:	91 e0       	ldi	r25, 0x01	; 1
    2974:	f5 01       	movw	r30, r10
    2976:	80 81       	ld	r24, Z
    2978:	90 fb       	bst	r25, 0
    297a:	81 f9       	bld	r24, 1
    297c:	8b 7f       	andi	r24, 0xFB	; 251
    297e:	80 83       	st	Z, r24
    2980:	77 20       	and	r7, r7
    2982:	59 f0       	breq	.+22     	; 0x299a <udd_ep_run+0xec>
    2984:	cc 0f       	add	r28, r28
    2986:	dd 1f       	adc	r29, r29
    2988:	cc 0f       	add	r28, r28
    298a:	dd 1f       	adc	r29, r29
    298c:	cc 0f       	add	r28, r28
    298e:	dd 1f       	adc	r29, r29
    2990:	c4 50       	subi	r28, 0x04	; 4
    2992:	dd 4d       	sbci	r29, 0xDD	; 221
    2994:	1a a2       	std	Y+34, r1	; 0x22
    2996:	1b a2       	std	Y+35, r1	; 0x23
    2998:	2d c0       	rjmp	.+90     	; 0x29f4 <udd_ep_run+0x146>
    299a:	fe 01       	movw	r30, r28
    299c:	ee 0f       	add	r30, r30
    299e:	ff 1f       	adc	r31, r31
    29a0:	ee 0f       	add	r30, r30
    29a2:	ff 1f       	adc	r31, r31
    29a4:	ee 0f       	add	r30, r30
    29a6:	ff 1f       	adc	r31, r31
    29a8:	e4 50       	subi	r30, 0x04	; 4
    29aa:	fd 4d       	sbci	r31, 0xDD	; 221
    29ac:	85 8d       	ldd	r24, Z+29	; 0x1d
    29ae:	80 7c       	andi	r24, 0xC0	; 192
    29b0:	80 3c       	cpi	r24, 0xC0	; 192
    29b2:	a1 f4       	brne	.+40     	; 0x29dc <udd_ep_run+0x12e>
    29b4:	ce 01       	movw	r24, r28
    29b6:	88 0f       	add	r24, r24
    29b8:	99 1f       	adc	r25, r25
    29ba:	88 0f       	add	r24, r24
    29bc:	99 1f       	adc	r25, r25
    29be:	88 0f       	add	r24, r24
    29c0:	99 1f       	adc	r25, r25
    29c2:	88 5e       	subi	r24, 0xE8	; 232
    29c4:	9c 4d       	sbci	r25, 0xDC	; 220
    29c6:	df db       	rcall	.-2114   	; 0x2186 <udd_ep_get_size>
    29c8:	bc 01       	movw	r22, r24
    29ca:	c7 01       	movw	r24, r14
    29cc:	65 d2       	rcall	.+1226   	; 0x2e98 <__udivmodhi4>
    29ce:	89 2b       	or	r24, r25
    29d0:	29 f0       	breq	.+10     	; 0x29dc <udd_ep_run+0x12e>
    29d2:	f5 01       	movw	r30, r10
    29d4:	80 81       	ld	r24, Z
    29d6:	8e 7f       	andi	r24, 0xFE	; 254
    29d8:	80 83       	st	Z, r24
    29da:	14 c0       	rjmp	.+40     	; 0x2a04 <udd_ep_run+0x156>
    29dc:	cc 0f       	add	r28, r28
    29de:	dd 1f       	adc	r29, r29
    29e0:	cc 0f       	add	r28, r28
    29e2:	dd 1f       	adc	r29, r29
    29e4:	cc 0f       	add	r28, r28
    29e6:	dd 1f       	adc	r29, r29
    29e8:	c4 50       	subi	r28, 0x04	; 4
    29ea:	dd 4d       	sbci	r29, 0xDD	; 221
    29ec:	1e 8e       	std	Y+30, r1	; 0x1e
    29ee:	1f 8e       	std	Y+31, r1	; 0x1f
    29f0:	1a a2       	std	Y+34, r1	; 0x22
    29f2:	1b a2       	std	Y+35, r1	; 0x23
    29f4:	89 2d       	mov	r24, r9
    29f6:	77 dc       	rcall	.-1810   	; 0x22e6 <udd_ep_trans_complet>
    29f8:	77 24       	eor	r7, r7
    29fa:	73 94       	inc	r7
    29fc:	03 c0       	rjmp	.+6      	; 0x2a04 <udd_ep_run+0x156>
    29fe:	71 2c       	mov	r7, r1
    2a00:	01 c0       	rjmp	.+2      	; 0x2a04 <udd_ep_run+0x156>
    2a02:	71 2c       	mov	r7, r1
    2a04:	87 2d       	mov	r24, r7
    2a06:	df 91       	pop	r29
    2a08:	cf 91       	pop	r28
    2a0a:	1f 91       	pop	r17
    2a0c:	0f 91       	pop	r16
    2a0e:	ff 90       	pop	r15
    2a10:	ef 90       	pop	r14
    2a12:	df 90       	pop	r13
    2a14:	cf 90       	pop	r12
    2a16:	bf 90       	pop	r11
    2a18:	af 90       	pop	r10
    2a1a:	9f 90       	pop	r9
    2a1c:	8f 90       	pop	r8
    2a1e:	7f 90       	pop	r7
    2a20:	08 95       	ret

00002a22 <udd_ep_abort>:
    2a22:	ff 92       	push	r15
    2a24:	0f 93       	push	r16
    2a26:	1f 93       	push	r17
    2a28:	cf 93       	push	r28
    2a2a:	df 93       	push	r29
    2a2c:	18 2f       	mov	r17, r24
    2a2e:	f8 2e       	mov	r15, r24
    2a30:	ff 1c       	adc	r15, r15
    2a32:	ff 24       	eor	r15, r15
    2a34:	ff 1c       	adc	r15, r15
    2a36:	c8 2f       	mov	r28, r24
    2a38:	cf 70       	andi	r28, 0x0F	; 15
    2a3a:	d0 e0       	ldi	r29, 0x00	; 0
    2a3c:	cc 0f       	add	r28, r28
    2a3e:	dd 1f       	adc	r29, r29
    2a40:	cf 0d       	add	r28, r15
    2a42:	d1 1d       	adc	r29, r1
    2a44:	c6 db       	rcall	.-2164   	; 0x21d2 <udd_ep_get_job>
    2a46:	dc 01       	movw	r26, r24
    2a48:	fe 01       	movw	r30, r28
    2a4a:	ee 0f       	add	r30, r30
    2a4c:	ff 1f       	adc	r31, r31
    2a4e:	ee 0f       	add	r30, r30
    2a50:	ff 1f       	adc	r31, r31
    2a52:	ee 0f       	add	r30, r30
    2a54:	ff 1f       	adc	r31, r31
    2a56:	e8 5e       	subi	r30, 0xE8	; 232
    2a58:	fc 4d       	sbci	r31, 0xDC	; 220
    2a5a:	02 e0       	ldi	r16, 0x02	; 2
    2a5c:	05 93       	las	Z, r16
    2a5e:	8c 91       	ld	r24, X
    2a60:	80 ff       	sbrs	r24, 0
    2a62:	22 c0       	rjmp	.+68     	; 0x2aa8 <udd_ep_abort+0x86>
    2a64:	8e 7f       	andi	r24, 0xFE	; 254
    2a66:	8c 93       	st	X, r24
    2a68:	17 96       	adiw	r26, 0x07	; 7
    2a6a:	ed 91       	ld	r30, X+
    2a6c:	fc 91       	ld	r31, X
    2a6e:	18 97       	sbiw	r26, 0x08	; 8
    2a70:	30 97       	sbiw	r30, 0x00	; 0
    2a72:	d1 f0       	breq	.+52     	; 0x2aa8 <udd_ep_abort+0x86>
    2a74:	ff 20       	and	r15, r15
    2a76:	59 f0       	breq	.+22     	; 0x2a8e <udd_ep_abort+0x6c>
    2a78:	cc 0f       	add	r28, r28
    2a7a:	dd 1f       	adc	r29, r29
    2a7c:	cc 0f       	add	r28, r28
    2a7e:	dd 1f       	adc	r29, r29
    2a80:	cc 0f       	add	r28, r28
    2a82:	dd 1f       	adc	r29, r29
    2a84:	c4 50       	subi	r28, 0x04	; 4
    2a86:	dd 4d       	sbci	r29, 0xDD	; 221
    2a88:	6a a1       	ldd	r22, Y+34	; 0x22
    2a8a:	7b a1       	ldd	r23, Y+35	; 0x23
    2a8c:	0a c0       	rjmp	.+20     	; 0x2aa2 <udd_ep_abort+0x80>
    2a8e:	cc 0f       	add	r28, r28
    2a90:	dd 1f       	adc	r29, r29
    2a92:	cc 0f       	add	r28, r28
    2a94:	dd 1f       	adc	r29, r29
    2a96:	cc 0f       	add	r28, r28
    2a98:	dd 1f       	adc	r29, r29
    2a9a:	c4 50       	subi	r28, 0x04	; 4
    2a9c:	dd 4d       	sbci	r29, 0xDD	; 221
    2a9e:	6e 8d       	ldd	r22, Y+30	; 0x1e
    2aa0:	7f 8d       	ldd	r23, Y+31	; 0x1f
    2aa2:	41 2f       	mov	r20, r17
    2aa4:	81 e0       	ldi	r24, 0x01	; 1
    2aa6:	09 95       	icall
    2aa8:	df 91       	pop	r29
    2aaa:	cf 91       	pop	r28
    2aac:	1f 91       	pop	r17
    2aae:	0f 91       	pop	r16
    2ab0:	ff 90       	pop	r15
    2ab2:	08 95       	ret

00002ab4 <udd_ep_free>:
    2ab4:	cf 93       	push	r28
    2ab6:	c8 2f       	mov	r28, r24
    2ab8:	b4 df       	rcall	.-152    	; 0x2a22 <udd_ep_abort>
    2aba:	ec 2f       	mov	r30, r28
    2abc:	ef 70       	andi	r30, 0x0F	; 15
    2abe:	f0 e0       	ldi	r31, 0x00	; 0
    2ac0:	ee 0f       	add	r30, r30
    2ac2:	ff 1f       	adc	r31, r31
    2ac4:	8c 2f       	mov	r24, r28
    2ac6:	cc 0f       	add	r28, r28
    2ac8:	99 0b       	sbc	r25, r25
    2aca:	88 27       	eor	r24, r24
    2acc:	99 0f       	add	r25, r25
    2ace:	88 1f       	adc	r24, r24
    2ad0:	99 27       	eor	r25, r25
    2ad2:	e8 0f       	add	r30, r24
    2ad4:	f9 1f       	adc	r31, r25
    2ad6:	ee 0f       	add	r30, r30
    2ad8:	ff 1f       	adc	r31, r31
    2ada:	ee 0f       	add	r30, r30
    2adc:	ff 1f       	adc	r31, r31
    2ade:	ee 0f       	add	r30, r30
    2ae0:	ff 1f       	adc	r31, r31
    2ae2:	e4 50       	subi	r30, 0x04	; 4
    2ae4:	fd 4d       	sbci	r31, 0xDD	; 221
    2ae6:	15 8e       	std	Z+29, r1	; 0x1d
    2ae8:	cf 91       	pop	r28
    2aea:	08 95       	ret

00002aec <udd_ep_set_halt>:
    2aec:	0f 93       	push	r16
    2aee:	e8 2f       	mov	r30, r24
    2af0:	ef 70       	andi	r30, 0x0F	; 15
    2af2:	f0 e0       	ldi	r31, 0x00	; 0
    2af4:	ee 0f       	add	r30, r30
    2af6:	ff 1f       	adc	r31, r31
    2af8:	28 2f       	mov	r18, r24
    2afa:	08 2e       	mov	r0, r24
    2afc:	00 0c       	add	r0, r0
    2afe:	33 0b       	sbc	r19, r19
    2b00:	22 27       	eor	r18, r18
    2b02:	33 0f       	add	r19, r19
    2b04:	22 1f       	adc	r18, r18
    2b06:	33 27       	eor	r19, r19
    2b08:	e2 0f       	add	r30, r18
    2b0a:	f3 1f       	adc	r31, r19
    2b0c:	ee 0f       	add	r30, r30
    2b0e:	ff 1f       	adc	r31, r31
    2b10:	ee 0f       	add	r30, r30
    2b12:	ff 1f       	adc	r31, r31
    2b14:	ee 0f       	add	r30, r30
    2b16:	ff 1f       	adc	r31, r31
    2b18:	df 01       	movw	r26, r30
    2b1a:	a4 50       	subi	r26, 0x04	; 4
    2b1c:	bd 4d       	sbci	r27, 0xDD	; 221
    2b1e:	5d 96       	adiw	r26, 0x1d	; 29
    2b20:	9c 91       	ld	r25, X
    2b22:	5d 97       	sbiw	r26, 0x1d	; 29
    2b24:	94 60       	ori	r25, 0x04	; 4
    2b26:	5d 96       	adiw	r26, 0x1d	; 29
    2b28:	9c 93       	st	X, r25
    2b2a:	e8 5e       	subi	r30, 0xE8	; 232
    2b2c:	fc 4d       	sbci	r31, 0xDC	; 220
    2b2e:	01 e0       	ldi	r16, 0x01	; 1
    2b30:	06 93       	lac	Z, r16
    2b32:	77 df       	rcall	.-274    	; 0x2a22 <udd_ep_abort>
    2b34:	81 e0       	ldi	r24, 0x01	; 1
    2b36:	0f 91       	pop	r16
    2b38:	08 95       	ret

00002b3a <__vector_125>:
 * USB bus event interrupt includes :
 * - USB line events SOF, reset, suspend, resume, wakeup
 * - endpoint control errors underflow, overflow, stall
 */
ISR(USB_BUSEVENT_vect)
{
    2b3a:	1f 92       	push	r1
    2b3c:	0f 92       	push	r0
    2b3e:	0f b6       	in	r0, 0x3f	; 63
    2b40:	0f 92       	push	r0
    2b42:	11 24       	eor	r1, r1
    2b44:	0f 93       	push	r16
    2b46:	2f 93       	push	r18
    2b48:	3f 93       	push	r19
    2b4a:	4f 93       	push	r20
    2b4c:	5f 93       	push	r21
    2b4e:	6f 93       	push	r22
    2b50:	7f 93       	push	r23
    2b52:	8f 93       	push	r24
    2b54:	9f 93       	push	r25
    2b56:	af 93       	push	r26
    2b58:	bf 93       	push	r27
    2b5a:	cf 93       	push	r28
    2b5c:	ef 93       	push	r30
    2b5e:	ff 93       	push	r31
	if (udd_is_start_of_frame_event()) {
    2b60:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
    2b64:	88 23       	and	r24, r24
    2b66:	44 f4       	brge	.+16     	; 0x2b78 <__vector_125+0x3e>
		udd_ack_start_of_frame_event();
    2b68:	80 e8       	ldi	r24, 0x80	; 128
    2b6a:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
		udc_sof_notify();
    2b6e:	0e 94 37 0c 	call	0x186e	; 0x186e <udc_sof_notify>
#ifdef UDC_SOF_EVENT
		UDC_SOF_EVENT();
    2b72:	0e 94 17 04 	call	0x82e	; 0x82e <main_sof_action>
#endif
		goto udd_interrupt_bus_event_end;
    2b76:	8b c0       	rjmp	.+278    	; 0x2c8e <__vector_125+0x154>
}

static bool udd_ctrl_interrupt_error(void)
{
	// Underflow only managed for control endpoint
	if (udd_is_underflow_event()) {
    2b78:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
    2b7c:	82 ff       	sbrs	r24, 2
    2b7e:	20 c0       	rjmp	.+64     	; 0x2bc0 <__vector_125+0x86>
		udd_ack_underflow_event();
    2b80:	84 e0       	ldi	r24, 0x04	; 4
    2b82:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
		if (udd_control_in_underflow()) {
    2b86:	80 91 20 23 	lds	r24, 0x2320	; 0x802320 <udd_sram+0x24>
    2b8a:	86 ff       	sbrs	r24, 6
    2b8c:	80 c0       	rjmp	.+256    	; 0x2c8e <__vector_125+0x154>
	udd_control_out_clear_NACK0();
}

static void udd_ctrl_underflow(void)
{
	if (udd_is_tc_event() || udd_ctrl_interrupt_tc_setup()) {
    2b8e:	80 91 cc 04 	lds	r24, 0x04CC	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>
    2b92:	81 fd       	sbrc	r24, 1
    2b94:	7c c0       	rjmp	.+248    	; 0x2c8e <__vector_125+0x154>
    2b96:	38 db       	rcall	.-2448   	; 0x2208 <udd_ctrl_interrupt_tc_setup>
    2b98:	81 11       	cpse	r24, r1
    2b9a:	79 c0       	rjmp	.+242    	; 0x2c8e <__vector_125+0x154>
		return; // underflow ignored if a transfer complete has been no processed
	}
	if (UDD_EPCTRL_DATA_OUT == udd_ep_control_state) {
    2b9c:	80 91 f9 22 	lds	r24, 0x22F9	; 0x8022f9 <udd_ep_control_state>
    2ba0:	81 30       	cpi	r24, 0x01	; 1
    2ba2:	11 f4       	brne	.+4      	; 0x2ba8 <__vector_125+0x6e>
		// Host want to stop OUT transaction
		// then stop to wait OUT data phase and wait IN ZLP handshake
		udd_ctrl_send_zlp_in();
    2ba4:	6e da       	rcall	.-2852   	; 0x2082 <udd_ctrl_send_zlp_in>
    2ba6:	73 c0       	rjmp	.+230    	; 0x2c8e <__vector_125+0x154>
	} else if (UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP == udd_ep_control_state) {
    2ba8:	84 30       	cpi	r24, 0x04	; 4
    2baa:	09 f0       	breq	.+2      	; 0x2bae <__vector_125+0x74>
    2bac:	70 c0       	rjmp	.+224    	; 0x2c8e <__vector_125+0x154>
		// A OUT handshake is waiting by device,
		// but host want extra IN data then stall extra IN data and following status stage
		udd_control_in_enable_stall();
    2bae:	e1 e2       	ldi	r30, 0x21	; 33
    2bb0:	f3 e2       	ldi	r31, 0x23	; 35
    2bb2:	04 e0       	ldi	r16, 0x04	; 4
    2bb4:	05 93       	las	Z, r16
		udd_control_out_enable_stall();
    2bb6:	e9 e1       	ldi	r30, 0x19	; 25
    2bb8:	f3 e2       	ldi	r31, 0x23	; 35
    2bba:	04 e0       	ldi	r16, 0x04	; 4
    2bbc:	05 93       	las	Z, r16
    2bbe:	67 c0       	rjmp	.+206    	; 0x2c8e <__vector_125+0x154>
			udd_ctrl_underflow();
		}
		return true;
	}
	// Overflow only managed for control endpoint
	if (udd_is_overflow_event()) {
    2bc0:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
    2bc4:	81 ff       	sbrs	r24, 1
    2bc6:	5e c0       	rjmp	.+188    	; 0x2c84 <__vector_125+0x14a>
		udd_ack_overflow_event();
    2bc8:	82 e0       	ldi	r24, 0x02	; 2
    2bca:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
		if (udd_control_out_overflow()) {
    2bce:	80 91 18 23 	lds	r24, 0x2318	; 0x802318 <udd_sram+0x1c>
    2bd2:	86 ff       	sbrs	r24, 6
    2bd4:	5c c0       	rjmp	.+184    	; 0x2c8e <__vector_125+0x154>
	}
}

static void udd_ctrl_overflow(void)
{
	if (udd_is_tc_event() || udd_ctrl_interrupt_tc_setup()) {
    2bd6:	80 91 cc 04 	lds	r24, 0x04CC	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>
    2bda:	81 fd       	sbrc	r24, 1
    2bdc:	58 c0       	rjmp	.+176    	; 0x2c8e <__vector_125+0x154>
    2bde:	14 db       	rcall	.-2520   	; 0x2208 <udd_ctrl_interrupt_tc_setup>
    2be0:	81 11       	cpse	r24, r1
    2be2:	55 c0       	rjmp	.+170    	; 0x2c8e <__vector_125+0x154>
		return; // overflow ignored if a transfer complete has been no processed
	}
	if (UDD_EPCTRL_DATA_IN == udd_ep_control_state) {
    2be4:	80 91 f9 22 	lds	r24, 0x22F9	; 0x8022f9 <udd_ep_control_state>
    2be8:	82 30       	cpi	r24, 0x02	; 2
    2bea:	41 f4       	brne	.+16     	; 0x2bfc <__vector_125+0xc2>
	udd_control_in_clear_NACK0();
}

static void udd_ctrl_send_zlp_out(void)
{
	udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
    2bec:	84 e0       	ldi	r24, 0x04	; 4
    2bee:	80 93 f9 22 	sts	0x22F9, r24	; 0x8022f9 <udd_ep_control_state>
	// Valid reception of OUT packet on control endpoint
	udd_control_out_clear_NACK0();
    2bf2:	e8 e1       	ldi	r30, 0x18	; 24
    2bf4:	f3 e2       	ldi	r31, 0x23	; 35
    2bf6:	02 e0       	ldi	r16, 0x02	; 2
    2bf8:	06 93       	lac	Z, r16
    2bfa:	49 c0       	rjmp	.+146    	; 0x2c8e <__vector_125+0x154>
	}
	if (UDD_EPCTRL_DATA_IN == udd_ep_control_state) {
		// Host want to stop IN transaction
		// then stop to wait IN data phase and wait OUT ZLP handshake
		udd_ctrl_send_zlp_out();
	} else if (UDD_EPCTRL_HANDSHAKE_WAIT_IN_ZLP == udd_ep_control_state) {
    2bfc:	83 30       	cpi	r24, 0x03	; 3
    2bfe:	09 f0       	breq	.+2      	; 0x2c02 <__vector_125+0xc8>
    2c00:	46 c0       	rjmp	.+140    	; 0x2c8e <__vector_125+0x154>
		// A IN handshake is waiting by device,
		// but host want extra OUT data then stall extra OUT data and following status stage
		udd_control_in_enable_stall();
    2c02:	e1 e2       	ldi	r30, 0x21	; 33
    2c04:	f3 e2       	ldi	r31, 0x23	; 35
    2c06:	04 e0       	ldi	r16, 0x04	; 4
    2c08:	05 93       	las	Z, r16
		udd_control_out_enable_stall();
    2c0a:	e9 e1       	ldi	r30, 0x19	; 25
    2c0c:	f3 e2       	ldi	r31, 0x23	; 35
    2c0e:	04 e0       	ldi	r16, 0x04	; 4
    2c10:	05 93       	las	Z, r16
    2c12:	3d c0       	rjmp	.+122    	; 0x2c8e <__vector_125+0x154>

	if (udd_ctrl_interrupt_error()) {
		goto udd_interrupt_bus_event_end;
	}
	if (udd_is_reset_event()) {
		udd_ack_reset_event();
    2c14:	80 e1       	ldi	r24, 0x10	; 16
    2c16:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
#if (0!=USB_DEVICE_MAX_EP)
		// Abort all endpoint jobs on going
		uint8_t i;
		for (i = 1; i < USB_DEVICE_MAX_EP; i++) {
    2c1a:	c1 e0       	ldi	r28, 0x01	; 1
			udd_ep_abort(i);
    2c1c:	8c 2f       	mov	r24, r28
    2c1e:	01 df       	rcall	.-510    	; 0x2a22 <udd_ep_abort>
			udd_ep_abort(i | USB_EP_DIR_IN);
    2c20:	8c 2f       	mov	r24, r28
    2c22:	80 68       	ori	r24, 0x80	; 128
    2c24:	fe de       	rcall	.-516    	; 0x2a22 <udd_ep_abort>
	if (udd_is_reset_event()) {
		udd_ack_reset_event();
#if (0!=USB_DEVICE_MAX_EP)
		// Abort all endpoint jobs on going
		uint8_t i;
		for (i = 1; i < USB_DEVICE_MAX_EP; i++) {
    2c26:	cf 5f       	subi	r28, 0xFF	; 255
    2c28:	c6 30       	cpi	r28, 0x06	; 6
    2c2a:	c1 f7       	brne	.-16     	; 0x2c1c <__vector_125+0xe2>
			udd_ep_abort(i);
			udd_ep_abort(i | USB_EP_DIR_IN);
		}
#endif
		udc_reset();
    2c2c:	0e 94 12 0c 	call	0x1824	; 0x1824 <udc_reset>

		// Reset USB address to 0
		udd_set_device_address(0);
    2c30:	10 92 c3 04 	sts	0x04C3, r1	; 0x8004c3 <__TEXT_REGION_LENGTH__+0x7004c3>
#endif
	}

	// Enable endpoint
	ep_ctrl = udd_ep_get_ctrl(ep);
	udd_endpoint_disable(ep_ctrl);
    2c34:	ec ef       	ldi	r30, 0xFC	; 252
    2c36:	f2 e2       	ldi	r31, 0x22	; 34
    2c38:	15 8e       	std	Z+29, r1	; 0x1d
	udd_endpoint_clear_status(ep_ctrl);
    2c3a:	96 e0       	ldi	r25, 0x06	; 6
    2c3c:	94 8f       	std	Z+28, r25	; 0x1c
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
    2c3e:	83 e4       	ldi	r24, 0x43	; 67
    2c40:	85 8f       	std	Z+29, r24	; 0x1d
#endif
	}

	// Enable endpoint
	ep_ctrl = udd_ep_get_ctrl(ep);
	udd_endpoint_disable(ep_ctrl);
    2c42:	15 a2       	std	Z+37, r1	; 0x25
	udd_endpoint_clear_status(ep_ctrl);
    2c44:	94 a3       	std	Z+36, r25	; 0x24
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
    2c46:	85 a3       	std	Z+37, r24	; 0x25
		udd_set_device_address(0);
		// Alloc and configure control endpoint
		udd_ep_init(0, USB_EP_TYPE_CONTROL, USB_DEVICE_EP_CTRL_SIZE);
		udd_ep_init(0 | USB_EP_DIR_IN, USB_EP_TYPE_CONTROL,
				USB_DEVICE_EP_CTRL_SIZE);
		udd_control_out_set_buf(&udd_ctrl_buffer);
    2c48:	85 eb       	ldi	r24, 0xB5	; 181
    2c4a:	92 e2       	ldi	r25, 0x22	; 34
    2c4c:	80 a3       	std	Z+32, r24	; 0x20
    2c4e:	91 a3       	std	Z+33, r25	; 0x21
		// Reset endpoint control management
		udd_ctrl_init();
    2c50:	e3 d9       	rcall	.-3130   	; 0x2018 <udd_ctrl_init>
		goto udd_interrupt_bus_event_end;
    2c52:	1d c0       	rjmp	.+58     	; 0x2c8e <__vector_125+0x154>
	}

	if (udd_is_suspend_event()) {
    2c54:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
    2c58:	86 ff       	sbrs	r24, 6
    2c5a:	08 c0       	rjmp	.+16     	; 0x2c6c <__vector_125+0x132>
		udd_ack_suspend_event();
    2c5c:	80 e4       	ldi	r24, 0x40	; 64
    2c5e:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
		udd_sleep_mode(false); // Enter in SUSPEND mode
    2c62:	80 e0       	ldi	r24, 0x00	; 0
    2c64:	b0 d9       	rcall	.-3232   	; 0x1fc6 <udd_sleep_mode>
#ifdef UDC_SUSPEND_EVENT
		UDC_SUSPEND_EVENT();
    2c66:	0e 94 15 04 	call	0x82a	; 0x82a <main_suspend_action>
#endif
		goto udd_interrupt_bus_event_end;
    2c6a:	11 c0       	rjmp	.+34     	; 0x2c8e <__vector_125+0x154>
	}

	if (udd_is_resume_event()) {
    2c6c:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
    2c70:	85 ff       	sbrs	r24, 5
    2c72:	0d c0       	rjmp	.+26     	; 0x2c8e <__vector_125+0x154>
		udd_ack_resume_event();
    2c74:	80 e2       	ldi	r24, 0x20	; 32
    2c76:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
		udd_sleep_mode(true); // Enter in power reduction mode
    2c7a:	81 e0       	ldi	r24, 0x01	; 1
    2c7c:	a4 d9       	rcall	.-3256   	; 0x1fc6 <udd_sleep_mode>
#ifdef UDC_RESUME_EVENT
		UDC_RESUME_EVENT();
    2c7e:	0e 94 16 04 	call	0x82c	; 0x82c <main_resume_action>
#endif
		goto udd_interrupt_bus_event_end;
    2c82:	05 c0       	rjmp	.+10     	; 0x2c8e <__vector_125+0x154>
	}

	if (udd_ctrl_interrupt_error()) {
		goto udd_interrupt_bus_event_end;
	}
	if (udd_is_reset_event()) {
    2c84:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
    2c88:	84 fd       	sbrc	r24, 4
    2c8a:	c4 cf       	rjmp	.-120    	; 0x2c14 <__vector_125+0xda>
    2c8c:	e3 cf       	rjmp	.-58     	; 0x2c54 <__vector_125+0x11a>
		goto udd_interrupt_bus_event_end;
	}

udd_interrupt_bus_event_end:
	return;
}
    2c8e:	ff 91       	pop	r31
    2c90:	ef 91       	pop	r30
    2c92:	cf 91       	pop	r28
    2c94:	bf 91       	pop	r27
    2c96:	af 91       	pop	r26
    2c98:	9f 91       	pop	r25
    2c9a:	8f 91       	pop	r24
    2c9c:	7f 91       	pop	r23
    2c9e:	6f 91       	pop	r22
    2ca0:	5f 91       	pop	r21
    2ca2:	4f 91       	pop	r20
    2ca4:	3f 91       	pop	r19
    2ca6:	2f 91       	pop	r18
    2ca8:	0f 91       	pop	r16
    2caa:	0f 90       	pop	r0
    2cac:	0f be       	out	0x3f, r0	; 63
    2cae:	0f 90       	pop	r0
    2cb0:	1f 90       	pop	r1
    2cb2:	18 95       	reti

00002cb4 <__vector_126>:
 * \brief Function called by USB transfer complete interrupt
 *
 * USB transfer complete interrupt includes events about endpoint transfer on all endpoints.
 */
ISR(USB_TRNCOMPL_vect)
{
    2cb4:	1f 92       	push	r1
    2cb6:	0f 92       	push	r0
    2cb8:	0f b6       	in	r0, 0x3f	; 63
    2cba:	0f 92       	push	r0
    2cbc:	11 24       	eor	r1, r1
    2cbe:	0f 93       	push	r16
    2cc0:	1f 93       	push	r17
    2cc2:	2f 93       	push	r18
    2cc4:	3f 93       	push	r19
    2cc6:	4f 93       	push	r20
    2cc8:	5f 93       	push	r21
    2cca:	6f 93       	push	r22
    2ccc:	7f 93       	push	r23
    2cce:	8f 93       	push	r24
    2cd0:	9f 93       	push	r25
    2cd2:	af 93       	push	r26
    2cd4:	bf 93       	push	r27
    2cd6:	cf 93       	push	r28
    2cd8:	df 93       	push	r29
    2cda:	ef 93       	push	r30
    2cdc:	ff 93       	push	r31
	int8_t rp;
	UDD_EP_t *ep_ctrl;
	udd_ep_id_t ep;
#endif

	if (!udd_is_tc_event()) {
    2cde:	80 91 cc 04 	lds	r24, 0x04CC	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>
    2ce2:	81 fd       	sbrc	r24, 1
    2ce4:	03 c0       	rjmp	.+6      	; 0x2cec <__vector_126+0x38>
		// If no other transfer complete
		// then check reception of SETUP packet on control endpoint
		if (udd_ctrl_interrupt_tc_setup()) {
    2ce6:	90 da       	rcall	.-2784   	; 0x2208 <udd_ctrl_interrupt_tc_setup>
    2ce8:	81 11       	cpse	r24, r1
    2cea:	c1 c0       	rjmp	.+386    	; 0x2e6e <__vector_126+0x1ba>
			goto udd_interrupt_tc_end;
		}
		Assert(false);
	}
	// Check IN/OUT transfer complete on all endpoints
	udd_ack_tc_event();
    2cec:	82 e0       	ldi	r24, 0x02	; 2
    2cee:	80 93 cc 04 	sts	0x04CC, r24	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>

#if (0!=USB_DEVICE_MAX_EP)
	//** Decode TC FIFO
	// Compute ep addr
	rp = udd_get_fifo_rp();
    2cf2:	80 91 c5 04 	lds	r24, 0x04C5	; 0x8004c5 <__TEXT_REGION_LENGTH__+0x7004c5>
	i_fifo = 2 * (1 + ~rp);
    2cf6:	81 95       	neg	r24
    2cf8:	88 0f       	add	r24, r24
	ad = ((uint16_t) udd_sram.ep_ctrl) - i_fifo;
    2cfa:	e8 e1       	ldi	r30, 0x18	; 24
    2cfc:	f3 e2       	ldi	r31, 0x23	; 35
    2cfe:	e8 1b       	sub	r30, r24
    2d00:	f1 09       	sbc	r31, r1
	p_ad = (uint16_t *) ad;
	// Compute ep
	ep_index = (((uint16_t) * p_ad - ((uint16_t) udd_sram.ep_ctrl)) >> 3);
    2d02:	20 81       	ld	r18, Z
    2d04:	31 81       	ldd	r19, Z+1	; 0x01
    2d06:	28 51       	subi	r18, 0x18	; 24
    2d08:	33 42       	sbci	r19, 0x23	; 35
    2d0a:	36 95       	lsr	r19
    2d0c:	27 95       	ror	r18
    2d0e:	36 95       	lsr	r19
    2d10:	27 95       	ror	r18
    2d12:	36 95       	lsr	r19
    2d14:	27 95       	ror	r18
	ep = (ep_index / 2) + ((ep_index & 1) ? USB_EP_DIR_IN : 0);
    2d16:	82 2f       	mov	r24, r18
    2d18:	86 95       	lsr	r24
    2d1a:	20 fd       	sbrc	r18, 0
    2d1c:	02 c0       	rjmp	.+4      	; 0x2d22 <__vector_126+0x6e>
    2d1e:	90 e0       	ldi	r25, 0x00	; 0
    2d20:	01 c0       	rjmp	.+2      	; 0x2d24 <__vector_126+0x70>
    2d22:	90 e8       	ldi	r25, 0x80	; 128
    2d24:	89 0f       	add	r24, r25
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
}

static UDD_EP_t *udd_ep_get_ctrl(udd_ep_id_t ep)
{
	return &udd_sram.ep_ctrl[(2 * (ep & USB_EP_ADDR_MASK) +
    2d26:	e8 2f       	mov	r30, r24
    2d28:	ef 70       	andi	r30, 0x0F	; 15
    2d2a:	f0 e0       	ldi	r31, 0x00	; 0
    2d2c:	ee 0f       	add	r30, r30
    2d2e:	ff 1f       	adc	r31, r31
			((ep & USB_EP_DIR_IN) ? 1 : 0))];
    2d30:	28 2f       	mov	r18, r24
    2d32:	08 2e       	mov	r0, r24
    2d34:	00 0c       	add	r0, r0
    2d36:	33 0b       	sbc	r19, r19
    2d38:	22 27       	eor	r18, r18
    2d3a:	33 0f       	add	r19, r19
    2d3c:	22 1f       	adc	r18, r18
    2d3e:	33 27       	eor	r19, r19
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
}

static UDD_EP_t *udd_ep_get_ctrl(udd_ep_id_t ep)
{
	return &udd_sram.ep_ctrl[(2 * (ep & USB_EP_ADDR_MASK) +
    2d40:	e2 0f       	add	r30, r18
    2d42:	f3 1f       	adc	r31, r19
	ep = (ep_index / 2) + ((ep_index & 1) ? USB_EP_DIR_IN : 0);
	Assert(USB_DEVICE_MAX_EP >= (ep & USB_EP_ADDR_MASK));

	// Ack IT TC of endpoint
	ep_ctrl = udd_ep_get_ctrl(ep);
	if (!udd_endpoint_transfer_complete(ep_ctrl)) {
    2d44:	df 01       	movw	r26, r30
    2d46:	aa 0f       	add	r26, r26
    2d48:	bb 1f       	adc	r27, r27
    2d4a:	aa 0f       	add	r26, r26
    2d4c:	bb 1f       	adc	r27, r27
    2d4e:	aa 0f       	add	r26, r26
    2d50:	bb 1f       	adc	r27, r27
    2d52:	a4 50       	subi	r26, 0x04	; 4
    2d54:	bd 4d       	sbci	r27, 0xDD	; 221
    2d56:	5c 96       	adiw	r26, 0x1c	; 28
    2d58:	9c 91       	ld	r25, X
    2d5a:	95 ff       	sbrs	r25, 5
    2d5c:	88 c0       	rjmp	.+272    	; 0x2e6e <__vector_126+0x1ba>
		return; // Error, TC is generated by Multipacket transfer
	}
	udd_endpoint_ack_transfer_complete(ep_ctrl);
    2d5e:	ee 0f       	add	r30, r30
    2d60:	ff 1f       	adc	r31, r31
    2d62:	ee 0f       	add	r30, r30
    2d64:	ff 1f       	adc	r31, r31
    2d66:	ee 0f       	add	r30, r30
    2d68:	ff 1f       	adc	r31, r31
    2d6a:	e8 5e       	subi	r30, 0xE8	; 232
    2d6c:	fc 4d       	sbci	r31, 0xDC	; 220
    2d6e:	00 e2       	ldi	r16, 0x20	; 32
    2d70:	06 93       	lac	Z, r16

	// Check status on control endpoint
	if (ep == 0) {
    2d72:	81 11       	cpse	r24, r1
    2d74:	77 c0       	rjmp	.+238    	; 0x2e64 <__vector_126+0x1b0>

static void udd_ctrl_out_received(void)
{
	uint16_t nb_data;

	if (UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP == udd_ep_control_state) {
    2d76:	80 91 f9 22 	lds	r24, 0x22F9	; 0x8022f9 <udd_ep_control_state>
    2d7a:	84 30       	cpi	r24, 0x04	; 4
    2d7c:	19 f4       	brne	.+6      	; 0x2d84 <__vector_126+0xd0>
		// Valid end of setup request
		udd_ctrl_endofrequest();
    2d7e:	8f d9       	rcall	.-3298   	; 0x209e <udd_ctrl_endofrequest>
		// Reinitializes control endpoint management
		udd_ctrl_init();
    2d80:	4b d9       	rcall	.-3434   	; 0x2018 <udd_ctrl_init>
    2d82:	75 c0       	rjmp	.+234    	; 0x2e6e <__vector_126+0x1ba>
		return;
	}
	Assert(udd_ep_control_state == UDD_EPCTRL_DATA_OUT);

	// Read data received during OUT phase
	nb_data = udd_control_out_get_bytecnt();
    2d84:	00 91 1a 23 	lds	r16, 0x231A	; 0x80231a <udd_sram+0x1e>
    2d88:	10 91 1b 23 	lds	r17, 0x231B	; 0x80231b <udd_sram+0x1f>

	if (udd_g_ctrlreq.payload_size < (udd_ctrl_payload_nb_trans + nb_data)) {
    2d8c:	80 91 c4 25 	lds	r24, 0x25C4	; 0x8025c4 <udd_g_ctrlreq+0xa>
    2d90:	90 91 c5 25 	lds	r25, 0x25C5	; 0x8025c5 <udd_g_ctrlreq+0xb>
    2d94:	c0 91 f5 22 	lds	r28, 0x22F5	; 0x8022f5 <udd_ctrl_payload_nb_trans>
    2d98:	d0 91 f6 22 	lds	r29, 0x22F6	; 0x8022f6 <udd_ctrl_payload_nb_trans+0x1>
    2d9c:	9e 01       	movw	r18, r28
    2d9e:	20 0f       	add	r18, r16
    2da0:	31 1f       	adc	r19, r17
    2da2:	82 17       	cp	r24, r18
    2da4:	93 07       	cpc	r25, r19
    2da6:	18 f4       	brcc	.+6      	; 0x2dae <__vector_126+0xfa>
		// Payload buffer too small, ignore data remaining
		nb_data = udd_g_ctrlreq.payload_size - udd_ctrl_payload_nb_trans;
    2da8:	8c 01       	movw	r16, r24
    2daa:	0c 1b       	sub	r16, r28
    2dac:	1d 0b       	sbc	r17, r29
	}

	memcpy((uint8_t *) (udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans),
    2dae:	80 91 c2 25 	lds	r24, 0x25C2	; 0x8025c2 <udd_g_ctrlreq+0x8>
    2db2:	90 91 c3 25 	lds	r25, 0x25C3	; 0x8025c3 <udd_g_ctrlreq+0x9>
    2db6:	a8 01       	movw	r20, r16
    2db8:	65 eb       	ldi	r22, 0xB5	; 181
    2dba:	72 e2       	ldi	r23, 0x22	; 34
    2dbc:	8c 0f       	add	r24, r28
    2dbe:	9d 1f       	adc	r25, r29
    2dc0:	98 d0       	rcall	.+304    	; 0x2ef2 <memcpy>
			udd_ctrl_buffer, nb_data);
	udd_ctrl_payload_nb_trans += nb_data;
    2dc2:	c0 0f       	add	r28, r16
    2dc4:	d1 1f       	adc	r29, r17
    2dc6:	c0 93 f5 22 	sts	0x22F5, r28	; 0x8022f5 <udd_ctrl_payload_nb_trans>
    2dca:	d0 93 f6 22 	sts	0x22F6, r29	; 0x8022f6 <udd_ctrl_payload_nb_trans+0x1>

	if ((USB_DEVICE_EP_CTRL_SIZE != nb_data) || (udd_g_ctrlreq.req.wLength
    2dce:	00 34       	cpi	r16, 0x40	; 64
    2dd0:	11 05       	cpc	r17, r1
    2dd2:	69 f4       	brne	.+26     	; 0x2dee <__vector_126+0x13a>
			<= (udd_ctrl_prev_payload_nb_trans
			+ udd_ctrl_payload_nb_trans))) {
    2dd4:	80 91 f7 22 	lds	r24, 0x22F7	; 0x8022f7 <udd_ctrl_prev_payload_nb_trans>
    2dd8:	90 91 f8 22 	lds	r25, 0x22F8	; 0x8022f8 <udd_ctrl_prev_payload_nb_trans+0x1>
    2ddc:	8c 0f       	add	r24, r28
    2dde:	9d 1f       	adc	r25, r29

	memcpy((uint8_t *) (udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans),
			udd_ctrl_buffer, nb_data);
	udd_ctrl_payload_nb_trans += nb_data;

	if ((USB_DEVICE_EP_CTRL_SIZE != nb_data) || (udd_g_ctrlreq.req.wLength
    2de0:	20 91 c0 25 	lds	r18, 0x25C0	; 0x8025c0 <udd_g_ctrlreq+0x6>
    2de4:	30 91 c1 25 	lds	r19, 0x25C1	; 0x8025c1 <udd_g_ctrlreq+0x7>
    2de8:	82 17       	cp	r24, r18
    2dea:	93 07       	cpc	r25, r19
    2dec:	80 f0       	brcs	.+32     	; 0x2e0e <__vector_126+0x15a>
		// End of reception because it is a short packet
		// or all data are transfered

		// Before send ZLP, call intermediate callback
		// in case of data receive generate a stall
		udd_g_ctrlreq.payload_size = udd_ctrl_payload_nb_trans;
    2dee:	ea eb       	ldi	r30, 0xBA	; 186
    2df0:	f5 e2       	ldi	r31, 0x25	; 37
    2df2:	c2 87       	std	Z+10, r28	; 0x0a
    2df4:	d3 87       	std	Z+11, r29	; 0x0b
		if (NULL != udd_g_ctrlreq.over_under_run) {
    2df6:	06 84       	ldd	r0, Z+14	; 0x0e
    2df8:	f7 85       	ldd	r31, Z+15	; 0x0f
    2dfa:	e0 2d       	mov	r30, r0
    2dfc:	30 97       	sbiw	r30, 0x00	; 0
    2dfe:	29 f0       	breq	.+10     	; 0x2e0a <__vector_126+0x156>
			if (!udd_g_ctrlreq.over_under_run()) {
    2e00:	09 95       	icall
    2e02:	81 11       	cpse	r24, r1
    2e04:	02 c0       	rjmp	.+4      	; 0x2e0a <__vector_126+0x156>
				// Stall ZLP
				udd_ctrl_stall_data();
    2e06:	2f d9       	rcall	.-3490   	; 0x2066 <udd_ctrl_stall_data>
    2e08:	32 c0       	rjmp	.+100    	; 0x2e6e <__vector_126+0x1ba>
				return;
			}
		}
		// Send IN ZLP to ACK setup request
		udd_ctrl_send_zlp_in();
    2e0a:	3b d9       	rcall	.-3466   	; 0x2082 <udd_ctrl_send_zlp_in>
    2e0c:	30 c0       	rjmp	.+96     	; 0x2e6e <__vector_126+0x1ba>
		return;
	}

	if (udd_g_ctrlreq.payload_size == udd_ctrl_payload_nb_trans) {
    2e0e:	80 91 c4 25 	lds	r24, 0x25C4	; 0x8025c4 <udd_g_ctrlreq+0xa>
    2e12:	90 91 c5 25 	lds	r25, 0x25C5	; 0x8025c5 <udd_g_ctrlreq+0xb>
    2e16:	c8 17       	cp	r28, r24
    2e18:	d9 07       	cpc	r29, r25
    2e1a:	f9 f4       	brne	.+62     	; 0x2e5a <__vector_126+0x1a6>
		// Overrun then request a new payload buffer
		if (!udd_g_ctrlreq.over_under_run) {
    2e1c:	e0 91 c8 25 	lds	r30, 0x25C8	; 0x8025c8 <udd_g_ctrlreq+0xe>
    2e20:	f0 91 c9 25 	lds	r31, 0x25C9	; 0x8025c9 <udd_g_ctrlreq+0xf>
    2e24:	30 97       	sbiw	r30, 0x00	; 0
    2e26:	11 f4       	brne	.+4      	; 0x2e2c <__vector_126+0x178>
			// No callback available to request a new payload buffer
			udd_ctrl_stall_data();
    2e28:	1e d9       	rcall	.-3524   	; 0x2066 <udd_ctrl_stall_data>
    2e2a:	21 c0       	rjmp	.+66     	; 0x2e6e <__vector_126+0x1ba>
			return;
		}
		if (!udd_g_ctrlreq.over_under_run()) {
    2e2c:	09 95       	icall
    2e2e:	81 11       	cpse	r24, r1
    2e30:	02 c0       	rjmp	.+4      	; 0x2e36 <__vector_126+0x182>
			// No new payload buffer delivered
			udd_ctrl_stall_data();
    2e32:	19 d9       	rcall	.-3534   	; 0x2066 <udd_ctrl_stall_data>
    2e34:	1c c0       	rjmp	.+56     	; 0x2e6e <__vector_126+0x1ba>
			return;
		}
		// New payload buffer available
		// Update number of total data received
		udd_ctrl_prev_payload_nb_trans += udd_ctrl_payload_nb_trans;
    2e36:	20 91 f7 22 	lds	r18, 0x22F7	; 0x8022f7 <udd_ctrl_prev_payload_nb_trans>
    2e3a:	30 91 f8 22 	lds	r19, 0x22F8	; 0x8022f8 <udd_ctrl_prev_payload_nb_trans+0x1>
    2e3e:	80 91 f5 22 	lds	r24, 0x22F5	; 0x8022f5 <udd_ctrl_payload_nb_trans>
    2e42:	90 91 f6 22 	lds	r25, 0x22F6	; 0x8022f6 <udd_ctrl_payload_nb_trans+0x1>
    2e46:	82 0f       	add	r24, r18
    2e48:	93 1f       	adc	r25, r19
    2e4a:	80 93 f7 22 	sts	0x22F7, r24	; 0x8022f7 <udd_ctrl_prev_payload_nb_trans>
    2e4e:	90 93 f8 22 	sts	0x22F8, r25	; 0x8022f8 <udd_ctrl_prev_payload_nb_trans+0x1>
		// Reinit reception on payload buffer
		udd_ctrl_payload_nb_trans = 0;
    2e52:	10 92 f5 22 	sts	0x22F5, r1	; 0x8022f5 <udd_ctrl_payload_nb_trans>
    2e56:	10 92 f6 22 	sts	0x22F6, r1	; 0x8022f6 <udd_ctrl_payload_nb_trans+0x1>
	}
	// Free buffer of OUT control endpoint to authorize next reception
	udd_control_out_clear_NACK0();
    2e5a:	e8 e1       	ldi	r30, 0x18	; 24
    2e5c:	f3 e2       	ldi	r31, 0x23	; 35
    2e5e:	02 e0       	ldi	r16, 0x02	; 2
    2e60:	06 93       	lac	Z, r16
    2e62:	05 c0       	rjmp	.+10     	; 0x2e6e <__vector_126+0x1ba>
	// Check status on control endpoint
	if (ep == 0) {
		udd_ctrl_out_received();
		goto udd_interrupt_tc_end; // Interrupt acked by control endpoint managed
	}
	if (ep == (0 | USB_EP_DIR_IN)) {
    2e64:	80 38       	cpi	r24, 0x80	; 128
    2e66:	11 f4       	brne	.+4      	; 0x2e6c <__vector_126+0x1b8>
		udd_ctrl_in_sent();
    2e68:	22 d9       	rcall	.-3516   	; 0x20ae <udd_ctrl_in_sent>
		goto udd_interrupt_tc_end; // Interrupt acked by control endpoint managed
    2e6a:	01 c0       	rjmp	.+2      	; 0x2e6e <__vector_126+0x1ba>
	}
	Assert(udd_ep_is_valid(ep));
	// Manage end of transfer on endpoint bulk/interrupt/isochronous
	udd_ep_trans_complet(ep);
    2e6c:	3c da       	rcall	.-2952   	; 0x22e6 <udd_ep_trans_complet>
	}
#endif

udd_interrupt_tc_end:
	return;
}
    2e6e:	ff 91       	pop	r31
    2e70:	ef 91       	pop	r30
    2e72:	df 91       	pop	r29
    2e74:	cf 91       	pop	r28
    2e76:	bf 91       	pop	r27
    2e78:	af 91       	pop	r26
    2e7a:	9f 91       	pop	r25
    2e7c:	8f 91       	pop	r24
    2e7e:	7f 91       	pop	r23
    2e80:	6f 91       	pop	r22
    2e82:	5f 91       	pop	r21
    2e84:	4f 91       	pop	r20
    2e86:	3f 91       	pop	r19
    2e88:	2f 91       	pop	r18
    2e8a:	1f 91       	pop	r17
    2e8c:	0f 91       	pop	r16
    2e8e:	0f 90       	pop	r0
    2e90:	0f be       	out	0x3f, r0	; 63
    2e92:	0f 90       	pop	r0
    2e94:	1f 90       	pop	r1
    2e96:	18 95       	reti

00002e98 <__udivmodhi4>:
    2e98:	aa 1b       	sub	r26, r26
    2e9a:	bb 1b       	sub	r27, r27
    2e9c:	51 e1       	ldi	r21, 0x11	; 17
    2e9e:	07 c0       	rjmp	.+14     	; 0x2eae <__udivmodhi4_ep>

00002ea0 <__udivmodhi4_loop>:
    2ea0:	aa 1f       	adc	r26, r26
    2ea2:	bb 1f       	adc	r27, r27
    2ea4:	a6 17       	cp	r26, r22
    2ea6:	b7 07       	cpc	r27, r23
    2ea8:	10 f0       	brcs	.+4      	; 0x2eae <__udivmodhi4_ep>
    2eaa:	a6 1b       	sub	r26, r22
    2eac:	b7 0b       	sbc	r27, r23

00002eae <__udivmodhi4_ep>:
    2eae:	88 1f       	adc	r24, r24
    2eb0:	99 1f       	adc	r25, r25
    2eb2:	5a 95       	dec	r21
    2eb4:	a9 f7       	brne	.-22     	; 0x2ea0 <__udivmodhi4_loop>
    2eb6:	80 95       	com	r24
    2eb8:	90 95       	com	r25
    2eba:	bc 01       	movw	r22, r24
    2ebc:	cd 01       	movw	r24, r26
    2ebe:	08 95       	ret

00002ec0 <__divmodhi4>:
    2ec0:	97 fb       	bst	r25, 7
    2ec2:	07 2e       	mov	r0, r23
    2ec4:	16 f4       	brtc	.+4      	; 0x2eca <__divmodhi4+0xa>
    2ec6:	00 94       	com	r0
    2ec8:	06 d0       	rcall	.+12     	; 0x2ed6 <__divmodhi4_neg1>
    2eca:	77 fd       	sbrc	r23, 7
    2ecc:	08 d0       	rcall	.+16     	; 0x2ede <__divmodhi4_neg2>
    2ece:	e4 df       	rcall	.-56     	; 0x2e98 <__udivmodhi4>
    2ed0:	07 fc       	sbrc	r0, 7
    2ed2:	05 d0       	rcall	.+10     	; 0x2ede <__divmodhi4_neg2>
    2ed4:	3e f4       	brtc	.+14     	; 0x2ee4 <__divmodhi4_exit>

00002ed6 <__divmodhi4_neg1>:
    2ed6:	90 95       	com	r25
    2ed8:	81 95       	neg	r24
    2eda:	9f 4f       	sbci	r25, 0xFF	; 255
    2edc:	08 95       	ret

00002ede <__divmodhi4_neg2>:
    2ede:	70 95       	com	r23
    2ee0:	61 95       	neg	r22
    2ee2:	7f 4f       	sbci	r23, 0xFF	; 255

00002ee4 <__divmodhi4_exit>:
    2ee4:	08 95       	ret

00002ee6 <__tablejump2__>:
    2ee6:	ee 0f       	add	r30, r30
    2ee8:	ff 1f       	adc	r31, r31
    2eea:	05 90       	lpm	r0, Z+
    2eec:	f4 91       	lpm	r31, Z
    2eee:	e0 2d       	mov	r30, r0
    2ef0:	09 94       	ijmp

00002ef2 <memcpy>:
    2ef2:	fb 01       	movw	r30, r22
    2ef4:	dc 01       	movw	r26, r24
    2ef6:	02 c0       	rjmp	.+4      	; 0x2efc <memcpy+0xa>
    2ef8:	01 90       	ld	r0, Z+
    2efa:	0d 92       	st	X+, r0
    2efc:	41 50       	subi	r20, 0x01	; 1
    2efe:	50 40       	sbci	r21, 0x00	; 0
    2f00:	d8 f7       	brcc	.-10     	; 0x2ef8 <memcpy+0x6>
    2f02:	08 95       	ret

00002f04 <_exit>:
    2f04:	f8 94       	cli

00002f06 <__stop_program>:
    2f06:	ff cf       	rjmp	.-2      	; 0x2f06 <__stop_program>
