# ðŸ§  HiVeGen: Hierarchical HDL Generation Pipeline  
**Reproduction of the HiVeGen Framework (Sazzadul Islam, 2025)**  
Target Design: 4Ã—4 Systolic Array for GEMM Acceleration

---

## ðŸ“˜ Overview

This repository implements a complete **hierarchical HDL generation pipeline** inspired by the *HiVeGen* paper.  
The goal is to reproduce its multi-stage workflow for automatic, LLM-driven generation and verification of hardware designs.

Each stage of the pipeline corresponds to one component described in the paper:
```
Prompt â†’ LLVM Kernel Extractor â†’ Config Generator (LLM)
â†’ Prompt Enhancer â†’ Task Manager â†’ Retriever (RAG)
â†’ Module Generator (LLM Retry Loop) â†’ Syntax Validator
â†’ Design Assembler â†’ PPA Evaluator
```

---

## ðŸ§© Folder Structure

```
HiVeGen/
â”œâ”€â”€ code/
â”‚   â”œâ”€â”€ demo.py                      # Main pipeline entrypoint
â”‚   â”œâ”€â”€ helper/
â”‚   â”‚   â”œâ”€â”€ KernelDFGPass.cpp        # LLVM kernel extractor pass
â”‚   â”‚   â”œâ”€â”€ libKernelDFGPass.dylib   # Compiled LLVM pass
â”‚   â”œâ”€â”€ inputs/
â”‚   â”‚   â”œâ”€â”€ systolic_array_template.json  # Configuration template
â”‚   â”‚   â”œâ”€â”€ kernel_gemm.c                 # Application kernel source
â”‚   â”œâ”€â”€ generated/
â”‚   â”‚   â”œâ”€â”€ kernel_dfg.json          # Generated DFG
â”‚   â”‚   â”œâ”€â”€ configuration.json       # LLM configuration output
â”‚   â”‚   â”œâ”€â”€ augmented_prompt.txt     # Hierarchical prompt
â”‚   â”‚   â”œâ”€â”€ module_index.json        # Task manager output
â”‚   â”‚   â”œâ”€â”€ assembled_design.sv      # Final HDL design
â”‚   â”‚   â”œâ”€â”€ ppa_report.json          # PPA evaluation report
â”‚   â””â”€â”€ logs/
â”‚       â”œâ”€â”€ run-<timestamp>.log
â”œâ”€â”€ code_library/
â”‚   â”œâ”€â”€ VerilogEval_Human.jsonl      # Codebase for retriever
â”œâ”€â”€ HiVeGen_Reproduction_Report_SystolicArray.docx
â””â”€â”€ README.md
```

---

## ðŸ§  Pipeline Summary

| Stage | Description | Input | Output | User Input |
|--------|--------------|--------|----------|-------------|
| **1. User Prompt** | Design request | Text | System prompt | âœ… Required |
| **2. Config Template** | Design knobs | JSON file | Template object | âœ… Required |
| **3. Kernel Extractor** | Extract DFG | `kernel_gemm.c` | `kernel_dfg.json` | âœ… Required |
| **4. Config Generator** | Generate config | System prompt | `configuration.json` | Auto |
| **5. Prompt Enhancer** | Build hierarchy | Config JSON | `augmented_prompt.txt` | Auto |
| **6. Retriever** | Find HDL examples | Module query | Retrieved HDL | Auto |
| **7. Module Generator** | Generate/refine HDL | Retrieval + hierarchy | HDL code | Auto |
| **8. Syntax Validator** | Validate HDL | HDL | Pass/Fail | Auto |
| **9. Assembler** | Combine modules | HDL modules | `assembled_design.sv` | Auto |
| **10. PPA Evaluator** | Evaluate design | Assembled RTL + config | `ppa_report.json` | Auto |

---

## ðŸ§¾ Inputs

### ðŸŸ¢ User Prompt
```
Define a Systolic Array that supports GEMM with a scale of 4Ã—4.
```

### ðŸŸ¢ Configuration Template
```json
{
  "template": "systolic_array",
  "params": {"M": 4, "N": 4, "K": 4, "precision": "int16"},
  "knobs": {
    "rows": 4, "cols": 4,
    "a_linebuf_depth": 64, "b_linebuf_depth": 64,
    "pe_pipeline_depth": 1, "c_accum_depth": 2,
    "bitwidth": "int16", "stationarity": "output"
  },
  "constraints": {
    "dsp_budget": 256, "bram_budget": 128,
    "mem_bw_gbps_max": 12.8, "clock_mhz_max": 300
  },
  "ppa_goal": {
    "freq_mhz": 200, "optimize_for": ["latency", "area"], "power_hint": "low"
  }
}
```

### ðŸŸ¢ Kernel Source
```c
void gemm(int M, int N, int K, float A[M][K], float B[K][N], float C[M][N]) {
  for(int i=0;i<M;i++)
    for(int j=0;j<N;j++)
      for(int k=0;k<K;k++)
        C[i][j] += A[i][k] * B[k][j];
}
```

---

## ðŸš€ Run the Pipeline

### 1ï¸âƒ£ Setup
```bash
brew install llvm
pip install openai qdrant-client python-docx
export OPENAI_API_KEY="your-key"
```

### 2ï¸âƒ£ Compile LLVM Pass
```bash
$LLVM_PREFIX/bin/clang++ -std=c++17 -fPIC -shared helper/KernelDFGPass.cpp   -o helper/libKernelDFGPass.dylib   $($LLVM_PREFIX/bin/llvm-config --cxxflags --ldflags --system-libs --libs core analysis passes)
```

### 3ï¸âƒ£ Execute Pipeline
```bash
cd code
python3 demo.py
```

---

## ðŸ§® PPA Evaluation (Heuristic)

| Metric | Description |
|---------|--------------|
| **Frequency (MHz)** | Based on array size, pipeline depth, memory bandwidth |
| **DSP / LUT / BRAM** | From config + tech profile |
| **Power (W)** | Estimated switching activity |
| **Pass/Fail** | Compared with `ppa_goal` |

Example:
```json
{
  "achieved_freq": 230.0,
  "achieved_area": 4400,
  "achieved_power": 0.34,
  "meets_goal": true
}
```

---

## ðŸ§© User Interaction

| Stage | User Input | Type | Required |
|--------|-------------|------|-----------|
| User Prompt | Design target | Text | âœ… |
| Config Template | System parameters | JSON | âœ… |
| Runtime Parser | Optional manual fix | Interactive | âŒ |
| All Other Stages | Automated | LLM / Scripts | âœ… Auto |

---

## ðŸ“Š Example Outputs

| File | Description |
|------|--------------|
| `kernel_dfg.json` | LLVM DFG output |
| `configuration.json` | LLM config |
| `augmented_prompt.txt` | Hierarchical prompt |
| `assembled_design.sv` | Final RTL |
| `ppa_report.json` | PPA results |

---

## ðŸ§  Result Summary

| Metric | Result |
|---------|---------|
| Syntax Pass Rate | 100% |
| Retrieval Accuracy | ~80% |
| Final Frequency | 230 MHz |
| Power Estimate | 0.34 W |
| Meets PPA Goal | âœ… Yes |

---

## ðŸ“š References
- HiVeGen: Hierarchy-aware LLM-based Design Space Exploration Framework for DSAs (2024)
- VerilogEval Dataset (2023)
- Vitis Libraries (BLAS)

---

### ðŸ§­ Maintainer
**Sazzadul Islam**  
[LinkedIn](https://www.linkedin.com/in/sazzad-sowmik/) | [Website](https://sites.google.com/view/sazzadul-islam-sowmik/home?authuser=0)
