// Seed: 3603229794
`timescale 1 ps / 1ps
module module_0 (
    output logic id_0,
    output logic id_1,
    input id_2,
    input id_3,
    output logic id_4,
    input logic id_5,
    output id_6
);
  logic id_7 = {1{1}};
  type_12(
      1, id_0 * id_6, 1
  );
endmodule
