{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1636294669232 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636294669245 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov  7 15:17:49 2021 " "Processing started: Sun Nov  7 15:17:49 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1636294669245 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294669245 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test1 -c test1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off test1 -c test1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294669245 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1636294669529 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1636294669529 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "configuration.qsys " "Elaborating Platform Designer system entity \"configuration.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636294675189 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.11.07.15:17:57 Progress: Loading quartus-projects/configuration.qsys " "2021.11.07.15:17:57 Progress: Loading quartus-projects/configuration.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294677316 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.11.07.15:17:57 Progress: Reading input file " "2021.11.07.15:17:57 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294677488 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.11.07.15:17:57 Progress: Adding DMA_LCD_0 \[DMA_LCD 1.0\] " "2021.11.07.15:17:57 Progress: Adding DMA_LCD_0 \[DMA_LCD 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294677543 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.11.07.15:17:58 Progress: Parameterizing module DMA_LCD_0 " "2021.11.07.15:17:58 Progress: Parameterizing module DMA_LCD_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294678171 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.11.07.15:17:58 Progress: Adding GPIO_parallel_port_0 \[GPIO_parallel_port 1.0\] " "2021.11.07.15:17:58 Progress: Adding GPIO_parallel_port_0 \[GPIO_parallel_port 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294678171 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.11.07.15:17:58 Progress: Parameterizing module GPIO_parallel_port_0 " "2021.11.07.15:17:58 Progress: Parameterizing module GPIO_parallel_port_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294678184 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.11.07.15:17:58 Progress: Adding LEDs \[altera_avalon_pio 18.1\] " "2021.11.07.15:17:58 Progress: Adding LEDs \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294678184 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.11.07.15:17:58 Progress: Parameterizing module LEDs " "2021.11.07.15:17:58 Progress: Parameterizing module LEDs" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294678201 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.11.07.15:17:58 Progress: Adding SDRAM_controller \[altera_avalon_new_sdram_controller 18.1\] " "2021.11.07.15:17:58 Progress: Adding SDRAM_controller \[altera_avalon_new_sdram_controller 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294678201 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.11.07.15:17:58 Progress: Parameterizing module SDRAM_controller " "2021.11.07.15:17:58 Progress: Parameterizing module SDRAM_controller" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294678217 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.11.07.15:17:58 Progress: Adding altpll_0 \[altpll 18.1\] " "2021.11.07.15:17:58 Progress: Adding altpll_0 \[altpll 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294678220 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.11.07.15:17:58 Progress: Parameterizing module altpll_0 " "2021.11.07.15:17:58 Progress: Parameterizing module altpll_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294678239 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.11.07.15:17:58 Progress: Adding clk_0 \[clock_source 18.1\] " "2021.11.07.15:17:58 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294678241 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.11.07.15:17:58 Progress: Parameterizing module clk_0 " "2021.11.07.15:17:58 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294678311 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.11.07.15:17:58 Progress: Adding cpu \[altera_nios2_gen2 18.1\] " "2021.11.07.15:17:58 Progress: Adding cpu \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294678312 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.11.07.15:17:58 Progress: Parameterizing module cpu " "2021.11.07.15:17:58 Progress: Parameterizing module cpu" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294678377 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.11.07.15:17:58 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\] " "2021.11.07.15:17:58 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294678380 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.11.07.15:17:58 Progress: Parameterizing module jtag_uart " "2021.11.07.15:17:58 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294678390 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.11.07.15:17:58 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 18.1\] " "2021.11.07.15:17:58 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294678390 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.11.07.15:17:58 Progress: Parameterizing module sysid_qsys_0 " "2021.11.07.15:17:58 Progress: Parameterizing module sysid_qsys_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294678401 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.11.07.15:17:58 Progress: Adding timer_0 \[altera_avalon_timer 18.1\] " "2021.11.07.15:17:58 Progress: Adding timer_0 \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294678401 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.11.07.15:17:58 Progress: Parameterizing module timer_0 " "2021.11.07.15:17:58 Progress: Parameterizing module timer_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294678415 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.11.07.15:17:58 Progress: Building connections " "2021.11.07.15:17:58 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294678416 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.11.07.15:17:58 Progress: Parameterizing connections " "2021.11.07.15:17:58 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294678440 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.11.07.15:17:58 Progress: Validating " "2021.11.07.15:17:58 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294678441 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.11.07.15:17:58 Progress: Done reading input file " "2021.11.07.15:17:58 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294678742 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Configuration.SDRAM_controller: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Configuration.SDRAM_controller: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294679061 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Configuration.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Configuration.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294679061 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Configuration.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Configuration.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294679061 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Configuration.sysid_qsys_0: Time stamp will be automatically updated when this component is generated. " "Configuration.sysid_qsys_0: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294679061 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Configuration: Generating configuration \"configuration\" for QUARTUS_SYNTH " "Configuration: Generating configuration \"configuration\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294679506 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux_001.src5 and cmd_mux_005.sink0 " "Inserting clock-crossing logic between cmd_demux_001.src5 and cmd_mux_005.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294680394 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux_001.sink5 " "Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux_001.sink5" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294680404 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DMA_LCD_0: \"configuration\" instantiated DMA_LCD \"DMA_LCD_0\" " "DMA_LCD_0: \"configuration\" instantiated DMA_LCD \"DMA_LCD_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294681685 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "GPIO_parallel_port_0: \"configuration\" instantiated GPIO_parallel_port \"GPIO_parallel_port_0\" " "GPIO_parallel_port_0: \"configuration\" instantiated GPIO_parallel_port \"GPIO_parallel_port_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294681688 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LEDs: Starting RTL generation for module 'configuration_LEDs' " "LEDs: Starting RTL generation for module 'configuration_LEDs'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294681692 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LEDs:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=configuration_LEDs --dir=/tmp/alt8938_474092368600615975.dir/0004_LEDs_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8938_474092368600615975.dir/0004_LEDs_gen//configuration_LEDs_component_configuration.pl  --do_build_sim=0  \] " "LEDs:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=configuration_LEDs --dir=/tmp/alt8938_474092368600615975.dir/0004_LEDs_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8938_474092368600615975.dir/0004_LEDs_gen//configuration_LEDs_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294681692 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LEDs: Done RTL generation for module 'configuration_LEDs' " "LEDs: Done RTL generation for module 'configuration_LEDs'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294681797 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LEDs: \"configuration\" instantiated altera_avalon_pio \"LEDs\" " "LEDs: \"configuration\" instantiated altera_avalon_pio \"LEDs\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294681799 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_controller: Starting RTL generation for module 'configuration_SDRAM_controller' " "SDRAM_controller: Starting RTL generation for module 'configuration_SDRAM_controller'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294681804 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_controller:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=configuration_SDRAM_controller --dir=/tmp/alt8938_474092368600615975.dir/0005_SDRAM_controller_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8938_474092368600615975.dir/0005_SDRAM_controller_gen//configuration_SDRAM_controller_component_configuration.pl  --do_build_sim=0  \] " "SDRAM_controller:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=configuration_SDRAM_controller --dir=/tmp/alt8938_474092368600615975.dir/0005_SDRAM_controller_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8938_474092368600615975.dir/0005_SDRAM_controller_gen//configuration_SDRAM_controller_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294681804 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_controller: Done RTL generation for module 'configuration_SDRAM_controller' " "SDRAM_controller: Done RTL generation for module 'configuration_SDRAM_controller'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294681965 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_controller: \"configuration\" instantiated altera_avalon_new_sdram_controller \"SDRAM_controller\" " "SDRAM_controller: \"configuration\" instantiated altera_avalon_new_sdram_controller \"SDRAM_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294681967 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altpll_0: \"configuration\" instantiated altpll \"altpll_0\" " "Altpll_0: \"configuration\" instantiated altpll \"altpll_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294682646 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"configuration\" instantiated altera_nios2_gen2 \"cpu\" " "Cpu: \"configuration\" instantiated altera_nios2_gen2 \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294682686 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'configuration_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'configuration_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294682689 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=configuration_jtag_uart --dir=/tmp/alt8938_474092368600615975.dir/0008_jtag_uart_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8938_474092368600615975.dir/0008_jtag_uart_gen//configuration_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=configuration_jtag_uart --dir=/tmp/alt8938_474092368600615975.dir/0008_jtag_uart_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8938_474092368600615975.dir/0008_jtag_uart_gen//configuration_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294682689 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'configuration_jtag_uart' " "Jtag_uart: Done RTL generation for module 'configuration_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294682795 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"configuration\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"configuration\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294682796 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid_qsys_0: \"configuration\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\" " "Sysid_qsys_0: \"configuration\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294682800 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Starting RTL generation for module 'configuration_timer_0' " "Timer_0: Starting RTL generation for module 'configuration_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294682801 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64//perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=configuration_timer_0 --dir=/tmp/alt8938_474092368600615975.dir/0010_timer_0_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8938_474092368600615975.dir/0010_timer_0_gen//configuration_timer_0_component_configuration.pl  --do_build_sim=0  \] " "Timer_0:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64//perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=configuration_timer_0 --dir=/tmp/alt8938_474092368600615975.dir/0010_timer_0_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8938_474092368600615975.dir/0010_timer_0_gen//configuration_timer_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294682801 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Done RTL generation for module 'configuration_timer_0' " "Timer_0: Done RTL generation for module 'configuration_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294682886 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: \"configuration\" instantiated altera_avalon_timer \"timer_0\" " "Timer_0: \"configuration\" instantiated altera_avalon_timer \"timer_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294682889 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294683512 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294683538 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294683562 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294683588 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294683611 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294683635 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294683659 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294683683 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294683713 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"configuration\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"configuration\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294684016 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"configuration\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"configuration\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294684020 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"configuration\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"configuration\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294684025 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'configuration_cpu_cpu' " "Cpu: Starting RTL generation for module 'configuration_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294684033 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64//eperlcmd -I /opt/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=configuration_cpu_cpu --dir=/tmp/alt8938_474092368600615975.dir/0013_cpu_gen/ --quartus_bindir=/opt/intelFPGA_lite/18.1/quartus/linux64/ --verilog --config=/tmp/alt8938_474092368600615975.dir/0013_cpu_gen//configuration_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64//eperlcmd -I /opt/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=configuration_cpu_cpu --dir=/tmp/alt8938_474092368600615975.dir/0013_cpu_gen/ --quartus_bindir=/opt/intelFPGA_lite/18.1/quartus/linux64/ --verilog --config=/tmp/alt8938_474092368600615975.dir/0013_cpu_gen//configuration_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294684033 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.11.07 15:18:04 (*) Starting Nios II generation " "Cpu: # 2021.11.07 15:18:04 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294687975 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.11.07 15:18:04 (*)   Checking for plaintext license. " "Cpu: # 2021.11.07 15:18:04 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294687976 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.11.07 15:18:04 (*)   Couldn't query license setup in Quartus directory /opt/intelFPGA_lite/18.1/quartus/linux64/ " "Cpu: # 2021.11.07 15:18:04 (*)   Couldn't query license setup in Quartus directory /opt/intelFPGA_lite/18.1/quartus/linux64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294687976 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.11.07 15:18:04 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2021.11.07 15:18:04 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294687976 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.11.07 15:18:04 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2021.11.07 15:18:04 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294687976 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.11.07 15:18:04 (*)   Plaintext license not found. " "Cpu: # 2021.11.07 15:18:04 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294687976 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.11.07 15:18:04 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2021.11.07 15:18:04 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294687976 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.11.07 15:18:04 (*)   Couldn't query license setup in Quartus directory /opt/intelFPGA_lite/18.1/quartus/linux64/ " "Cpu: # 2021.11.07 15:18:04 (*)   Couldn't query license setup in Quartus directory /opt/intelFPGA_lite/18.1/quartus/linux64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294687976 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.11.07 15:18:04 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2021.11.07 15:18:04 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294687977 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.11.07 15:18:04 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2021.11.07 15:18:04 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294687977 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.11.07 15:18:04 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF) " "Cpu: # 2021.11.07 15:18:04 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294687977 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.11.07 15:18:04 (*)   Elaborating CPU configuration settings " "Cpu: # 2021.11.07 15:18:04 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294687977 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.11.07 15:18:04 (*)   Creating all objects for CPU " "Cpu: # 2021.11.07 15:18:04 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294687977 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.11.07 15:18:04 (*)     Testbench " "Cpu: # 2021.11.07 15:18:04 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294687977 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.11.07 15:18:05 (*)     Instruction decoding " "Cpu: # 2021.11.07 15:18:05 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294687977 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.11.07 15:18:05 (*)       Instruction fields " "Cpu: # 2021.11.07 15:18:05 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294687977 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.11.07 15:18:05 (*)       Instruction decodes " "Cpu: # 2021.11.07 15:18:05 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294687978 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.11.07 15:18:05 (*)       Signals for RTL simulation waveforms " "Cpu: # 2021.11.07 15:18:05 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294687978 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.11.07 15:18:05 (*)       Instruction controls " "Cpu: # 2021.11.07 15:18:05 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294687978 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.11.07 15:18:05 (*)     Pipeline frontend " "Cpu: # 2021.11.07 15:18:05 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294687978 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.11.07 15:18:05 (*)     Pipeline backend " "Cpu: # 2021.11.07 15:18:05 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294687978 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.11.07 15:18:06 (*)   Generating RTL from CPU objects " "Cpu: # 2021.11.07 15:18:06 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294687978 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.11.07 15:18:07 (*)   Creating encrypted RTL " "Cpu: # 2021.11.07 15:18:07 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294687978 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.11.07 15:18:07 (*) Done Nios II generation " "Cpu: # 2021.11.07 15:18:07 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294687978 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'configuration_cpu_cpu' " "Cpu: Done RTL generation for module 'configuration_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294687978 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294687981 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DMA_LCD_0_avalon_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"DMA_LCD_0_avalon_master_translator\" " "DMA_LCD_0_avalon_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"DMA_LCD_0_avalon_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294687985 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DMA_LCD_0_avalon_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"DMA_LCD_0_avalon_translator\" " "DMA_LCD_0_avalon_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"DMA_LCD_0_avalon_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294687986 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DMA_LCD_0_avalon_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"DMA_LCD_0_avalon_master_agent\" " "DMA_LCD_0_avalon_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"DMA_LCD_0_avalon_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294687987 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DMA_LCD_0_avalon_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"DMA_LCD_0_avalon_agent\" " "DMA_LCD_0_avalon_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"DMA_LCD_0_avalon_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294687989 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DMA_LCD_0_avalon_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"DMA_LCD_0_avalon_agent_rsp_fifo\" " "DMA_LCD_0_avalon_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"DMA_LCD_0_avalon_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294687990 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294687995 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294687998 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294688001 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294688005 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294688008 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\" " "Router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294688011 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_009: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_009\" " "Router_009: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_009\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294688014 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"cpu_data_master_limiter\" " "Cpu_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"cpu_data_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294688017 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_avalon_sc_fifo.v " "Reusing file /home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294688018 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_controller_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"SDRAM_controller_s1_burst_adapter\" " "SDRAM_controller_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"SDRAM_controller_s1_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294688024 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_avalon_st_pipeline_base.v " "Reusing file /home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294688024 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294688027 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294688032 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\" " "Cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294688032 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294688050 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\" " "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294688050 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294688050 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_006: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_006\" " "Cmd_mux_006: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_006\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294688057 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294688057 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294688069 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\" " "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294688069 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_006: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_006\" " "Rsp_demux_006: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_006\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294688071 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294688080 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294688080 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294688086 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294688093 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\" " "Rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294688093 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294688093 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DMA_LCD_0_avalon_master_to_DMA_LCD_0_avalon_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"DMA_LCD_0_avalon_master_to_DMA_LCD_0_avalon_cmd_width_adapter\" " "DMA_LCD_0_avalon_master_to_DMA_LCD_0_avalon_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"DMA_LCD_0_avalon_master_to_DMA_LCD_0_avalon_cmd_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294688097 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_merlin_address_alignment.sv " "Reusing file /home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294688097 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file /home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294688097 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\" " "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294688100 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_avalon_st_pipeline_base.v " "Reusing file /home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294688100 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294688120 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_006\" " "Avalon_st_adapter_006: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_006\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294688139 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294688143 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_006\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_006\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294688144 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Configuration: Done \"configuration\" with 46 modules, 76 files " "Configuration: Done \"configuration\" with 46 modules, 76 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294688145 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "configuration.qsys " "Finished elaborating Platform Designer system entity \"configuration.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636294689048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gpio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ParallelPort-comp " "Found design unit 1: ParallelPort-comp" {  } { { "gpio.vhd" "" { Text "/home/quartus/Desktop/quartus-projects/gpio.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636294689406 ""} { "Info" "ISGN_ENTITY_NAME" "1 ParallelPort " "Found entity 1: ParallelPort" {  } { { "gpio.vhd" "" { Text "/home/quartus/Desktop/quartus-projects/gpio.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636294689406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294689406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file test1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 test1 " "Found entity 1: test1" {  } { { "test1.bdf" "" { Schematic "/home/quartus/Desktop/quartus-projects/test1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636294689406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294689406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/configuration.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/configuration/configuration.v" { { "Info" "ISGN_ENTITY_NAME" "1 configuration " "Found entity 1: configuration" {  } { { "db/ip/configuration/configuration.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/configuration.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636294689408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294689408 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \";\" DMA_LCD_ctrl.vhd(189) " "VHDL syntax error at DMA_LCD_ctrl.vhd(189) near text \"if\";  expecting \";\"" {  } { { "db/ip/configuration/submodules/DMA_LCD_ctrl.vhd" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/DMA_LCD_ctrl.vhd" 189 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294689408 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \"case\" DMA_LCD_ctrl.vhd(192) " "VHDL syntax error at DMA_LCD_ctrl.vhd(192) near text \"if\";  expecting \"case\"" {  } { { "db/ip/configuration/submodules/DMA_LCD_ctrl.vhd" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/DMA_LCD_ctrl.vhd" 192 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294689408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/DMA_LCD_ctrl.vhd 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/configuration/submodules/DMA_LCD_ctrl.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294689408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/configuration/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/configuration/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636294689410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294689410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/configuration/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "db/ip/configuration/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636294689410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294689410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/configuration/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "db/ip/configuration/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636294689411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294689411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/configuration/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/configuration/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636294689411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294689411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/configuration/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/configuration/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636294689412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294689412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/configuration/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/configuration/submodules/altera_default_burst_converter.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636294689412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294689412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/configuration/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/configuration/submodules/altera_incr_burst_converter.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636294689413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294689413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/configuration/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/configuration/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636294689413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294689413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/configuration/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/configuration/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636294689414 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/configuration/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636294689414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294689414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/configuration/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/configuration/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636294689415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294689415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/configuration/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/configuration/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636294689417 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/configuration/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636294689417 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/configuration/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636294689417 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/configuration/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636294689417 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/configuration/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636294689417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294689417 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/configuration/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1636294689419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/configuration/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/configuration/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636294689420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294689420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/configuration/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/configuration/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636294689420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294689420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/configuration/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/configuration/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636294689421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294689421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/configuration/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/configuration/submodules/altera_merlin_master_agent.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636294689421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294689421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/configuration/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/configuration/submodules/altera_merlin_master_translator.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636294689422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294689422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/configuration/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/configuration/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636294689423 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/configuration/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636294689423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294689423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/configuration/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/configuration/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636294689424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294689424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/configuration/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/configuration/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636294689425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294689425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/configuration/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/configuration/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636294689426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294689426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/configuration/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/configuration/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636294689428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294689428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/configuration/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/configuration/submodules/altera_reset_controller.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636294689429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294689429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/configuration/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/configuration/submodules/altera_reset_synchronizer.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636294689429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294689429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/configuration/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "db/ip/configuration/submodules/altera_std_synchronizer_nocut.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636294689430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294689430 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/configuration/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1636294689430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/configuration/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/configuration/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636294689430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294689430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/configuration_LEDs.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/configuration/submodules/configuration_LEDs.v" { { "Info" "ISGN_ENTITY_NAME" "1 configuration_LEDs " "Found entity 1: configuration_LEDs" {  } { { "db/ip/configuration/submodules/configuration_LEDs.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_LEDs.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636294689431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294689431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/configuration_SDRAM_controller.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/configuration/submodules/configuration_SDRAM_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 configuration_SDRAM_controller_input_efifo_module " "Found entity 1: configuration_SDRAM_controller_input_efifo_module" {  } { { "db/ip/configuration/submodules/configuration_SDRAM_controller.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_SDRAM_controller.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636294689432 ""} { "Info" "ISGN_ENTITY_NAME" "2 configuration_SDRAM_controller " "Found entity 2: configuration_SDRAM_controller" {  } { { "db/ip/configuration/submodules/configuration_SDRAM_controller.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_SDRAM_controller.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636294689432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294689432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/configuration_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/configuration/submodules/configuration_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 configuration_altpll_0_dffpipe_l2c " "Found entity 1: configuration_altpll_0_dffpipe_l2c" {  } { { "db/ip/configuration/submodules/configuration_altpll_0.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_altpll_0.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636294689433 ""} { "Info" "ISGN_ENTITY_NAME" "2 configuration_altpll_0_stdsync_sv6 " "Found entity 2: configuration_altpll_0_stdsync_sv6" {  } { { "db/ip/configuration/submodules/configuration_altpll_0.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_altpll_0.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636294689433 ""} { "Info" "ISGN_ENTITY_NAME" "3 configuration_altpll_0_altpll_pka2 " "Found entity 3: configuration_altpll_0_altpll_pka2" {  } { { "db/ip/configuration/submodules/configuration_altpll_0.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_altpll_0.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636294689433 ""} { "Info" "ISGN_ENTITY_NAME" "4 configuration_altpll_0 " "Found entity 4: configuration_altpll_0" {  } { { "db/ip/configuration/submodules/configuration_altpll_0.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_altpll_0.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636294689433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294689433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/configuration_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/configuration/submodules/configuration_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 configuration_cpu " "Found entity 1: configuration_cpu" {  } { { "db/ip/configuration/submodules/configuration_cpu.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636294689434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294689434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/configuration_cpu_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file db/ip/configuration/submodules/configuration_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 configuration_cpu_cpu_ic_data_module " "Found entity 1: configuration_cpu_cpu_ic_data_module" {  } { { "db/ip/configuration/submodules/configuration_cpu_cpu.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636294689920 ""} { "Info" "ISGN_ENTITY_NAME" "2 configuration_cpu_cpu_ic_tag_module " "Found entity 2: configuration_cpu_cpu_ic_tag_module" {  } { { "db/ip/configuration/submodules/configuration_cpu_cpu.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_cpu_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636294689920 ""} { "Info" "ISGN_ENTITY_NAME" "3 configuration_cpu_cpu_bht_module " "Found entity 3: configuration_cpu_cpu_bht_module" {  } { { "db/ip/configuration/submodules/configuration_cpu_cpu.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_cpu_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636294689920 ""} { "Info" "ISGN_ENTITY_NAME" "4 configuration_cpu_cpu_register_bank_a_module " "Found entity 4: configuration_cpu_cpu_register_bank_a_module" {  } { { "db/ip/configuration/submodules/configuration_cpu_cpu.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_cpu_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636294689920 ""} { "Info" "ISGN_ENTITY_NAME" "5 configuration_cpu_cpu_register_bank_b_module " "Found entity 5: configuration_cpu_cpu_register_bank_b_module" {  } { { "db/ip/configuration/submodules/configuration_cpu_cpu.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_cpu_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636294689920 ""} { "Info" "ISGN_ENTITY_NAME" "6 configuration_cpu_cpu_dc_tag_module " "Found entity 6: configuration_cpu_cpu_dc_tag_module" {  } { { "db/ip/configuration/submodules/configuration_cpu_cpu.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_cpu_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636294689920 ""} { "Info" "ISGN_ENTITY_NAME" "7 configuration_cpu_cpu_dc_data_module " "Found entity 7: configuration_cpu_cpu_dc_data_module" {  } { { "db/ip/configuration/submodules/configuration_cpu_cpu.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_cpu_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636294689920 ""} { "Info" "ISGN_ENTITY_NAME" "8 configuration_cpu_cpu_dc_victim_module " "Found entity 8: configuration_cpu_cpu_dc_victim_module" {  } { { "db/ip/configuration/submodules/configuration_cpu_cpu.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_cpu_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636294689920 ""} { "Info" "ISGN_ENTITY_NAME" "9 configuration_cpu_cpu_nios2_oci_debug " "Found entity 9: configuration_cpu_cpu_nios2_oci_debug" {  } { { "db/ip/configuration/submodules/configuration_cpu_cpu.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_cpu_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636294689920 ""} { "Info" "ISGN_ENTITY_NAME" "10 configuration_cpu_cpu_nios2_oci_break " "Found entity 10: configuration_cpu_cpu_nios2_oci_break" {  } { { "db/ip/configuration/submodules/configuration_cpu_cpu.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_cpu_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636294689920 ""} { "Info" "ISGN_ENTITY_NAME" "11 configuration_cpu_cpu_nios2_oci_xbrk " "Found entity 11: configuration_cpu_cpu_nios2_oci_xbrk" {  } { { "db/ip/configuration/submodules/configuration_cpu_cpu.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_cpu_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636294689920 ""} { "Info" "ISGN_ENTITY_NAME" "12 configuration_cpu_cpu_nios2_oci_dbrk " "Found entity 12: configuration_cpu_cpu_nios2_oci_dbrk" {  } { { "db/ip/configuration/submodules/configuration_cpu_cpu.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_cpu_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636294689920 ""} { "Info" "ISGN_ENTITY_NAME" "13 configuration_cpu_cpu_nios2_oci_itrace " "Found entity 13: configuration_cpu_cpu_nios2_oci_itrace" {  } { { "db/ip/configuration/submodules/configuration_cpu_cpu.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_cpu_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636294689920 ""} { "Info" "ISGN_ENTITY_NAME" "14 configuration_cpu_cpu_nios2_oci_td_mode " "Found entity 14: configuration_cpu_cpu_nios2_oci_td_mode" {  } { { "db/ip/configuration/submodules/configuration_cpu_cpu.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_cpu_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636294689920 ""} { "Info" "ISGN_ENTITY_NAME" "15 configuration_cpu_cpu_nios2_oci_dtrace " "Found entity 15: configuration_cpu_cpu_nios2_oci_dtrace" {  } { { "db/ip/configuration/submodules/configuration_cpu_cpu.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_cpu_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636294689920 ""} { "Info" "ISGN_ENTITY_NAME" "16 configuration_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: configuration_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/configuration/submodules/configuration_cpu_cpu.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_cpu_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636294689920 ""} { "Info" "ISGN_ENTITY_NAME" "17 configuration_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: configuration_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/configuration/submodules/configuration_cpu_cpu.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_cpu_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636294689920 ""} { "Info" "ISGN_ENTITY_NAME" "18 configuration_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: configuration_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/configuration/submodules/configuration_cpu_cpu.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_cpu_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636294689920 ""} { "Info" "ISGN_ENTITY_NAME" "19 configuration_cpu_cpu_nios2_oci_fifo " "Found entity 19: configuration_cpu_cpu_nios2_oci_fifo" {  } { { "db/ip/configuration/submodules/configuration_cpu_cpu.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_cpu_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636294689920 ""} { "Info" "ISGN_ENTITY_NAME" "20 configuration_cpu_cpu_nios2_oci_pib " "Found entity 20: configuration_cpu_cpu_nios2_oci_pib" {  } { { "db/ip/configuration/submodules/configuration_cpu_cpu.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_cpu_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636294689920 ""} { "Info" "ISGN_ENTITY_NAME" "21 configuration_cpu_cpu_nios2_oci_im " "Found entity 21: configuration_cpu_cpu_nios2_oci_im" {  } { { "db/ip/configuration/submodules/configuration_cpu_cpu.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_cpu_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636294689920 ""} { "Info" "ISGN_ENTITY_NAME" "22 configuration_cpu_cpu_nios2_performance_monitors " "Found entity 22: configuration_cpu_cpu_nios2_performance_monitors" {  } { { "db/ip/configuration/submodules/configuration_cpu_cpu.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_cpu_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636294689920 ""} { "Info" "ISGN_ENTITY_NAME" "23 configuration_cpu_cpu_nios2_avalon_reg " "Found entity 23: configuration_cpu_cpu_nios2_avalon_reg" {  } { { "db/ip/configuration/submodules/configuration_cpu_cpu.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_cpu_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636294689920 ""} { "Info" "ISGN_ENTITY_NAME" "24 configuration_cpu_cpu_ociram_sp_ram_module " "Found entity 24: configuration_cpu_cpu_ociram_sp_ram_module" {  } { { "db/ip/configuration/submodules/configuration_cpu_cpu.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_cpu_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636294689920 ""} { "Info" "ISGN_ENTITY_NAME" "25 configuration_cpu_cpu_nios2_ocimem " "Found entity 25: configuration_cpu_cpu_nios2_ocimem" {  } { { "db/ip/configuration/submodules/configuration_cpu_cpu.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_cpu_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636294689920 ""} { "Info" "ISGN_ENTITY_NAME" "26 configuration_cpu_cpu_nios2_oci " "Found entity 26: configuration_cpu_cpu_nios2_oci" {  } { { "db/ip/configuration/submodules/configuration_cpu_cpu.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_cpu_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636294689920 ""} { "Info" "ISGN_ENTITY_NAME" "27 configuration_cpu_cpu " "Found entity 27: configuration_cpu_cpu" {  } { { "db/ip/configuration/submodules/configuration_cpu_cpu.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_cpu_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636294689920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294689920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/configuration_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/configuration/submodules/configuration_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 configuration_cpu_cpu_debug_slave_sysclk " "Found entity 1: configuration_cpu_cpu_debug_slave_sysclk" {  } { { "db/ip/configuration/submodules/configuration_cpu_cpu_debug_slave_sysclk.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636294689921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294689921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/configuration_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/configuration/submodules/configuration_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 configuration_cpu_cpu_debug_slave_tck " "Found entity 1: configuration_cpu_cpu_debug_slave_tck" {  } { { "db/ip/configuration/submodules/configuration_cpu_cpu_debug_slave_tck.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636294689922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294689922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/configuration_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/configuration/submodules/configuration_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 configuration_cpu_cpu_debug_slave_wrapper " "Found entity 1: configuration_cpu_cpu_debug_slave_wrapper" {  } { { "db/ip/configuration/submodules/configuration_cpu_cpu_debug_slave_wrapper.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636294689922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294689922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/configuration_cpu_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/configuration/submodules/configuration_cpu_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 configuration_cpu_cpu_mult_cell " "Found entity 1: configuration_cpu_cpu_mult_cell" {  } { { "db/ip/configuration/submodules/configuration_cpu_cpu_mult_cell.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_cpu_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636294689923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294689923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/configuration_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/configuration/submodules/configuration_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 configuration_cpu_cpu_test_bench " "Found entity 1: configuration_cpu_cpu_test_bench" {  } { { "db/ip/configuration/submodules/configuration_cpu_cpu_test_bench.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636294689924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294689924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/configuration_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/configuration/submodules/configuration_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 configuration_irq_mapper " "Found entity 1: configuration_irq_mapper" {  } { { "db/ip/configuration/submodules/configuration_irq_mapper.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636294689925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294689925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/configuration_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/configuration/submodules/configuration_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 configuration_jtag_uart_sim_scfifo_w " "Found entity 1: configuration_jtag_uart_sim_scfifo_w" {  } { { "db/ip/configuration/submodules/configuration_jtag_uart.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636294689926 ""} { "Info" "ISGN_ENTITY_NAME" "2 configuration_jtag_uart_scfifo_w " "Found entity 2: configuration_jtag_uart_scfifo_w" {  } { { "db/ip/configuration/submodules/configuration_jtag_uart.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636294689926 ""} { "Info" "ISGN_ENTITY_NAME" "3 configuration_jtag_uart_sim_scfifo_r " "Found entity 3: configuration_jtag_uart_sim_scfifo_r" {  } { { "db/ip/configuration/submodules/configuration_jtag_uart.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636294689926 ""} { "Info" "ISGN_ENTITY_NAME" "4 configuration_jtag_uart_scfifo_r " "Found entity 4: configuration_jtag_uart_scfifo_r" {  } { { "db/ip/configuration/submodules/configuration_jtag_uart.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636294689926 ""} { "Info" "ISGN_ENTITY_NAME" "5 configuration_jtag_uart " "Found entity 5: configuration_jtag_uart" {  } { { "db/ip/configuration/submodules/configuration_jtag_uart.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636294689926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294689926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/configuration_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/configuration/submodules/configuration_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 configuration_mm_interconnect_0 " "Found entity 1: configuration_mm_interconnect_0" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636294689932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294689932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/configuration_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/configuration/submodules/configuration_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 configuration_mm_interconnect_0_avalon_st_adapter " "Found entity 1: configuration_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636294689933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294689933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/configuration_mm_interconnect_0_avalon_st_adapter_006.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/configuration/submodules/configuration_mm_interconnect_0_avalon_st_adapter_006.v" { { "Info" "ISGN_ENTITY_NAME" "1 configuration_mm_interconnect_0_avalon_st_adapter_006 " "Found entity 1: configuration_mm_interconnect_0_avalon_st_adapter_006" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0_avalon_st_adapter_006.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0_avalon_st_adapter_006.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636294689933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294689933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/configuration_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/configuration/submodules/configuration_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 configuration_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0 " "Found entity 1: configuration_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636294689934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294689934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/configuration_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/configuration/submodules/configuration_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 configuration_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: configuration_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636294689934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294689934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/configuration_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/configuration/submodules/configuration_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 configuration_mm_interconnect_0_cmd_demux " "Found entity 1: configuration_mm_interconnect_0_cmd_demux" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636294689935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294689935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/configuration_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/configuration/submodules/configuration_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 configuration_mm_interconnect_0_cmd_demux_001 " "Found entity 1: configuration_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636294689935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294689935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/configuration_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/configuration/submodules/configuration_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 configuration_mm_interconnect_0_cmd_demux_002 " "Found entity 1: configuration_mm_interconnect_0_cmd_demux_002" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0_cmd_demux_002.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636294689936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294689936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/configuration_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/configuration/submodules/configuration_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 configuration_mm_interconnect_0_cmd_mux " "Found entity 1: configuration_mm_interconnect_0_cmd_mux" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636294689937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294689937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/configuration_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/configuration/submodules/configuration_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 configuration_mm_interconnect_0_cmd_mux_001 " "Found entity 1: configuration_mm_interconnect_0_cmd_mux_001" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0_cmd_mux_001.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636294689937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294689937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/configuration_mm_interconnect_0_cmd_mux_006.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/configuration/submodules/configuration_mm_interconnect_0_cmd_mux_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 configuration_mm_interconnect_0_cmd_mux_006 " "Found entity 1: configuration_mm_interconnect_0_cmd_mux_006" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0_cmd_mux_006.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0_cmd_mux_006.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636294689938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294689938 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel configuration_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at configuration_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0_router.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1636294689938 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel configuration_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at configuration_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0_router.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1636294689938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/configuration_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/configuration/submodules/configuration_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 configuration_mm_interconnect_0_router_default_decode " "Found entity 1: configuration_mm_interconnect_0_router_default_decode" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0_router.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636294689938 ""} { "Info" "ISGN_ENTITY_NAME" "2 configuration_mm_interconnect_0_router " "Found entity 2: configuration_mm_interconnect_0_router" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0_router.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636294689938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294689938 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel configuration_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at configuration_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0_router_001.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1636294689939 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel configuration_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at configuration_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0_router_001.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1636294689939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/configuration_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/configuration/submodules/configuration_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 configuration_mm_interconnect_0_router_001_default_decode " "Found entity 1: configuration_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0_router_001.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636294689939 ""} { "Info" "ISGN_ENTITY_NAME" "2 configuration_mm_interconnect_0_router_001 " "Found entity 2: configuration_mm_interconnect_0_router_001" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0_router_001.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636294689939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294689939 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel configuration_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at configuration_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0_router_002.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1636294689940 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel configuration_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at configuration_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0_router_002.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1636294689940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/configuration_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/configuration/submodules/configuration_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 configuration_mm_interconnect_0_router_002_default_decode " "Found entity 1: configuration_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0_router_002.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636294689940 ""} { "Info" "ISGN_ENTITY_NAME" "2 configuration_mm_interconnect_0_router_002 " "Found entity 2: configuration_mm_interconnect_0_router_002" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0_router_002.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636294689940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294689940 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel configuration_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at configuration_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0_router_003.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1636294689940 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel configuration_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at configuration_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0_router_003.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1636294689940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/configuration_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/configuration/submodules/configuration_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 configuration_mm_interconnect_0_router_003_default_decode " "Found entity 1: configuration_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0_router_003.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636294689941 ""} { "Info" "ISGN_ENTITY_NAME" "2 configuration_mm_interconnect_0_router_003 " "Found entity 2: configuration_mm_interconnect_0_router_003" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0_router_003.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636294689941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294689941 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel configuration_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at configuration_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0_router_004.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1636294689941 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel configuration_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at configuration_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0_router_004.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1636294689941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/configuration_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/configuration/submodules/configuration_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 configuration_mm_interconnect_0_router_004_default_decode " "Found entity 1: configuration_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0_router_004.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636294689942 ""} { "Info" "ISGN_ENTITY_NAME" "2 configuration_mm_interconnect_0_router_004 " "Found entity 2: configuration_mm_interconnect_0_router_004" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0_router_004.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636294689942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294689942 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel configuration_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at configuration_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0_router_007.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1636294689942 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel configuration_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at configuration_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0_router_007.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1636294689942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/configuration_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/configuration/submodules/configuration_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 configuration_mm_interconnect_0_router_007_default_decode " "Found entity 1: configuration_mm_interconnect_0_router_007_default_decode" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0_router_007.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636294689942 ""} { "Info" "ISGN_ENTITY_NAME" "2 configuration_mm_interconnect_0_router_007 " "Found entity 2: configuration_mm_interconnect_0_router_007" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0_router_007.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636294689942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294689942 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel configuration_mm_interconnect_0_router_009.sv(48) " "Verilog HDL Declaration information at configuration_mm_interconnect_0_router_009.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0_router_009.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0_router_009.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1636294689943 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel configuration_mm_interconnect_0_router_009.sv(49) " "Verilog HDL Declaration information at configuration_mm_interconnect_0_router_009.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0_router_009.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0_router_009.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1636294689943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/configuration_mm_interconnect_0_router_009.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/configuration/submodules/configuration_mm_interconnect_0_router_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 configuration_mm_interconnect_0_router_009_default_decode " "Found entity 1: configuration_mm_interconnect_0_router_009_default_decode" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0_router_009.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0_router_009.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636294689943 ""} { "Info" "ISGN_ENTITY_NAME" "2 configuration_mm_interconnect_0_router_009 " "Found entity 2: configuration_mm_interconnect_0_router_009" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0_router_009.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0_router_009.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636294689943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294689943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/configuration_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/configuration/submodules/configuration_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 configuration_mm_interconnect_0_rsp_demux " "Found entity 1: configuration_mm_interconnect_0_rsp_demux" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636294689944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294689944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/configuration_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/configuration/submodules/configuration_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 configuration_mm_interconnect_0_rsp_demux_001 " "Found entity 1: configuration_mm_interconnect_0_rsp_demux_001" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0_rsp_demux_001.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636294689944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294689944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/configuration_mm_interconnect_0_rsp_demux_006.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/configuration/submodules/configuration_mm_interconnect_0_rsp_demux_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 configuration_mm_interconnect_0_rsp_demux_006 " "Found entity 1: configuration_mm_interconnect_0_rsp_demux_006" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0_rsp_demux_006.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0_rsp_demux_006.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636294689945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294689945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/configuration_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/configuration/submodules/configuration_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 configuration_mm_interconnect_0_rsp_mux " "Found entity 1: configuration_mm_interconnect_0_rsp_mux" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636294689945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294689945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/configuration_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/configuration/submodules/configuration_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 configuration_mm_interconnect_0_rsp_mux_001 " "Found entity 1: configuration_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636294689946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294689946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/configuration_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/configuration/submodules/configuration_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 configuration_mm_interconnect_0_rsp_mux_002 " "Found entity 1: configuration_mm_interconnect_0_rsp_mux_002" {  } { { "db/ip/configuration/submodules/configuration_mm_interconnect_0_rsp_mux_002.sv" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636294689947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294689947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/configuration_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/configuration/submodules/configuration_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 configuration_sysid_qsys_0 " "Found entity 1: configuration_sysid_qsys_0" {  } { { "db/ip/configuration/submodules/configuration_sysid_qsys_0.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636294689947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294689947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/configuration_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/configuration/submodules/configuration_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 configuration_timer_0 " "Found entity 1: configuration_timer_0" {  } { { "db/ip/configuration/submodules/configuration_timer_0.v" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/configuration_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636294689948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294689948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/configuration/submodules/gpio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/configuration/submodules/gpio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ParallelPort-comp " "Found design unit 1: ParallelPort-comp" {  } { { "db/ip/configuration/submodules/gpio.vhd" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/gpio.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636294689948 ""} { "Info" "ISGN_ENTITY_NAME" "1 ParallelPort " "Found entity 1: ParallelPort" {  } { { "db/ip/configuration/submodules/gpio.vhd" "" { Text "/home/quartus/Desktop/quartus-projects/db/ip/configuration/submodules/gpio.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636294689948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294689948 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/quartus/Desktop/quartus-projects/output_files/test1.map.smsg " "Generated suppressed messages file /home/quartus/Desktop/quartus-projects/output_files/test1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294689997 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1101 " "Peak virtual memory: 1101 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1636294690062 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Nov  7 15:18:10 2021 " "Processing ended: Sun Nov  7 15:18:10 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1636294690062 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1636294690062 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1636294690062 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294690062 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1636294690688 ""}
