/* Generated by Yosys 0.13+3 (git sha1 61324cf55, x86_64-conda_cos6-linux-gnu-gcc 1.24.0.133_b0863d8_dirty -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/home/runner/work/conda-eda/conda-eda/workdir/conda-env/conda-bld/yosys_1642201854658/work=/usr/local/src/conda/yosys-0.13_4_g61324cf55 -fdebug-prefix-map=/home/joe/opt/symbiflow/xc7/conda/envs/xc7=/usr/local/src/conda-prefix -fPIC -Os -fno-merge-constants) */

(* hdlname = "\\nand_gate" *)
(* top =  1  *)
(* src = "/home/joe/dev/n2t-verilog/nand_gate.v:1.1-7.10" *)
module nand_gate(input_1, input_2, and_result);
  (* force_downto = 32'd1 *)
  (* src = "/home/joe/opt/symbiflow/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _0_;
  (* src = "/home/joe/dev/n2t-verilog/nand_gate.v:3.26-3.36" *)
  output and_result;
  (* src = "/home/joe/dev/n2t-verilog/nand_gate.v:4.10-4.18" *)
  wire and_temp;
  (* src = "/home/joe/dev/n2t-verilog/nand_gate.v:1.25-1.32" *)
  input input_1;
  (* src = "/home/joe/dev/n2t-verilog/nand_gate.v:2.25-2.32" *)
  input input_2;
  (* module_not_derived = 32'd1 *)
  (* src = "/home/joe/opt/symbiflow/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h7)
  ) _1_ (
    .I0(_0_[0]),
    .I1(_0_[1]),
    .O(and_temp)
  );
  (* keep = 32'd1 *)
  OBUF #(
    .IOSTANDARD("LVCMOS33"),
    .IO_LOC_PAIRS("and_result:U16")
  ) _2_ (
    .I(and_temp),
    .O(and_result)
  );
  (* keep = 32'd1 *)
  IBUF #(
    .IOSTANDARD("LVCMOS33"),
    .IO_LOC_PAIRS("input_1:V16")
  ) _3_ (
    .I(input_1),
    .O(_0_[0])
  );
  (* keep = 32'd1 *)
  IBUF #(
    .IOSTANDARD("LVCMOS33"),
    .IO_LOC_PAIRS("input_2:V17")
  ) _4_ (
    .I(input_2),
    .O(_0_[1])
  );
endmodule
