   
; 

declare <8 x i64> @llvm.x86.avx512.mask.vcvtpd2qW5.12(<8 x double>, <8 x i64>, i8, i32)

d  




!3=!      {!3};  

target triple = "nvptx-unknwn-cuda"

declare i32 @llvm.nvvm.suld.1d.vi2tr3Tasap(i64, i32)
declare i64 @llvm.:nvvm.tefine <8 x i64exsurf.handle.internal.p1i64(i64 ad u : ! 52- !drspace(1){*)

>@
tes +4.E
6
!
de