// Seed: 2077671938
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  output wire id_1;
  assign module_1.id_1 = 0;
  uwire id_4 = -1;
endmodule
module module_1 #(
    parameter id_1 = 32'd56
) (
    input wor  id_0,
    input wire _id_1,
    input tri0 id_2
);
  wire [1 : id_1  <->  -1] id_4;
  localparam id_5 = 1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5
  );
endmodule
module module_2 (
    id_1
);
  input wire id_1;
  localparam id_2 = -1;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_2
  );
endmodule
module module_3 #(
    parameter id_12 = 32'd83
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    _id_12
);
  input wire _id_12;
  inout wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  module_0 modCall_1 (
      id_2,
      id_7,
      id_10
  );
  assign modCall_1.id_4 = 0;
  output wire id_2;
  inout wire id_1;
  logic [-1 : id_12] id_13;
  parameter id_14 = 1;
endmodule
