(edif top
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timeStamp 2023 6 26 19 7 29)
      (author "Synopsys, Inc.")
      (program "Synplify Pro" (version "L-2016.09L+ice40, mapper maplat, Build 1612R"))
     )
   )
  (library sb_ice
    (edifLevel 0)
    (technology (numberDefinition ))
    (cell pre_io (cellType GENERIC)
       (view PRIM (viewType NETLIST)
         (interface
           (port (array (rename cbit "cbit[5:0]") 6) (direction INPUT))
           (port hold (direction INPUT))
           (port rstio (direction INPUT))
           (port bs_en (direction INPUT))
           (port shift (direction INPUT))
           (port tclk (direction INPUT))
           (port inclk (direction INPUT))
           (port outclk (direction INPUT))
           (port update (direction INPUT))
           (port oepin (direction INPUT))
           (port sdi (direction INPUT))
           (port mode (direction INPUT))
           (port hiz_b (direction INPUT))
           (port sdo (direction OUTPUT))
           (port dout1 (direction OUTPUT))
           (port dout0 (direction OUTPUT))
           (port ddr1 (direction INPUT))
           (port ddr0 (direction INPUT))
           (port padin (direction INPUT))
           (port padout (direction OUTPUT))
           (port padoen (direction OUTPUT))
         )
       )
    )
    (cell SB_IO (cellType GENERIC)
       (view PRIM (viewType NETLIST)
         (interface
           (port PACKAGE_PIN (direction INOUT))
           (port LATCH_INPUT_VALUE (direction INPUT))
           (port CLOCK_ENABLE (direction INPUT))
           (port INPUT_CLK (direction INPUT))
           (port OUTPUT_CLK (direction INPUT))
           (port OUTPUT_ENABLE (direction INPUT))
           (port D_OUT_1 (direction INPUT))
           (port D_OUT_0 (direction INPUT))
           (port D_IN_1 (direction OUTPUT))
           (port D_IN_0 (direction OUTPUT))
         )
       )
    )
    (cell GND (cellType GENERIC)
       (view PRIM (viewType NETLIST)
         (interface
           (port Y (direction OUTPUT)
           (property function (string "0"))
 )
         )
        (property is_pwr (integer 1))
       )
    )
    (cell VCC (cellType GENERIC)
       (view PRIM (viewType NETLIST)
         (interface
           (port Y (direction OUTPUT)
           (property function (string "1"))
 )
         )
        (property is_pwr (integer 1))
       )
    )
  )
  (library work
    (edifLevel 0)
    (technology (numberDefinition ))
    (cell top (cellType GENERIC)
       (view verilog (viewType NETLIST)
         (interface
           (port bit0 (direction OUTPUT))
           (port bit1 (direction OUTPUT))
           (port bit2 (direction OUTPUT))
           (port bit3 (direction OUTPUT))
           (port bit4 (direction OUTPUT))
         )
         (contents
          (instance bit0_obuf (viewRef PRIM (cellRef SB_IO (libraryRef sb_ice)))
           (property NEG_TRIGGER (string "0"))
           (property PIN_TYPE (string "011001"))
          )
          (instance bit1_obuf (viewRef PRIM (cellRef SB_IO (libraryRef sb_ice)))
           (property NEG_TRIGGER (string "0"))
           (property PIN_TYPE (string "011001"))
          )
          (instance bit2_obuf (viewRef PRIM (cellRef SB_IO (libraryRef sb_ice)))
           (property NEG_TRIGGER (string "0"))
           (property PIN_TYPE (string "011001"))
          )
          (instance bit3_obuf (viewRef PRIM (cellRef SB_IO (libraryRef sb_ice)))
           (property NEG_TRIGGER (string "0"))
           (property PIN_TYPE (string "011001"))
          )
          (instance bit4_obuf (viewRef PRIM (cellRef SB_IO (libraryRef sb_ice)))
           (property NEG_TRIGGER (string "0"))
           (property PIN_TYPE (string "011001"))
          )
          (instance VCC (viewRef PRIM (cellRef VCC (libraryRef sb_ice)))          )
          (instance GND (viewRef PRIM (cellRef GND (libraryRef sb_ice)))          )
          (net (rename VCCZ0 "VCC") (joined
           (portRef Y (instanceRef VCC))
           (portRef D_OUT_0 (instanceRef bit4_obuf))
           (portRef D_OUT_0 (instanceRef bit2_obuf))
           (portRef D_OUT_0 (instanceRef bit0_obuf))
          ))
          (net (rename GNDZ0 "GND") (joined
           (portRef Y (instanceRef GND))
           (portRef D_OUT_0 (instanceRef bit3_obuf))
           (portRef D_OUT_0 (instanceRef bit1_obuf))
          ))
          (net bit0 (joined
           (portRef PACKAGE_PIN (instanceRef bit0_obuf))
           (portRef bit0)
          ))
          (net bit1 (joined
           (portRef PACKAGE_PIN (instanceRef bit1_obuf))
           (portRef bit1)
          ))
          (net bit2 (joined
           (portRef PACKAGE_PIN (instanceRef bit2_obuf))
           (portRef bit2)
          ))
          (net bit3 (joined
           (portRef PACKAGE_PIN (instanceRef bit3_obuf))
           (portRef bit3)
          ))
          (net bit4 (joined
           (portRef PACKAGE_PIN (instanceRef bit4_obuf))
           (portRef bit4)
          ))
         )
        (property orig_inst_of (string "top"))
       )
    )
  )
  (design top (cellRef top (libraryRef work))
	(property PART (string "ice40hx8kct256") (owner "Lattice")))
)
