{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1511282471724 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1511282471731 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 21 11:41:11 2017 " "Processing started: Tue Nov 21 11:41:11 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1511282471731 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282471731 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO -c DE0_NANO " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO -c DE0_NANO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282471731 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "DE_NANO_SOPC.qip " "Tcl Script File DE_NANO_SOPC.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE DE_NANO_SOPC.qip " "set_global_assignment -name QIP_FILE DE_NANO_SOPC.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1511282471859 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1511282471859 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1511282472336 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1511282472336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_DRIVER " "Found entity 1: VGA_DRIVER" {  } { { "VGA_DRIVER.v" "" { Text "E:/FPGA/VGA_DRIVER.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511282480730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282480730 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "DE0_NANO.v(107) " "Verilog HDL Module Instantiation warning at DE0_NANO.v(107): ignored dangling comma in List of Port Connections" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 107 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1511282480738 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "DE0_NANO DE0_NANO.v(32) " "Verilog Module Declaration warning at DE0_NANO.v(32): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"DE0_NANO\"" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 32 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511282480739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO " "Found entity 1: DE0_NANO" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511282480740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282480740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_slave " "Found entity 1: spi_slave" {  } { { "spi_slave.v" "" { Text "E:/FPGA/spi_slave.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511282482519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282482519 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_NANO " "Elaborating entity \"DE0_NANO\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1511282482677 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 6 DE0_NANO.v(238) " "Verilog HDL assignment warning at DE0_NANO.v(238): truncated value with size 10 to match size of target (6)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511282483341 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 6 DE0_NANO.v(239) " "Verilog HDL assignment warning at DE0_NANO.v(239): truncated value with size 10 to match size of target (6)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511282483341 "|DE0_NANO"}
{ "Warning" "WVRFX_VERI_EDGE_ON_VECTOR" "DIN DE0_NANO.v(248) " "Verilog HDL Event Control warning at DE0_NANO.v(248): posedge or negedge of vector \"DIN\" depends solely on its least-significant bit" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 248 0 0 } }  } 0 10646 "Verilog HDL Event Control warning at %2!s!: posedge or negedge of vector \"%1!s!\" depends solely on its least-significant bit" 0 0 "Analysis & Synthesis" 0 -1 1511282483348 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED\[7..1\] DE0_NANO.v(48) " "Output port \"LED\[7..1\]\" at DE0_NANO.v(48) has no driver" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1511282483359 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[0\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"colors\[0\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483373 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[0\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"colors\[0\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483373 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[0\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"colors\[0\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483373 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[0\]\[3\] DE0_NANO.v(163) " "Inferred latch for \"colors\[0\]\[3\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483373 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[0\]\[4\] DE0_NANO.v(163) " "Inferred latch for \"colors\[0\]\[4\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483373 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[0\]\[5\] DE0_NANO.v(163) " "Inferred latch for \"colors\[0\]\[5\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483383 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[0\]\[6\] DE0_NANO.v(163) " "Inferred latch for \"colors\[0\]\[6\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483383 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[0\]\[7\] DE0_NANO.v(163) " "Inferred latch for \"colors\[0\]\[7\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483383 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[1\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"colors\[1\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483383 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[1\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"colors\[1\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483383 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[1\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"colors\[1\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483384 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[1\]\[3\] DE0_NANO.v(163) " "Inferred latch for \"colors\[1\]\[3\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483384 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[1\]\[4\] DE0_NANO.v(163) " "Inferred latch for \"colors\[1\]\[4\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483384 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[1\]\[5\] DE0_NANO.v(163) " "Inferred latch for \"colors\[1\]\[5\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483384 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[1\]\[6\] DE0_NANO.v(163) " "Inferred latch for \"colors\[1\]\[6\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483384 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[1\]\[7\] DE0_NANO.v(163) " "Inferred latch for \"colors\[1\]\[7\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483384 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[2\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"colors\[2\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483384 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[2\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"colors\[2\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483384 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[2\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"colors\[2\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483387 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[2\]\[3\] DE0_NANO.v(163) " "Inferred latch for \"colors\[2\]\[3\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483387 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[2\]\[4\] DE0_NANO.v(163) " "Inferred latch for \"colors\[2\]\[4\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483387 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[2\]\[5\] DE0_NANO.v(163) " "Inferred latch for \"colors\[2\]\[5\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483387 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[2\]\[6\] DE0_NANO.v(163) " "Inferred latch for \"colors\[2\]\[6\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483387 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[2\]\[7\] DE0_NANO.v(163) " "Inferred latch for \"colors\[2\]\[7\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483387 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[3\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"colors\[3\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483387 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[3\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"colors\[3\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483387 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[3\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"colors\[3\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483387 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[3\]\[3\] DE0_NANO.v(163) " "Inferred latch for \"colors\[3\]\[3\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483387 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[3\]\[4\] DE0_NANO.v(163) " "Inferred latch for \"colors\[3\]\[4\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483387 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[3\]\[5\] DE0_NANO.v(163) " "Inferred latch for \"colors\[3\]\[5\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483387 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[3\]\[6\] DE0_NANO.v(163) " "Inferred latch for \"colors\[3\]\[6\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483387 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[3\]\[7\] DE0_NANO.v(163) " "Inferred latch for \"colors\[3\]\[7\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483392 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[4\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"colors\[4\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483392 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[4\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"colors\[4\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483392 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[4\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"colors\[4\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483392 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[4\]\[3\] DE0_NANO.v(163) " "Inferred latch for \"colors\[4\]\[3\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483392 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[4\]\[4\] DE0_NANO.v(163) " "Inferred latch for \"colors\[4\]\[4\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483393 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[4\]\[5\] DE0_NANO.v(163) " "Inferred latch for \"colors\[4\]\[5\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483393 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[4\]\[6\] DE0_NANO.v(163) " "Inferred latch for \"colors\[4\]\[6\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483393 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[4\]\[7\] DE0_NANO.v(163) " "Inferred latch for \"colors\[4\]\[7\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483393 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[5\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"colors\[5\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483393 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[5\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"colors\[5\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483393 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[5\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"colors\[5\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483393 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[5\]\[3\] DE0_NANO.v(163) " "Inferred latch for \"colors\[5\]\[3\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483393 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[5\]\[4\] DE0_NANO.v(163) " "Inferred latch for \"colors\[5\]\[4\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483393 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[5\]\[5\] DE0_NANO.v(163) " "Inferred latch for \"colors\[5\]\[5\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483396 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[5\]\[6\] DE0_NANO.v(163) " "Inferred latch for \"colors\[5\]\[6\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483396 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[5\]\[7\] DE0_NANO.v(163) " "Inferred latch for \"colors\[5\]\[7\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483396 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[6\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"colors\[6\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483396 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[6\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"colors\[6\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483396 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[6\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"colors\[6\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483396 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[6\]\[3\] DE0_NANO.v(163) " "Inferred latch for \"colors\[6\]\[3\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483396 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[6\]\[4\] DE0_NANO.v(163) " "Inferred latch for \"colors\[6\]\[4\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483396 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[6\]\[5\] DE0_NANO.v(163) " "Inferred latch for \"colors\[6\]\[5\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483396 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[6\]\[6\] DE0_NANO.v(163) " "Inferred latch for \"colors\[6\]\[6\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483396 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[6\]\[7\] DE0_NANO.v(163) " "Inferred latch for \"colors\[6\]\[7\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483396 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[7\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"colors\[7\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483396 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[7\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"colors\[7\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483396 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[7\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"colors\[7\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483399 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[7\]\[3\] DE0_NANO.v(163) " "Inferred latch for \"colors\[7\]\[3\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483399 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[7\]\[4\] DE0_NANO.v(163) " "Inferred latch for \"colors\[7\]\[4\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483399 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[7\]\[5\] DE0_NANO.v(163) " "Inferred latch for \"colors\[7\]\[5\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483399 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[7\]\[6\] DE0_NANO.v(163) " "Inferred latch for \"colors\[7\]\[6\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483399 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[7\]\[7\] DE0_NANO.v(163) " "Inferred latch for \"colors\[7\]\[7\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483400 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[0\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[0\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483400 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[0\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[0\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483400 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[0\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[0\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483400 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[1\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[1\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483400 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[1\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[1\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483400 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[1\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[1\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483400 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[2\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[2\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483400 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[2\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[2\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483403 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[2\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[2\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483403 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[3\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[3\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483403 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[3\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[3\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483403 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[3\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[3\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483403 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[4\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[4\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483403 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[4\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[4\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483403 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[4\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[4\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483403 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[5\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[5\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483403 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[5\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[5\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483403 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[5\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[5\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483403 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[6\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[6\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483404 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[6\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[6\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483407 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[6\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[6\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483407 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[7\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[7\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483407 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[7\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[7\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483407 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[7\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[7\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483407 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[8\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[8\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483408 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[8\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[8\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483408 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[8\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[8\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483408 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[9\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[9\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483408 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[9\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[9\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483408 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[9\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[9\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483408 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[10\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[10\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483408 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[10\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[10\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483408 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[10\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[10\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483411 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[11\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[11\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483411 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[11\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[11\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483411 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[11\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[11\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483411 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[12\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[12\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483411 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[12\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[12\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483411 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[12\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[12\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483411 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[13\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[13\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483411 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[13\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[13\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483411 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[13\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[13\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483411 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[14\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[14\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483411 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[14\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[14\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483411 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[14\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[14\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483414 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[15\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[15\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483414 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[15\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[15\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483414 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[15\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[15\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483415 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[16\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[16\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483415 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[16\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[16\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483415 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[16\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[16\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483415 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[17\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[17\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483415 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[17\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[17\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483415 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[17\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[17\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483415 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[18\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[18\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483415 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[18\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[18\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483415 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[18\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[18\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483415 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[19\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[19\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483418 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[19\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[19\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483418 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[19\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[19\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483418 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[20\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[20\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483418 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[20\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[20\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483418 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[20\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[20\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483418 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[21\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[21\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483418 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[21\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[21\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483418 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[21\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[21\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483418 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[22\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[22\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483418 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[22\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[22\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483419 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[22\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[22\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483419 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[23\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[23\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483422 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[23\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[23\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483422 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[23\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[23\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483422 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[24\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[24\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483422 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[24\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[24\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483422 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[24\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[24\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483422 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[25\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[25\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483423 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[25\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[25\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483423 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[25\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[25\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483423 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[26\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[26\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483423 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[26\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[26\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483423 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[26\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[26\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483423 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[27\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[27\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483425 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[27\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[27\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483425 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[27\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[27\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483425 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[28\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[28\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483426 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[28\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[28\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483426 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[28\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[28\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483426 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[29\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[29\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483426 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[29\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[29\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483426 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[29\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[29\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483426 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[30\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[30\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483426 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[30\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[30\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483426 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[30\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[30\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483426 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[31\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[31\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483426 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[31\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[31\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483429 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[31\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[31\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483429 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[32\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[32\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483429 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[32\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[32\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483429 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[32\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[32\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483429 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[33\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[33\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483429 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[33\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[33\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483429 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[33\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[33\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483429 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[34\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[34\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483430 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[34\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[34\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483430 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[34\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[34\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483430 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[35\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[35\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483430 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[35\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[35\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483433 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[35\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[35\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483433 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[36\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[36\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483433 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[36\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[36\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483433 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[36\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[36\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483433 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[37\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[37\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483433 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[37\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[37\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483433 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[37\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[37\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483433 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[38\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[38\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483433 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[38\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[38\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483433 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[38\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[38\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483433 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[39\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[39\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483433 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[39\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[39\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483433 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[39\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[39\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483437 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[40\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[40\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483437 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[40\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[40\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483437 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[40\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[40\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483437 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[41\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[41\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483437 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[41\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[41\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483437 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[41\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[41\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483437 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[42\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[42\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483437 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[42\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[42\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483437 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[42\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[42\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483437 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[43\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[43\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483437 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[43\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[43\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483437 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[43\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[43\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483440 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[44\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[44\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483440 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[44\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[44\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483440 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[44\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[44\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483440 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[45\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[45\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483440 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[45\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[45\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483440 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[45\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[45\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483440 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[0\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[0\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483440 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[0\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[0\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483440 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[0\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[0\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483440 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[1\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[1\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483440 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[1\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[1\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483440 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[1\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[1\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483440 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[2\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[2\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483443 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[2\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[2\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483443 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[2\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[2\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483443 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[3\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[3\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483443 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[3\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[3\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483443 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[3\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[3\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483443 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[4\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[4\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483443 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[4\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[4\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483444 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[4\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[4\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483444 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[5\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[5\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483444 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[5\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[5\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483444 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[5\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[5\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483444 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[6\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[6\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483447 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[6\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[6\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483447 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[6\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[6\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483447 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[7\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[7\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483447 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[7\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[7\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483447 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[7\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[7\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483447 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[8\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[8\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483447 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[8\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[8\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483447 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[8\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[8\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483447 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[9\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[9\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483447 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[9\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[9\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483447 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[9\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[9\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483447 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[10\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[10\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483447 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[10\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[10\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483451 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[10\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[10\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483451 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[11\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[11\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483451 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[11\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[11\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483451 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[11\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[11\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483451 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[12\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[12\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483451 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[12\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[12\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483451 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[12\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[12\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483451 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[13\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[13\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483451 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[13\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[13\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483451 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[13\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[13\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483452 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[14\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[14\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483452 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[14\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[14\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483454 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[14\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[14\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483454 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[15\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[15\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483454 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[15\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[15\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483455 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[15\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[15\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483455 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[16\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[16\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483455 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[16\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[16\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483455 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[16\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[16\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483455 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[17\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[17\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483455 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[17\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[17\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483455 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[17\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[17\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483455 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[18\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[18\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483455 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[18\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[18\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483455 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[18\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[18\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483458 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[19\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[19\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483458 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[19\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[19\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483458 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[19\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[19\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483458 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[20\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[20\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483458 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[20\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[20\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483458 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[20\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[20\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483458 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[21\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[21\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483458 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[21\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[21\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483458 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[21\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[21\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483458 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[22\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[22\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483458 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[22\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[22\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483458 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[22\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[22\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483461 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[23\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[23\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483461 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[23\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[23\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483461 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[23\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[23\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483462 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[24\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[24\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483462 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[24\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[24\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483462 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[24\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[24\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483462 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[25\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[25\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483462 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[25\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[25\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483462 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[25\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[25\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483462 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[26\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[26\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483462 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[26\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[26\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483462 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[26\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[26\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483462 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[27\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[27\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483465 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[27\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[27\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483466 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[27\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[27\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483466 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[28\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[28\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483466 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[28\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[28\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483466 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[28\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[28\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483466 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[29\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[29\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483466 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[29\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[29\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483466 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[29\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[29\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483466 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[30\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[30\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483466 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[30\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[30\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483466 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[30\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[30\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483466 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[31\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[31\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483469 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[31\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[31\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483469 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[31\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[31\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483469 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[32\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[32\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483469 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[32\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[32\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483469 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[32\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[32\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483469 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[33\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[33\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483469 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[33\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[33\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483469 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[33\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[33\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483469 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[34\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[34\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483469 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[34\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[34\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483469 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[34\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[34\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483469 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[35\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[35\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483469 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[35\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[35\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483472 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[35\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[35\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483472 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[36\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[36\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483472 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[36\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[36\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483472 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[36\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[36\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483472 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[37\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[37\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483473 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[37\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[37\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483473 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[37\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[37\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483473 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[38\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[38\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483473 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[38\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[38\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483473 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[38\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[38\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483473 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[39\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[39\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483473 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[39\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[39\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483476 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[39\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[39\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483476 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[40\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[40\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483476 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[40\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[40\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483476 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[40\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[40\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483476 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[41\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[41\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483476 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[41\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[41\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483476 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[41\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[41\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483476 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[42\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[42\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483476 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[42\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[42\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483476 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[42\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[42\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483476 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[43\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[43\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483476 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[43\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[43\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483481 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[43\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[43\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483481 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[44\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[44\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483481 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[44\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[44\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483481 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[44\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[44\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483481 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[45\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[45\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483481 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[45\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[45\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483481 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[45\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[45\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483481 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[0\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[0\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483481 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[0\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[0\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483481 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[0\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[0\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483481 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[1\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[1\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483481 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[1\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[1\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483481 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[1\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[1\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483484 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[2\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[2\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483484 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[2\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[2\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483484 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[2\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[2\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483484 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[3\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[3\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483484 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[3\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[3\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483484 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[3\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[3\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483484 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[4\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[4\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483484 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[4\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[4\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483484 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[4\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[4\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483484 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[5\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[5\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483484 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[5\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[5\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483484 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[5\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[5\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483487 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[6\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[6\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483487 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[6\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[6\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483487 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[6\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[6\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483487 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[7\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[7\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483487 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[7\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[7\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483487 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[7\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[7\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483487 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[8\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[8\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483487 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[8\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[8\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483487 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[8\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[8\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483487 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[9\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[9\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483487 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[9\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[9\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483487 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[9\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[9\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483487 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[10\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[10\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483491 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[10\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[10\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483491 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[10\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[10\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483491 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[11\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[11\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483491 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[11\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[11\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483491 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[11\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[11\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483491 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[12\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[12\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483491 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[12\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[12\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483491 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[12\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[12\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483491 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[13\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[13\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483491 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[13\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[13\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483491 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[13\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[13\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483491 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[14\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[14\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483495 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[14\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[14\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483495 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[14\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[14\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483495 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[15\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[15\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483495 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[15\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[15\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483495 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[15\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[15\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483495 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[16\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[16\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483495 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[16\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[16\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483495 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[16\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[16\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483495 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[17\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[17\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483496 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[17\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[17\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483496 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[17\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[17\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483496 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[18\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[18\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483496 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[18\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[18\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483499 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[18\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[18\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483499 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[19\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[19\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483499 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[19\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[19\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483499 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[19\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[19\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483499 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[20\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[20\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483499 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[20\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[20\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483499 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[20\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[20\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483499 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[21\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[21\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483499 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[21\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[21\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483499 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[21\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[21\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483499 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[22\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[22\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483499 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[22\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[22\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483502 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[22\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[22\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483502 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[23\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[23\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483502 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[23\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[23\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483502 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[23\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[23\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483502 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[24\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[24\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483502 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[24\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[24\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483503 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[24\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[24\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483503 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[25\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[25\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483503 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[25\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[25\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483503 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[25\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[25\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483503 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[26\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[26\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483503 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[26\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[26\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483503 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[26\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[26\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483506 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[27\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[27\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483506 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[27\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[27\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483506 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[27\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[27\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483506 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[28\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[28\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483506 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[28\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[28\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483506 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[28\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[28\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483506 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[29\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[29\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483506 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[29\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[29\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483506 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[29\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[29\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483506 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[30\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[30\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483506 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[30\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[30\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483506 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[30\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[30\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483510 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[31\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[31\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483510 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[31\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[31\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483510 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[31\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[31\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483510 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[32\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[32\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483510 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[32\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[32\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483510 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[32\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[32\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483510 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[33\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[33\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483510 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[33\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[33\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483510 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[33\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[33\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483510 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[34\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[34\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483510 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[34\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[34\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483510 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[34\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[34\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483510 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[35\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[35\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483513 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[35\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[35\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483513 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[35\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[35\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483513 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[36\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[36\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483513 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[36\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[36\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483513 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[36\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[36\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483513 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[37\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[37\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483513 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[37\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[37\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483513 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[37\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[37\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483513 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[38\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[38\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483513 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[38\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[38\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483513 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[38\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[38\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483513 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[39\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[39\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483516 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[39\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[39\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483516 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[39\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[39\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483516 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[40\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[40\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483516 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[40\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[40\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483516 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[40\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[40\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483517 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[41\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[41\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483517 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[41\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[41\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483517 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[41\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[41\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483517 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[42\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[42\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483517 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[42\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[42\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483517 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[42\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[42\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483517 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[43\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[43\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483517 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[43\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[43\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483520 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[43\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[43\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483520 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[44\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[44\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483520 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[44\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[44\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483520 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[44\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[44\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483520 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[45\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[45\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483520 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[45\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[45\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483520 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[45\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[45\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483520 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[0\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[0\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483520 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[0\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[0\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483520 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[0\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[0\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483520 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[1\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[1\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483520 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[1\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[1\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483524 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[1\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[1\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483524 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[2\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[2\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483524 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[2\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[2\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483524 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[2\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[2\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483524 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[3\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[3\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483524 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[3\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[3\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483524 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[3\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[3\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483524 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[4\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[4\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483524 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[4\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[4\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483524 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[4\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[4\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483524 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[5\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[5\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483524 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[5\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[5\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483524 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[5\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[5\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483527 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[6\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[6\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483527 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[6\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[6\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483527 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[6\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[6\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483527 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[7\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[7\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483527 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[7\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[7\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483527 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[7\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[7\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483527 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[8\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[8\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483527 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[8\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[8\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483527 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[8\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[8\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483527 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[9\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[9\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483528 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[9\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[9\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483528 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[9\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[9\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483531 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[10\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[10\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483531 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[10\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[10\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483531 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[10\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[10\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483531 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[11\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[11\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483531 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[11\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[11\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483531 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[11\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[11\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483531 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[12\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[12\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483531 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[12\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[12\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483531 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[12\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[12\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483531 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[13\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[13\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483531 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[13\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[13\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483531 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[13\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[13\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483531 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[14\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[14\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483534 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[14\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[14\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483534 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[14\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[14\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483534 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[15\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[15\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483534 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[15\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[15\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483534 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[15\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[15\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483534 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[16\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[16\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483534 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[16\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[16\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483534 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[16\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[16\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483535 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[17\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[17\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483535 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[17\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[17\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483535 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[17\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[17\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483535 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[18\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[18\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483538 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[18\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[18\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483538 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[18\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[18\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483538 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[19\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[19\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483538 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[19\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[19\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483538 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[19\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[19\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483538 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[20\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[20\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483539 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[20\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[20\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483539 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[20\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[20\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483539 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[21\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[21\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483539 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[21\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[21\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483539 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[21\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[21\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483539 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[22\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[22\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483541 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[22\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[22\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483541 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[22\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[22\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483542 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[23\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[23\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483542 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[23\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[23\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483542 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[23\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[23\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483542 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[24\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[24\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483542 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[24\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[24\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483542 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[24\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[24\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483542 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[25\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[25\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483542 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[25\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[25\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483542 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[25\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[25\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483542 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[26\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[26\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483542 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[26\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[26\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483545 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[26\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[26\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483545 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[27\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[27\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483545 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[27\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[27\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483545 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[27\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[27\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483545 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[28\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[28\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483545 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[28\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[28\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483545 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[28\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[28\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483546 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[29\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[29\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483546 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[29\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[29\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483546 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[29\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[29\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483546 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[30\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[30\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483546 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[30\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[30\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483549 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[30\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[30\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483549 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[31\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[31\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483549 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[31\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[31\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483549 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[31\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[31\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483549 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[32\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[32\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483549 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[32\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[32\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483549 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[32\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[32\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483549 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[33\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[33\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483549 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[33\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[33\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483549 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[33\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[33\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483549 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[34\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[34\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483550 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[34\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[34\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483550 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[34\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[34\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483553 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[35\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[35\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483553 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[35\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[35\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483553 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[35\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[35\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483553 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[36\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[36\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483553 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[36\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[36\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483553 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[36\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[36\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483554 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[37\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[37\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483554 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[37\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[37\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483554 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[37\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[37\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483554 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[38\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[38\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483554 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[38\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[38\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483554 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[38\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[38\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483556 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[39\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[39\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483556 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[39\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[39\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483557 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[39\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[39\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483557 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[40\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[40\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483557 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[40\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[40\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483557 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[40\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[40\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483557 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[41\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[41\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483557 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[41\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[41\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483557 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[41\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[41\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483557 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[42\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[42\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483557 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[42\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[42\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483557 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[42\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[42\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483557 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[43\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[43\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483560 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[43\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[43\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483560 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[43\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[43\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483560 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[44\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[44\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483560 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[44\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[44\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483560 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[44\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[44\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483560 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[45\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[45\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483560 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[45\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[45\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483560 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[45\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[45\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483560 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[0\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[0\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483560 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[0\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[0\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483560 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[0\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[0\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483560 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[1\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[1\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483563 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[1\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[1\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483563 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[1\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[1\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483563 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[2\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[2\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483563 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[2\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[2\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483563 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[2\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[2\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483563 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[3\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[3\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483563 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[3\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[3\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483564 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[3\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[3\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483564 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[4\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[4\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483564 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[4\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[4\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483564 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[4\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[4\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483564 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[5\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[5\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483564 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[5\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[5\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483567 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[5\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[5\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483567 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[6\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[6\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483567 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[6\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[6\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483568 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[6\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[6\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483568 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[7\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[7\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483568 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[7\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[7\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483568 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[7\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[7\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483568 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[8\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[8\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483568 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[8\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[8\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483568 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[8\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[8\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483568 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[9\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[9\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483568 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[9\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[9\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483571 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[9\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[9\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483571 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[10\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[10\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483571 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[10\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[10\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483571 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[10\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[10\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483571 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[11\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[11\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483571 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[11\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[11\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483571 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[11\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[11\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483571 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[12\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[12\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483571 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[12\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[12\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483572 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[12\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[12\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483572 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[13\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[13\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483572 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[13\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[13\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483572 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[13\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[13\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483575 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[14\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[14\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483575 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[14\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[14\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483575 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[14\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[14\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483575 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[15\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[15\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483575 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[15\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[15\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483575 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[15\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[15\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483575 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[16\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[16\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483575 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[16\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[16\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483575 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[16\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[16\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483575 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[17\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[17\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483575 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[17\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[17\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483576 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[17\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[17\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483578 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[18\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[18\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483578 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[18\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[18\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483578 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[18\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[18\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483579 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[19\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[19\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483579 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[19\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[19\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483579 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[19\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[19\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483579 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[20\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[20\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483579 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[20\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[20\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483579 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[20\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[20\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483579 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[21\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[21\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483579 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[21\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[21\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483579 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[21\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[21\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483579 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[22\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[22\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483583 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[22\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[22\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483583 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[22\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[22\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483583 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[23\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[23\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483583 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[23\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[23\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483583 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[23\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[23\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483583 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[24\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[24\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483583 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[24\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[24\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483583 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[24\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[24\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483583 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[25\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[25\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483583 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[25\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[25\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483583 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[25\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[25\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483583 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[26\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[26\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483586 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[26\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[26\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483586 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[26\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[26\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483586 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[27\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[27\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483586 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[27\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[27\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483586 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[27\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[27\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483586 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[28\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[28\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483586 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[28\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[28\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483586 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[28\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[28\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483586 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[29\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[29\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483587 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[29\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[29\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483587 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[29\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[29\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483587 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[30\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[30\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483589 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[30\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[30\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483589 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[30\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[30\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483590 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[31\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[31\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483590 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[31\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[31\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483590 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[31\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[31\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483590 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[32\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[32\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483590 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[32\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[32\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483590 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[32\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[32\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483590 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[33\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[33\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483590 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[33\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[33\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483590 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[33\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[33\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483590 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[34\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[34\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483590 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[34\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[34\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483593 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[34\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[34\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483593 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[35\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[35\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483593 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[35\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[35\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483593 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[35\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[35\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483593 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[36\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[36\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483593 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[36\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[36\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483593 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[36\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[36\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483594 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[37\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[37\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483594 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[37\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[37\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483594 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[37\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[37\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483594 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[38\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[38\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483594 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[38\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[38\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483598 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[38\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[38\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483598 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[39\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[39\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483598 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[39\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[39\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483598 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[39\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[39\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483598 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[40\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[40\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483598 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[40\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[40\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483598 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[40\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[40\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483598 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[41\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[41\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483598 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[41\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[41\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483598 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[41\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[41\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483598 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[42\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[42\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483598 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[42\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[42\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483599 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[42\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[42\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483601 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[43\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[43\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483601 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[43\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[43\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483601 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[43\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[43\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483601 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[44\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[44\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483601 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[44\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[44\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483602 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[44\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[44\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483602 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[45\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[45\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483602 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[45\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[45\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483602 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[45\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[45\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483602 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[0\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[0\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483602 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[0\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[0\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483602 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[0\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[0\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483605 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[1\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[1\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483605 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[1\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[1\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483605 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[1\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[1\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483605 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[2\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[2\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483605 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[2\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[2\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483605 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[2\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[2\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483605 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[3\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[3\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483605 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[3\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[3\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483606 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[3\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[3\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483606 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[4\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[4\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483606 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[4\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[4\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483606 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[4\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[4\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483606 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[5\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[5\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483609 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[5\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[5\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483609 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[5\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[5\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483609 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[6\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[6\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483609 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[6\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[6\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483609 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[6\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[6\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483609 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[7\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[7\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483609 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[7\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[7\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483609 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[7\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[7\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483609 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[8\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[8\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483609 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[8\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[8\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483609 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[8\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[8\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483609 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[9\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[9\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483613 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[9\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[9\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483613 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[9\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[9\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483613 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[10\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[10\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483613 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[10\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[10\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483613 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[10\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[10\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483613 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[11\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[11\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483613 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[11\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[11\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483614 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[11\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[11\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483614 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[12\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[12\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483614 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[12\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[12\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483614 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[12\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[12\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483614 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[13\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[13\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483614 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[13\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[13\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483617 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[13\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[13\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483617 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[14\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[14\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483617 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[14\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[14\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483617 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[14\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[14\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483617 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[15\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[15\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483617 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[15\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[15\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483617 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[15\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[15\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483617 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[16\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[16\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483618 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[16\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[16\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483618 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[16\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[16\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483618 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[17\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[17\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483618 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[17\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[17\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483621 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[17\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[17\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483621 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[18\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[18\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483621 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[18\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[18\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483621 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[18\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[18\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483621 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[19\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[19\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483621 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[19\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[19\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483621 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[19\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[19\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483621 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[20\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[20\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483621 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[20\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[20\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483621 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[20\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[20\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483621 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[21\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[21\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483622 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[21\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[21\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483622 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[21\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[21\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483624 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[22\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[22\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483624 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[22\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[22\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483625 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[22\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[22\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483625 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[23\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[23\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483625 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[23\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[23\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483625 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[23\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[23\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483625 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[24\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[24\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483625 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[24\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[24\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483625 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[24\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[24\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483625 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[25\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[25\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483625 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[25\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[25\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483625 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[25\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[25\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483629 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[26\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[26\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483629 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[26\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[26\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483629 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[26\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[26\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483629 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[27\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[27\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483629 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[27\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[27\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483629 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[27\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[27\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483629 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[28\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[28\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483629 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[28\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[28\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483629 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[28\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[28\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483629 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[29\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[29\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483630 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[29\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[29\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483630 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[29\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[29\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483630 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[30\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[30\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483632 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[30\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[30\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483632 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[30\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[30\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483633 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[31\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[31\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483633 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[31\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[31\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483633 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[31\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[31\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483633 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[32\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[32\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483633 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[32\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[32\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483633 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[32\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[32\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483633 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[33\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[33\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483633 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[33\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[33\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483633 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[33\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[33\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483633 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[34\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[34\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483636 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[34\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[34\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483636 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[34\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[34\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483636 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[35\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[35\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483636 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[35\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[35\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483636 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[35\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[35\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483636 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[36\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[36\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483636 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[36\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[36\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483636 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[36\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[36\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483636 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[37\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[37\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483636 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[37\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[37\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483636 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[37\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[37\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483637 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[38\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[38\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483639 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[38\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[38\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483639 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[38\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[38\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483640 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[39\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[39\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483640 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[39\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[39\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483640 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[39\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[39\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483640 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[40\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[40\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483640 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[40\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[40\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483640 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[40\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[40\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483640 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[41\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[41\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483640 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[41\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[41\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483640 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[41\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[41\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483640 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[42\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[42\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483640 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[42\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[42\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483644 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[42\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[42\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483644 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[43\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[43\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483644 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[43\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[43\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483644 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[43\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[43\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483644 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[44\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[44\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483644 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[44\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[44\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483644 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[44\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[44\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483644 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[45\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[45\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483644 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[45\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[45\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483644 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[45\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[45\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483644 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[0\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[0\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483644 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[0\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[0\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483647 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[0\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[0\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483647 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[1\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[1\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483647 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[1\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[1\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483647 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[1\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[1\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483647 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[2\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[2\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483647 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[2\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[2\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483648 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[2\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[2\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483648 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[3\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[3\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483648 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[3\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[3\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483648 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[3\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[3\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483648 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[4\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[4\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483648 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[4\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[4\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483648 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[4\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[4\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483651 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[5\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[5\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483651 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[5\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[5\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483651 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[5\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[5\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483651 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[6\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[6\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483651 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[6\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[6\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483651 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[6\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[6\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483651 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[7\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[7\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483651 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[7\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[7\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483651 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[7\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[7\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483651 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[8\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[8\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483652 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[8\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[8\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483652 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[8\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[8\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483654 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[9\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[9\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483654 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[9\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[9\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483654 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[9\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[9\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483655 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[10\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[10\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483655 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[10\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[10\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483655 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[10\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[10\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483655 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[11\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[11\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483655 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[11\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[11\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483655 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[11\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[11\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483655 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[12\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[12\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483655 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[12\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[12\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483655 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[12\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[12\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483655 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[13\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[13\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483659 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[13\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[13\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483659 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[13\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[13\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483659 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[14\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[14\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483659 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[14\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[14\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483659 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[14\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[14\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483659 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[15\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[15\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483659 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[15\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[15\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483659 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[15\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[15\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483659 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[16\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[16\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483659 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[16\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[16\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483659 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[16\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[16\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483659 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[17\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[17\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483662 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[17\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[17\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483662 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[17\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[17\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483662 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[18\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[18\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483662 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[18\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[18\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483662 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[18\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[18\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483662 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[19\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[19\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483662 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[19\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[19\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483662 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[19\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[19\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483662 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[20\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[20\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483662 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[20\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[20\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483662 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[20\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[20\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483663 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[21\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[21\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483663 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[21\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[21\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483665 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[21\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[21\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483666 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[22\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[22\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483666 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[22\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[22\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483666 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[22\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[22\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483666 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[23\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[23\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483666 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[23\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[23\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483666 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[23\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[23\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483666 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[24\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[24\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483666 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[24\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[24\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483666 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[24\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[24\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483666 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[25\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[25\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483666 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[25\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[25\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483669 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[25\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[25\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483669 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[26\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[26\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483669 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[26\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[26\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483669 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[26\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[26\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483669 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[27\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[27\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483670 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[27\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[27\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483670 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[27\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[27\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483670 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[28\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[28\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483670 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[28\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[28\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483670 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[28\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[28\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483670 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[29\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[29\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483670 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[29\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[29\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483670 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[29\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[29\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483673 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[30\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[30\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483673 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[30\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[30\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483674 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[30\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[30\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483674 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[31\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[31\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483674 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[31\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[31\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483674 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[31\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[31\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483674 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[32\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[32\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483674 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[32\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[32\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483674 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[32\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[32\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483674 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[33\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[33\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483674 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[33\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[33\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483674 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[33\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[33\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483677 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[34\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[34\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483677 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[34\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[34\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483677 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[34\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[34\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483677 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[35\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[35\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483677 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[35\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[35\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483677 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[35\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[35\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483677 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[36\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[36\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483677 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[36\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[36\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483677 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[36\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[36\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483678 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[37\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[37\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483678 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[37\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[37\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483678 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[37\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[37\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483678 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[38\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[38\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483681 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[38\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[38\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483681 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[38\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[38\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483681 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[39\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[39\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483681 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[39\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[39\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483681 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[39\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[39\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483681 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[40\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[40\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483681 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[40\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[40\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483681 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[40\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[40\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483681 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[41\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[41\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483681 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[41\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[41\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483681 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[41\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[41\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483681 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[42\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[42\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483684 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[42\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[42\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483684 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[42\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[42\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483684 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[43\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[43\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483684 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[43\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[43\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483685 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[43\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[43\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483685 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[44\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[44\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483685 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[44\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[44\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483685 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[44\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[44\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483685 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[45\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[45\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483685 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[45\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[45\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483685 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[45\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[45\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483685 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[0\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[0\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483685 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[0\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[0\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483689 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[0\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[0\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483689 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[1\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[1\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483689 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[1\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[1\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483689 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[1\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[1\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483689 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[2\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[2\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483689 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[2\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[2\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483689 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[2\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[2\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483689 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[3\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[3\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483689 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[3\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[3\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483689 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[3\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[3\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483690 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[4\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[4\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483690 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[4\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[4\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483692 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[4\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[4\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483693 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[5\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[5\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483693 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[5\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[5\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483693 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[5\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[5\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483693 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[6\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[6\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483693 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[6\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[6\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483693 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[6\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[6\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483693 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[7\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[7\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483693 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[7\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[7\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483693 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[7\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[7\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483693 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[8\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[8\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483693 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[8\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[8\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483694 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[8\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[8\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483696 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[9\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[9\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483697 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[9\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[9\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483697 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[9\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[9\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483697 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[10\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[10\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483697 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[10\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[10\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483697 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[10\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[10\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483697 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[11\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[11\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483697 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[11\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[11\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483697 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[11\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[11\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483697 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[12\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[12\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483697 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[12\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[12\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483697 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[12\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[12\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483700 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[13\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[13\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483700 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[13\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[13\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483700 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[13\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[13\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483700 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[14\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[14\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483700 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[14\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[14\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483701 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[14\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[14\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483701 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[15\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[15\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483701 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[15\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[15\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483701 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[15\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[15\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483701 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[16\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[16\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483701 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[16\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[16\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483701 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[16\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[16\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483705 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[17\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[17\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483705 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[17\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[17\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483705 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[17\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[17\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483705 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[18\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[18\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483705 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[18\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[18\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483705 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[18\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[18\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483705 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[19\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[19\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483705 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[19\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[19\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483705 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[19\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[19\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483705 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[20\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[20\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483705 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[20\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[20\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483705 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[20\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[20\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483705 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[21\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[21\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483708 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[21\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[21\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483708 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[21\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[21\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483708 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[22\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[22\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483708 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[22\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[22\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483708 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[22\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[22\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483708 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[23\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[23\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483708 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[23\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[23\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483708 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[23\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[23\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483708 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[24\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[24\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483708 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[24\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[24\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483709 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[24\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[24\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483709 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[25\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[25\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483711 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[25\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[25\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483711 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[25\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[25\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483712 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[26\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[26\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483712 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[26\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[26\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483712 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[26\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[26\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483712 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[27\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[27\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483712 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[27\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[27\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483712 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[27\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[27\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483712 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[28\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[28\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483712 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[28\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[28\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483712 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[28\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[28\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483712 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[29\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[29\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483712 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[29\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[29\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483715 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[29\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[29\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483715 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[30\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[30\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483715 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[30\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[30\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483715 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[30\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[30\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483715 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[31\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[31\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483716 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[31\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[31\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483716 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[31\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[31\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483716 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[32\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[32\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483716 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[32\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[32\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483716 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[32\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[32\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483716 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[33\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[33\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483716 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[33\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[33\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483720 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[33\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[33\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483720 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[34\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[34\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483720 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[34\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[34\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483720 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[34\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[34\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483720 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[35\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[35\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483720 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[35\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[35\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483720 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[35\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[35\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483720 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[36\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[36\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483720 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[36\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[36\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483720 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[36\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[36\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483720 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[37\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[37\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483721 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[37\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[37\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483721 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[37\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[37\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483723 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[38\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[38\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483723 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[38\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[38\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483724 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[38\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[38\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483724 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[39\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[39\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483724 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[39\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[39\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483724 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[39\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[39\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483724 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[40\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[40\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483724 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[40\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[40\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483724 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[40\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[40\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483724 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[41\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[41\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483724 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[41\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[41\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483724 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[41\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[41\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483727 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[42\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[42\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483727 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[42\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[42\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483728 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[42\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[42\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483728 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[43\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[43\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483728 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[43\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[43\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483728 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[43\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[43\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483728 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[44\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[44\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483728 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[44\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[44\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483728 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[44\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[44\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483728 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[45\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[45\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483728 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[45\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[45\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483728 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[45\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[45\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483729 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[0\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[0\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483732 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[0\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[0\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483732 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[0\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[0\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483732 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[1\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[1\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483732 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[1\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[1\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483732 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[1\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[1\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483732 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[2\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[2\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483732 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[2\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[2\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483732 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[2\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[2\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483732 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[3\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[3\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483732 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[3\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[3\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483732 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[3\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[3\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483732 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[4\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[4\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483736 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[4\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[4\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483736 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[4\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[4\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483736 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[5\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[5\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483736 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[5\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[5\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483736 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[5\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[5\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483736 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[6\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[6\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483736 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[6\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[6\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483736 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[6\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[6\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483736 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[7\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[7\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483737 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[7\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[7\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483737 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[7\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[7\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483737 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[8\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[8\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483737 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[8\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[8\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483739 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[8\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[8\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483740 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[9\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[9\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483740 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[9\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[9\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483740 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[9\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[9\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483740 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[10\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[10\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483740 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[10\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[10\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483740 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[10\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[10\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483740 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[11\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[11\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483740 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[11\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[11\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483740 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[11\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[11\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483740 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[12\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[12\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483740 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[12\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[12\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483743 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[12\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[12\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483743 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[13\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[13\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483744 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[13\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[13\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483744 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[13\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[13\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483744 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[14\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[14\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483744 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[14\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[14\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483744 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[14\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[14\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483744 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[15\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[15\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483744 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[15\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[15\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483744 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[15\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[15\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483744 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[16\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[16\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483745 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[16\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[16\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483745 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[16\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[16\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483747 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[17\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[17\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483748 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[17\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[17\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483748 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[17\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[17\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483748 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[18\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[18\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483748 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[18\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[18\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483748 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[18\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[18\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483748 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[19\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[19\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483748 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[19\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[19\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483748 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[19\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[19\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483748 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[20\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[20\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483748 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[20\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[20\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483748 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[20\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[20\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483752 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[21\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[21\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483752 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[21\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[21\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483752 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[21\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[21\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483752 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[22\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[22\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483752 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[22\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[22\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483752 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[22\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[22\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483753 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[23\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[23\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483753 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[23\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[23\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483753 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[23\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[23\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483753 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[24\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[24\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483753 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[24\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[24\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483753 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[24\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[24\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483753 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[25\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[25\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483756 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[25\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[25\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483756 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[25\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[25\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483756 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[26\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[26\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483756 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[26\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[26\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483756 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[26\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[26\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483756 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[27\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[27\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483756 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[27\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[27\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483756 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[27\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[27\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483756 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[28\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[28\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483756 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[28\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[28\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483756 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[28\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[28\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483757 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[29\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[29\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483759 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[29\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[29\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483759 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[29\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[29\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483760 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[30\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[30\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483760 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[30\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[30\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483760 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[30\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[30\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483760 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[31\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[31\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483760 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[31\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[31\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483760 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[31\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[31\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483760 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[32\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[32\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483760 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[32\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[32\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483760 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[32\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[32\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483760 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[33\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[33\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483763 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[33\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[33\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483763 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[33\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[33\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483763 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[34\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[34\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483763 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[34\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[34\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483763 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[34\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[34\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483763 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[35\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[35\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483763 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[35\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[35\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483763 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[35\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[35\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483763 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[36\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[36\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483763 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[36\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[36\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483764 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[36\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[36\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483764 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[37\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[37\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483764 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[37\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[37\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483767 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[37\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[37\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483767 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[38\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[38\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483768 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[38\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[38\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483768 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[38\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[38\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483768 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[39\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[39\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483768 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[39\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[39\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483768 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[39\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[39\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483768 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[40\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[40\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483768 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[40\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[40\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483768 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[40\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[40\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483768 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[41\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[41\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483768 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[41\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[41\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483771 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[41\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[41\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483771 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[42\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[42\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483771 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[42\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[42\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483771 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[42\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[42\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483771 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[43\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[43\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483771 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[43\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[43\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483772 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[43\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[43\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483772 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[44\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[44\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483772 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[44\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[44\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483772 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[44\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[44\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483772 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[45\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[45\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483772 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[45\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[45\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483772 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[45\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[45\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483775 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[0\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[0\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483775 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[0\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[0\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483775 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[0\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[0\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483775 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[1\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[1\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483775 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[1\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[1\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483775 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[1\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[1\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483775 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[2\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[2\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483775 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[2\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[2\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483775 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[2\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[2\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483775 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[3\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[3\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483775 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[3\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[3\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483775 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[3\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[3\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483778 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[4\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[4\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483778 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[4\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[4\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483778 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[4\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[4\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483778 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[5\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[5\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483778 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[5\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[5\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483778 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[5\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[5\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483779 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[6\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[6\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483779 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[6\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[6\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483779 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[6\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[6\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483779 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[7\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[7\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483779 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[7\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[7\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483779 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[7\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[7\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483779 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[8\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[8\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483782 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[8\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[8\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483782 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[8\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[8\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483783 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[9\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[9\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483783 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[9\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[9\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483783 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[9\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[9\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483783 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[10\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[10\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483783 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[10\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[10\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483783 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[10\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[10\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483783 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[11\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[11\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483783 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[11\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[11\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483783 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[11\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[11\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483783 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[12\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[12\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483786 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[12\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[12\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483786 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[12\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[12\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483786 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[13\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[13\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483786 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[13\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[13\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483787 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[13\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[13\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483787 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[14\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[14\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483787 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[14\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[14\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483787 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[14\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[14\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483787 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[15\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[15\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483787 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[15\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[15\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483787 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[15\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[15\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483787 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[16\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[16\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483787 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[16\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[16\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483790 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[16\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[16\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483790 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[17\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[17\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483790 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[17\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[17\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483790 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[17\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[17\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483790 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[18\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[18\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483790 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[18\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[18\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483790 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[18\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[18\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483790 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[19\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[19\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483791 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[19\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[19\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483791 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[19\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[19\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483791 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[20\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[20\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483791 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[20\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[20\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483794 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[20\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[20\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483794 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[21\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[21\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483794 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[21\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[21\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483794 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[21\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[21\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483794 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[22\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[22\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483794 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[22\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[22\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483794 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[22\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[22\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483794 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[23\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[23\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483794 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[23\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[23\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483794 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[23\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[23\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483794 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[24\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[24\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483794 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[24\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[24\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483794 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[24\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[24\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483798 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[25\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[25\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483798 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[25\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[25\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483798 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[25\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[25\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483798 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[26\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[26\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483798 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[26\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[26\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483799 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[26\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[26\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483799 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[27\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[27\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483799 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[27\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[27\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483799 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[27\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[27\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483799 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[28\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[28\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483799 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[28\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[28\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483799 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[28\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[28\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483802 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[29\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[29\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483802 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[29\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[29\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483802 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[29\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[29\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483802 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[30\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[30\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483802 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[30\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[30\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483802 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[30\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[30\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483802 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[31\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[31\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483802 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[31\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[31\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483802 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[31\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[31\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483802 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[32\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[32\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483802 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[32\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[32\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483803 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[32\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[32\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483803 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[33\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[33\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483805 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[33\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[33\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483805 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[33\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[33\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483806 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[34\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[34\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483806 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[34\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[34\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483806 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[34\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[34\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483806 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[35\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[35\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483806 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[35\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[35\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483806 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[35\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[35\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483806 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[36\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[36\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483806 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[36\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[36\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483806 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[36\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[36\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483806 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[37\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[37\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483809 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[37\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[37\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483809 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[37\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[37\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483809 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[38\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[38\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483809 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[38\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[38\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483809 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[38\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[38\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483809 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[39\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[39\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483809 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[39\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[39\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483809 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[39\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[39\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483809 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[40\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[40\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483810 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[40\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[40\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483810 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[40\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[40\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483810 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[41\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[41\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483813 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[41\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[41\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483813 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[41\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[41\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483813 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[42\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[42\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483813 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[42\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[42\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483813 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[42\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[42\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483814 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[43\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[43\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483814 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[43\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[43\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483814 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[43\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[43\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483814 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[44\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[44\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483814 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[44\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[44\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483814 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[44\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[44\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483814 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[45\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[45\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483814 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[45\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[45\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483817 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[45\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[45\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483817 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[0\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[0\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483817 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[0\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[0\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483817 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[0\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[0\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483817 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[1\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[1\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483817 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[1\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[1\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483817 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[1\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[1\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483817 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[2\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[2\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483817 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[2\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[2\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483818 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[2\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[2\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483818 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[3\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[3\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483818 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[3\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[3\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483821 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[3\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[3\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483821 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[4\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[4\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483821 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[4\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[4\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483821 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[4\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[4\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483821 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[5\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[5\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483821 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[5\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[5\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483821 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[5\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[5\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483821 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[6\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[6\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483821 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[6\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[6\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483821 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[6\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[6\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483821 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[7\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[7\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483821 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[7\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[7\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483821 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[7\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[7\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483824 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[8\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[8\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483824 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[8\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[8\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483824 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[8\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[8\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483824 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[9\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[9\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483825 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[9\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[9\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483825 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[9\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[9\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483825 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[10\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[10\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483825 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[10\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[10\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483825 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[10\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[10\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483825 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[11\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[11\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483825 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[11\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[11\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483825 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[11\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[11\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483829 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[12\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[12\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483829 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[12\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[12\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483829 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[12\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[12\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483829 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[13\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[13\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483829 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[13\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[13\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483829 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[13\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[13\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483829 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[14\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[14\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483829 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[14\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[14\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483829 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[14\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[14\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483829 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[15\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[15\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483829 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[15\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[15\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483829 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[15\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[15\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483830 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[16\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[16\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483832 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[16\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[16\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483832 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[16\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[16\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483832 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[17\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[17\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483833 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[17\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[17\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483833 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[17\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[17\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483833 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[18\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[18\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483833 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[18\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[18\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483833 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[18\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[18\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483833 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[19\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[19\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483833 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[19\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[19\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483833 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[19\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[19\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483833 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[20\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[20\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483836 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[20\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[20\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483836 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[20\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[20\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483836 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[21\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[21\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483836 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[21\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[21\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483836 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[21\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[21\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483837 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[22\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[22\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483837 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[22\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[22\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483837 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[22\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[22\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483837 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[23\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[23\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483837 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[23\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[23\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483837 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[23\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[23\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483837 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[24\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[24\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483840 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[24\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[24\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483840 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[24\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[24\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483840 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[25\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[25\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483840 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[25\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[25\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483841 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[25\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[25\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483841 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[26\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[26\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483841 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[26\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[26\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483841 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[26\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[26\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483841 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[27\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[27\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483841 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[27\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[27\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483841 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[27\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[27\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483841 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[28\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[28\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483841 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[28\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[28\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483845 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[28\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[28\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483846 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[29\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[29\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483846 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[29\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[29\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483846 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[29\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[29\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483846 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[30\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[30\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483846 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[30\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[30\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483846 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[30\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[30\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483846 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[31\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[31\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483846 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[31\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[31\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483846 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[31\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[31\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483846 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[32\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[32\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483847 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[32\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[32\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483849 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[32\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[32\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483849 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[33\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[33\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483850 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[33\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[33\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483850 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[33\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[33\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483850 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[34\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[34\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483850 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[34\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[34\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483850 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[34\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[34\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483850 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[35\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[35\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483850 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[35\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[35\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483850 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[35\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[35\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483851 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[36\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[36\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483851 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[36\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[36\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483854 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[36\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[36\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483854 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[37\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[37\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483854 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[37\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[37\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483854 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[37\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[37\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483854 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[38\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[38\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483854 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[38\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[38\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483854 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[38\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[38\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483854 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[39\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[39\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483854 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[39\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[39\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483854 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[39\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[39\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483854 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[40\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[40\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483854 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[40\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[40\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483854 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[40\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[40\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483858 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[41\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[41\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483858 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[41\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[41\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483858 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[41\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[41\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483858 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[42\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[42\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483858 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[42\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[42\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483858 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[42\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[42\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483858 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[43\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[43\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483858 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[43\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[43\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483858 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[43\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[43\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483858 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[44\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[44\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483858 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[44\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[44\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483858 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[44\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[44\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483862 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[45\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[45\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483862 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[45\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[45\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483862 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[45\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[45\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483862 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[0\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[0\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483862 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[0\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[0\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483862 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[0\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[0\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483862 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[1\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[1\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483862 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[1\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[1\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483862 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[1\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[1\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483862 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[2\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[2\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483862 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[2\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[2\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483863 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[2\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[2\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483863 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[3\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[3\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483865 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[3\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[3\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483865 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[3\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[3\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483865 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[4\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[4\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483867 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[4\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[4\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483867 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[4\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[4\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483867 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[5\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[5\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483867 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[5\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[5\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483867 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[5\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[5\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483867 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[6\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[6\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483867 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[6\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[6\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483867 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[6\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[6\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483867 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[7\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[7\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483870 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[7\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[7\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483870 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[7\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[7\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483871 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[8\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[8\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483871 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[8\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[8\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483871 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[8\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[8\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483871 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[9\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[9\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483871 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[9\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[9\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483871 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[9\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[9\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483871 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[10\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[10\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483871 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[10\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[10\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483871 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[10\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[10\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483871 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[11\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[11\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483871 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[11\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[11\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483874 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[11\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[11\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483874 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[12\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[12\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483874 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[12\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[12\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483874 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[12\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[12\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483874 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[13\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[13\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483874 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[13\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[13\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483875 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[13\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[13\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483875 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[14\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[14\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483875 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[14\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[14\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483875 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[14\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[14\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483875 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[15\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[15\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483875 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[15\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[15\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483879 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[15\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[15\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483879 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[16\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[16\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483879 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[16\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[16\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483879 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[16\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[16\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483879 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[17\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[17\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483880 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[17\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[17\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483880 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[17\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[17\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483880 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[18\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[18\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483880 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[18\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[18\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483880 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[18\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[18\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483880 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[19\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[19\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483880 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[19\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[19\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483883 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[19\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[19\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483883 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[20\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[20\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483883 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[20\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[20\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483883 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[20\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[20\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483883 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[21\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[21\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483883 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[21\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[21\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483883 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[21\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[21\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483883 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[22\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[22\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483883 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[22\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[22\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483883 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[22\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[22\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483883 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[23\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[23\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483883 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[23\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[23\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483883 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[23\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[23\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483886 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[24\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[24\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483886 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[24\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[24\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483887 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[24\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[24\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483887 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[25\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[25\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483887 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[25\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[25\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483887 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[25\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[25\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483887 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[26\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[26\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483887 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[26\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[26\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483887 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[26\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[26\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483887 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[27\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[27\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483887 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[27\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[27\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483887 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[27\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[27\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483890 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[28\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[28\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483890 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[28\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[28\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483890 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[28\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[28\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483890 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[29\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[29\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483890 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[29\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[29\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483891 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[29\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[29\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483891 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[30\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[30\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483891 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[30\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[30\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483891 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[30\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[30\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483891 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[31\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[31\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483891 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[31\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[31\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483891 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[31\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[31\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483895 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[32\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[32\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483895 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[32\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[32\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483895 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[32\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[32\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483895 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[33\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[33\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483895 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[33\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[33\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483895 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[33\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[33\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483895 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[34\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[34\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483895 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[34\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[34\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483895 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[34\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[34\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483896 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[35\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[35\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483896 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[35\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[35\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483896 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[35\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[35\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483896 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[36\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[36\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483899 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[36\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[36\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483899 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[36\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[36\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483899 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[37\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[37\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483899 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[37\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[37\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483899 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[37\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[37\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483899 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[38\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[38\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483899 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[38\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[38\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483900 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[38\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[38\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483900 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[39\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[39\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483900 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[39\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[39\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483900 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[39\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[39\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483900 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[40\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[40\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483903 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[40\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[40\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483903 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[40\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[40\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483903 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[41\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[41\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483903 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[41\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[41\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483903 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[41\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[41\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483903 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[42\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[42\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483903 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[42\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[42\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483903 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[42\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[42\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483903 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[43\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[43\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483903 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[43\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[43\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483904 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[43\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[43\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483904 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[44\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[44\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483904 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[44\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[44\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483907 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[44\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[44\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483907 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[45\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[45\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483907 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[45\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[45\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483907 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[45\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[45\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483907 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[0\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[0\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483907 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[0\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[0\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483907 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[0\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[0\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483907 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[1\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[1\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483907 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[1\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[1\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483907 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[1\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[1\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483907 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[2\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[2\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483907 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[2\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[2\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483911 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[2\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[2\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483911 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[3\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[3\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483911 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[3\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[3\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483911 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[3\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[3\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483911 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[4\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[4\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483911 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[4\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[4\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483911 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[4\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[4\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483911 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[5\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[5\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483912 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[5\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[5\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483912 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[5\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[5\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483912 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[6\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[6\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483912 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[6\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[6\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483915 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[6\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[6\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483915 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[7\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[7\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483915 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[7\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[7\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483915 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[7\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[7\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483915 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[8\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[8\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483915 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[8\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[8\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483915 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[8\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[8\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483915 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[9\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[9\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483915 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[9\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[9\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483916 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[9\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[9\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483916 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[10\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[10\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483916 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[10\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[10\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483916 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[10\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[10\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483919 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[11\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[11\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483919 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[11\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[11\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483919 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[11\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[11\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483919 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[12\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[12\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483919 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[12\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[12\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483919 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[12\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[12\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483919 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[13\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[13\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483919 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[13\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[13\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483920 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[13\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[13\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483920 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[14\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[14\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483920 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[14\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[14\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483920 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[14\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[14\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483923 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[15\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[15\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483923 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[15\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[15\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483923 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[15\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[15\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483923 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[16\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[16\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483923 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[16\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[16\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483923 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[16\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[16\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483924 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[17\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[17\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483924 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[17\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[17\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483924 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[17\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[17\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483924 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[18\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[18\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483924 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[18\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[18\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483924 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[18\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[18\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483924 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[19\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[19\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483928 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[19\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[19\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483928 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[19\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[19\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483928 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[20\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[20\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483928 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[20\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[20\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483928 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[20\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[20\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483928 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[21\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[21\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483928 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[21\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[21\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483928 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[21\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[21\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483929 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[22\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[22\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483929 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[22\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[22\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483929 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[22\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[22\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483929 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[23\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[23\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483931 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[23\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[23\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483932 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[23\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[23\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483932 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[24\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[24\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483932 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[24\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[24\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483932 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[24\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[24\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483932 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[25\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[25\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483932 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[25\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[25\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483932 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[25\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[25\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483932 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[26\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[26\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483932 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[26\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[26\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483933 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[26\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[26\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483933 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[27\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[27\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483935 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[27\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[27\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483936 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[27\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[27\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483936 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[28\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[28\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483936 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[28\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[28\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483936 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[28\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[28\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483936 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[29\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[29\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483936 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[29\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[29\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483936 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[29\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[29\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483936 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[30\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[30\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483936 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[30\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[30\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483936 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[30\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[30\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483936 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[31\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[31\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483936 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[31\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[31\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483939 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[31\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[31\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483939 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[32\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[32\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483939 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[32\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[32\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483940 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[32\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[32\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483940 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[33\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[33\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483940 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[33\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[33\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483940 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[33\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[33\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483940 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[34\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[34\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483940 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[34\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[34\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483940 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[34\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[34\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483940 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[35\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[35\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483940 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[35\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[35\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483944 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[35\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[35\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483944 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[36\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[36\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483944 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[36\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[36\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483944 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[36\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[36\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483944 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[37\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[37\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483944 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[37\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[37\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483945 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[37\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[37\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483945 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[38\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[38\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483945 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[38\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[38\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483945 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[38\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[38\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483945 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[39\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[39\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483945 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[39\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[39\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483977 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[39\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[39\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483977 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[40\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[40\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483977 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[40\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[40\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483977 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[40\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[40\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483978 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[41\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[41\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483978 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[41\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[41\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483978 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[41\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[41\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483978 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[42\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[42\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483978 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[42\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[42\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483978 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[42\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[42\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483978 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[43\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[43\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483978 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[43\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[43\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483978 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[43\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[43\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483980 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[44\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[44\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483980 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[44\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[44\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483980 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[44\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[44\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483980 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[45\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[45\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483980 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[45\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[45\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483980 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[45\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[45\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483981 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[0\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[0\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483981 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[0\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[0\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483981 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[0\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[0\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483981 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[1\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[1\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483981 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[1\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[1\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483981 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[1\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[1\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483983 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[2\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[2\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483983 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[2\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[2\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483983 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[2\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[2\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483983 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[3\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[3\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483983 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[3\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[3\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483983 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[3\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[3\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483983 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[4\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[4\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483983 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[4\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[4\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483983 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[4\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[4\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483983 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[5\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[5\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483983 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[5\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[5\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483983 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[5\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[5\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483983 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[6\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[6\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483986 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[6\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[6\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483986 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[6\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[6\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483986 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[7\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[7\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483986 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[7\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[7\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483986 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[7\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[7\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483986 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[8\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[8\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483986 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[8\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[8\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483986 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[8\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[8\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483987 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[9\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[9\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483987 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[9\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[9\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483987 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[9\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[9\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483987 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[10\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[10\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483988 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[10\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[10\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483988 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[10\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[10\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483989 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[11\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[11\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483989 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[11\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[11\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483989 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[11\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[11\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483989 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[12\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[12\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483989 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[12\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[12\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483989 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[12\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[12\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483989 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[13\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[13\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483989 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[13\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[13\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483989 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[13\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[13\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483989 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[14\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[14\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483989 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[14\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[14\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483991 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[14\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[14\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483991 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[15\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[15\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483991 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[15\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[15\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483991 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[15\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[15\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483991 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[16\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[16\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483991 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[16\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[16\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483992 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[16\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[16\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483992 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[17\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[17\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483992 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[17\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[17\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483992 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[17\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[17\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483992 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[18\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[18\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483992 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[18\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[18\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483994 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[18\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[18\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483994 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[19\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[19\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483994 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[19\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[19\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483994 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[19\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[19\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483994 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[20\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[20\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483994 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[20\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[20\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483994 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[20\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[20\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483994 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[21\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[21\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483994 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[21\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[21\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483994 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[21\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[21\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483994 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[22\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[22\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483994 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[22\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[22\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483997 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[22\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[22\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483997 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[23\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[23\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483997 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[23\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[23\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483997 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[23\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[23\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483997 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[24\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[24\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483998 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[24\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[24\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483998 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[24\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[24\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483998 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[25\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[25\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483998 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[25\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[25\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483998 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[25\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[25\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483998 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[26\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[26\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483998 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[26\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[26\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282483998 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[26\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[26\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484000 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[27\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[27\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484000 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[27\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[27\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484000 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[27\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[27\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484000 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[28\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[28\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484000 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[28\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[28\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484000 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[28\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[28\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484000 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[29\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[29\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484000 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[29\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[29\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484000 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[29\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[29\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484001 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[30\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[30\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484001 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[30\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[30\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484001 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[30\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[30\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484002 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[31\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[31\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484003 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[31\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[31\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484003 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[31\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[31\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484003 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[32\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[32\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484003 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[32\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[32\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484003 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[32\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[32\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484003 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[33\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[33\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484003 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[33\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[33\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484003 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[33\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[33\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484003 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[34\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[34\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484003 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[34\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[34\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484003 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[34\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[34\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484005 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[35\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[35\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484005 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[35\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[35\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484005 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[35\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[35\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484005 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[36\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[36\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484005 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[36\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[36\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484006 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[36\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[36\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484006 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[37\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[37\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484006 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[37\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[37\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484006 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[37\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[37\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484006 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[38\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[38\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484006 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[38\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[38\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484006 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[38\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[38\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484006 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[39\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[39\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484008 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[39\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[39\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484009 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[39\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[39\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484009 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[40\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[40\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484009 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[40\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[40\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484009 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[40\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[40\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484009 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[41\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[41\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484009 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[41\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[41\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484009 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[41\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[41\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484009 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[42\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[42\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484009 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[42\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[42\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484009 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[42\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[42\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484009 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[43\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[43\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484011 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[43\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[43\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484011 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[43\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[43\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484011 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[44\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[44\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484011 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[44\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[44\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484011 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[44\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[44\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484011 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[45\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[45\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484012 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[45\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[45\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484012 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[45\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[45\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484012 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[0\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[0\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484012 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[0\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[0\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484012 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[0\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[0\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484012 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[1\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[1\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484012 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[1\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[1\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484014 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[1\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[1\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484014 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[2\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[2\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484014 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[2\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[2\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484014 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[2\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[2\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484014 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[3\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[3\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484014 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[3\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[3\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484015 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[3\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[3\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484015 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[4\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[4\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484015 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[4\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[4\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484015 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[4\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[4\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484015 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[5\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[5\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484015 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[5\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[5\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484017 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[5\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[5\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484017 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[6\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[6\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484017 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[6\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[6\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484017 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[6\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[6\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484017 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[7\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[7\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484017 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[7\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[7\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484018 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[7\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[7\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484018 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[8\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[8\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484018 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[8\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[8\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484018 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[8\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[8\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484018 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[9\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[9\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484018 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[9\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[9\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484021 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[9\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[9\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484021 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[10\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[10\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484021 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[10\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[10\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484021 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[10\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[10\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484021 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[11\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[11\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484021 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[11\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[11\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484021 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[11\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[11\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484021 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[12\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[12\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484021 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[12\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[12\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484021 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[12\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[12\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484021 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[13\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[13\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484021 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[13\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[13\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484021 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[13\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[13\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484023 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[14\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[14\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484023 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[14\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[14\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484023 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[14\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[14\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484023 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[15\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[15\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484023 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[15\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[15\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484023 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[15\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[15\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484023 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[16\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[16\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484024 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[16\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[16\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484024 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[16\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[16\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484024 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[17\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[17\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484024 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[17\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[17\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484024 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[17\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[17\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484026 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[18\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[18\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484026 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[18\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[18\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484026 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[18\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[18\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484026 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[19\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[19\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484026 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[19\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[19\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484026 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[19\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[19\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484026 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[20\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[20\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484026 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[20\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[20\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484026 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[20\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[20\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484026 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[21\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[21\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484026 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[21\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[21\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484026 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[21\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[21\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484027 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[22\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[22\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484028 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[22\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[22\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484028 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[22\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[22\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484028 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[23\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[23\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484028 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[23\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[23\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484029 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[23\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[23\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484029 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[24\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[24\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484029 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[24\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[24\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484029 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[24\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[24\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484029 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[25\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[25\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484029 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[25\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[25\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484029 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[25\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[25\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484029 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[26\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[26\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484032 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[26\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[26\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484032 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[26\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[26\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484032 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[27\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[27\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484032 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[27\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[27\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484032 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[27\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[27\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484033 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[28\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[28\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484033 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[28\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[28\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484033 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[28\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[28\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484033 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[29\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[29\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484033 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[29\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[29\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484033 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[29\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[29\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484033 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[30\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[30\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484035 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[30\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[30\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484035 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[30\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[30\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484035 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[31\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[31\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484035 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[31\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[31\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484035 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[31\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[31\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484035 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[32\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[32\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484035 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[32\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[32\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484036 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[32\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[32\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484036 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[33\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[33\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484036 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[33\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[33\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484036 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[33\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[33\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484036 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[34\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[34\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484036 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[34\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[34\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484038 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[34\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[34\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484038 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[35\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[35\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484038 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[35\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[35\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484038 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[35\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[35\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484038 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[36\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[36\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484038 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[36\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[36\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484038 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[36\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[36\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484038 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[37\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[37\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484038 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[37\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[37\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484039 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[37\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[37\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484039 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[38\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[38\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484039 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[38\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[38\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484041 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[38\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[38\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484041 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[39\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[39\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484041 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[39\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[39\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484041 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[39\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[39\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484041 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[40\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[40\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484041 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[40\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[40\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484041 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[40\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[40\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484041 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[41\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[41\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484041 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[41\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[41\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484041 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[41\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[41\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484041 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[42\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[42\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484041 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[42\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[42\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484044 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[42\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[42\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484044 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[43\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[43\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484044 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[43\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[43\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484044 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[43\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[43\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484044 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[44\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[44\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484044 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[44\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[44\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484044 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[44\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[44\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484045 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[45\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[45\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484045 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[45\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[45\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484045 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[45\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[45\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484045 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[0\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[0\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484045 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[0\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[0\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484045 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[0\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[0\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484046 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[1\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[1\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484047 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[1\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[1\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484047 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[1\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[1\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484047 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[2\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[2\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484047 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[2\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[2\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484047 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[2\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[2\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484047 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[3\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[3\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484047 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[3\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[3\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484047 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[3\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[3\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484047 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[4\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[4\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484047 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[4\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[4\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484047 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[4\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[4\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484049 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[5\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[5\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484049 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[5\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[5\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484049 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[5\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[5\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484050 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[6\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[6\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484050 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[6\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[6\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484050 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[6\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[6\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484050 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[7\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[7\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484050 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[7\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[7\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484050 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[7\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[7\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484050 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[8\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[8\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484050 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[8\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[8\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484050 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[8\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[8\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484050 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[9\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[9\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484052 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[9\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[9\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484052 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[9\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[9\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484052 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[10\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[10\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484052 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[10\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[10\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484053 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[10\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[10\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484053 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[11\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[11\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484053 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[11\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[11\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484053 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[11\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[11\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484053 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[12\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[12\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484053 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[12\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[12\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484053 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[12\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[12\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484053 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[13\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[13\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484056 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[13\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[13\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484056 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[13\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[13\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484056 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[14\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[14\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484056 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[14\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[14\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484056 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[14\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[14\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484056 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[15\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[15\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484056 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[15\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[15\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484056 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[15\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[15\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484056 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[16\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[16\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484056 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[16\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[16\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484056 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[16\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[16\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484057 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[17\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[17\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484058 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[17\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[17\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484058 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[17\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[17\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484058 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[18\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[18\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484058 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[18\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[18\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484059 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[18\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[18\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484059 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[19\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[19\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484059 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[19\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[19\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484059 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[19\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[19\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484059 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[20\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[20\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484059 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[20\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[20\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484059 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[20\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[20\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484059 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[21\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[21\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484059 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[21\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[21\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484061 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[21\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[21\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484061 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[22\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[22\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484061 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[22\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[22\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484061 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[22\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[22\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484061 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[23\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[23\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484062 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[23\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[23\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484062 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[23\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[23\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484062 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[24\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[24\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484062 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[24\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[24\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484062 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[24\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[24\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484062 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[25\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[25\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484062 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[25\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[25\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484064 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[25\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[25\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484064 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[26\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[26\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484064 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[26\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[26\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484064 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[26\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[26\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484064 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[27\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[27\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484064 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[27\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[27\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484065 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[27\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[27\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484065 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[28\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[28\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484065 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[28\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[28\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484065 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[28\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[28\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484065 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[29\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[29\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484065 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[29\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[29\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484065 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[29\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[29\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484068 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[30\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[30\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484068 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[30\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[30\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484068 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[30\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[30\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484068 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[31\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[31\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484068 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[31\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[31\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484068 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[31\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[31\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484069 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[32\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[32\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484069 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[32\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[32\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484069 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[32\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[32\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484069 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[33\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[33\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484069 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[33\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[33\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484069 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[33\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[33\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484071 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[34\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[34\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484071 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[34\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[34\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484071 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[34\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[34\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484071 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[35\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[35\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484071 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[35\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[35\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484071 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[35\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[35\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484071 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[36\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[36\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484071 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[36\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[36\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484071 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[36\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[36\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484071 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[37\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[37\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484072 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[37\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[37\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484072 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[37\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[37\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484073 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[38\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[38\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484074 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[38\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[38\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484074 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[38\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[38\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484074 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[39\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[39\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484074 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[39\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[39\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484074 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[39\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[39\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484074 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[40\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[40\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484074 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[40\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[40\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484074 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[40\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[40\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484074 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[41\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[41\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484074 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[41\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[41\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484074 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[41\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[41\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484074 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[42\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[42\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484076 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[42\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[42\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484076 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[42\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[42\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484076 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[43\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[43\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484076 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[43\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[43\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484076 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[43\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[43\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484076 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[44\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[44\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484077 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[44\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[44\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484077 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[44\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[44\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484077 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[45\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[45\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484077 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[45\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[45\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484077 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[45\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[45\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484077 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[0\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[0\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484080 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[0\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[0\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484080 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[0\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[0\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484080 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[1\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[1\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484080 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[1\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[1\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484080 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[1\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[1\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484080 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[2\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[2\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484080 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[2\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[2\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484080 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[2\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[2\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484080 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[3\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[3\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484080 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[3\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[3\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484080 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[3\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[3\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484080 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[4\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[4\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484081 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[4\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[4\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484082 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[4\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[4\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484082 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[5\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[5\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484082 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[5\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[5\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484082 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[5\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[5\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484083 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[6\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[6\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484083 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[6\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[6\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484083 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[6\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[6\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484083 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[7\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[7\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484083 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[7\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[7\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484083 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[7\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[7\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484083 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[8\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[8\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484083 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[8\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[8\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484085 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[8\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[8\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484085 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[9\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[9\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484085 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[9\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[9\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484085 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[9\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[9\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484085 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[10\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[10\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484085 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[10\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[10\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484085 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[10\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[10\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484086 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[11\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[11\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484086 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[11\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[11\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484086 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[11\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[11\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484086 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[12\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[12\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484086 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[12\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[12\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484088 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[12\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[12\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484088 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[13\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[13\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484088 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[13\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[13\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484088 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[13\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[13\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484088 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[14\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[14\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484088 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[14\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[14\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484088 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[14\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[14\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484088 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[15\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[15\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484088 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[15\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[15\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484088 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[15\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[15\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484089 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[16\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[16\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484089 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[16\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[16\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484089 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[16\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[16\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484091 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[17\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[17\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484091 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[17\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[17\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484091 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[17\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[17\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484091 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[18\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[18\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484092 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[18\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[18\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484092 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[18\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[18\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484092 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[19\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[19\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484092 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[19\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[19\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484092 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[19\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[19\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484092 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[20\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[20\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484092 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[20\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[20\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484092 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[20\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[20\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484094 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[21\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[21\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484094 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[21\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[21\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484094 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[21\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[21\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484094 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[22\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[22\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484094 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[22\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[22\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484094 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[22\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[22\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484094 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[23\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[23\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484094 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[23\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[23\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484094 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[23\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[23\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484095 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[24\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[24\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484095 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[24\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[24\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484095 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[24\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[24\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484095 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[25\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[25\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484097 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[25\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[25\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484097 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[25\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[25\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484097 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[26\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[26\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484097 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[26\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[26\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484097 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[26\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[26\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484097 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[27\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[27\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484097 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[27\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[27\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484098 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[27\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[27\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484098 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[28\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[28\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484098 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[28\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[28\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484098 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[28\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[28\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484098 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[29\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[29\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484100 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[29\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[29\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484100 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[29\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[29\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484100 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[30\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[30\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484100 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[30\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[30\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484100 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[30\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[30\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484100 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[31\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[31\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484100 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[31\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[31\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484100 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[31\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[31\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484100 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[32\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[32\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484100 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[32\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[32\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484100 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[32\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[32\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484101 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[33\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[33\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484103 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[33\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[33\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484103 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[33\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[33\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484103 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[34\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[34\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484103 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[34\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[34\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484104 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[34\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[34\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484104 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[35\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[35\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484104 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[35\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[35\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484104 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[35\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[35\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484104 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[36\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[36\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484104 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[36\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[36\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484104 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[36\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[36\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484104 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[37\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[37\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484104 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[37\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[37\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484106 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[37\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[37\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484106 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[38\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[38\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484106 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[38\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[38\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484106 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[38\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[38\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484106 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[39\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[39\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484106 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[39\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[39\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484106 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[39\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[39\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484106 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[40\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[40\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484107 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[40\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[40\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484107 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[40\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[40\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484107 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[41\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[41\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484107 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[41\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[41\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484109 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[41\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[41\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484109 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[42\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[42\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484109 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[42\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[42\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484109 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[42\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[42\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484109 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[43\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[43\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484109 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[43\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[43\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484109 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[43\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[43\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484110 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[44\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[44\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484110 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[44\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[44\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484110 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[44\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[44\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484110 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[45\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[45\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484110 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[45\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[45\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484112 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[45\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[45\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484112 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[0\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[0\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484112 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[0\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[0\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484112 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[0\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[0\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484112 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[1\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[1\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484113 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[1\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[1\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484113 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[1\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[1\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484113 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[2\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[2\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484113 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[2\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[2\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484113 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[2\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[2\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484113 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[3\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[3\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484113 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[3\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[3\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484113 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[3\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[3\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484116 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[4\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[4\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484116 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[4\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[4\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484116 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[4\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[4\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484116 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[5\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[5\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484116 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[5\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[5\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484116 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[5\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[5\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484117 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[6\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[6\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484117 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[6\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[6\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484117 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[6\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[6\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484117 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[7\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[7\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484117 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[7\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[7\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484117 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[7\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[7\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484119 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[8\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[8\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484119 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[8\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[8\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484119 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[8\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[8\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484119 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[9\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[9\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484119 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[9\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[9\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484119 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[9\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[9\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484119 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[10\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[10\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484119 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[10\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[10\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484119 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[10\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[10\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484119 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[11\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[11\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484119 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[11\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[11\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484120 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[11\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[11\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484120 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[12\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[12\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484121 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[12\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[12\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484121 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[12\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[12\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484122 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[13\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[13\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484122 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[13\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[13\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484122 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[13\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[13\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484122 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[14\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[14\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484122 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[14\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[14\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484122 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[14\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[14\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484122 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[15\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[15\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484122 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[15\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[15\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484122 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[15\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[15\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484122 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[16\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[16\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484124 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[16\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[16\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484124 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[16\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[16\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484124 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[17\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[17\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484124 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[17\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[17\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484124 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[17\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[17\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484124 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[18\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[18\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484125 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[18\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[18\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484125 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[18\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[18\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484125 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[19\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[19\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484125 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[19\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[19\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484125 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[19\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[19\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484125 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[20\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[20\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484127 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[20\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[20\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484128 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[20\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[20\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484128 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[21\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[21\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484128 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[21\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[21\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484128 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[21\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[21\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484128 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[22\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[22\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484128 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[22\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[22\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484128 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[22\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[22\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484128 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[23\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[23\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484128 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[23\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[23\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484128 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[23\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[23\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484128 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[24\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[24\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484128 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[24\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[24\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484130 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[24\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[24\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484130 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[25\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[25\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484131 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[25\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[25\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484131 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[25\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[25\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484131 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[26\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[26\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484131 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[26\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[26\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484131 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[26\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[26\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484131 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[27\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[27\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484131 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[27\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[27\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484131 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[27\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[27\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484132 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[28\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[28\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484132 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[28\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[28\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484133 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[28\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[28\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484134 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[29\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[29\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484134 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[29\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[29\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484134 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[29\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[29\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484134 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[30\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[30\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484134 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[30\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[30\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484134 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[30\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[30\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484134 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[31\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[31\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484134 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[31\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[31\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484134 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[31\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[31\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484135 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[32\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[32\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484135 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[32\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[32\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484135 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[32\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[32\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484137 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[33\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[33\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484137 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[33\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[33\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484137 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[33\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[33\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484137 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[34\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[34\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484137 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[34\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[34\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484137 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[34\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[34\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484137 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[35\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[35\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484137 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[35\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[35\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484137 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[35\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[35\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484137 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[36\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[36\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484137 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[36\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[36\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484137 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[36\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[36\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484140 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[37\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[37\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484140 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[37\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[37\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484140 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[37\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[37\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484140 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[38\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[38\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484140 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[38\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[38\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484140 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[38\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[38\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484140 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[39\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[39\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484140 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[39\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[39\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484141 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[39\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[39\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484141 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[40\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[40\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484141 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[40\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[40\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484141 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[40\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[40\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484142 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[41\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[41\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484142 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[41\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[41\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484143 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[41\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[41\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484143 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[42\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[42\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484143 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[42\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[42\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484143 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[42\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[42\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484143 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[43\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[43\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484143 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[43\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[43\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484143 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[43\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[43\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484143 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[44\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[44\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484143 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[44\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[44\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484143 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[44\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[44\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484143 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[45\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[45\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484145 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[45\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[45\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484145 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[45\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[45\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484145 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[0\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[0\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484145 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[0\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[0\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484145 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[0\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[0\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484146 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[1\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[1\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484146 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[1\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[1\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484146 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[1\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[1\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484146 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[2\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[2\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484146 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[2\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[2\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484146 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[2\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[2\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484146 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[3\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[3\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484148 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[3\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[3\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484148 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[3\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[3\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484148 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[4\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[4\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484148 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[4\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[4\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484148 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[4\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[4\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484148 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[5\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[5\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484148 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[5\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[5\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484148 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[5\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[5\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484149 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[6\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[6\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484149 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[6\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[6\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484149 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[6\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[6\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484149 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[7\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[7\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484149 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[7\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[7\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484152 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[7\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[7\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484152 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[8\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[8\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484152 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[8\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[8\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484152 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[8\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[8\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484152 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[9\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[9\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484152 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[9\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[9\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484152 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[9\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[9\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484152 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[10\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[10\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484153 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[10\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[10\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484153 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[10\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[10\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484153 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[11\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[11\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484153 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[11\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[11\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484155 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[11\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[11\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484155 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[12\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[12\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484155 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[12\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[12\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484155 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[12\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[12\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484155 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[13\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[13\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484155 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[13\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[13\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484155 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[13\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[13\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484155 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[14\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[14\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484155 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[14\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[14\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484156 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[14\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[14\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484156 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[15\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[15\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484156 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[15\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[15\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484158 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[15\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[15\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484158 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[16\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[16\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484158 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[16\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[16\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484158 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[16\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[16\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484158 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[17\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[17\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484158 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[17\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[17\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484158 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[17\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[17\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484158 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[18\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[18\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484158 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[18\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[18\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484158 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[18\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[18\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484158 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[19\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[19\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484159 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[19\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[19\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484159 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[19\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[19\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484160 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[20\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[20\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484161 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[20\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[20\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484161 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[20\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[20\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484161 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[21\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[21\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484161 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[21\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[21\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484161 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[21\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[21\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484161 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[22\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[22\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484161 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[22\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[22\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484161 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[22\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[22\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484161 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[23\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[23\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484161 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[23\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[23\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484161 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[23\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[23\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484164 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[24\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[24\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484164 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[24\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[24\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484164 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[24\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[24\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484164 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[25\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[25\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484164 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[25\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[25\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484164 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[25\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[25\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484164 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[26\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[26\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484165 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[26\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[26\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484165 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[26\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[26\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484165 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[27\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[27\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484165 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[27\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[27\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484165 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[27\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[27\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484165 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[28\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[28\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484167 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[28\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[28\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484167 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[28\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[28\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484167 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[29\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[29\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484167 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[29\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[29\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484167 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[29\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[29\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484167 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[30\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[30\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484167 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[30\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[30\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484167 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[30\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[30\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484167 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[31\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[31\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484167 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[31\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[31\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484167 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[31\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[31\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484168 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[32\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[32\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484169 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[32\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[32\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484170 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[32\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[32\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484170 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[33\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[33\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484170 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[33\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[33\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484170 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[33\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[33\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484170 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[34\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[34\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484170 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[34\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[34\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484171 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[34\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[34\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484171 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[35\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[35\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484171 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[35\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[35\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484171 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[35\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[35\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484171 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[36\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[36\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484173 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[36\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[36\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484173 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[36\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[36\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484173 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[37\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[37\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484173 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[37\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[37\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484173 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[37\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[37\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484173 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[38\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[38\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484174 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[38\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[38\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484174 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[38\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[38\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484174 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[39\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[39\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484174 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[39\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[39\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484174 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[39\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[39\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484174 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[40\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[40\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484174 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[40\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[40\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484177 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[40\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[40\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484177 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[41\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[41\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484177 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[41\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[41\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484177 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[41\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[41\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484177 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[42\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[42\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484177 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[42\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[42\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484177 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[42\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[42\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484178 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[43\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[43\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484178 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[43\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[43\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484178 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[43\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[43\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484178 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[44\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[44\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484178 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[44\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[44\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484180 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[44\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[44\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484180 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[45\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[45\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484180 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[45\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[45\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484180 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[45\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[45\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484180 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[0\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[0\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484180 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[0\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[0\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484180 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[0\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[0\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484181 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[1\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[1\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484181 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[1\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[1\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484181 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[1\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[1\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484181 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[2\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[2\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484181 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[2\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[2\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484183 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[2\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[2\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484183 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[3\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[3\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484183 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[3\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[3\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484183 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[3\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[3\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484183 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[4\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[4\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484183 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[4\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[4\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484183 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[4\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[4\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484183 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[5\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[5\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484184 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[5\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[5\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484184 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[5\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[5\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484184 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[6\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[6\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484184 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[6\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[6\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484184 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[6\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[6\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484186 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[7\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[7\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484186 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[7\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[7\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484186 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[7\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[7\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484186 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[8\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[8\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484186 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[8\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[8\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484186 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[8\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[8\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484186 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[9\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[9\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484186 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[9\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[9\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484186 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[9\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[9\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484187 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[10\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[10\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484187 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[10\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[10\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484187 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[10\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[10\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484189 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[11\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[11\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484189 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[11\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[11\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484189 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[11\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[11\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484190 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[12\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[12\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484190 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[12\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[12\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484190 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[12\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[12\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484190 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[13\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[13\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484190 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[13\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[13\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484190 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[13\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[13\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484190 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[14\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[14\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484190 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[14\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[14\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484190 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[14\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[14\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484190 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[15\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[15\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484192 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[15\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[15\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484192 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[15\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[15\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484192 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[16\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[16\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484192 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[16\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[16\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484192 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[16\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[16\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484193 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[17\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[17\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484193 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[17\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[17\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484193 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[17\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[17\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484193 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[18\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[18\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484193 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[18\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[18\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484193 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[18\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[18\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484194 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[19\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[19\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484195 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[19\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[19\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484195 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[19\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[19\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484196 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[20\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[20\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484196 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[20\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[20\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484196 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[20\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[20\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484196 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[21\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[21\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484196 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[21\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[21\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484196 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[21\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[21\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484196 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[22\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[22\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484196 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[22\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[22\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484197 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[22\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[22\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484197 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[23\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[23\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484199 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[23\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[23\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484199 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[23\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[23\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484199 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[24\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[24\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484199 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[24\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[24\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484199 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[24\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[24\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484199 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[25\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[25\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484199 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[25\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[25\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484199 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[25\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[25\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484200 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[26\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[26\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484200 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[26\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[26\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484200 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[26\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[26\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484200 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[27\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[27\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484200 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[27\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[27\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484202 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[27\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[27\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484203 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[28\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[28\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484203 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[28\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[28\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484203 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[28\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[28\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484203 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[29\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[29\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484203 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[29\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[29\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484203 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[29\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[29\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484203 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[30\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[30\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484204 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[30\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[30\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484204 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[30\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[30\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484204 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[31\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[31\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484204 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[31\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[31\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484206 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[31\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[31\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484206 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[32\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[32\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484206 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[32\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[32\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484206 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[32\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[32\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484206 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[33\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[33\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484206 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[33\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[33\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484206 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[33\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[33\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484207 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[34\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[34\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484207 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[34\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[34\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484207 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[34\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[34\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484207 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[35\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[35\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484207 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[35\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[35\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484207 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[35\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[35\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484209 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[36\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[36\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484209 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[36\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[36\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484209 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[36\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[36\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484209 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[37\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[37\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484209 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[37\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[37\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484209 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[37\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[37\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484210 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[38\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[38\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484210 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[38\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[38\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484210 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[38\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[38\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484210 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[39\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[39\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484210 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[39\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[39\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484210 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[39\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[39\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484212 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[40\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[40\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484212 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[40\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[40\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484212 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[40\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[40\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484213 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[41\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[41\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484213 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[41\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[41\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484213 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[41\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[41\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484213 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[42\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[42\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484213 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[42\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[42\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484213 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[42\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[42\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484213 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[43\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[43\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484213 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[43\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[43\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484213 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[43\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[43\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484216 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[44\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[44\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484216 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[44\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[44\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484217 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[44\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[44\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484217 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[45\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[45\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484217 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[45\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[45\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484217 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[45\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[45\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484217 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[0\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[0\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484217 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[0\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[0\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484217 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[0\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[0\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484217 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[1\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[1\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484218 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[1\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[1\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484218 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[1\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[1\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484218 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[2\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[2\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484219 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[2\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[2\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484220 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[2\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[2\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484220 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[3\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[3\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484220 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[3\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[3\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484220 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[3\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[3\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484220 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[4\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[4\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484220 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[4\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[4\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484220 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[4\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[4\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484220 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[5\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[5\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484220 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[5\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[5\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484220 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[5\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[5\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484220 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[6\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[6\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484222 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[6\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[6\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484222 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[6\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[6\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484222 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[7\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[7\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484223 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[7\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[7\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484223 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[7\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[7\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484223 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[8\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[8\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484223 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[8\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[8\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484223 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[8\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[8\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484223 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[9\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[9\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484223 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[9\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[9\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484223 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[9\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[9\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484223 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[10\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[10\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484223 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[10\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[10\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484225 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[10\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[10\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484225 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[11\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[11\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484225 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[11\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[11\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484225 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[11\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[11\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484225 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[12\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[12\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484225 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[12\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[12\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484226 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[12\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[12\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484226 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[13\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[13\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484226 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[13\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[13\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484226 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[13\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[13\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484226 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[14\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[14\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484226 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[14\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[14\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484229 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[14\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[14\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484229 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[15\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[15\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484229 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[15\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[15\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484229 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[15\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[15\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484229 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[16\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[16\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484229 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[16\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[16\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484230 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[16\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[16\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484230 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[17\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[17\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484230 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[17\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[17\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484230 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[17\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[17\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484230 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[18\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[18\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484230 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[18\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[18\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484233 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[18\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[18\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484233 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[19\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[19\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484233 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[19\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[19\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484233 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[19\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[19\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484233 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[20\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[20\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484233 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[20\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[20\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484233 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[20\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[20\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484233 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[21\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[21\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484233 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[21\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[21\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484233 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[21\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[21\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484233 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[22\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[22\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484233 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[22\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[22\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484233 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[22\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[22\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484236 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[23\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[23\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484236 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[23\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[23\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484236 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[23\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[23\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484236 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[24\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[24\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484236 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[24\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[24\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484236 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[24\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[24\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484236 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[25\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[25\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484236 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[25\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[25\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484236 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[25\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[25\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484236 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[26\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[26\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484236 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[26\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[26\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484236 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[26\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[26\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484239 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[27\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[27\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484239 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[27\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[27\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484239 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[27\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[27\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484239 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[28\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[28\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484239 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[28\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[28\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484239 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[28\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[28\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484239 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[29\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[29\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484239 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[29\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[29\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484239 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[29\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[29\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484239 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[30\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[30\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484239 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[30\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[30\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484239 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[30\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[30\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484243 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[31\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[31\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484243 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[31\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[31\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484243 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[31\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[31\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484243 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[32\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[32\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484243 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[32\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[32\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484243 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[32\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[32\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484243 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[33\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[33\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484243 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[33\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[33\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484244 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[33\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[33\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484244 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[34\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[34\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484244 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[34\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[34\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484244 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[34\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[34\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484244 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[35\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[35\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484245 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[35\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[35\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484246 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[35\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[35\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484246 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[36\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[36\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484246 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[36\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[36\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484246 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[36\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[36\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484246 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[37\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[37\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484246 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[37\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[37\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484246 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[37\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[37\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484246 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[38\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[38\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484246 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[38\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[38\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484246 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[38\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[38\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484247 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[39\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[39\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484248 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[39\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[39\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484248 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[39\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[39\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484249 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[40\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[40\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484249 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[40\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[40\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484249 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[40\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[40\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484249 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[41\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[41\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484249 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[41\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[41\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484249 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[41\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[41\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484249 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[42\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[42\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484249 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[42\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[42\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484250 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[42\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[42\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484250 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[43\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[43\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484250 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[43\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[43\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484252 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[43\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[43\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484252 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[44\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[44\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484252 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[44\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[44\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484252 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[44\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[44\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484252 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[45\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[45\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484252 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[45\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[45\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484252 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[45\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[45\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484253 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[0\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[0\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484253 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[0\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[0\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484253 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[0\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[0\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484253 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[1\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[1\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484253 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[1\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[1\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484256 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[1\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[1\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484256 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[2\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[2\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484256 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[2\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[2\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484256 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[2\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[2\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484256 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[3\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[3\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484256 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[3\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[3\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484256 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[3\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[3\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484256 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[4\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[4\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484257 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[4\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[4\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484257 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[4\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[4\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484257 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[5\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[5\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484257 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[5\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[5\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484258 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[5\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[5\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484259 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[6\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[6\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484259 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[6\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[6\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484259 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[6\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[6\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484259 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[7\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[7\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484259 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[7\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[7\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484259 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[7\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[7\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484259 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[8\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[8\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484259 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[8\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[8\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484259 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[8\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[8\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484260 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[9\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[9\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484260 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[9\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[9\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484260 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[9\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[9\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484262 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[10\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[10\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484262 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[10\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[10\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484262 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[10\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[10\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484262 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[11\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[11\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484262 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[11\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[11\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484262 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[11\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[11\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484262 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[12\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[12\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484262 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[12\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[12\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484262 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[12\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[12\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484262 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[13\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[13\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484262 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[13\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[13\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484263 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[13\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[13\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484264 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[14\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[14\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484265 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[14\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[14\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484265 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[14\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[14\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484265 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[15\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[15\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484265 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[15\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[15\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484265 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[15\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[15\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484265 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[16\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[16\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484265 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[16\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[16\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484265 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[16\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[16\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484265 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[17\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[17\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484265 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[17\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[17\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484265 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[17\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[17\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484266 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[18\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[18\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484268 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[18\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[18\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484268 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[18\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[18\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484268 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[19\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[19\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484268 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[19\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[19\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484269 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[19\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[19\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484269 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[20\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[20\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484269 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[20\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[20\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484269 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[20\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[20\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484269 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[21\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[21\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484269 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[21\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[21\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484269 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[21\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[21\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484269 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[22\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[22\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484271 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[22\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[22\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484271 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[22\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[22\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484271 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[23\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[23\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484271 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[23\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[23\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484271 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[23\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[23\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484272 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[24\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[24\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484272 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[24\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[24\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484272 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[24\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[24\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484272 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[25\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[25\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484272 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[25\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[25\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484272 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[25\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[25\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484272 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[26\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[26\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484274 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[26\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[26\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484274 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[26\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[26\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484275 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[27\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[27\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484275 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[27\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[27\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484275 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[27\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[27\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484275 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[28\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[28\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484275 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[28\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[28\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484275 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[28\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[28\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484275 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[29\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[29\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484276 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[29\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[29\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484276 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[29\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[29\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484276 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[30\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[30\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484276 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[30\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[30\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484278 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[30\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[30\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484278 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[31\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[31\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484278 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[31\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[31\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484278 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[31\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[31\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484278 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[32\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[32\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484278 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[32\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[32\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484278 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[32\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[32\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484279 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[33\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[33\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484279 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[33\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[33\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484279 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[33\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[33\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484279 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[34\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[34\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484279 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[34\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[34\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484282 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[34\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[34\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484282 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[35\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[35\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484282 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[35\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[35\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484282 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[35\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[35\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484282 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[36\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[36\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484282 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[36\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[36\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484282 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[36\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[36\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484282 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[37\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[37\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484283 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[37\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[37\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484283 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[37\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[37\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484283 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[38\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[38\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484283 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[38\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[38\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484283 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[38\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[38\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484285 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[39\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[39\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484285 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[39\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[39\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484285 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[39\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[39\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484285 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[40\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[40\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484285 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[40\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[40\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484285 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[40\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[40\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484285 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[41\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[41\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484285 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[41\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[41\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484285 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[41\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[41\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484286 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[42\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[42\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484286 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[42\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[42\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484286 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[42\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[42\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484288 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[43\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[43\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484288 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[43\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[43\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484288 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[43\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[43\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484288 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[44\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[44\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484288 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[44\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[44\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484288 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[44\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[44\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484288 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[45\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[45\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484288 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[45\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[45\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484288 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[45\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[45\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484288 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[0\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[0\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484288 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[0\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[0\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484289 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[0\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[0\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484290 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[1\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[1\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484290 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[1\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[1\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484291 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[1\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[1\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484291 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[2\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[2\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484291 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[2\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[2\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484291 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[2\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[2\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484291 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[3\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[3\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484291 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[3\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[3\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484291 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[3\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[3\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484291 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[4\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[4\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484291 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[4\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[4\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484291 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[4\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[4\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484291 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[5\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[5\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484294 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[5\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[5\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484294 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[5\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[5\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484294 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[6\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[6\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484294 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[6\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[6\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484294 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[6\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[6\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484294 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[7\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[7\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484295 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[7\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[7\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484295 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[7\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[7\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484295 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[8\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[8\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484295 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[8\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[8\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484295 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[8\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[8\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484295 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[9\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[9\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484297 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[9\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[9\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484297 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[9\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[9\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484297 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[10\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[10\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484297 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[10\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[10\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484298 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[10\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[10\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484298 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[11\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[11\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484298 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[11\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[11\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484298 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[11\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[11\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484298 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[12\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[12\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484298 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[12\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[12\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484298 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[12\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[12\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484298 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[13\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[13\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484299 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[13\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[13\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484300 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[13\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[13\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484301 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[14\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[14\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484301 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[14\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[14\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484301 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[14\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[14\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484301 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[15\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[15\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484301 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[15\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[15\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484301 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[15\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[15\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484301 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[16\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[16\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484301 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[16\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[16\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484301 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[16\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[16\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484301 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[17\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[17\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484302 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[17\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[17\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484303 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[17\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[17\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484303 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[18\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[18\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484304 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[18\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[18\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484304 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[18\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[18\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484304 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[19\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[19\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484304 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[19\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[19\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484304 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[19\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[19\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484304 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[20\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[20\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484304 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[20\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[20\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484304 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[20\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[20\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484304 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[21\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[21\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484304 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[21\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[21\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484307 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[21\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[21\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484307 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[22\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[22\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484307 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[22\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[22\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484308 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[22\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[22\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484308 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[23\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[23\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484308 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[23\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[23\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484308 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[23\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[23\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484308 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[24\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[24\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484308 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[24\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[24\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484308 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[24\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[24\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484308 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[25\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[25\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484308 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[25\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[25\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484308 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[25\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[25\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484310 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[26\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[26\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484310 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[26\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[26\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484310 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[26\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[26\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484310 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[27\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[27\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484311 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[27\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[27\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484311 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[27\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[27\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484311 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[28\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[28\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484311 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[28\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[28\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484311 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[28\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[28\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484311 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[29\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[29\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484311 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[29\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[29\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484311 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[29\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[29\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484313 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[30\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[30\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484313 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[30\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[30\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484313 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[30\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[30\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484313 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[31\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[31\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484314 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[31\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[31\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484314 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[31\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[31\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484314 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[32\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[32\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484314 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[32\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[32\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484314 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[32\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[32\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484314 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[33\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[33\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484314 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[33\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[33\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484314 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[33\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[33\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484316 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[34\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[34\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484317 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[34\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[34\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484317 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[34\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[34\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484317 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[35\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[35\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484317 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[35\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[35\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484317 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[35\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[35\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484317 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[36\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[36\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484317 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[36\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[36\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484318 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[36\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[36\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484318 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[37\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[37\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484318 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[37\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[37\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484318 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[37\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[37\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484318 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[38\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[38\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484321 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[38\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[38\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484321 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[38\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[38\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484321 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[39\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[39\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484321 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[39\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[39\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484321 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[39\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[39\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484321 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[40\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[40\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484322 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[40\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[40\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484322 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[40\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[40\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484322 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[41\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[41\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484322 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[41\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[41\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484322 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[41\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[41\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484322 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[42\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[42\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484324 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[42\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[42\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484324 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[42\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[42\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484324 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[43\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[43\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484324 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[43\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[43\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484324 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[43\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[43\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484324 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[44\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[44\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484325 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[44\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[44\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484325 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[44\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[44\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484325 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[45\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[45\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484325 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[45\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[45\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484325 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[45\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[45\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484325 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[0\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[0\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484325 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[0\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[0\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484327 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[0\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[0\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484327 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[1\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[1\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484327 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[1\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[1\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484328 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[1\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[1\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484328 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[2\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[2\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484328 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[2\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[2\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484328 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[2\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[2\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484328 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[3\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[3\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484328 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[3\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[3\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484328 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[3\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[3\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484328 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[4\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[4\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484328 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[4\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[4\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484330 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[4\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[4\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484330 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[5\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[5\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484331 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[5\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[5\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484331 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[5\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[5\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484331 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[6\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[6\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484331 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[6\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[6\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484331 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[6\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[6\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484331 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[7\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[7\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484331 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[7\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[7\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484331 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[7\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[7\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484332 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[8\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[8\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484332 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[8\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[8\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484334 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[8\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[8\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484334 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[9\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[9\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484334 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[9\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[9\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484335 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[9\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[9\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484335 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[10\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[10\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484335 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[10\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[10\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484335 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[10\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[10\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484335 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[11\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[11\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484335 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[11\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[11\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484335 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[11\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[11\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484335 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[12\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[12\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484336 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[12\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[12\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484336 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[12\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[12\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484338 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[13\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[13\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484338 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[13\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[13\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484338 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[13\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[13\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484338 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[14\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[14\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484338 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[14\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[14\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484338 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[14\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[14\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484338 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[15\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[15\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484339 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[15\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[15\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484339 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[15\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[15\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484339 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[16\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[16\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484339 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[16\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[16\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484339 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[16\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[16\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484341 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[17\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[17\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484341 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[17\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[17\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484341 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[17\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[17\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484341 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[18\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[18\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484342 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[18\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[18\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484342 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[18\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[18\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484342 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[19\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[19\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484342 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[19\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[19\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484342 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[19\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[19\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484342 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[20\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[20\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484342 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[20\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[20\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484343 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[20\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[20\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484343 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[21\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[21\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484344 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[21\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[21\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484345 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[21\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[21\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484345 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[22\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[22\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484345 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[22\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[22\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484345 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[22\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[22\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484345 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[23\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[23\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484345 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[23\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[23\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484345 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[23\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[23\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484346 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[24\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[24\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484346 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[24\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[24\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484346 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[24\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[24\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484346 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[25\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[25\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484348 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[25\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[25\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484348 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[25\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[25\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484349 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[26\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[26\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484349 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[26\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[26\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484349 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[26\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[26\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484349 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[27\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[27\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484349 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[27\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[27\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484349 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[27\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[27\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484349 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[28\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[28\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484349 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[28\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[28\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484350 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[28\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[28\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484350 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[29\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[29\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484351 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[29\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[29\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484351 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[29\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[29\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484351 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[30\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[30\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484352 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[30\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[30\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484352 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[30\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[30\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484352 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[31\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[31\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484352 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[31\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[31\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484352 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[31\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[31\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484352 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[32\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[32\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484352 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[32\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[32\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484352 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[32\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[32\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484352 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[33\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[33\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484352 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[33\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[33\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484354 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[33\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[33\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484354 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[34\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[34\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484354 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[34\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[34\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484354 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[34\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[34\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484355 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[35\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[35\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484355 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[35\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[35\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484355 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[35\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[35\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484355 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[36\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[36\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484355 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[36\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[36\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484355 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[36\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[36\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484355 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[37\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[37\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484355 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[37\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[37\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484357 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[37\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[37\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484357 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[38\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[38\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484357 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[38\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[38\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484357 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[38\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[38\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484357 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[39\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[39\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484358 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[39\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[39\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484358 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[39\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[39\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484358 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[40\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[40\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484358 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[40\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[40\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484358 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[40\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[40\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484358 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[41\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[41\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484358 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[41\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[41\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484358 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[41\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[41\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484361 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[42\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[42\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484361 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[42\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[42\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484361 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[42\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[42\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484361 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[43\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[43\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484361 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[43\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[43\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484361 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[43\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[43\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484361 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[44\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[44\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484362 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[44\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[44\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484362 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[44\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[44\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484362 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[45\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[45\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484362 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[45\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[45\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484362 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[45\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[45\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484364 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[0\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[0\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484364 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[0\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[0\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484364 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[0\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[0\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484364 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[1\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[1\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484364 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[1\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[1\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484364 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[1\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[1\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484365 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[2\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[2\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484365 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[2\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[2\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484365 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[2\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[2\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484365 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[3\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[3\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484365 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[3\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[3\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484365 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[3\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[3\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484367 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[4\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[4\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484367 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[4\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[4\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484367 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[4\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[4\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484368 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[5\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[5\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484368 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[5\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[5\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484368 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[5\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[5\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484368 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[6\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[6\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484368 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[6\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[6\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484368 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[6\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[6\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484368 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[7\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[7\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484368 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[7\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[7\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484368 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[7\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[7\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484368 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[8\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[8\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484370 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[8\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[8\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484370 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[8\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[8\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484371 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[9\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[9\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484371 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[9\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[9\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484371 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[9\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[9\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484371 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[10\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[10\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484371 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[10\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[10\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484371 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[10\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[10\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484371 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[11\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[11\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484371 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[11\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[11\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484371 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[11\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[11\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484371 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[12\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[12\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484374 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[12\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[12\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484374 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[12\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[12\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484374 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[13\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[13\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484374 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[13\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[13\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484375 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[13\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[13\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484375 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[14\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[14\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484375 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[14\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[14\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484375 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[14\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[14\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484375 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[15\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[15\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484375 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[15\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[15\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484375 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[15\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[15\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484375 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[16\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[16\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484375 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[16\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[16\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484377 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[16\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[16\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484377 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[17\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[17\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484377 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[17\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[17\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484377 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[17\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[17\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484378 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[18\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[18\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484378 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[18\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[18\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484378 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[18\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[18\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484378 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[19\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[19\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484378 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[19\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[19\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484378 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[19\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[19\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484378 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[20\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[20\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484378 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[20\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[20\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484380 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[20\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[20\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484380 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[21\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[21\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484381 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[21\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[21\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484381 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[21\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[21\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484381 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[22\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[22\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484381 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[22\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[22\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484381 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[22\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[22\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484381 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[23\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[23\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484381 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[23\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[23\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484382 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[23\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[23\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484382 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[24\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[24\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484382 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[24\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[24\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484384 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[24\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[24\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484384 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[25\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[25\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484384 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[25\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[25\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484384 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[25\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[25\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484384 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[26\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[26\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484384 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[26\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[26\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484384 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[26\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[26\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484384 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[27\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[27\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484385 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[27\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[27\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484385 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[27\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[27\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484385 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[28\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[28\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484385 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[28\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[28\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484385 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[28\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[28\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484388 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[29\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[29\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484388 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[29\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[29\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484388 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[29\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[29\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484388 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[30\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[30\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484388 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[30\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[30\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484388 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[30\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[30\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484388 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[31\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[31\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484388 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[31\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[31\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484388 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[31\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[31\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484388 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[32\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[32\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484389 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[32\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[32\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484389 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[32\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[32\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484390 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[33\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[33\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484391 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[33\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[33\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484391 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[33\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[33\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484391 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[34\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[34\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484391 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[34\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[34\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484391 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[34\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[34\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484391 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[35\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[35\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484391 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[35\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[35\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484391 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[35\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[35\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484391 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[36\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[36\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484391 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[36\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[36\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484392 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[36\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[36\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484393 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[37\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[37\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484394 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[37\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[37\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484394 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[37\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[37\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484394 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[38\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[38\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484394 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[38\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[38\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484394 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[38\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[38\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484394 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[39\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[39\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484394 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[39\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[39\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484394 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[39\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[39\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484394 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[40\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[40\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484394 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[40\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[40\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484395 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[40\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[40\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484395 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[41\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[41\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484397 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[41\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[41\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484397 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[41\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[41\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484397 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[42\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[42\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484397 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[42\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[42\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484397 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[42\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[42\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484397 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[43\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[43\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484398 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[43\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[43\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484398 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[43\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[43\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484398 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[44\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[44\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484398 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[44\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[44\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484398 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[44\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[44\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484398 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[45\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[45\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484401 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[45\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[45\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484401 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[45\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[45\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484401 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[0\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[0\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484401 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[0\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[0\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484401 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[0\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[0\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484401 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[1\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[1\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484402 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[1\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[1\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484402 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[1\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[1\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484402 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[2\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[2\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484402 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[2\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[2\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484402 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[2\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[2\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484402 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[3\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[3\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484402 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[3\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[3\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484404 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[3\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[3\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484404 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[4\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[4\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484404 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[4\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[4\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484404 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[4\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[4\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484404 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[5\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[5\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484404 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[5\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[5\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484404 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[5\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[5\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484405 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[6\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[6\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484405 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[6\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[6\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484405 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[6\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[6\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484405 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[7\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[7\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484405 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[7\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[7\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484407 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[7\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[7\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484407 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[8\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[8\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484407 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[8\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[8\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484407 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[8\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[8\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484407 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[9\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[9\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484407 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[9\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[9\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484407 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[9\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[9\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484407 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[10\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[10\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484408 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[10\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[10\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484408 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[10\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[10\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484408 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[11\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[11\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484408 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[11\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[11\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484408 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[11\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[11\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484410 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[12\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[12\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484410 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[12\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[12\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484410 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[12\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[12\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484410 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[13\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[13\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484410 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[13\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[13\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484410 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[13\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[13\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484410 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[14\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[14\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484410 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[14\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[14\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484410 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[14\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[14\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484411 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[15\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[15\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484411 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[15\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[15\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484411 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[15\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[15\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484413 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[16\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[16\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484414 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[16\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[16\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484414 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[16\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[16\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484414 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[17\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[17\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484414 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[17\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[17\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484414 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[17\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[17\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484414 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[18\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[18\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484414 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[18\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[18\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484414 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[18\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[18\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484415 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[19\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[19\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484415 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[19\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[19\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484415 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[19\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[19\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484417 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[20\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[20\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484417 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[20\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[20\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484417 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[20\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[20\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484417 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[21\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[21\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484417 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[21\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[21\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484417 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[21\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[21\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484417 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[22\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[22\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484418 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[22\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[22\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484418 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[22\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[22\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484418 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[23\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[23\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484418 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[23\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[23\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484418 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[23\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[23\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484418 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[24\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[24\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484420 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[24\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[24\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484420 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[24\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[24\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484420 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[25\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[25\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484420 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[25\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[25\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484421 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[25\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[25\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484421 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[26\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[26\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484421 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[26\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[26\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484421 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[26\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[26\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484421 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[27\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[27\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484421 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[27\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[27\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484421 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[27\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[27\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484421 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[28\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[28\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484423 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[28\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[28\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484423 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[28\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[28\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484423 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[29\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[29\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484423 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[29\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[29\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484423 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[29\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[29\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484423 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[30\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[30\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484424 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[30\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[30\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484424 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[30\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[30\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484424 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[31\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[31\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484424 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[31\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[31\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484424 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[31\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[31\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484424 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[32\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[32\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484431 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[32\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[32\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484431 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[32\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[32\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484431 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[33\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[33\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484431 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[33\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[33\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484432 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[33\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[33\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484432 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[34\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[34\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484432 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[34\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[34\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484432 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[34\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[34\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484432 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[35\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[35\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484432 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[35\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[35\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484432 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[35\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[35\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484432 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[36\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[36\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484433 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[36\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[36\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484435 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[36\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[36\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484436 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[37\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[37\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484436 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[37\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[37\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484436 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[37\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[37\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484436 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[38\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[38\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484436 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[38\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[38\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484436 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[38\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[38\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484436 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[39\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[39\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484437 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[39\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[39\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484437 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[39\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[39\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484437 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[40\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[40\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484437 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[40\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[40\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484440 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[40\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[40\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484440 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[41\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[41\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484440 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[41\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[41\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484440 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[41\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[41\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484440 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[42\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[42\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484440 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[42\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[42\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484441 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[42\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[42\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484441 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[43\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[43\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484441 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[43\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[43\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484441 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[43\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[43\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484441 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[44\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[44\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484441 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[44\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[44\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484441 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[44\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[44\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484444 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[45\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[45\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484444 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[45\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[45\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484444 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[45\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[45\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484444 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[0\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[0\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484444 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[0\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[0\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484444 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[0\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[0\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484445 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[1\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[1\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484445 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[1\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[1\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484445 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[1\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[1\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484445 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[2\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[2\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484445 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[2\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[2\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484445 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[2\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[2\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484449 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[3\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[3\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484449 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[3\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[3\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484449 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[3\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[3\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484450 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[4\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[4\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484450 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[4\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[4\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484450 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[4\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[4\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484450 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[5\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[5\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484450 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[5\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[5\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484450 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[5\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[5\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484450 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[6\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[6\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484451 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[6\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[6\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484451 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[6\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[6\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484453 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[7\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[7\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484454 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[7\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[7\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484454 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[7\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[7\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484454 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[8\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[8\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484454 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[8\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[8\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484454 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[8\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[8\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484454 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[9\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[9\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484454 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[9\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[9\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484455 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[9\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[9\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484455 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[10\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[10\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484455 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[10\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[10\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484455 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[10\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[10\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484455 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[11\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[11\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484458 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[11\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[11\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484458 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[11\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[11\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484458 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[12\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[12\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484459 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[12\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[12\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484459 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[12\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[12\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484459 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[13\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[13\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484459 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[13\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[13\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484459 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[13\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[13\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484459 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[14\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[14\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484459 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[14\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[14\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484459 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[14\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[14\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484459 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[15\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[15\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484462 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[15\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[15\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484462 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[15\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[15\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484462 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[16\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[16\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484463 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[16\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[16\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484463 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[16\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[16\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484463 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[17\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[17\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484463 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[17\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[17\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484463 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[17\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[17\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484463 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[18\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[18\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484463 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[18\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[18\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484463 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[18\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[18\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484463 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[19\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[19\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484464 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[19\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[19\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484467 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[19\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[19\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484467 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[20\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[20\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484468 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[20\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[20\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484468 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[20\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[20\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484468 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[21\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[21\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484468 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[21\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[21\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484468 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[21\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[21\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484468 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[22\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[22\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484468 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[22\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[22\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484468 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[22\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[22\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484468 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[23\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[23\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484468 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[23\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[23\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484471 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[23\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[23\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484472 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[24\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[24\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484472 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[24\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[24\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484472 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[24\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[24\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484472 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[25\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[25\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484472 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[25\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[25\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484472 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[25\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[25\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484473 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[26\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[26\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484473 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[26\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[26\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484473 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[26\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[26\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484473 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[27\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[27\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484473 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[27\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[27\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484476 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[27\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[27\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484476 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[28\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[28\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484476 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[28\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[28\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484476 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[28\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[28\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484477 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[29\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[29\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484477 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[29\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[29\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484477 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[29\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[29\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484477 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[30\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[30\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484477 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[30\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[30\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484477 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[30\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[30\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484477 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[31\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[31\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484478 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[31\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[31\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484478 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[31\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[31\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484480 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[32\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[32\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484481 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[32\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[32\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484481 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[32\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[32\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484481 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[33\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[33\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484481 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[33\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[33\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484481 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[33\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[33\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484481 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[34\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[34\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484481 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[34\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[34\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484481 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[34\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[34\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484482 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[35\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[35\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484482 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[35\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[35\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484482 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[35\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[35\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484485 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[36\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[36\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484486 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[36\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[36\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484486 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[36\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[36\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484486 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[37\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[37\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484486 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[37\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[37\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484486 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[37\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[37\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484486 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[38\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[38\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484486 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[38\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[38\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484486 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[38\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[38\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484486 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[39\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[39\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484487 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[39\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[39\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484487 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[39\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[39\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484489 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[40\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[40\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484489 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[40\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[40\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484490 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[40\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[40\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484490 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[41\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[41\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484490 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[41\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[41\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484490 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[41\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[41\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484490 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[42\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[42\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484490 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[42\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[42\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484490 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[42\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[42\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484490 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[43\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[43\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484490 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[43\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[43\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484491 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[43\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[43\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484491 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[44\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[44\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484493 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[44\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[44\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484494 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[44\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[44\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484494 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[45\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[45\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484494 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[45\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[45\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484494 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[45\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[45\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484494 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[0\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[0\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484495 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[0\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[0\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484495 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[0\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[0\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484495 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[1\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[1\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484495 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[1\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[1\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484495 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[1\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[1\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484495 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[2\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[2\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484499 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[2\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[2\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484499 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[2\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[2\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484499 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[3\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[3\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484499 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[3\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[3\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484499 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[3\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[3\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484499 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[4\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[4\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484499 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[4\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[4\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484500 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[4\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[4\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484500 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[5\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[5\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484500 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[5\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[5\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484500 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[5\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[5\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484500 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[6\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[6\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484500 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[6\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[6\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484504 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[6\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[6\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484504 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[7\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[7\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484504 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[7\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[7\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484504 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[7\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[7\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484505 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[8\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[8\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484505 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[8\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[8\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484505 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[8\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[8\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484505 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[9\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[9\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484505 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[9\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[9\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484505 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[9\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[9\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484505 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[10\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[10\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484505 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[10\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[10\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484508 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[10\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[10\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484508 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[11\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[11\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484508 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[11\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[11\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484508 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[11\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[11\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484509 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[12\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[12\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484509 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[12\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[12\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484509 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[12\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[12\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484509 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[13\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[13\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484509 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[13\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[13\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484509 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[13\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[13\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484509 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[14\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[14\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484509 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[14\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[14\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484512 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[14\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[14\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484512 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[15\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[15\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484513 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[15\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[15\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484513 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[15\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[15\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484513 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[16\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[16\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484513 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[16\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[16\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484513 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[16\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[16\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484513 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[17\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[17\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484513 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[17\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[17\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484513 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[17\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[17\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484514 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[18\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[18\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484514 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[18\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[18\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484514 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[18\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[18\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484517 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[19\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[19\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484517 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[19\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[19\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484517 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[19\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[19\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484517 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[20\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[20\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484518 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[20\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[20\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484518 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[20\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[20\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484518 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[21\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[21\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484518 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[21\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[21\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484518 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[21\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[21\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484518 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[22\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[22\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484518 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[22\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[22\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484519 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[22\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[22\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484522 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[23\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[23\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484523 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[23\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[23\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484523 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[23\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[23\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484523 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[24\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[24\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484523 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[24\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[24\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484523 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[24\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[24\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484523 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[25\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[25\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484523 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[25\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[25\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484524 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[25\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[25\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484524 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[26\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[26\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484524 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[26\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[26\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484524 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[26\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[26\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484524 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[27\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[27\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484527 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[27\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[27\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484527 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[27\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[27\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484527 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[28\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[28\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484527 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[28\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[28\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484527 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[28\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[28\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484528 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[29\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[29\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484528 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[29\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[29\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484528 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[29\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[29\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484528 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[30\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[30\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484528 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[30\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[30\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484528 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[30\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[30\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484528 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[31\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[31\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484532 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[31\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[31\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484532 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[31\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[31\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484532 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[32\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[32\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484532 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[32\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[32\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484532 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[32\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[32\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484532 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[33\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[33\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484533 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[33\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[33\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484533 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[33\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[33\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484533 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[34\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[34\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484533 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[34\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[34\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484533 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[34\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[34\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484533 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[35\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[35\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484536 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[35\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[35\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484536 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[35\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[35\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484536 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[36\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[36\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484536 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[36\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[36\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484537 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[36\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[36\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484537 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[37\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[37\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484537 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[37\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[37\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484537 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[37\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[37\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484537 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[38\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[38\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484537 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[38\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[38\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484537 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[38\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[38\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484537 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[39\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[39\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484537 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[39\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[39\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484541 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[39\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[39\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484541 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[40\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[40\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484541 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[40\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[40\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484542 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[40\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[40\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484542 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[41\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[41\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484542 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[41\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[41\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484542 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[41\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[41\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484542 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[42\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[42\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484542 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[42\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[42\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484542 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[42\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[42\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484542 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[43\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[43\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484542 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[43\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[43\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484545 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[43\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[43\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484545 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[44\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[44\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484545 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[44\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[44\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484546 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[44\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[44\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484546 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[45\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[45\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484546 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[45\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[45\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484546 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[45\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[45\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484546 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[0\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[0\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484546 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[0\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[0\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484546 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[0\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[0\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484546 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[1\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[1\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484546 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[1\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[1\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484546 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[1\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[1\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484550 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[2\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[2\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484550 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[2\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[2\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484550 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[2\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[2\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484550 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[3\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[3\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484550 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[3\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[3\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484550 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[3\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[3\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484551 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[4\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[4\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484551 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[4\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[4\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484551 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[4\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[4\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484551 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[5\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[5\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484551 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[5\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[5\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484551 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[5\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[5\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484554 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[6\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[6\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484554 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[6\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[6\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484554 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[6\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[6\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484554 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[7\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[7\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484555 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[7\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[7\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484555 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[7\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[7\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484555 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[8\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[8\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484555 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[8\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[8\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484555 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[8\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[8\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484555 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[9\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[9\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484555 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[9\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[9\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484555 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[9\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[9\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484559 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[10\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[10\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484559 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[10\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[10\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484560 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[10\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[10\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484560 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[11\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[11\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484560 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[11\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[11\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484560 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[11\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[11\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484560 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[12\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[12\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484560 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[12\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[12\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484560 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[12\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[12\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484560 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[13\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[13\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484560 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[13\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[13\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484560 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[13\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[13\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484561 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[14\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[14\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484563 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[14\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[14\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484564 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[14\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[14\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484564 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[15\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[15\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484564 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[15\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[15\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484564 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[15\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[15\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484564 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[16\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[16\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484564 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[16\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[16\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484564 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[16\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[16\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484565 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[17\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[17\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484565 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[17\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[17\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484565 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[17\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[17\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484565 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[18\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[18\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484568 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[18\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[18\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484568 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[18\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[18\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484568 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[19\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[19\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484568 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[19\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[19\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484569 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[19\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[19\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484569 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[20\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[20\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484569 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[20\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[20\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484569 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[20\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[20\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484569 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[21\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[21\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484569 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[21\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[21\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484569 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[21\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[21\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484569 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[22\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[22\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484570 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[22\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[22\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484572 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[22\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[22\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484573 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[23\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[23\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484573 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[23\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[23\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484573 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[23\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[23\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484573 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[24\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[24\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484573 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[24\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[24\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484573 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[24\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[24\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484574 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[25\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[25\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484574 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[25\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[25\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484574 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[25\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[25\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484574 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[26\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[26\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484574 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[26\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[26\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484578 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[26\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[26\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484578 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[27\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[27\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484578 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[27\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[27\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484578 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[27\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[27\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484578 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[28\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[28\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484579 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[28\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[28\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484579 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[28\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[28\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484579 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[29\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[29\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484579 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[29\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[29\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484579 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[29\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[29\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484580 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[30\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[30\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484580 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[30\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[30\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484583 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[30\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[30\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484583 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[31\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[31\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484583 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[31\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[31\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484583 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[31\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[31\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484583 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[32\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[32\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484583 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[32\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[32\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484584 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[32\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[32\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484584 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[33\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[33\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484584 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[33\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[33\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484584 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[33\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[33\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484584 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[34\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[34\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484584 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[34\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[34\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484584 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[34\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[34\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484587 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[35\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[35\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484588 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[35\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[35\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484588 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[35\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[35\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484588 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[36\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[36\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484588 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[36\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[36\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484588 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[36\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[36\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484588 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[37\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[37\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484588 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[37\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[37\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484588 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[37\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[37\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484588 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[38\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[38\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484588 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[38\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[38\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484589 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[38\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[38\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484591 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[39\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[39\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484592 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[39\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[39\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484592 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[39\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[39\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484592 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[40\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[40\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484592 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[40\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[40\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484592 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[40\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[40\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484592 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[41\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[41\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484592 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[41\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[41\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484592 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[41\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[41\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484592 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[42\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[42\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484593 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[42\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[42\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484593 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[42\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[42\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484597 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[43\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[43\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484597 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[43\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[43\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484597 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[43\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[43\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484597 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[44\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[44\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484597 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[44\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[44\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484598 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[44\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[44\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484598 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[45\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[45\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484598 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[45\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[45\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484598 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[45\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[45\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484598 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[0\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[0\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484599 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[0\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[0\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484599 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[0\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[0\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484599 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[1\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[1\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484602 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[1\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[1\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484602 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[1\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[1\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484602 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[2\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[2\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484602 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[2\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[2\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484602 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[2\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[2\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484602 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[3\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[3\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484602 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[3\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[3\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484603 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[3\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[3\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484603 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[4\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[4\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484603 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[4\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[4\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484603 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[4\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[4\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484603 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[5\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[5\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484606 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[5\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[5\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484606 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[5\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[5\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484606 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[6\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[6\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484606 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[6\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[6\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484606 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[6\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[6\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484607 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[7\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[7\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484607 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[7\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[7\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484607 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[7\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[7\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484607 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[8\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[8\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484607 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[8\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[8\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484607 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[8\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[8\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484607 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[9\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[9\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484607 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[9\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[9\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484611 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[9\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[9\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484611 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[10\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[10\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484611 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[10\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[10\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484611 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[10\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[10\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484612 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[11\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[11\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484612 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[11\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[11\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484612 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[11\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[11\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484612 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[12\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[12\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484612 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[12\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[12\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484612 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[12\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[12\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484612 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[13\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[13\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484612 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[13\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[13\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484615 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[13\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[13\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484616 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[14\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[14\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484616 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[14\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[14\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484616 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[14\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[14\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484616 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[15\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[15\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484616 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[15\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[15\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484616 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[15\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[15\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484616 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[16\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[16\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484616 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[16\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[16\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484617 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[16\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[16\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484617 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[17\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[17\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484617 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[17\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[17\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484621 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[17\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[17\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484621 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[18\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[18\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484621 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[18\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[18\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484622 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[18\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[18\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484622 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[19\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[19\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484622 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[19\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[19\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484622 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[19\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[19\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484622 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[20\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[20\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484622 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[20\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[20\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484622 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[20\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[20\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484622 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[21\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[21\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484622 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[21\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[21\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484623 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[21\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[21\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484626 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[22\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[22\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484626 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[22\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[22\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484626 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[22\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[22\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484626 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[23\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[23\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484626 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[23\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[23\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484626 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[23\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[23\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484626 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[24\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[24\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484626 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[24\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[24\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484627 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[24\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[24\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484627 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[25\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[25\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484627 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[25\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[25\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484627 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[25\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[25\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484631 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[26\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[26\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484631 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[26\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[26\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484631 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[26\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[26\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484631 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[27\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[27\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484631 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[27\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[27\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484632 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[27\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[27\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484632 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[28\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[28\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484632 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[28\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[28\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484632 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[28\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[28\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484632 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[29\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[29\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484633 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[29\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[29\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484633 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[29\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[29\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484633 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[30\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[30\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484636 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[30\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[30\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484636 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[30\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[30\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484636 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[31\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[31\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484636 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[31\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[31\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484636 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[31\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[31\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484636 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[32\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[32\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484637 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[32\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[32\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484637 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[32\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[32\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484637 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[33\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[33\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484637 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[33\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[33\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484637 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[33\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[33\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484637 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[34\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[34\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484640 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[34\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[34\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484640 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[34\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[34\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484640 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[35\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[35\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484641 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[35\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[35\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484641 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[35\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[35\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484641 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[36\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[36\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484641 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[36\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[36\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484641 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[36\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[36\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484641 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[37\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[37\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484641 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[37\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[37\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484641 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[37\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[37\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484641 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[38\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[38\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484644 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[38\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[38\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484645 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[38\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[38\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484645 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[39\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[39\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484645 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[39\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[39\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484645 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[39\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[39\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484645 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[40\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[40\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484645 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[40\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[40\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484645 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[40\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[40\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484645 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[41\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[41\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484645 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[41\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[41\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484646 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[41\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[41\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484646 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[42\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[42\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484646 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[42\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[42\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484650 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[42\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[42\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484650 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[43\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[43\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484650 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[43\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[43\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484650 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[43\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[43\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484651 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[44\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[44\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484651 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[44\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[44\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484651 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[44\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[44\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484651 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[45\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[45\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484651 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[45\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[45\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484651 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[45\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[45\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484651 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[0\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[0\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484652 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[0\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[0\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484655 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[0\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[0\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484655 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[1\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[1\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484655 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[1\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[1\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484655 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[1\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[1\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484655 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[2\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[2\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484655 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[2\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[2\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484655 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[2\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[2\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484656 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[3\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[3\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484656 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[3\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[3\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484656 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[3\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[3\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484656 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[4\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[4\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484656 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[4\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[4\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484656 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[4\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[4\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484659 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[5\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[5\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484660 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[5\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[5\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484660 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[5\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[5\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484660 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[6\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[6\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484660 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[6\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[6\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484660 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[6\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[6\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484660 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[7\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[7\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484660 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[7\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[7\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484660 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[7\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[7\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484660 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[8\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[8\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484661 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[8\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[8\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484661 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[8\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[8\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484664 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[9\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[9\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484664 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[9\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[9\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484664 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[9\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[9\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484664 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[10\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[10\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484664 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[10\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[10\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484664 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[10\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[10\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484664 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[11\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[11\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484664 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[11\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[11\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484665 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[11\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[11\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484665 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[12\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[12\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484665 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[12\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[12\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484665 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[12\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[12\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484669 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[13\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[13\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484669 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[13\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[13\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484669 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[13\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[13\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484669 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[14\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[14\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484669 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[14\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[14\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484669 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[14\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[14\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484670 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[15\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[15\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484670 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[15\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[15\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484670 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[15\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[15\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484670 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[16\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[16\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484670 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[16\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[16\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484670 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[16\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[16\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484671 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[17\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[17\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484673 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[17\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[17\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484674 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[17\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[17\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484674 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[18\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[18\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484674 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[18\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[18\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484674 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[18\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[18\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484674 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[19\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[19\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484674 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[19\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[19\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484674 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[19\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[19\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484675 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[20\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[20\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484675 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[20\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[20\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484675 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[20\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[20\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484675 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[21\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[21\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484678 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[21\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[21\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484678 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[21\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[21\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484678 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[22\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[22\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484679 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[22\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[22\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484679 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[22\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[22\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484679 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[23\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[23\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484679 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[23\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[23\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484679 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[23\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[23\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484679 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[24\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[24\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484679 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[24\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[24\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484679 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[24\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[24\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484680 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[25\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[25\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484680 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[25\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[25\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484683 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[25\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[25\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484683 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[26\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[26\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484683 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[26\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[26\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484683 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[26\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[26\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484683 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[27\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[27\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484684 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[27\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[27\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484684 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[27\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[27\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484684 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[28\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[28\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484684 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[28\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[28\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484684 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[28\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[28\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484684 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[29\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[29\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484684 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[29\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[29\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484688 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[29\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[29\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484688 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[30\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[30\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484688 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[30\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[30\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484689 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[30\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[30\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484689 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[31\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[31\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484689 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[31\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[31\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484689 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[31\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[31\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484689 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[32\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[32\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484689 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[32\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[32\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484689 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[32\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[32\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484689 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[33\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[33\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484689 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[33\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[33\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484692 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[33\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[33\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484692 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[34\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[34\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484693 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[34\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[34\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484693 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[34\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[34\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484693 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[35\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[35\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484693 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[35\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[35\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484693 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[35\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[35\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484694 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[36\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[36\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484694 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[36\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[36\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484694 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[36\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[36\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484694 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[37\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[37\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484694 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[37\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[37\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484694 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[37\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[37\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484698 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[38\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[38\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484698 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[38\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[38\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484698 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[38\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[38\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484698 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[39\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[39\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484698 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[39\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[39\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484699 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[39\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[39\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484699 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[40\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[40\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484699 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[40\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[40\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484699 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[40\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[40\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484699 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[41\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[41\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484699 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[41\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[41\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484699 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[41\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[41\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484702 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[42\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[42\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484703 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[42\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[42\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484703 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[42\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[42\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484703 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[43\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[43\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484703 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[43\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[43\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484703 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[43\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[43\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484703 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[44\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[44\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484703 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[44\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[44\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484704 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[44\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[44\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484704 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[45\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[45\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484704 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[45\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[45\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484704 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[45\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[45\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484708 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[0\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[0\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484708 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[0\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[0\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484708 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[0\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[0\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484708 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[1\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[1\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484708 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[1\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[1\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484708 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[1\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[1\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484708 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[2\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[2\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484708 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[2\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[2\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484709 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[2\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[2\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484709 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[3\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[3\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484709 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[3\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[3\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484709 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[3\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[3\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484709 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[4\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[4\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484712 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[4\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[4\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484712 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[4\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[4\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484712 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[5\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[5\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484712 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[5\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[5\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484712 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[5\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[5\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484713 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[6\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[6\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484713 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[6\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[6\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484713 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[6\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[6\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484713 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[7\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[7\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484713 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[7\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[7\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484714 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[7\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[7\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484714 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[8\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[8\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484717 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[8\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[8\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484717 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[8\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[8\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484718 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[9\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[9\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484718 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[9\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[9\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484718 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[9\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[9\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484718 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[10\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[10\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484718 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[10\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[10\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484719 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[10\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[10\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484719 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[11\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[11\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484719 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[11\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[11\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484719 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[11\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[11\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484719 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[12\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[12\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484719 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[12\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[12\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484722 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[12\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[12\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484722 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[13\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[13\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484722 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[13\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[13\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484723 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[13\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[13\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484723 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[14\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[14\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484723 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[14\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[14\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484723 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[14\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[14\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484723 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[15\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[15\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484723 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[15\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[15\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484723 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[15\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[15\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484723 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[16\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[16\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484723 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[16\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[16\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484727 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[16\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[16\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484727 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[17\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[17\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484728 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[17\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[17\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484728 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[17\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[17\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484728 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[18\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[18\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484728 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[18\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[18\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484728 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[18\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[18\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484729 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[19\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[19\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484729 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[19\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[19\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484729 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[19\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[19\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484729 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[20\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[20\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484729 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[20\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[20\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484732 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[20\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[20\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484732 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[21\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[21\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484733 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[21\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[21\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484733 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[21\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[21\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484733 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[22\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[22\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484733 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[22\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[22\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484733 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[22\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[22\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484733 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[23\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[23\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484733 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[23\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[23\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484734 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[23\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[23\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484734 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[24\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[24\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484734 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[24\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[24\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484734 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[24\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[24\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484737 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[25\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[25\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484737 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[25\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[25\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484737 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[25\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[25\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484738 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[26\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[26\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484738 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[26\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[26\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484738 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[26\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[26\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484738 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[27\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[27\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484738 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[27\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[27\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484739 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[27\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[27\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484739 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[28\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[28\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484739 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[28\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[28\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484739 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[28\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[28\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484742 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[29\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[29\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484742 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[29\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[29\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484743 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[29\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[29\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484743 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[30\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[30\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484743 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[30\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[30\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484743 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[30\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[30\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484743 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[31\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[31\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484743 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[31\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[31\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484743 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[31\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[31\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484743 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[32\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[32\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484743 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[32\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[32\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484744 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[32\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[32\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484744 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[33\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[33\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484747 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[33\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[33\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484748 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[33\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[33\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484748 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[34\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[34\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484748 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[34\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[34\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484748 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[34\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[34\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484748 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[35\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[35\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484749 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[35\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[35\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484749 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[35\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[35\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484749 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[36\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[36\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484749 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[36\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[36\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484749 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[36\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[36\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484749 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[37\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[37\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484752 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[37\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[37\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484753 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[37\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[37\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484753 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[38\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[38\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484753 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[38\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[38\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484753 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[38\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[38\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484753 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[39\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[39\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484753 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[39\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[39\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484754 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[39\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[39\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484754 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[40\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[40\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484754 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[40\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[40\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484754 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[40\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[40\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484754 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[41\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[41\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484757 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[41\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[41\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484757 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[41\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[41\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484757 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[42\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[42\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484757 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[42\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[42\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484758 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[42\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[42\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484758 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[43\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[43\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484758 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[43\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[43\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484758 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[43\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[43\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484758 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[44\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[44\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484758 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[44\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[44\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484758 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[44\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[44\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484758 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[45\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[45\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484758 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[45\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[45\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484761 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[45\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[45\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484761 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[0\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[0\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484762 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[0\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[0\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484762 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[0\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[0\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484762 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[1\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[1\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484762 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[1\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[1\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484762 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[1\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[1\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484762 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[2\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[2\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484762 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[2\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[2\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484762 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[2\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[2\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484762 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[3\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[3\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484763 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[3\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[3\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484766 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[3\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[3\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484766 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[4\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[4\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484766 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[4\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[4\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484767 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[4\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[4\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484767 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[5\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[5\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484767 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[5\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[5\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484767 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[5\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[5\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484767 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[6\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[6\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484767 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[6\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[6\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484767 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[6\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[6\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484767 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[7\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[7\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484768 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[7\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[7\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484768 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[7\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[7\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484771 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[8\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[8\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484771 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[8\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[8\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484771 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[8\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[8\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484771 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[9\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[9\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484771 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[9\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[9\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484772 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[9\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[9\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484772 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[10\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[10\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484772 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[10\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[10\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484772 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[10\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[10\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484772 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[11\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[11\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484772 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[11\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[11\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484772 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[11\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[11\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484776 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[12\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[12\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484776 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[12\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[12\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484776 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[12\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[12\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484776 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[13\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[13\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484776 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[13\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[13\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484776 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[13\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[13\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484776 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[14\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[14\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484777 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[14\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[14\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484777 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[14\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[14\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484777 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[15\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[15\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484777 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[15\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[15\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484777 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[15\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[15\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484780 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[16\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[16\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484780 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[16\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[16\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484781 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[16\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[16\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484781 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[17\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[17\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484781 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[17\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[17\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484781 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[17\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[17\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484781 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[18\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[18\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484781 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[18\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[18\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484781 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[18\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[18\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484782 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[19\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[19\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484782 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[19\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[19\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484782 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[19\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[19\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484782 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[20\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[20\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484786 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[20\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[20\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484786 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[20\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[20\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484786 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[21\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[21\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484786 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[21\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[21\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484786 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[21\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[21\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484787 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[22\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[22\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484787 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[22\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[22\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484787 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[22\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[22\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484787 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[23\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[23\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484787 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[23\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[23\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484787 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[23\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[23\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484787 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[24\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[24\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484790 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[24\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[24\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484790 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[24\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[24\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484790 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[25\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[25\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484790 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[25\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[25\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484790 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[25\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[25\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484791 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[26\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[26\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484791 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[26\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[26\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484791 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[26\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[26\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484791 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[27\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[27\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484791 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[27\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[27\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484791 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[27\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[27\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484791 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[28\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[28\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484794 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[28\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[28\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484794 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[28\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[28\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484794 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[29\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[29\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484794 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[29\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[29\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484795 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[29\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[29\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484795 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[30\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[30\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484795 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[30\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[30\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484795 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[30\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[30\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484795 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[31\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[31\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484795 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[31\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[31\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484795 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[31\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[31\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484795 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[32\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[32\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484796 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[32\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[32\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484799 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[32\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[32\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484799 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[33\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[33\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484799 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[33\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[33\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484799 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[33\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[33\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484799 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[34\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[34\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484799 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[34\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[34\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484800 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[34\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[34\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484800 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[35\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[35\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484800 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[35\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[35\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484800 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[35\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[35\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484800 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[36\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[36\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484800 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[36\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[36\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484804 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[36\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[36\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484804 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[37\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[37\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484805 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[37\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[37\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484805 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[37\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[37\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484805 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[38\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[38\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484805 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[38\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[38\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484805 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[38\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[38\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484805 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[39\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[39\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484805 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[39\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[39\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484805 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[39\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[39\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484806 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[40\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[40\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484806 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[40\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[40\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484806 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[40\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[40\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484809 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[41\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[41\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484809 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[41\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[41\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484809 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[41\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[41\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484809 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[42\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[42\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484809 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[42\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[42\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484809 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[42\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[42\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484810 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[43\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[43\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484810 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[43\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[43\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484810 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[43\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[43\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484810 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[44\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[44\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484810 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[44\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[44\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484810 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[44\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[44\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484813 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[45\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[45\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484814 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[45\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[45\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484814 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[45\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[45\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484814 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[0\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[0\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484814 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[0\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[0\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484814 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[0\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[0\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484815 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[1\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[1\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484815 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[1\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[1\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484815 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[1\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[1\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484815 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[2\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[2\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484815 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[2\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[2\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484815 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[2\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[2\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484818 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[3\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[3\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484819 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[3\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[3\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484819 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[3\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[3\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484819 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[4\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[4\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484819 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[4\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[4\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484819 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[4\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[4\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484819 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[5\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[5\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484819 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[5\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[5\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484819 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[5\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[5\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484820 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[6\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[6\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484820 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[6\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[6\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484820 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[6\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[6\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484820 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[7\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[7\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484824 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[7\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[7\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484824 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[7\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[7\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484824 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[8\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[8\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484824 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[8\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[8\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484824 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[8\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[8\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484824 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[9\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[9\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484824 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[9\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[9\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484824 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[9\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[9\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484825 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[10\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[10\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484825 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[10\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[10\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484825 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[10\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[10\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484825 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[11\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[11\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484828 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[11\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[11\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484828 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[11\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[11\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484828 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[12\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[12\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484828 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[12\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[12\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484828 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[12\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[12\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484828 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[13\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[13\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484828 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[13\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[13\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484828 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[13\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[13\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484829 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[14\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[14\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484829 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[14\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[14\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484829 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[14\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[14\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484829 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[15\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[15\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484829 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[15\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[15\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484832 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[15\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[15\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484833 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[16\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[16\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484833 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[16\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[16\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484833 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[16\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[16\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484833 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[17\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[17\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484833 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[17\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[17\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484833 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[17\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[17\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484834 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[18\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[18\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484834 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[18\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[18\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484834 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[18\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[18\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484834 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[19\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[19\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484834 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[19\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[19\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484837 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[19\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[19\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484837 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[20\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[20\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484837 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[20\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[20\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484838 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[20\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[20\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484838 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[21\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[21\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484838 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[21\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[21\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484838 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[21\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[21\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484838 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[22\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[22\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484838 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[22\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[22\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484838 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[22\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[22\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484838 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[23\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[23\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484839 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[23\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[23\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484842 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[23\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[23\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484842 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[24\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[24\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484843 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[24\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[24\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484843 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[24\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[24\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484843 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[25\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[25\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484843 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[25\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[25\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484843 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[25\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[25\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484843 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[26\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[26\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484843 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[26\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[26\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484843 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[26\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[26\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484844 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[27\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[27\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484844 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[27\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[27\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484844 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[27\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[27\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484847 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[28\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[28\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484847 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[28\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[28\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484847 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[28\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[28\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484847 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[29\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[29\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484848 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[29\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[29\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484848 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[29\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[29\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484848 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[30\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[30\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484848 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[30\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[30\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484848 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[30\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[30\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484848 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[31\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[31\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484848 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[31\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[31\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484848 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[31\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[31\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484852 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[32\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[32\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484852 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[32\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[32\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484852 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[32\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[32\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484852 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[33\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[33\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484852 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[33\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[33\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484852 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[33\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[33\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484853 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[34\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[34\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484853 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[34\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[34\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484853 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[34\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[34\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484853 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[35\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[35\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484853 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[35\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[35\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484853 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[35\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[35\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484853 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[36\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[36\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484856 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[36\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[36\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484857 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[36\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[36\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484857 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[37\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[37\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484857 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[37\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[37\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484857 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[37\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[37\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484857 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[38\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[38\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484857 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[38\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[38\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484857 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[38\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[38\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484857 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[39\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[39\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484857 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[39\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[39\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484858 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[39\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[39\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484858 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[40\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[40\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484861 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[40\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[40\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484862 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[40\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[40\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484862 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[41\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[41\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484862 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[41\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[41\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484862 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[41\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[41\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484862 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[42\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[42\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484862 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[42\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[42\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484862 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[42\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[42\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484862 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[43\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[43\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484862 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[43\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[43\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484863 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[43\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[43\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484863 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[44\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[44\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484866 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[44\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[44\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484866 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[44\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[44\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484866 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[45\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[45\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484866 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[45\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[45\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484866 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[45\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[45\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484866 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[0\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[0\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484867 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[0\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[0\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484867 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[0\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[0\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484867 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[1\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[1\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484867 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[1\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[1\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484867 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[1\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[1\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484867 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[2\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[2\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484867 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[2\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[2\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484871 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[2\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[2\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484871 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[3\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[3\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484871 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[3\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[3\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484871 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[3\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[3\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484871 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[4\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[4\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484871 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[4\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[4\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484872 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[4\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[4\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484872 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[5\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[5\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484872 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[5\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[5\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484872 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[5\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[5\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484872 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[6\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[6\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484872 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[6\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[6\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484875 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[6\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[6\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484875 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[7\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[7\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484876 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[7\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[7\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484876 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[7\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[7\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484876 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[8\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[8\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484876 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[8\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[8\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484876 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[8\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[8\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484876 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[9\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[9\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484876 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[9\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[9\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484876 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[9\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[9\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484877 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[10\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[10\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484877 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[10\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[10\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484877 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[10\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[10\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484882 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[11\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[11\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484882 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[11\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[11\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484882 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[11\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[11\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484882 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[12\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[12\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484882 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[12\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[12\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484883 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[12\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[12\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484883 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[13\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[13\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484883 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[13\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[13\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484883 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[13\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[13\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484883 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[14\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[14\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484883 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[14\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[14\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484883 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[14\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[14\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484886 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[15\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[15\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484886 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[15\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[15\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484887 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[15\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[15\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484887 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[16\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[16\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484887 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[16\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[16\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484887 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[16\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[16\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484887 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[17\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[17\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484887 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[17\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[17\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484887 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[17\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[17\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484887 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[18\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[18\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484888 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[18\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[18\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484888 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[18\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[18\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484891 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[19\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[19\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484891 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[19\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[19\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484891 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[19\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[19\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484891 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[20\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[20\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484891 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[20\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[20\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484891 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[20\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[20\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484891 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[21\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[21\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484891 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[21\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[21\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484891 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[21\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[21\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484892 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[22\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[22\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484892 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[22\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[22\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484892 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[22\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[22\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484892 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[23\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[23\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484895 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[23\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[23\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484895 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[23\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[23\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484895 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[24\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[24\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484895 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[24\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[24\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484895 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[24\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[24\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484896 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[25\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[25\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484896 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[25\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[25\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484896 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[25\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[25\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484896 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[26\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[26\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484896 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[26\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[26\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484896 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[26\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[26\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484896 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[27\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[27\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484900 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[27\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[27\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484900 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[27\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[27\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484901 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[28\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[28\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484901 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[28\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[28\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484901 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[28\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[28\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484901 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[29\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[29\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484901 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[29\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[29\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484901 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[29\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[29\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484901 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[30\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[30\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484901 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[30\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[30\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484902 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[30\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[30\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484902 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[31\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[31\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484904 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[31\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[31\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484905 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[31\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[31\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484905 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[32\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[32\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484905 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[32\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[32\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484905 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[32\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[32\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484905 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[33\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[33\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484906 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[33\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[33\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484906 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[33\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[33\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484906 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[34\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[34\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484906 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[34\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[34\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484906 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[34\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[34\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484906 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[35\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[35\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484907 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[35\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[35\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484910 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[35\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[35\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484910 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[36\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[36\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484910 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[36\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[36\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484910 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[36\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[36\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484910 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[37\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[37\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484910 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[37\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[37\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484911 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[37\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[37\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484911 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[38\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[38\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484911 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[38\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[38\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484911 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[38\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[38\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484911 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[39\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[39\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484911 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[39\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[39\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484915 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[39\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[39\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484915 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[40\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[40\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484915 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[40\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[40\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484915 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[40\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[40\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484915 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[41\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[41\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484916 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[41\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[41\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484916 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[41\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[41\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484916 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[42\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[42\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484916 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[42\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[42\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484916 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[42\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[42\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484916 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[43\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[43\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484916 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[43\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[43\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484917 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[43\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[43\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484920 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[44\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[44\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484921 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[44\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[44\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484921 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[44\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[44\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484921 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[45\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[45\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484921 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[45\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[45\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484921 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[45\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[45\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484921 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[0\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[0\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484921 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[0\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[0\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484921 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[0\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[0\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484921 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[1\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[1\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484922 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[1\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[1\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484922 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[1\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[1\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484924 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[2\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[2\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484925 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[2\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[2\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484925 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[2\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[2\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484925 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[3\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[3\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484925 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[3\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[3\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484925 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[3\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[3\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484925 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[4\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[4\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484925 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[4\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[4\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484925 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[4\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[4\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484926 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[5\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[5\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484926 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[5\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[5\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484926 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[5\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[5\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484929 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[6\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[6\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484929 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[6\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[6\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484929 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[6\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[6\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484929 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[7\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[7\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484930 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[7\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[7\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484930 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[7\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[7\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484930 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[8\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[8\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484930 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[8\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[8\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484930 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[8\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[8\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484931 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[9\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[9\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484931 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[9\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[9\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484931 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[9\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[9\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484931 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[10\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[10\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484934 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[10\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[10\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484934 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[10\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[10\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484934 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[11\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[11\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484935 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[11\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[11\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484935 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[11\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[11\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484935 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[12\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[12\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484935 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[12\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[12\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484935 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[12\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[12\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484935 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[13\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[13\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484935 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[13\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[13\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484936 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[13\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[13\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484936 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[14\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[14\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484939 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[14\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[14\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484940 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[14\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[14\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484940 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[15\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[15\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484940 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[15\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[15\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484940 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[15\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[15\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484940 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[16\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[16\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484940 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[16\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[16\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484940 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[16\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[16\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484940 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[17\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[17\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484941 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[17\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[17\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484941 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[17\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[17\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484941 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[18\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[18\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484941 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[18\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[18\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484944 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[18\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[18\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484944 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[19\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[19\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484944 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[19\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[19\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484944 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[19\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[19\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484944 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[20\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[20\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484945 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[20\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[20\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484945 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[20\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[20\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484945 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[21\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[21\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484945 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[21\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[21\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484945 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[21\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[21\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484945 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[22\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[22\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484945 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[22\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[22\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484948 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[22\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[22\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484949 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[23\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[23\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484949 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[23\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[23\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484949 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[23\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[23\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484949 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[24\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[24\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484949 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[24\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[24\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484949 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[24\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[24\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484950 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[25\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[25\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484950 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[25\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[25\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484950 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[25\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[25\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484950 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[26\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[26\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484950 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[26\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[26\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484953 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[26\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[26\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484954 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[27\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[27\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484954 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[27\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[27\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484954 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[27\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[27\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484954 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[28\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[28\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484954 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[28\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[28\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484954 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[28\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[28\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484954 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[29\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[29\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484955 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[29\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[29\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484955 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[29\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[29\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484955 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[30\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[30\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484955 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[30\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[30\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484955 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[30\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[30\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484959 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[31\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[31\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484959 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[31\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[31\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484959 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[31\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[31\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484960 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[32\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[32\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484960 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[32\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[32\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484960 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[32\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[32\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484960 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[33\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[33\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484960 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[33\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[33\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484960 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[33\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[33\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484960 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[34\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[34\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484960 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[34\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[34\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484961 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[34\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[34\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484963 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[35\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[35\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484964 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[35\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[35\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484964 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[35\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[35\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484964 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[36\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[36\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484964 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[36\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[36\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484964 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[36\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[36\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484964 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[37\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[37\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484964 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[37\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[37\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484965 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[37\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[37\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484965 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[38\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[38\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484965 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[38\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[38\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484965 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[38\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[38\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484965 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[39\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[39\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484968 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[39\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[39\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484968 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[39\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[39\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484969 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[40\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[40\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484969 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[40\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[40\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484969 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[40\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[40\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484969 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[41\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[41\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484969 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[41\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[41\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484970 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[41\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[41\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484970 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[42\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[42\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484970 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[42\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[42\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484970 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[42\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[42\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484970 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[43\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[43\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484973 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[43\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[43\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484973 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[43\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[43\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484974 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[44\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[44\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484974 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[44\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[44\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484974 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[44\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[44\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484974 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[45\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[45\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484974 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[45\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[45\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484974 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[45\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[45\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484975 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[0\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[0\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484975 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[0\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[0\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484975 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[0\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[0\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484975 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[1\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[1\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484979 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[1\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[1\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484979 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[1\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[1\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484979 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[2\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[2\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484979 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[2\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[2\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484979 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[2\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[2\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484979 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[3\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[3\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484980 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[3\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[3\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484980 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[3\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[3\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484980 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[4\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[4\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484980 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[4\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[4\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484980 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[4\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[4\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484980 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[5\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[5\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484981 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[5\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[5\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484984 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[5\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[5\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484984 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[6\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[6\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484984 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[6\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[6\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484984 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[6\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[6\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484984 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[7\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[7\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484984 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[7\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[7\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484984 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[7\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[7\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484984 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[8\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[8\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484985 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[8\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[8\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484985 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[8\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[8\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484985 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[9\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[9\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484985 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[9\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[9\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484989 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[9\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[9\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484989 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[10\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[10\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484989 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[10\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[10\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484989 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[10\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[10\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484989 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[11\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[11\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484989 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[11\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[11\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484989 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[11\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[11\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484989 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[12\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[12\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484989 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[12\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[12\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484989 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[12\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[12\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484989 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[13\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[13\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484990 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[13\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[13\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484990 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[13\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[13\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484994 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[14\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[14\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484994 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[14\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[14\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484994 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[14\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[14\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484994 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[15\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[15\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484995 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[15\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[15\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484995 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[15\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[15\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484995 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[16\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[16\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484995 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[16\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[16\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484995 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[16\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[16\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484995 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[17\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[17\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484995 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[17\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[17\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282484995 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[17\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[17\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282485000 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[18\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[18\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282485000 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[18\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[18\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282485000 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[18\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[18\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282485001 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[19\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[19\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282485001 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[19\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[19\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282485001 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[19\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[19\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282485001 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[20\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[20\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282485001 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[20\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[20\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282485001 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[20\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[20\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282485001 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[21\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[21\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282485002 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[21\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[21\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282485002 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[21\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[21\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282485005 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[22\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[22\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282485005 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[22\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[22\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282485005 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[22\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[22\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282485005 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[23\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[23\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282485005 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[23\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[23\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282485005 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[23\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[23\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282485005 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[24\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[24\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282485006 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[24\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[24\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282485006 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[24\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[24\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282485006 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[25\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[25\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282485006 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[25\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[25\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282485006 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[25\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[25\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282485006 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[26\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[26\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282485009 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[26\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[26\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282485009 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[26\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[26\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282485009 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[27\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[27\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282485010 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[27\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[27\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282485010 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[27\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[27\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282485010 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[28\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[28\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282485010 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[28\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[28\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282485010 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[28\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[28\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282485010 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[29\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[29\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282485010 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[29\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[29\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282485010 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[29\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[29\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282485011 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[30\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[30\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282485014 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[30\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[30\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282485014 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[30\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[30\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282485014 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[31\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[31\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282485015 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[31\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[31\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282485015 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[31\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[31\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282485016 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[32\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[32\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282485016 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[32\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[32\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282485016 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[32\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[32\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282485016 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[33\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[33\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282485016 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[33\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[33\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282485016 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[33\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[33\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282485017 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[34\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[34\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282485020 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[34\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[34\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282485021 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[34\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[34\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282485021 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[35\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[35\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282485021 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[35\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[35\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282485021 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[35\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[35\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282485021 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[36\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[36\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282485021 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[36\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[36\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282485021 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[36\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[36\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282485022 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[37\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[37\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282485022 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[37\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[37\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282485022 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[37\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[37\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282485022 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[38\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[38\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282485022 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[38\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[38\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282485025 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[38\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[38\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282485025 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[39\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[39\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282485025 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[39\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[39\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282485025 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[39\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[39\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282485025 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[40\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[40\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282485026 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[40\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[40\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282485026 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[40\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[40\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282485026 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[41\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[41\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282485026 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[41\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[41\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282485026 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[41\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[41\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282485026 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[42\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[42\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282485026 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[42\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[42\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282485029 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[42\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[42\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282485029 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[43\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[43\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282485030 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[43\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[43\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282485030 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[43\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[43\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282485030 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[44\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[44\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282485030 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[44\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[44\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282485030 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[44\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[44\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282485031 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[45\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[45\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282485031 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[45\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[45\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282485032 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[45\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[45\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282485032 "|DE0_NANO"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "my_grid " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"my_grid\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1511282488320 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wall_grid " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wall_grid\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1511282488320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_DRIVER VGA_DRIVER:driver " "Elaborating entity \"VGA_DRIVER\" for hierarchy \"VGA_DRIVER:driver\"" {  } { { "DE0_NANO.v" "driver" { Text "E:/FPGA/DE0_NANO.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511282488445 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_DRIVER.v(71) " "Verilog HDL assignment warning at VGA_DRIVER.v(71): truncated value with size 32 to match size of target (10)" {  } { { "VGA_DRIVER.v" "" { Text "E:/FPGA/VGA_DRIVER.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511282488446 "|DE0_NANO|VGA_DRIVER:driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_DRIVER.v(75) " "Verilog HDL assignment warning at VGA_DRIVER.v(75): truncated value with size 32 to match size of target (10)" {  } { { "VGA_DRIVER.v" "" { Text "E:/FPGA/VGA_DRIVER.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511282488446 "|DE0_NANO|VGA_DRIVER:driver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_slave spi_slave:slave " "Elaborating entity \"spi_slave\" for hierarchy \"spi_slave:slave\"" {  } { { "DE0_NANO.v" "slave" { Text "E:/FPGA/DE0_NANO.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511282488446 ""}
{ "Warning" "WSGN_SEARCH_FILE" "audio.v 1 1 " "Using design file audio.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 AUDIO " "Found entity 1: AUDIO" {  } { { "audio.v" "" { Text "E:/FPGA/audio.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511282488453 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1511282488453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUDIO AUDIO:audio " "Elaborating entity \"AUDIO\" for hierarchy \"AUDIO:audio\"" {  } { { "DE0_NANO.v" "audio" { Text "E:/FPGA/DE0_NANO.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511282488454 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 audio.v(181) " "Verilog HDL assignment warning at audio.v(181): truncated value with size 33 to match size of target (32)" {  } { { "audio.v" "" { Text "E:/FPGA/audio.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511282488455 "|DE0_NANO|AUDIO:audio"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 audio.v(187) " "Verilog HDL assignment warning at audio.v(187): truncated value with size 32 to match size of target (6)" {  } { { "audio.v" "" { Text "E:/FPGA/audio.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511282488455 "|DE0_NANO|AUDIO:audio"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 audio.v(189) " "Verilog HDL assignment warning at audio.v(189): truncated value with size 33 to match size of target (32)" {  } { { "audio.v" "" { Text "E:/FPGA/audio.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511282488456 "|DE0_NANO|AUDIO:audio"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 audio.v(196) " "Verilog HDL assignment warning at audio.v(196): truncated value with size 32 to match size of target (25)" {  } { { "audio.v" "" { Text "E:/FPGA/audio.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511282488460 "|DE0_NANO|AUDIO:audio"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 audio.v(203) " "Verilog HDL assignment warning at audio.v(203): truncated value with size 33 to match size of target (32)" {  } { { "audio.v" "" { Text "E:/FPGA/audio.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511282488460 "|DE0_NANO|AUDIO:audio"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "tones.data_a 0 audio.v(19) " "Net \"tones.data_a\" at audio.v(19) has no driver or initial value, using a default initial value '0'" {  } { { "audio.v" "" { Text "E:/FPGA/audio.v" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1511282488460 "|DE0_NANO|AUDIO:audio"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "tones.waddr_a 0 audio.v(19) " "Net \"tones.waddr_a\" at audio.v(19) has no driver or initial value, using a default initial value '0'" {  } { { "audio.v" "" { Text "E:/FPGA/audio.v" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1511282488460 "|DE0_NANO|AUDIO:audio"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 audio.v(28) " "Net \"rom.data_a\" at audio.v(28) has no driver or initial value, using a default initial value '0'" {  } { { "audio.v" "" { Text "E:/FPGA/audio.v" 28 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1511282488460 "|DE0_NANO|AUDIO:audio"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 audio.v(28) " "Net \"rom.waddr_a\" at audio.v(28) has no driver or initial value, using a default initial value '0'" {  } { { "audio.v" "" { Text "E:/FPGA/audio.v" 28 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1511282488460 "|DE0_NANO|AUDIO:audio"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "tones.we_a 0 audio.v(19) " "Net \"tones.we_a\" at audio.v(19) has no driver or initial value, using a default initial value '0'" {  } { { "audio.v" "" { Text "E:/FPGA/audio.v" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1511282488460 "|DE0_NANO|AUDIO:audio"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 audio.v(28) " "Net \"rom.we_a\" at audio.v(28) has no driver or initial value, using a default initial value '0'" {  } { { "audio.v" "" { Text "E:/FPGA/audio.v" 28 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1511282488460 "|DE0_NANO|AUDIO:audio"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "AUDIO:audio\|tones " "RAM logic \"AUDIO:audio\|tones\" is uninferred due to asynchronous read logic" {  } { { "audio.v" "tones" { Text "E:/FPGA/audio.v" 19 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1511282492775 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1511282492775 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "AUDIO:audio\|rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"AUDIO:audio\|rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511282493050 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511282493050 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511282493050 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511282493050 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511282493050 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511282493050 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511282493050 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511282493050 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511282493050 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE0_NANO.ram0_AUDIO_45867c4.hdl.mif " "Parameter INIT_FILE set to db/DE0_NANO.ram0_AUDIO_45867c4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511282493050 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1511282493050 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1511282493050 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "DE0_NANO.v" "Div1" { Text "E:/FPGA/DE0_NANO.v" 239 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1511282493055 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "DE0_NANO.v" "Div0" { Text "E:/FPGA/DE0_NANO.v" 238 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1511282493055 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1511282493055 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AUDIO:audio\|altsyncram:rom_rtl_0 " "Elaborated megafunction instantiation \"AUDIO:audio\|altsyncram:rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511282493090 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AUDIO:audio\|altsyncram:rom_rtl_0 " "Instantiated megafunction \"AUDIO:audio\|altsyncram:rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511282493090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511282493090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511282493090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511282493090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511282493090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511282493090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511282493090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511282493090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511282493090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/DE0_NANO.ram0_AUDIO_45867c4.hdl.mif " "Parameter \"INIT_FILE\" = \"db/DE0_NANO.ram0_AUDIO_45867c4.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511282493090 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511282493090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gd71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gd71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gd71 " "Found entity 1: altsyncram_gd71" {  } { { "db/altsyncram_gd71.tdf" "" { Text "E:/FPGA/db/altsyncram_gd71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511282493134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282493134 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div1 " "Elaborated megafunction instantiation \"lpm_divide:Div1\"" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 239 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511282493158 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div1 " "Instantiated megafunction \"lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511282493158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511282493158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511282493158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511282493158 ""}  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 239 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511282493158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_sim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_sim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_sim " "Found entity 1: lpm_divide_sim" {  } { { "db/lpm_divide_sim.tdf" "" { Text "E:/FPGA/db/lpm_divide_sim.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511282493191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282493191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_klh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_klh " "Found entity 1: sign_div_unsign_klh" {  } { { "db/sign_div_unsign_klh.tdf" "" { Text "E:/FPGA/db/sign_div_unsign_klh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511282493201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282493201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_s6f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_s6f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_s6f " "Found entity 1: alt_u_div_s6f" {  } { { "db/alt_u_div_s6f.tdf" "" { Text "E:/FPGA/db/alt_u_div_s6f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511282493211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282493211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "E:/FPGA/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511282493246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282493246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "E:/FPGA/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511282493281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282493281 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1511282493520 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0_D\[5\] " "Inserted always-enabled tri-state buffer between \"GPIO_0_D\[5\]\" and its non-tri-state driver." {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1511282493555 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0_D\[7\] " "Inserted always-enabled tri-state buffer between \"GPIO_0_D\[7\]\" and its non-tri-state driver." {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1511282493555 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0_D\[9\] " "Inserted always-enabled tri-state buffer between \"GPIO_0_D\[9\]\" and its non-tri-state driver." {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1511282493555 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0_D\[11\] " "Inserted always-enabled tri-state buffer between \"GPIO_0_D\[11\]\" and its non-tri-state driver." {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1511282493555 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0_D\[13\] " "Inserted always-enabled tri-state buffer between \"GPIO_0_D\[13\]\" and its non-tri-state driver." {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1511282493555 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0_D\[15\] " "Inserted always-enabled tri-state buffer between \"GPIO_0_D\[15\]\" and its non-tri-state driver." {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1511282493555 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0_D\[17\] " "Inserted always-enabled tri-state buffer between \"GPIO_0_D\[17\]\" and its non-tri-state driver." {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1511282493555 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0_D\[19\] " "Inserted always-enabled tri-state buffer between \"GPIO_0_D\[19\]\" and its non-tri-state driver." {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1511282493555 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0_D\[21\] " "Inserted always-enabled tri-state buffer between \"GPIO_0_D\[21\]\" and its non-tri-state driver." {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1511282493555 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0_D\[23\] " "Inserted always-enabled tri-state buffer between \"GPIO_0_D\[23\]\" and its non-tri-state driver." {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1511282493555 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1_D\[8\] " "Inserted always-enabled tri-state buffer between \"GPIO_1_D\[8\]\" and its non-tri-state driver." {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1511282493555 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1_D\[10\] " "Inserted always-enabled tri-state buffer between \"GPIO_1_D\[10\]\" and its non-tri-state driver." {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1511282493555 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1_D\[12\] " "Inserted always-enabled tri-state buffer between \"GPIO_1_D\[12\]\" and its non-tri-state driver." {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1511282493555 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1_D\[14\] " "Inserted always-enabled tri-state buffer between \"GPIO_1_D\[14\]\" and its non-tri-state driver." {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1511282493555 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1_D\[16\] " "Inserted always-enabled tri-state buffer between \"GPIO_1_D\[16\]\" and its non-tri-state driver." {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1511282493555 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1_D\[18\] " "Inserted always-enabled tri-state buffer between \"GPIO_1_D\[18\]\" and its non-tri-state driver." {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1511282493555 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1_D\[20\] " "Inserted always-enabled tri-state buffer between \"GPIO_1_D\[20\]\" and its non-tri-state driver." {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1511282493555 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1_D\[22\] " "Inserted always-enabled tri-state buffer between \"GPIO_1_D\[22\]\" and its non-tri-state driver." {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1511282493555 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1_D\[28\] " "Inserted always-enabled tri-state buffer between \"GPIO_1_D\[28\]\" and its non-tri-state driver." {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1511282493555 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1511282493555 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[26\] " "bidirectional pin \"GPIO_1_D\[26\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511282493563 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[30\] " "bidirectional pin \"GPIO_1_D\[30\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511282493563 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[32\] " "bidirectional pin \"GPIO_1_D\[32\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511282493563 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[0\] " "bidirectional pin \"GPIO_0_D\[0\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511282493563 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[1\] " "bidirectional pin \"GPIO_0_D\[1\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511282493563 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[2\] " "bidirectional pin \"GPIO_0_D\[2\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511282493563 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[3\] " "bidirectional pin \"GPIO_0_D\[3\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511282493563 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[4\] " "bidirectional pin \"GPIO_0_D\[4\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511282493563 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[6\] " "bidirectional pin \"GPIO_0_D\[6\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511282493563 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[8\] " "bidirectional pin \"GPIO_0_D\[8\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511282493563 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[10\] " "bidirectional pin \"GPIO_0_D\[10\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511282493563 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[12\] " "bidirectional pin \"GPIO_0_D\[12\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511282493563 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[14\] " "bidirectional pin \"GPIO_0_D\[14\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511282493563 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[16\] " "bidirectional pin \"GPIO_0_D\[16\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511282493563 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[18\] " "bidirectional pin \"GPIO_0_D\[18\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511282493563 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[20\] " "bidirectional pin \"GPIO_0_D\[20\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511282493563 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[22\] " "bidirectional pin \"GPIO_0_D\[22\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511282493563 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[24\] " "bidirectional pin \"GPIO_0_D\[24\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511282493563 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[25\] " "bidirectional pin \"GPIO_0_D\[25\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511282493563 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[26\] " "bidirectional pin \"GPIO_0_D\[26\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511282493563 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[27\] " "bidirectional pin \"GPIO_0_D\[27\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511282493563 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[28\] " "bidirectional pin \"GPIO_0_D\[28\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511282493563 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[29\] " "bidirectional pin \"GPIO_0_D\[29\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511282493563 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[30\] " "bidirectional pin \"GPIO_0_D\[30\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511282493563 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[31\] " "bidirectional pin \"GPIO_0_D\[31\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511282493563 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[32\] " "bidirectional pin \"GPIO_0_D\[32\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511282493563 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[33\] " "bidirectional pin \"GPIO_0_D\[33\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511282493563 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[0\] " "bidirectional pin \"GPIO_1_D\[0\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511282493563 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[1\] " "bidirectional pin \"GPIO_1_D\[1\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511282493563 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[2\] " "bidirectional pin \"GPIO_1_D\[2\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511282493563 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[3\] " "bidirectional pin \"GPIO_1_D\[3\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511282493563 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[4\] " "bidirectional pin \"GPIO_1_D\[4\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511282493563 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[5\] " "bidirectional pin \"GPIO_1_D\[5\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511282493563 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[6\] " "bidirectional pin \"GPIO_1_D\[6\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511282493563 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[7\] " "bidirectional pin \"GPIO_1_D\[7\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511282493563 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[9\] " "bidirectional pin \"GPIO_1_D\[9\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511282493563 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[11\] " "bidirectional pin \"GPIO_1_D\[11\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511282493563 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[13\] " "bidirectional pin \"GPIO_1_D\[13\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511282493563 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[15\] " "bidirectional pin \"GPIO_1_D\[15\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511282493563 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[17\] " "bidirectional pin \"GPIO_1_D\[17\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511282493563 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[19\] " "bidirectional pin \"GPIO_1_D\[19\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511282493563 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[21\] " "bidirectional pin \"GPIO_1_D\[21\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511282493563 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[23\] " "bidirectional pin \"GPIO_1_D\[23\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511282493563 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[24\] " "bidirectional pin \"GPIO_1_D\[24\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511282493563 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[25\] " "bidirectional pin \"GPIO_1_D\[25\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511282493563 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[27\] " "bidirectional pin \"GPIO_1_D\[27\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511282493563 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[29\] " "bidirectional pin \"GPIO_1_D\[29\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511282493563 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[31\] " "bidirectional pin \"GPIO_1_D\[31\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511282493563 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[33\] " "bidirectional pin \"GPIO_1_D\[33\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511282493563 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1511282493563 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0_D\[5\]~synth " "Node \"GPIO_0_D\[5\]~synth\"" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511282493714 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0_D\[7\]~synth " "Node \"GPIO_0_D\[7\]~synth\"" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511282493714 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0_D\[9\]~synth " "Node \"GPIO_0_D\[9\]~synth\"" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511282493714 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0_D\[11\]~synth " "Node \"GPIO_0_D\[11\]~synth\"" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511282493714 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0_D\[13\]~synth " "Node \"GPIO_0_D\[13\]~synth\"" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511282493714 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0_D\[15\]~synth " "Node \"GPIO_0_D\[15\]~synth\"" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511282493714 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0_D\[17\]~synth " "Node \"GPIO_0_D\[17\]~synth\"" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511282493714 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0_D\[19\]~synth " "Node \"GPIO_0_D\[19\]~synth\"" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511282493714 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0_D\[21\]~synth " "Node \"GPIO_0_D\[21\]~synth\"" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511282493714 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0_D\[23\]~synth " "Node \"GPIO_0_D\[23\]~synth\"" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511282493714 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1_D\[8\]~synth " "Node \"GPIO_1_D\[8\]~synth\"" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511282493714 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1_D\[10\]~synth " "Node \"GPIO_1_D\[10\]~synth\"" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511282493714 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1_D\[12\]~synth " "Node \"GPIO_1_D\[12\]~synth\"" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511282493714 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1_D\[14\]~synth " "Node \"GPIO_1_D\[14\]~synth\"" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511282493714 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1_D\[16\]~synth " "Node \"GPIO_1_D\[16\]~synth\"" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511282493714 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1_D\[18\]~synth " "Node \"GPIO_1_D\[18\]~synth\"" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511282493714 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1_D\[20\]~synth " "Node \"GPIO_1_D\[20\]~synth\"" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511282493714 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1_D\[22\]~synth " "Node \"GPIO_1_D\[22\]~synth\"" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511282493714 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1_D\[28\]~synth " "Node \"GPIO_1_D\[28\]~synth\"" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511282493714 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1511282493714 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511282493718 "|DE0_NANO|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511282493718 "|DE0_NANO|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511282493718 "|DE0_NANO|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511282493718 "|DE0_NANO|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511282493718 "|DE0_NANO|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511282493718 "|DE0_NANO|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511282493718 "|DE0_NANO|LED[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1511282493718 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1511282493777 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1511282498747 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511282498747 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511282501025 "|DE0_NANO|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511282501025 "|DE0_NANO|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511282501025 "|DE0_NANO|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511282501025 "|DE0_NANO|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0_IN\[0\] " "No output dependent on input pin \"GPIO_0_IN\[0\]\"" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511282501025 "|DE0_NANO|GPIO_0_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0_IN\[1\] " "No output dependent on input pin \"GPIO_0_IN\[1\]\"" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511282501025 "|DE0_NANO|GPIO_0_IN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_IN\[0\] " "No output dependent on input pin \"GPIO_1_IN\[0\]\"" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511282501025 "|DE0_NANO|GPIO_1_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_IN\[1\] " "No output dependent on input pin \"GPIO_1_IN\[1\]\"" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511282501025 "|DE0_NANO|GPIO_1_IN[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1511282501025 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "596 " "Implemented 596 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1511282501028 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1511282501028 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "68 " "Implemented 68 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1511282501028 ""} { "Info" "ICUT_CUT_TM_LCELLS" "501 " "Implemented 501 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1511282501028 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1511282501028 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1511282501028 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 130 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 130 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "672 " "Peak virtual memory: 672 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1511282501491 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 21 11:41:41 2017 " "Processing ended: Tue Nov 21 11:41:41 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1511282501491 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1511282501491 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1511282501491 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1511282501491 ""}
