

================================================================
== Vivado HLS Report for 'max_pooling2d_fix16'
================================================================
* Date:           Tue Dec 31 13:49:15 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.67|     6.380|        1.67|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+-------+------+-------+---------+
    |    Latency   |   Interval   | Pipeline|
    |  min |  max  |  min |  max  |   Type  |
    +------+-------+------+-------+---------+
    |  1584|  12560|  1584|  12560|   none  |
    +------+-------+------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+-------+----------+-----------+-----------+------------+----------+
        |          |    Latency   | Iteration|  Initiation Interval  |    Trip    |          |
        | Loop Name|  min |  max  |  Latency |  achieved |   target  |    Count   | Pipelined|
        +----------+------+-------+----------+-----------+-----------+------------+----------+
        |- Loop 1  |  1581|  12557|        18|          4|          1| 392 ~ 3136 |    yes   |
        +----------+------+-------+----------+-----------+-----------+------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      0|       0|    708|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    221|    -|
|Register         |        0|      -|    1013|    288|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      1|    1013|   1217|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +-------------------------------------------+---------------------------------------+--------------+
    |                  Instance                 |                 Module                |  Expression  |
    +-------------------------------------------+---------------------------------------+--------------+
    |network_mac_muladd_6ns_8ns_4ns_12_1_1_U27  |network_mac_muladd_6ns_8ns_4ns_12_1_1  | i0 + i1 * i2 |
    +-------------------------------------------+---------------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |mul_ln26_1_fu_350_p2     |     *    |      0|  0|  33|           5|           7|
    |mul_ln26_2_fu_445_p2     |     *    |      0|  0|  51|           7|           9|
    |mul_ln26_3_fu_453_p2     |     *    |      0|  0|  51|           7|           9|
    |mul_ln26_fu_318_p2       |     *    |      0|  0|  33|           5|           7|
    |mul_ln34_1_fu_605_p2     |     *    |      0|  0|  26|           5|           6|
    |mul_ln34_fu_588_p2       |     *    |      0|  0|  26|           5|           6|
    |mul_ln9_1_fu_303_p2      |     *    |      0|  0|  41|           5|           8|
    |mul_ln9_fu_260_p2        |     *    |      0|  0|  13|           4|           4|
    |add_ln19_fu_430_p2       |     +    |      0|  0|  17|          13|           1|
    |add_ln21_1_fu_523_p2     |     +    |      0|  0|  15|           8|           1|
    |add_ln26_1_fu_502_p2     |     +    |      0|  0|  19|          14|          14|
    |add_ln26_2_fu_507_p2     |     +    |      0|  0|  19|          14|          14|
    |add_ln26_3_fu_512_p2     |     +    |      0|  0|  19|          14|          14|
    |add_ln26_4_fu_424_p2     |     +    |      0|  0|  15|           9|           1|
    |add_ln26_fu_487_p2       |     +    |      0|  0|  19|          14|          14|
    |out_d_fu_328_p2          |     +    |      0|  0|  15|           5|           1|
    |out_h_fu_360_p2          |     +    |      0|  0|  13|           4|           1|
    |out_w_fu_517_p2          |     +    |      0|  0|  13|           4|           1|
    |tmp4_fu_597_p2           |     +    |      0|  0|  15|           8|           8|
    |tmp4_mid1_fu_634_p2      |     +    |      0|  0|  15|           8|           8|
    |tmp_0_0_fu_378_p2        |     +    |      0|  0|  15|           9|           9|
    |tmp_0_0_mid1_fu_410_p2   |     +    |      0|  0|  15|           9|           9|
    |icmp_ln19_fu_323_p2      |   icmp   |      0|  0|  13|          13|          13|
    |icmp_ln21_fu_334_p2      |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln22_1_fu_355_p2    |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln22_fu_309_p2      |   icmp   |      0|  0|   9|           4|           1|
    |icmp_ln29_1_fu_564_p2    |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln29_2_fu_610_p2    |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln29_fu_548_p2      |   icmp   |      0|  0|  13|          16|          16|
    |or_ln26_1_fu_458_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln26_fu_492_p2        |    or    |      0|  0|   5|           5|           1|
    |select_ln19_fu_436_p3    |  select  |      0|  0|   5|           1|           5|
    |select_ln20_1_fu_383_p3  |  select  |      0|  0|   9|           1|           9|
    |select_ln20_2_fu_621_p3  |  select  |      0|  0|   8|           1|           8|
    |select_ln20_3_fu_388_p3  |  select  |      0|  0|   9|           1|           9|
    |select_ln20_4_fu_626_p3  |  select  |      0|  0|   8|           1|           8|
    |select_ln20_5_fu_394_p3  |  select  |      0|  0|   2|           1|           1|
    |select_ln20_fu_339_p3    |  select  |      0|  0|   4|           1|           1|
    |select_ln21_1_fu_529_p3  |  select  |      0|  0|   8|           1|           1|
    |select_ln21_fu_470_p3    |  select  |      0|  0|   4|           1|           4|
    |select_ln26_1_fu_416_p3  |  select  |      0|  0|   9|           1|           9|
    |select_ln26_2_fu_640_p3  |  select  |      0|  0|   8|           1|           8|
    |select_ln26_fu_462_p3    |  select  |      0|  0|   4|           1|           1|
    |select_ln29_1_fu_570_p3  |  select  |      0|  0|  14|           1|          14|
    |select_ln29_2_fu_615_p3  |  select  |      0|  0|  14|           1|          14|
    |select_ln29_fu_554_p3    |  select  |      0|  0|  14|           1|          14|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 708|         275|         336|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  41|          8|    1|          8|
    |ap_enable_reg_pp0_iter3                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4                    |  15|          3|    1|          3|
    |ap_phi_mux_indvar_flatten39_phi_fu_178_p4  |   9|          2|   13|         26|
    |ap_phi_mux_indvar_flatten_phi_fu_202_p4    |   9|          2|    8|         16|
    |ap_phi_mux_out_d_0_phi_fu_190_p4           |   9|          2|    5|         10|
    |ap_phi_mux_out_h_0_phi_fu_214_p4           |   9|          2|    4|          8|
    |ap_phi_mux_out_w_0_phi_fu_226_p4           |   9|          2|    4|          8|
    |indvar_flatten39_reg_174                   |   9|          2|   13|         26|
    |indvar_flatten_reg_198                     |   9|          2|    8|         16|
    |input_r_address0                           |  27|          5|   14|         70|
    |input_r_address1                           |  21|          4|   14|         56|
    |out_d_0_reg_186                            |   9|          2|    5|         10|
    |out_h_0_reg_210                            |   9|          2|    4|          8|
    |out_w_0_reg_222                            |   9|          2|    4|          8|
    |reg_234                                    |   9|          2|   16|         32|
    |reg_239                                    |   9|          2|   16|         32|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 221|         46|  131|        339|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln19_reg_792                  |  13|   0|   13|          0|
    |add_ln26_1_reg_830                |  14|   0|   14|          0|
    |add_ln26_2_reg_836                |  14|   0|   14|          0|
    |add_ln26_2_reg_836_pp0_iter2_reg  |  14|   0|   14|          0|
    |add_ln26_3_reg_842                |  14|   0|   14|          0|
    |add_ln26_4_reg_787                |   9|   0|    9|          0|
    |add_ln26_reg_824                  |  14|   0|   14|          0|
    |add_ln34_reg_937                  |  12|   0|   12|          0|
    |ap_CS_fsm                         |   7|   0|    7|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |empty_reg_678                     |   4|   0|    4|          0|
    |icmp_ln19_reg_729                 |   1|   0|    1|          0|
    |icmp_ln21_reg_740                 |   1|   0|    1|          0|
    |icmp_ln22_1_reg_763               |   1|   0|    1|          0|
    |icmp_ln22_reg_718                 |   1|   0|    1|          0|
    |indvar_flatten39_reg_174          |  13|   0|   13|          0|
    |indvar_flatten_reg_198            |   8|   0|    8|          0|
    |input_load_4_reg_906              |  16|   0|   16|          0|
    |input_load_6_reg_942              |  16|   0|   16|          0|
    |mul_ln26_1_reg_757                |   9|   0|    9|          0|
    |mul_ln26_2_reg_802                |  14|   0|   14|          0|
    |mul_ln26_3_reg_808                |  14|   0|   14|          0|
    |mul_ln26_reg_723                  |   9|   0|    9|          0|
    |mul_ln34_1_reg_916                |   8|   0|    8|          0|
    |mul_ln34_reg_900                  |   8|   0|    8|          0|
    |mul_ln9_1_reg_713                 |  13|   0|   13|          0|
    |mul_ln9_reg_684                   |   8|   0|    8|          0|
    |out_d_0_reg_186                   |   5|   0|    5|          0|
    |out_d_reg_733                     |   5|   0|    5|          0|
    |out_h_0_reg_210                   |   4|   0|    4|          0|
    |out_h_reg_768                     |   4|   0|    4|          0|
    |out_w_0_reg_222                   |   4|   0|    4|          0|
    |out_w_reg_848                     |   4|   0|    4|          0|
    |reg_234                           |  16|   0|   16|          0|
    |reg_239                           |  16|   0|   16|          0|
    |select_ln19_reg_797               |   5|   0|    5|          0|
    |select_ln20_5_reg_775             |   1|   0|    1|          0|
    |select_ln20_reg_752               |   4|   0|    4|          0|
    |select_ln21_1_reg_853             |   8|   0|    8|          0|
    |select_ln21_reg_819               |   4|   0|    4|          0|
    |select_ln26_1_reg_782             |   9|   0|    9|          0|
    |select_ln26_2_reg_927             |   8|   0|    8|          0|
    |select_ln26_reg_814               |   4|   0|    4|          0|
    |select_ln29_1_reg_884             |  14|   0|   14|          0|
    |select_ln29_2_reg_922             |  14|   0|   14|          0|
    |select_ln29_reg_873               |  14|   0|   14|          0|
    |tmp4_reg_911                      |   8|   0|    8|          0|
    |zext_ln26_1_cast4_reg_696         |   7|   0|   14|          7|
    |zext_ln26_reg_690                 |   7|   0|    9|          2|
    |zext_ln34_1_cast_reg_708          |   6|   0|   12|          6|
    |zext_ln34_reg_702                 |   6|   0|    8|          2|
    |add_ln26_3_reg_842                |  64|  32|   14|          0|
    |icmp_ln19_reg_729                 |  64|  32|    1|          0|
    |icmp_ln21_reg_740                 |  64|  32|    1|          0|
    |out_d_0_reg_186                   |  64|  32|    5|          0|
    |out_d_reg_733                     |  64|  32|    5|          0|
    |out_h_0_reg_210                   |  64|  32|    4|          0|
    |out_h_reg_768                     |  64|  32|    4|          0|
    |select_ln20_5_reg_775             |  64|  32|    1|          0|
    |select_ln26_reg_814               |  64|  32|    4|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |1013| 288|  493|         17|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-------------------+-----+-----+------------+---------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | max_pooling2d_fix16 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | max_pooling2d_fix16 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | max_pooling2d_fix16 | return value |
|ap_done            | out |    1| ap_ctrl_hs | max_pooling2d_fix16 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | max_pooling2d_fix16 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | max_pooling2d_fix16 | return value |
|input_height       |  in |    7|   ap_none  |     input_height    |    scalar    |
|input_width        |  in |    6|   ap_none  |     input_width     |    scalar    |
|input_r_address0   | out |   14|  ap_memory |       input_r       |     array    |
|input_r_ce0        | out |    1|  ap_memory |       input_r       |     array    |
|input_r_q0         |  in |   16|  ap_memory |       input_r       |     array    |
|input_r_address1   | out |   14|  ap_memory |       input_r       |     array    |
|input_r_ce1        | out |    1|  ap_memory |       input_r       |     array    |
|input_r_q1         |  in |   16|  ap_memory |       input_r       |     array    |
|output_depth       |  in |    6|   ap_none  |     output_depth    |    scalar    |
|output_height      |  in |    5|   ap_none  |    output_height    |    scalar    |
|output_width       |  in |    5|   ap_none  |     output_width    |    scalar    |
|output_r_address0  | out |   14|  ap_memory |       output_r      |     array    |
|output_r_ce0       | out |    1|  ap_memory |       output_r      |     array    |
|output_r_we0       | out |    1|  ap_memory |       output_r      |     array    |
|output_r_d0        | out |   16|  ap_memory |       output_r      |     array    |
+-------------------+-----+-----+------------+---------------------+--------------+

