<module HW_revision="" XML_version="1" description="Port D" id="Port D">
<register acronym="PDIN" description="Port D Input" id="PDIN" offset=" 0x0260" width="16">
<bitfield begin="0" description="PDIN0" end="0" id="PDIN0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="PDIN1" end="1" id="PDIN1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="PDIN2" end="2" id="PDIN2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="PDIN3" end="3" id="PDIN3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="PDIN4" end="4" id="PDIN4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="PDIN5" end="5" id="PDIN5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="PDIN6" end="6" id="PDIN6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="PDIN7" end="7" id="PDIN7" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="8" description="PDIN8" end="8" id="PDIN8" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="9" description="PDIN9" end="9" id="PDIN9" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="10" description="PDIN10" end="10" id="PDIN10" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="11" description="PDIN11" end="11" id="PDIN11" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="12" description="PDIN12" end="12" id="PDIN12" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="13" description="PDIN13" end="13" id="PDIN13" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="14" description="PDIN14" end="14" id="PDIN14" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="15" description="PDIN15" end="15" id="PDIN15" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="PDOUT" description="Port D Output" id="PDOUT" offset=" 0x0262" width="16">
<bitfield begin="0" description="PDOUT0" end="0" id="PDOUT0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="PDOUT1" end="1" id="PDOUT1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="PDOUT2" end="2" id="PDOUT2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="PDOUT3" end="3" id="PDOUT3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="PDOUT4" end="4" id="PDOUT4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="PDOUT5" end="5" id="PDOUT5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="PDOUT6" end="6" id="PDOUT6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="PDOUT7" end="7" id="PDOUT7" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="8" description="PDOUT8" end="8" id="PDOUT8" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="9" description="PDOUT9" end="9" id="PDOUT9" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="10" description="PDOUT10" end="10" id="PDOUT10" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="11" description="PDOUT11" end="11" id="PDOUT11" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="12" description="PDOUT12" end="12" id="PDOUT12" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="13" description="PDOUT13" end="13" id="PDOUT13" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="14" description="PDOUT14" end="14" id="PDOUT14" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="15" description="PDOUT15" end="15" id="PDOUT15" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="PDDIR" description="Port D Direction" id="PDDIR" offset=" 0x0264" width="16">
<bitfield begin="0" description="PDDIR0" end="0" id="PDDIR0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="PDDIR1" end="1" id="PDDIR1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="PDDIR2" end="2" id="PDDIR2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="PDDIR3" end="3" id="PDDIR3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="PDDIR4" end="4" id="PDDIR4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="PDDIR5" end="5" id="PDDIR5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="PDDIR6" end="6" id="PDDIR6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="PDDIR7" end="7" id="PDDIR7" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="8" description="PDDIR8" end="8" id="PDDIR8" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="9" description="PDDIR9" end="9" id="PDDIR9" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="10" description="PDDIR10" end="10" id="PDDIR10" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="11" description="PDDIR11" end="11" id="PDDIR11" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="12" description="PDDIR12" end="12" id="PDDIR12" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="13" description="PDDIR13" end="13" id="PDDIR13" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="14" description="PDDIR14" end="14" id="PDDIR14" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="15" description="PDDIR15" end="15" id="PDDIR15" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="PDREN" description="Port D Resistor Enable" id="PDREN" offset=" 0x0266" width="16">
<bitfield begin="0" description="PDREN0" end="0" id="PDREN0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="PDREN1" end="1" id="PDREN1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="PDREN2" end="2" id="PDREN2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="PDREN3" end="3" id="PDREN3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="PDREN4" end="4" id="PDREN4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="PDREN5" end="5" id="PDREN5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="PDREN6" end="6" id="PDREN6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="PDREN7" end="7" id="PDREN7" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="8" description="PDREN8" end="8" id="PDREN8" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="9" description="PDREN9" end="9" id="PDREN9" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="10" description="PDREN10" end="10" id="PDREN10" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="11" description="PDREN11" end="11" id="PDREN11" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="12" description="PDREN12" end="12" id="PDREN12" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="13" description="PDREN13" end="13" id="PDREN13" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="14" description="PDREN14" end="14" id="PDREN14" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="15" description="PDREN15" end="15" id="PDREN15" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="PDSEL0" description="Port D Selection 0" id="PDSEL0" offset=" 0x026A" width="16">
<bitfield begin="0" description="PDSEL0_0" end="0" id="PDSEL0_0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="PDSEL0_1" end="1" id="PDSEL0_1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="PDSEL0_2" end="2" id="PDSEL0_2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="PDSEL0_3" end="3" id="PDSEL0_3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="PDSEL0_4" end="4" id="PDSEL0_4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="PDSEL0_5" end="5" id="PDSEL0_5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="PDSEL0_6" end="6" id="PDSEL0_6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="PDSEL0_7" end="7" id="PDSEL0_7" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="8" description="PDSEL0_8" end="8" id="PDSEL0_8" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="9" description="PDSEL0_9" end="9" id="PDSEL0_9" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="10" description="PDSEL0_10" end="10" id="PDSEL0_10" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="11" description="PDSEL0_11" end="11" id="PDSEL0_11" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="12" description="PDSEL0_12" end="12" id="PDSEL0_12" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="13" description="PDSEL0_13" end="13" id="PDSEL0_13" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="14" description="PDSEL0_14" end="14" id="PDSEL0_14" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="15" description="PDSEL0_15" end="15" id="PDSEL0_15" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="PDSEL1" description="Port D Selection 1" id="PDSEL1" offset=" 0x026C" width="16">
<bitfield begin="0" description="PDSEL1_0" end="0" id="PDSEL1_0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="PDSEL1_1" end="1" id="PDSEL1_1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="PDSEL1_2" end="2" id="PDSEL1_2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="PDSEL1_3" end="3" id="PDSEL1_3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="PDSEL1_4" end="4" id="PDSEL1_4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="PDSEL1_5" end="5" id="PDSEL1_5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="PDSEL1_6" end="6" id="PDSEL1_6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="PDSEL1_7" end="7" id="PDSEL1_7" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="8" description="PDSEL1_8" end="8" id="PDSEL1_8" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="9" description="PDSEL1_9" end="9" id="PDSEL1_9" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="10" description="PDSEL1_10" end="10" id="PDSEL1_10" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="11" description="PDSEL1_11" end="11" id="PDSEL1_11" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="12" description="PDSEL1_12" end="12" id="PDSEL1_12" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="13" description="PDSEL1_13" end="13" id="PDSEL1_13" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="14" description="PDSEL1_14" end="14" id="PDSEL1_14" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="15" description="PDSEL1_15" end="15" id="PDSEL1_15" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="PDSELC" description="Port D Complement Selection" id="PDSELC" offset=" 0x0276" width="16">
<bitfield begin="0" description="PDSELC_0" end="0" id="PDSELC_0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="PDSELC_1" end="1" id="PDSELC_1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="PDSELC_2" end="2" id="PDSELC_2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="PDSELC_3" end="3" id="PDSELC_3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="PDSELC_4" end="4" id="PDSELC_4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="PDSELC_5" end="5" id="PDSELC_5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="PDSELC_6" end="6" id="PDSELC_6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="PDSELC_7" end="7" id="PDSELC_7" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="8" description="PDSELC_8" end="8" id="PDSELC_8" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="9" description="PDSELC_9" end="9" id="PDSELC_9" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="10" description="PDSELC_10" end="10" id="PDSELC_10" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="11" description="PDSELC_11" end="11" id="PDSELC_11" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="12" description="PDSELC_12" end="12" id="PDSELC_12" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="13" description="PDSELC_13" end="13" id="PDSELC_13" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="14" description="PDSELC_14" end="14" id="PDSELC_14" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="15" description="PDSELC_15" end="15" id="PDSELC_15" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
</module>