{
  "Features": {
    "Bitness": 32,
    "EnabledHostFeatures": [
      "FLAGM",
      "FLAGM2"
    ],
    "DisabledHostFeatures": [
      "SVE128",
      "SVE256",
      "AFP"
    ]
  },
  "Instructions": {
    "Block1": {
      "ExpectedInstructionCount": 20546,
      "x86Insts": [
        "sub esp,0x88",
        "fld dword [ecx + 0x4]",
        "mov edx,dword [ecx + 0x18]",
        "fld dword [ecx + 0x10]",
        "mov dword [esp + 0x14],edx",
        "fld dword [ecx + 0x14]",
        "mov edx,dword [ecx + 0x1c]",
        "fld dword [ecx + 0x20]",
        "mov dword [esp + 0x10],edx",
        "fld dword [ecx + 0x24]",
        "fld dword [eax]",
        "fsub dword [eax + 0x44]",
        "fld dword [eax + 0x40]",
        "fadd dword [eax + 0x4]",
        "fld dword [eax + 0x20]",
        "fsub dword [eax + 0x64]",
        "fstp dword [esp + 0x8]",
        "fld dword [eax + 0x24]",
        "fadd dword [eax + 0x60]",
        "fstp dword [esp]",
        "fld dword [esp + 0x8]",
        "fsub dword [esp]",
        "fmul st7",
        "fstp dword [esp + 0x4]",
        "fld dword [esp]",
        "fadd dword [esp + 0x8]",
        "fmul st7",
        "fstp dword [esp]",
        "fld dword [esp + 0x4]",
        "fadd st0,st2",
        "fstp dword [esp + 0x80]",
        "fld dword [esp]",
        "fadd st0,st1",
        "fstp dword [esp + 0x78]",
        "fxch",
        "fsub dword [esp + 0x4]",
        "fstp dword [esp + 0x60]",
        "fsub dword [esp]",
        "fstp dword [esp + 0x40]",
        "fld dword [eax + 0x44]",
        "fadd dword [eax]",
        "fld dword [eax + 0x4]",
        "fsub dword [eax + 0x40]",
        "fld dword [eax + 0x64]",
        "fadd dword [eax + 0x20]",
        "fstp dword [esp + 0x8]",
        "fld dword [eax + 0x24]",
        "fsub dword [eax + 0x60]",
        "fstp dword [esp]",
        "fld dword [esp + 0x8]",
        "fsub dword [esp]",
        "fmul st7",
        "fstp dword [esp + 0x4]",
        "fld dword [esp]",
        "fadd dword [esp + 0x8]",
        "fmul st7",
        "fstp dword [esp]",
        "fld st1",
        "fsub dword [esp]",
        "fstp dword [esp + 0x24]",
        "fld dword [esp + 0x4]",
        "fadd st0,st1",
        "fstp dword [esp + 0x34]",
        "fld dword [esp]",
        "fadd st0,st2",
        "fstp dword [esp + 0x5c]",
        "fsub dword [esp + 0x4]",
        "fstp dword [esp + 0x64]",
        "fstp st0",
        "fld dword [eax + 0x8]",
        "fsub dword [eax + 0x4c]",
        "fld dword [eax + 0xc]",
        "fadd dword [eax + 0x48]",
        "fstp dword [esp]",
        "fld st0",
        "fmul st5",
        "fld dword [esp]",
        "fmul st5",
        "fsubp",
        "fstp dword [esp + 0xc]",
        "fmul st3",
        "fld dword [esp]",
        "fmul st5",
        "faddp",
        "fstp dword [esp + 0x8]",
        "fld dword [eax + 0x28]",
        "fsub dword [eax + 0x6c]",
        "fld dword [eax + 0x2c]",
        "fadd dword [eax + 0x68]",
        "fstp dword [esp]",
        "fld dword [esp + 0x10]",
        "fmul st1",
        "fld dword [esp]",
        "fmul dword [esp + 0x14]",
        "fsubp",
        "fstp dword [esp + 0x4]",
        "fld dword [esp]",
        "fmul dword [esp + 0x10]",
        "fxch",
        "fmul dword [esp + 0x14]",
        "faddp",
        "fstp dword [esp]",
        "fld dword [esp + 0x4]",
        "fadd dword [esp + 0xc]",
        "fstp dword [esp + 0x58]",
        "fld dword [esp]",
        "fadd dword [esp + 0x8]",
        "fstp dword [esp + 0x30]",
        "fld dword [esp + 0xc]",
        "fsub dword [esp + 0x4]",
        "fstp dword [esp + 0x68]",
        "fld dword [esp + 0x8]",
        "fsub dword [esp]",
        "fstp dword [esp + 0x50]",
        "fld dword [eax + 0x4c]",
        "fadd dword [eax + 0x8]",
        "fld dword [eax + 0xc]",
        "fsub dword [eax + 0x48]",
        "fstp dword [esp]",
        "fld dword [esp + 0x14]",
        "fmul st1",
        "fld dword [esp]",
        "fmul dword [esp + 0x10]",
        "fsubp",
        "fstp dword [esp + 0xc]",
        "fmul dword [esp + 0x10]",
        "fld dword [esp]",
        "fmul dword [esp + 0x14]",
        "faddp",
        "fstp dword [esp + 0x8]",
        "fld dword [eax + 0x6c]",
        "fadd dword [eax + 0x28]",
        "fld dword [eax + 0x2c]",
        "fsub dword [eax + 0x68]",
        "fst dword [esp]",
        "fmul st4",
        "fld st1",
        "fmul st6",
        "faddp",
        "fstp dword [esp + 0x4]",
        "fld dword [esp]",
        "fmul st5",
        "fxch",
        "fmul st4",
        "fsubp",
        "fstp dword [esp]",
        "fld dword [esp + 0xc]",
        "fsub dword [esp + 0x4]",
        "fstp dword [esp + 0x44]",
        "fld dword [esp + 0x8]",
        "fsub dword [esp]",
        "fstp dword [esp + 0x4c]",
        "fld dword [esp + 0x4]",
        "fadd dword [esp + 0xc]",
        "fstp dword [esp + 0x74]",
        "fld dword [esp]",
        "fadd dword [esp + 0x8]",
        "fstp dword [esp + 0x84]",
        "fld dword [eax + 0x10]",
        "fsub dword [eax + 0x54]",
        "fld dword [eax + 0x14]",
        "fadd dword [eax + 0x50]",
        "fstp dword [esp]",
        "fld st0",
        "fmul st3",
        "fld dword [esp]",
        "fmul st3",
        "fsubp",
        "fstp dword [esp + 0xc]",
        "fmul st1",
        "fld dword [esp]",
        "fmul st3",
        "faddp",
        "fstp dword [esp + 0x8]",
        "fld dword [eax + 0x30]",
        "fsub dword [eax + 0x74]",
        "fld dword [eax + 0x34]",
        "fadd dword [eax + 0x70]",
        "fstp dword [esp]",
        "fld st0",
        "fmul st2",
        "fld dword [esp]",
        "fmul st4",
        "fsubp",
        "fstp dword [esp + 0x4]",
        "fld dword [esp]",
        "fmul st2",
        "fxch",
        "fmul st3",
        "faddp",
        "fstp dword [esp]",
        "fld dword [esp + 0x4]",
        "fadd dword [esp + 0xc]",
        "fstp dword [esp + 0x20]",
        "fld dword [esp]",
        "fadd dword [esp + 0x8]",
        "fstp dword [esp + 0x28]",
        "fld dword [esp + 0xc]",
        "fsub dword [esp + 0x4]",
        "fstp dword [esp + 0x18]",
        "fld dword [esp + 0x8]",
        "fsub dword [esp]",
        "fstp dword [esp + 0x38]",
        "fld dword [eax + 0x54]",
        "fadd dword [eax + 0x10]",
        "fld dword [eax + 0x14]",
        "fsub dword [eax + 0x50]",
        "fstp dword [esp]",
        "fld st0",
        "fmul st2",
        "fld dword [esp]",
        "fmul st4",
        "fsubp",
        "fstp dword [esp + 0xc]",
        "fld dword [esp]",
        "fmul st2",
        "fxch",
        "fmul st3",
        "faddp",
        "fstp dword [esp + 0x8]",
        "fld dword [eax + 0x74]",
        "fadd dword [eax + 0x30]",
        "fld dword [eax + 0x34]",
        "fsub dword [eax + 0x70]",
        "fstp dword [esp]",
        "fld st0",
        "fmul st3",
        "fld dword [esp]",
        "fmul st3",
        "fsubp",
        "fstp dword [esp + 0x4]",
        "fmul st1",
        "fld dword [esp]",
        "fmul st3",
        "faddp",
        "fstp dword [esp]",
        "fstp st0",
        "fstp st0",
        "fld dword [esp + 0xc]",
        "fsub dword [esp + 0x4]",
        "fstp dword [esp + 0x2c]",
        "fld dword [esp + 0x8]",
        "fsub dword [esp]",
        "fstp dword [esp + 0x3c]",
        "fld dword [esp + 0x4]",
        "fadd dword [esp + 0xc]",
        "fstp dword [esp + 0x6c]",
        "fld dword [esp]",
        "fadd dword [esp + 0x8]",
        "fstp dword [esp + 0x54]",
        "fld dword [eax + 0x18]",
        "fsub dword [eax + 0x5c]",
        "fld dword [eax + 0x1c]",
        "fadd dword [eax + 0x58]",
        "fld st1",
        "fmul dword [esp + 0x14]",
        "fld st1",
        "fmul dword [esp + 0x10]",
        "fsubp",
        "fstp dword [esp + 0xc]",
        "fxch",
        "fmul dword [esp + 0x10]",
        "fxch",
        "fmul dword [esp + 0x14]",
        "faddp",
        "fld dword [eax + 0x38]",
        "fsub dword [eax + 0x7c]",
        "fld dword [eax + 0x78]",
        "fadd dword [eax + 0x3c]",
        "fld st1",
        "fmul st4",
        "fld st1",
        "fmul st6",
        "fsubp",
        "fstp dword [esp + 0x4]",
        "fmul st3",
        "fxch",
        "fmul st4",
        "faddp",
        "fstp dword [esp]",
        "fld dword [esp + 0x4]",
        "fadd dword [esp + 0xc]",
        "fstp dword [esp + 0x8]",
        "fld dword [esp]",
        "fadd st0,st1",
        "fstp dword [esp + 0x70]",
        "fld dword [esp + 0xc]",
        "fsub dword [esp + 0x4]",
        "fstp dword [esp + 0x1c]",
        "fsub dword [esp]",
        "fstp dword [esp + 0x48]",
        "fld dword [eax + 0x5c]",
        "fadd dword [eax + 0x18]",
        "fld dword [eax + 0x1c]",
        "fsub dword [eax + 0x58]",
        "fld st1",
        "fmul st3",
        "fld st1",
        "fmul st5",
        "faddp",
        "fstp dword [esp + 0xc]",
        "fmul st2",
        "fxch",
        "fmul st3",
        "fsubp",
        "fstp st2",
        "fstp st0",
        "fld dword [eax + 0x7c]",
        "fadd dword [eax + 0x38]",
        "fld dword [eax + 0x3c]",
        "fsub dword [eax + 0x78]",
        "fld st1",
        "fmul dword [esp + 0x10]",
        "fld st1",
        "fmul dword [esp + 0x14]",
        "fsubp",
        "fstp dword [esp + 0x4]",
        "fmul dword [esp + 0x10]",
        "fxch",
        "fmul dword [esp + 0x14]",
        "faddp",
        "fld dword [esp + 0x4]",
        "fadd dword [esp + 0xc]",
        "fstp dword [esp + 0x14]",
        "fld st0",
        "fadd st0,st2",
        "fstp dword [esp + 0x10]",
        "fld dword [esp + 0xc]",
        "fsub dword [esp + 0x4]",
        "fstp dword [esp + 0x7c]",
        "fsubp",
        "fld dword [esp + 0x20]",
        "fadd dword [esp + 0x80]",
        "fld dword [esp + 0x28]",
        "fadd dword [esp + 0x78]",
        "fld dword [esp + 0x8]",
        "fadd dword [esp + 0x58]",
        "fld dword [esp + 0x70]",
        "fadd dword [esp + 0x30]",
        "fstp dword [esp]",
        "fld st0",
        "fadd st0,st3",
        "fstp dword [eax]",
        "fld dword [esp]",
        "fadd st0,st2",
        "fstp dword [eax + 0x4]",
        "fxch st2",
        "fsub st0,st2",
        "fstp dword [eax + 0x8]",
        "fstp st1",
        "fsub dword [esp]",
        "fstp dword [eax + 0xc]",
        "fld dword [esp + 0x80]",
        "fsub dword [esp + 0x20]",
        "fld dword [esp + 0x78]",
        "fsub dword [esp + 0x28]",
        "fld dword [esp + 0x58]",
        "fsub dword [esp + 0x8]",
        "fld dword [esp + 0x30]",
        "fsub dword [esp + 0x70]",
        "fld st3",
        "fsub st0,st1",
        "fstp dword [eax + 0x10]",
        "fld st1",
        "fadd st0,st3",
        "fstp dword [eax + 0x14]",
        "fadd st0,st3",
        "fstp dword [eax + 0x18]",
        "fxch",
        "fsub st0,st1",
        "fstp dword [eax + 0x1c]",
        "fstp st0",
        "fstp st0",
        "fld dword [esp + 0x60]",
        "fsub dword [esp + 0x38]",
        "fld dword [esp + 0x18]",
        "fadd dword [esp + 0x40]",
        "fld dword [esp + 0x68]",
        "fsub dword [esp + 0x48]",
        "fld dword [esp + 0x1c]",
        "fadd dword [esp + 0x50]",
        "fld st1",
        "fsub st0,st1",
        "fmul st6",
        "fstp dword [esp + 0x4]",
        "faddp",
        "fmul st4",
        "fld dword [esp + 0x4]",
        "fadd st0,st3",
        "fstp dword [eax + 0x20]",
        "fld st0",
        "fadd st0,st2",
        "fstp dword [eax + 0x24]",
        "fxch st2",
        "fsub dword [esp + 0x4]",
        "fstp dword [eax + 0x28]",
        "fsub st0,st1",
        "fstp dword [eax + 0x2c]",
        "fstp st0",
        "fld dword [esp + 0x38]",
        "fadd dword [esp + 0x60]",
        "fld dword [esp + 0x40]",
        "fsub dword [esp + 0x18]",
        "fld dword [esp + 0x48]",
        "fadd dword [esp + 0x68]",
        "fld dword [esp + 0x50]",
        "fsub dword [esp + 0x1c]",
        "fld st1",
        "fsub st0,st1",
        "fmul st6",
        "fstp dword [esp + 0x4]",
        "faddp",
        "fmul st4",
        "fld st2",
        "fsub st0,st1",
        "fstp dword [eax + 0x30]",
        "fld dword [esp + 0x4]",
        "fadd st0,st2",
        "fstp dword [eax + 0x34]",
        "fadd st0,st2",
        "fstp dword [eax + 0x38]",
        "fsub dword [esp + 0x4]",
        "fstp dword [eax + 0x3c]",
        "fstp st0",
        "fld dword [esp + 0x2c]",
        "fadd dword [esp + 0x24]",
        "fld dword [esp + 0x3c]",
        "fadd dword [esp + 0x34]",
        "fld dword [esp + 0x44]",
        "fsub dword [esp + 0x14]",
        "fld dword [esp + 0x4c]",
        "fsub dword [esp + 0x10]",
        "fstp dword [esp]",
        "fld st0",
        "fadd st0,st3",
        "fstp dword [eax + 0x40]",
        "fld dword [esp]",
        "fadd st0,st2",
        "fstp dword [eax + 0x44]",
        "fxch st2",
        "fsub st0,st2",
        "fstp dword [eax + 0x48]",
        "fstp st1",
        "fsub dword [esp]",
        "fstp dword [eax + 0x4c]",
        "fld dword [esp + 0x24]",
        "fsub dword [esp + 0x2c]",
        "fld dword [esp + 0x34]",
        "fsub dword [esp + 0x3c]",
        "fld dword [esp + 0x14]",
        "fadd dword [esp + 0x44]",
        "fld dword [esp + 0x10]",
        "fadd dword [esp + 0x4c]",
        "fld st3",
        "fsub st0,st1",
        "fstp dword [eax + 0x50]",
        "fld st1",
        "fadd st0,st3",
        "fstp dword [eax + 0x54]",
        "fadd st0,st3",
        "fstp dword [eax + 0x58]",
        "fxch",
        "fsub st0,st1",
        "fstp dword [eax + 0x5c]",
        "fstp st0",
        "fstp st0",
        "fld dword [esp + 0x5c]",
        "fsub dword [esp + 0x54]",
        "fld dword [esp + 0x6c]",
        "fadd dword [esp + 0x64]",
        "fld st2",
        "fadd dword [esp + 0x74]",
        "fld dword [esp + 0x84]",
        "fsub dword [esp + 0x7c]",
        "fld st1",
        "fsub st0,st1",
        "fmul st6",
        "fstp dword [esp + 0x4]",
        "faddp",
        "fmul st4",
        "fld dword [esp + 0x4]",
        "fadd st0,st3",
        "fstp dword [eax + 0x60]",
        "fld st0",
        "fadd st0,st2",
        "fstp dword [eax + 0x64]",
        "fxch st2",
        "fsub dword [esp + 0x4]",
        "fstp dword [eax + 0x68]",
        "fsub st0,st1",
        "fstp dword [eax + 0x6c]",
        "fstp st0",
        "fld dword [esp + 0x54]",
        "fadd dword [esp + 0x5c]",
        "fstp dword [esp + 0xc]",
        "fld dword [esp + 0x64]",
        "fsub dword [esp + 0x6c]",
        "fstp dword [esp + 0x8]",
        "fsubr dword [esp + 0x74]",
        "fld dword [esp + 0x7c]",
        "fadd dword [esp + 0x84]",
        "fld st1",
        "fsub st0,st1",
        "fmul st3",
        "fstp dword [esp + 0x4]",
        "fadd st0,st1",
        "fmulp st2",
        "fstp st0",
        "fld dword [esp + 0xc]",
        "fsub st0,st1",
        "fstp dword [eax + 0x70]",
        "fld dword [esp + 0x4]",
        "fadd dword [esp + 0x8]",
        "fstp dword [eax + 0x74]",
        "fadd dword [esp + 0xc]",
        "fstp dword [eax + 0x78]",
        "fld dword [esp + 0x8]",
        "fsub dword [esp + 0x4]",
        "fstp dword [eax + 0x7c]",
        "add esp,0x88"
      ],
      "ExpectedArm64ASM": [
        "sub w8, w8, #0x88 (136)",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x5, #4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "mov w21, #0x1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "ldrb w22, [x28, #1298]",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w6, [x5, #24]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x5, #16]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "str w6, [x8, #20]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x5, #20]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w6, [x5, #28]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x5, #32]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "str w6, [x8, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x5, #36]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #68]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #64]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #32]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #100]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #8]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #36]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #96]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x7 (7)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #4]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x7 (7)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x2 (2)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #128]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #120]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x23, lsl #4",
        "ldr q3, [x0, #1040]",
        "mov w24, #0x0",
        "strb w24, [x28, #1017]",
        "add x0, x28, x20, lsl #4",
        "str q3, [x0, #1040]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #96]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #64]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #68]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #64]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #100]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #32]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #8]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #36]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #96]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x7 (7)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #4]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x7 (7)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #36]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #52]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x2 (2)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #92]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #100]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x0 (0)",
        "and w23, w23, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "lsl w23, w21, w23",
        "orr w22, w22, w23",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #76]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #12]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #72]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x0 (0)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x5 (5)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x5 (5)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "mov x3, v3.d[0]",
        "umov w4, v3.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w25, w21, w20",
        "bic w22, w22, w25",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #12]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x3 (3)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x5 (5)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w25, w21, w20",
        "bic w22, w22, w25",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #8]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #40]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #108]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #44]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #104]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #16]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #20]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "mov x3, v3.d[0]",
        "umov w4, v3.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w25, w21, w20",
        "bic w22, w22, w25",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #4]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #16]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x23, lsl #4",
        "ldr q3, [x0, #1040]",
        "strb w24, [x28, #1017]",
        "add x0, x28, x20, lsl #4",
        "str q3, [x0, #1040]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #20]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w25, w21, w20",
        "bic w22, w22, w25",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #12]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #88]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #48]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #12]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #104]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #80]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #76]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #12]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #72]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #20]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #16]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "mov x3, v3.d[0]",
        "umov w4, v3.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w25, w21, w20",
        "bic w22, w22, w25",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #12]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #16]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #20]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w25, w21, w20",
        "bic w22, w22, w25",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #8]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #108]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #40]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #44]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #104]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x4 (4)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x6 (6)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w25, w21, w20",
        "bic w22, w22, w25",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #4]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x5 (5)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x23, lsl #4",
        "ldr q3, [x0, #1040]",
        "strb w24, [x28, #1017]",
        "add x0, x28, x20, lsl #4",
        "str q3, [x0, #1040]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x4 (4)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "mov x3, v3.d[0]",
        "umov w4, v3.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w25, w21, w20",
        "bic w22, w22, w25",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #12]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #68]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #76]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #12]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #116]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #132]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #16]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #84]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #20]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #80]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x0 (0)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x3 (3)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x3 (3)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "mov x3, v3.d[0]",
        "umov w4, v3.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w25, w21, w20",
        "bic w22, w22, w25",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #12]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x3 (3)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w25, w21, w20",
        "bic w22, w22, w25",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #8]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #48]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #116]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #52]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #112]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x0 (0)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x2 (2)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x4 (4)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "mov x3, v3.d[0]",
        "umov w4, v3.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w25, w21, w20",
        "bic w22, w22, w25",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #4]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x2 (2)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x23, lsl #4",
        "ldr q3, [x0, #1040]",
        "strb w24, [x28, #1017]",
        "add x0, x28, x20, lsl #4",
        "str q3, [x0, #1040]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x3 (3)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w25, w21, w20",
        "bic w22, w22, w25",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #12]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #32]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #40]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #12]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #24]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #56]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #84]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #16]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #20]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #80]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x0 (0)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x2 (2)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x4 (4)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "mov x3, v3.d[0]",
        "umov w4, v3.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w25, w21, w20",
        "bic w22, w22, w25",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #12]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x2 (2)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x23, lsl #4",
        "ldr q3, [x0, #1040]",
        "strb w24, [x28, #1017]",
        "add x0, x28, x20, lsl #4",
        "str q3, [x0, #1040]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x3 (3)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w25, w21, w20",
        "bic w22, w22, w25",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #8]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #116]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #48]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #52]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #112]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x0 (0)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x3 (3)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x3 (3)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "mov x3, v3.d[0]",
        "umov w4, v3.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w25, w21, w20",
        "bic w22, w22, w25",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #4]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x3 (3)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w25, w21, w20",
        "bic w22, w22, w25",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x0 (0)",
        "and w23, w23, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "lsl w23, w21, w23",
        "orr w22, w22, w23",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x0 (0)",
        "and w23, w23, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "lsl w23, w21, w23",
        "orr w22, w22, w23",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #12]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #44]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #60]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #12]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #108]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #84]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #24]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #92]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #28]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #88]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #20]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #16]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "mov x3, v3.d[0]",
        "umov w4, v3.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w25, w21, w20",
        "bic w22, w22, w25",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #12]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x23, lsl #4",
        "ldr q3, [x0, #1040]",
        "strb w24, [x28, #1017]",
        "add x0, x28, x20, lsl #4",
        "str q3, [x0, #1040]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #16]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x23, lsl #4",
        "ldr q3, [x0, #1040]",
        "strb w24, [x28, #1017]",
        "add x0, x28, x20, lsl #4",
        "str q3, [x0, #1040]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #20]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w25, w21, w20",
        "bic w22, w22, w25",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #56]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #124]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #120]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #60]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x4 (4)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x6 (6)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "mov x3, v3.d[0]",
        "umov w4, v3.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w25, w21, w20",
        "bic w22, w22, w25",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #4]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x3 (3)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x23, lsl #4",
        "ldr q3, [x0, #1040]",
        "strb w24, [x28, #1017]",
        "add x0, x28, x20, lsl #4",
        "str q3, [x0, #1040]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x4 (4)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w25, w21, w20",
        "bic w22, w22, w25",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #12]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #8]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #112]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #12]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #28]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #72]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #92]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #24]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #28]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #88]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x3 (3)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x5 (5)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w25, w21, w20",
        "bic w22, w22, w25",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #12]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x2 (2)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x23, lsl #4",
        "ldr q3, [x0, #1040]",
        "strb w24, [x28, #1017]",
        "add x0, x28, x20, lsl #4",
        "str q3, [x0, #1040]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x3 (3)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "mov x3, v3.d[0]",
        "umov w4, v3.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w25, w21, w20",
        "bic w22, w22, w25",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x2 (2)",
        "and w23, w23, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "lsl w23, w21, w23",
        "orr w22, w22, w23",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x0 (0)",
        "and w23, w23, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "lsl w23, w21, w23",
        "orr w22, w22, w23",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #124]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #56]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #60]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #120]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #16]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #20]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "mov x3, v3.d[0]",
        "umov w4, v3.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w25, w21, w20",
        "bic w22, w22, w25",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #4]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #16]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x23, lsl #4",
        "ldr q3, [x0, #1040]",
        "strb w24, [x28, #1017]",
        "add x0, x28, x20, lsl #4",
        "str q3, [x0, #1040]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #20]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w25, w21, w20",
        "bic w22, w22, w25",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #12]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #20]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x0 (0)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x2 (2)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #16]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #12]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #124]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "mov x3, v3.d[0]",
        "umov w4, v3.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w25, w21, w20",
        "bic w22, w22, w25",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #32]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #128]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #40]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #120]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #88]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #112]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #48]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x0 (0)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x3 (3)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x4]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x2 (2)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x4, #4]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x2 (2)",
        "and w23, w23, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x23, lsl #4",
        "ldr q3, [x0, #1040]",
        "strb w24, [x28, #1017]",
        "add x0, x28, x20, lsl #4",
        "str q3, [x0, #1040]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x2 (2)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x4, #8]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "lsl w23, w21, w23",
        "orr w22, w22, w23",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x4, #12]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #128]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #32]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #120]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #40]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #88]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #48]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #112]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x3 (3)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x4, #16]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x3 (3)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x4, #20]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x3 (3)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x4, #24]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x23, lsl #4",
        "ldr q3, [x0, #1040]",
        "strb w24, [x28, #1017]",
        "add x0, x28, x20, lsl #4",
        "str q3, [x0, #1040]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x4, #28]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x0 (0)",
        "and w23, w23, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "lsl w23, w21, w23",
        "orr w22, w22, w23",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x0 (0)",
        "and w23, w23, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "lsl w23, w21, w23",
        "orr w22, w22, w23",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #96]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #56]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #24]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #64]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #104]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #72]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #28]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #80]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x6 (6)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #4]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w25, w21, w20",
        "bic w22, w22, w25",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x4 (4)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x3 (3)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x4, #32]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x0 (0)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x2 (2)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x4, #36]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x2 (2)",
        "and w23, w23, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x23, lsl #4",
        "ldr q3, [x0, #1040]",
        "strb w24, [x28, #1017]",
        "add x0, x28, x20, lsl #4",
        "str q3, [x0, #1040]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x4, #40]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x4, #44]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x0 (0)",
        "and w23, w23, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "lsl w23, w21, w23",
        "orr w22, w22, w23",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #56]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #96]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #64]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #24]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #72]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #104]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #80]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #28]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x6 (6)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #4]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w25, w21, w20",
        "bic w22, w22, w25",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x4 (4)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x2 (2)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x4, #48]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x2 (2)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x4, #52]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x2 (2)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x4, #56]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x4, #60]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x0 (0)",
        "and w23, w23, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "lsl w23, w21, w23",
        "orr w22, w22, w23",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #44]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #36]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #60]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #52]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #68]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #20]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #76]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #16]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x0 (0)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x3 (3)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x4, #64]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x2 (2)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x4, #68]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x2 (2)",
        "and w23, w23, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x23, lsl #4",
        "ldr q3, [x0, #1040]",
        "strb w24, [x28, #1017]",
        "add x0, x28, x20, lsl #4",
        "str q3, [x0, #1040]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x2 (2)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x4, #72]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "lsl w23, w21, w23",
        "orr w22, w22, w23",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x4, #76]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #36]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #44]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #52]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #60]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #20]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #68]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #16]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #76]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x3 (3)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x4, #80]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x3 (3)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x4, #84]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x3 (3)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x4, #88]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x23, lsl #4",
        "ldr q3, [x0, #1040]",
        "strb w24, [x28, #1017]",
        "add x0, x28, x20, lsl #4",
        "str q3, [x0, #1040]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x4, #92]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x0 (0)",
        "and w23, w23, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "lsl w23, w21, w23",
        "orr w22, w22, w23",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x0 (0)",
        "and w23, w23, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "lsl w23, w21, w23",
        "orr w22, w22, w23",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #92]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #84]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #108]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #100]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x2 (2)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #116]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #132]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #124]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x6 (6)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #4]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w25, w21, w20",
        "bic w22, w22, w25",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x4 (4)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x3 (3)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x4, #96]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x0 (0)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x2 (2)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x4, #100]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x2 (2)",
        "and w23, w23, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x23, lsl #4",
        "ldr q3, [x0, #1040]",
        "strb w24, [x28, #1017]",
        "add x0, x28, x20, lsl #4",
        "str q3, [x0, #1040]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x4, #104]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x4, #108]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x0 (0)",
        "and w23, w23, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "lsl w23, w21, w23",
        "orr w22, w22, w23",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #84]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #92]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #12]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #100]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #108]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #8]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #116]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "mov x3, v3.d[0]",
        "umov w4, v3.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #124]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #132]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x3 (3)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #4]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x2 (2)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x0 (0)",
        "and w23, w23, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "lsl w23, w21, w23",
        "orr w22, w22, w23",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #12]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x4, #112]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x4, #116]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #12]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x4, #120]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x4, #124]",
        "lsl w21, w21, w20",
        "bic w21, w22, w21",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "adds w26, w8, #0x88 (136)",
        "strb w21, [x28, #1298]",
        "mov x27, x8",
        "mov x8, x26"
      ]
    },
    "Block2": {
      "ExpectedInstructionCount": 17382,
      "x86Insts": [
        "sub esp,0x90",
        "fld dword [ecx + 0x4]",
        "fld st0",
        "fmul dword [ecx + 0x8]",
        "fld st0",
        "fadd dword [ecx + 0x8]",
        "fld dword [eax + 0x40]",
        "fadd dword [eax]",
        "fld dword [eax + 0x44]",
        "fadd dword [eax + 0x4]",
        "fld dword [eax]",
        "fsub dword [eax + 0x40]",
        "fstp dword [esp + 0x8]",
        "fld dword [eax + 0x4]",
        "fsub dword [eax + 0x44]",
        "fstp dword [esp + 0x4]",
        "fld dword [eax + 0x20]",
        "fadd dword [eax + 0x60]",
        "fld dword [eax + 0x64]",
        "fadd dword [eax + 0x24]",
        "fstp dword [esp + 0x10]",
        "fld dword [eax + 0x20]",
        "fsub dword [eax + 0x60]",
        "fstp dword [esp]",
        "fld dword [eax + 0x24]",
        "fsub dword [eax + 0x64]",
        "fstp dword [esp + 0xc]",
        "fld st0",
        "fadd st0,st3",
        "fstp dword [esp + 0x54]",
        "fld dword [esp + 0x10]",
        "fadd st0,st2",
        "fstp dword [esp + 0x64]",
        "fxch st2",
        "fsub st0,st2",
        "fstp dword [esp + 0x3c]",
        "fstp st1",
        "fsub dword [esp + 0x10]",
        "fstp dword [esp + 0x44]",
        "fld dword [esp + 0x8]",
        "fsub dword [esp + 0xc]",
        "fstp dword [esp + 0x60]",
        "fld dword [esp]",
        "fadd dword [esp + 0x4]",
        "fstp dword [esp + 0x78]",
        "fld dword [esp + 0xc]",
        "fadd dword [esp + 0x8]",
        "fstp dword [esp + 0x50]",
        "fld dword [esp + 0x4]",
        "fsub dword [esp]",
        "fstp dword [esp + 0x28]",
        "fld dword [eax + 0x8]",
        "fadd dword [eax + 0x48]",
        "fld dword [eax + 0x4c]",
        "fadd dword [eax + 0xc]",
        "fld dword [eax + 0x8]",
        "fsub dword [eax + 0x48]",
        "fstp dword [esp + 0x8]",
        "fld dword [eax + 0xc]",
        "fsub dword [eax + 0x4c]",
        "fstp dword [esp + 0x4]",
        "fld dword [eax + 0x28]",
        "fadd dword [eax + 0x68]",
        "fld dword [eax + 0x6c]",
        "fadd dword [eax + 0x2c]",
        "fstp dword [esp + 0x10]",
        "fld dword [eax + 0x28]",
        "fsub dword [eax + 0x68]",
        "fstp dword [esp]",
        "fld dword [eax + 0x2c]",
        "fsub dword [eax + 0x6c]",
        "fstp dword [esp + 0xc]",
        "fld st0",
        "fadd st0,st3",
        "fstp dword [esp + 0x74]",
        "fld dword [esp + 0x10]",
        "fadd st0,st2",
        "fstp dword [esp + 0x84]",
        "fxch st2",
        "fsub st0,st2",
        "fstp dword [esp + 0x20]",
        "fstp st1",
        "fsub dword [esp + 0x10]",
        "fstp dword [esp + 0x24]",
        "fld dword [esp + 0x8]",
        "fsub dword [esp + 0xc]",
        "fld dword [esp]",
        "fadd dword [esp + 0x4]",
        "fld st1",
        "fmul st3",
        "fld st1",
        "fmul st5",
        "fsubp",
        "fstp dword [esp + 0x68]",
        "fmul st2",
        "fxch",
        "fmul st3",
        "faddp",
        "fstp dword [esp + 0x88]",
        "fld dword [esp + 0xc]",
        "fadd dword [esp + 0x8]",
        "fld dword [esp + 0x4]",
        "fsub dword [esp]",
        "fld st1",
        "fmul st4",
        "fld st1",
        "fmul st4",
        "fsubp",
        "fstp dword [esp + 0x80]",
        "fxch",
        "fmul st2",
        "fxch",
        "fmul st3",
        "faddp",
        "fstp dword [esp + 0x30]",
        "fld dword [eax + 0x10]",
        "fadd dword [eax + 0x50]",
        "fld dword [eax + 0x54]",
        "fadd dword [eax + 0x14]",
        "fld dword [eax + 0x10]",
        "fsub dword [eax + 0x50]",
        "fstp dword [esp + 0x8]",
        "fld dword [eax + 0x14]",
        "fsub dword [eax + 0x54]",
        "fstp dword [esp + 0x4]",
        "fld dword [eax + 0x30]",
        "fadd dword [eax + 0x70]",
        "fld dword [eax + 0x74]",
        "fadd dword [eax + 0x34]",
        "fstp dword [esp + 0x10]",
        "fld dword [eax + 0x30]",
        "fsub dword [eax + 0x70]",
        "fstp dword [esp]",
        "fld dword [eax + 0x34]",
        "fsub dword [eax + 0x74]",
        "fstp dword [esp + 0xc]",
        "fld st0",
        "fadd st0,st3",
        "fstp dword [esp + 0x5c]",
        "fld dword [esp + 0x10]",
        "fadd st0,st2",
        "fstp dword [esp + 0x6c]",
        "fxch st2",
        "fsub st0,st2",
        "fstp dword [esp + 0x4c]",
        "fstp st1",
        "fsub dword [esp + 0x10]",
        "fstp dword [esp + 0x34]",
        "fld dword [esp + 0x8]",
        "fsub dword [esp + 0xc]",
        "fld dword [esp]",
        "fadd dword [esp + 0x4]",
        "fld st1",
        "fsub st0,st1",
        "fmul st5",
        "fstp dword [esp + 0x38]",
        "fadd st0,st1",
        "fmul st4",
        "fstp dword [esp + 0x40]",
        "fstp st0",
        "fld dword [esp + 0xc]",
        "fadd dword [esp + 0x8]",
        "fld dword [esp + 0x4]",
        "fsub dword [esp]",
        "fld st0",
        "fadd st0,st2",
        "fmul st5",
        "fstp dword [esp + 0x48]",
        "fsub st0,st1",
        "fmul st4",
        "fstp dword [esp + 0x58]",
        "fstp st0",
        "fld dword [eax + 0x58]",
        "fadd dword [eax + 0x18]",
        "fld dword [eax + 0x1c]",
        "fadd dword [eax + 0x5c]",
        "fld dword [eax + 0x18]",
        "fsub dword [eax + 0x58]",
        "fstp dword [esp + 0x8]",
        "fld dword [eax + 0x1c]",
        "fsub dword [eax + 0x5c]",
        "fstp dword [esp + 0x4]",
        "fld dword [eax + 0x78]",
        "fadd dword [eax + 0x38]",
        "fld dword [eax + 0x3c]",
        "fadd dword [eax + 0x7c]",
        "fstp dword [esp + 0x10]",
        "fld dword [eax + 0x38]",
        "fsub dword [eax + 0x78]",
        "fstp dword [esp]",
        "fld dword [eax + 0x3c]",
        "fsub dword [eax + 0x7c]",
        "fstp dword [esp + 0xc]",
        "fld st0",
        "fadd st0,st3",
        "fstp dword [esp + 0x7c]",
        "fld dword [esp + 0x10]",
        "fadd st0,st2",
        "fstp dword [esp + 0x8c]",
        "fxch st2",
        "fsub st0,st2",
        "fstp dword [esp + 0x2c]",
        "fstp st1",
        "fsub dword [esp + 0x10]",
        "fstp dword [esp + 0x70]",
        "fld dword [esp + 0x8]",
        "fsub dword [esp + 0xc]",
        "fld dword [esp]",
        "fadd dword [esp + 0x4]",
        "fld st1",
        "fmul st4",
        "fld st1",
        "fmul st4",
        "fsubp",
        "fstp dword [esp + 0x1c]",
        "fxch",
        "fmul st2",
        "fxch",
        "fmul st3",
        "faddp",
        "fstp dword [esp + 0x14]",
        "fld dword [esp + 0xc]",
        "fadd dword [esp + 0x8]",
        "fld dword [esp + 0x4]",
        "fsub dword [esp]",
        "fld st1",
        "fmul st3",
        "fld st1",
        "fmul st5",
        "fsubp",
        "fstp dword [esp]",
        "fmul st2",
        "fxch",
        "fmul st3",
        "faddp",
        "fstp st2",
        "fstp st0",
        "fld dword [esp + 0x50]",
        "fsub dword [esp + 0x48]",
        "fld dword [esp + 0x28]",
        "fsub dword [esp + 0x58]",
        "fstp dword [esp + 0x18]",
        "fld dword [esp + 0x48]",
        "fadd dword [esp + 0x50]",
        "fstp dword [esp + 0x8]",
        "fld dword [esp + 0x58]",
        "fadd dword [esp + 0x28]",
        "fstp dword [esp + 0x4]",
        "fld dword [esp + 0x80]",
        "fsub dword [esp]",
        "fld dword [esp + 0x30]",
        "fsub st0,st3",
        "fstp dword [esp + 0x10]",
        "fld dword [esp]",
        "fadd dword [esp + 0x80]",
        "fstp dword [esp]",
        "fxch st2",
        "fadd dword [esp + 0x30]",
        "fstp dword [esp + 0xc]",
        "fxch",
        "fld st0",
        "fadd st0,st2",
        "fstp dword [eax + 0x60]",
        "fld dword [esp + 0x10]",
        "fadd dword [esp + 0x18]",
        "fstp dword [eax + 0x64]",
        "fxch",
        "fsub st0,st1",
        "fstp dword [eax + 0x68]",
        "fstp st0",
        "fld dword [esp + 0x18]",
        "fsub dword [esp + 0x10]",
        "fstp dword [eax + 0x6c]",
        "fld dword [esp + 0x8]",
        "fsub dword [esp + 0xc]",
        "fstp dword [eax + 0x70]",
        "fld dword [esp]",
        "fadd dword [esp + 0x4]",
        "fstp dword [eax + 0x74]",
        "fld dword [esp + 0xc]",
        "fadd dword [esp + 0x8]",
        "fstp dword [eax + 0x78]",
        "fld dword [esp + 0x4]",
        "fsub dword [esp]",
        "fstp dword [eax + 0x7c]",
        "fld dword [esp + 0x38]",
        "fadd dword [esp + 0x60]",
        "fld dword [esp + 0x40]",
        "fadd dword [esp + 0x78]",
        "fld dword [esp + 0x60]",
        "fsub dword [esp + 0x38]",
        "fstp dword [esp + 0x8]",
        "fld dword [esp + 0x78]",
        "fsub dword [esp + 0x40]",
        "fstp dword [esp + 0x4]",
        "fld dword [esp + 0x1c]",
        "fadd dword [esp + 0x68]",
        "fld dword [esp + 0x14]",
        "fadd dword [esp + 0x88]",
        "fstp dword [esp + 0x10]",
        "fld dword [esp + 0x68]",
        "fsub dword [esp + 0x1c]",
        "fstp dword [esp]",
        "fld dword [esp + 0x88]",
        "fsub dword [esp + 0x14]",
        "fstp dword [esp + 0xc]",
        "fld st0",
        "fadd st0,st3",
        "fstp dword [eax + 0x40]",
        "fld dword [esp + 0x10]",
        "fadd st0,st2",
        "fstp dword [eax + 0x44]",
        "fxch st2",
        "fsub st0,st2",
        "fstp dword [eax + 0x48]",
        "fstp st1",
        "fsub dword [esp + 0x10]",
        "fstp dword [eax + 0x4c]",
        "fld dword [esp + 0x8]",
        "fsub dword [esp + 0xc]",
        "fstp dword [eax + 0x50]",
        "fld dword [esp]",
        "fadd dword [esp + 0x4]",
        "fstp dword [eax + 0x54]",
        "fld dword [esp + 0xc]",
        "fadd dword [esp + 0x8]",
        "fstp dword [eax + 0x58]",
        "fld dword [esp + 0x4]",
        "fsub dword [esp]",
        "fstp dword [eax + 0x5c]",
        "fld dword [esp + 0x20]",
        "fsub dword [esp + 0x70]",
        "fld dword [esp + 0x2c]",
        "fadd dword [esp + 0x24]",
        "fld st1",
        "fsub st0,st1",
        "fmul st3",
        "fstp dword [esp + 0x14]",
        "faddp",
        "fmul st1",
        "fld dword [esp + 0x70]",
        "fadd dword [esp + 0x20]",
        "fld dword [esp + 0x24]",
        "fsub dword [esp + 0x2c]",
        "fld st1",
        "fsub st0,st1",
        "fmul st4",
        "fstp dword [esp]",
        "fadd st0,st1",
        "fmul st3",
        "fstp dword [esp + 0xc]",
        "fstp st0",
        "fld dword [esp + 0x3c]",
        "fsub dword [esp + 0x34]",
        "fld dword [esp + 0x4c]",
        "fadd dword [esp + 0x44]",
        "fstp dword [esp + 0x18]",
        "fld dword [esp + 0x34]",
        "fadd dword [esp + 0x3c]",
        "fstp dword [esp + 0x8]",
        "fld dword [esp + 0x44]",
        "fsub dword [esp + 0x4c]",
        "fstp dword [esp + 0x4]",
        "fld dword [esp + 0x14]",
        "fadd st0,st1",
        "fstp dword [eax + 0x20]",
        "fld st1",
        "fadd dword [esp + 0x18]",
        "fstp dword [eax + 0x24]",
        "fsub dword [esp + 0x14]",
        "fstp dword [eax + 0x28]",
        "fld dword [esp + 0x18]",
        "fsub st0,st1",
        "fstp dword [eax + 0x2c]",
        "fstp st0",
        "fstp st0",
        "fld dword [esp + 0x8]",
        "fsub dword [esp + 0xc]",
        "fstp dword [eax + 0x30]",
        "fld dword [esp]",
        "fadd dword [esp + 0x4]",
        "fstp dword [eax + 0x34]",
        "fld dword [esp + 0xc]",
        "fadd dword [esp + 0x8]",
        "fstp dword [eax + 0x38]",
        "fld dword [esp + 0x4]",
        "fsub dword [esp]",
        "fstp dword [eax + 0x3c]",
        "fld dword [esp + 0x5c]",
        "fadd dword [esp + 0x54]",
        "fld dword [esp + 0x6c]",
        "fadd dword [esp + 0x64]",
        "fld dword [esp + 0x54]",
        "fsub dword [esp + 0x5c]",
        "fstp dword [esp + 0x8]",
        "fld dword [esp + 0x64]",
        "fsub dword [esp + 0x6c]",
        "fstp dword [esp + 0x4]",
        "fld dword [esp + 0x7c]",
        "fadd dword [esp + 0x74]",
        "fld dword [esp + 0x8c]",
        "fadd dword [esp + 0x84]",
        "fstp dword [esp + 0x10]",
        "fld dword [esp + 0x74]",
        "fsub dword [esp + 0x7c]",
        "fstp dword [esp]",
        "fld dword [esp + 0x84]",
        "fsub dword [esp + 0x8c]",
        "fstp dword [esp + 0xc]",
        "fld st0",
        "fadd st0,st3",
        "fstp dword [eax]",
        "fld dword [esp + 0x10]",
        "fadd st0,st2",
        "fstp dword [eax + 0x4]",
        "fxch st2",
        "fsub st0,st2",
        "fstp dword [eax + 0x8]",
        "fstp st1",
        "fsub dword [esp + 0x10]",
        "fstp dword [eax + 0xc]",
        "fld dword [esp + 0x8]",
        "fsub dword [esp + 0xc]",
        "fstp dword [eax + 0x10]",
        "fld dword [esp]",
        "fadd dword [esp + 0x4]",
        "fstp dword [eax + 0x14]",
        "fld dword [esp + 0xc]",
        "fadd dword [esp + 0x8]",
        "fstp dword [eax + 0x18]",
        "fld dword [esp + 0x4]",
        "fsub dword [esp]",
        "fstp dword [eax + 0x1c]",
        "add esp,0x90"
      ],
      "ExpectedArm64ASM": [
        "sub w8, w8, #0x90 (144)",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x5, #4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "mov w21, #0x1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "ldrb w22, [x28, #1298]",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "mov w23, #0x0",
        "add w24, w20, #0x0 (0)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x5, #8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x0 (0)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x5, #8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #64]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #68]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #64]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #8]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #68]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #4]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #32]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #96]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #100]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #36]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #16]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #32]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #96]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #36]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #100]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #12]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x0 (0)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x3 (3)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #84]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #16]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x2 (2)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #100]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x2 (2)",
        "and w24, w24, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x24, lsl #4",
        "ldr q3, [x0, #1040]",
        "strb w23, [x28, #1017]",
        "add x0, x28, x20, lsl #4",
        "str q3, [x0, #1040]",
        "add x0, x28, x24, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x2 (2)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #60]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x1 (1)",
        "and w24, w24, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x24, lsl #4",
        "str q2, [x0, #1040]",
        "lsl w24, w21, w24",
        "orr w22, w22, w24",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #16]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #68]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #12]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #96]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #120]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #12]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #80]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #40]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #72]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #76]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #12]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #72]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #8]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #12]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #76]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #4]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #40]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #104]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #108]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #44]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #16]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #40]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #104]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #44]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #108]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #12]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x0 (0)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x3 (3)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #116]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #16]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x2 (2)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #132]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x2 (2)",
        "and w24, w24, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x24, lsl #4",
        "ldr q3, [x0, #1040]",
        "strb w23, [x28, #1017]",
        "add x0, x28, x20, lsl #4",
        "str q3, [x0, #1040]",
        "add x0, x28, x24, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x2 (2)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #32]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x1 (1)",
        "and w24, w24, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x24, lsl #4",
        "str q2, [x0, #1040]",
        "lsl w24, w21, w24",
        "orr w22, w22, w24",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #16]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #36]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #12]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x1 (1)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x3 (3)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x1 (1)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x5 (5)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x1 (1)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "mov x3, v3.d[0]",
        "umov w4, v3.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w25, w21, w20",
        "bic w22, w22, w25",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x24, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #104]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x2 (2)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x1 (1)",
        "and w24, w24, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x24, lsl #4",
        "ldr q3, [x0, #1040]",
        "strb w23, [x28, #1017]",
        "add x0, x28, x20, lsl #4",
        "str q3, [x0, #1040]",
        "add x0, x28, x24, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x3 (3)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x1 (1)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w25, w21, w20",
        "bic w22, w22, w25",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x24, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #136]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #12]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x1 (1)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x4 (4)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x1 (1)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x4 (4)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x1 (1)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "mov x3, v3.d[0]",
        "umov w4, v3.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w25, w21, w20",
        "bic w22, w22, w25",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x24, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #128]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x1 (1)",
        "and w24, w24, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x24, lsl #4",
        "ldr q3, [x0, #1040]",
        "strb w23, [x28, #1017]",
        "add x0, x28, x20, lsl #4",
        "str q3, [x0, #1040]",
        "add x0, x28, x24, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x2 (2)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x1 (1)",
        "and w24, w24, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x24, lsl #4",
        "ldr q3, [x0, #1040]",
        "strb w23, [x28, #1017]",
        "add x0, x28, x20, lsl #4",
        "str q3, [x0, #1040]",
        "add x0, x28, x24, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x3 (3)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x1 (1)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w25, w21, w20",
        "bic w22, w22, w25",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x24, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #48]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #16]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #80]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #84]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #20]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #16]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #80]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #8]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #20]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #84]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #4]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #48]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #112]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #116]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #52]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #16]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #48]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #112]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #52]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #116]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #12]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x0 (0)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x3 (3)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #92]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #16]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x2 (2)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #108]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x2 (2)",
        "and w24, w24, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x24, lsl #4",
        "ldr q3, [x0, #1040]",
        "strb w23, [x28, #1017]",
        "add x0, x28, x20, lsl #4",
        "str q3, [x0, #1040]",
        "add x0, x28, x24, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x2 (2)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #76]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x1 (1)",
        "and w24, w24, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x24, lsl #4",
        "str q2, [x0, #1040]",
        "lsl w24, w21, w24",
        "orr w22, w22, w24",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #16]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #52]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #12]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x1 (1)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x1 (1)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x5 (5)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #56]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x1 (1)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x4 (4)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #64]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x0 (0)",
        "and w24, w24, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x24, lsl #4",
        "str q2, [x0, #1040]",
        "lsl w24, w21, w24",
        "orr w22, w22, w24",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #12]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x0 (0)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x2 (2)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x5 (5)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #72]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x1 (1)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x4 (4)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #88]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x0 (0)",
        "and w24, w24, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x24, lsl #4",
        "str q2, [x0, #1040]",
        "lsl w24, w21, w24",
        "orr w22, w22, w24",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #88]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #24]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #28]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #92]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #24]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #88]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #8]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #28]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #92]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #4]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #120]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #56]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #60]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #124]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #16]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #56]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #120]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #60]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #124]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #12]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x0 (0)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x3 (3)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #124]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #16]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x2 (2)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #140]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x2 (2)",
        "and w24, w24, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x24, lsl #4",
        "ldr q3, [x0, #1040]",
        "strb w23, [x28, #1017]",
        "add x0, x28, x20, lsl #4",
        "str q3, [x0, #1040]",
        "add x0, x28, x24, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x2 (2)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #44]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x1 (1)",
        "and w24, w24, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x24, lsl #4",
        "str q2, [x0, #1040]",
        "lsl w24, w21, w24",
        "orr w22, w22, w24",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #16]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #112]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #12]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x1 (1)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x4 (4)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x1 (1)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x4 (4)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x1 (1)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "mov x3, v3.d[0]",
        "umov w4, v3.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w25, w21, w20",
        "bic w22, w22, w25",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x24, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #28]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x1 (1)",
        "and w24, w24, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x24, lsl #4",
        "ldr q3, [x0, #1040]",
        "strb w23, [x28, #1017]",
        "add x0, x28, x20, lsl #4",
        "str q3, [x0, #1040]",
        "add x0, x28, x24, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x2 (2)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x1 (1)",
        "and w24, w24, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x24, lsl #4",
        "ldr q3, [x0, #1040]",
        "strb w23, [x28, #1017]",
        "add x0, x28, x20, lsl #4",
        "str q3, [x0, #1040]",
        "add x0, x28, x24, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x3 (3)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x1 (1)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w25, w21, w20",
        "bic w22, w22, w25",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x24, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #20]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #12]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x1 (1)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x3 (3)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x1 (1)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x5 (5)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x1 (1)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "mov x3, v3.d[0]",
        "umov w4, v3.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w25, w21, w20",
        "bic w22, w22, w25",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x24, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x2 (2)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x1 (1)",
        "and w24, w24, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x24, lsl #4",
        "ldr q3, [x0, #1040]",
        "strb w23, [x28, #1017]",
        "add x0, x28, x20, lsl #4",
        "str q3, [x0, #1040]",
        "add x0, x28, x24, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x3 (3)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x1 (1)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w25, w21, w20",
        "bic w22, w22, w25",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x24, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x2 (2)",
        "and w24, w24, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x24, lsl #4",
        "str q2, [x0, #1040]",
        "lsl w24, w21, w24",
        "orr w22, w22, w24",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x0 (0)",
        "and w24, w24, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x24, lsl #4",
        "str q2, [x0, #1040]",
        "lsl w24, w21, w24",
        "orr w22, w22, w24",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #80]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #72]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #40]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #88]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #24]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #72]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #80]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #8]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #88]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #40]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #4]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #128]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #48]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x3 (3)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #16]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #128]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x2 (2)",
        "and w24, w24, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x24, lsl #4",
        "ldr q3, [x0, #1040]",
        "strb w23, [x28, #1017]",
        "add x0, x28, x20, lsl #4",
        "str q3, [x0, #1040]",
        "add x0, x28, x24, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #48]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #12]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x1 (1)",
        "and w24, w24, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x24, lsl #4",
        "ldr q3, [x0, #1040]",
        "strb w23, [x28, #1017]",
        "add x0, x28, x20, lsl #4",
        "str q3, [x0, #1040]",
        "add x0, x28, x24, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x0 (0)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x2 (2)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x4, #96]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #16]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #24]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x4, #100]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x1 (1)",
        "and w24, w24, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x24, lsl #4",
        "ldr q3, [x0, #1040]",
        "strb w23, [x28, #1017]",
        "add x0, x28, x20, lsl #4",
        "str q3, [x0, #1040]",
        "add x0, x28, x24, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x1 (1)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x4, #104]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x0 (0)",
        "and w24, w24, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x24, lsl #4",
        "str q2, [x0, #1040]",
        "lsl w24, w21, w24",
        "orr w22, w22, w24",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #24]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #16]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x4, #108]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #12]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x4, #112]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x4, #116]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #12]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x4, #120]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x4, #124]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #56]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #96]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #64]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #120]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #96]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #56]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #8]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #120]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #64]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #4]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #28]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #104]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #20]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #136]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #16]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #104]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #28]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #136]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #20]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #12]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x0 (0)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x3 (3)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x4, #64]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #16]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x2 (2)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x4, #68]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x2 (2)",
        "and w24, w24, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x24, lsl #4",
        "ldr q3, [x0, #1040]",
        "strb w23, [x28, #1017]",
        "add x0, x28, x20, lsl #4",
        "str q3, [x0, #1040]",
        "add x0, x28, x24, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x2 (2)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x4, #72]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x1 (1)",
        "and w24, w24, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x24, lsl #4",
        "str q2, [x0, #1040]",
        "lsl w24, w21, w24",
        "orr w22, w22, w24",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #16]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x4, #76]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #12]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x4, #80]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x4, #84]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #12]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x4, #88]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x4, #92]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #32]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #112]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #44]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #36]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x1 (1)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x1 (1)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x3 (3)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #20]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x1 (1)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w25, w21, w20",
        "bic w22, w22, w25",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x24, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x1 (1)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #112]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #32]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #36]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #44]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x1 (1)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x1 (1)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x4 (4)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x1 (1)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x3 (3)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #12]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x0 (0)",
        "and w24, w24, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x24, lsl #4",
        "str q2, [x0, #1040]",
        "lsl w24, w21, w24",
        "orr w22, w22, w24",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #60]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #52]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #76]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #68]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #24]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #52]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #60]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #8]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #68]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #76]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #4]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #20]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x1 (1)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x4, #32]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x1 (1)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #24]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x4, #36]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #20]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x4, #40]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #24]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x1 (1)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x4, #44]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x0 (0)",
        "and w24, w24, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x24, lsl #4",
        "str q2, [x0, #1040]",
        "lsl w24, w21, w24",
        "orr w22, w22, w24",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x0 (0)",
        "and w24, w24, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x24, lsl #4",
        "str q2, [x0, #1040]",
        "lsl w24, w21, w24",
        "orr w22, w22, w24",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #12]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x4, #48]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x4, #52]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #12]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x4, #56]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x4, #60]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #92]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #84]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #108]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #100]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #84]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #92]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #8]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #100]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #108]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #4]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #124]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #116]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #140]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #132]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #16]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #116]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #124]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #132]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #140]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #12]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x0 (0)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x3 (3)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x4]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #16]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x2 (2)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x4, #4]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x2 (2)",
        "and w24, w24, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x24, lsl #4",
        "ldr q3, [x0, #1040]",
        "strb w23, [x28, #1017]",
        "add x0, x28, x20, lsl #4",
        "str q3, [x0, #1040]",
        "add x0, x28, x24, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x2 (2)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x4, #8]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "lsl w23, w21, w23",
        "orr w22, w22, w23",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #16]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x4, #12]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #12]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x4, #16]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x4, #20]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #12]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x4, #24]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x4, #28]",
        "lsl w21, w21, w20",
        "bic w21, w22, w21",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "mvn w27, w8",
        "adds w26, w8, #0x90 (144)",
        "strb w21, [x28, #1298]",
        "mov x8, x26"
      ]
    },
    "Block3": {
      "ExpectedInstructionCount": 118,
      "x86Insts": [
        "mov eax,dword [ebp + 0xffffff44]",
        "mov ecx,dword [eax + 0x4]",
        "mov edx,dword [ebp + 0xffffff7c]",
        "mov eax,edx",
        "add eax,eax",
        "add eax,edx",
        "shl eax,0x5",
        "lea eax,[ecx + eax*0x1]",
        "mov dword [ebp + -0x7c],eax",
        "mov eax,dword [ebp + 0xffffff44]",
        "mov ecx,dword [eax + 0x4]",
        "mov edx,dword [ebp + 0xffffff7c]",
        "mov eax,edx",
        "add eax,eax",
        "add eax,edx",
        "add eax,0x1",
        "shl eax,0x5",
        "lea eax,[ecx + eax*0x1]",
        "mov dword [ebp + -0x78],eax",
        "mov eax,dword [ebp + 0xffffff44]",
        "mov ecx,dword [eax + 0x4]",
        "mov edx,dword [ebp + 0xffffff7c]",
        "mov eax,edx",
        "add eax,eax",
        "add eax,edx",
        "shl eax,0x5",
        "add eax,0x40",
        "lea eax,[ecx + eax*0x1]",
        "mov dword [ebp + -0x74],eax",
        "mov eax,dword [ebp + 0xffffff44]",
        "mov ecx,dword [eax + 0x4]",
        "mov edx,dword [ebp + 0xffffff7c]",
        "mov eax,edx",
        "add eax,eax",
        "add eax,edx",
        "shl eax,0x5",
        "lea eax,[ecx + eax*0x1]",
        "add eax,0xc",
        "mov dword [ebp + -0x70],eax",
        "mov eax,dword [ebp + 0xffffff44]",
        "mov ecx,dword [eax + 0x4]",
        "mov edx,dword [ebp + 0xffffff7c]",
        "mov eax,edx",
        "add eax,eax",
        "add eax,edx",
        "add eax,0x1",
        "shl eax,0x5",
        "lea eax,[ecx + eax*0x1]",
        "add eax,0xc",
        "mov dword [ebp + -0x6c],eax",
        "mov eax,dword [ebp + 0xffffff44]",
        "mov ecx,dword [eax + 0x4]",
        "mov edx,dword [ebp + 0xffffff7c]",
        "mov eax,edx",
        "add eax,eax",
        "add eax,edx",
        "shl eax,0x5",
        "add eax,0x40",
        "lea eax,[ecx + eax*0x1]",
        "add eax,0xc",
        "mov dword [ebp + -0x68],eax",
        "mov eax,dword [ebp + 0xffffff44]",
        "mov ecx,dword [eax + 0x4]",
        "mov edx,dword [ebp + 0xffffff7c]",
        "mov eax,edx",
        "add eax,eax",
        "add eax,edx",
        "shl eax,0x5",
        "lea eax,[ecx + eax*0x1]",
        "add eax,0x18",
        "mov dword [ebp + -0x64],eax",
        "mov eax,dword [ebp + 0xffffff44]",
        "mov ecx,dword [eax + 0x4]",
        "mov edx,dword [ebp + 0xffffff7c]",
        "mov eax,edx",
        "add eax,eax",
        "add eax,edx",
        "add eax,0x1",
        "shl eax,0x5",
        "lea eax,[ecx + eax*0x1]",
        "add eax,0x18",
        "mov dword [ebp + -0x60],eax",
        "mov eax,dword [ebp + 0xffffff44]",
        "mov ecx,dword [eax + 0x4]",
        "mov edx,dword [ebp + 0xffffff7c]",
        "mov eax,edx",
        "add eax,eax",
        "add eax,edx",
        "shl eax,0x5",
        "add eax,0x40",
        "lea eax,[ecx + eax*0x1]",
        "add eax,0x18",
        "mov dword [ebp + -0x5c],eax",
        "lea eax,[ebp + 0xffffff04]",
        "mov dword [esp],eax",
        "call 0x0819ba1a",
        "lea eax,[ebp + 0xfffffef8]",
        "mov dword [esp],eax",
        "call 0x0819ba1a",
        "lea eax,[ebp + 0xfffffeec]",
        "mov dword [esp],eax",
        "call 0x0819ba1a",
        "lea eax,[ebp + 0xfffffee0]",
        "mov dword [esp],eax",
        "call 0x0819ba1a",
        "mov eax,dword [ebp + -0x7c]",
        "mov eax,dword [eax]",
        "mov dword [ebp + 0xfffffe68],eax",
        "mov eax,dword [ebp + -0x7c]",
        "mov eax,dword [eax + 0x4]",
        "mov dword [ebp + 0xfffffe6c],eax",
        "mov eax,dword [ebp + -0x7c]",
        "mov eax,dword [eax + 0x8]",
        "mov dword [ebp + 0xfffffe70],eax",
        "mov eax,dword [ebp + -0x78]",
        "mov eax,dword [eax]",
        "mov dword [ebp + 0xfffffe20],eax",
        "mov eax,dword [ebp + -0x78]",
        "mov eax,dword [eax + 0x4]",
        "mov dword [ebp + 0xfffffe24],eax",
        "mov eax,dword [ebp + -0x78]",
        "mov eax,dword [eax + 0x8]",
        "mov dword [ebp + 0xfffffe28],eax",
        "mov eax,dword [ebp + -0x74]",
        "mov eax,dword [eax]",
        "mov dword [ebp + 0xfffffe8c],eax",
        "mov eax,dword [ebp + -0x74]",
        "mov eax,dword [eax + 0x4]",
        "mov dword [ebp + 0xfffffe90],eax",
        "mov eax,dword [ebp + -0x74]",
        "mov eax,dword [eax + 0x8]",
        "mov dword [ebp + 0xfffffe94],eax",
        "mov eax,dword [ebp + -0x78]",
        "fld dword [eax]",
        "mov eax,dword [ebp + -0x7c]",
        "fld dword [eax]",
        "fsubp",
        "fstp dword [ebp + 0xffffff04]",
        "mov eax,dword [ebp + -0x78]",
        "fld dword [eax + 0x4]",
        "mov eax,dword [ebp + -0x7c]",
        "fld dword [eax + 0x4]",
        "fsubp",
        "fstp dword [ebp + 0xffffff08]",
        "mov eax,dword [ebp + -0x78]",
        "fld dword [eax + 0x8]",
        "mov eax,dword [ebp + -0x7c]",
        "fld dword [eax + 0x8]",
        "fsubp",
        "fstp dword [ebp + 0xffffff0c]",
        "mov eax,dword [ebp + 0xffffff04]",
        "mov dword [ebp + 0xfffffeec],eax",
        "mov eax,dword [ebp + 0xffffff08]",
        "mov dword [ebp + 0xfffffef0],eax",
        "mov eax,dword [ebp + 0xffffff0c]",
        "mov dword [ebp + 0xfffffef4],eax",
        "fld dword [ebp + 0xfffffeec]",
        "mov eax,dword [ebp + -0x70]",
        "fld dword [eax]",
        "fmulp",
        "fld dword [ebp + 0xfffffef0]",
        "mov eax,dword [ebp + -0x70]",
        "fld dword [eax + 0x4]",
        "fmulp",
        "faddp",
        "fld dword [ebp + 0xfffffef4]",
        "mov eax,dword [ebp + -0x70]",
        "fld dword [eax + 0x8]",
        "fmulp",
        "faddp",
        "fstp dword [ebp + -0x80]",
        "fld dword [ebp + 0xfffffeec]",
        "mov eax,dword [ebp + -0x70]",
        "fld dword [eax]",
        "fmul dword [ebp + -0x80]",
        "fsubp",
        "fstp dword [ebp + 0xfffffeec]",
        "fld dword [ebp + 0xfffffef0]",
        "mov eax,dword [ebp + -0x70]",
        "fld dword [eax + 0x4]",
        "fmul dword [ebp + -0x80]",
        "fsubp",
        "fstp dword [ebp + 0xfffffef0]",
        "fld dword [ebp + 0xfffffef4]",
        "mov eax,dword [ebp + -0x70]",
        "fld dword [eax + 0x8]",
        "fmul dword [ebp + -0x80]",
        "fsubp",
        "fstp dword [ebp + 0xfffffef4]",
        "mov eax,dword [ebp + -0x7c]",
        "fld dword [eax]",
        "fld dword [ebp + 0xfffffeec]",
        "fld dword [0x085cefdc]",
        "fmulp",
        "faddp",
        "fstp dword [ebp + 0xfffffe44]",
        "mov eax,dword [ebp + -0x7c]",
        "fld dword [eax + 0x4]",
        "fld dword [ebp + 0xfffffef0]",
        "fld dword [0x085cefdc]",
        "fmulp",
        "faddp",
        "fstp dword [ebp + 0xfffffe48]",
        "mov eax,dword [ebp + -0x7c]",
        "fld dword [eax + 0x8]",
        "fld dword [ebp + 0xfffffef4]",
        "fld dword [0x085cefdc]",
        "fmulp",
        "faddp",
        "fstp dword [ebp + 0xfffffe4c]",
        "mov eax,dword [ebp + 0xffffff04]",
        "mov dword [ebp + 0xfffffee0],eax",
        "mov eax,dword [ebp + 0xffffff08]",
        "mov dword [ebp + 0xfffffee4],eax",
        "mov eax,dword [ebp + 0xffffff0c]",
        "mov dword [ebp + 0xfffffee8],eax",
        "fld dword [ebp + 0xfffffee0]",
        "mov eax,dword [ebp + -0x6c]",
        "fld dword [eax]",
        "fmulp",
        "fld dword [ebp + 0xfffffee4]",
        "mov eax,dword [ebp + -0x6c]",
        "fld dword [eax + 0x4]",
        "fmulp",
        "faddp",
        "fld dword [ebp + 0xfffffee8]",
        "mov eax,dword [ebp + -0x6c]",
        "fld dword [eax + 0x8]",
        "fmulp",
        "faddp",
        "fstp dword [ebp + -0x80]",
        "fld dword [ebp + 0xfffffee0]",
        "mov eax,dword [ebp + -0x6c]",
        "fld dword [eax]",
        "fmul dword [ebp + -0x80]",
        "fsubp",
        "fstp dword [ebp + 0xfffffee0]",
        "fld dword [ebp + 0xfffffee4]",
        "mov eax,dword [ebp + -0x6c]",
        "fld dword [eax + 0x4]",
        "fmul dword [ebp + -0x80]",
        "fsubp",
        "fstp dword [ebp + 0xfffffee4]",
        "fld dword [ebp + 0xfffffee8]",
        "mov eax,dword [ebp + -0x6c]",
        "fld dword [eax + 0x8]",
        "fmul dword [ebp + -0x80]",
        "fsubp",
        "fstp dword [ebp + 0xfffffee8]",
        "mov eax,dword [ebp + -0x78]",
        "fld dword [eax]",
        "fld dword [ebp + 0xfffffee0]",
        "fld dword [0x085cefe0]",
        "fmulp",
        "faddp",
        "fstp dword [ebp + 0xfffffe2c]",
        "mov eax,dword [ebp + -0x78]",
        "fld dword [eax + 0x4]",
        "fld dword [ebp + 0xfffffee4]",
        "fld dword [0x085cefe0]",
        "fmulp",
        "faddp",
        "fstp dword [ebp + 0xfffffe30]",
        "mov eax,dword [ebp + -0x78]",
        "fld dword [eax + 0x8]",
        "fld dword [ebp + 0xfffffee8]",
        "fld dword [0x085cefe0]",
        "fmulp",
        "faddp",
        "fstp dword [ebp + 0xfffffe34]",
        "mov eax,dword [ebp + -0x74]",
        "fld dword [eax]",
        "mov eax,dword [ebp + -0x78]",
        "fld dword [eax]",
        "fsubp",
        "fstp dword [ebp + 0xffffff04]",
        "mov eax,dword [ebp + -0x74]",
        "fld dword [eax + 0x4]",
        "mov eax,dword [ebp + -0x78]",
        "fld dword [eax + 0x4]",
        "fsubp",
        "fstp dword [ebp + 0xffffff08]",
        "mov eax,dword [ebp + -0x74]",
        "fld dword [eax + 0x8]",
        "mov eax,dword [ebp + -0x78]",
        "fld dword [eax + 0x8]",
        "fsubp",
        "fstp dword [ebp + 0xffffff0c]",
        "mov eax,dword [ebp + 0xffffff04]",
        "mov dword [ebp + 0xfffffeec],eax",
        "mov eax,dword [ebp + 0xffffff08]",
        "mov dword [ebp + 0xfffffef0],eax",
        "mov eax,dword [ebp + 0xffffff0c]",
        "mov dword [ebp + 0xfffffef4],eax",
        "fld dword [ebp + 0xfffffeec]",
        "mov eax,dword [ebp + -0x6c]",
        "fld dword [eax]",
        "fmulp",
        "fld dword [ebp + 0xfffffef0]",
        "mov eax,dword [ebp + -0x6c]",
        "fld dword [eax + 0x4]",
        "fmulp",
        "faddp",
        "fld dword [ebp + 0xfffffef4]",
        "mov eax,dword [ebp + -0x6c]",
        "fld dword [eax + 0x8]",
        "fmulp",
        "faddp",
        "fstp dword [ebp + -0x80]",
        "fld dword [ebp + 0xfffffeec]",
        "mov eax,dword [ebp + -0x6c]",
        "fld dword [eax]",
        "fmul dword [ebp + -0x80]",
        "fsubp",
        "fstp dword [ebp + 0xfffffeec]",
        "fld dword [ebp + 0xfffffef0]",
        "mov eax,dword [ebp + -0x6c]",
        "fld dword [eax + 0x4]",
        "fmul dword [ebp + -0x80]",
        "fsubp",
        "fstp dword [ebp + 0xfffffef0]",
        "fld dword [ebp + 0xfffffef4]",
        "mov eax,dword [ebp + -0x6c]",
        "fld dword [eax + 0x8]",
        "fmul dword [ebp + -0x80]",
        "fsubp",
        "fstp dword [ebp + 0xfffffef4]",
        "mov eax,dword [ebp + -0x78]",
        "fld dword [eax]",
        "fld dword [ebp + 0xfffffeec]",
        "fld dword [0x085cefdc]",
        "fmulp",
        "faddp",
        "fstp dword [ebp + 0xfffffe38]",
        "mov eax,dword [ebp + -0x78]",
        "fld dword [eax + 0x4]",
        "fld dword [ebp + 0xfffffef0]",
        "fld dword [0x085cefdc]",
        "fmulp",
        "faddp",
        "fstp dword [ebp + 0xfffffe3c]",
        "mov eax,dword [ebp + -0x78]",
        "fld dword [eax + 0x8]",
        "fld dword [ebp + 0xfffffef4]",
        "fld dword [0x085cefdc]",
        "fmulp",
        "faddp",
        "fstp dword [ebp + 0xfffffe40]",
        "mov eax,dword [ebp + 0xffffff04]",
        "mov dword [ebp + 0xfffffee0],eax",
        "mov eax,dword [ebp + 0xffffff08]",
        "mov dword [ebp + 0xfffffee4],eax",
        "mov eax,dword [ebp + 0xffffff0c]",
        "mov dword [ebp + 0xfffffee8],eax",
        "fld dword [ebp + 0xfffffee0]",
        "mov eax,dword [ebp + -0x68]",
        "fld dword [eax]",
        "fmulp",
        "fld dword [ebp + 0xfffffee4]",
        "mov eax,dword [ebp + -0x68]",
        "fld dword [eax + 0x4]",
        "fmulp",
        "faddp",
        "fld dword [ebp + 0xfffffee8]",
        "mov eax,dword [ebp + -0x68]",
        "fld dword [eax + 0x8]",
        "fmulp",
        "faddp",
        "fstp dword [ebp + -0x80]",
        "fld dword [ebp + 0xfffffee0]",
        "mov eax,dword [ebp + -0x68]",
        "fld dword [eax]",
        "fmul dword [ebp + -0x80]",
        "fsubp",
        "fstp dword [ebp + 0xfffffee0]",
        "fld dword [ebp + 0xfffffee4]",
        "mov eax,dword [ebp + -0x68]",
        "fld dword [eax + 0x4]",
        "fmul dword [ebp + -0x80]",
        "fsubp",
        "fstp dword [ebp + 0xfffffee4]",
        "fld dword [ebp + 0xfffffee8]",
        "mov eax,dword [ebp + -0x68]",
        "fld dword [eax + 0x8]",
        "fmul dword [ebp + -0x80]",
        "fsubp",
        "fstp dword [ebp + 0xfffffee8]",
        "mov eax,dword [ebp + -0x74]",
        "fld dword [eax]",
        "fld dword [ebp + 0xfffffee0]",
        "fld dword [0x085cefe0]",
        "fmulp",
        "faddp",
        "fstp dword [ebp + 0xfffffe5c]",
        "mov eax,dword [ebp + -0x74]",
        "fld dword [eax + 0x4]",
        "fld dword [ebp + 0xfffffee4]",
        "fld dword [0x085cefe0]",
        "fmulp",
        "faddp",
        "fstp dword [ebp + 0xfffffe60]",
        "mov eax,dword [ebp + -0x74]",
        "fld dword [eax + 0x8]",
        "fld dword [ebp + 0xfffffee8]",
        "fld dword [0x085cefe0]",
        "fmulp",
        "faddp",
        "fstp dword [ebp + 0xfffffe64]",
        "mov eax,dword [ebp + -0x74]",
        "fld dword [eax]",
        "mov eax,dword [ebp + -0x7c]",
        "fld dword [eax]",
        "fsubp",
        "fstp dword [ebp + 0xffffff04]",
        "mov eax,dword [ebp + -0x74]",
        "fld dword [eax + 0x4]",
        "mov eax,dword [ebp + -0x7c]",
        "fld dword [eax + 0x4]",
        "fsubp",
        "fstp dword [ebp + 0xffffff08]",
        "mov eax,dword [ebp + -0x74]",
        "fld dword [eax + 0x8]",
        "mov eax,dword [ebp + -0x7c]",
        "fld dword [eax + 0x8]",
        "fsubp",
        "fstp dword [ebp + 0xffffff0c]",
        "mov eax,dword [ebp + 0xffffff04]",
        "mov dword [ebp + 0xfffffeec],eax",
        "mov eax,dword [ebp + 0xffffff08]",
        "mov dword [ebp + 0xfffffef0],eax",
        "mov eax,dword [ebp + 0xffffff0c]",
        "mov dword [ebp + 0xfffffef4],eax",
        "fld dword [ebp + 0xfffffeec]",
        "mov eax,dword [ebp + -0x70]",
        "fld dword [eax]",
        "fmulp",
        "fld dword [ebp + 0xfffffef0]",
        "mov eax,dword [ebp + -0x70]",
        "fld dword [eax + 0x4]",
        "fmulp",
        "faddp",
        "fld dword [ebp + 0xfffffef4]",
        "mov eax,dword [ebp + -0x70]",
        "fld dword [eax + 0x8]",
        "fmulp",
        "faddp",
        "fstp dword [ebp + -0x80]",
        "fld dword [ebp + 0xfffffeec]",
        "mov eax,dword [ebp + -0x70]",
        "fld dword [eax]",
        "fmul dword [ebp + -0x80]",
        "fsubp",
        "fstp dword [ebp + 0xfffffeec]",
        "fld dword [ebp + 0xfffffef0]",
        "mov eax,dword [ebp + -0x70]",
        "fld dword [eax + 0x4]",
        "fmul dword [ebp + -0x80]",
        "fsubp",
        "fstp dword [ebp + 0xfffffef0]",
        "fld dword [ebp + 0xfffffef4]",
        "mov eax,dword [ebp + -0x70]",
        "fld dword [eax + 0x8]",
        "fmul dword [ebp + -0x80]",
        "fsubp",
        "fstp dword [ebp + 0xfffffef4]",
        "mov eax,dword [ebp + -0x7c]",
        "fld dword [eax]",
        "fld dword [ebp + 0xfffffeec]",
        "fld dword [0x085cefdc]",
        "fmulp",
        "faddp",
        "fstp dword [ebp + 0xfffffe74]",
        "mov eax,dword [ebp + -0x7c]",
        "fld dword [eax + 0x4]",
        "fld dword [ebp + 0xfffffef0]",
        "fld dword [0x085cefdc]",
        "fmulp",
        "faddp",
        "fstp dword [ebp + 0xfffffe78]",
        "mov eax,dword [ebp + -0x7c]",
        "fld dword [eax + 0x8]",
        "fld dword [ebp + 0xfffffef4]",
        "fld dword [0x085cefdc]",
        "fmulp",
        "faddp",
        "fstp dword [ebp + 0xfffffe7c]",
        "mov eax,dword [ebp + 0xffffff04]",
        "mov dword [ebp + 0xfffffee0],eax",
        "mov eax,dword [ebp + 0xffffff08]",
        "mov dword [ebp + 0xfffffee4],eax",
        "mov eax,dword [ebp + 0xffffff0c]",
        "mov dword [ebp + 0xfffffee8],eax",
        "fld dword [ebp + 0xfffffee0]",
        "mov eax,dword [ebp + -0x68]",
        "fld dword [eax]",
        "fmulp",
        "fld dword [ebp + 0xfffffee4]",
        "mov eax,dword [ebp + -0x68]",
        "fld dword [eax + 0x4]",
        "fmulp",
        "faddp",
        "fld dword [ebp + 0xfffffee8]",
        "mov eax,dword [ebp + -0x68]",
        "fld dword [eax + 0x8]",
        "fmulp",
        "faddp",
        "fstp dword [ebp + -0x80]",
        "fld dword [ebp + 0xfffffee0]",
        "mov eax,dword [ebp + -0x68]",
        "fld dword [eax]",
        "fmul dword [ebp + -0x80]",
        "fsubp",
        "fstp dword [ebp + 0xfffffee0]",
        "fld dword [ebp + 0xfffffee4]",
        "mov eax,dword [ebp + -0x68]",
        "fld dword [eax + 0x4]",
        "fmul dword [ebp + -0x80]",
        "fsubp",
        "fstp dword [ebp + 0xfffffee4]",
        "fld dword [ebp + 0xfffffee8]",
        "mov eax,dword [ebp + -0x68]",
        "fld dword [eax + 0x8]",
        "fmul dword [ebp + -0x80]",
        "fsubp",
        "fstp dword [ebp + 0xfffffee8]",
        "mov eax,dword [ebp + -0x74]",
        "fld dword [eax]",
        "fld dword [ebp + 0xfffffee0]",
        "fld dword [0x085cefe0]",
        "fmulp",
        "faddp",
        "fstp dword [ebp + 0xfffffe80]",
        "mov eax,dword [ebp + -0x74]",
        "fld dword [eax + 0x4]",
        "fld dword [ebp + 0xfffffee4]",
        "fld dword [0x085cefe0]",
        "fmulp",
        "faddp",
        "fstp dword [ebp + 0xfffffe84]",
        "mov eax,dword [ebp + -0x74]",
        "fld dword [eax + 0x8]",
        "fld dword [ebp + 0xfffffee8]",
        "fld dword [0x085cefe0]",
        "fmulp",
        "faddp",
        "fstp dword [ebp + 0xfffffe88]",
        "fld dword [ebp + 0xfffffe2c]",
        "fld dword [ebp + 0xfffffe44]",
        "faddp",
        "fld dword [ebp + 0xfffffe38]",
        "faddp",
        "fld dword [ebp + 0xfffffe5c]",
        "faddp",
        "fld dword [ebp + 0xfffffe74]",
        "faddp",
        "fld dword [ebp + 0xfffffe80]",
        "faddp",
        "fld dword [0x085cefe4]",
        "fdivp",
        "fstp dword [ebp + 0xfffffe50]",
        "fld dword [ebp + 0xfffffe30]",
        "fld dword [ebp + 0xfffffe48]",
        "faddp",
        "fld dword [ebp + 0xfffffe3c]",
        "faddp",
        "fld dword [ebp + 0xfffffe60]",
        "faddp",
        "fld dword [ebp + 0xfffffe78]",
        "faddp",
        "fld dword [ebp + 0xfffffe84]",
        "faddp",
        "fld dword [0x085cefe4]",
        "fdivp",
        "fstp dword [ebp + 0xfffffe54]",
        "fld dword [ebp + 0xfffffe34]",
        "fld dword [ebp + 0xfffffe4c]",
        "faddp",
        "fld dword [ebp + 0xfffffe40]",
        "faddp",
        "fld dword [ebp + 0xfffffe64]",
        "faddp",
        "fld dword [ebp + 0xfffffe7c]",
        "faddp",
        "fld dword [ebp + 0xfffffe88]",
        "faddp",
        "fld dword [0x085cefe4]",
        "fdivp",
        "fstp dword [ebp + 0xfffffe58]",
        "fld dword [ebp + 0xfffffe50]",
        "fld dword [ebp + 0xfffffe20]",
        "fld dword [ebp + 0xfffffe68]",
        "faddp",
        "fld dword [ebp + 0xfffffe8c]",
        "faddp",
        "fld dword [0x085cefe8]",
        "fdivp",
        "faddp",
        "fstp dword [ebp + 0xfffffe50]",
        "fld dword [ebp + 0xfffffe54]",
        "fld dword [ebp + 0xfffffe24]",
        "fld dword [ebp + 0xfffffe6c]",
        "faddp",
        "fld dword [ebp + 0xfffffe90]",
        "faddp",
        "fld dword [0x085cefe8]",
        "fdivp",
        "faddp",
        "fstp dword [ebp + 0xfffffe54]",
        "fld dword [ebp + 0xfffffe58]",
        "fld dword [ebp + 0xfffffe28]",
        "fld dword [ebp + 0xfffffe70]",
        "faddp",
        "fld dword [ebp + 0xfffffe94]",
        "faddp",
        "fld dword [0x085cefe8]",
        "fdivp",
        "faddp",
        "fstp dword [ebp + 0xfffffe58]",
        "mov eax,dword [ebp + -0x70]",
        "mov eax,dword [eax]",
        "mov dword [ebp + 0xfffffebc],eax",
        "mov eax,dword [ebp + -0x70]",
        "mov eax,dword [eax + 0x4]",
        "mov dword [ebp + 0xfffffec0],eax",
        "mov eax,dword [ebp + -0x70]",
        "mov eax,dword [eax + 0x8]",
        "mov dword [ebp + 0xfffffec4],eax",
        "mov eax,dword [ebp + -0x6c]",
        "mov eax,dword [eax]",
        "mov dword [ebp + 0xfffffe98],eax",
        "mov eax,dword [ebp + -0x6c]",
        "mov eax,dword [eax + 0x4]",
        "mov dword [ebp + 0xfffffe9c],eax",
        "mov eax,dword [ebp + -0x6c]",
        "mov eax,dword [eax + 0x8]",
        "mov dword [ebp + 0xfffffea0],eax",
        "mov eax,dword [ebp + -0x68]",
        "mov eax,dword [eax]",
        "mov dword [ebp + 0xfffffed4],eax",
        "mov eax,dword [ebp + -0x68]",
        "mov eax,dword [eax + 0x4]",
        "mov dword [ebp + 0xfffffed8],eax",
        "mov eax,dword [ebp + -0x68]",
        "mov eax,dword [eax + 0x8]",
        "mov dword [ebp + 0xfffffedc],eax",
        "mov eax,dword [ebp + -0x70]",
        "fld dword [eax]",
        "mov eax,dword [ebp + -0x6c]",
        "fld dword [eax]",
        "faddp",
        "fstp dword [ebp + 0xfffffef8]",
        "mov eax,dword [ebp + -0x70]",
        "fld dword [eax + 0x4]",
        "mov eax,dword [ebp + -0x6c]",
        "fld dword [eax + 0x4]",
        "faddp",
        "fstp dword [ebp + 0xfffffefc]",
        "mov eax,dword [ebp + -0x70]",
        "fld dword [eax + 0x8]",
        "mov eax,dword [ebp + -0x6c]",
        "fld dword [eax + 0x8]",
        "faddp",
        "fstp dword [ebp + 0xffffff00]",
        "mov eax,dword [ebp + -0x78]",
        "fld dword [eax]",
        "mov eax,dword [ebp + -0x7c]",
        "fld dword [eax]",
        "fsubp",
        "fstp dword [ebp + 0xffffff04]",
        "mov eax,dword [ebp + -0x78]",
        "fld dword [eax + 0x4]",
        "mov eax,dword [ebp + -0x7c]",
        "fld dword [eax + 0x4]",
        "fsubp",
        "fstp dword [ebp + 0xffffff08]",
        "mov eax,dword [ebp + -0x78]",
        "fld dword [eax + 0x8]",
        "mov eax,dword [ebp + -0x7c]",
        "fld dword [eax + 0x8]",
        "fsubp",
        "fstp dword [ebp + 0xffffff0c]",
        "fld dword [ebp + 0xffffff04]",
        "fld dword [ebp + 0xffffff04]",
        "fmulp",
        "fld dword [ebp + 0xffffff08]",
        "fld dword [ebp + 0xffffff08]",
        "fmulp",
        "faddp",
        "fld dword [ebp + 0xffffff0c]",
        "fld dword [ebp + 0xffffff0c]",
        "fmulp",
        "faddp",
        "fstp qword [esp]",
        "call 0x0811028c",
        "fstp dword [ebp + -0x80]",
        "fld dword [ebp + -0x80]",
        "fldz",
        "fxch",
        "fucomip st0,st1",
        "fstp st0",
        "seta al",
        "test al,al"
      ],
      "ExpectedArm64ASM": [
        "mov x20, #0xffffffffffffff44",
        "ldr w4, [x9, w20, sxtw]",
        "ldr w5, [x4, #4]",
        "mov x21, #0xffffffffffffff7c",
        "ldr w6, [x9, w21, sxtw]",
        "mov x4, x6",
        "add w4, w4, w4",
        "add w4, w4, w6",
        "lsl w4, w4, #5",
        "add w4, w5, w4",
        "mov x22, #0xffffffffffffff84",
        "str w4, [x9, w22, sxtw]",
        "ldr w4, [x9, w20, sxtw]",
        "ldr w5, [x4, #4]",
        "ldr w6, [x9, w21, sxtw]",
        "mov x4, x6",
        "add w4, w4, w4",
        "add w4, w4, w6",
        "add w4, w4, #0x1 (1)",
        "lsl w4, w4, #5",
        "add w4, w5, w4",
        "mov x22, #0xffffffffffffff88",
        "str w4, [x9, w22, sxtw]",
        "ldr w4, [x9, w20, sxtw]",
        "ldr w5, [x4, #4]",
        "ldr w6, [x9, w21, sxtw]",
        "mov x4, x6",
        "add w4, w4, w4",
        "add w4, w4, w6",
        "lsl w4, w4, #5",
        "add w4, w4, #0x40 (64)",
        "add w4, w5, w4",
        "mov x22, #0xffffffffffffff8c",
        "str w4, [x9, w22, sxtw]",
        "ldr w4, [x9, w20, sxtw]",
        "ldr w5, [x4, #4]",
        "ldr w6, [x9, w21, sxtw]",
        "mov x4, x6",
        "add w4, w4, w4",
        "add w4, w4, w6",
        "lsl w4, w4, #5",
        "add w4, w5, w4",
        "add w4, w4, #0xc (12)",
        "mov x22, #0xffffffffffffff90",
        "str w4, [x9, w22, sxtw]",
        "ldr w4, [x9, w20, sxtw]",
        "ldr w5, [x4, #4]",
        "ldr w6, [x9, w21, sxtw]",
        "mov x4, x6",
        "add w4, w4, w4",
        "add w4, w4, w6",
        "add w4, w4, #0x1 (1)",
        "lsl w4, w4, #5",
        "add w4, w5, w4",
        "add w4, w4, #0xc (12)",
        "mov x22, #0xffffffffffffff94",
        "str w4, [x9, w22, sxtw]",
        "ldr w4, [x9, w20, sxtw]",
        "ldr w5, [x4, #4]",
        "ldr w6, [x9, w21, sxtw]",
        "mov x4, x6",
        "add w4, w4, w4",
        "add w4, w4, w6",
        "lsl w4, w4, #5",
        "add w4, w4, #0x40 (64)",
        "add w4, w5, w4",
        "add w4, w4, #0xc (12)",
        "mov x22, #0xffffffffffffff98",
        "str w4, [x9, w22, sxtw]",
        "ldr w4, [x9, w20, sxtw]",
        "ldr w5, [x4, #4]",
        "ldr w6, [x9, w21, sxtw]",
        "mov x4, x6",
        "add w4, w4, w4",
        "add w4, w4, w6",
        "lsl w4, w4, #5",
        "add w4, w5, w4",
        "add w4, w4, #0x18 (24)",
        "mov x22, #0xffffffffffffff9c",
        "str w4, [x9, w22, sxtw]",
        "ldr w4, [x9, w20, sxtw]",
        "ldr w5, [x4, #4]",
        "ldr w6, [x9, w21, sxtw]",
        "mov x4, x6",
        "add w4, w4, w4",
        "add w4, w4, w6",
        "add w4, w4, #0x1 (1)",
        "lsl w4, w4, #5",
        "add w4, w5, w4",
        "add w4, w4, #0x18 (24)",
        "mov x22, #0xffffffffffffffa0",
        "str w4, [x9, w22, sxtw]",
        "ldr w4, [x9, w20, sxtw]",
        "ldr w5, [x4, #4]",
        "ldr w6, [x9, w21, sxtw]",
        "mov x4, x6",
        "add w4, w4, w4",
        "add w4, w4, w6",
        "lsl w4, w4, #5",
        "add w4, w4, #0x40 (64)",
        "add w4, w5, w4",
        "mvn w27, w4",
        "adds w26, w4, #0x18 (24)",
        "mov x4, x26",
        "mov x20, #0xffffffffffffffa4",
        "str w4, [x9, w20, sxtw]",
        "sub w4, w9, #0xfc (252)",
        "str w4, [x8]",
        "mov w20, #0xf07",
        "movk w20, #0x1, lsl #16",
        "mov w21, #0xb8da",
        "movk w21, #0x819, lsl #16",
        "add w21, w20, w21",
        "str w20, [x8, #-4]!",
        "ldr x0, [x28, #2288]",
        "and x3, x21, #0xfffff",
        "add x0, x0, x3, lsl #4",
        "ldp x1, x0, [x0]"
      ]
    },
    "Block4": {
      "ExpectedInstructionCount": 12319,
      "x86Insts": [
        "mov ebp,dword [esp + 0x64]",
        "fadd dword [ebp + 0x8]",
        "add ebp,0x10",
        "mov dword [esp + 0x64],ebp",
        "fmul dword [esp + 0x74]",
        "fstp dword [esp + 0x6c]",
        "fld dword [esp + 0x34]",
        "fadd dword [ebp + -0x4]",
        "fmul dword [esp + 0x74]",
        "fstp dword [esp + 0x68]",
        "fld dword [esp + 0x38]",
        "fadd dword [ebp]",
        "fmul dword [esp + 0x78]",
        "fstp dword [esp + 0x2c]",
        "fld dword [esp + 0x3c]",
        "fsub dword [ebp + 0x4]",
        "fmul dword [esp + 0x78]",
        "fstp dword [esp + 0x28]",
        "fld dword [ebp + -0x8]",
        "mov ebp,dword [ebp + -0x4]",
        "mov dword [esp + 0x34],ebp",
        "mov ebp,dword [esp + 0x64]",
        "mov ebp,dword [ebp]",
        "mov dword [esp + 0x38],ebp",
        "mov ebp,dword [esp + 0x64]",
        "fld dword [ebp + 0x4]",
        "fchs",
        "fstp dword [esp + 0x3c]",
        "fld dword [edi + -0x8]",
        "fadd dword [edx + -0x8]",
        "fld dword [edi + -0x4]",
        "fchs",
        "fsub dword [edx + -0x4]",
        "fld dword [edi + -0x8]",
        "fsub dword [edx + -0x8]",
        "fstp dword [esp + 0x14]",
        "fld dword [edx + -0x4]",
        "fsub dword [edi + -0x4]",
        "fstp dword [esp + 0x1c]",
        "fld dword [edi]",
        "fadd dword [edx]",
        "fstp dword [esp + 0x44]",
        "fld dword [edi + 0x4]",
        "fchs",
        "fsub dword [edx + 0x4]",
        "fstp dword [esp + 0x50]",
        "fld dword [edi]",
        "fsub dword [edx]",
        "fstp dword [esp + 0x54]",
        "fld dword [edx + 0x4]",
        "fsub dword [edi + 0x4]",
        "fstp dword [esp + 0x5c]",
        "fld dword [ecx + -0x8]",
        "fadd dword [esi + -0x8]",
        "fld dword [ecx + -0x4]",
        "fadd dword [esi + -0x4]",
        "fstp dword [esp + 0x10]",
        "fld dword [esi + -0x8]",
        "fsub dword [ecx + -0x8]",
        "fstp dword [esp + 0x20]",
        "fld dword [esi + -0x4]",
        "fsub dword [ecx + -0x4]",
        "fstp dword [esp + 0x18]",
        "fld dword [ecx]",
        "fadd dword [esi]",
        "fstp dword [esp + 0x48]",
        "fld dword [ecx + 0x4]",
        "fadd dword [esi + 0x4]",
        "fstp dword [esp + 0x4c]",
        "fld dword [esi]",
        "fsub dword [ecx]",
        "fstp dword [esp + 0x60]",
        "fld dword [esi + 0x4]",
        "fsub dword [ecx + 0x4]",
        "fstp dword [esp + 0x58]",
        "fld st0",
        "fadd st0,st3",
        "fstp dword [edi + -0x8]",
        "fld st1",
        "fsub dword [esp + 0x10]",
        "fstp dword [edi + -0x4]",
        "fld dword [esp + 0x48]",
        "fadd dword [esp + 0x44]",
        "fstp dword [edi]",
        "fld dword [esp + 0x50]",
        "fsub dword [esp + 0x4c]",
        "fstp dword [edi + 0x4]",
        "fxch st2",
        "fsub st0,st2",
        "fstp dword [esi + -0x8]",
        "fstp st1",
        "fld dword [esp + 0x10]",
        "fadd st0,st1",
        "fstp dword [esi + -0x4]",
        "fstp st0",
        "fld dword [esp + 0x44]",
        "fsub dword [esp + 0x48]",
        "fstp dword [esi]",
        "fld dword [esp + 0x4c]",
        "fadd dword [esp + 0x50]",
        "fstp dword [esi + 0x4]",
        "fld dword [esp + 0x18]",
        "fadd dword [esp + 0x14]",
        "fld dword [esp + 0x20]",
        "fadd dword [esp + 0x1c]",
        "fld dword [esp + 0x6c]",
        "fmul st2",
        "fld dword [esp + 0x68]",
        "fmul st2",
        "fsubp",
        "fstp dword [edx + -0x8]",
        "fld dword [esp + 0x6c]",
        "fmul st1",
        "fld dword [esp + 0x68]",
        "fmul st3",
        "faddp",
        "fstp dword [edx + -0x4]",
        "fstp st0",
        "fstp st0",
        "fld dword [esp + 0x58]",
        "fadd dword [esp + 0x54]",
        "fld dword [esp + 0x60]",
        "fadd dword [esp + 0x5c]",
        "fld st2",
        "fmul st2",
        "fld dword [esp + 0x34]",
        "fmul st2",
        "fsubp",
        "fstp dword [edx]",
        "fld st2",
        "fmul st1",
        "fld dword [esp + 0x34]",
        "fmul st3",
        "faddp",
        "fstp dword [edx + 0x4]",
        "fstp st0",
        "fstp st0",
        "fld dword [esp + 0x14]",
        "fsub dword [esp + 0x18]",
        "fld dword [esp + 0x1c]",
        "fsub dword [esp + 0x20]",
        "fld dword [esp + 0x28]",
        "fmul st1",
        "mov ebp,dword [esp + 0x24]",
        "fld dword [esp + 0x2c]",
        "fmul st3",
        "faddp",
        "fstp dword [ecx + -0x8]",
        "fld dword [esp + 0x2c]",
        "fmul st1",
        "fld dword [esp + 0x28]",
        "fmul st3",
        "fsubp",
        "fstp dword [ecx + -0x4]",
        "fstp st0",
        "fstp st0",
        "fld dword [esp + 0x54]",
        "fsub dword [esp + 0x58]",
        "fld dword [esp + 0x5c]",
        "fsub dword [esp + 0x60]",
        "fld dword [esp + 0x3c]",
        "fmul st1",
        "fld dword [esp + 0x38]",
        "fmul st3",
        "faddp",
        "fstp dword [ecx]",
        "fld dword [esp + 0x38]",
        "fmul st1",
        "fld dword [esp + 0x3c]",
        "fmul st3",
        "fsubp",
        "fstp dword [ecx + 0x4]",
        "fstp st0",
        "fstp st0",
        "fld dword [ebp + 0x8]",
        "mov ebp,dword [esp + 0x30]",
        "fadd dword [ebp + 0x8]",
        "mov ebp,dword [esp + 0x24]",
        "fld dword [ebp + 0xc]",
        "mov ebp,dword [esp + 0x30]",
        "fchs",
        "fsub dword [ebp + 0xc]",
        "mov ebp,dword [esp + 0x24]",
        "fld dword [ebp + 0x8]",
        "mov ebp,dword [esp + 0x30]",
        "fsub dword [ebp + 0x8]",
        "fstp dword [esp + 0x14]",
        "fld dword [ebp + 0xc]",
        "mov ebp,dword [esp + 0x24]",
        "fsub dword [ebp + 0xc]",
        "mov ebp,dword [esp + 0x30]",
        "fstp dword [esp + 0x1c]",
        "fld dword [ebp]",
        "mov ebp,dword [esp + 0x24]",
        "fadd dword [ebp]",
        "fstp dword [esp + 0x44]",
        "fld dword [ebp + 0x4]",
        "mov ebp,dword [esp + 0x30]",
        "fchs",
        "fsub dword [ebp + 0x4]",
        "mov ebp,dword [esp + 0x24]",
        "fstp dword [esp + 0x50]",
        "fld dword [ebp]",
        "mov ebp,dword [esp + 0x30]",
        "fsub dword [ebp]",
        "fstp dword [esp + 0x54]",
        "fld dword [ebp + 0x4]",
        "mov ebp,dword [esp + 0x24]",
        "fsub dword [ebp + 0x4]",
        "mov ebp,dword [esp + 0x70]",
        "fstp dword [esp + 0x5c]",
        "fld dword [ebp + 0x8]",
        "fadd dword [ebx + 0x8]",
        "fld dword [ebp + 0xc]",
        "fadd dword [ebx + 0xc]",
        "fstp dword [esp + 0x10]",
        "fld dword [ebp + 0x8]",
        "fsub dword [ebx + 0x8]",
        "fstp dword [esp + 0x20]",
        "fld dword [ebp + 0xc]",
        "fsub dword [ebx + 0xc]",
        "fstp dword [esp + 0x18]",
        "fld dword [ebp]",
        "fadd dword [ebx]",
        "fstp dword [esp + 0x48]",
        "fld dword [ebx + 0x4]",
        "fadd dword [ebp + 0x4]",
        "fstp dword [esp + 0x4c]",
        "fld dword [ebp]",
        "fsub dword [ebx]",
        "fstp dword [esp + 0x60]",
        "fld dword [ebp + 0x4]",
        "mov ebp,dword [esp + 0x24]",
        "fsub dword [ebx + 0x4]",
        "fstp dword [esp + 0x58]",
        "fld st0",
        "fadd st0,st3",
        "fstp dword [ebp + 0x8]",
        "fld st1",
        "fsub dword [esp + 0x10]",
        "fstp dword [ebp + 0xc]",
        "fld dword [esp + 0x48]",
        "fadd dword [esp + 0x44]",
        "fstp dword [ebp]",
        "fld dword [esp + 0x50]",
        "fsub dword [esp + 0x4c]",
        "fstp dword [ebp + 0x4]",
        "mov ebp,dword [esp + 0x70]",
        "fxch st2",
        "fsub st0,st2",
        "fstp dword [ebp + 0x8]",
        "fstp st1",
        "fld dword [esp + 0x10]",
        "fadd st0,st1",
        "fstp dword [ebp + 0xc]",
        "fstp st0",
        "fld dword [esp + 0x44]",
        "fsub dword [esp + 0x48]",
        "fstp dword [ebp]",
        "fld dword [esp + 0x4c]",
        "fadd dword [esp + 0x50]",
        "fstp dword [ebp + 0x4]",
        "mov ebp,dword [esp + 0x30]",
        "fld dword [esp + 0x18]",
        "fadd dword [esp + 0x14]",
        "fld dword [esp + 0x20]",
        "fadd dword [esp + 0x1c]",
        "fld dword [esp + 0x68]",
        "fmul st2",
        "fld dword [esp + 0x6c]",
        "fmul st2",
        "fsubp",
        "fstp dword [ebp + 0x8]",
        "fld dword [esp + 0x68]",
        "fmul st1",
        "fld dword [esp + 0x6c]",
        "fmul st3",
        "faddp",
        "fstp dword [ebp + 0xc]",
        "fstp st0",
        "fstp st0",
        "fld dword [esp + 0x58]",
        "fadd dword [esp + 0x54]",
        "fld dword [esp + 0x60]",
        "fadd dword [esp + 0x5c]",
        "fld dword [esp + 0x34]",
        "fmul st2",
        "fld st3",
        "fmul st2",
        "fsubp",
        "fstp dword [ebp]",
        "sub ebp,0x10",
        "fld dword [esp + 0x34]",
        "mov dword [esp + 0x30],ebp",
        "fmul st1",
        "add ecx,0x10",
        "fld st3",
        "add edx,0x10",
        "fmul st3",
        "add esi,0x10",
        "add edi,0x10",
        "faddp",
        "sub ebx,0x10",
        "fstp dword [ebp + 0x14]",
        "mov ebp,dword [esp + 0x70]",
        "sub ebp,0x10",
        "fstp st0",
        "mov dword [esp + 0x70],ebp",
        "fstp st0",
        "mov ebp,dword [esp + 0x24]",
        "fld dword [esp + 0x14]",
        "sub ebp,0x10",
        "fsub dword [esp + 0x18]",
        "mov dword [esp + 0x24],ebp",
        "fld dword [esp + 0x1c]",
        "mov ebp,dword [esp + 0x7c]",
        "fsub dword [esp + 0x20]",
        "dec ebp",
        "fld dword [esp + 0x2c]",
        "mov dword [esp + 0x7c],ebp",
        "fmul st1",
        "fld dword [esp + 0x28]",
        "fmul st3",
        "faddp",
        "fstp dword [ebx + 0x18]",
        "fld dword [esp + 0x28]",
        "fmul st1",
        "fld dword [esp + 0x2c]",
        "fmul st3",
        "fsubp",
        "fstp dword [ebx + 0x1c]",
        "fstp st0",
        "fstp st0",
        "fld dword [esp + 0x54]",
        "fsub dword [esp + 0x58]",
        "fld dword [esp + 0x5c]",
        "fsub dword [esp + 0x60]",
        "fld dword [esp + 0x38]",
        "fmul st1",
        "fld dword [esp + 0x3c]",
        "fmul st3",
        "faddp",
        "fstp dword [ebx + 0x10]",
        "fld dword [esp + 0x3c]",
        "fmul st1",
        "fld dword [esp + 0x38]",
        "fmul st3",
        "fsubp",
        "fstp dword [ebx + 0x14]",
        "fstp st0",
        "fstp st0"
      ],
      "ExpectedArm64ASM": [
        "ldr w9, [x8, #100]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x9, #8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "add w9, w9, #0x10 (16)",
        "str w9, [x8, #100]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #116]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #108]",
        "ldrb w21, [x28, #1298]",
        "mov w22, #0x1",
        "lsl w23, w22, w20",
        "bic w21, w21, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #52]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w22, w20",
        "orr w21, w21, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "mov x23, #0xfffffffffffffffc",
        "ldr s2, [x9, w23, sxtw]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #116]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #104]",
        "lsl w24, w22, w20",
        "bic w21, w21, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #56]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w22, w20",
        "orr w21, w21, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x9]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #120]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #44]",
        "lsl w24, w22, w20",
        "bic w21, w21, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #60]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w22, w20",
        "orr w21, w21, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x9, #4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #120]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #40]",
        "lsl w24, w22, w20",
        "bic w21, w21, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "mov x24, #0xfffffffffffffff8",
        "ldr s2, [x9, w24, sxtw]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w25, w22, w20",
        "orr w21, w21, w25",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w9, [x9, w23, sxtw]",
        "str w9, [x8, #52]",
        "ldr w9, [x8, #100]",
        "ldr w9, [x9]",
        "str w9, [x8, #56]",
        "ldr w9, [x8, #100]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x9, #4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w25, w22, w20",
        "orr w21, w21, w25",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mov w25, #0x0",
        "mov w12, #0x8000",
        "fmov d3, x25",
        "mov v3.d[1], x12",
        "eor v2.16b, v2.16b, v3.16b",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #60]",
        "lsl w13, w22, w20",
        "bic w21, w21, w13",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x11, w24, sxtw]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w13, w22, w20",
        "orr w21, w21, w13",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x6, w24, sxtw]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x11, w23, sxtw]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w13, w22, w20",
        "orr w21, w21, w13",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "fmov d3, x25",
        "mov v3.d[1], x12",
        "eor v2.16b, v2.16b, v3.16b",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x6, w23, sxtw]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x11, w24, sxtw]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w13, w22, w20",
        "orr w21, w21, w13",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x6, w24, sxtw]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #20]",
        "lsl w13, w22, w20",
        "bic w21, w21, w13",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x6, w23, sxtw]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w13, w22, w20",
        "orr w21, w21, w13",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x11, w23, sxtw]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #28]",
        "lsl w13, w22, w20",
        "bic w21, w21, w13",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x11]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w13, w22, w20",
        "orr w21, w21, w13",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x6]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #68]",
        "lsl w13, w22, w20",
        "bic w21, w21, w13",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x11, #4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w13, w22, w20",
        "orr w21, w21, w13",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "fmov d3, x25",
        "mov v3.d[1], x12",
        "eor v2.16b, v2.16b, v3.16b",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x6, #4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #80]",
        "lsl w13, w22, w20",
        "bic w21, w21, w13",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x11]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w13, w22, w20",
        "orr w21, w21, w13",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x6]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #84]",
        "lsl w13, w22, w20",
        "bic w21, w21, w13",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x6, #4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w13, w22, w20",
        "orr w21, w21, w13",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x11, #4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #92]",
        "lsl w13, w22, w20",
        "bic w21, w21, w13",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x5, w24, sxtw]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w13, w22, w20",
        "orr w21, w21, w13",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x10, w24, sxtw]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x5, w23, sxtw]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w13, w22, w20",
        "orr w21, w21, w13",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x10, w23, sxtw]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #16]",
        "lsl w13, w22, w20",
        "bic w21, w21, w13",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x10, w24, sxtw]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w13, w22, w20",
        "orr w21, w21, w13",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x5, w24, sxtw]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #32]",
        "lsl w13, w22, w20",
        "bic w21, w21, w13",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x10, w23, sxtw]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w13, w22, w20",
        "orr w21, w21, w13",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x5, w23, sxtw]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #24]",
        "lsl w13, w22, w20",
        "bic w21, w21, w13",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x5]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w13, w22, w20",
        "orr w21, w21, w13",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x10]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #72]",
        "lsl w13, w22, w20",
        "bic w21, w21, w13",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x5, #4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w13, w22, w20",
        "orr w21, w21, w13",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x10, #4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #76]",
        "lsl w13, w22, w20",
        "bic w21, w21, w13",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x10]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w13, w22, w20",
        "orr w21, w21, w13",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x5]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #96]",
        "lsl w13, w22, w20",
        "bic w21, w21, w13",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x10, #4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w13, w22, w20",
        "orr w21, w21, w13",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x5, #4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #88]",
        "lsl w13, w22, w20",
        "bic w21, w21, w13",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w13, w20, #0x0 (0)",
        "and w13, w13, #0x7",
        "add x0, x28, x13, lsl #4",
        "ldr q2, [x0, #1040]",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w13, w22, w20",
        "orr w21, w21, w13",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w13, w20, #0x3 (3)",
        "and w13, w13, #0x7",
        "add x0, x28, x13, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x11, w24, sxtw]",
        "lsl w13, w22, w20",
        "bic w21, w21, w13",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w13, w20, #0x1 (1)",
        "and w13, w13, #0x7",
        "add x0, x28, x13, lsl #4",
        "ldr q2, [x0, #1040]",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w13, w22, w20",
        "orr w21, w21, w13",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #16]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x11, w23, sxtw]",
        "lsl w13, w22, w20",
        "bic w21, w21, w13",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #72]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w13, w22, w20",
        "orr w21, w21, w13",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #68]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x11]",
        "lsl w13, w22, w20",
        "bic w21, w21, w13",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #80]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w13, w22, w20",
        "orr w21, w21, w13",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #76]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x11, #4]",
        "lsl w13, w22, w20",
        "bic w21, w21, w13",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w13, w20, #0x2 (2)",
        "and w13, w13, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x13, lsl #4",
        "ldr q3, [x0, #1040]",
        "strb w25, [x28, #1017]",
        "add x0, x28, x20, lsl #4",
        "str q3, [x0, #1040]",
        "add x0, x28, x13, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w13, w20, #0x2 (2)",
        "and w13, w13, #0x7",
        "add x0, x28, x13, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x10, w24, sxtw]",
        "lsl w13, w22, w20",
        "bic w21, w21, w13",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w13, w20, #0x1 (1)",
        "and w13, w13, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x13, lsl #4",
        "str q2, [x0, #1040]",
        "lsl w13, w22, w13",
        "orr w21, w21, w13",
        "lsl w13, w22, w20",
        "bic w21, w21, w13",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #16]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w13, w22, w20",
        "orr w21, w21, w13",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w13, w20, #0x1 (1)",
        "and w13, w13, #0x7",
        "add x0, x28, x13, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x10, w23, sxtw]",
        "lsl w13, w22, w20",
        "bic w21, w21, w13",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w13, w20, #0x0 (0)",
        "and w13, w13, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x13, lsl #4",
        "str q2, [x0, #1040]",
        "lsl w13, w22, w13",
        "orr w21, w21, w13",
        "lsl w13, w22, w20",
        "bic w21, w21, w13",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #68]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w13, w22, w20",
        "orr w21, w21, w13",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #72]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x10]",
        "lsl w13, w22, w20",
        "bic w21, w21, w13",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #76]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w13, w22, w20",
        "orr w21, w21, w13",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #80]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x10, #4]",
        "lsl w13, w22, w20",
        "bic w21, w21, w13",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #24]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w13, w22, w20",
        "orr w21, w21, w13",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #20]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #32]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w13, w22, w20",
        "orr w21, w21, w13",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #28]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #108]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w13, w22, w20",
        "orr w21, w21, w13",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w13, w20, #0x2 (2)",
        "and w13, w13, #0x7",
        "add x0, x28, x13, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #104]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w13, w22, w20",
        "orr w21, w21, w13",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w13, w20, #0x2 (2)",
        "and w13, w13, #0x7",
        "add x0, x28, x13, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w13, w20, #0x1 (1)",
        "and w13, w13, #0x7",
        "add x0, x28, x13, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "mov x3, v3.d[0]",
        "umov w4, v3.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w14, w22, w20",
        "bic w21, w21, w14",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x13, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x6, w24, sxtw]",
        "lsl w13, w22, w20",
        "bic w21, w21, w13",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #108]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w13, w22, w20",
        "orr w21, w21, w13",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w13, w20, #0x1 (1)",
        "and w13, w13, #0x7",
        "add x0, x28, x13, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #104]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w13, w22, w20",
        "orr w21, w21, w13",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w13, w20, #0x3 (3)",
        "and w13, w13, #0x7",
        "add x0, x28, x13, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w13, w20, #0x1 (1)",
        "and w13, w13, #0x7",
        "add x0, x28, x13, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w14, w22, w20",
        "bic w21, w21, w14",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x13, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x6, w23, sxtw]",
        "lsl w13, w22, w20",
        "bic w21, w21, w13",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w13, w20, #0x0 (0)",
        "and w13, w13, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x13, lsl #4",
        "str q2, [x0, #1040]",
        "lsl w13, w22, w13",
        "orr w21, w21, w13",
        "lsl w13, w22, w20",
        "bic w21, w21, w13",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w13, w20, #0x0 (0)",
        "and w13, w13, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x13, lsl #4",
        "str q2, [x0, #1040]",
        "lsl w13, w22, w13",
        "orr w21, w21, w13",
        "lsl w13, w22, w20",
        "bic w21, w21, w13",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #88]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w13, w22, w20",
        "orr w21, w21, w13",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #84]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #96]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w13, w22, w20",
        "orr w21, w21, w13",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #92]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w13, w20, #0x2 (2)",
        "and w13, w13, #0x7",
        "add x0, x28, x13, lsl #4",
        "ldr q2, [x0, #1040]",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w13, w22, w20",
        "orr w21, w21, w13",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w13, w20, #0x2 (2)",
        "and w13, w13, #0x7",
        "add x0, x28, x13, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #52]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w13, w22, w20",
        "orr w21, w21, w13",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w13, w20, #0x2 (2)",
        "and w13, w13, #0x7",
        "add x0, x28, x13, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w13, w20, #0x1 (1)",
        "and w13, w13, #0x7",
        "add x0, x28, x13, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "mov x3, v3.d[0]",
        "umov w4, v3.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w14, w22, w20",
        "bic w21, w21, w14",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x13, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x6]",
        "lsl w13, w22, w20",
        "bic w21, w21, w13",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w13, w20, #0x2 (2)",
        "and w13, w13, #0x7",
        "add x0, x28, x13, lsl #4",
        "ldr q2, [x0, #1040]",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w13, w22, w20",
        "orr w21, w21, w13",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w13, w20, #0x1 (1)",
        "and w13, w13, #0x7",
        "add x0, x28, x13, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #52]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w13, w22, w20",
        "orr w21, w21, w13",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w13, w20, #0x3 (3)",
        "and w13, w13, #0x7",
        "add x0, x28, x13, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w13, w20, #0x1 (1)",
        "and w13, w13, #0x7",
        "add x0, x28, x13, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w14, w22, w20",
        "bic w21, w21, w14",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x13, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x6, #4]",
        "lsl w13, w22, w20",
        "bic w21, w21, w13",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w13, w20, #0x0 (0)",
        "and w13, w13, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x13, lsl #4",
        "str q2, [x0, #1040]",
        "lsl w13, w22, w13",
        "orr w21, w21, w13",
        "lsl w13, w22, w20",
        "bic w21, w21, w13",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w13, w20, #0x0 (0)",
        "and w13, w13, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x13, lsl #4",
        "str q2, [x0, #1040]",
        "lsl w13, w22, w13",
        "orr w21, w21, w13",
        "lsl w13, w22, w20",
        "bic w21, w21, w13",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #20]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w13, w22, w20",
        "orr w21, w21, w13",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #24]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #28]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w13, w22, w20",
        "orr w21, w21, w13",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #32]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #40]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w13, w22, w20",
        "orr w21, w21, w13",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w13, w20, #0x1 (1)",
        "and w13, w13, #0x7",
        "add x0, x28, x13, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w9, [x8, #36]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #44]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w13, w22, w20",
        "orr w21, w21, w13",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w13, w20, #0x3 (3)",
        "and w13, w13, #0x7",
        "add x0, x28, x13, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w13, w20, #0x1 (1)",
        "and w13, w13, #0x7",
        "add x0, x28, x13, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w14, w22, w20",
        "bic w21, w21, w14",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x13, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x5, w24, sxtw]",
        "lsl w24, w22, w20",
        "bic w21, w21, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #44]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w22, w20",
        "orr w21, w21, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x1 (1)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #40]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w22, w20",
        "orr w21, w21, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x3 (3)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x1 (1)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "mov x3, v3.d[0]",
        "umov w4, v3.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w13, w22, w20",
        "bic w21, w21, w13",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x24, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x5, w23, sxtw]",
        "lsl w23, w22, w20",
        "bic w21, w21, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x0 (0)",
        "and w23, w23, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "lsl w23, w22, w23",
        "orr w21, w21, w23",
        "lsl w23, w22, w20",
        "bic w21, w21, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x0 (0)",
        "and w23, w23, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "lsl w23, w22, w23",
        "orr w21, w21, w23",
        "lsl w23, w22, w20",
        "bic w21, w21, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #84]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w22, w20",
        "orr w21, w21, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #88]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #92]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w22, w20",
        "orr w21, w21, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #96]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #60]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w22, w20",
        "orr w21, w21, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #56]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w22, w20",
        "orr w21, w21, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x3 (3)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w24, w22, w20",
        "bic w21, w21, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x5]",
        "lsl w23, w22, w20",
        "bic w21, w21, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #56]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w22, w20",
        "orr w21, w21, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #60]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w22, w20",
        "orr w21, w21, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x3 (3)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "mov x3, v3.d[0]",
        "umov w4, v3.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w24, w22, w20",
        "bic w21, w21, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x5, #4]",
        "lsl w23, w22, w20",
        "bic w21, w21, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x0 (0)",
        "and w23, w23, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "lsl w23, w22, w23",
        "orr w21, w21, w23",
        "lsl w23, w22, w20",
        "bic w21, w21, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x0 (0)",
        "and w23, w23, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "lsl w23, w22, w23",
        "orr w21, w21, w23",
        "lsl w23, w22, w20",
        "bic w21, w21, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x9, #8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w22, w20",
        "orr w21, w21, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w9, [x8, #48]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x9, #8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w9, [x8, #36]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x9, #12]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w22, w20",
        "orr w21, w21, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w9, [x8, #48]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "fmov d3, x25",
        "mov v3.d[1], x12",
        "eor v2.16b, v2.16b, v3.16b",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x9, #12]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w9, [x8, #36]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x9, #8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w22, w20",
        "orr w21, w21, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w9, [x8, #48]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x9, #8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #20]",
        "lsl w23, w22, w20",
        "bic w21, w21, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x9, #12]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w22, w20",
        "orr w21, w21, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w9, [x8, #36]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x9, #12]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w9, [x8, #48]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #28]",
        "lsl w23, w22, w20",
        "bic w21, w21, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x9]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w22, w20",
        "orr w21, w21, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w9, [x8, #36]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x9]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #68]",
        "lsl w23, w22, w20",
        "bic w21, w21, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x9, #4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w22, w20",
        "orr w21, w21, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w9, [x8, #48]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "fmov d3, x25",
        "mov v3.d[1], x12",
        "eor v2.16b, v2.16b, v3.16b",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x9, #4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w9, [x8, #36]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #80]",
        "lsl w23, w22, w20",
        "bic w21, w21, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x9]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w22, w20",
        "orr w21, w21, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w9, [x8, #48]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x9]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #84]",
        "lsl w23, w22, w20",
        "bic w21, w21, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x9, #4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w22, w20",
        "orr w21, w21, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w9, [x8, #36]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x9, #4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w9, [x8, #112]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #92]",
        "lsl w23, w22, w20",
        "bic w21, w21, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x9, #8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w22, w20",
        "orr w21, w21, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x7, #8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x9, #12]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w22, w20",
        "orr w21, w21, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x7, #12]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #16]",
        "lsl w23, w22, w20",
        "bic w21, w21, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x9, #8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w22, w20",
        "orr w21, w21, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x7, #8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #32]",
        "lsl w23, w22, w20",
        "bic w21, w21, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x9, #12]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w22, w20",
        "orr w21, w21, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x7, #12]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #24]",
        "lsl w23, w22, w20",
        "bic w21, w21, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x9]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w22, w20",
        "orr w21, w21, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x7]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #72]",
        "lsl w23, w22, w20",
        "bic w21, w21, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x7, #4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w22, w20",
        "orr w21, w21, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x9, #4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #76]",
        "lsl w23, w22, w20",
        "bic w21, w21, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x9]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w22, w20",
        "orr w21, w21, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x7]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #96]",
        "lsl w23, w22, w20",
        "bic w21, w21, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x9, #4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w22, w20",
        "orr w21, w21, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w9, [x8, #36]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x7, #4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #88]",
        "lsl w23, w22, w20",
        "bic w21, w21, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x0 (0)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w22, w20",
        "orr w21, w21, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x3 (3)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x9, #8]",
        "lsl w23, w22, w20",
        "bic w21, w21, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w22, w20",
        "orr w21, w21, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #16]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x9, #12]",
        "lsl w23, w22, w20",
        "bic w21, w21, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #72]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w22, w20",
        "orr w21, w21, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #68]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x9]",
        "lsl w23, w22, w20",
        "bic w21, w21, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #80]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w22, w20",
        "orr w21, w21, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #76]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x9, #4]",
        "lsl w23, w22, w20",
        "bic w21, w21, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldr w9, [x8, #112]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x2 (2)",
        "and w23, w23, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x23, lsl #4",
        "ldr q3, [x0, #1040]",
        "strb w25, [x28, #1017]",
        "add x0, x28, x20, lsl #4",
        "str q3, [x0, #1040]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x2 (2)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x9, #8]",
        "lsl w23, w22, w20",
        "bic w21, w21, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "lsl w23, w22, w23",
        "orr w21, w21, w23",
        "lsl w23, w22, w20",
        "bic w21, w21, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #16]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w22, w20",
        "orr w21, w21, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x9, #12]",
        "lsl w23, w22, w20",
        "bic w21, w21, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x0 (0)",
        "and w23, w23, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "lsl w23, w22, w23",
        "orr w21, w21, w23",
        "lsl w23, w22, w20",
        "bic w21, w21, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #68]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w22, w20",
        "orr w21, w21, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #72]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x9]",
        "lsl w23, w22, w20",
        "bic w21, w21, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #76]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w22, w20",
        "orr w21, w21, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #80]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x9, #4]",
        "lsl w23, w22, w20",
        "bic w21, w21, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldr w9, [x8, #48]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #24]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w22, w20",
        "orr w21, w21, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #20]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #32]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w22, w20",
        "orr w21, w21, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #28]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #104]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w22, w20",
        "orr w21, w21, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x2 (2)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #108]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w22, w20",
        "orr w21, w21, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x2 (2)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "mov x3, v3.d[0]",
        "umov w4, v3.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w24, w22, w20",
        "bic w21, w21, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x9, #8]",
        "lsl w23, w22, w20",
        "bic w21, w21, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #104]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w22, w20",
        "orr w21, w21, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #108]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w22, w20",
        "orr w21, w21, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x3 (3)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w24, w22, w20",
        "bic w21, w21, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x9, #12]",
        "lsl w23, w22, w20",
        "bic w21, w21, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x0 (0)",
        "and w23, w23, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "lsl w23, w22, w23",
        "orr w21, w21, w23",
        "lsl w23, w22, w20",
        "bic w21, w21, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x0 (0)",
        "and w23, w23, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "lsl w23, w22, w23",
        "orr w21, w21, w23",
        "lsl w23, w22, w20",
        "bic w21, w21, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #88]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w22, w20",
        "orr w21, w21, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #84]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #96]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w22, w20",
        "orr w21, w21, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #92]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #52]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w22, w20",
        "orr w21, w21, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x2 (2)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x3 (3)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w22, w20",
        "orr w21, w21, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x2 (2)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "mov x3, v3.d[0]",
        "umov w4, v3.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w24, w22, w20",
        "bic w21, w21, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x9]",
        "lsl w23, w22, w20",
        "bic w21, w21, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "sub w9, w9, #0x10 (16)",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #52]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w22, w20",
        "orr w21, w21, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "str w9, [x8, #48]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "add w5, w5, #0x10 (16)",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x3 (3)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w22, w20",
        "orr w21, w21, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "add w6, w6, #0x10 (16)",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x3 (3)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "add w10, w10, #0x10 (16)",
        "add w11, w11, #0x10 (16)",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w24, w22, w20",
        "bic w21, w21, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "sub w7, w7, #0x10 (16)",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x9, #20]",
        "lsl w23, w22, w20",
        "bic w21, w21, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldr w9, [x8, #112]",
        "sub w9, w9, #0x10 (16)",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x0 (0)",
        "and w23, w23, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "lsl w23, w22, w23",
        "orr w21, w21, w23",
        "lsl w23, w22, w20",
        "bic w21, w21, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "str w9, [x8, #112]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x0 (0)",
        "and w23, w23, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "lsl w23, w22, w23",
        "orr w21, w21, w23",
        "lsl w23, w22, w20",
        "bic w21, w21, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldr w9, [x8, #36]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #20]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w22, w20",
        "orr w21, w21, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "subs w9, w9, #0x10 (16)",
        "cfinv",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #24]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "str w9, [x8, #36]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #28]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w22, w20",
        "orr w21, w21, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w9, [x8, #124]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #32]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "cset w20, hs",
        "subs w26, w9, #0x1 (1)",
        "rmif x20, #63, #nzCv",
        "mov x27, x9",
        "mov x9, x26",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #44]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w22, w20",
        "orr w21, w21, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "str w9, [x8, #124]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #40]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w22, w20",
        "orr w21, w21, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x3 (3)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w24, w22, w20",
        "bic w21, w21, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x7, #24]",
        "lsl w23, w22, w20",
        "bic w21, w21, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #40]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w22, w20",
        "orr w21, w21, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #44]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w22, w20",
        "orr w21, w21, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x3 (3)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "mov x3, v3.d[0]",
        "umov w4, v3.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w24, w22, w20",
        "bic w21, w21, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x7, #28]",
        "lsl w23, w22, w20",
        "bic w21, w21, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x0 (0)",
        "and w23, w23, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "lsl w23, w22, w23",
        "orr w21, w21, w23",
        "lsl w23, w22, w20",
        "bic w21, w21, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x0 (0)",
        "and w23, w23, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "lsl w23, w22, w23",
        "orr w21, w21, w23",
        "lsl w23, w22, w20",
        "bic w21, w21, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #84]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w22, w20",
        "orr w21, w21, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #88]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #92]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w22, w20",
        "orr w21, w21, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #96]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #56]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w22, w20",
        "orr w21, w21, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #60]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w22, w20",
        "orr w21, w21, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x3 (3)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w24, w22, w20",
        "bic w21, w21, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x7, #16]",
        "lsl w23, w22, w20",
        "bic w21, w21, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #60]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w22, w20",
        "orr w21, w21, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #56]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w22, w20",
        "orr w21, w21, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x3 (3)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "mov x3, v3.d[0]",
        "umov w4, v3.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w24, w22, w20",
        "bic w21, w21, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x7, #20]",
        "lsl w23, w22, w20",
        "bic w21, w21, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x0 (0)",
        "and w23, w23, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "lsl w23, w22, w23",
        "orr w21, w21, w23",
        "lsl w23, w22, w20",
        "bic w21, w21, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x0 (0)",
        "and w23, w23, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "lsl w23, w22, w23",
        "orr w21, w21, w23",
        "lsl w22, w22, w20",
        "bic w21, w21, w22",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "strb w21, [x28, #1298]"
      ]
    },
    "Block5": {
      "ExpectedInstructionCount": 12238,
      "x86Insts": [
        "mov ebp,dword [esp + 0x64]",
        "fadd dword [ebp + 0x8]",
        "add ebp,0x10",
        "mov dword [esp + 0x64],ebp",
        "fmul dword [esp + 0x74]",
        "fstp dword [esp + 0x6c]",
        "fld dword [esp + 0x34]",
        "fadd dword [ebp + -0x4]",
        "fmul dword [esp + 0x74]",
        "fstp dword [esp + 0x68]",
        "fld dword [esp + 0x38]",
        "fadd dword [ebp]",
        "fmul dword [esp + 0x78]",
        "fstp dword [esp + 0x30]",
        "fld dword [esp + 0x3c]",
        "fsub dword [ebp + 0x4]",
        "fmul dword [esp + 0x78]",
        "fstp dword [esp + 0x2c]",
        "fld dword [ebp + -0x8]",
        "mov ebp,dword [ebp + -0x4]",
        "mov dword [esp + 0x34],ebp",
        "mov ebp,dword [esp + 0x64]",
        "mov ebp,dword [ebp]",
        "mov dword [esp + 0x38],ebp",
        "mov ebp,dword [esp + 0x64]",
        "fld dword [ebp + 0x4]",
        "fchs",
        "fstp dword [esp + 0x3c]",
        "fld dword [edx + -0x8]",
        "fadd dword [edi + -0x8]",
        "fld dword [edi + -0x4]",
        "fadd dword [edx + -0x4]",
        "fld dword [edi + -0x8]",
        "fsub dword [edx + -0x8]",
        "fstp dword [esp + 0x18]",
        "fld dword [edi + -0x4]",
        "fsub dword [edx + -0x4]",
        "fstp dword [esp + 0x1c]",
        "fld dword [edi]",
        "fadd dword [edx]",
        "fstp dword [esp + 0x44]",
        "fld dword [edi + 0x4]",
        "fadd dword [edx + 0x4]",
        "fstp dword [esp + 0x4c]",
        "fld dword [edi]",
        "fsub dword [edx]",
        "fstp dword [esp + 0x58]",
        "fld dword [edi + 0x4]",
        "fsub dword [edx + 0x4]",
        "fstp dword [esp + 0x5c]",
        "fld dword [ecx + -0x8]",
        "fadd dword [esi + -0x8]",
        "fld dword [ecx + -0x4]",
        "fadd dword [esi + -0x4]",
        "fstp dword [esp + 0x10]",
        "fld dword [esi + -0x8]",
        "fsub dword [ecx + -0x8]",
        "fstp dword [esp + 0x20]",
        "fld dword [esi + -0x4]",
        "fsub dword [ecx + -0x4]",
        "fstp dword [esp + 0x14]",
        "fld dword [ecx]",
        "fadd dword [esi]",
        "fstp dword [esp + 0x48]",
        "fld dword [ecx + 0x4]",
        "fadd dword [esi + 0x4]",
        "fstp dword [esp + 0x50]",
        "fld dword [esi]",
        "fsub dword [ecx]",
        "fstp dword [esp + 0x60]",
        "fld dword [esi + 0x4]",
        "fsub dword [ecx + 0x4]",
        "fstp dword [esp + 0x54]",
        "fld st0",
        "fadd st0,st3",
        "fstp dword [edi + -0x8]",
        "fld dword [esp + 0x10]",
        "fadd st0,st2",
        "fstp dword [edi + -0x4]",
        "fld dword [esp + 0x48]",
        "fadd dword [esp + 0x44]",
        "fstp dword [edi]",
        "fld dword [esp + 0x50]",
        "fadd dword [esp + 0x4c]",
        "fstp dword [edi + 0x4]",
        "fxch st2",
        "fsub st0,st2",
        "fstp dword [esi + -0x8]",
        "fstp st1",
        "fsub dword [esp + 0x10]",
        "fstp dword [esi + -0x4]",
        "fld dword [esp + 0x44]",
        "fsub dword [esp + 0x48]",
        "fstp dword [esi]",
        "fld dword [esp + 0x4c]",
        "fsub dword [esp + 0x50]",
        "fstp dword [esi + 0x4]",
        "fld dword [esp + 0x18]",
        "fsub dword [esp + 0x14]",
        "fld dword [esp + 0x20]",
        "fadd dword [esp + 0x1c]",
        "fld dword [esp + 0x6c]",
        "fmul st2",
        "fld dword [esp + 0x68]",
        "fmul st2",
        "fsubp",
        "fstp dword [edx + -0x8]",
        "fld dword [esp + 0x6c]",
        "fmul st1",
        "fld dword [esp + 0x68]",
        "fmul st3",
        "faddp",
        "fstp dword [edx + -0x4]",
        "fstp st0",
        "fstp st0",
        "fld dword [esp + 0x58]",
        "fsub dword [esp + 0x54]",
        "fld dword [esp + 0x60]",
        "fadd dword [esp + 0x5c]",
        "fld st2",
        "fmul st2",
        "fld dword [esp + 0x34]",
        "fmul st2",
        "fsubp",
        "fstp dword [edx]",
        "fld st2",
        "fmul st1",
        "fld dword [esp + 0x34]",
        "fmul st3",
        "faddp",
        "fstp dword [edx + 0x4]",
        "fstp st0",
        "fstp st0",
        "fld dword [esp + 0x14]",
        "fadd dword [esp + 0x18]",
        "fld dword [esp + 0x1c]",
        "fsub dword [esp + 0x20]",
        "fld dword [esp + 0x2c]",
        "fmul st1",
        "fld dword [esp + 0x30]",
        "fmul st3",
        "faddp",
        "mov ebp,dword [esp + 0x24]",
        "fstp dword [ecx + -0x8]",
        "fld dword [esp + 0x30]",
        "fmul st1",
        "fld dword [esp + 0x2c]",
        "fmul st3",
        "fsubp",
        "fstp dword [ecx + -0x4]",
        "fstp st0",
        "fstp st0",
        "fld dword [esp + 0x54]",
        "fadd dword [esp + 0x58]",
        "fld dword [esp + 0x5c]",
        "fsub dword [esp + 0x60]",
        "fld dword [esp + 0x3c]",
        "fmul st1",
        "fld dword [esp + 0x38]",
        "fmul st3",
        "faddp",
        "fstp dword [ecx]",
        "fld dword [esp + 0x38]",
        "fmul st1",
        "fld dword [esp + 0x3c]",
        "fmul st3",
        "fsubp",
        "fstp dword [ecx + 0x4]",
        "fstp st0",
        "fstp st0",
        "fld dword [ebp + 0x8]",
        "mov ebp,dword [esp + 0x28]",
        "fadd dword [ebp + 0x8]",
        "mov ebp,dword [esp + 0x24]",
        "fld dword [ebp + 0xc]",
        "mov ebp,dword [esp + 0x28]",
        "fadd dword [ebp + 0xc]",
        "mov ebp,dword [esp + 0x24]",
        "fld dword [ebp + 0x8]",
        "mov ebp,dword [esp + 0x28]",
        "fsub dword [ebp + 0x8]",
        "mov ebp,dword [esp + 0x24]",
        "fstp dword [esp + 0x18]",
        "fld dword [ebp + 0xc]",
        "mov ebp,dword [esp + 0x28]",
        "fsub dword [ebp + 0xc]",
        "mov ebp,dword [esp + 0x24]",
        "fstp dword [esp + 0x1c]",
        "fld dword [ebp]",
        "mov ebp,dword [esp + 0x28]",
        "fadd dword [ebp]",
        "mov ebp,dword [esp + 0x24]",
        "fstp dword [esp + 0x44]",
        "fld dword [ebp + 0x4]",
        "mov ebp,dword [esp + 0x28]",
        "fadd dword [ebp + 0x4]",
        "mov ebp,dword [esp + 0x24]",
        "fstp dword [esp + 0x4c]",
        "fld dword [ebp]",
        "mov ebp,dword [esp + 0x28]",
        "fsub dword [ebp]",
        "mov ebp,dword [esp + 0x24]",
        "fstp dword [esp + 0x58]",
        "fld dword [ebp + 0x4]",
        "mov ebp,dword [esp + 0x28]",
        "fsub dword [ebp + 0x4]",
        "mov ebp,dword [esp + 0x70]",
        "fstp dword [esp + 0x5c]",
        "fld dword [ebp + 0x8]",
        "fadd dword [ebx + 0x8]",
        "fld dword [ebp + 0xc]",
        "fadd dword [ebx + 0xc]",
        "fstp dword [esp + 0x10]",
        "fld dword [ebp + 0x8]",
        "fsub dword [ebx + 0x8]",
        "fstp dword [esp + 0x20]",
        "fld dword [ebp + 0xc]",
        "fsub dword [ebx + 0xc]",
        "fstp dword [esp + 0x14]",
        "fld dword [ebx]",
        "fadd dword [ebp]",
        "fstp dword [esp + 0x48]",
        "fld dword [ebp + 0x4]",
        "fadd dword [ebx + 0x4]",
        "fstp dword [esp + 0x50]",
        "fld dword [ebp]",
        "fsub dword [ebx]",
        "fstp dword [esp + 0x60]",
        "fld dword [ebp + 0x4]",
        "mov ebp,dword [esp + 0x24]",
        "fsub dword [ebx + 0x4]",
        "fstp dword [esp + 0x54]",
        "fld st0",
        "fadd st0,st3",
        "fstp dword [ebp + 0x8]",
        "fld dword [esp + 0x10]",
        "fadd st0,st2",
        "fstp dword [ebp + 0xc]",
        "fld dword [esp + 0x48]",
        "fadd dword [esp + 0x44]",
        "fstp dword [ebp]",
        "fld dword [esp + 0x50]",
        "fadd dword [esp + 0x4c]",
        "fstp dword [ebp + 0x4]",
        "mov ebp,dword [esp + 0x70]",
        "fxch st2",
        "fsub st0,st2",
        "fstp dword [ebp + 0x8]",
        "fstp st1",
        "fsub dword [esp + 0x10]",
        "fstp dword [ebp + 0xc]",
        "fld dword [esp + 0x44]",
        "fsub dword [esp + 0x48]",
        "fstp dword [ebp]",
        "fld dword [esp + 0x4c]",
        "fsub dword [esp + 0x50]",
        "fstp dword [ebp + 0x4]",
        "mov ebp,dword [esp + 0x28]",
        "fld dword [esp + 0x18]",
        "fsub dword [esp + 0x14]",
        "fld dword [esp + 0x20]",
        "fadd dword [esp + 0x1c]",
        "fld dword [esp + 0x68]",
        "fmul st2",
        "fld dword [esp + 0x6c]",
        "fmul st2",
        "fsubp",
        "fstp dword [ebp + 0x8]",
        "fld dword [esp + 0x68]",
        "fmul st1",
        "fld dword [esp + 0x6c]",
        "fmul st3",
        "faddp",
        "fstp dword [ebp + 0xc]",
        "fstp st0",
        "fstp st0",
        "fld dword [esp + 0x58]",
        "fsub dword [esp + 0x54]",
        "fld dword [esp + 0x60]",
        "fadd dword [esp + 0x5c]",
        "fld dword [esp + 0x34]",
        "fmul st2",
        "fld st3",
        "fmul st2",
        "fsubp",
        "fstp dword [ebp]",
        "fld dword [esp + 0x34]",
        "fmul st1",
        "fld st3",
        "fmul st3",
        "sub ebp,0x10",
        "mov dword [esp + 0x28],ebp",
        "add ecx,0x10",
        "faddp",
        "add edx,0x10",
        "add esi,0x10",
        "fstp dword [ebp + 0x14]",
        "mov ebp,dword [esp + 0x70]",
        "sub ebp,0x10",
        "fstp st0",
        "mov dword [esp + 0x70],ebp",
        "fstp st0",
        "mov ebp,dword [esp + 0x24]",
        "fld dword [esp + 0x14]",
        "sub ebp,0x10",
        "fadd dword [esp + 0x18]",
        "mov dword [esp + 0x24],ebp",
        "fld dword [esp + 0x1c]",
        "mov ebp,dword [esp + 0x7c]",
        "fsub dword [esp + 0x20]",
        "add edi,0x10",
        "fld dword [esp + 0x30]",
        "sub ebx,0x10",
        "dec ebp",
        "fmul st1",
        "mov dword [esp + 0x7c],ebp",
        "fld dword [esp + 0x2c]",
        "fmul st3",
        "faddp",
        "fstp dword [ebx + 0x18]",
        "fld dword [esp + 0x2c]",
        "fmul st1",
        "fld dword [esp + 0x30]",
        "fmul st3",
        "fsubp",
        "fstp dword [ebx + 0x1c]",
        "fstp st0",
        "fstp st0",
        "fld dword [esp + 0x54]",
        "fadd dword [esp + 0x58]",
        "fld dword [esp + 0x5c]",
        "fsub dword [esp + 0x60]",
        "fld dword [esp + 0x38]",
        "fmul st1",
        "fld dword [esp + 0x3c]",
        "fmul st3",
        "faddp",
        "fstp dword [ebx + 0x10]",
        "fld dword [esp + 0x3c]",
        "fmul st1",
        "fld dword [esp + 0x38]",
        "fmul st3",
        "fsubp",
        "fstp dword [ebx + 0x14]",
        "fstp st0",
        "fstp st0"
      ],
      "ExpectedArm64ASM": [
        "ldr w9, [x8, #100]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x9, #8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "add w9, w9, #0x10 (16)",
        "str w9, [x8, #100]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #116]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #108]",
        "ldrb w21, [x28, #1298]",
        "mov w22, #0x1",
        "lsl w23, w22, w20",
        "bic w21, w21, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #52]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w22, w20",
        "orr w21, w21, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "mov x23, #0xfffffffffffffffc",
        "ldr s2, [x9, w23, sxtw]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #116]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #104]",
        "lsl w24, w22, w20",
        "bic w21, w21, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #56]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w22, w20",
        "orr w21, w21, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x9]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #120]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #48]",
        "lsl w24, w22, w20",
        "bic w21, w21, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #60]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w22, w20",
        "orr w21, w21, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x9, #4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #120]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #44]",
        "lsl w24, w22, w20",
        "bic w21, w21, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "mov x24, #0xfffffffffffffff8",
        "ldr s2, [x9, w24, sxtw]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w25, w22, w20",
        "orr w21, w21, w25",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w9, [x9, w23, sxtw]",
        "str w9, [x8, #52]",
        "ldr w9, [x8, #100]",
        "ldr w9, [x9]",
        "str w9, [x8, #56]",
        "ldr w9, [x8, #100]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x9, #4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w25, w22, w20",
        "orr w21, w21, w25",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mov w25, #0x0",
        "mov w12, #0x8000",
        "fmov d3, x25",
        "mov v3.d[1], x12",
        "eor v2.16b, v2.16b, v3.16b",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #60]",
        "lsl w12, w22, w20",
        "bic w21, w21, w12",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x6, w24, sxtw]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w12, w22, w20",
        "orr w21, w21, w12",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x11, w24, sxtw]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x11, w23, sxtw]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w12, w22, w20",
        "orr w21, w21, w12",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x6, w23, sxtw]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x11, w24, sxtw]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w12, w22, w20",
        "orr w21, w21, w12",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x6, w24, sxtw]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #24]",
        "lsl w12, w22, w20",
        "bic w21, w21, w12",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x11, w23, sxtw]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w12, w22, w20",
        "orr w21, w21, w12",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x6, w23, sxtw]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #28]",
        "lsl w12, w22, w20",
        "bic w21, w21, w12",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x11]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w12, w22, w20",
        "orr w21, w21, w12",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x6]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #68]",
        "lsl w12, w22, w20",
        "bic w21, w21, w12",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x11, #4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w12, w22, w20",
        "orr w21, w21, w12",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x6, #4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #76]",
        "lsl w12, w22, w20",
        "bic w21, w21, w12",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x11]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w12, w22, w20",
        "orr w21, w21, w12",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x6]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #88]",
        "lsl w12, w22, w20",
        "bic w21, w21, w12",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x11, #4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w12, w22, w20",
        "orr w21, w21, w12",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x6, #4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #92]",
        "lsl w12, w22, w20",
        "bic w21, w21, w12",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x5, w24, sxtw]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w12, w22, w20",
        "orr w21, w21, w12",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x10, w24, sxtw]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x5, w23, sxtw]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w12, w22, w20",
        "orr w21, w21, w12",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x10, w23, sxtw]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #16]",
        "lsl w12, w22, w20",
        "bic w21, w21, w12",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x10, w24, sxtw]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w12, w22, w20",
        "orr w21, w21, w12",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x5, w24, sxtw]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #32]",
        "lsl w12, w22, w20",
        "bic w21, w21, w12",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x10, w23, sxtw]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w12, w22, w20",
        "orr w21, w21, w12",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x5, w23, sxtw]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #20]",
        "lsl w12, w22, w20",
        "bic w21, w21, w12",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x5]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w12, w22, w20",
        "orr w21, w21, w12",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x10]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #72]",
        "lsl w12, w22, w20",
        "bic w21, w21, w12",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x5, #4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w12, w22, w20",
        "orr w21, w21, w12",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x10, #4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #80]",
        "lsl w12, w22, w20",
        "bic w21, w21, w12",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x10]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w12, w22, w20",
        "orr w21, w21, w12",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x5]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #96]",
        "lsl w12, w22, w20",
        "bic w21, w21, w12",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x10, #4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w12, w22, w20",
        "orr w21, w21, w12",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x5, #4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #84]",
        "lsl w12, w22, w20",
        "bic w21, w21, w12",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w12, w20, #0x0 (0)",
        "and w12, w12, #0x7",
        "add x0, x28, x12, lsl #4",
        "ldr q2, [x0, #1040]",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w12, w22, w20",
        "orr w21, w21, w12",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w12, w20, #0x3 (3)",
        "and w12, w12, #0x7",
        "add x0, x28, x12, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x11, w24, sxtw]",
        "lsl w12, w22, w20",
        "bic w21, w21, w12",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #16]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w12, w22, w20",
        "orr w21, w21, w12",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w12, w20, #0x2 (2)",
        "and w12, w12, #0x7",
        "add x0, x28, x12, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x11, w23, sxtw]",
        "lsl w12, w22, w20",
        "bic w21, w21, w12",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #72]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w12, w22, w20",
        "orr w21, w21, w12",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #68]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x11]",
        "lsl w12, w22, w20",
        "bic w21, w21, w12",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #80]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w12, w22, w20",
        "orr w21, w21, w12",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #76]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x11, #4]",
        "lsl w12, w22, w20",
        "bic w21, w21, w12",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w12, w20, #0x2 (2)",
        "and w12, w12, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x12, lsl #4",
        "ldr q3, [x0, #1040]",
        "strb w25, [x28, #1017]",
        "add x0, x28, x20, lsl #4",
        "str q3, [x0, #1040]",
        "add x0, x28, x12, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w12, w20, #0x2 (2)",
        "and w12, w12, #0x7",
        "add x0, x28, x12, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x10, w24, sxtw]",
        "lsl w12, w22, w20",
        "bic w21, w21, w12",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w12, w20, #0x1 (1)",
        "and w12, w12, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x12, lsl #4",
        "str q2, [x0, #1040]",
        "lsl w12, w22, w12",
        "orr w21, w21, w12",
        "lsl w12, w22, w20",
        "bic w21, w21, w12",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #16]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x10, w23, sxtw]",
        "lsl w12, w22, w20",
        "bic w21, w21, w12",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #68]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w12, w22, w20",
        "orr w21, w21, w12",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #72]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x10]",
        "lsl w12, w22, w20",
        "bic w21, w21, w12",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #76]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w12, w22, w20",
        "orr w21, w21, w12",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #80]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x10, #4]",
        "lsl w12, w22, w20",
        "bic w21, w21, w12",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #24]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w12, w22, w20",
        "orr w21, w21, w12",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #20]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #32]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w12, w22, w20",
        "orr w21, w21, w12",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #28]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #108]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w12, w22, w20",
        "orr w21, w21, w12",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w12, w20, #0x2 (2)",
        "and w12, w12, #0x7",
        "add x0, x28, x12, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #104]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w12, w22, w20",
        "orr w21, w21, w12",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w12, w20, #0x2 (2)",
        "and w12, w12, #0x7",
        "add x0, x28, x12, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w12, w20, #0x1 (1)",
        "and w12, w12, #0x7",
        "add x0, x28, x12, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "mov x3, v3.d[0]",
        "umov w4, v3.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w13, w22, w20",
        "bic w21, w21, w13",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x12, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x6, w24, sxtw]",
        "lsl w12, w22, w20",
        "bic w21, w21, w12",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #108]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w12, w22, w20",
        "orr w21, w21, w12",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w12, w20, #0x1 (1)",
        "and w12, w12, #0x7",
        "add x0, x28, x12, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #104]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w12, w22, w20",
        "orr w21, w21, w12",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w12, w20, #0x3 (3)",
        "and w12, w12, #0x7",
        "add x0, x28, x12, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w12, w20, #0x1 (1)",
        "and w12, w12, #0x7",
        "add x0, x28, x12, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w13, w22, w20",
        "bic w21, w21, w13",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x12, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x6, w23, sxtw]",
        "lsl w12, w22, w20",
        "bic w21, w21, w12",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w12, w20, #0x0 (0)",
        "and w12, w12, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x12, lsl #4",
        "str q2, [x0, #1040]",
        "lsl w12, w22, w12",
        "orr w21, w21, w12",
        "lsl w12, w22, w20",
        "bic w21, w21, w12",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w12, w20, #0x0 (0)",
        "and w12, w12, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x12, lsl #4",
        "str q2, [x0, #1040]",
        "lsl w12, w22, w12",
        "orr w21, w21, w12",
        "lsl w12, w22, w20",
        "bic w21, w21, w12",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #88]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w12, w22, w20",
        "orr w21, w21, w12",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #84]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #96]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w12, w22, w20",
        "orr w21, w21, w12",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #92]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w12, w20, #0x2 (2)",
        "and w12, w12, #0x7",
        "add x0, x28, x12, lsl #4",
        "ldr q2, [x0, #1040]",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w12, w22, w20",
        "orr w21, w21, w12",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w12, w20, #0x2 (2)",
        "and w12, w12, #0x7",
        "add x0, x28, x12, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #52]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w12, w22, w20",
        "orr w21, w21, w12",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w12, w20, #0x2 (2)",
        "and w12, w12, #0x7",
        "add x0, x28, x12, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w12, w20, #0x1 (1)",
        "and w12, w12, #0x7",
        "add x0, x28, x12, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "mov x3, v3.d[0]",
        "umov w4, v3.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w13, w22, w20",
        "bic w21, w21, w13",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x12, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x6]",
        "lsl w12, w22, w20",
        "bic w21, w21, w12",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w12, w20, #0x2 (2)",
        "and w12, w12, #0x7",
        "add x0, x28, x12, lsl #4",
        "ldr q2, [x0, #1040]",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w12, w22, w20",
        "orr w21, w21, w12",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w12, w20, #0x1 (1)",
        "and w12, w12, #0x7",
        "add x0, x28, x12, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #52]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w12, w22, w20",
        "orr w21, w21, w12",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w12, w20, #0x3 (3)",
        "and w12, w12, #0x7",
        "add x0, x28, x12, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w12, w20, #0x1 (1)",
        "and w12, w12, #0x7",
        "add x0, x28, x12, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w13, w22, w20",
        "bic w21, w21, w13",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x12, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x6, #4]",
        "lsl w12, w22, w20",
        "bic w21, w21, w12",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w12, w20, #0x0 (0)",
        "and w12, w12, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x12, lsl #4",
        "str q2, [x0, #1040]",
        "lsl w12, w22, w12",
        "orr w21, w21, w12",
        "lsl w12, w22, w20",
        "bic w21, w21, w12",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w12, w20, #0x0 (0)",
        "and w12, w12, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x12, lsl #4",
        "str q2, [x0, #1040]",
        "lsl w12, w22, w12",
        "orr w21, w21, w12",
        "lsl w12, w22, w20",
        "bic w21, w21, w12",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #20]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w12, w22, w20",
        "orr w21, w21, w12",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #24]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #28]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w12, w22, w20",
        "orr w21, w21, w12",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #32]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #44]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w12, w22, w20",
        "orr w21, w21, w12",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w12, w20, #0x1 (1)",
        "and w12, w12, #0x7",
        "add x0, x28, x12, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #48]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w12, w22, w20",
        "orr w21, w21, w12",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w12, w20, #0x3 (3)",
        "and w12, w12, #0x7",
        "add x0, x28, x12, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w12, w20, #0x1 (1)",
        "and w12, w12, #0x7",
        "add x0, x28, x12, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w13, w22, w20",
        "bic w21, w21, w13",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x12, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w9, [x8, #36]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x5, w24, sxtw]",
        "lsl w24, w22, w20",
        "bic w21, w21, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #48]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w22, w20",
        "orr w21, w21, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x1 (1)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #44]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w22, w20",
        "orr w21, w21, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x3 (3)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x1 (1)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "mov x3, v3.d[0]",
        "umov w4, v3.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w12, w22, w20",
        "bic w21, w21, w12",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x24, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x5, w23, sxtw]",
        "lsl w23, w22, w20",
        "bic w21, w21, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x0 (0)",
        "and w23, w23, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "lsl w23, w22, w23",
        "orr w21, w21, w23",
        "lsl w23, w22, w20",
        "bic w21, w21, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x0 (0)",
        "and w23, w23, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "lsl w23, w22, w23",
        "orr w21, w21, w23",
        "lsl w23, w22, w20",
        "bic w21, w21, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #84]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w22, w20",
        "orr w21, w21, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #88]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #92]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w22, w20",
        "orr w21, w21, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #96]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #60]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w22, w20",
        "orr w21, w21, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #56]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w22, w20",
        "orr w21, w21, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x3 (3)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w24, w22, w20",
        "bic w21, w21, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x5]",
        "lsl w23, w22, w20",
        "bic w21, w21, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #56]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w22, w20",
        "orr w21, w21, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #60]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w22, w20",
        "orr w21, w21, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x3 (3)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "mov x3, v3.d[0]",
        "umov w4, v3.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w24, w22, w20",
        "bic w21, w21, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x5, #4]",
        "lsl w23, w22, w20",
        "bic w21, w21, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x0 (0)",
        "and w23, w23, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "lsl w23, w22, w23",
        "orr w21, w21, w23",
        "lsl w23, w22, w20",
        "bic w21, w21, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x0 (0)",
        "and w23, w23, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "lsl w23, w22, w23",
        "orr w21, w21, w23",
        "lsl w23, w22, w20",
        "bic w21, w21, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x9, #8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w22, w20",
        "orr w21, w21, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w9, [x8, #40]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x9, #8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w9, [x8, #36]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x9, #12]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w22, w20",
        "orr w21, w21, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w9, [x8, #40]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x9, #12]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w9, [x8, #36]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x9, #8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w22, w20",
        "orr w21, w21, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w9, [x8, #40]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x9, #8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w9, [x8, #36]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #24]",
        "lsl w23, w22, w20",
        "bic w21, w21, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x9, #12]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w22, w20",
        "orr w21, w21, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w9, [x8, #40]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x9, #12]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w9, [x8, #36]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #28]",
        "lsl w23, w22, w20",
        "bic w21, w21, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x9]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w22, w20",
        "orr w21, w21, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w9, [x8, #40]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x9]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w9, [x8, #36]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #68]",
        "lsl w23, w22, w20",
        "bic w21, w21, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x9, #4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w22, w20",
        "orr w21, w21, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w9, [x8, #40]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x9, #4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w9, [x8, #36]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #76]",
        "lsl w23, w22, w20",
        "bic w21, w21, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x9]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w22, w20",
        "orr w21, w21, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w9, [x8, #40]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x9]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w9, [x8, #36]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #88]",
        "lsl w23, w22, w20",
        "bic w21, w21, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x9, #4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w22, w20",
        "orr w21, w21, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w9, [x8, #40]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x9, #4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w9, [x8, #112]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #92]",
        "lsl w23, w22, w20",
        "bic w21, w21, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x9, #8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w22, w20",
        "orr w21, w21, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x7, #8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x9, #12]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w22, w20",
        "orr w21, w21, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x7, #12]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #16]",
        "lsl w23, w22, w20",
        "bic w21, w21, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x9, #8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w22, w20",
        "orr w21, w21, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x7, #8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #32]",
        "lsl w23, w22, w20",
        "bic w21, w21, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x9, #12]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w22, w20",
        "orr w21, w21, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x7, #12]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #20]",
        "lsl w23, w22, w20",
        "bic w21, w21, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x7]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w22, w20",
        "orr w21, w21, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x9]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #72]",
        "lsl w23, w22, w20",
        "bic w21, w21, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x9, #4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w22, w20",
        "orr w21, w21, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x7, #4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #80]",
        "lsl w23, w22, w20",
        "bic w21, w21, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x9]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w22, w20",
        "orr w21, w21, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x7]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #96]",
        "lsl w23, w22, w20",
        "bic w21, w21, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x9, #4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w22, w20",
        "orr w21, w21, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w9, [x8, #36]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x7, #4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #84]",
        "lsl w23, w22, w20",
        "bic w21, w21, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x0 (0)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w22, w20",
        "orr w21, w21, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x3 (3)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x9, #8]",
        "lsl w23, w22, w20",
        "bic w21, w21, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #16]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w22, w20",
        "orr w21, w21, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x2 (2)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x9, #12]",
        "lsl w23, w22, w20",
        "bic w21, w21, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #72]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w22, w20",
        "orr w21, w21, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #68]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x9]",
        "lsl w23, w22, w20",
        "bic w21, w21, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #80]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w22, w20",
        "orr w21, w21, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #76]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x9, #4]",
        "lsl w23, w22, w20",
        "bic w21, w21, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldr w9, [x8, #112]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x2 (2)",
        "and w23, w23, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x23, lsl #4",
        "ldr q3, [x0, #1040]",
        "strb w25, [x28, #1017]",
        "add x0, x28, x20, lsl #4",
        "str q3, [x0, #1040]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x2 (2)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x9, #8]",
        "lsl w23, w22, w20",
        "bic w21, w21, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "lsl w23, w22, w23",
        "orr w21, w21, w23",
        "lsl w23, w22, w20",
        "bic w21, w21, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #16]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x9, #12]",
        "lsl w23, w22, w20",
        "bic w21, w21, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #68]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w22, w20",
        "orr w21, w21, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #72]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x9]",
        "lsl w23, w22, w20",
        "bic w21, w21, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #76]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w22, w20",
        "orr w21, w21, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #80]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x9, #4]",
        "lsl w23, w22, w20",
        "bic w21, w21, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldr w9, [x8, #40]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #24]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w22, w20",
        "orr w21, w21, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #20]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #32]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w22, w20",
        "orr w21, w21, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #28]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #104]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w22, w20",
        "orr w21, w21, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x2 (2)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #108]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w22, w20",
        "orr w21, w21, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x2 (2)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "mov x3, v3.d[0]",
        "umov w4, v3.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w24, w22, w20",
        "bic w21, w21, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x9, #8]",
        "lsl w23, w22, w20",
        "bic w21, w21, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #104]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w22, w20",
        "orr w21, w21, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #108]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w22, w20",
        "orr w21, w21, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x3 (3)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w24, w22, w20",
        "bic w21, w21, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x9, #12]",
        "lsl w23, w22, w20",
        "bic w21, w21, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x0 (0)",
        "and w23, w23, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "lsl w23, w22, w23",
        "orr w21, w21, w23",
        "lsl w23, w22, w20",
        "bic w21, w21, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x0 (0)",
        "and w23, w23, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "lsl w23, w22, w23",
        "orr w21, w21, w23",
        "lsl w23, w22, w20",
        "bic w21, w21, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #88]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w22, w20",
        "orr w21, w21, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #84]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #96]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w22, w20",
        "orr w21, w21, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #92]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #52]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w22, w20",
        "orr w21, w21, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x2 (2)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x3 (3)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w22, w20",
        "orr w21, w21, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x2 (2)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "mov x3, v3.d[0]",
        "umov w4, v3.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w24, w22, w20",
        "bic w21, w21, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x9]",
        "lsl w23, w22, w20",
        "bic w21, w21, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #52]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w22, w20",
        "orr w21, w21, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x3 (3)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w22, w20",
        "orr w21, w21, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x3 (3)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "sub w9, w9, #0x10 (16)",
        "str w9, [x8, #40]",
        "add w5, w5, #0x10 (16)",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w24, w22, w20",
        "bic w21, w21, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "add w6, w6, #0x10 (16)",
        "add w10, w10, #0x10 (16)",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x9, #20]",
        "lsl w23, w22, w20",
        "bic w21, w21, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldr w9, [x8, #112]",
        "sub w9, w9, #0x10 (16)",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x0 (0)",
        "and w23, w23, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "lsl w23, w22, w23",
        "orr w21, w21, w23",
        "lsl w23, w22, w20",
        "bic w21, w21, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "str w9, [x8, #112]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x0 (0)",
        "and w23, w23, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "lsl w23, w22, w23",
        "orr w21, w21, w23",
        "lsl w23, w22, w20",
        "bic w21, w21, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldr w9, [x8, #36]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #20]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w22, w20",
        "orr w21, w21, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "sub w9, w9, #0x10 (16)",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #24]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "str w9, [x8, #36]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #28]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w22, w20",
        "orr w21, w21, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w9, [x8, #124]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #32]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "add w11, w11, #0x10 (16)",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #48]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w22, w20",
        "orr w21, w21, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "subs w7, w7, #0x10 (16)",
        "cfinv",
        "cset w20, hs",
        "subs w26, w9, #0x1 (1)",
        "rmif x20, #63, #nzCv",
        "mov x27, x9",
        "mov x9, x26",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "str w9, [x8, #124]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #44]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w22, w20",
        "orr w21, w21, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x3 (3)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w24, w22, w20",
        "bic w21, w21, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x7, #24]",
        "lsl w23, w22, w20",
        "bic w21, w21, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #44]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w22, w20",
        "orr w21, w21, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #48]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w22, w20",
        "orr w21, w21, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x3 (3)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "mov x3, v3.d[0]",
        "umov w4, v3.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w24, w22, w20",
        "bic w21, w21, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x7, #28]",
        "lsl w23, w22, w20",
        "bic w21, w21, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x0 (0)",
        "and w23, w23, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "lsl w23, w22, w23",
        "orr w21, w21, w23",
        "lsl w23, w22, w20",
        "bic w21, w21, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x0 (0)",
        "and w23, w23, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "lsl w23, w22, w23",
        "orr w21, w21, w23",
        "lsl w23, w22, w20",
        "bic w21, w21, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #84]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w22, w20",
        "orr w21, w21, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #88]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #92]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w22, w20",
        "orr w21, w21, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #96]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #56]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w22, w20",
        "orr w21, w21, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #60]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w22, w20",
        "orr w21, w21, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x3 (3)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w24, w22, w20",
        "bic w21, w21, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x7, #16]",
        "lsl w23, w22, w20",
        "bic w21, w21, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #60]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w22, w20",
        "orr w21, w21, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #56]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w22, w20",
        "orr w21, w21, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x3 (3)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "mov x3, v3.d[0]",
        "umov w4, v3.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w24, w22, w20",
        "bic w21, w21, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x7, #20]",
        "lsl w23, w22, w20",
        "bic w21, w21, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x0 (0)",
        "and w23, w23, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "lsl w23, w22, w23",
        "orr w21, w21, w23",
        "lsl w23, w22, w20",
        "bic w21, w21, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x0 (0)",
        "and w23, w23, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "lsl w23, w22, w23",
        "orr w21, w21, w23",
        "lsl w22, w22, w20",
        "bic w21, w21, w22",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "strb w21, [x28, #1298]"
      ]
    },
    "Block6": {
      "ExpectedInstructionCount": 10995,
      "x86Insts": [
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax + 0x30]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax + 0xc]",
        "fmulp",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax + 0x34]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax + 0x1c]",
        "fmulp",
        "faddp",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax + 0x38]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax + 0x2c]",
        "fmulp",
        "faddp",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax + 0x3c]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax + 0x3c]",
        "fmulp",
        "faddp",
        "fstp dword [ebp + -0x30]",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax + 0x30]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax + 0x8]",
        "fmulp",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax + 0x34]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax + 0x18]",
        "fmulp",
        "faddp",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax + 0x38]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax + 0x28]",
        "fmulp",
        "faddp",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax + 0x3c]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax + 0x38]",
        "fmulp",
        "faddp",
        "fstp dword [ebp + -0x2c]",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax + 0x30]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax + 0x4]",
        "fmulp",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax + 0x34]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax + 0x14]",
        "fmulp",
        "faddp",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax + 0x38]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax + 0x24]",
        "fmulp",
        "faddp",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax + 0x3c]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax + 0x34]",
        "fmulp",
        "faddp",
        "fstp dword [ebp + -0x28]",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax + 0x30]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax]",
        "fmulp",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax + 0x34]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax + 0x10]",
        "fmulp",
        "faddp",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax + 0x38]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax + 0x20]",
        "fmulp",
        "faddp",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax + 0x3c]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax + 0x30]",
        "fmulp",
        "faddp",
        "fstp dword [ebp + -0x24]",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax + 0x20]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax + 0xc]",
        "fmulp",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax + 0x24]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax + 0x1c]",
        "fmulp",
        "faddp",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax + 0x28]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax + 0x2c]",
        "fmulp",
        "faddp",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax + 0x2c]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax + 0x3c]",
        "fmulp",
        "faddp",
        "fstp dword [ebp + -0x20]",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax + 0x20]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax + 0x8]",
        "fmulp",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax + 0x24]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax + 0x18]",
        "fmulp",
        "faddp",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax + 0x28]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax + 0x28]",
        "fmulp",
        "faddp",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax + 0x2c]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax + 0x38]",
        "fmulp",
        "faddp",
        "fstp dword [ebp + -0x1c]",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax + 0x20]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax + 0x4]",
        "fmulp",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax + 0x24]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax + 0x14]",
        "fmulp",
        "faddp",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax + 0x28]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax + 0x24]",
        "fmulp",
        "faddp",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax + 0x2c]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax + 0x34]",
        "fmulp",
        "faddp",
        "fstp dword [ebp + -0x18]",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax + 0x20]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax]",
        "fmulp",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax + 0x24]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax + 0x10]",
        "fmulp",
        "faddp",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax + 0x28]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax + 0x20]",
        "fmulp",
        "faddp",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax + 0x2c]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax + 0x30]",
        "fmulp",
        "faddp",
        "fstp dword [ebp + -0x14]",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax + 0x10]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax + 0xc]",
        "fmulp",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax + 0x14]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax + 0x1c]",
        "fmulp",
        "faddp",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax + 0x18]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax + 0x2c]",
        "fmulp",
        "faddp",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax + 0x1c]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax + 0x3c]",
        "fmulp",
        "faddp",
        "fstp dword [ebp + -0x10]",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax + 0x10]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax + 0x8]",
        "fmulp",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax + 0x14]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax + 0x18]",
        "fmulp",
        "faddp",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax + 0x18]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax + 0x28]",
        "fmulp",
        "faddp",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax + 0x1c]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax + 0x38]",
        "fmulp",
        "faddp",
        "fstp dword [ebp + -0xc]",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax + 0x10]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax + 0x4]",
        "fmulp",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax + 0x14]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax + 0x14]",
        "fmulp",
        "faddp",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax + 0x18]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax + 0x24]",
        "fmulp",
        "faddp",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax + 0x1c]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax + 0x34]",
        "fmulp",
        "faddp",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax + 0x10]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax]",
        "fmulp",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax + 0x14]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax + 0x10]",
        "fmulp",
        "faddp",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax + 0x18]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax + 0x20]",
        "fmulp",
        "faddp",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax + 0x1c]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax + 0x30]",
        "fmulp",
        "faddp",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax + 0xc]",
        "fmulp",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax + 0x4]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax + 0x1c]",
        "fmulp",
        "faddp",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax + 0x8]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax + 0x2c]",
        "fmulp",
        "faddp",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax + 0xc]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax + 0x3c]",
        "fmulp",
        "faddp",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax + 0x8]",
        "fmulp",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax + 0x4]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax + 0x18]",
        "fmulp",
        "faddp",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax + 0x8]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax + 0x28]",
        "fmulp",
        "faddp",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax + 0xc]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax + 0x38]",
        "fmulp",
        "faddp",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax + 0x4]",
        "fmulp",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax + 0x4]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax + 0x14]",
        "fmulp",
        "faddp",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax + 0x8]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax + 0x24]",
        "fmulp",
        "faddp",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax + 0xc]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax + 0x34]",
        "fmulp",
        "faddp",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax]",
        "fmulp",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax + 0x4]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax + 0x10]",
        "fmulp",
        "faddp",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax + 0x8]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax + 0x20]",
        "fmulp",
        "faddp",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax + 0xc]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax + 0x30]",
        "fmulp",
        "faddp",
        "fld dword [ebp + -0x30]",
        "fstp dword [esp + 0x40]",
        "fld dword [ebp + -0x2c]",
        "fstp dword [esp + 0x3c]",
        "fld dword [ebp + -0x28]",
        "fstp dword [esp + 0x38]",
        "fld dword [ebp + -0x24]",
        "fstp dword [esp + 0x34]",
        "fld dword [ebp + -0x20]",
        "fstp dword [esp + 0x30]",
        "fld dword [ebp + -0x1c]",
        "fstp dword [esp + 0x2c]",
        "fld dword [ebp + -0x18]",
        "fstp dword [esp + 0x28]",
        "fld dword [ebp + -0x14]",
        "fstp dword [esp + 0x24]",
        "fld dword [ebp + -0x10]",
        "fstp dword [esp + 0x20]",
        "fld dword [ebp + -0xc]",
        "fstp dword [esp + 0x1c]",
        "fxch st5",
        "fstp dword [esp + 0x18]",
        "fxch st3",
        "fstp dword [esp + 0x14]",
        "fxch",
        "fstp dword [esp + 0x10]",
        "fstp dword [esp + 0xc]",
        "fstp dword [esp + 0x8]",
        "fstp dword [esp + 0x4]",
        "mov dword [esp],ebx",
        "call 0x0818d57a"
      ],
      "ExpectedArm64ASM": [
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #48]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "mov w21, #0x1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "ldrb w22, [x28, #1298]",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #12]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #52]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #28]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #56]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #44]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #60]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #60]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "mov x23, #0xffffffffffffffd0",
        "str s2, [x9, w23, sxtw]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #48]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x1 (1)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w25, w21, w20",
        "bic w22, w22, w25",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x24, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #52]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #24]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x1 (1)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w25, w21, w20",
        "bic w22, w22, w25",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x24, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x1 (1)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w25, w21, w20",
        "bic w22, w22, w25",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x24, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #56]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #40]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x1 (1)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w25, w21, w20",
        "bic w22, w22, w25",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x24, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x1 (1)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w25, w21, w20",
        "bic w22, w22, w25",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x24, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #60]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #56]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x1 (1)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w25, w21, w20",
        "bic w22, w22, w25",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x24, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x1 (1)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w25, w21, w20",
        "bic w22, w22, w25",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x24, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "mov x24, #0xffffffffffffffd4",
        "str s2, [x9, w24, sxtw]",
        "lsl w25, w21, w20",
        "bic w22, w22, w25",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #48]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w25, w21, w20",
        "orr w22, w22, w25",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w25, w21, w20",
        "orr w22, w22, w25",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w25, w20, #0x1 (1)",
        "and w25, w25, #0x7",
        "add x0, x28, x25, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w12, w21, w20",
        "bic w22, w22, w12",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x25, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #52]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w25, w21, w20",
        "orr w22, w22, w25",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #20]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w25, w21, w20",
        "orr w22, w22, w25",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w25, w20, #0x1 (1)",
        "and w25, w25, #0x7",
        "add x0, x28, x25, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w12, w21, w20",
        "bic w22, w22, w12",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x25, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w25, w20, #0x1 (1)",
        "and w25, w25, #0x7",
        "add x0, x28, x25, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w12, w21, w20",
        "bic w22, w22, w12",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x25, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #56]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w25, w21, w20",
        "orr w22, w22, w25",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #36]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w25, w21, w20",
        "orr w22, w22, w25",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w25, w20, #0x1 (1)",
        "and w25, w25, #0x7",
        "add x0, x28, x25, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w12, w21, w20",
        "bic w22, w22, w12",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x25, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w25, w20, #0x1 (1)",
        "and w25, w25, #0x7",
        "add x0, x28, x25, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w12, w21, w20",
        "bic w22, w22, w12",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x25, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #60]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w25, w21, w20",
        "orr w22, w22, w25",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #52]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w25, w21, w20",
        "orr w22, w22, w25",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w25, w20, #0x1 (1)",
        "and w25, w25, #0x7",
        "add x0, x28, x25, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w12, w21, w20",
        "bic w22, w22, w12",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x25, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w25, w20, #0x1 (1)",
        "and w25, w25, #0x7",
        "add x0, x28, x25, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w12, w21, w20",
        "bic w22, w22, w12",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x25, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "mov x25, #0xffffffffffffffd8",
        "str s2, [x9, w25, sxtw]",
        "lsl w12, w21, w20",
        "bic w22, w22, w12",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #48]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w12, w21, w20",
        "orr w22, w22, w12",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w12, w21, w20",
        "orr w22, w22, w12",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w12, w20, #0x1 (1)",
        "and w12, w12, #0x7",
        "add x0, x28, x12, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w13, w21, w20",
        "bic w22, w22, w13",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x12, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #52]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w12, w21, w20",
        "orr w22, w22, w12",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #16]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w12, w21, w20",
        "orr w22, w22, w12",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w12, w20, #0x1 (1)",
        "and w12, w12, #0x7",
        "add x0, x28, x12, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w13, w21, w20",
        "bic w22, w22, w13",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x12, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w12, w20, #0x1 (1)",
        "and w12, w12, #0x7",
        "add x0, x28, x12, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w13, w21, w20",
        "bic w22, w22, w13",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x12, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #56]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w12, w21, w20",
        "orr w22, w22, w12",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #32]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w12, w21, w20",
        "orr w22, w22, w12",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w12, w20, #0x1 (1)",
        "and w12, w12, #0x7",
        "add x0, x28, x12, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w13, w21, w20",
        "bic w22, w22, w13",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x12, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w12, w20, #0x1 (1)",
        "and w12, w12, #0x7",
        "add x0, x28, x12, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w13, w21, w20",
        "bic w22, w22, w13",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x12, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #60]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w12, w21, w20",
        "orr w22, w22, w12",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #48]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w12, w21, w20",
        "orr w22, w22, w12",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w12, w20, #0x1 (1)",
        "and w12, w12, #0x7",
        "add x0, x28, x12, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w13, w21, w20",
        "bic w22, w22, w13",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x12, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w12, w20, #0x1 (1)",
        "and w12, w12, #0x7",
        "add x0, x28, x12, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w13, w21, w20",
        "bic w22, w22, w13",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x12, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "mov x12, #0xffffffffffffffdc",
        "str s2, [x9, w12, sxtw]",
        "lsl w13, w21, w20",
        "bic w22, w22, w13",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #32]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w13, w21, w20",
        "orr w22, w22, w13",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #12]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w13, w21, w20",
        "orr w22, w22, w13",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w13, w20, #0x1 (1)",
        "and w13, w13, #0x7",
        "add x0, x28, x13, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w14, w21, w20",
        "bic w22, w22, w14",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x13, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #36]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w13, w21, w20",
        "orr w22, w22, w13",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #28]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w13, w21, w20",
        "orr w22, w22, w13",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w13, w20, #0x1 (1)",
        "and w13, w13, #0x7",
        "add x0, x28, x13, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w14, w21, w20",
        "bic w22, w22, w14",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x13, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w13, w20, #0x1 (1)",
        "and w13, w13, #0x7",
        "add x0, x28, x13, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w14, w21, w20",
        "bic w22, w22, w14",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x13, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #40]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w13, w21, w20",
        "orr w22, w22, w13",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #44]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w13, w21, w20",
        "orr w22, w22, w13",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w13, w20, #0x1 (1)",
        "and w13, w13, #0x7",
        "add x0, x28, x13, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w14, w21, w20",
        "bic w22, w22, w14",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x13, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w13, w20, #0x1 (1)",
        "and w13, w13, #0x7",
        "add x0, x28, x13, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w14, w21, w20",
        "bic w22, w22, w14",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x13, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #44]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w13, w21, w20",
        "orr w22, w22, w13",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #60]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w13, w21, w20",
        "orr w22, w22, w13",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w13, w20, #0x1 (1)",
        "and w13, w13, #0x7",
        "add x0, x28, x13, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w14, w21, w20",
        "bic w22, w22, w14",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x13, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w13, w20, #0x1 (1)",
        "and w13, w13, #0x7",
        "add x0, x28, x13, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w14, w21, w20",
        "bic w22, w22, w14",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x13, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "mov x13, #0xffffffffffffffe0",
        "str s2, [x9, w13, sxtw]",
        "lsl w14, w21, w20",
        "bic w22, w22, w14",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #32]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w14, w21, w20",
        "orr w22, w22, w14",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w14, w21, w20",
        "orr w22, w22, w14",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w14, w20, #0x1 (1)",
        "and w14, w14, #0x7",
        "add x0, x28, x14, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w15, w21, w20",
        "bic w22, w22, w15",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x14, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #36]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w14, w21, w20",
        "orr w22, w22, w14",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #24]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w14, w21, w20",
        "orr w22, w22, w14",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w14, w20, #0x1 (1)",
        "and w14, w14, #0x7",
        "add x0, x28, x14, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w15, w21, w20",
        "bic w22, w22, w15",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x14, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w14, w20, #0x1 (1)",
        "and w14, w14, #0x7",
        "add x0, x28, x14, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w15, w21, w20",
        "bic w22, w22, w15",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x14, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #40]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w14, w21, w20",
        "orr w22, w22, w14",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #40]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w14, w21, w20",
        "orr w22, w22, w14",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w14, w20, #0x1 (1)",
        "and w14, w14, #0x7",
        "add x0, x28, x14, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w15, w21, w20",
        "bic w22, w22, w15",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x14, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w14, w20, #0x1 (1)",
        "and w14, w14, #0x7",
        "add x0, x28, x14, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w15, w21, w20",
        "bic w22, w22, w15",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x14, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #44]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w14, w21, w20",
        "orr w22, w22, w14",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #56]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w14, w21, w20",
        "orr w22, w22, w14",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w14, w20, #0x1 (1)",
        "and w14, w14, #0x7",
        "add x0, x28, x14, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w15, w21, w20",
        "bic w22, w22, w15",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x14, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w14, w20, #0x1 (1)",
        "and w14, w14, #0x7",
        "add x0, x28, x14, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w15, w21, w20",
        "bic w22, w22, w15",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x14, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "mov x14, #0xffffffffffffffe4",
        "str s2, [x9, w14, sxtw]",
        "lsl w15, w21, w20",
        "bic w22, w22, w15",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #32]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w15, w21, w20",
        "orr w22, w22, w15",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w15, w21, w20",
        "orr w22, w22, w15",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w15, w20, #0x1 (1)",
        "and w15, w15, #0x7",
        "add x0, x28, x15, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w16, w21, w20",
        "bic w22, w22, w16",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x15, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #36]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w15, w21, w20",
        "orr w22, w22, w15",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #20]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w15, w21, w20",
        "orr w22, w22, w15",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w15, w20, #0x1 (1)",
        "and w15, w15, #0x7",
        "add x0, x28, x15, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w16, w21, w20",
        "bic w22, w22, w16",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x15, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w15, w20, #0x1 (1)",
        "and w15, w15, #0x7",
        "add x0, x28, x15, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w16, w21, w20",
        "bic w22, w22, w16",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x15, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #40]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w15, w21, w20",
        "orr w22, w22, w15",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #36]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w15, w21, w20",
        "orr w22, w22, w15",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w15, w20, #0x1 (1)",
        "and w15, w15, #0x7",
        "add x0, x28, x15, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w16, w21, w20",
        "bic w22, w22, w16",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x15, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w15, w20, #0x1 (1)",
        "and w15, w15, #0x7",
        "add x0, x28, x15, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w16, w21, w20",
        "bic w22, w22, w16",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x15, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #44]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w15, w21, w20",
        "orr w22, w22, w15",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #52]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w15, w21, w20",
        "orr w22, w22, w15",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w15, w20, #0x1 (1)",
        "and w15, w15, #0x7",
        "add x0, x28, x15, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w16, w21, w20",
        "bic w22, w22, w16",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x15, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w15, w20, #0x1 (1)",
        "and w15, w15, #0x7",
        "add x0, x28, x15, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w16, w21, w20",
        "bic w22, w22, w16",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x15, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "mov x15, #0xffffffffffffffe8",
        "str s2, [x9, w15, sxtw]",
        "lsl w16, w21, w20",
        "bic w22, w22, w16",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #32]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w16, w21, w20",
        "orr w22, w22, w16",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w16, w21, w20",
        "orr w22, w22, w16",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w16, w20, #0x1 (1)",
        "and w16, w16, #0x7",
        "add x0, x28, x16, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w17, w21, w20",
        "bic w22, w22, w17",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x16, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #36]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w16, w21, w20",
        "orr w22, w22, w16",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #16]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w16, w21, w20",
        "orr w22, w22, w16",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w16, w20, #0x1 (1)",
        "and w16, w16, #0x7",
        "add x0, x28, x16, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w17, w21, w20",
        "bic w22, w22, w17",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x16, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w16, w20, #0x1 (1)",
        "and w16, w16, #0x7",
        "add x0, x28, x16, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w17, w21, w20",
        "bic w22, w22, w17",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x16, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #40]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w16, w21, w20",
        "orr w22, w22, w16",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #32]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w16, w21, w20",
        "orr w22, w22, w16",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w16, w20, #0x1 (1)",
        "and w16, w16, #0x7",
        "add x0, x28, x16, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w17, w21, w20",
        "bic w22, w22, w17",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x16, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w16, w20, #0x1 (1)",
        "and w16, w16, #0x7",
        "add x0, x28, x16, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w17, w21, w20",
        "bic w22, w22, w17",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x16, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #44]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w16, w21, w20",
        "orr w22, w22, w16",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #48]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w16, w21, w20",
        "orr w22, w22, w16",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w16, w20, #0x1 (1)",
        "and w16, w16, #0x7",
        "add x0, x28, x16, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w17, w21, w20",
        "bic w22, w22, w17",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x16, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w16, w20, #0x1 (1)",
        "and w16, w16, #0x7",
        "add x0, x28, x16, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w17, w21, w20",
        "bic w22, w22, w17",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x16, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "mov x16, #0xffffffffffffffec",
        "str s2, [x9, w16, sxtw]",
        "lsl w17, w21, w20",
        "bic w22, w22, w17",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #16]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w17, w21, w20",
        "orr w22, w22, w17",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #12]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w17, w21, w20",
        "orr w22, w22, w17",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w17, w20, #0x1 (1)",
        "and w17, w17, #0x7",
        "add x0, x28, x17, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w29, w21, w20",
        "bic w22, w22, w29",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x17, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #20]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w17, w21, w20",
        "orr w22, w22, w17",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #28]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w17, w21, w20",
        "orr w22, w22, w17",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w17, w20, #0x1 (1)",
        "and w17, w17, #0x7",
        "add x0, x28, x17, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w29, w21, w20",
        "bic w22, w22, w29",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x17, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w17, w20, #0x1 (1)",
        "and w17, w17, #0x7",
        "add x0, x28, x17, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w29, w21, w20",
        "bic w22, w22, w29",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x17, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #24]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w17, w21, w20",
        "orr w22, w22, w17",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #44]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w17, w21, w20",
        "orr w22, w22, w17",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w17, w20, #0x1 (1)",
        "and w17, w17, #0x7",
        "add x0, x28, x17, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w29, w21, w20",
        "bic w22, w22, w29",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x17, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w17, w20, #0x1 (1)",
        "and w17, w17, #0x7",
        "add x0, x28, x17, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w29, w21, w20",
        "bic w22, w22, w29",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x17, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #28]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w17, w21, w20",
        "orr w22, w22, w17",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #60]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w17, w21, w20",
        "orr w22, w22, w17",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w17, w20, #0x1 (1)",
        "and w17, w17, #0x7",
        "add x0, x28, x17, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w29, w21, w20",
        "bic w22, w22, w29",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x17, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w17, w20, #0x1 (1)",
        "and w17, w17, #0x7",
        "add x0, x28, x17, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w29, w21, w20",
        "bic w22, w22, w29",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x17, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "mov x17, #0xfffffffffffffff0",
        "str s2, [x9, w17, sxtw]",
        "lsl w29, w21, w20",
        "bic w22, w22, w29",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #16]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w29, w21, w20",
        "orr w22, w22, w29",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w29, w21, w20",
        "orr w22, w22, w29",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w29, w20, #0x1 (1)",
        "and w29, w29, #0x7",
        "add x0, x28, x29, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w30, w21, w20",
        "bic w22, w22, w30",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x29, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #20]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w29, w21, w20",
        "orr w22, w22, w29",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #24]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w29, w21, w20",
        "orr w22, w22, w29",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w29, w20, #0x1 (1)",
        "and w29, w29, #0x7",
        "add x0, x28, x29, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w30, w21, w20",
        "bic w22, w22, w30",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x29, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w29, w20, #0x1 (1)",
        "and w29, w29, #0x7",
        "add x0, x28, x29, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w30, w21, w20",
        "bic w22, w22, w30",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x29, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #24]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w29, w21, w20",
        "orr w22, w22, w29",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #40]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w29, w21, w20",
        "orr w22, w22, w29",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w29, w20, #0x1 (1)",
        "and w29, w29, #0x7",
        "add x0, x28, x29, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w30, w21, w20",
        "bic w22, w22, w30",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x29, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w29, w20, #0x1 (1)",
        "and w29, w29, #0x7",
        "add x0, x28, x29, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w30, w21, w20",
        "bic w22, w22, w30",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x29, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #28]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w29, w21, w20",
        "orr w22, w22, w29",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #56]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w29, w21, w20",
        "orr w22, w22, w29",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w29, w20, #0x1 (1)",
        "and w29, w29, #0x7",
        "add x0, x28, x29, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w30, w21, w20",
        "bic w22, w22, w30",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x29, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w29, w20, #0x1 (1)",
        "and w29, w29, #0x7",
        "add x0, x28, x29, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w30, w21, w20",
        "bic w22, w22, w30",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x29, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "mov x29, #0xfffffffffffffff4",
        "str s2, [x9, w29, sxtw]",
        "lsl w30, w21, w20",
        "bic w22, w22, w30",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #16]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w30, w21, w20",
        "orr w22, w22, w30",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w30, w21, w20",
        "orr w22, w22, w30",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w30, w20, #0x1 (1)",
        "and w30, w30, #0x7",
        "add x0, x28, x30, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w19, w21, w20",
        "bic w22, w22, w19",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x30, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #20]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w30, w21, w20",
        "orr w22, w22, w30",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #20]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w30, w21, w20",
        "orr w22, w22, w30",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w30, w20, #0x1 (1)",
        "and w30, w30, #0x7",
        "add x0, x28, x30, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w19, w21, w20",
        "bic w22, w22, w19",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x30, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w30, w20, #0x1 (1)",
        "and w30, w30, #0x7",
        "add x0, x28, x30, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w19, w21, w20",
        "bic w22, w22, w19",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x30, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #24]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w30, w21, w20",
        "orr w22, w22, w30",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #36]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w30, w21, w20",
        "orr w22, w22, w30",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w30, w20, #0x1 (1)",
        "and w30, w30, #0x7",
        "add x0, x28, x30, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w19, w21, w20",
        "bic w22, w22, w19",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x30, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w30, w20, #0x1 (1)",
        "and w30, w30, #0x7",
        "add x0, x28, x30, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w19, w21, w20",
        "bic w22, w22, w19",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x30, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #28]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w30, w21, w20",
        "orr w22, w22, w30",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #52]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w30, w21, w20",
        "orr w22, w22, w30",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w30, w20, #0x1 (1)",
        "and w30, w30, #0x7",
        "add x0, x28, x30, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w19, w21, w20",
        "bic w22, w22, w19",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x30, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w30, w20, #0x1 (1)",
        "and w30, w30, #0x7",
        "add x0, x28, x30, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w19, w21, w20",
        "bic w22, w22, w19",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x30, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #16]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w30, w21, w20",
        "orr w22, w22, w30",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w30, w21, w20",
        "orr w22, w22, w30",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w30, w20, #0x1 (1)",
        "and w30, w30, #0x7",
        "add x0, x28, x30, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w19, w21, w20",
        "bic w22, w22, w19",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x30, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #20]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w30, w21, w20",
        "orr w22, w22, w30",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #16]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w30, w21, w20",
        "orr w22, w22, w30",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w30, w20, #0x1 (1)",
        "and w30, w30, #0x7",
        "add x0, x28, x30, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w19, w21, w20",
        "bic w22, w22, w19",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x30, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w30, w20, #0x1 (1)",
        "and w30, w30, #0x7",
        "add x0, x28, x30, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w19, w21, w20",
        "bic w22, w22, w19",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x30, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #24]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w30, w21, w20",
        "orr w22, w22, w30",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #32]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w30, w21, w20",
        "orr w22, w22, w30",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w30, w20, #0x1 (1)",
        "and w30, w30, #0x7",
        "add x0, x28, x30, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w19, w21, w20",
        "bic w22, w22, w19",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x30, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w30, w20, #0x1 (1)",
        "and w30, w30, #0x7",
        "add x0, x28, x30, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w19, w21, w20",
        "bic w22, w22, w19",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x30, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #28]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w30, w21, w20",
        "orr w22, w22, w30",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #48]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w30, w21, w20",
        "orr w22, w22, w30",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w30, w20, #0x1 (1)",
        "and w30, w30, #0x7",
        "add x0, x28, x30, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w19, w21, w20",
        "bic w22, w22, w19",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x30, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w30, w20, #0x1 (1)",
        "and w30, w30, #0x7",
        "add x0, x28, x30, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w19, w21, w20",
        "bic w22, w22, w19",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x30, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w30, w21, w20",
        "orr w22, w22, w30",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #12]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w30, w21, w20",
        "orr w22, w22, w30",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w30, w20, #0x1 (1)",
        "and w30, w30, #0x7",
        "add x0, x28, x30, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w19, w21, w20",
        "bic w22, w22, w19",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x30, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w30, w21, w20",
        "orr w22, w22, w30",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #28]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w30, w21, w20",
        "orr w22, w22, w30",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w30, w20, #0x1 (1)",
        "and w30, w30, #0x7",
        "add x0, x28, x30, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w19, w21, w20",
        "bic w22, w22, w19",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x30, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w30, w20, #0x1 (1)",
        "and w30, w30, #0x7",
        "add x0, x28, x30, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w19, w21, w20",
        "bic w22, w22, w19",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x30, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w30, w21, w20",
        "orr w22, w22, w30",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #44]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w30, w21, w20",
        "orr w22, w22, w30",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w30, w20, #0x1 (1)",
        "and w30, w30, #0x7",
        "add x0, x28, x30, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w19, w21, w20",
        "bic w22, w22, w19",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x30, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w30, w20, #0x1 (1)",
        "and w30, w30, #0x7",
        "add x0, x28, x30, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w19, w21, w20",
        "bic w22, w22, w19",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x30, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #12]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w30, w21, w20",
        "orr w22, w22, w30",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #60]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w30, w21, w20",
        "orr w22, w22, w30",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w30, w20, #0x1 (1)",
        "and w30, w30, #0x7",
        "add x0, x28, x30, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w19, w21, w20",
        "bic w22, w22, w19",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x30, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w30, w20, #0x1 (1)",
        "and w30, w30, #0x7",
        "add x0, x28, x30, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w19, w21, w20",
        "bic w22, w22, w19",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x30, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w30, w21, w20",
        "orr w22, w22, w30",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w30, w21, w20",
        "orr w22, w22, w30",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w30, w20, #0x1 (1)",
        "and w30, w30, #0x7",
        "add x0, x28, x30, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w19, w21, w20",
        "bic w22, w22, w19",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x30, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w30, w21, w20",
        "orr w22, w22, w30",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #24]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w30, w21, w20",
        "orr w22, w22, w30",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w30, w20, #0x1 (1)",
        "and w30, w30, #0x7",
        "add x0, x28, x30, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w19, w21, w20",
        "bic w22, w22, w19",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x30, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w30, w20, #0x1 (1)",
        "and w30, w30, #0x7",
        "add x0, x28, x30, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w19, w21, w20",
        "bic w22, w22, w19",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x30, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w30, w21, w20",
        "orr w22, w22, w30",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #40]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w30, w21, w20",
        "orr w22, w22, w30",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w30, w20, #0x1 (1)",
        "and w30, w30, #0x7",
        "add x0, x28, x30, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w19, w21, w20",
        "bic w22, w22, w19",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x30, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w30, w20, #0x1 (1)",
        "and w30, w30, #0x7",
        "add x0, x28, x30, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w19, w21, w20",
        "bic w22, w22, w19",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x30, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #12]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w30, w21, w20",
        "orr w22, w22, w30",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #56]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w30, w21, w20",
        "orr w22, w22, w30",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w30, w20, #0x1 (1)",
        "and w30, w30, #0x7",
        "add x0, x28, x30, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w19, w21, w20",
        "bic w22, w22, w19",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x30, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w30, w20, #0x1 (1)",
        "and w30, w30, #0x7",
        "add x0, x28, x30, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w19, w21, w20",
        "bic w22, w22, w19",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x30, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w30, w21, w20",
        "orr w22, w22, w30",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w30, w21, w20",
        "orr w22, w22, w30",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w30, w20, #0x1 (1)",
        "and w30, w30, #0x7",
        "add x0, x28, x30, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w19, w21, w20",
        "bic w22, w22, w19",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x30, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w30, w21, w20",
        "orr w22, w22, w30",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #20]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w30, w21, w20",
        "orr w22, w22, w30",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w30, w20, #0x1 (1)",
        "and w30, w30, #0x7",
        "add x0, x28, x30, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w19, w21, w20",
        "bic w22, w22, w19",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x30, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w30, w20, #0x1 (1)",
        "and w30, w30, #0x7",
        "add x0, x28, x30, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w19, w21, w20",
        "bic w22, w22, w19",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x30, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w30, w21, w20",
        "orr w22, w22, w30",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #36]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w30, w21, w20",
        "orr w22, w22, w30",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w30, w20, #0x1 (1)",
        "and w30, w30, #0x7",
        "add x0, x28, x30, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w19, w21, w20",
        "bic w22, w22, w19",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x30, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w30, w20, #0x1 (1)",
        "and w30, w30, #0x7",
        "add x0, x28, x30, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w19, w21, w20",
        "bic w22, w22, w19",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x30, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #12]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w30, w21, w20",
        "orr w22, w22, w30",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #52]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w30, w21, w20",
        "orr w22, w22, w30",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w30, w20, #0x1 (1)",
        "and w30, w30, #0x7",
        "add x0, x28, x30, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w19, w21, w20",
        "bic w22, w22, w19",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x30, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w30, w20, #0x1 (1)",
        "and w30, w30, #0x7",
        "add x0, x28, x30, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w19, w21, w20",
        "bic w22, w22, w19",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x30, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w30, w21, w20",
        "orr w22, w22, w30",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w30, w21, w20",
        "orr w22, w22, w30",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w30, w20, #0x1 (1)",
        "and w30, w30, #0x7",
        "add x0, x28, x30, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w19, w21, w20",
        "bic w22, w22, w19",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x30, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w30, w21, w20",
        "orr w22, w22, w30",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #16]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w30, w21, w20",
        "orr w22, w22, w30",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w30, w20, #0x1 (1)",
        "and w30, w30, #0x7",
        "add x0, x28, x30, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w19, w21, w20",
        "bic w22, w22, w19",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x30, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w30, w20, #0x1 (1)",
        "and w30, w30, #0x7",
        "add x0, x28, x30, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w19, w21, w20",
        "bic w22, w22, w19",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x30, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w30, w21, w20",
        "orr w22, w22, w30",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #32]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w30, w21, w20",
        "orr w22, w22, w30",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w30, w20, #0x1 (1)",
        "and w30, w30, #0x7",
        "add x0, x28, x30, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w19, w21, w20",
        "bic w22, w22, w19",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x30, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w30, w20, #0x1 (1)",
        "and w30, w30, #0x7",
        "add x0, x28, x30, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w19, w21, w20",
        "bic w22, w22, w19",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x30, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #12]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w30, w21, w20",
        "orr w22, w22, w30",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #48]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w30, w21, w20",
        "orr w22, w22, w30",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w30, w20, #0x1 (1)",
        "and w30, w30, #0x7",
        "add x0, x28, x30, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w19, w21, w20",
        "bic w22, w22, w19",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x30, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w30, w20, #0x1 (1)",
        "and w30, w30, #0x7",
        "add x0, x28, x30, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w19, w21, w20",
        "bic w22, w22, w19",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x30, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x9, w23, sxtw]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #64]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x9, w24, sxtw]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #60]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x9, w25, sxtw]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #56]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x9, w12, sxtw]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #52]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x9, w13, sxtw]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #48]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x9, w14, sxtw]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #44]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x9, w15, sxtw]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #40]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x9, w16, sxtw]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #36]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x9, w17, sxtw]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #32]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x9, w29, sxtw]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #28]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x5 (5)",
        "and w23, w23, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x23, lsl #4",
        "ldr q3, [x0, #1040]",
        "mov w24, #0x0",
        "strb w24, [x28, #1017]",
        "add x0, x28, x20, lsl #4",
        "str q3, [x0, #1040]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #24]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x3 (3)",
        "and w23, w23, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x23, lsl #4",
        "ldr q3, [x0, #1040]",
        "strb w24, [x28, #1017]",
        "add x0, x28, x20, lsl #4",
        "str q3, [x0, #1040]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #20]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x23, lsl #4",
        "ldr q3, [x0, #1040]",
        "strb w24, [x28, #1017]",
        "add x0, x28, x20, lsl #4",
        "str q3, [x0, #1040]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #16]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #12]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #8]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #4]",
        "lsl w21, w21, w20",
        "bic w21, w22, w21",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "str w7, [x8]",
        "mov w20, #0x26ea",
        "movk w20, #0x1, lsl #16",
        "mov w22, #0xd118",
        "movk w22, #0x818, lsl #16",
        "add w22, w20, w22",
        "str w20, [x8, #-4]!",
        "strb w21, [x28, #1298]",
        "ldr x0, [x28, #2288]",
        "and x3, x22, #0xfffff",
        "add x0, x0, x3, lsl #4",
        "ldp x1, x0, [x0]"
      ]
    },
    "Block7": {
      "ExpectedInstructionCount": 11003,
      "x86Insts": [
        "push ebp",
        "mov ebp,esp",
        "push ebx",
        "sub esp,0x84",
        "mov ebx,dword [ebp + 0x8]",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax + 0x30]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax + 0xc]",
        "fmulp",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax + 0x34]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax + 0x1c]",
        "fmulp",
        "faddp",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax + 0x38]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax + 0x2c]",
        "fmulp",
        "faddp",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax + 0x3c]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax + 0x3c]",
        "fmulp",
        "faddp",
        "fstp dword [ebp + -0x30]",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax + 0x30]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax + 0x8]",
        "fmulp",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax + 0x34]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax + 0x18]",
        "fmulp",
        "faddp",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax + 0x38]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax + 0x28]",
        "fmulp",
        "faddp",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax + 0x3c]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax + 0x38]",
        "fmulp",
        "faddp",
        "fstp dword [ebp + -0x2c]",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax + 0x30]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax + 0x4]",
        "fmulp",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax + 0x34]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax + 0x14]",
        "fmulp",
        "faddp",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax + 0x38]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax + 0x24]",
        "fmulp",
        "faddp",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax + 0x3c]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax + 0x34]",
        "fmulp",
        "faddp",
        "fstp dword [ebp + -0x28]",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax + 0x30]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax]",
        "fmulp",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax + 0x34]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax + 0x10]",
        "fmulp",
        "faddp",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax + 0x38]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax + 0x20]",
        "fmulp",
        "faddp",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax + 0x3c]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax + 0x30]",
        "fmulp",
        "faddp",
        "fstp dword [ebp + -0x24]",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax + 0x20]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax + 0xc]",
        "fmulp",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax + 0x24]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax + 0x1c]",
        "fmulp",
        "faddp",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax + 0x28]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax + 0x2c]",
        "fmulp",
        "faddp",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax + 0x2c]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax + 0x3c]",
        "fmulp",
        "faddp",
        "fstp dword [ebp + -0x20]",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax + 0x20]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax + 0x8]",
        "fmulp",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax + 0x24]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax + 0x18]",
        "fmulp",
        "faddp",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax + 0x28]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax + 0x28]",
        "fmulp",
        "faddp",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax + 0x2c]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax + 0x38]",
        "fmulp",
        "faddp",
        "fstp dword [ebp + -0x1c]",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax + 0x20]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax + 0x4]",
        "fmulp",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax + 0x24]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax + 0x14]",
        "fmulp",
        "faddp",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax + 0x28]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax + 0x24]",
        "fmulp",
        "faddp",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax + 0x2c]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax + 0x34]",
        "fmulp",
        "faddp",
        "fstp dword [ebp + -0x18]",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax + 0x20]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax]",
        "fmulp",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax + 0x24]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax + 0x10]",
        "fmulp",
        "faddp",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax + 0x28]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax + 0x20]",
        "fmulp",
        "faddp",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax + 0x2c]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax + 0x30]",
        "fmulp",
        "faddp",
        "fstp dword [ebp + -0x14]",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax + 0x10]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax + 0xc]",
        "fmulp",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax + 0x14]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax + 0x1c]",
        "fmulp",
        "faddp",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax + 0x18]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax + 0x2c]",
        "fmulp",
        "faddp",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax + 0x1c]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax + 0x3c]",
        "fmulp",
        "faddp",
        "fstp dword [ebp + -0x10]",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax + 0x10]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax + 0x8]",
        "fmulp",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax + 0x14]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax + 0x18]",
        "fmulp",
        "faddp",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax + 0x18]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax + 0x28]",
        "fmulp",
        "faddp",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax + 0x1c]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax + 0x38]",
        "fmulp",
        "faddp",
        "fstp dword [ebp + -0xc]",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax + 0x10]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax + 0x4]",
        "fmulp",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax + 0x14]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax + 0x14]",
        "fmulp",
        "faddp",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax + 0x18]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax + 0x24]",
        "fmulp",
        "faddp",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax + 0x1c]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax + 0x34]",
        "fmulp",
        "faddp",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax + 0x10]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax]",
        "fmulp",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax + 0x14]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax + 0x10]",
        "fmulp",
        "faddp",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax + 0x18]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax + 0x20]",
        "fmulp",
        "faddp",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax + 0x1c]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax + 0x30]",
        "fmulp",
        "faddp",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax + 0xc]",
        "fmulp",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax + 0x4]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax + 0x1c]",
        "fmulp",
        "faddp",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax + 0x8]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax + 0x2c]",
        "fmulp",
        "faddp",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax + 0xc]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax + 0x3c]",
        "fmulp",
        "faddp",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax + 0x8]",
        "fmulp",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax + 0x4]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax + 0x18]",
        "fmulp",
        "faddp",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax + 0x8]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax + 0x28]",
        "fmulp",
        "faddp",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax + 0xc]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax + 0x38]",
        "fmulp",
        "faddp",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax + 0x4]",
        "fmulp",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax + 0x4]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax + 0x14]",
        "fmulp",
        "faddp",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax + 0x8]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax + 0x24]",
        "fmulp",
        "faddp",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax + 0xc]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax + 0x34]",
        "fmulp",
        "faddp",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax]",
        "fmulp",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax + 0x4]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax + 0x10]",
        "fmulp",
        "faddp",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax + 0x8]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax + 0x20]",
        "fmulp",
        "faddp",
        "mov eax,dword [ebp + 0x10]",
        "fld dword [eax + 0xc]",
        "mov eax,dword [ebp + 0xc]",
        "fld dword [eax + 0x30]",
        "fmulp",
        "faddp",
        "fld dword [ebp + -0x30]",
        "fstp dword [esp + 0x40]",
        "fld dword [ebp + -0x2c]",
        "fstp dword [esp + 0x3c]",
        "fld dword [ebp + -0x28]",
        "fstp dword [esp + 0x38]",
        "fld dword [ebp + -0x24]",
        "fstp dword [esp + 0x34]",
        "fld dword [ebp + -0x20]",
        "fstp dword [esp + 0x30]",
        "fld dword [ebp + -0x1c]",
        "fstp dword [esp + 0x2c]",
        "fld dword [ebp + -0x18]",
        "fstp dword [esp + 0x28]",
        "fld dword [ebp + -0x14]",
        "fstp dword [esp + 0x24]",
        "fld dword [ebp + -0x10]",
        "fstp dword [esp + 0x20]",
        "fld dword [ebp + -0xc]",
        "fstp dword [esp + 0x1c]",
        "fxch st5",
        "fstp dword [esp + 0x18]",
        "fxch st3",
        "fstp dword [esp + 0x14]",
        "fxch",
        "fstp dword [esp + 0x10]",
        "fstp dword [esp + 0xc]",
        "fstp dword [esp + 0x8]",
        "fstp dword [esp + 0x4]",
        "mov dword [esp],ebx",
        "call 0x0818d57a",
        "mov eax,ebx",
        "add esp,0x84",
        "pop ebx",
        "pop ebp"
      ],
      "ExpectedArm64ASM": [
        "str w9, [x8, #-4]!",
        "mov x9, x8",
        "str w7, [x8, #-4]!",
        "subs w26, w8, #0x84 (132)",
        "cfinv",
        "mov x27, x8",
        "mov x8, x26",
        "ldr w7, [x9, #8]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #48]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "mov w21, #0x1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "ldrb w22, [x28, #1298]",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #12]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #52]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #28]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #56]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #44]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #60]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #60]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "mov x23, #0xffffffffffffffd0",
        "str s2, [x9, w23, sxtw]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #48]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x1 (1)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w25, w21, w20",
        "bic w22, w22, w25",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x24, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #52]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #24]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x1 (1)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w25, w21, w20",
        "bic w22, w22, w25",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x24, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x1 (1)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w25, w21, w20",
        "bic w22, w22, w25",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x24, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #56]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #40]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x1 (1)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w25, w21, w20",
        "bic w22, w22, w25",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x24, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x1 (1)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w25, w21, w20",
        "bic w22, w22, w25",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x24, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #60]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #56]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x1 (1)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w25, w21, w20",
        "bic w22, w22, w25",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x24, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x1 (1)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w25, w21, w20",
        "bic w22, w22, w25",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x24, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "mov x24, #0xffffffffffffffd4",
        "str s2, [x9, w24, sxtw]",
        "lsl w25, w21, w20",
        "bic w22, w22, w25",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #48]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w25, w21, w20",
        "orr w22, w22, w25",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w25, w21, w20",
        "orr w22, w22, w25",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w25, w20, #0x1 (1)",
        "and w25, w25, #0x7",
        "add x0, x28, x25, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w12, w21, w20",
        "bic w22, w22, w12",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x25, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #52]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w25, w21, w20",
        "orr w22, w22, w25",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #20]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w25, w21, w20",
        "orr w22, w22, w25",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w25, w20, #0x1 (1)",
        "and w25, w25, #0x7",
        "add x0, x28, x25, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w12, w21, w20",
        "bic w22, w22, w12",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x25, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w25, w20, #0x1 (1)",
        "and w25, w25, #0x7",
        "add x0, x28, x25, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w12, w21, w20",
        "bic w22, w22, w12",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x25, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #56]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w25, w21, w20",
        "orr w22, w22, w25",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #36]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w25, w21, w20",
        "orr w22, w22, w25",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w25, w20, #0x1 (1)",
        "and w25, w25, #0x7",
        "add x0, x28, x25, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w12, w21, w20",
        "bic w22, w22, w12",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x25, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w25, w20, #0x1 (1)",
        "and w25, w25, #0x7",
        "add x0, x28, x25, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w12, w21, w20",
        "bic w22, w22, w12",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x25, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #60]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w25, w21, w20",
        "orr w22, w22, w25",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #52]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w25, w21, w20",
        "orr w22, w22, w25",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w25, w20, #0x1 (1)",
        "and w25, w25, #0x7",
        "add x0, x28, x25, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w12, w21, w20",
        "bic w22, w22, w12",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x25, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w25, w20, #0x1 (1)",
        "and w25, w25, #0x7",
        "add x0, x28, x25, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w12, w21, w20",
        "bic w22, w22, w12",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x25, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "mov x25, #0xffffffffffffffd8",
        "str s2, [x9, w25, sxtw]",
        "lsl w12, w21, w20",
        "bic w22, w22, w12",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #48]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w12, w21, w20",
        "orr w22, w22, w12",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w12, w21, w20",
        "orr w22, w22, w12",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w12, w20, #0x1 (1)",
        "and w12, w12, #0x7",
        "add x0, x28, x12, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w13, w21, w20",
        "bic w22, w22, w13",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x12, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #52]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w12, w21, w20",
        "orr w22, w22, w12",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #16]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w12, w21, w20",
        "orr w22, w22, w12",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w12, w20, #0x1 (1)",
        "and w12, w12, #0x7",
        "add x0, x28, x12, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w13, w21, w20",
        "bic w22, w22, w13",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x12, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w12, w20, #0x1 (1)",
        "and w12, w12, #0x7",
        "add x0, x28, x12, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w13, w21, w20",
        "bic w22, w22, w13",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x12, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #56]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w12, w21, w20",
        "orr w22, w22, w12",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #32]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w12, w21, w20",
        "orr w22, w22, w12",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w12, w20, #0x1 (1)",
        "and w12, w12, #0x7",
        "add x0, x28, x12, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w13, w21, w20",
        "bic w22, w22, w13",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x12, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w12, w20, #0x1 (1)",
        "and w12, w12, #0x7",
        "add x0, x28, x12, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w13, w21, w20",
        "bic w22, w22, w13",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x12, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #60]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w12, w21, w20",
        "orr w22, w22, w12",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #48]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w12, w21, w20",
        "orr w22, w22, w12",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w12, w20, #0x1 (1)",
        "and w12, w12, #0x7",
        "add x0, x28, x12, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w13, w21, w20",
        "bic w22, w22, w13",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x12, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w12, w20, #0x1 (1)",
        "and w12, w12, #0x7",
        "add x0, x28, x12, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w13, w21, w20",
        "bic w22, w22, w13",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x12, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "mov x12, #0xffffffffffffffdc",
        "str s2, [x9, w12, sxtw]",
        "lsl w13, w21, w20",
        "bic w22, w22, w13",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #32]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w13, w21, w20",
        "orr w22, w22, w13",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #12]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w13, w21, w20",
        "orr w22, w22, w13",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w13, w20, #0x1 (1)",
        "and w13, w13, #0x7",
        "add x0, x28, x13, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w14, w21, w20",
        "bic w22, w22, w14",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x13, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #36]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w13, w21, w20",
        "orr w22, w22, w13",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #28]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w13, w21, w20",
        "orr w22, w22, w13",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w13, w20, #0x1 (1)",
        "and w13, w13, #0x7",
        "add x0, x28, x13, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w14, w21, w20",
        "bic w22, w22, w14",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x13, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w13, w20, #0x1 (1)",
        "and w13, w13, #0x7",
        "add x0, x28, x13, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w14, w21, w20",
        "bic w22, w22, w14",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x13, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #40]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w13, w21, w20",
        "orr w22, w22, w13",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #44]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w13, w21, w20",
        "orr w22, w22, w13",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w13, w20, #0x1 (1)",
        "and w13, w13, #0x7",
        "add x0, x28, x13, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w14, w21, w20",
        "bic w22, w22, w14",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x13, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w13, w20, #0x1 (1)",
        "and w13, w13, #0x7",
        "add x0, x28, x13, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w14, w21, w20",
        "bic w22, w22, w14",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x13, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #44]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w13, w21, w20",
        "orr w22, w22, w13",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #60]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w13, w21, w20",
        "orr w22, w22, w13",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w13, w20, #0x1 (1)",
        "and w13, w13, #0x7",
        "add x0, x28, x13, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w14, w21, w20",
        "bic w22, w22, w14",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x13, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w13, w20, #0x1 (1)",
        "and w13, w13, #0x7",
        "add x0, x28, x13, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w14, w21, w20",
        "bic w22, w22, w14",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x13, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "mov x13, #0xffffffffffffffe0",
        "str s2, [x9, w13, sxtw]",
        "lsl w14, w21, w20",
        "bic w22, w22, w14",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #32]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w14, w21, w20",
        "orr w22, w22, w14",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w14, w21, w20",
        "orr w22, w22, w14",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w14, w20, #0x1 (1)",
        "and w14, w14, #0x7",
        "add x0, x28, x14, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w15, w21, w20",
        "bic w22, w22, w15",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x14, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #36]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w14, w21, w20",
        "orr w22, w22, w14",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #24]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w14, w21, w20",
        "orr w22, w22, w14",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w14, w20, #0x1 (1)",
        "and w14, w14, #0x7",
        "add x0, x28, x14, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w15, w21, w20",
        "bic w22, w22, w15",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x14, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w14, w20, #0x1 (1)",
        "and w14, w14, #0x7",
        "add x0, x28, x14, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w15, w21, w20",
        "bic w22, w22, w15",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x14, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #40]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w14, w21, w20",
        "orr w22, w22, w14",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #40]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w14, w21, w20",
        "orr w22, w22, w14",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w14, w20, #0x1 (1)",
        "and w14, w14, #0x7",
        "add x0, x28, x14, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w15, w21, w20",
        "bic w22, w22, w15",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x14, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w14, w20, #0x1 (1)",
        "and w14, w14, #0x7",
        "add x0, x28, x14, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w15, w21, w20",
        "bic w22, w22, w15",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x14, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #44]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w14, w21, w20",
        "orr w22, w22, w14",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #56]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w14, w21, w20",
        "orr w22, w22, w14",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w14, w20, #0x1 (1)",
        "and w14, w14, #0x7",
        "add x0, x28, x14, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w15, w21, w20",
        "bic w22, w22, w15",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x14, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w14, w20, #0x1 (1)",
        "and w14, w14, #0x7",
        "add x0, x28, x14, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w15, w21, w20",
        "bic w22, w22, w15",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x14, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "mov x14, #0xffffffffffffffe4",
        "str s2, [x9, w14, sxtw]",
        "lsl w15, w21, w20",
        "bic w22, w22, w15",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #32]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w15, w21, w20",
        "orr w22, w22, w15",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w15, w21, w20",
        "orr w22, w22, w15",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w15, w20, #0x1 (1)",
        "and w15, w15, #0x7",
        "add x0, x28, x15, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w16, w21, w20",
        "bic w22, w22, w16",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x15, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #36]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w15, w21, w20",
        "orr w22, w22, w15",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #20]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w15, w21, w20",
        "orr w22, w22, w15",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w15, w20, #0x1 (1)",
        "and w15, w15, #0x7",
        "add x0, x28, x15, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w16, w21, w20",
        "bic w22, w22, w16",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x15, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w15, w20, #0x1 (1)",
        "and w15, w15, #0x7",
        "add x0, x28, x15, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w16, w21, w20",
        "bic w22, w22, w16",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x15, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #40]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w15, w21, w20",
        "orr w22, w22, w15",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #36]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w15, w21, w20",
        "orr w22, w22, w15",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w15, w20, #0x1 (1)",
        "and w15, w15, #0x7",
        "add x0, x28, x15, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w16, w21, w20",
        "bic w22, w22, w16",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x15, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w15, w20, #0x1 (1)",
        "and w15, w15, #0x7",
        "add x0, x28, x15, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w16, w21, w20",
        "bic w22, w22, w16",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x15, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #44]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w15, w21, w20",
        "orr w22, w22, w15",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #52]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w15, w21, w20",
        "orr w22, w22, w15",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w15, w20, #0x1 (1)",
        "and w15, w15, #0x7",
        "add x0, x28, x15, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w16, w21, w20",
        "bic w22, w22, w16",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x15, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w15, w20, #0x1 (1)",
        "and w15, w15, #0x7",
        "add x0, x28, x15, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w16, w21, w20",
        "bic w22, w22, w16",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x15, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "mov x15, #0xffffffffffffffe8",
        "str s2, [x9, w15, sxtw]",
        "lsl w16, w21, w20",
        "bic w22, w22, w16",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #32]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w16, w21, w20",
        "orr w22, w22, w16",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w16, w21, w20",
        "orr w22, w22, w16",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w16, w20, #0x1 (1)",
        "and w16, w16, #0x7",
        "add x0, x28, x16, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w17, w21, w20",
        "bic w22, w22, w17",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x16, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #36]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w16, w21, w20",
        "orr w22, w22, w16",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #16]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w16, w21, w20",
        "orr w22, w22, w16",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w16, w20, #0x1 (1)",
        "and w16, w16, #0x7",
        "add x0, x28, x16, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w17, w21, w20",
        "bic w22, w22, w17",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x16, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w16, w20, #0x1 (1)",
        "and w16, w16, #0x7",
        "add x0, x28, x16, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w17, w21, w20",
        "bic w22, w22, w17",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x16, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #40]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w16, w21, w20",
        "orr w22, w22, w16",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #32]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w16, w21, w20",
        "orr w22, w22, w16",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w16, w20, #0x1 (1)",
        "and w16, w16, #0x7",
        "add x0, x28, x16, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w17, w21, w20",
        "bic w22, w22, w17",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x16, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w16, w20, #0x1 (1)",
        "and w16, w16, #0x7",
        "add x0, x28, x16, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w17, w21, w20",
        "bic w22, w22, w17",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x16, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #44]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w16, w21, w20",
        "orr w22, w22, w16",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #48]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w16, w21, w20",
        "orr w22, w22, w16",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w16, w20, #0x1 (1)",
        "and w16, w16, #0x7",
        "add x0, x28, x16, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w17, w21, w20",
        "bic w22, w22, w17",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x16, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w16, w20, #0x1 (1)",
        "and w16, w16, #0x7",
        "add x0, x28, x16, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w17, w21, w20",
        "bic w22, w22, w17",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x16, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "mov x16, #0xffffffffffffffec",
        "str s2, [x9, w16, sxtw]",
        "lsl w17, w21, w20",
        "bic w22, w22, w17",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #16]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w17, w21, w20",
        "orr w22, w22, w17",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #12]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w17, w21, w20",
        "orr w22, w22, w17",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w17, w20, #0x1 (1)",
        "and w17, w17, #0x7",
        "add x0, x28, x17, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w29, w21, w20",
        "bic w22, w22, w29",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x17, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #20]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w17, w21, w20",
        "orr w22, w22, w17",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #28]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w17, w21, w20",
        "orr w22, w22, w17",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w17, w20, #0x1 (1)",
        "and w17, w17, #0x7",
        "add x0, x28, x17, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w29, w21, w20",
        "bic w22, w22, w29",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x17, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w17, w20, #0x1 (1)",
        "and w17, w17, #0x7",
        "add x0, x28, x17, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w29, w21, w20",
        "bic w22, w22, w29",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x17, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #24]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w17, w21, w20",
        "orr w22, w22, w17",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #44]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w17, w21, w20",
        "orr w22, w22, w17",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w17, w20, #0x1 (1)",
        "and w17, w17, #0x7",
        "add x0, x28, x17, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w29, w21, w20",
        "bic w22, w22, w29",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x17, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w17, w20, #0x1 (1)",
        "and w17, w17, #0x7",
        "add x0, x28, x17, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w29, w21, w20",
        "bic w22, w22, w29",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x17, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #28]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w17, w21, w20",
        "orr w22, w22, w17",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #60]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w17, w21, w20",
        "orr w22, w22, w17",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w17, w20, #0x1 (1)",
        "and w17, w17, #0x7",
        "add x0, x28, x17, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w29, w21, w20",
        "bic w22, w22, w29",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x17, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w17, w20, #0x1 (1)",
        "and w17, w17, #0x7",
        "add x0, x28, x17, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w29, w21, w20",
        "bic w22, w22, w29",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x17, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "mov x17, #0xfffffffffffffff0",
        "str s2, [x9, w17, sxtw]",
        "lsl w29, w21, w20",
        "bic w22, w22, w29",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #16]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w29, w21, w20",
        "orr w22, w22, w29",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w29, w21, w20",
        "orr w22, w22, w29",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w29, w20, #0x1 (1)",
        "and w29, w29, #0x7",
        "add x0, x28, x29, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w30, w21, w20",
        "bic w22, w22, w30",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x29, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #20]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w29, w21, w20",
        "orr w22, w22, w29",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #24]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w29, w21, w20",
        "orr w22, w22, w29",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w29, w20, #0x1 (1)",
        "and w29, w29, #0x7",
        "add x0, x28, x29, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w30, w21, w20",
        "bic w22, w22, w30",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x29, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w29, w20, #0x1 (1)",
        "and w29, w29, #0x7",
        "add x0, x28, x29, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w30, w21, w20",
        "bic w22, w22, w30",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x29, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #24]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w29, w21, w20",
        "orr w22, w22, w29",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #40]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w29, w21, w20",
        "orr w22, w22, w29",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w29, w20, #0x1 (1)",
        "and w29, w29, #0x7",
        "add x0, x28, x29, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w30, w21, w20",
        "bic w22, w22, w30",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x29, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w29, w20, #0x1 (1)",
        "and w29, w29, #0x7",
        "add x0, x28, x29, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w30, w21, w20",
        "bic w22, w22, w30",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x29, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #28]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w29, w21, w20",
        "orr w22, w22, w29",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #56]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w29, w21, w20",
        "orr w22, w22, w29",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w29, w20, #0x1 (1)",
        "and w29, w29, #0x7",
        "add x0, x28, x29, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w30, w21, w20",
        "bic w22, w22, w30",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x29, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w29, w20, #0x1 (1)",
        "and w29, w29, #0x7",
        "add x0, x28, x29, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w30, w21, w20",
        "bic w22, w22, w30",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x29, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "mov x29, #0xfffffffffffffff4",
        "str s2, [x9, w29, sxtw]",
        "lsl w30, w21, w20",
        "bic w22, w22, w30",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #16]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w30, w21, w20",
        "orr w22, w22, w30",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w30, w21, w20",
        "orr w22, w22, w30",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w30, w20, #0x1 (1)",
        "and w30, w30, #0x7",
        "add x0, x28, x30, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w19, w21, w20",
        "bic w22, w22, w19",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x30, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #20]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w30, w21, w20",
        "orr w22, w22, w30",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #20]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w30, w21, w20",
        "orr w22, w22, w30",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w30, w20, #0x1 (1)",
        "and w30, w30, #0x7",
        "add x0, x28, x30, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w19, w21, w20",
        "bic w22, w22, w19",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x30, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w30, w20, #0x1 (1)",
        "and w30, w30, #0x7",
        "add x0, x28, x30, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w19, w21, w20",
        "bic w22, w22, w19",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x30, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #24]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w30, w21, w20",
        "orr w22, w22, w30",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #36]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w30, w21, w20",
        "orr w22, w22, w30",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w30, w20, #0x1 (1)",
        "and w30, w30, #0x7",
        "add x0, x28, x30, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w19, w21, w20",
        "bic w22, w22, w19",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x30, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w30, w20, #0x1 (1)",
        "and w30, w30, #0x7",
        "add x0, x28, x30, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w19, w21, w20",
        "bic w22, w22, w19",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x30, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #28]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w30, w21, w20",
        "orr w22, w22, w30",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #52]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w30, w21, w20",
        "orr w22, w22, w30",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w30, w20, #0x1 (1)",
        "and w30, w30, #0x7",
        "add x0, x28, x30, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w19, w21, w20",
        "bic w22, w22, w19",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x30, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w30, w20, #0x1 (1)",
        "and w30, w30, #0x7",
        "add x0, x28, x30, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w19, w21, w20",
        "bic w22, w22, w19",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x30, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #16]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w30, w21, w20",
        "orr w22, w22, w30",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w30, w21, w20",
        "orr w22, w22, w30",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w30, w20, #0x1 (1)",
        "and w30, w30, #0x7",
        "add x0, x28, x30, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w19, w21, w20",
        "bic w22, w22, w19",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x30, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #20]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w30, w21, w20",
        "orr w22, w22, w30",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #16]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w30, w21, w20",
        "orr w22, w22, w30",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w30, w20, #0x1 (1)",
        "and w30, w30, #0x7",
        "add x0, x28, x30, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w19, w21, w20",
        "bic w22, w22, w19",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x30, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w30, w20, #0x1 (1)",
        "and w30, w30, #0x7",
        "add x0, x28, x30, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w19, w21, w20",
        "bic w22, w22, w19",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x30, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #24]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w30, w21, w20",
        "orr w22, w22, w30",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #32]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w30, w21, w20",
        "orr w22, w22, w30",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w30, w20, #0x1 (1)",
        "and w30, w30, #0x7",
        "add x0, x28, x30, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w19, w21, w20",
        "bic w22, w22, w19",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x30, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w30, w20, #0x1 (1)",
        "and w30, w30, #0x7",
        "add x0, x28, x30, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w19, w21, w20",
        "bic w22, w22, w19",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x30, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #28]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w30, w21, w20",
        "orr w22, w22, w30",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #48]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w30, w21, w20",
        "orr w22, w22, w30",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w30, w20, #0x1 (1)",
        "and w30, w30, #0x7",
        "add x0, x28, x30, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w19, w21, w20",
        "bic w22, w22, w19",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x30, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w30, w20, #0x1 (1)",
        "and w30, w30, #0x7",
        "add x0, x28, x30, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w19, w21, w20",
        "bic w22, w22, w19",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x30, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w30, w21, w20",
        "orr w22, w22, w30",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #12]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w30, w21, w20",
        "orr w22, w22, w30",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w30, w20, #0x1 (1)",
        "and w30, w30, #0x7",
        "add x0, x28, x30, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w19, w21, w20",
        "bic w22, w22, w19",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x30, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w30, w21, w20",
        "orr w22, w22, w30",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #28]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w30, w21, w20",
        "orr w22, w22, w30",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w30, w20, #0x1 (1)",
        "and w30, w30, #0x7",
        "add x0, x28, x30, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w19, w21, w20",
        "bic w22, w22, w19",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x30, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w30, w20, #0x1 (1)",
        "and w30, w30, #0x7",
        "add x0, x28, x30, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w19, w21, w20",
        "bic w22, w22, w19",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x30, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w30, w21, w20",
        "orr w22, w22, w30",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #44]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w30, w21, w20",
        "orr w22, w22, w30",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w30, w20, #0x1 (1)",
        "and w30, w30, #0x7",
        "add x0, x28, x30, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w19, w21, w20",
        "bic w22, w22, w19",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x30, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w30, w20, #0x1 (1)",
        "and w30, w30, #0x7",
        "add x0, x28, x30, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w19, w21, w20",
        "bic w22, w22, w19",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x30, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #12]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w30, w21, w20",
        "orr w22, w22, w30",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #60]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w30, w21, w20",
        "orr w22, w22, w30",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w30, w20, #0x1 (1)",
        "and w30, w30, #0x7",
        "add x0, x28, x30, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w19, w21, w20",
        "bic w22, w22, w19",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x30, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w30, w20, #0x1 (1)",
        "and w30, w30, #0x7",
        "add x0, x28, x30, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w19, w21, w20",
        "bic w22, w22, w19",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x30, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w30, w21, w20",
        "orr w22, w22, w30",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w30, w21, w20",
        "orr w22, w22, w30",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w30, w20, #0x1 (1)",
        "and w30, w30, #0x7",
        "add x0, x28, x30, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w19, w21, w20",
        "bic w22, w22, w19",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x30, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w30, w21, w20",
        "orr w22, w22, w30",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #24]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w30, w21, w20",
        "orr w22, w22, w30",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w30, w20, #0x1 (1)",
        "and w30, w30, #0x7",
        "add x0, x28, x30, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w19, w21, w20",
        "bic w22, w22, w19",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x30, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w30, w20, #0x1 (1)",
        "and w30, w30, #0x7",
        "add x0, x28, x30, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w19, w21, w20",
        "bic w22, w22, w19",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x30, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w30, w21, w20",
        "orr w22, w22, w30",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #40]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w30, w21, w20",
        "orr w22, w22, w30",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w30, w20, #0x1 (1)",
        "and w30, w30, #0x7",
        "add x0, x28, x30, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w19, w21, w20",
        "bic w22, w22, w19",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x30, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w30, w20, #0x1 (1)",
        "and w30, w30, #0x7",
        "add x0, x28, x30, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w19, w21, w20",
        "bic w22, w22, w19",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x30, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #12]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w30, w21, w20",
        "orr w22, w22, w30",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #56]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w30, w21, w20",
        "orr w22, w22, w30",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w30, w20, #0x1 (1)",
        "and w30, w30, #0x7",
        "add x0, x28, x30, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w19, w21, w20",
        "bic w22, w22, w19",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x30, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w30, w20, #0x1 (1)",
        "and w30, w30, #0x7",
        "add x0, x28, x30, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w19, w21, w20",
        "bic w22, w22, w19",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x30, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w30, w21, w20",
        "orr w22, w22, w30",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w30, w21, w20",
        "orr w22, w22, w30",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w30, w20, #0x1 (1)",
        "and w30, w30, #0x7",
        "add x0, x28, x30, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w19, w21, w20",
        "bic w22, w22, w19",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x30, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w30, w21, w20",
        "orr w22, w22, w30",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #20]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w30, w21, w20",
        "orr w22, w22, w30",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w30, w20, #0x1 (1)",
        "and w30, w30, #0x7",
        "add x0, x28, x30, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w19, w21, w20",
        "bic w22, w22, w19",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x30, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w30, w20, #0x1 (1)",
        "and w30, w30, #0x7",
        "add x0, x28, x30, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w19, w21, w20",
        "bic w22, w22, w19",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x30, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w30, w21, w20",
        "orr w22, w22, w30",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #36]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w30, w21, w20",
        "orr w22, w22, w30",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w30, w20, #0x1 (1)",
        "and w30, w30, #0x7",
        "add x0, x28, x30, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w19, w21, w20",
        "bic w22, w22, w19",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x30, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w30, w20, #0x1 (1)",
        "and w30, w30, #0x7",
        "add x0, x28, x30, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w19, w21, w20",
        "bic w22, w22, w19",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x30, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #12]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w30, w21, w20",
        "orr w22, w22, w30",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #52]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w30, w21, w20",
        "orr w22, w22, w30",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w30, w20, #0x1 (1)",
        "and w30, w30, #0x7",
        "add x0, x28, x30, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w19, w21, w20",
        "bic w22, w22, w19",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x30, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w30, w20, #0x1 (1)",
        "and w30, w30, #0x7",
        "add x0, x28, x30, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w19, w21, w20",
        "bic w22, w22, w19",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x30, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w30, w21, w20",
        "orr w22, w22, w30",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w30, w21, w20",
        "orr w22, w22, w30",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w30, w20, #0x1 (1)",
        "and w30, w30, #0x7",
        "add x0, x28, x30, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w19, w21, w20",
        "bic w22, w22, w19",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x30, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w30, w21, w20",
        "orr w22, w22, w30",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #16]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w30, w21, w20",
        "orr w22, w22, w30",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w30, w20, #0x1 (1)",
        "and w30, w30, #0x7",
        "add x0, x28, x30, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w19, w21, w20",
        "bic w22, w22, w19",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x30, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w30, w20, #0x1 (1)",
        "and w30, w30, #0x7",
        "add x0, x28, x30, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w19, w21, w20",
        "bic w22, w22, w19",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x30, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w30, w21, w20",
        "orr w22, w22, w30",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #32]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w30, w21, w20",
        "orr w22, w22, w30",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w30, w20, #0x1 (1)",
        "and w30, w30, #0x7",
        "add x0, x28, x30, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w19, w21, w20",
        "bic w22, w22, w19",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x30, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w30, w20, #0x1 (1)",
        "and w30, w30, #0x7",
        "add x0, x28, x30, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w19, w21, w20",
        "bic w22, w22, w19",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x30, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #16]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #12]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w30, w21, w20",
        "orr w22, w22, w30",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #12]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #48]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w30, w21, w20",
        "orr w22, w22, w30",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w30, w20, #0x1 (1)",
        "and w30, w30, #0x7",
        "add x0, x28, x30, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w19, w21, w20",
        "bic w22, w22, w19",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x30, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w30, w20, #0x1 (1)",
        "and w30, w30, #0x7",
        "add x0, x28, x30, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w19, w21, w20",
        "bic w22, w22, w19",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x30, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x9, w23, sxtw]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #64]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x9, w24, sxtw]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #60]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x9, w25, sxtw]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #56]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x9, w12, sxtw]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #52]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x9, w13, sxtw]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #48]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x9, w14, sxtw]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #44]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x9, w15, sxtw]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #40]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x9, w16, sxtw]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #36]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x9, w17, sxtw]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #32]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x9, w29, sxtw]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #28]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x5 (5)",
        "and w23, w23, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x23, lsl #4",
        "ldr q3, [x0, #1040]",
        "mov w24, #0x0",
        "strb w24, [x28, #1017]",
        "add x0, x28, x20, lsl #4",
        "str q3, [x0, #1040]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #24]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x3 (3)",
        "and w23, w23, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x23, lsl #4",
        "ldr q3, [x0, #1040]",
        "strb w24, [x28, #1017]",
        "add x0, x28, x20, lsl #4",
        "str q3, [x0, #1040]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #20]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x23, lsl #4",
        "ldr q3, [x0, #1040]",
        "strb w24, [x28, #1017]",
        "add x0, x28, x20, lsl #4",
        "str q3, [x0, #1040]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #16]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #12]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #8]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #4]",
        "lsl w21, w21, w20",
        "bic w21, w22, w21",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "str w7, [x8]",
        "mov w20, #0x2bf5",
        "movk w20, #0x1, lsl #16",
        "mov w22, #0xd10b",
        "movk w22, #0x818, lsl #16",
        "add w22, w20, w22",
        "str w20, [x8, #-4]!",
        "strb w21, [x28, #1298]",
        "ldr x0, [x28, #2288]",
        "and x3, x22, #0xfffff",
        "add x0, x0, x3, lsl #4",
        "ldp x1, x0, [x0]"
      ]
    },
    "Block8": {
      "ExpectedInstructionCount": 8590,
      "x86Insts": [
        "fadd dword [esp + 0x40]",
        "lea edx,[ecx + ecx*0x2]",
        "lea esi,[edx + ecx*0x2]",
        "lea ebx,[ecx + -0x2]",
        "fmul dword [esp + 0x74]",
        "fld dword [esp + 0x34]",
        "lea edi,[esi + ecx*0x2]",
        "fadd dword [esp + 0x40]",
        "fmul dword [esp + 0x74]",
        "fld dword [esp + 0x38]",
        "fsub dword [esp + 0x40]",
        "fmul dword [esp + 0x78]",
        "fstp dword [esp + 0x2c]",
        "fld dword [esp + 0x3c]",
        "fsub dword [esp + 0x40]",
        "fmul dword [esp + 0x78]",
        "fstp dword [esp + 0x28]",
        "fld dword [eax + esi*0x4 + -0x8]",
        "fadd dword [eax + ebx*0x4]",
        "fld dword [eax + ecx*0x4 + -0x4]",
        "fchs",
        "fsub dword [eax + esi*0x4 + -0x4]",
        "fld dword [eax + ebx*0x4]",
        "fsub dword [eax + esi*0x4 + -0x8]",
        "fstp dword [esp + 0x14]",
        "fld dword [eax + esi*0x4 + -0x4]",
        "fsub dword [eax + ecx*0x4 + -0x4]",
        "fstp dword [esp + 0x1c]",
        "fld dword [eax + edx*0x4 + -0x8]",
        "fadd dword [eax + edi*0x4 + -0x8]",
        "fld dword [eax + edx*0x4 + -0x4]",
        "fadd dword [eax + edi*0x4 + -0x4]",
        "fstp dword [esp + 0x10]",
        "fld dword [eax + edx*0x4 + -0x8]",
        "fsub dword [eax + edi*0x4 + -0x8]",
        "fstp dword [esp + 0x20]",
        "fld dword [eax + edx*0x4 + -0x4]",
        "fsub dword [eax + edi*0x4 + -0x4]",
        "fstp dword [esp + 0x18]",
        "fld st0",
        "fadd st0,st3",
        "fstp dword [eax + ebx*0x4]",
        "fld st1",
        "fsub dword [esp + 0x10]",
        "fstp dword [eax + ecx*0x4 + -0x4]",
        "fxch st2",
        "fsub st0,st2",
        "fstp dword [eax + edx*0x4 + -0x8]",
        "fstp st1",
        "fld dword [esp + 0x10]",
        "fadd st0,st1",
        "fstp dword [eax + edx*0x4 + -0x4]",
        "fstp st0",
        "fld dword [esp + 0x18]",
        "fadd dword [esp + 0x14]",
        "fld dword [esp + 0x20]",
        "fadd dword [esp + 0x1c]",
        "fld st3",
        "fmul st2",
        "fld st3",
        "fmul st2",
        "fsubp",
        "fstp dword [eax + esi*0x4 + -0x8]",
        "fld st3",
        "fmul st1",
        "fld st3",
        "fmul st3",
        "faddp",
        "fstp dword [eax + esi*0x4 + -0x4]",
        "fstp st0",
        "fstp st0",
        "fld dword [esp + 0x14]",
        "fsub dword [esp + 0x18]",
        "fld dword [esp + 0x1c]",
        "fsub dword [esp + 0x20]",
        "fld dword [esp + 0x28]",
        "fmul st1",
        "fld dword [esp + 0x2c]",
        "fmul st3",
        "faddp",
        "fstp dword [eax + edi*0x4 + -0x8]",
        "fld dword [esp + 0x2c]",
        "fmul st1",
        "fld dword [esp + 0x28]",
        "fmul st3",
        "fsubp",
        "fstp dword [eax + edi*0x4 + -0x4]",
        "fstp st0",
        "fstp st0",
        "fld dword [eax + ecx*0x4]",
        "fadd dword [eax + esi*0x4]",
        "fld dword [eax + ecx*0x4 + 0x4]",
        "fchs",
        "fsub dword [eax + esi*0x4 + 0x4]",
        "fld dword [eax + ecx*0x4]",
        "fsub dword [eax + esi*0x4]",
        "fstp dword [esp + 0x14]",
        "fld dword [eax + esi*0x4 + 0x4]",
        "fsub dword [eax + ecx*0x4 + 0x4]",
        "fstp dword [esp + 0x1c]",
        "fld dword [eax + edi*0x4]",
        "fadd dword [eax + edx*0x4]",
        "fld dword [eax + edx*0x4 + 0x4]",
        "fadd dword [eax + edi*0x4 + 0x4]",
        "fstp dword [esp + 0x10]",
        "fld dword [eax + edx*0x4]",
        "fsub dword [eax + edi*0x4]",
        "fstp dword [esp + 0x20]",
        "fld dword [eax + edx*0x4 + 0x4]",
        "fsub dword [eax + edi*0x4 + 0x4]",
        "fstp dword [esp + 0x18]",
        "fld st0",
        "fadd st0,st3",
        "fstp dword [eax + ecx*0x4]",
        "fld st1",
        "fsub dword [esp + 0x10]",
        "fstp dword [eax + ecx*0x4 + 0x4]",
        "fxch st2",
        "fsub st0,st2",
        "fstp dword [eax + edx*0x4]",
        "fstp st1",
        "fld dword [esp + 0x10]",
        "fadd st0,st1",
        "fstp dword [eax + edx*0x4 + 0x4]",
        "fstp st0",
        "fld dword [esp + 0x18]",
        "fadd dword [esp + 0x14]",
        "fld dword [esp + 0x20]",
        "fadd dword [esp + 0x1c]",
        "fld st1",
        "fsub st0,st1",
        "fmul dword [esp + 0x40]",
        "fstp dword [eax + esi*0x4]",
        "fadd st0,st1",
        "fmul dword [esp + 0x40]",
        "fstp dword [eax + esi*0x4 + 0x4]",
        "fstp st0",
        "fld dword [esp + 0x14]",
        "fsub dword [esp + 0x18]",
        "fld dword [esp + 0x1c]",
        "fsub dword [esp + 0x20]",
        "fld dword [esp + 0x40]",
        "fchs",
        "fld st1",
        "fadd st0,st3",
        "fmul st1",
        "fstp dword [eax + edi*0x4]",
        "fxch",
        "fsub st0,st2",
        "fmul st1",
        "fstp dword [eax + edi*0x4 + 0x4]",
        "fstp st0",
        "fstp st0",
        "fld dword [eax + ecx*0x4 + 0x8]",
        "fadd dword [eax + esi*0x4 + 0x8]",
        "fld dword [eax + ecx*0x4 + 0xc]",
        "fchs",
        "fsub dword [eax + esi*0x4 + 0xc]",
        "fld dword [eax + ecx*0x4 + 0x8]",
        "fsub dword [eax + esi*0x4 + 0x8]",
        "fstp dword [esp + 0x14]",
        "fld dword [eax + esi*0x4 + 0xc]",
        "fsub dword [eax + ecx*0x4 + 0xc]",
        "fstp dword [esp + 0x1c]",
        "fld dword [eax + edi*0x4 + 0x8]",
        "fadd dword [eax + edx*0x4 + 0x8]",
        "fld dword [eax + edx*0x4 + 0xc]",
        "fadd dword [eax + edi*0x4 + 0xc]",
        "fstp dword [esp + 0x10]",
        "fld dword [eax + edx*0x4 + 0x8]",
        "fsub dword [eax + edi*0x4 + 0x8]",
        "fstp dword [esp + 0x20]",
        "fld dword [eax + edx*0x4 + 0xc]",
        "fsub dword [eax + edi*0x4 + 0xc]",
        "fstp dword [esp + 0x18]",
        "fld st0",
        "fadd st0,st3",
        "fstp dword [eax + ecx*0x4 + 0x8]",
        "fld st1",
        "fsub dword [esp + 0x10]",
        "fstp dword [eax + ecx*0x4 + 0xc]",
        "fxch st2",
        "fsub st0,st2",
        "fstp dword [eax + edx*0x4 + 0x8]",
        "fstp st1",
        "fld dword [esp + 0x10]",
        "fadd st0,st1",
        "fstp dword [eax + edx*0x4 + 0xc]",
        "fstp st0",
        "fld dword [esp + 0x18]",
        "fadd dword [esp + 0x14]",
        "fld dword [esp + 0x20]",
        "fadd dword [esp + 0x1c]",
        "fld st2",
        "fmul st2",
        "fld st4",
        "fmul st2",
        "fsubp",
        "fstp dword [eax + esi*0x4 + 0x8]",
        "fxch st2",
        "fmul st2",
        "fxch st3",
        "fmul st1",
        "faddp st3,st0",
        "fxch st2",
        "fstp dword [eax + esi*0x4 + 0xc]",
        "fstp st0",
        "fstp st0",
        "fld dword [esp + 0x14]",
        "fsub dword [esp + 0x18]",
        "fld dword [esp + 0x1c]",
        "fsub dword [esp + 0x20]",
        "fld dword [esp + 0x2c]",
        "fmul st1",
        "fld dword [esp + 0x28]",
        "fmul st3",
        "faddp",
        "fstp dword [eax + edi*0x4 + 0x8]",
        "fld dword [esp + 0x28]",
        "fmul st1",
        "fld dword [esp + 0x2c]",
        "fmul st3",
        "fsubp",
        "fstp dword [eax + edi*0x4 + 0xc]",
        "pop edi",
        "pop esi",
        "fstp st0",
        "pop ebp",
        "fstp st0",
        "pop ebx",
        "add esp,0x74"
      ],
      "ExpectedArm64ASM": [
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #64]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "add w6, w5, w5, lsl #1",
        "add w10, w6, w5, lsl #1",
        "sub w7, w5, #0x2 (2)",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #116]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #52]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "mov w21, #0x1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "ldrb w22, [x28, #1298]",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "add w11, w10, w5, lsl #1",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #64]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #116]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #56]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #64]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #120]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #44]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #60]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #64]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #120]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #40]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "sub w23, w4, #0x8 (8)",
        "add w23, w23, w10, lsl #2",
        "ldr s2, [x23]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w4, w7, lsl #2",
        "ldr s2, [x23]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "sub w23, w4, #0x4 (4)",
        "add w23, w23, w5, lsl #2",
        "ldr s2, [x23]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mov w23, #0x0",
        "mov w24, #0x8000",
        "fmov d3, x23",
        "mov v3.d[1], x24",
        "eor v2.16b, v2.16b, v3.16b",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "sub w25, w4, #0x4 (4)",
        "add w25, w25, w10, lsl #2",
        "ldr s2, [x25]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w25, w4, w7, lsl #2",
        "ldr s2, [x25]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w25, w21, w20",
        "orr w22, w22, w25",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "sub w25, w4, #0x8 (8)",
        "add w25, w25, w10, lsl #2",
        "ldr s2, [x25]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #20]",
        "lsl w25, w21, w20",
        "bic w22, w22, w25",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "sub w25, w4, #0x4 (4)",
        "add w25, w25, w10, lsl #2",
        "ldr s2, [x25]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w25, w21, w20",
        "orr w22, w22, w25",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "sub w25, w4, #0x4 (4)",
        "add w25, w25, w5, lsl #2",
        "ldr s2, [x25]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #28]",
        "lsl w25, w21, w20",
        "bic w22, w22, w25",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "sub w25, w4, #0x8 (8)",
        "add w25, w25, w6, lsl #2",
        "ldr s2, [x25]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w25, w21, w20",
        "orr w22, w22, w25",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "sub w25, w4, #0x8 (8)",
        "add w25, w25, w11, lsl #2",
        "ldr s2, [x25]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "sub w25, w4, #0x4 (4)",
        "add w25, w25, w6, lsl #2",
        "ldr s2, [x25]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w25, w21, w20",
        "orr w22, w22, w25",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "sub w25, w4, #0x4 (4)",
        "add w25, w25, w11, lsl #2",
        "ldr s2, [x25]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #16]",
        "lsl w25, w21, w20",
        "bic w22, w22, w25",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "sub w25, w4, #0x8 (8)",
        "add w25, w25, w6, lsl #2",
        "ldr s2, [x25]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w25, w21, w20",
        "orr w22, w22, w25",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "sub w25, w4, #0x8 (8)",
        "add w25, w25, w11, lsl #2",
        "ldr s2, [x25]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #32]",
        "lsl w25, w21, w20",
        "bic w22, w22, w25",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "sub w25, w4, #0x4 (4)",
        "add w25, w25, w6, lsl #2",
        "ldr s2, [x25]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w25, w21, w20",
        "orr w22, w22, w25",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "sub w25, w4, #0x4 (4)",
        "add w25, w25, w11, lsl #2",
        "ldr s2, [x25]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #24]",
        "lsl w25, w21, w20",
        "bic w22, w22, w25",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w25, w20, #0x0 (0)",
        "and w25, w25, #0x7",
        "add x0, x28, x25, lsl #4",
        "ldr q2, [x0, #1040]",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w25, w21, w20",
        "orr w22, w22, w25",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w25, w20, #0x3 (3)",
        "and w25, w25, #0x7",
        "add x0, x28, x25, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "add w25, w4, w7, lsl #2",
        "str s2, [x25]",
        "lsl w25, w21, w20",
        "bic w22, w22, w25",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w25, w20, #0x1 (1)",
        "and w25, w25, #0x7",
        "add x0, x28, x25, lsl #4",
        "ldr q2, [x0, #1040]",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w25, w21, w20",
        "orr w22, w22, w25",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #16]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "sub w25, w4, #0x4 (4)",
        "add w25, w25, w5, lsl #2",
        "str s2, [x25]",
        "lsl w25, w21, w20",
        "bic w22, w22, w25",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w25, w20, #0x2 (2)",
        "and w25, w25, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x25, lsl #4",
        "ldr q3, [x0, #1040]",
        "strb w23, [x28, #1017]",
        "add x0, x28, x20, lsl #4",
        "str q3, [x0, #1040]",
        "add x0, x28, x25, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w25, w20, #0x2 (2)",
        "and w25, w25, #0x7",
        "add x0, x28, x25, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "sub w25, w4, #0x8 (8)",
        "add w25, w25, w6, lsl #2",
        "str s2, [x25]",
        "lsl w25, w21, w20",
        "bic w22, w22, w25",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w25, w20, #0x1 (1)",
        "and w25, w25, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x25, lsl #4",
        "str q2, [x0, #1040]",
        "lsl w25, w21, w25",
        "orr w22, w22, w25",
        "lsl w25, w21, w20",
        "bic w22, w22, w25",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #16]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w25, w21, w20",
        "orr w22, w22, w25",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w25, w20, #0x1 (1)",
        "and w25, w25, #0x7",
        "add x0, x28, x25, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "sub w25, w4, #0x4 (4)",
        "add w25, w25, w6, lsl #2",
        "str s2, [x25]",
        "lsl w25, w21, w20",
        "bic w22, w22, w25",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w25, w20, #0x0 (0)",
        "and w25, w25, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x25, lsl #4",
        "str q2, [x0, #1040]",
        "lsl w25, w21, w25",
        "orr w22, w22, w25",
        "lsl w25, w21, w20",
        "bic w22, w22, w25",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #24]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w25, w21, w20",
        "orr w22, w22, w25",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #20]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #32]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w25, w21, w20",
        "orr w22, w22, w25",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #28]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w25, w20, #0x3 (3)",
        "and w25, w25, #0x7",
        "add x0, x28, x25, lsl #4",
        "ldr q2, [x0, #1040]",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w25, w21, w20",
        "orr w22, w22, w25",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w25, w20, #0x2 (2)",
        "and w25, w25, #0x7",
        "add x0, x28, x25, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w25, w20, #0x3 (3)",
        "and w25, w25, #0x7",
        "add x0, x28, x25, lsl #4",
        "ldr q2, [x0, #1040]",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w25, w21, w20",
        "orr w22, w22, w25",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w25, w20, #0x2 (2)",
        "and w25, w25, #0x7",
        "add x0, x28, x25, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w25, w20, #0x1 (1)",
        "and w25, w25, #0x7",
        "add x0, x28, x25, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "mov x3, v3.d[0]",
        "umov w4, v3.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w12, w21, w20",
        "bic w22, w22, w12",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x25, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "sub w25, w4, #0x8 (8)",
        "add w25, w25, w10, lsl #2",
        "str s2, [x25]",
        "lsl w25, w21, w20",
        "bic w22, w22, w25",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w25, w20, #0x3 (3)",
        "and w25, w25, #0x7",
        "add x0, x28, x25, lsl #4",
        "ldr q2, [x0, #1040]",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w25, w21, w20",
        "orr w22, w22, w25",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w25, w20, #0x1 (1)",
        "and w25, w25, #0x7",
        "add x0, x28, x25, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w25, w20, #0x3 (3)",
        "and w25, w25, #0x7",
        "add x0, x28, x25, lsl #4",
        "ldr q2, [x0, #1040]",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w25, w21, w20",
        "orr w22, w22, w25",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w25, w20, #0x3 (3)",
        "and w25, w25, #0x7",
        "add x0, x28, x25, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w25, w20, #0x1 (1)",
        "and w25, w25, #0x7",
        "add x0, x28, x25, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w12, w21, w20",
        "bic w22, w22, w12",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x25, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "sub w25, w4, #0x4 (4)",
        "add w25, w25, w10, lsl #2",
        "str s2, [x25]",
        "lsl w25, w21, w20",
        "bic w22, w22, w25",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w25, w20, #0x0 (0)",
        "and w25, w25, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x25, lsl #4",
        "str q2, [x0, #1040]",
        "lsl w25, w21, w25",
        "orr w22, w22, w25",
        "lsl w25, w21, w20",
        "bic w22, w22, w25",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w25, w20, #0x0 (0)",
        "and w25, w25, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x25, lsl #4",
        "str q2, [x0, #1040]",
        "lsl w25, w21, w25",
        "orr w22, w22, w25",
        "lsl w25, w21, w20",
        "bic w22, w22, w25",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #20]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w25, w21, w20",
        "orr w22, w22, w25",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #24]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #28]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w25, w21, w20",
        "orr w22, w22, w25",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #32]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #40]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w25, w21, w20",
        "orr w22, w22, w25",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w25, w20, #0x1 (1)",
        "and w25, w25, #0x7",
        "add x0, x28, x25, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #44]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w25, w21, w20",
        "orr w22, w22, w25",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w25, w20, #0x3 (3)",
        "and w25, w25, #0x7",
        "add x0, x28, x25, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w25, w20, #0x1 (1)",
        "and w25, w25, #0x7",
        "add x0, x28, x25, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w12, w21, w20",
        "bic w22, w22, w12",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x25, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "sub w25, w4, #0x8 (8)",
        "add w25, w25, w11, lsl #2",
        "str s2, [x25]",
        "lsl w25, w21, w20",
        "bic w22, w22, w25",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #44]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w25, w21, w20",
        "orr w22, w22, w25",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w25, w20, #0x1 (1)",
        "and w25, w25, #0x7",
        "add x0, x28, x25, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #40]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w25, w21, w20",
        "orr w22, w22, w25",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w25, w20, #0x3 (3)",
        "and w25, w25, #0x7",
        "add x0, x28, x25, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w25, w20, #0x1 (1)",
        "and w25, w25, #0x7",
        "add x0, x28, x25, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "mov x3, v3.d[0]",
        "umov w4, v3.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w12, w21, w20",
        "bic w22, w22, w12",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x25, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "sub w25, w4, #0x4 (4)",
        "add w25, w25, w11, lsl #2",
        "str s2, [x25]",
        "lsl w25, w21, w20",
        "bic w22, w22, w25",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w25, w20, #0x0 (0)",
        "and w25, w25, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x25, lsl #4",
        "str q2, [x0, #1040]",
        "lsl w25, w21, w25",
        "orr w22, w22, w25",
        "lsl w25, w21, w20",
        "bic w22, w22, w25",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w25, w20, #0x0 (0)",
        "and w25, w25, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x25, lsl #4",
        "str q2, [x0, #1040]",
        "lsl w25, w21, w25",
        "orr w22, w22, w25",
        "lsl w25, w21, w20",
        "bic w22, w22, w25",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w25, w4, w5, lsl #2",
        "ldr s2, [x25]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w25, w21, w20",
        "orr w22, w22, w25",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w25, w4, w10, lsl #2",
        "ldr s2, [x25]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w25, w4, #0x4 (4)",
        "add w25, w25, w5, lsl #2",
        "ldr s2, [x25]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w25, w21, w20",
        "orr w22, w22, w25",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "fmov d3, x23",
        "mov v3.d[1], x24",
        "eor v2.16b, v2.16b, v3.16b",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w25, w4, #0x4 (4)",
        "add w25, w25, w10, lsl #2",
        "ldr s2, [x25]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w25, w4, w5, lsl #2",
        "ldr s2, [x25]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w25, w21, w20",
        "orr w22, w22, w25",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w25, w4, w10, lsl #2",
        "ldr s2, [x25]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #20]",
        "lsl w25, w21, w20",
        "bic w22, w22, w25",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w25, w4, #0x4 (4)",
        "add w25, w25, w10, lsl #2",
        "ldr s2, [x25]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w25, w21, w20",
        "orr w22, w22, w25",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w25, w4, #0x4 (4)",
        "add w25, w25, w5, lsl #2",
        "ldr s2, [x25]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #28]",
        "lsl w25, w21, w20",
        "bic w22, w22, w25",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w25, w4, w11, lsl #2",
        "ldr s2, [x25]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w25, w21, w20",
        "orr w22, w22, w25",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w25, w4, w6, lsl #2",
        "ldr s2, [x25]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w25, w4, #0x4 (4)",
        "add w25, w25, w6, lsl #2",
        "ldr s2, [x25]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w25, w21, w20",
        "orr w22, w22, w25",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w25, w4, #0x4 (4)",
        "add w25, w25, w11, lsl #2",
        "ldr s2, [x25]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #16]",
        "lsl w25, w21, w20",
        "bic w22, w22, w25",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w25, w4, w6, lsl #2",
        "ldr s2, [x25]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w25, w21, w20",
        "orr w22, w22, w25",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w25, w4, w11, lsl #2",
        "ldr s2, [x25]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #32]",
        "lsl w25, w21, w20",
        "bic w22, w22, w25",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w25, w4, #0x4 (4)",
        "add w25, w25, w6, lsl #2",
        "ldr s2, [x25]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w25, w21, w20",
        "orr w22, w22, w25",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w25, w4, #0x4 (4)",
        "add w25, w25, w11, lsl #2",
        "ldr s2, [x25]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #24]",
        "lsl w25, w21, w20",
        "bic w22, w22, w25",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w25, w20, #0x0 (0)",
        "and w25, w25, #0x7",
        "add x0, x28, x25, lsl #4",
        "ldr q2, [x0, #1040]",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w25, w21, w20",
        "orr w22, w22, w25",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w25, w20, #0x3 (3)",
        "and w25, w25, #0x7",
        "add x0, x28, x25, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "add w25, w4, w5, lsl #2",
        "str s2, [x25]",
        "lsl w25, w21, w20",
        "bic w22, w22, w25",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w25, w20, #0x1 (1)",
        "and w25, w25, #0x7",
        "add x0, x28, x25, lsl #4",
        "ldr q2, [x0, #1040]",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w25, w21, w20",
        "orr w22, w22, w25",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #16]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "add w25, w4, #0x4 (4)",
        "add w25, w25, w5, lsl #2",
        "str s2, [x25]",
        "lsl w25, w21, w20",
        "bic w22, w22, w25",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w25, w20, #0x2 (2)",
        "and w25, w25, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x25, lsl #4",
        "ldr q3, [x0, #1040]",
        "strb w23, [x28, #1017]",
        "add x0, x28, x20, lsl #4",
        "str q3, [x0, #1040]",
        "add x0, x28, x25, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w25, w20, #0x2 (2)",
        "and w25, w25, #0x7",
        "add x0, x28, x25, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "add w25, w4, w6, lsl #2",
        "str s2, [x25]",
        "lsl w25, w21, w20",
        "bic w22, w22, w25",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w25, w20, #0x1 (1)",
        "and w25, w25, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x25, lsl #4",
        "str q2, [x0, #1040]",
        "lsl w25, w21, w25",
        "orr w22, w22, w25",
        "lsl w25, w21, w20",
        "bic w22, w22, w25",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #16]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w25, w21, w20",
        "orr w22, w22, w25",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w25, w20, #0x1 (1)",
        "and w25, w25, #0x7",
        "add x0, x28, x25, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "add w25, w4, #0x4 (4)",
        "add w25, w25, w6, lsl #2",
        "str s2, [x25]",
        "lsl w25, w21, w20",
        "bic w22, w22, w25",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w25, w20, #0x0 (0)",
        "and w25, w25, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x25, lsl #4",
        "str q2, [x0, #1040]",
        "lsl w25, w21, w25",
        "orr w22, w22, w25",
        "lsl w25, w21, w20",
        "bic w22, w22, w25",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #24]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w25, w21, w20",
        "orr w22, w22, w25",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #20]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #32]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w25, w21, w20",
        "orr w22, w22, w25",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #28]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w25, w20, #0x1 (1)",
        "and w25, w25, #0x7",
        "add x0, x28, x25, lsl #4",
        "ldr q2, [x0, #1040]",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w25, w21, w20",
        "orr w22, w22, w25",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w25, w20, #0x1 (1)",
        "and w25, w25, #0x7",
        "add x0, x28, x25, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #64]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "add w25, w4, w10, lsl #2",
        "str s2, [x25]",
        "lsl w25, w21, w20",
        "bic w22, w22, w25",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w25, w20, #0x1 (1)",
        "and w25, w25, #0x7",
        "add x0, x28, x25, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #64]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "add w25, w4, #0x4 (4)",
        "add w25, w25, w10, lsl #2",
        "str s2, [x25]",
        "lsl w25, w21, w20",
        "bic w22, w22, w25",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w25, w20, #0x0 (0)",
        "and w25, w25, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x25, lsl #4",
        "str q2, [x0, #1040]",
        "lsl w25, w21, w25",
        "orr w22, w22, w25",
        "lsl w25, w21, w20",
        "bic w22, w22, w25",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #20]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w25, w21, w20",
        "orr w22, w22, w25",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #24]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #28]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w25, w21, w20",
        "orr w22, w22, w25",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #32]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #64]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w25, w21, w20",
        "orr w22, w22, w25",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "fmov d3, x23",
        "mov v3.d[1], x24",
        "eor v2.16b, v2.16b, v3.16b",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w25, w20, #0x1 (1)",
        "and w25, w25, #0x7",
        "add x0, x28, x25, lsl #4",
        "ldr q2, [x0, #1040]",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w25, w21, w20",
        "orr w22, w22, w25",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w25, w20, #0x3 (3)",
        "and w25, w25, #0x7",
        "add x0, x28, x25, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w25, w20, #0x1 (1)",
        "and w25, w25, #0x7",
        "add x0, x28, x25, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "add w25, w4, w11, lsl #2",
        "str s2, [x25]",
        "lsl w25, w21, w20",
        "bic w22, w22, w25",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w25, w20, #0x1 (1)",
        "and w25, w25, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x25, lsl #4",
        "ldr q3, [x0, #1040]",
        "strb w23, [x28, #1017]",
        "add x0, x28, x20, lsl #4",
        "str q3, [x0, #1040]",
        "add x0, x28, x25, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w25, w20, #0x2 (2)",
        "and w25, w25, #0x7",
        "add x0, x28, x25, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w25, w20, #0x1 (1)",
        "and w25, w25, #0x7",
        "add x0, x28, x25, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "add w25, w4, #0x4 (4)",
        "add w25, w25, w11, lsl #2",
        "str s2, [x25]",
        "lsl w25, w21, w20",
        "bic w22, w22, w25",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w25, w20, #0x0 (0)",
        "and w25, w25, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x25, lsl #4",
        "str q2, [x0, #1040]",
        "lsl w25, w21, w25",
        "orr w22, w22, w25",
        "lsl w25, w21, w20",
        "bic w22, w22, w25",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w25, w20, #0x0 (0)",
        "and w25, w25, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x25, lsl #4",
        "str q2, [x0, #1040]",
        "lsl w25, w21, w25",
        "orr w22, w22, w25",
        "lsl w25, w21, w20",
        "bic w22, w22, w25",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w25, w4, #0x8 (8)",
        "add w25, w25, w5, lsl #2",
        "ldr s2, [x25]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w25, w21, w20",
        "orr w22, w22, w25",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w25, w4, #0x8 (8)",
        "add w25, w25, w10, lsl #2",
        "ldr s2, [x25]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w25, w4, #0xc (12)",
        "add w25, w25, w5, lsl #2",
        "ldr s2, [x25]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w25, w21, w20",
        "orr w22, w22, w25",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "fmov d3, x23",
        "mov v3.d[1], x24",
        "eor v2.16b, v2.16b, v3.16b",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w4, #0xc (12)",
        "add w24, w24, w10, lsl #2",
        "ldr s2, [x24]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w4, #0x8 (8)",
        "add w24, w24, w5, lsl #2",
        "ldr s2, [x24]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w4, #0x8 (8)",
        "add w24, w24, w10, lsl #2",
        "ldr s2, [x24]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #20]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w24, w4, #0xc (12)",
        "add w24, w24, w10, lsl #2",
        "ldr s2, [x24]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w4, #0xc (12)",
        "add w24, w24, w5, lsl #2",
        "ldr s2, [x24]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #28]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w24, w4, #0x8 (8)",
        "add w24, w24, w11, lsl #2",
        "ldr s2, [x24]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w4, #0x8 (8)",
        "add w24, w24, w6, lsl #2",
        "ldr s2, [x24]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w4, #0xc (12)",
        "add w24, w24, w6, lsl #2",
        "ldr s2, [x24]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w4, #0xc (12)",
        "add w24, w24, w11, lsl #2",
        "ldr s2, [x24]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #16]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w24, w4, #0x8 (8)",
        "add w24, w24, w6, lsl #2",
        "ldr s2, [x24]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w4, #0x8 (8)",
        "add w24, w24, w11, lsl #2",
        "ldr s2, [x24]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #32]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w24, w4, #0xc (12)",
        "add w24, w24, w6, lsl #2",
        "ldr s2, [x24]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w4, #0xc (12)",
        "add w24, w24, w11, lsl #2",
        "ldr s2, [x24]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #24]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x0 (0)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x3 (3)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "add w24, w4, #0x8 (8)",
        "add w24, w24, w5, lsl #2",
        "str s2, [x24]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x1 (1)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #16]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "add w24, w4, #0xc (12)",
        "add w24, w24, w5, lsl #2",
        "str s2, [x24]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x2 (2)",
        "and w24, w24, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x24, lsl #4",
        "ldr q3, [x0, #1040]",
        "strb w23, [x28, #1017]",
        "add x0, x28, x20, lsl #4",
        "str q3, [x0, #1040]",
        "add x0, x28, x24, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x2 (2)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "add w24, w4, #0x8 (8)",
        "add w24, w24, w6, lsl #2",
        "str s2, [x24]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x1 (1)",
        "and w24, w24, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x24, lsl #4",
        "str q2, [x0, #1040]",
        "lsl w24, w21, w24",
        "orr w22, w22, w24",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #16]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x1 (1)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "add w24, w4, #0xc (12)",
        "add w24, w24, w6, lsl #2",
        "str s2, [x24]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x0 (0)",
        "and w24, w24, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x24, lsl #4",
        "str q2, [x0, #1040]",
        "lsl w24, w21, w24",
        "orr w22, w22, w24",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #24]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #20]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #32]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #28]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x2 (2)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x2 (2)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x4 (4)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x2 (2)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x1 (1)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "mov x3, v3.d[0]",
        "umov w4, v3.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w25, w21, w20",
        "bic w22, w22, w25",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x24, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "add w24, w4, #0x8 (8)",
        "add w24, w24, w10, lsl #2",
        "str s2, [x24]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x2 (2)",
        "and w24, w24, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x24, lsl #4",
        "ldr q3, [x0, #1040]",
        "strb w23, [x28, #1017]",
        "add x0, x28, x20, lsl #4",
        "str q3, [x0, #1040]",
        "add x0, x28, x24, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x2 (2)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x3 (3)",
        "and w24, w24, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x24, lsl #4",
        "ldr q3, [x0, #1040]",
        "strb w23, [x28, #1017]",
        "add x0, x28, x20, lsl #4",
        "str q3, [x0, #1040]",
        "add x0, x28, x24, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x1 (1)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x3 (3)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w25, w21, w20",
        "bic w22, w22, w25",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x24, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x2 (2)",
        "and w24, w24, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x24, lsl #4",
        "ldr q3, [x0, #1040]",
        "strb w23, [x28, #1017]",
        "add x0, x28, x20, lsl #4",
        "str q3, [x0, #1040]",
        "add x0, x28, x24, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "add w23, w4, #0xc (12)",
        "add w23, w23, w10, lsl #2",
        "str s2, [x23]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x0 (0)",
        "and w23, w23, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "lsl w23, w21, w23",
        "orr w22, w22, w23",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x0 (0)",
        "and w23, w23, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "lsl w23, w21, w23",
        "orr w22, w22, w23",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #20]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #24]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #28]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #32]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #44]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #40]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x3 (3)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "add w23, w4, #0x8 (8)",
        "add w23, w23, w11, lsl #2",
        "str s2, [x23]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #40]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #44]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x3 (3)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "mov x3, v3.d[0]",
        "umov w4, v3.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "add w23, w4, #0xc (12)",
        "add w23, w23, w11, lsl #2",
        "str s2, [x23]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldr w11, [x8]",
        "add x8, x8, #0x4 (4)",
        "ldr w10, [x8]",
        "add x8, x8, #0x4 (4)",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x0 (0)",
        "and w23, w23, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "lsl w23, w21, w23",
        "orr w22, w22, w23",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldr w9, [x8]",
        "add x8, x8, #0x4 (4)",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x0 (0)",
        "and w23, w23, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "lsl w23, w21, w23",
        "orr w22, w22, w23",
        "lsl w21, w21, w20",
        "bic w21, w22, w21",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldr w7, [x8]",
        "add x8, x8, #0x4 (4)",
        "mvn w27, w8",
        "adds w26, w8, #0x74 (116)",
        "strb w21, [x28, #1298]",
        "mov x8, x26"
      ]
    },
    "Block9": {
      "ExpectedInstructionCount": 8488,
      "x86Insts": [
        "fadd dword [esp + 0x40]",
        "lea edx,[ecx + ecx*0x2]",
        "lea esi,[edx + ecx*0x2]",
        "lea ebx,[ecx + -0x2]",
        "fmul dword [esp + 0x74]",
        "fld dword [esp + 0x34]",
        "lea edi,[esi + ecx*0x2]",
        "fadd dword [esp + 0x40]",
        "fmul dword [esp + 0x74]",
        "fld dword [esp + 0x38]",
        "fsub dword [esp + 0x40]",
        "fmul dword [esp + 0x78]",
        "fstp dword [esp + 0x30]",
        "fld dword [esp + 0x3c]",
        "fsub dword [esp + 0x40]",
        "fmul dword [esp + 0x78]",
        "fstp dword [esp + 0x2c]",
        "fld dword [eax + esi*0x4 + -0x8]",
        "fadd dword [eax + ebx*0x4]",
        "fld dword [eax + ecx*0x4 + -0x4]",
        "fadd dword [eax + esi*0x4 + -0x4]",
        "fld dword [eax + ebx*0x4]",
        "fsub dword [eax + esi*0x4 + -0x8]",
        "fstp dword [esp + 0x18]",
        "fld dword [eax + ecx*0x4 + -0x4]",
        "fsub dword [eax + esi*0x4 + -0x4]",
        "fstp dword [esp + 0x1c]",
        "fld dword [eax + edi*0x4 + -0x8]",
        "fadd dword [eax + edx*0x4 + -0x8]",
        "fld dword [eax + edx*0x4 + -0x4]",
        "fadd dword [eax + edi*0x4 + -0x4]",
        "fstp dword [esp + 0x10]",
        "fld dword [eax + edx*0x4 + -0x8]",
        "fsub dword [eax + edi*0x4 + -0x8]",
        "fstp dword [esp + 0x20]",
        "fld dword [eax + edx*0x4 + -0x4]",
        "fsub dword [eax + edi*0x4 + -0x4]",
        "fstp dword [esp + 0x14]",
        "fld st0",
        "fadd st0,st3",
        "fstp dword [eax + ebx*0x4]",
        "fld dword [esp + 0x10]",
        "fadd st0,st2",
        "fstp dword [eax + ecx*0x4 + -0x4]",
        "fxch st2",
        "fsub st0,st2",
        "fstp dword [eax + edx*0x4 + -0x8]",
        "fstp st1",
        "fsub dword [esp + 0x10]",
        "fstp dword [eax + edx*0x4 + -0x4]",
        "fld dword [esp + 0x18]",
        "fsub dword [esp + 0x14]",
        "fld dword [esp + 0x20]",
        "fadd dword [esp + 0x1c]",
        "fld st3",
        "fmul st2",
        "fld st3",
        "fmul st2",
        "fsubp",
        "fstp dword [eax + esi*0x4 + -0x8]",
        "fld st3",
        "fmul st1",
        "fld st3",
        "fmul st3",
        "faddp",
        "fstp dword [eax + esi*0x4 + -0x4]",
        "fstp st0",
        "fstp st0",
        "fld dword [esp + 0x14]",
        "fadd dword [esp + 0x18]",
        "fld dword [esp + 0x1c]",
        "fsub dword [esp + 0x20]",
        "fld dword [esp + 0x2c]",
        "fmul st1",
        "fld dword [esp + 0x30]",
        "fmul st3",
        "faddp",
        "fstp dword [eax + edi*0x4 + -0x8]",
        "fld dword [esp + 0x30]",
        "fmul st1",
        "fld dword [esp + 0x2c]",
        "fmul st3",
        "fsubp",
        "fstp dword [eax + edi*0x4 + -0x4]",
        "fstp st0",
        "fstp st0",
        "fld dword [eax + ecx*0x4]",
        "fadd dword [eax + esi*0x4]",
        "fld dword [eax + ecx*0x4 + 0x4]",
        "fadd dword [eax + esi*0x4 + 0x4]",
        "fld dword [eax + ecx*0x4]",
        "fsub dword [eax + esi*0x4]",
        "fstp dword [esp + 0x18]",
        "fld dword [eax + ecx*0x4 + 0x4]",
        "fsub dword [eax + esi*0x4 + 0x4]",
        "fstp dword [esp + 0x1c]",
        "fld dword [eax + edx*0x4]",
        "fadd dword [eax + edi*0x4]",
        "fld dword [eax + edx*0x4 + 0x4]",
        "fadd dword [eax + edi*0x4 + 0x4]",
        "fstp dword [esp + 0x10]",
        "fld dword [eax + edx*0x4]",
        "fsub dword [eax + edi*0x4]",
        "fstp dword [esp + 0x20]",
        "fld dword [eax + edx*0x4 + 0x4]",
        "fsub dword [eax + edi*0x4 + 0x4]",
        "fstp dword [esp + 0x14]",
        "fld st0",
        "fadd st0,st3",
        "fstp dword [eax + ecx*0x4]",
        "fld dword [esp + 0x10]",
        "fadd st0,st2",
        "fstp dword [eax + ecx*0x4 + 0x4]",
        "fxch st2",
        "fsub st0,st2",
        "fstp dword [eax + edx*0x4]",
        "fstp st1",
        "fsub dword [esp + 0x10]",
        "fstp dword [eax + edx*0x4 + 0x4]",
        "fld dword [esp + 0x18]",
        "fsub dword [esp + 0x14]",
        "fld dword [esp + 0x20]",
        "fadd dword [esp + 0x1c]",
        "fld st1",
        "fsub st0,st1",
        "fmul dword [esp + 0x40]",
        "fstp dword [eax + esi*0x4]",
        "fadd st0,st1",
        "fmul dword [esp + 0x40]",
        "fstp dword [eax + esi*0x4 + 0x4]",
        "fstp st0",
        "fld dword [esp + 0x14]",
        "fadd dword [esp + 0x18]",
        "fld dword [esp + 0x1c]",
        "fsub dword [esp + 0x20]",
        "fld dword [esp + 0x40]",
        "fchs",
        "fld st1",
        "fadd st0,st3",
        "fmul st1",
        "fstp dword [eax + edi*0x4]",
        "fxch",
        "fsub st0,st2",
        "fmul st1",
        "fstp dword [eax + edi*0x4 + 0x4]",
        "fstp st0",
        "fstp st0",
        "fld dword [eax + ecx*0x4 + 0x8]",
        "fadd dword [eax + esi*0x4 + 0x8]",
        "fld dword [eax + ecx*0x4 + 0xc]",
        "fadd dword [eax + esi*0x4 + 0xc]",
        "fld dword [eax + ecx*0x4 + 0x8]",
        "fsub dword [eax + esi*0x4 + 0x8]",
        "fstp dword [esp + 0x18]",
        "fld dword [eax + ecx*0x4 + 0xc]",
        "fsub dword [eax + esi*0x4 + 0xc]",
        "fstp dword [esp + 0x1c]",
        "fld dword [eax + edi*0x4 + 0x8]",
        "fadd dword [eax + edx*0x4 + 0x8]",
        "fld dword [eax + edi*0x4 + 0xc]",
        "fadd dword [eax + edx*0x4 + 0xc]",
        "fstp dword [esp + 0x10]",
        "fld dword [eax + edx*0x4 + 0x8]",
        "fsub dword [eax + edi*0x4 + 0x8]",
        "fstp dword [esp + 0x20]",
        "fld dword [eax + edx*0x4 + 0xc]",
        "fsub dword [eax + edi*0x4 + 0xc]",
        "fstp dword [esp + 0x14]",
        "fld st0",
        "fadd st0,st3",
        "fstp dword [eax + ecx*0x4 + 0x8]",
        "fld dword [esp + 0x10]",
        "fadd st0,st2",
        "fstp dword [eax + ecx*0x4 + 0xc]",
        "fxch st2",
        "fsub st0,st2",
        "fstp dword [eax + edx*0x4 + 0x8]",
        "fstp st1",
        "fsub dword [esp + 0x10]",
        "fstp dword [eax + edx*0x4 + 0xc]",
        "fld dword [esp + 0x18]",
        "fsub dword [esp + 0x14]",
        "fld dword [esp + 0x20]",
        "fadd dword [esp + 0x1c]",
        "fld st2",
        "fmul st2",
        "fld st4",
        "fmul st2",
        "fsubp",
        "fstp dword [eax + esi*0x4 + 0x8]",
        "fxch st2",
        "fmul st2",
        "fxch st3",
        "fmul st1",
        "faddp st3,st0",
        "fxch st2",
        "fstp dword [eax + esi*0x4 + 0xc]",
        "fstp st0",
        "fstp st0",
        "fld dword [esp + 0x14]",
        "fadd dword [esp + 0x18]",
        "fld dword [esp + 0x1c]",
        "fsub dword [esp + 0x20]",
        "fld dword [esp + 0x30]",
        "fmul st1",
        "fld dword [esp + 0x2c]",
        "fmul st3",
        "faddp",
        "fstp dword [eax + edi*0x4 + 0x8]",
        "fld dword [esp + 0x2c]",
        "fmul st1",
        "fld dword [esp + 0x30]",
        "fmul st3",
        "fsubp",
        "fstp dword [eax + edi*0x4 + 0xc]",
        "pop edi",
        "pop esi",
        "fstp st0",
        "pop ebp",
        "fstp st0",
        "pop ebx",
        "add esp,0x74"
      ],
      "ExpectedArm64ASM": [
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #64]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "add w6, w5, w5, lsl #1",
        "add w10, w6, w5, lsl #1",
        "sub w7, w5, #0x2 (2)",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #116]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #52]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "mov w21, #0x1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "ldrb w22, [x28, #1298]",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "add w11, w10, w5, lsl #1",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #64]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #116]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #56]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #64]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #120]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #48]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #60]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #64]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #120]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #44]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "sub w23, w4, #0x8 (8)",
        "add w23, w23, w10, lsl #2",
        "ldr s2, [x23]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w4, w7, lsl #2",
        "ldr s2, [x23]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "sub w23, w4, #0x4 (4)",
        "add w23, w23, w5, lsl #2",
        "ldr s2, [x23]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "sub w23, w4, #0x4 (4)",
        "add w23, w23, w10, lsl #2",
        "ldr s2, [x23]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w4, w7, lsl #2",
        "ldr s2, [x23]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "sub w23, w4, #0x8 (8)",
        "add w23, w23, w10, lsl #2",
        "ldr s2, [x23]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #24]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "sub w23, w4, #0x4 (4)",
        "add w23, w23, w5, lsl #2",
        "ldr s2, [x23]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "sub w23, w4, #0x4 (4)",
        "add w23, w23, w10, lsl #2",
        "ldr s2, [x23]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #28]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "sub w23, w4, #0x8 (8)",
        "add w23, w23, w11, lsl #2",
        "ldr s2, [x23]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "sub w23, w4, #0x8 (8)",
        "add w23, w23, w6, lsl #2",
        "ldr s2, [x23]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "sub w23, w4, #0x4 (4)",
        "add w23, w23, w6, lsl #2",
        "ldr s2, [x23]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "sub w23, w4, #0x4 (4)",
        "add w23, w23, w11, lsl #2",
        "ldr s2, [x23]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #16]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "sub w23, w4, #0x8 (8)",
        "add w23, w23, w6, lsl #2",
        "ldr s2, [x23]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "sub w23, w4, #0x8 (8)",
        "add w23, w23, w11, lsl #2",
        "ldr s2, [x23]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #32]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "sub w23, w4, #0x4 (4)",
        "add w23, w23, w6, lsl #2",
        "ldr s2, [x23]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "sub w23, w4, #0x4 (4)",
        "add w23, w23, w11, lsl #2",
        "ldr s2, [x23]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #20]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "mov w23, #0x0",
        "add w24, w20, #0x0 (0)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x3 (3)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "add w24, w4, w7, lsl #2",
        "str s2, [x24]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #16]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x2 (2)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "sub w24, w4, #0x4 (4)",
        "add w24, w24, w5, lsl #2",
        "str s2, [x24]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x2 (2)",
        "and w24, w24, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x24, lsl #4",
        "ldr q3, [x0, #1040]",
        "strb w23, [x28, #1017]",
        "add x0, x28, x20, lsl #4",
        "str q3, [x0, #1040]",
        "add x0, x28, x24, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x2 (2)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "sub w24, w4, #0x8 (8)",
        "add w24, w24, w6, lsl #2",
        "str s2, [x24]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x1 (1)",
        "and w24, w24, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x24, lsl #4",
        "str q2, [x0, #1040]",
        "lsl w24, w21, w24",
        "orr w22, w22, w24",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #16]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "sub w24, w4, #0x4 (4)",
        "add w24, w24, w6, lsl #2",
        "str s2, [x24]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #24]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #20]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #32]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #28]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x3 (3)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x2 (2)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x3 (3)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x2 (2)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x1 (1)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "mov x3, v3.d[0]",
        "umov w4, v3.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w25, w21, w20",
        "bic w22, w22, w25",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x24, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "sub w24, w4, #0x8 (8)",
        "add w24, w24, w10, lsl #2",
        "str s2, [x24]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x3 (3)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x1 (1)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x3 (3)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x3 (3)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x1 (1)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w25, w21, w20",
        "bic w22, w22, w25",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x24, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "sub w24, w4, #0x4 (4)",
        "add w24, w24, w10, lsl #2",
        "str s2, [x24]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x0 (0)",
        "and w24, w24, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x24, lsl #4",
        "str q2, [x0, #1040]",
        "lsl w24, w21, w24",
        "orr w22, w22, w24",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x0 (0)",
        "and w24, w24, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x24, lsl #4",
        "str q2, [x0, #1040]",
        "lsl w24, w21, w24",
        "orr w22, w22, w24",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #20]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #24]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #28]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #32]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #44]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x1 (1)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #48]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x3 (3)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x1 (1)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w25, w21, w20",
        "bic w22, w22, w25",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x24, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "sub w24, w4, #0x8 (8)",
        "add w24, w24, w11, lsl #2",
        "str s2, [x24]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #48]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x1 (1)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #44]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x3 (3)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x1 (1)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "mov x3, v3.d[0]",
        "umov w4, v3.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w25, w21, w20",
        "bic w22, w22, w25",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x24, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "sub w24, w4, #0x4 (4)",
        "add w24, w24, w11, lsl #2",
        "str s2, [x24]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x0 (0)",
        "and w24, w24, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x24, lsl #4",
        "str q2, [x0, #1040]",
        "lsl w24, w21, w24",
        "orr w22, w22, w24",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x0 (0)",
        "and w24, w24, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x24, lsl #4",
        "str q2, [x0, #1040]",
        "lsl w24, w21, w24",
        "orr w22, w22, w24",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w24, w4, w5, lsl #2",
        "ldr s2, [x24]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w4, w10, lsl #2",
        "ldr s2, [x24]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w4, #0x4 (4)",
        "add w24, w24, w5, lsl #2",
        "ldr s2, [x24]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w4, #0x4 (4)",
        "add w24, w24, w10, lsl #2",
        "ldr s2, [x24]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w4, w5, lsl #2",
        "ldr s2, [x24]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w4, w10, lsl #2",
        "ldr s2, [x24]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #24]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w24, w4, #0x4 (4)",
        "add w24, w24, w5, lsl #2",
        "ldr s2, [x24]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w4, #0x4 (4)",
        "add w24, w24, w10, lsl #2",
        "ldr s2, [x24]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #28]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w24, w4, w6, lsl #2",
        "ldr s2, [x24]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w4, w11, lsl #2",
        "ldr s2, [x24]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w4, #0x4 (4)",
        "add w24, w24, w6, lsl #2",
        "ldr s2, [x24]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w4, #0x4 (4)",
        "add w24, w24, w11, lsl #2",
        "ldr s2, [x24]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #16]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w24, w4, w6, lsl #2",
        "ldr s2, [x24]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w4, w11, lsl #2",
        "ldr s2, [x24]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #32]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w24, w4, #0x4 (4)",
        "add w24, w24, w6, lsl #2",
        "ldr s2, [x24]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w4, #0x4 (4)",
        "add w24, w24, w11, lsl #2",
        "ldr s2, [x24]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #20]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x0 (0)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x3 (3)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "add w24, w4, w5, lsl #2",
        "str s2, [x24]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #16]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x2 (2)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "add w24, w4, #0x4 (4)",
        "add w24, w24, w5, lsl #2",
        "str s2, [x24]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x2 (2)",
        "and w24, w24, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x24, lsl #4",
        "ldr q3, [x0, #1040]",
        "strb w23, [x28, #1017]",
        "add x0, x28, x20, lsl #4",
        "str q3, [x0, #1040]",
        "add x0, x28, x24, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x2 (2)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "add w24, w4, w6, lsl #2",
        "str s2, [x24]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x1 (1)",
        "and w24, w24, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x24, lsl #4",
        "str q2, [x0, #1040]",
        "lsl w24, w21, w24",
        "orr w22, w22, w24",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #16]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "add w24, w4, #0x4 (4)",
        "add w24, w24, w6, lsl #2",
        "str s2, [x24]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #24]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #20]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #32]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #28]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x1 (1)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x1 (1)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #64]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "add w24, w4, w10, lsl #2",
        "str s2, [x24]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x1 (1)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #64]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "add w24, w4, #0x4 (4)",
        "add w24, w24, w10, lsl #2",
        "str s2, [x24]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x0 (0)",
        "and w24, w24, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x24, lsl #4",
        "str q2, [x0, #1040]",
        "lsl w24, w21, w24",
        "orr w22, w22, w24",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #20]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #24]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #28]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #32]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #64]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mov w24, #0x8000",
        "fmov d3, x23",
        "mov v3.d[1], x24",
        "eor v2.16b, v2.16b, v3.16b",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x1 (1)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x3 (3)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x1 (1)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "add w24, w4, w11, lsl #2",
        "str s2, [x24]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x1 (1)",
        "and w24, w24, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x24, lsl #4",
        "ldr q3, [x0, #1040]",
        "strb w23, [x28, #1017]",
        "add x0, x28, x20, lsl #4",
        "str q3, [x0, #1040]",
        "add x0, x28, x24, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x2 (2)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x1 (1)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "add w24, w4, #0x4 (4)",
        "add w24, w24, w11, lsl #2",
        "str s2, [x24]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x0 (0)",
        "and w24, w24, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x24, lsl #4",
        "str q2, [x0, #1040]",
        "lsl w24, w21, w24",
        "orr w22, w22, w24",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x0 (0)",
        "and w24, w24, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x24, lsl #4",
        "str q2, [x0, #1040]",
        "lsl w24, w21, w24",
        "orr w22, w22, w24",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w24, w4, #0x8 (8)",
        "add w24, w24, w5, lsl #2",
        "ldr s2, [x24]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w4, #0x8 (8)",
        "add w24, w24, w10, lsl #2",
        "ldr s2, [x24]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w4, #0xc (12)",
        "add w24, w24, w5, lsl #2",
        "ldr s2, [x24]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w4, #0xc (12)",
        "add w24, w24, w10, lsl #2",
        "ldr s2, [x24]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w4, #0x8 (8)",
        "add w24, w24, w5, lsl #2",
        "ldr s2, [x24]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w4, #0x8 (8)",
        "add w24, w24, w10, lsl #2",
        "ldr s2, [x24]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #24]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w24, w4, #0xc (12)",
        "add w24, w24, w5, lsl #2",
        "ldr s2, [x24]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w4, #0xc (12)",
        "add w24, w24, w10, lsl #2",
        "ldr s2, [x24]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #28]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w24, w4, #0x8 (8)",
        "add w24, w24, w11, lsl #2",
        "ldr s2, [x24]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w4, #0x8 (8)",
        "add w24, w24, w6, lsl #2",
        "ldr s2, [x24]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w4, #0xc (12)",
        "add w24, w24, w11, lsl #2",
        "ldr s2, [x24]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w4, #0xc (12)",
        "add w24, w24, w6, lsl #2",
        "ldr s2, [x24]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #16]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w24, w4, #0x8 (8)",
        "add w24, w24, w6, lsl #2",
        "ldr s2, [x24]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w4, #0x8 (8)",
        "add w24, w24, w11, lsl #2",
        "ldr s2, [x24]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #32]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w24, w4, #0xc (12)",
        "add w24, w24, w6, lsl #2",
        "ldr s2, [x24]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w4, #0xc (12)",
        "add w24, w24, w11, lsl #2",
        "ldr s2, [x24]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #20]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x0 (0)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x3 (3)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "add w24, w4, #0x8 (8)",
        "add w24, w24, w5, lsl #2",
        "str s2, [x24]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #16]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x2 (2)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "add w24, w4, #0xc (12)",
        "add w24, w24, w5, lsl #2",
        "str s2, [x24]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x2 (2)",
        "and w24, w24, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x24, lsl #4",
        "ldr q3, [x0, #1040]",
        "strb w23, [x28, #1017]",
        "add x0, x28, x20, lsl #4",
        "str q3, [x0, #1040]",
        "add x0, x28, x24, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x2 (2)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "add w24, w4, #0x8 (8)",
        "add w24, w24, w6, lsl #2",
        "str s2, [x24]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x1 (1)",
        "and w24, w24, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x24, lsl #4",
        "str q2, [x0, #1040]",
        "lsl w24, w21, w24",
        "orr w22, w22, w24",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #16]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "add w24, w4, #0xc (12)",
        "add w24, w24, w6, lsl #2",
        "str s2, [x24]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #24]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #20]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #32]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #28]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x2 (2)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x2 (2)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x4 (4)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x2 (2)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x1 (1)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "mov x3, v3.d[0]",
        "umov w4, v3.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w25, w21, w20",
        "bic w22, w22, w25",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x24, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "add w24, w4, #0x8 (8)",
        "add w24, w24, w10, lsl #2",
        "str s2, [x24]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x2 (2)",
        "and w24, w24, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x24, lsl #4",
        "ldr q3, [x0, #1040]",
        "strb w23, [x28, #1017]",
        "add x0, x28, x20, lsl #4",
        "str q3, [x0, #1040]",
        "add x0, x28, x24, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x2 (2)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x3 (3)",
        "and w24, w24, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x24, lsl #4",
        "ldr q3, [x0, #1040]",
        "strb w23, [x28, #1017]",
        "add x0, x28, x20, lsl #4",
        "str q3, [x0, #1040]",
        "add x0, x28, x24, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x1 (1)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x3 (3)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w25, w21, w20",
        "bic w22, w22, w25",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x24, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x2 (2)",
        "and w24, w24, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x24, lsl #4",
        "ldr q3, [x0, #1040]",
        "strb w23, [x28, #1017]",
        "add x0, x28, x20, lsl #4",
        "str q3, [x0, #1040]",
        "add x0, x28, x24, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "add w23, w4, #0xc (12)",
        "add w23, w23, w10, lsl #2",
        "str s2, [x23]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x0 (0)",
        "and w23, w23, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "lsl w23, w21, w23",
        "orr w22, w22, w23",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x0 (0)",
        "and w23, w23, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "lsl w23, w21, w23",
        "orr w22, w22, w23",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #20]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #24]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #28]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #32]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #48]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #44]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x3 (3)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "add w23, w4, #0x8 (8)",
        "add w23, w23, w11, lsl #2",
        "str s2, [x23]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #44]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #48]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x3 (3)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "mov x3, v3.d[0]",
        "umov w4, v3.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "add w23, w4, #0xc (12)",
        "add w23, w23, w11, lsl #2",
        "str s2, [x23]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldr w11, [x8]",
        "add x8, x8, #0x4 (4)",
        "ldr w10, [x8]",
        "add x8, x8, #0x4 (4)",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x0 (0)",
        "and w23, w23, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "lsl w23, w21, w23",
        "orr w22, w22, w23",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldr w9, [x8]",
        "add x8, x8, #0x4 (4)",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x0 (0)",
        "and w23, w23, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "lsl w23, w21, w23",
        "orr w22, w22, w23",
        "lsl w21, w21, w20",
        "bic w21, w22, w21",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldr w7, [x8]",
        "add x8, x8, #0x4 (4)",
        "mvn w27, w8",
        "adds w26, w8, #0x74 (116)",
        "strb w21, [x28, #1298]",
        "mov x8, x26"
      ]
    },
    "Block10": {
      "ExpectedInstructionCount": 8405,
      "x86Insts": [
        "push ebp",
        "mov ebp,esp",
        "sub esp,0x14",
        "mov eax,dword [ebp + 0x8]",
        "add eax,0x78",
        "fld dword [eax]",
        "mov eax,dword [ebp + 0x8]",
        "add eax,0x38",
        "fld dword [eax]",
        "fsubp",
        "fstp dword [ebp + -0x8]",
        "mov eax,dword [ebp + 0x8]",
        "add eax,0x7c",
        "fld dword [eax]",
        "mov eax,dword [ebp + 0x8]",
        "add eax,0x3c",
        "fld dword [eax]",
        "fsubp",
        "fstp dword [ebp + -0x4]",
        "mov eax,dword [ebp + 0x8]",
        "add eax,0x78",
        "mov edx,dword [ebp + 0x8]",
        "add edx,0x78",
        "fld dword [edx]",
        "mov edx,dword [ebp + 0x8]",
        "add edx,0x38",
        "fld dword [edx]",
        "faddp",
        "fstp dword [eax]",
        "mov eax,dword [ebp + 0x8]",
        "add eax,0x7c",
        "mov edx,dword [ebp + 0x8]",
        "add edx,0x7c",
        "fld dword [edx]",
        "mov edx,dword [ebp + 0x8]",
        "add edx,0x3c",
        "fld dword [edx]",
        "faddp",
        "fstp dword [eax]",
        "mov eax,dword [ebp + 0x8]",
        "lea edx,[eax + 0x38]",
        "mov eax,dword [ebp + -0x8]",
        "mov dword [edx],eax",
        "mov eax,dword [ebp + 0x8]",
        "lea edx,[eax + 0x3c]",
        "mov eax,dword [ebp + -0x4]",
        "mov dword [edx],eax",
        "mov eax,dword [ebp + 0x8]",
        "add eax,0x70",
        "fld dword [eax]",
        "mov eax,dword [ebp + 0x8]",
        "add eax,0x30",
        "fld dword [eax]",
        "fsubp",
        "fstp dword [ebp + -0x8]",
        "mov eax,dword [ebp + 0x8]",
        "add eax,0x74",
        "fld dword [eax]",
        "mov eax,dword [ebp + 0x8]",
        "add eax,0x34",
        "fld dword [eax]",
        "fsubp",
        "fstp dword [ebp + -0x4]",
        "mov eax,dword [ebp + 0x8]",
        "add eax,0x70",
        "mov edx,dword [ebp + 0x8]",
        "add edx,0x70",
        "fld dword [edx]",
        "mov edx,dword [ebp + 0x8]",
        "add edx,0x30",
        "fld dword [edx]",
        "faddp",
        "fstp dword [eax]",
        "mov eax,dword [ebp + 0x8]",
        "add eax,0x74",
        "mov edx,dword [ebp + 0x8]",
        "add edx,0x74",
        "fld dword [edx]",
        "mov edx,dword [ebp + 0x8]",
        "add edx,0x34",
        "fld dword [edx]",
        "faddp",
        "fstp dword [eax]",
        "mov eax,dword [ebp + 0x8]",
        "add eax,0x30",
        "fld dword [ebp + -0x8]",
        "fld dword [0x08553140]",
        "fmulp",
        "fld dword [ebp + -0x4]",
        "fld dword [0x08553144]",
        "fmulp",
        "faddp",
        "fstp dword [eax]",
        "mov eax,dword [ebp + 0x8]",
        "add eax,0x34",
        "fld dword [ebp + -0x8]",
        "fld dword [0x08553148]",
        "fmulp",
        "fld dword [ebp + -0x4]",
        "fld dword [0x08553140]",
        "fmulp",
        "faddp",
        "fstp dword [eax]",
        "mov eax,dword [ebp + 0x8]",
        "add eax,0x68",
        "fld dword [eax]",
        "mov eax,dword [ebp + 0x8]",
        "add eax,0x28",
        "fld dword [eax]",
        "fsubp",
        "fstp dword [ebp + -0x8]",
        "mov eax,dword [ebp + 0x8]",
        "add eax,0x6c",
        "fld dword [eax]",
        "mov eax,dword [ebp + 0x8]",
        "add eax,0x2c",
        "fld dword [eax]",
        "fsubp",
        "fstp dword [ebp + -0x4]",
        "mov eax,dword [ebp + 0x8]",
        "add eax,0x68",
        "mov edx,dword [ebp + 0x8]",
        "add edx,0x68",
        "fld dword [edx]",
        "mov edx,dword [ebp + 0x8]",
        "add edx,0x28",
        "fld dword [edx]",
        "faddp",
        "fstp dword [eax]",
        "mov eax,dword [ebp + 0x8]",
        "add eax,0x6c",
        "mov edx,dword [ebp + 0x8]",
        "add edx,0x6c",
        "fld dword [edx]",
        "mov edx,dword [ebp + 0x8]",
        "add edx,0x2c",
        "fld dword [edx]",
        "faddp",
        "fstp dword [eax]",
        "mov eax,dword [ebp + 0x8]",
        "add eax,0x28",
        "fld dword [ebp + -0x8]",
        "fsub dword [ebp + -0x4]",
        "fld dword [0x0855313c]",
        "fmulp",
        "fstp dword [eax]",
        "mov eax,dword [ebp + 0x8]",
        "add eax,0x2c",
        "fld dword [ebp + -0x8]",
        "fadd dword [ebp + -0x4]",
        "fld dword [0x0855313c]",
        "fmulp",
        "fstp dword [eax]",
        "mov eax,dword [ebp + 0x8]",
        "add eax,0x60",
        "fld dword [eax]",
        "mov eax,dword [ebp + 0x8]",
        "add eax,0x20",
        "fld dword [eax]",
        "fsubp",
        "fstp dword [ebp + -0x8]",
        "mov eax,dword [ebp + 0x8]",
        "add eax,0x64",
        "fld dword [eax]",
        "mov eax,dword [ebp + 0x8]",
        "add eax,0x24",
        "fld dword [eax]",
        "fsubp",
        "fstp dword [ebp + -0x4]",
        "mov eax,dword [ebp + 0x8]",
        "add eax,0x60",
        "mov edx,dword [ebp + 0x8]",
        "add edx,0x60",
        "fld dword [edx]",
        "mov edx,dword [ebp + 0x8]",
        "add edx,0x20",
        "fld dword [edx]",
        "faddp",
        "fstp dword [eax]",
        "mov eax,dword [ebp + 0x8]",
        "add eax,0x64",
        "mov edx,dword [ebp + 0x8]",
        "add edx,0x64",
        "fld dword [edx]",
        "mov edx,dword [ebp + 0x8]",
        "add edx,0x24",
        "fld dword [edx]",
        "faddp",
        "fstp dword [eax]",
        "mov eax,dword [ebp + 0x8]",
        "add eax,0x20",
        "fld dword [ebp + -0x8]",
        "fld dword [0x08553148]",
        "fmulp",
        "fld dword [ebp + -0x4]",
        "fld dword [0x0855314c]",
        "fmulp",
        "faddp",
        "fstp dword [eax]",
        "mov eax,dword [ebp + 0x8]",
        "add eax,0x24",
        "fld dword [ebp + -0x4]",
        "fld dword [0x08553148]",
        "fmulp",
        "fld dword [ebp + -0x8]",
        "fld dword [0x08553140]",
        "fmulp",
        "faddp",
        "fstp dword [eax]",
        "mov eax,dword [ebp + 0x8]",
        "add eax,0x58",
        "fld dword [eax]",
        "mov eax,dword [ebp + 0x8]",
        "add eax,0x18",
        "fld dword [eax]",
        "fsubp",
        "fstp dword [ebp + -0x8]",
        "mov eax,dword [ebp + 0x8]",
        "add eax,0x1c",
        "fld dword [eax]",
        "mov eax,dword [ebp + 0x8]",
        "add eax,0x5c",
        "fld dword [eax]",
        "fsubp",
        "fstp dword [ebp + -0x4]",
        "mov eax,dword [ebp + 0x8]",
        "add eax,0x58",
        "mov edx,dword [ebp + 0x8]",
        "add edx,0x58",
        "fld dword [edx]",
        "mov edx,dword [ebp + 0x8]",
        "add edx,0x18",
        "fld dword [edx]",
        "faddp",
        "fstp dword [eax]",
        "mov eax,dword [ebp + 0x8]",
        "add eax,0x5c",
        "mov edx,dword [ebp + 0x8]",
        "add edx,0x5c",
        "fld dword [edx]",
        "mov edx,dword [ebp + 0x8]",
        "add edx,0x1c",
        "fld dword [edx]",
        "faddp",
        "fstp dword [eax]",
        "mov eax,dword [ebp + 0x8]",
        "lea edx,[eax + 0x18]",
        "mov eax,dword [ebp + -0x4]",
        "mov dword [edx],eax",
        "mov eax,dword [ebp + 0x8]",
        "lea edx,[eax + 0x1c]",
        "mov eax,dword [ebp + -0x8]",
        "mov dword [edx],eax",
        "mov eax,dword [ebp + 0x8]",
        "add eax,0x10",
        "fld dword [eax]",
        "mov eax,dword [ebp + 0x8]",
        "add eax,0x50",
        "fld dword [eax]",
        "fsubp",
        "fstp dword [ebp + -0x8]",
        "mov eax,dword [ebp + 0x8]",
        "add eax,0x14",
        "fld dword [eax]",
        "mov eax,dword [ebp + 0x8]",
        "add eax,0x54",
        "fld dword [eax]",
        "fsubp",
        "fstp dword [ebp + -0x4]",
        "mov eax,dword [ebp + 0x8]",
        "add eax,0x50",
        "mov edx,dword [ebp + 0x8]",
        "add edx,0x50",
        "fld dword [edx]",
        "mov edx,dword [ebp + 0x8]",
        "add edx,0x10",
        "fld dword [edx]",
        "faddp",
        "fstp dword [eax]",
        "mov eax,dword [ebp + 0x8]",
        "add eax,0x54",
        "mov edx,dword [ebp + 0x8]",
        "add edx,0x54",
        "fld dword [edx]",
        "mov edx,dword [ebp + 0x8]",
        "add edx,0x14",
        "fld dword [edx]",
        "faddp",
        "fstp dword [eax]",
        "mov eax,dword [ebp + 0x8]",
        "add eax,0x10",
        "fld dword [ebp + -0x4]",
        "fld dword [0x08553140]",
        "fmulp",
        "fld dword [ebp + -0x8]",
        "fld dword [0x08553148]",
        "fmulp",
        "faddp",
        "fstp dword [eax]",
        "mov eax,dword [ebp + 0x8]",
        "add eax,0x14",
        "fld dword [ebp + -0x4]",
        "fld dword [0x08553148]",
        "fmulp",
        "fld dword [ebp + -0x8]",
        "fld dword [0x0855314c]",
        "fmulp",
        "faddp",
        "fstp dword [eax]",
        "mov eax,dword [ebp + 0x8]",
        "add eax,0x8",
        "fld dword [eax]",
        "mov eax,dword [ebp + 0x8]",
        "add eax,0x48",
        "fld dword [eax]",
        "fsubp",
        "fstp dword [ebp + -0x8]",
        "mov eax,dword [ebp + 0x8]",
        "add eax,0xc",
        "fld dword [eax]",
        "mov eax,dword [ebp + 0x8]",
        "add eax,0x4c",
        "fld dword [eax]",
        "fsubp",
        "fstp dword [ebp + -0x4]",
        "mov eax,dword [ebp + 0x8]",
        "add eax,0x48",
        "mov edx,dword [ebp + 0x8]",
        "add edx,0x48",
        "fld dword [edx]",
        "mov edx,dword [ebp + 0x8]",
        "add edx,0x8",
        "fld dword [edx]",
        "faddp",
        "fstp dword [eax]",
        "mov eax,dword [ebp + 0x8]",
        "add eax,0x4c",
        "mov edx,dword [ebp + 0x8]",
        "add edx,0x4c",
        "fld dword [edx]",
        "mov edx,dword [ebp + 0x8]",
        "add edx,0xc",
        "fld dword [edx]",
        "faddp",
        "fstp dword [eax]",
        "mov eax,dword [ebp + 0x8]",
        "add eax,0x8",
        "fld dword [ebp + -0x4]",
        "fadd dword [ebp + -0x8]",
        "fld dword [0x0855313c]",
        "fmulp",
        "fstp dword [eax]",
        "mov eax,dword [ebp + 0x8]",
        "add eax,0xc",
        "fld dword [ebp + -0x4]",
        "fsub dword [ebp + -0x8]",
        "fld dword [0x0855313c]",
        "fmulp",
        "fstp dword [eax]",
        "mov eax,dword [ebp + 0x8]",
        "fld dword [eax]",
        "mov eax,dword [ebp + 0x8]",
        "add eax,0x40",
        "fld dword [eax]",
        "fsubp",
        "fstp dword [ebp + -0x8]",
        "mov eax,dword [ebp + 0x8]",
        "add eax,0x4",
        "fld dword [eax]",
        "mov eax,dword [ebp + 0x8]",
        "add eax,0x44",
        "fld dword [eax]",
        "fsubp",
        "fstp dword [ebp + -0x4]",
        "mov eax,dword [ebp + 0x8]",
        "lea edx,[eax + 0x40]",
        "mov eax,dword [ebp + 0x8]",
        "add eax,0x40",
        "fld dword [eax]",
        "mov eax,dword [ebp + 0x8]",
        "fld dword [eax]",
        "faddp",
        "fstp dword [edx]",
        "mov eax,dword [ebp + 0x8]",
        "add eax,0x44",
        "mov edx,dword [ebp + 0x8]",
        "add edx,0x44",
        "fld dword [edx]",
        "mov edx,dword [ebp + 0x8]",
        "add edx,0x4",
        "fld dword [edx]",
        "faddp",
        "fstp dword [eax]",
        "fld dword [ebp + -0x4]",
        "fld dword [0x08553148]",
        "fmulp",
        "fld dword [ebp + -0x8]",
        "fld dword [0x08553140]",
        "fmulp",
        "faddp",
        "mov eax,dword [ebp + 0x8]",
        "fstp dword [eax]",
        "mov eax,dword [ebp + 0x8]",
        "add eax,0x4",
        "fld dword [ebp + -0x4]",
        "fld dword [0x08553140]",
        "fmulp",
        "fld dword [ebp + -0x8]",
        "fld dword [0x08553144]",
        "fmulp",
        "faddp",
        "fstp dword [eax]",
        "mov eax,dword [ebp + 0x8]",
        "mov dword [esp],eax",
        "call 0x0816de98",
        "mov eax,dword [ebp + 0x8]",
        "add eax,0x40",
        "mov dword [esp],eax",
        "call 0x0816de98",
        "leave"
      ],
      "ExpectedArm64ASM": [
        "str w9, [x8, #-4]!",
        "mov x9, x8",
        "sub w8, w8, #0x14 (20)",
        "ldr w4, [x9, #8]",
        "add w4, w4, #0x78 (120)",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "mov w21, #0x1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "ldrb w22, [x28, #1298]",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #8]",
        "add w4, w4, #0x38 (56)",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "mov x3, v3.d[0]",
        "umov w4, v3.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "mov x23, #0xfffffffffffffff8",
        "str s2, [x9, w23, sxtw]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldr w4, [x9, #8]",
        "add w4, w4, #0x7c (124)",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #8]",
        "add w4, w4, #0x3c (60)",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x1 (1)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "mov x3, v3.d[0]",
        "umov w4, v3.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w25, w21, w20",
        "bic w22, w22, w25",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x24, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "mov x24, #0xfffffffffffffffc",
        "str s2, [x9, w24, sxtw]",
        "lsl w25, w21, w20",
        "bic w22, w22, w25",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldr w4, [x9, #8]",
        "add w4, w4, #0x78 (120)",
        "ldr w6, [x9, #8]",
        "add w6, w6, #0x78 (120)",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x6]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w25, w21, w20",
        "orr w22, w22, w25",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w6, [x9, #8]",
        "add w6, w6, #0x38 (56)",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x6]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w25, w21, w20",
        "orr w22, w22, w25",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w25, w20, #0x1 (1)",
        "and w25, w25, #0x7",
        "add x0, x28, x25, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w12, w21, w20",
        "bic w22, w22, w12",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x25, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x4]",
        "lsl w25, w21, w20",
        "bic w22, w22, w25",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldr w4, [x9, #8]",
        "add w4, w4, #0x7c (124)",
        "ldr w6, [x9, #8]",
        "add w6, w6, #0x7c (124)",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x6]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w25, w21, w20",
        "orr w22, w22, w25",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w6, [x9, #8]",
        "add w6, w6, #0x3c (60)",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x6]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w25, w21, w20",
        "orr w22, w22, w25",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w25, w20, #0x1 (1)",
        "and w25, w25, #0x7",
        "add x0, x28, x25, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w12, w21, w20",
        "bic w22, w22, w12",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x25, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x4]",
        "lsl w25, w21, w20",
        "bic w22, w22, w25",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldr w4, [x9, #8]",
        "add w6, w4, #0x38 (56)",
        "ldr w4, [x9, w23, sxtw]",
        "str w4, [x6]",
        "ldr w4, [x9, #8]",
        "add w6, w4, #0x3c (60)",
        "ldr w4, [x9, w24, sxtw]",
        "str w4, [x6]",
        "ldr w4, [x9, #8]",
        "add w4, w4, #0x70 (112)",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w25, w21, w20",
        "orr w22, w22, w25",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #8]",
        "add w4, w4, #0x30 (48)",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w25, w21, w20",
        "orr w22, w22, w25",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w25, w20, #0x1 (1)",
        "and w25, w25, #0x7",
        "add x0, x28, x25, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "mov x3, v3.d[0]",
        "umov w4, v3.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w12, w21, w20",
        "bic w22, w22, w12",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x25, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x9, w23, sxtw]",
        "lsl w25, w21, w20",
        "bic w22, w22, w25",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldr w4, [x9, #8]",
        "add w4, w4, #0x74 (116)",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w25, w21, w20",
        "orr w22, w22, w25",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #8]",
        "add w4, w4, #0x34 (52)",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w25, w21, w20",
        "orr w22, w22, w25",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w25, w20, #0x1 (1)",
        "and w25, w25, #0x7",
        "add x0, x28, x25, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "mov x3, v3.d[0]",
        "umov w4, v3.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w12, w21, w20",
        "bic w22, w22, w12",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x25, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x9, w24, sxtw]",
        "lsl w25, w21, w20",
        "bic w22, w22, w25",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldr w4, [x9, #8]",
        "add w4, w4, #0x70 (112)",
        "ldr w6, [x9, #8]",
        "add w6, w6, #0x70 (112)",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x6]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w25, w21, w20",
        "orr w22, w22, w25",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w6, [x9, #8]",
        "add w6, w6, #0x30 (48)",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x6]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w25, w21, w20",
        "orr w22, w22, w25",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w25, w20, #0x1 (1)",
        "and w25, w25, #0x7",
        "add x0, x28, x25, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w12, w21, w20",
        "bic w22, w22, w12",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x25, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x4]",
        "lsl w25, w21, w20",
        "bic w22, w22, w25",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldr w4, [x9, #8]",
        "add w4, w4, #0x74 (116)",
        "ldr w6, [x9, #8]",
        "add w6, w6, #0x74 (116)",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x6]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w25, w21, w20",
        "orr w22, w22, w25",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w6, [x9, #8]",
        "add w6, w6, #0x34 (52)",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x6]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w25, w21, w20",
        "orr w22, w22, w25",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w25, w20, #0x1 (1)",
        "and w25, w25, #0x7",
        "add x0, x28, x25, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w12, w21, w20",
        "bic w22, w22, w12",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x25, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x4]",
        "lsl w25, w21, w20",
        "bic w22, w22, w25",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldr w4, [x9, #8]",
        "add w4, w4, #0x30 (48)",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x9, w23, sxtw]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w25, w21, w20",
        "orr w22, w22, w25",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "mov w25, #0x3140",
        "movk w25, #0x855, lsl #16",
        "ldr s2, [x25]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w12, w21, w20",
        "orr w22, w22, w12",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w12, w20, #0x1 (1)",
        "and w12, w12, #0x7",
        "add x0, x28, x12, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w13, w21, w20",
        "bic w22, w22, w13",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x12, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x9, w24, sxtw]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w12, w21, w20",
        "orr w22, w22, w12",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "mov w12, #0x3144",
        "movk w12, #0x855, lsl #16",
        "ldr s2, [x12]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w13, w21, w20",
        "orr w22, w22, w13",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w13, w20, #0x1 (1)",
        "and w13, w13, #0x7",
        "add x0, x28, x13, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w14, w21, w20",
        "bic w22, w22, w14",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x13, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w13, w20, #0x1 (1)",
        "and w13, w13, #0x7",
        "add x0, x28, x13, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w14, w21, w20",
        "bic w22, w22, w14",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x13, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x4]",
        "lsl w13, w21, w20",
        "bic w22, w22, w13",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldr w4, [x9, #8]",
        "add w4, w4, #0x34 (52)",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x9, w23, sxtw]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w13, w21, w20",
        "orr w22, w22, w13",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "mov w13, #0x3148",
        "movk w13, #0x855, lsl #16",
        "ldr s2, [x13]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w14, w21, w20",
        "orr w22, w22, w14",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w14, w20, #0x1 (1)",
        "and w14, w14, #0x7",
        "add x0, x28, x14, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w15, w21, w20",
        "bic w22, w22, w15",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x14, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x9, w24, sxtw]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w14, w21, w20",
        "orr w22, w22, w14",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x25]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w14, w21, w20",
        "orr w22, w22, w14",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w14, w20, #0x1 (1)",
        "and w14, w14, #0x7",
        "add x0, x28, x14, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w15, w21, w20",
        "bic w22, w22, w15",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x14, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w14, w20, #0x1 (1)",
        "and w14, w14, #0x7",
        "add x0, x28, x14, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w15, w21, w20",
        "bic w22, w22, w15",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x14, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x4]",
        "lsl w14, w21, w20",
        "bic w22, w22, w14",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldr w4, [x9, #8]",
        "add w4, w4, #0x68 (104)",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w14, w21, w20",
        "orr w22, w22, w14",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #8]",
        "add w4, w4, #0x28 (40)",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w14, w21, w20",
        "orr w22, w22, w14",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w14, w20, #0x1 (1)",
        "and w14, w14, #0x7",
        "add x0, x28, x14, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "mov x3, v3.d[0]",
        "umov w4, v3.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w15, w21, w20",
        "bic w22, w22, w15",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x14, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x9, w23, sxtw]",
        "lsl w14, w21, w20",
        "bic w22, w22, w14",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldr w4, [x9, #8]",
        "add w4, w4, #0x6c (108)",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w14, w21, w20",
        "orr w22, w22, w14",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #8]",
        "add w4, w4, #0x2c (44)",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w14, w21, w20",
        "orr w22, w22, w14",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w14, w20, #0x1 (1)",
        "and w14, w14, #0x7",
        "add x0, x28, x14, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "mov x3, v3.d[0]",
        "umov w4, v3.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w15, w21, w20",
        "bic w22, w22, w15",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x14, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x9, w24, sxtw]",
        "lsl w14, w21, w20",
        "bic w22, w22, w14",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldr w4, [x9, #8]",
        "add w4, w4, #0x68 (104)",
        "ldr w6, [x9, #8]",
        "add w6, w6, #0x68 (104)",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x6]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w14, w21, w20",
        "orr w22, w22, w14",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w6, [x9, #8]",
        "add w6, w6, #0x28 (40)",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x6]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w14, w21, w20",
        "orr w22, w22, w14",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w14, w20, #0x1 (1)",
        "and w14, w14, #0x7",
        "add x0, x28, x14, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w15, w21, w20",
        "bic w22, w22, w15",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x14, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x4]",
        "lsl w14, w21, w20",
        "bic w22, w22, w14",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldr w4, [x9, #8]",
        "add w4, w4, #0x6c (108)",
        "ldr w6, [x9, #8]",
        "add w6, w6, #0x6c (108)",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x6]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w14, w21, w20",
        "orr w22, w22, w14",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w6, [x9, #8]",
        "add w6, w6, #0x2c (44)",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x6]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w14, w21, w20",
        "orr w22, w22, w14",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w14, w20, #0x1 (1)",
        "and w14, w14, #0x7",
        "add x0, x28, x14, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w15, w21, w20",
        "bic w22, w22, w15",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x14, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x4]",
        "lsl w14, w21, w20",
        "bic w22, w22, w14",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldr w4, [x9, #8]",
        "add w4, w4, #0x28 (40)",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x9, w23, sxtw]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w14, w21, w20",
        "orr w22, w22, w14",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x9, w24, sxtw]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "mov w14, #0x313c",
        "movk w14, #0x855, lsl #16",
        "ldr s2, [x14]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w15, w21, w20",
        "orr w22, w22, w15",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w15, w20, #0x1 (1)",
        "and w15, w15, #0x7",
        "add x0, x28, x15, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w16, w21, w20",
        "bic w22, w22, w16",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x15, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x4]",
        "lsl w15, w21, w20",
        "bic w22, w22, w15",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldr w4, [x9, #8]",
        "add w4, w4, #0x2c (44)",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x9, w23, sxtw]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w15, w21, w20",
        "orr w22, w22, w15",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x9, w24, sxtw]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x14]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w15, w21, w20",
        "orr w22, w22, w15",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w15, w20, #0x1 (1)",
        "and w15, w15, #0x7",
        "add x0, x28, x15, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w16, w21, w20",
        "bic w22, w22, w16",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x15, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x4]",
        "lsl w15, w21, w20",
        "bic w22, w22, w15",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldr w4, [x9, #8]",
        "add w4, w4, #0x60 (96)",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w15, w21, w20",
        "orr w22, w22, w15",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #8]",
        "add w4, w4, #0x20 (32)",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w15, w21, w20",
        "orr w22, w22, w15",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w15, w20, #0x1 (1)",
        "and w15, w15, #0x7",
        "add x0, x28, x15, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "mov x3, v3.d[0]",
        "umov w4, v3.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w16, w21, w20",
        "bic w22, w22, w16",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x15, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x9, w23, sxtw]",
        "lsl w15, w21, w20",
        "bic w22, w22, w15",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldr w4, [x9, #8]",
        "add w4, w4, #0x64 (100)",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w15, w21, w20",
        "orr w22, w22, w15",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #8]",
        "add w4, w4, #0x24 (36)",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w15, w21, w20",
        "orr w22, w22, w15",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w15, w20, #0x1 (1)",
        "and w15, w15, #0x7",
        "add x0, x28, x15, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "mov x3, v3.d[0]",
        "umov w4, v3.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w16, w21, w20",
        "bic w22, w22, w16",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x15, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x9, w24, sxtw]",
        "lsl w15, w21, w20",
        "bic w22, w22, w15",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldr w4, [x9, #8]",
        "add w4, w4, #0x60 (96)",
        "ldr w6, [x9, #8]",
        "add w6, w6, #0x60 (96)",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x6]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w15, w21, w20",
        "orr w22, w22, w15",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w6, [x9, #8]",
        "add w6, w6, #0x20 (32)",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x6]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w15, w21, w20",
        "orr w22, w22, w15",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w15, w20, #0x1 (1)",
        "and w15, w15, #0x7",
        "add x0, x28, x15, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w16, w21, w20",
        "bic w22, w22, w16",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x15, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x4]",
        "lsl w15, w21, w20",
        "bic w22, w22, w15",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldr w4, [x9, #8]",
        "add w4, w4, #0x64 (100)",
        "ldr w6, [x9, #8]",
        "add w6, w6, #0x64 (100)",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x6]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w15, w21, w20",
        "orr w22, w22, w15",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w6, [x9, #8]",
        "add w6, w6, #0x24 (36)",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x6]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w15, w21, w20",
        "orr w22, w22, w15",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w15, w20, #0x1 (1)",
        "and w15, w15, #0x7",
        "add x0, x28, x15, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w16, w21, w20",
        "bic w22, w22, w16",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x15, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x4]",
        "lsl w15, w21, w20",
        "bic w22, w22, w15",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldr w4, [x9, #8]",
        "add w4, w4, #0x20 (32)",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x9, w23, sxtw]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w15, w21, w20",
        "orr w22, w22, w15",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x13]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w15, w21, w20",
        "orr w22, w22, w15",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w15, w20, #0x1 (1)",
        "and w15, w15, #0x7",
        "add x0, x28, x15, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w16, w21, w20",
        "bic w22, w22, w16",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x15, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x9, w24, sxtw]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w15, w21, w20",
        "orr w22, w22, w15",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "mov w15, #0x314c",
        "movk w15, #0x855, lsl #16",
        "ldr s2, [x15]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w16, w21, w20",
        "orr w22, w22, w16",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w16, w20, #0x1 (1)",
        "and w16, w16, #0x7",
        "add x0, x28, x16, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w17, w21, w20",
        "bic w22, w22, w17",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x16, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w16, w20, #0x1 (1)",
        "and w16, w16, #0x7",
        "add x0, x28, x16, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w17, w21, w20",
        "bic w22, w22, w17",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x16, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x4]",
        "lsl w16, w21, w20",
        "bic w22, w22, w16",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldr w4, [x9, #8]",
        "add w4, w4, #0x24 (36)",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x9, w24, sxtw]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w16, w21, w20",
        "orr w22, w22, w16",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x13]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w16, w21, w20",
        "orr w22, w22, w16",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w16, w20, #0x1 (1)",
        "and w16, w16, #0x7",
        "add x0, x28, x16, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w17, w21, w20",
        "bic w22, w22, w17",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x16, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x9, w23, sxtw]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w16, w21, w20",
        "orr w22, w22, w16",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x25]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w16, w21, w20",
        "orr w22, w22, w16",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w16, w20, #0x1 (1)",
        "and w16, w16, #0x7",
        "add x0, x28, x16, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w17, w21, w20",
        "bic w22, w22, w17",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x16, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w16, w20, #0x1 (1)",
        "and w16, w16, #0x7",
        "add x0, x28, x16, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w17, w21, w20",
        "bic w22, w22, w17",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x16, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x4]",
        "lsl w16, w21, w20",
        "bic w22, w22, w16",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldr w4, [x9, #8]",
        "add w4, w4, #0x58 (88)",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w16, w21, w20",
        "orr w22, w22, w16",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #8]",
        "add w4, w4, #0x18 (24)",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w16, w21, w20",
        "orr w22, w22, w16",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w16, w20, #0x1 (1)",
        "and w16, w16, #0x7",
        "add x0, x28, x16, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "mov x3, v3.d[0]",
        "umov w4, v3.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w17, w21, w20",
        "bic w22, w22, w17",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x16, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x9, w23, sxtw]",
        "lsl w16, w21, w20",
        "bic w22, w22, w16",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldr w4, [x9, #8]",
        "add w4, w4, #0x1c (28)",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w16, w21, w20",
        "orr w22, w22, w16",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #8]",
        "add w4, w4, #0x5c (92)",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w16, w21, w20",
        "orr w22, w22, w16",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w16, w20, #0x1 (1)",
        "and w16, w16, #0x7",
        "add x0, x28, x16, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "mov x3, v3.d[0]",
        "umov w4, v3.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w17, w21, w20",
        "bic w22, w22, w17",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x16, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x9, w24, sxtw]",
        "lsl w16, w21, w20",
        "bic w22, w22, w16",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldr w4, [x9, #8]",
        "add w4, w4, #0x58 (88)",
        "ldr w6, [x9, #8]",
        "add w6, w6, #0x58 (88)",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x6]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w16, w21, w20",
        "orr w22, w22, w16",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w6, [x9, #8]",
        "add w6, w6, #0x18 (24)",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x6]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w16, w21, w20",
        "orr w22, w22, w16",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w16, w20, #0x1 (1)",
        "and w16, w16, #0x7",
        "add x0, x28, x16, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w17, w21, w20",
        "bic w22, w22, w17",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x16, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x4]",
        "lsl w16, w21, w20",
        "bic w22, w22, w16",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldr w4, [x9, #8]",
        "add w4, w4, #0x5c (92)",
        "ldr w6, [x9, #8]",
        "add w6, w6, #0x5c (92)",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x6]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w16, w21, w20",
        "orr w22, w22, w16",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w6, [x9, #8]",
        "add w6, w6, #0x1c (28)",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x6]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w16, w21, w20",
        "orr w22, w22, w16",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w16, w20, #0x1 (1)",
        "and w16, w16, #0x7",
        "add x0, x28, x16, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w17, w21, w20",
        "bic w22, w22, w17",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x16, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x4]",
        "lsl w16, w21, w20",
        "bic w22, w22, w16",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldr w4, [x9, #8]",
        "add w6, w4, #0x18 (24)",
        "ldr w4, [x9, w24, sxtw]",
        "str w4, [x6]",
        "ldr w4, [x9, #8]",
        "add w6, w4, #0x1c (28)",
        "ldr w4, [x9, w23, sxtw]",
        "str w4, [x6]",
        "ldr w4, [x9, #8]",
        "add w4, w4, #0x10 (16)",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w16, w21, w20",
        "orr w22, w22, w16",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #8]",
        "add w4, w4, #0x50 (80)",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w16, w21, w20",
        "orr w22, w22, w16",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w16, w20, #0x1 (1)",
        "and w16, w16, #0x7",
        "add x0, x28, x16, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "mov x3, v3.d[0]",
        "umov w4, v3.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w17, w21, w20",
        "bic w22, w22, w17",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x16, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x9, w23, sxtw]",
        "lsl w16, w21, w20",
        "bic w22, w22, w16",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldr w4, [x9, #8]",
        "add w4, w4, #0x14 (20)",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w16, w21, w20",
        "orr w22, w22, w16",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #8]",
        "add w4, w4, #0x54 (84)",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w16, w21, w20",
        "orr w22, w22, w16",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w16, w20, #0x1 (1)",
        "and w16, w16, #0x7",
        "add x0, x28, x16, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "mov x3, v3.d[0]",
        "umov w4, v3.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w17, w21, w20",
        "bic w22, w22, w17",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x16, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x9, w24, sxtw]",
        "lsl w16, w21, w20",
        "bic w22, w22, w16",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldr w4, [x9, #8]",
        "add w4, w4, #0x50 (80)",
        "ldr w6, [x9, #8]",
        "add w6, w6, #0x50 (80)",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x6]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w16, w21, w20",
        "orr w22, w22, w16",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w6, [x9, #8]",
        "add w6, w6, #0x10 (16)",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x6]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w16, w21, w20",
        "orr w22, w22, w16",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w16, w20, #0x1 (1)",
        "and w16, w16, #0x7",
        "add x0, x28, x16, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w17, w21, w20",
        "bic w22, w22, w17",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x16, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x4]",
        "lsl w16, w21, w20",
        "bic w22, w22, w16",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldr w4, [x9, #8]",
        "add w4, w4, #0x54 (84)",
        "ldr w6, [x9, #8]",
        "add w6, w6, #0x54 (84)",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x6]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w16, w21, w20",
        "orr w22, w22, w16",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w6, [x9, #8]",
        "add w6, w6, #0x14 (20)",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x6]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w16, w21, w20",
        "orr w22, w22, w16",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w16, w20, #0x1 (1)",
        "and w16, w16, #0x7",
        "add x0, x28, x16, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w17, w21, w20",
        "bic w22, w22, w17",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x16, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x4]",
        "lsl w16, w21, w20",
        "bic w22, w22, w16",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldr w4, [x9, #8]",
        "add w4, w4, #0x10 (16)",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x9, w24, sxtw]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w16, w21, w20",
        "orr w22, w22, w16",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x25]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w16, w21, w20",
        "orr w22, w22, w16",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w16, w20, #0x1 (1)",
        "and w16, w16, #0x7",
        "add x0, x28, x16, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w17, w21, w20",
        "bic w22, w22, w17",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x16, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x9, w23, sxtw]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w16, w21, w20",
        "orr w22, w22, w16",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x13]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w16, w21, w20",
        "orr w22, w22, w16",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w16, w20, #0x1 (1)",
        "and w16, w16, #0x7",
        "add x0, x28, x16, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w17, w21, w20",
        "bic w22, w22, w17",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x16, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w16, w20, #0x1 (1)",
        "and w16, w16, #0x7",
        "add x0, x28, x16, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w17, w21, w20",
        "bic w22, w22, w17",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x16, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x4]",
        "lsl w16, w21, w20",
        "bic w22, w22, w16",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldr w4, [x9, #8]",
        "add w4, w4, #0x14 (20)",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x9, w24, sxtw]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w16, w21, w20",
        "orr w22, w22, w16",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x13]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w16, w21, w20",
        "orr w22, w22, w16",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w16, w20, #0x1 (1)",
        "and w16, w16, #0x7",
        "add x0, x28, x16, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w17, w21, w20",
        "bic w22, w22, w17",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x16, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x9, w23, sxtw]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w16, w21, w20",
        "orr w22, w22, w16",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x15]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w15, w21, w20",
        "orr w22, w22, w15",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w15, w20, #0x1 (1)",
        "and w15, w15, #0x7",
        "add x0, x28, x15, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w16, w21, w20",
        "bic w22, w22, w16",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x15, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w15, w20, #0x1 (1)",
        "and w15, w15, #0x7",
        "add x0, x28, x15, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w16, w21, w20",
        "bic w22, w22, w16",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x15, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x4]",
        "lsl w15, w21, w20",
        "bic w22, w22, w15",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldr w4, [x9, #8]",
        "add w4, w4, #0x8 (8)",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w15, w21, w20",
        "orr w22, w22, w15",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #8]",
        "add w4, w4, #0x48 (72)",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w15, w21, w20",
        "orr w22, w22, w15",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w15, w20, #0x1 (1)",
        "and w15, w15, #0x7",
        "add x0, x28, x15, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "mov x3, v3.d[0]",
        "umov w4, v3.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w16, w21, w20",
        "bic w22, w22, w16",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x15, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x9, w23, sxtw]",
        "lsl w15, w21, w20",
        "bic w22, w22, w15",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldr w4, [x9, #8]",
        "add w4, w4, #0xc (12)",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w15, w21, w20",
        "orr w22, w22, w15",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #8]",
        "add w4, w4, #0x4c (76)",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w15, w21, w20",
        "orr w22, w22, w15",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w15, w20, #0x1 (1)",
        "and w15, w15, #0x7",
        "add x0, x28, x15, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "mov x3, v3.d[0]",
        "umov w4, v3.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w16, w21, w20",
        "bic w22, w22, w16",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x15, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x9, w24, sxtw]",
        "lsl w15, w21, w20",
        "bic w22, w22, w15",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldr w4, [x9, #8]",
        "add w4, w4, #0x48 (72)",
        "ldr w6, [x9, #8]",
        "add w6, w6, #0x48 (72)",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x6]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w15, w21, w20",
        "orr w22, w22, w15",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w6, [x9, #8]",
        "add w6, w6, #0x8 (8)",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x6]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w15, w21, w20",
        "orr w22, w22, w15",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w15, w20, #0x1 (1)",
        "and w15, w15, #0x7",
        "add x0, x28, x15, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w16, w21, w20",
        "bic w22, w22, w16",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x15, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x4]",
        "lsl w15, w21, w20",
        "bic w22, w22, w15",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldr w4, [x9, #8]",
        "add w4, w4, #0x4c (76)",
        "ldr w6, [x9, #8]",
        "add w6, w6, #0x4c (76)",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x6]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w15, w21, w20",
        "orr w22, w22, w15",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w6, [x9, #8]",
        "add w6, w6, #0xc (12)",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x6]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w15, w21, w20",
        "orr w22, w22, w15",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w15, w20, #0x1 (1)",
        "and w15, w15, #0x7",
        "add x0, x28, x15, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w16, w21, w20",
        "bic w22, w22, w16",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x15, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x4]",
        "lsl w15, w21, w20",
        "bic w22, w22, w15",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldr w4, [x9, #8]",
        "add w4, w4, #0x8 (8)",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x9, w24, sxtw]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w15, w21, w20",
        "orr w22, w22, w15",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x9, w23, sxtw]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x14]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w15, w21, w20",
        "orr w22, w22, w15",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w15, w20, #0x1 (1)",
        "and w15, w15, #0x7",
        "add x0, x28, x15, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w16, w21, w20",
        "bic w22, w22, w16",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x15, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x4]",
        "lsl w15, w21, w20",
        "bic w22, w22, w15",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldr w4, [x9, #8]",
        "add w4, w4, #0xc (12)",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x9, w24, sxtw]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w15, w21, w20",
        "orr w22, w22, w15",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x9, w23, sxtw]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x14]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w14, w21, w20",
        "orr w22, w22, w14",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w14, w20, #0x1 (1)",
        "and w14, w14, #0x7",
        "add x0, x28, x14, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w15, w21, w20",
        "bic w22, w22, w15",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x14, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x4]",
        "lsl w14, w21, w20",
        "bic w22, w22, w14",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldr w4, [x9, #8]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w14, w21, w20",
        "orr w22, w22, w14",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #8]",
        "add w4, w4, #0x40 (64)",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w14, w21, w20",
        "orr w22, w22, w14",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w14, w20, #0x1 (1)",
        "and w14, w14, #0x7",
        "add x0, x28, x14, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "mov x3, v3.d[0]",
        "umov w4, v3.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w15, w21, w20",
        "bic w22, w22, w15",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x14, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x9, w23, sxtw]",
        "lsl w14, w21, w20",
        "bic w22, w22, w14",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldr w4, [x9, #8]",
        "add w4, w4, #0x4 (4)",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w14, w21, w20",
        "orr w22, w22, w14",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #8]",
        "add w4, w4, #0x44 (68)",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w14, w21, w20",
        "orr w22, w22, w14",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w14, w20, #0x1 (1)",
        "and w14, w14, #0x7",
        "add x0, x28, x14, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "mov x3, v3.d[0]",
        "umov w4, v3.h[4]",
        "ldr x5, [x28, #1624]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w15, w21, w20",
        "bic w22, w22, w15",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x14, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x9, w24, sxtw]",
        "lsl w14, w21, w20",
        "bic w22, w22, w14",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldr w4, [x9, #8]",
        "add w6, w4, #0x40 (64)",
        "ldr w4, [x9, #8]",
        "add w4, w4, #0x40 (64)",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w14, w21, w20",
        "orr w22, w22, w14",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #8]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w14, w21, w20",
        "orr w22, w22, w14",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w14, w20, #0x1 (1)",
        "and w14, w14, #0x7",
        "add x0, x28, x14, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w15, w21, w20",
        "bic w22, w22, w15",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x14, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x6]",
        "lsl w14, w21, w20",
        "bic w22, w22, w14",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldr w4, [x9, #8]",
        "add w4, w4, #0x44 (68)",
        "ldr w6, [x9, #8]",
        "add w6, w6, #0x44 (68)",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x6]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w14, w21, w20",
        "orr w22, w22, w14",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w6, [x9, #8]",
        "add w6, w6, #0x4 (4)",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x6]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w14, w21, w20",
        "orr w22, w22, w14",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w14, w20, #0x1 (1)",
        "and w14, w14, #0x7",
        "add x0, x28, x14, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w15, w21, w20",
        "bic w22, w22, w15",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x14, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x4]",
        "lsl w14, w21, w20",
        "bic w22, w22, w14",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x9, w24, sxtw]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w14, w21, w20",
        "orr w22, w22, w14",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x13]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w13, w21, w20",
        "orr w22, w22, w13",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w13, w20, #0x1 (1)",
        "and w13, w13, #0x7",
        "add x0, x28, x13, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w14, w21, w20",
        "bic w22, w22, w14",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x13, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x9, w23, sxtw]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w13, w21, w20",
        "orr w22, w22, w13",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x25]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w13, w21, w20",
        "orr w22, w22, w13",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w13, w20, #0x1 (1)",
        "and w13, w13, #0x7",
        "add x0, x28, x13, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w14, w21, w20",
        "bic w22, w22, w14",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x13, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w13, w20, #0x1 (1)",
        "and w13, w13, #0x7",
        "add x0, x28, x13, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w14, w21, w20",
        "bic w22, w22, w14",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x13, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x9, #8]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x4]",
        "lsl w13, w21, w20",
        "bic w22, w22, w13",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldr w4, [x9, #8]",
        "adds w26, w4, #0x4 (4)",
        "mov x27, x4",
        "mov x4, x26",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x9, w24, sxtw]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x25]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x1 (1)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w25, w21, w20",
        "bic w22, w22, w25",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x24, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x9, w23, sxtw]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x12]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1632]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1616]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x4]",
        "lsl w21, w21, w20",
        "bic w21, w22, w21",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldr w4, [x9, #8]",
        "str w4, [x8]",
        "mov w20, #0x37f1",
        "movk w20, #0x1, lsl #16",
        "mov w22, #0xda1c",
        "movk w22, #0x816, lsl #16",
        "add w22, w20, w22",
        "str w20, [x8, #-4]!",
        "strb w21, [x28, #1298]",
        "ldr x0, [x28, #2288]",
        "and x3, x22, #0xfffff",
        "add x0, x0, x3, lsl #4",
        "ldp x1, x0, [x0]"
      ]
    }
  }
}
