////////////////////////////////////////////////////////////////////////////////
//
// Copyright (C) 2021 Fredrik Ã…kerlund
// https://github.com/akerlund/RTL
//
// This program is free software: you can redistribute it and/or modify
// it under the terms of the GNU General Public License as published by
// the Free Software Foundation, either version 3 of the License, or
// (at your option) any later version.
//
// This program is distributed in the hope that it will be useful,
// but WITHOUT ANY WARRANTY; without even the implied warranty of
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
// GNU General Public License for more details.
//
// You should have received a copy of the GNU General Public License
// along with this program.  If not, see <https://www.gnu.org/licenses/>.
//
// Description:
//
////////////////////////////////////////////////////////////////////////////////

import uvm_pkg::*;
import fi_tb_pkg::*;
import fi_tc_pkg::*;

module axi4s_fifo_top;

  clk_rst_if                      clk_rst_vif0();
  clk_rst_if                      clk_rst_vif1();
  vip_axi4s_if #(VIP_AXI4S_CFG_C) mst_vif(clk_rst_vif0.clk, clk_rst_vif0.rst_n);
  vip_axi4s_if #(VIP_AXI4S_CFG_C) slv_vif(clk_rst_vif1.clk, clk_rst_vif1.rst_n);

  logic [256-1 : 0] ing_tuser;
  logic [256-1 : 0] egr_tuser;
  logic             rp_fifo_empty;

  assign ing_tuser = {mst_vif.tlast, mst_vif.tdata};
  assign {slv_vif.tlast, slv_vif.tdata} = egr_tuser;

  assign {slv_vif.tstrb, slv_vif.tkeep, slv_vif.tid, slv_vif.tdest} = '0;
  assign mst_vif.tvalid = !rp_fifo_empty;

  //afifo #(
  //  .DATA_WIDTH_P         ( 256                ),
  //  .ADDR_WIDTH_P         ( 2                  )
  //) afifo_i0 (
  //  .clk_wp               ( clk_rst_vif0.clk   ), // input
  //  .rst_wp_n             ( clk_rst_vif0.rst_n ), // input
  //  .clk_rp               ( clk_rst_vif1.clk   ), // input
  //  .rst_rp_n             ( clk_rst_vif1.rst_n ), // input
  //  .wp_write_en          ( mst_vif.tvalid     ), // input
  //  .wp_data_in           ( ing_tuser          ), // input
  //  .wp_fifo_full         ( mst_vif.tready     ), // output
  //  .rp_read_en           ( slv_vif.tready     ), // input
  //  .rp_data_out          ( egr_tuser          ), // output
  //  .rp_valid             ( slv_vif.tvalid     ), // output
  //  .rp_fifo_empty        (                    ), // output
  //  .sr_wp_fifo_active    (                    ), // output
  //  .sr_wp_fill_level     (                    ), // output
  //  .sr_wp_max_fill_level (                    ), // output
  //  .sr_rp_fifo_active    (                    ), // output
  //  .sr_rp_fill_level     (                    )  // output
  //);

  initial begin
    uvm_config_db #(virtual clk_rst_if)::set(uvm_root::get(),                      "uvm_test_top.tb_env.clk_rst_agent0*", "vif", clk_rst_vif0);
    uvm_config_db #(virtual clk_rst_if)::set(uvm_root::get(),                      "uvm_test_top.tb_env.clk_rst_agent1*", "vif", clk_rst_vif1);
    uvm_config_db #(virtual vip_axi4s_if #(VIP_AXI4S_CFG_C))::set(uvm_root::get(), "uvm_test_top.tb_env.mst_agent0*",     "vif", mst_vif);
    uvm_config_db #(virtual vip_axi4s_if #(VIP_AXI4S_CFG_C))::set(uvm_root::get(), "uvm_test_top.tb_env.slv_agent0*",     "vif", slv_vif);
    run_test();
    $stop();
  end


  initial begin
    $timeformat(-9, 0, "", 11);  // units, precision, suffix, min field width
    if ($test$plusargs("RECORD")) begin
      uvm_config_db #(uvm_verbosity)::set(null,"*", "recording_detail", UVM_FULL);
    end else begin
      uvm_config_db #(uvm_verbosity)::set(null,"*", "recording_detail", UVM_NONE);
    end
  end

endmodule
