<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml ethernet_test.twx ethernet_test.ncd -o ethernet_test.twr
ethernet_test.pcf -ucf eth_test.ucf

</twCmdLine><twDesign>ethernet_test.ncd</twDesign><twDesignPath>ethernet_test.ncd</twDesignPath><twPCF>ethernet_test.pcf</twPCF><twPcfPath>ethernet_test.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="csg324"><twDevName>xc6slx16</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 50000 kHz;" ScopeName="">TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 50 MHz HIGH 50%;</twConstName><twItemCnt>1950</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>452</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.222</twMinPer></twConstHead><twPathRptBanner iPaths="16" iCriticalPaths="0" sType="EndPoint">Paths for end point smi_config_inst/smi_inst/mdc (SLICE_X19Y43.A6), 16 paths
</twPathRptBanner><twPathRpt anchorID="6"><twConstPath anchorID="7" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.778</twSlack><twSrc BELType="FF">smi_config_inst/smi_inst/mdc_cnt_5</twSrc><twDest BELType="FF">smi_config_inst/smi_inst/mdc</twDest><twTotPathDel>6.111</twTotPathDel><twClkSkew dest = "0.499" src = "0.575">0.076</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>smi_config_inst/smi_inst/mdc_cnt_5</twSrc><twDest BELType='FF'>smi_config_inst/smi_inst/mdc</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X3Y11.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X3Y11.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>smi_config_inst/smi_inst/mdc_cnt&lt;7&gt;</twComp><twBEL>smi_config_inst/smi_inst/mdc_cnt_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y12.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.894</twDelInfo><twComp>smi_config_inst/smi_inst/mdc_cnt&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y12.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>smi_config_inst/smi_inst/mdc_cnt&lt;15&gt;</twComp><twBEL>smi_config_inst/smi_inst/GND_44_o_GND_44_o_equal_25_o&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y12.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>smi_config_inst/smi_inst/GND_44_o_GND_44_o_equal_25_o&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y12.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>smi_config_inst/smi_inst/mdc_cnt&lt;15&gt;</twComp><twBEL>smi_config_inst/smi_inst/GND_44_o_GND_44_o_equal_25_o&lt;15&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y43.A6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">3.412</twDelInfo><twComp>smi_config_inst/smi_inst/GND_44_o_GND_44_o_equal_25_o</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y43.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>smi_config_inst/smi_inst/mdc</twComp><twBEL>smi_config_inst/smi_inst/mdc_rstpot</twBEL><twBEL>smi_config_inst/smi_inst/mdc</twBEL></twPathDel><twLogDel>1.273</twLogDel><twRouteDel>4.838</twRouteDel><twTotDel>6.111</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>20.8</twPctLog><twPctRoute>79.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="8"><twConstPath anchorID="9" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.801</twSlack><twSrc BELType="FF">smi_config_inst/smi_inst/mdc_cnt_4</twSrc><twDest BELType="FF">smi_config_inst/smi_inst/mdc</twDest><twTotPathDel>6.088</twTotPathDel><twClkSkew dest = "0.499" src = "0.575">0.076</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>smi_config_inst/smi_inst/mdc_cnt_4</twSrc><twDest BELType='FF'>smi_config_inst/smi_inst/mdc</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X3Y11.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X3Y11.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>smi_config_inst/smi_inst/mdc_cnt&lt;7&gt;</twComp><twBEL>smi_config_inst/smi_inst/mdc_cnt_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y12.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.783</twDelInfo><twComp>smi_config_inst/smi_inst/mdc_cnt&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y12.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>smi_config_inst/smi_inst/mdc_cnt&lt;15&gt;</twComp><twBEL>smi_config_inst/smi_inst/GND_44_o_GND_44_o_equal_25_o&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y12.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>smi_config_inst/smi_inst/GND_44_o_GND_44_o_equal_25_o&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y12.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>smi_config_inst/smi_inst/mdc_cnt&lt;15&gt;</twComp><twBEL>smi_config_inst/smi_inst/GND_44_o_GND_44_o_equal_25_o&lt;15&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y43.A6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">3.412</twDelInfo><twComp>smi_config_inst/smi_inst/GND_44_o_GND_44_o_equal_25_o</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y43.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>smi_config_inst/smi_inst/mdc</twComp><twBEL>smi_config_inst/smi_inst/mdc_rstpot</twBEL><twBEL>smi_config_inst/smi_inst/mdc</twBEL></twPathDel><twLogDel>1.361</twLogDel><twRouteDel>4.727</twRouteDel><twTotDel>6.088</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>22.4</twPctLog><twPctRoute>77.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="10"><twConstPath anchorID="11" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.945</twSlack><twSrc BELType="FF">smi_config_inst/smi_inst/mdc_cnt_7</twSrc><twDest BELType="FF">smi_config_inst/smi_inst/mdc</twDest><twTotPathDel>5.944</twTotPathDel><twClkSkew dest = "0.499" src = "0.575">0.076</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>smi_config_inst/smi_inst/mdc_cnt_7</twSrc><twDest BELType='FF'>smi_config_inst/smi_inst/mdc</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X3Y11.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X3Y11.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>smi_config_inst/smi_inst/mdc_cnt&lt;7&gt;</twComp><twBEL>smi_config_inst/smi_inst/mdc_cnt_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y12.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.945</twDelInfo><twComp>smi_config_inst/smi_inst/mdc_cnt&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y12.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>smi_config_inst/smi_inst/mdc_cnt&lt;15&gt;</twComp><twBEL>smi_config_inst/smi_inst/GND_44_o_GND_44_o_equal_25_o&lt;15&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y12.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>smi_config_inst/smi_inst/GND_44_o_GND_44_o_equal_25_o&lt;15&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y12.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>smi_config_inst/smi_inst/mdc_cnt&lt;15&gt;</twComp><twBEL>smi_config_inst/smi_inst/GND_44_o_GND_44_o_equal_25_o&lt;15&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y43.A6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">3.412</twDelInfo><twComp>smi_config_inst/smi_inst/GND_44_o_GND_44_o_equal_25_o</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y43.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>smi_config_inst/smi_inst/mdc</twComp><twBEL>smi_config_inst/smi_inst/mdc_rstpot</twBEL><twBEL>smi_config_inst/smi_inst/mdc</twBEL></twPathDel><twLogDel>1.273</twLogDel><twRouteDel>4.671</twRouteDel><twTotDel>5.944</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>21.4</twPctLog><twPctRoute>78.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="13" iCriticalPaths="0" sType="EndPoint">Paths for end point smi_config_inst/smi_inst/mdio_out (SLICE_X27Y51.A2), 13 paths
</twPathRptBanner><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.205</twSlack><twSrc BELType="FF">smi_config_inst/smi_inst/write_cnt_0</twSrc><twDest BELType="FF">smi_config_inst/smi_inst/mdio_out</twDest><twTotPathDel>4.761</twTotPathDel><twClkSkew dest = "0.315" src = "0.314">-0.001</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>smi_config_inst/smi_inst/write_cnt_0</twSrc><twDest BELType='FF'>smi_config_inst/smi_inst/mdio_out</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X19Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X19Y50.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>smi_config_inst/smi_inst/write_cnt&lt;4&gt;</twComp><twBEL>smi_config_inst/smi_inst/write_cnt_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y50.B1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.967</twDelInfo><twComp>smi_config_inst/smi_inst/write_cnt&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y50.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>smi_config_inst/write_data</twComp><twBEL>smi_config_inst/smi_inst/PWR_33_o_write_cnt[5]_MUX_1053_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y48.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.947</twDelInfo><twComp>smi_config_inst/smi_inst/PWR_33_o_write_cnt[5]_MUX_1053_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y48.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>N2</twComp><twBEL>smi_config_inst/smi_inst/PWR_33_o_write_cnt[5]_MUX_1053_o4</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y51.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.472</twDelInfo><twComp>smi_config_inst/smi_inst/PWR_33_o_write_cnt[5]_MUX_1053_o4</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y51.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>smi_config_inst/smi_inst/mdio_out</twComp><twBEL>smi_config_inst/smi_inst/PWR_33_o_write_cnt[5]_MUX_1053_o9</twBEL><twBEL>smi_config_inst/smi_inst/mdio_out</twBEL></twPathDel><twLogDel>1.375</twLogDel><twRouteDel>3.386</twRouteDel><twTotDel>4.761</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>28.9</twPctLog><twPctRoute>71.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.218</twSlack><twSrc BELType="FF">smi_config_inst/smi_inst/write_cnt_1</twSrc><twDest BELType="FF">smi_config_inst/smi_inst/mdio_out</twDest><twTotPathDel>4.748</twTotPathDel><twClkSkew dest = "0.315" src = "0.314">-0.001</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>smi_config_inst/smi_inst/write_cnt_1</twSrc><twDest BELType='FF'>smi_config_inst/smi_inst/mdio_out</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X19Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X19Y50.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>smi_config_inst/smi_inst/write_cnt&lt;4&gt;</twComp><twBEL>smi_config_inst/smi_inst/write_cnt_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y50.B3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.866</twDelInfo><twComp>smi_config_inst/smi_inst/write_cnt&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y50.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>smi_config_inst/write_data</twComp><twBEL>smi_config_inst/smi_inst/PWR_33_o_write_cnt[5]_MUX_1053_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y48.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.947</twDelInfo><twComp>smi_config_inst/smi_inst/PWR_33_o_write_cnt[5]_MUX_1053_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y48.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>N2</twComp><twBEL>smi_config_inst/smi_inst/PWR_33_o_write_cnt[5]_MUX_1053_o4</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y51.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.472</twDelInfo><twComp>smi_config_inst/smi_inst/PWR_33_o_write_cnt[5]_MUX_1053_o4</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y51.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>smi_config_inst/smi_inst/mdio_out</twComp><twBEL>smi_config_inst/smi_inst/PWR_33_o_write_cnt[5]_MUX_1053_o9</twBEL><twBEL>smi_config_inst/smi_inst/mdio_out</twBEL></twPathDel><twLogDel>1.463</twLogDel><twRouteDel>3.285</twRouteDel><twTotDel>4.748</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>30.8</twPctLog><twPctRoute>69.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.349</twSlack><twSrc BELType="FF">smi_config_inst/smi_inst/state_FSM_FFd2</twSrc><twDest BELType="FF">smi_config_inst/smi_inst/mdio_out</twDest><twTotPathDel>4.615</twTotPathDel><twClkSkew dest = "0.315" src = "0.316">0.001</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>smi_config_inst/smi_inst/state_FSM_FFd2</twSrc><twDest BELType='FF'>smi_config_inst/smi_inst/mdio_out</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X18Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X18Y48.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>smi_config_inst/smi_inst/state_FSM_FFd3</twComp><twBEL>smi_config_inst/smi_inst/state_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y50.B5</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.726</twDelInfo><twComp>smi_config_inst/smi_inst/state_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y50.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>smi_config_inst/write_data</twComp><twBEL>smi_config_inst/smi_inst/PWR_33_o_write_cnt[5]_MUX_1053_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y48.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.947</twDelInfo><twComp>smi_config_inst/smi_inst/PWR_33_o_write_cnt[5]_MUX_1053_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y48.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>N2</twComp><twBEL>smi_config_inst/smi_inst/PWR_33_o_write_cnt[5]_MUX_1053_o4</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y51.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.472</twDelInfo><twComp>smi_config_inst/smi_inst/PWR_33_o_write_cnt[5]_MUX_1053_o4</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y51.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>smi_config_inst/smi_inst/mdio_out</twComp><twBEL>smi_config_inst/smi_inst/PWR_33_o_write_cnt[5]_MUX_1053_o9</twBEL><twBEL>smi_config_inst/smi_inst/mdio_out</twBEL></twPathDel><twLogDel>1.470</twLogDel><twRouteDel>3.145</twRouteDel><twTotDel>4.615</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>31.9</twPctLog><twPctRoute>68.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point smi_config_inst/state_FSM_FFd4 (SLICE_X16Y28.D2), 5 paths
</twPathRptBanner><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.582</twSlack><twSrc BELType="FF">smi_config_inst/state_FSM_FFd4</twSrc><twDest BELType="FF">smi_config_inst/state_FSM_FFd4</twDest><twTotPathDel>4.383</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>smi_config_inst/state_FSM_FFd4</twSrc><twDest BELType='FF'>smi_config_inst/state_FSM_FFd4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X16Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X16Y28.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>smi_config_inst/state_FSM_FFd4</twComp><twBEL>smi_config_inst/state_FSM_FFd4</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y37.A4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.465</twDelInfo><twComp>smi_config_inst/state_FSM_FFd4</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>N4</twComp><twBEL>smi_config_inst/state_FSM_FFd4-In_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y28.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.839</twDelInfo><twComp>N4</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y28.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>smi_config_inst/state_FSM_FFd4</twComp><twBEL>smi_config_inst/state_FSM_FFd4-In</twBEL><twBEL>smi_config_inst/state_FSM_FFd4</twBEL></twPathDel><twLogDel>1.079</twLogDel><twRouteDel>3.304</twRouteDel><twTotDel>4.383</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>24.6</twPctLog><twPctRoute>75.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.378</twSlack><twSrc BELType="FF">smi_config_inst/smi_inst/done</twSrc><twDest BELType="FF">smi_config_inst/state_FSM_FFd4</twDest><twTotPathDel>3.562</twTotPathDel><twClkSkew dest = "0.503" src = "0.528">0.025</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>smi_config_inst/smi_inst/done</twSrc><twDest BELType='FF'>smi_config_inst/state_FSM_FFd4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X18Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X18Y43.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>smi_config_inst/smi_inst/mdc_posedge</twComp><twBEL>smi_config_inst/smi_inst/done</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y37.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>smi_config_inst/smi_inst/done</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>N4</twComp><twBEL>smi_config_inst/state_FSM_FFd4-In_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y28.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.839</twDelInfo><twComp>N4</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y28.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>smi_config_inst/state_FSM_FFd4</twComp><twBEL>smi_config_inst/state_FSM_FFd4-In</twBEL><twBEL>smi_config_inst/state_FSM_FFd4</twBEL></twPathDel><twLogDel>1.128</twLogDel><twRouteDel>2.434</twRouteDel><twTotDel>3.562</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>31.7</twPctLog><twPctRoute>68.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.458</twSlack><twSrc BELType="FF">smi_config_inst/smi_inst/read_data_15</twSrc><twDest BELType="FF">smi_config_inst/state_FSM_FFd4</twDest><twTotPathDel>3.484</twTotPathDel><twClkSkew dest = "0.503" src = "0.526">0.023</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>smi_config_inst/smi_inst/read_data_15</twSrc><twDest BELType='FF'>smi_config_inst/state_FSM_FFd4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X19Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X19Y37.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>smi_config_inst/smi_inst/read_data&lt;14&gt;</twComp><twBEL>smi_config_inst/smi_inst/read_data_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y37.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>smi_config_inst/smi_inst/read_data&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>N4</twComp><twBEL>smi_config_inst/state_FSM_FFd4-In_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y28.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.839</twDelInfo><twComp>N4</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y28.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>smi_config_inst/state_FSM_FFd4</twComp><twBEL>smi_config_inst/state_FSM_FFd4-In</twBEL><twBEL>smi_config_inst/state_FSM_FFd4</twBEL></twPathDel><twLogDel>1.121</twLogDel><twRouteDel>2.363</twRouteDel><twTotDel>3.484</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>32.2</twPctLog><twPctRoute>67.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 50 MHz HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point smi_config_inst/smi_inst/mdio_in_3 (SLICE_X29Y49.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.399</twSlack><twSrc BELType="FF">smi_config_inst/smi_inst/mdio_in_2</twSrc><twDest BELType="FF">smi_config_inst/smi_inst/mdio_in_3</twDest><twTotPathDel>0.399</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>smi_config_inst/smi_inst/mdio_in_2</twSrc><twDest BELType='FF'>smi_config_inst/smi_inst/mdio_in_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X29Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X29Y49.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>smi_config_inst/smi_inst/mdio_in&lt;3&gt;</twComp><twBEL>smi_config_inst/smi_inst/mdio_in_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y49.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>smi_config_inst/smi_inst/mdio_in&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X29Y49.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>smi_config_inst/smi_inst/mdio_in&lt;3&gt;</twComp><twBEL>smi_config_inst/smi_inst/mdio_in_3</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.142</twRouteDel><twTotDel>0.399</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>64.4</twPctLog><twPctRoute>35.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point smi_config_inst/smi_inst/read_data_2 (SLICE_X18Y39.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.424</twSlack><twSrc BELType="FF">smi_config_inst/smi_inst/read_data_1</twSrc><twDest BELType="FF">smi_config_inst/smi_inst/read_data_2</twDest><twTotPathDel>0.424</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>smi_config_inst/smi_inst/read_data_1</twSrc><twDest BELType='FF'>smi_config_inst/smi_inst/read_data_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X18Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X18Y39.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>smi_config_inst/smi_inst/read_data&lt;6&gt;</twComp><twBEL>smi_config_inst/smi_inst/read_data_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y39.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>smi_config_inst/smi_inst/read_data&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X18Y39.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.131</twDelInfo><twComp>smi_config_inst/smi_inst/read_data&lt;6&gt;</twComp><twBEL>smi_config_inst/smi_inst/Mmux_read_data[15]_read_data[15]_mux_96_OUT91</twBEL><twBEL>smi_config_inst/smi_inst/read_data_2</twBEL></twPathDel><twLogDel>0.365</twLogDel><twRouteDel>0.059</twRouteDel><twTotDel>0.424</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>86.1</twPctLog><twPctRoute>13.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point smi_config_inst/state_FSM_FFd4 (SLICE_X16Y28.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.433</twSlack><twSrc BELType="FF">smi_config_inst/state_FSM_FFd4</twSrc><twDest BELType="FF">smi_config_inst/state_FSM_FFd4</twDest><twTotPathDel>0.433</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>smi_config_inst/state_FSM_FFd4</twSrc><twDest BELType='FF'>smi_config_inst/state_FSM_FFd4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X16Y28.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>smi_config_inst/state_FSM_FFd4</twComp><twBEL>smi_config_inst/state_FSM_FFd4</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y28.D6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.043</twDelInfo><twComp>smi_config_inst/state_FSM_FFd4</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X16Y28.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>smi_config_inst/state_FSM_FFd4</twComp><twBEL>smi_config_inst/state_FSM_FFd4-In</twBEL><twBEL>smi_config_inst/state_FSM_FFd4</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.043</twRouteDel><twTotDel>0.433</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>90.1</twPctLog><twPctRoute>9.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="30"><twPinLimitBanner>Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 50 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="31" type="MINPERIOD" name="Tbcper_I" slack="17.334" period="20.000" constraintValue="20.000" deviceLimit="2.666" freqLimit="375.094" physResource="clk_BUFGP/BUFG/I0" logResource="clk_BUFGP/BUFG/I0" locationPin="BUFGMUX_X3Y13.I0" clockNet="clk_BUFGP/IBUFG"/><twPinLimit anchorID="32" type="MINPERIOD" name="Tockper" slack="17.751" period="20.000" constraintValue="20.000" deviceLimit="2.249" freqLimit="444.642" physResource="smi_config_inst/write_data_1/CLK0" logResource="smi_config_inst/write_data_1/CK0" locationPin="OLOGIC_X2Y3.CLK0" clockNet="clk_BUFGP"/><twPinLimit anchorID="33" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="smi_config_inst/timer&lt;3&gt;/CLK" logResource="smi_config_inst/timer_0/CK" locationPin="SLICE_X14Y22.CLK" clockNet="clk_BUFGP"/></twPinLimitRpt></twConst><twConst anchorID="34" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_grxc_clk_pin = PERIOD grxc_clk_pin 8ns;" ScopeName="">TS_grxc_clk_pin = PERIOD TIMEGRP &quot;grxc_clk_pin&quot; 8 ns HIGH 50%;</twConstName><twItemCnt>149568</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>16147</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.314</twMinPer></twConstHead><twPathRptBanner iPaths="1725" iCriticalPaths="0" sType="EndPoint">Paths for end point mac_test0/mac_top0/mac_tx0/udp0/checksum_cnt_3 (SLICE_X25Y30.A6), 1725 paths
</twPathRptBanner><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.686</twSlack><twSrc BELType="FF">mac_test0/mac_top0/mac_tx0/udp0/checksum_cnt_5</twSrc><twDest BELType="FF">mac_test0/mac_top0/mac_tx0/udp0/checksum_cnt_3</twDest><twTotPathDel>7.257</twTotPathDel><twClkSkew dest = "0.315" src = "0.337">0.022</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mac_test0/mac_top0/mac_tx0/udp0/checksum_cnt_5</twSrc><twDest BELType='FF'>mac_test0/mac_top0/mac_tx0/udp0/checksum_cnt_3</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X27Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">e_gtxc_OBUF_BUFG</twSrcClk><twPathDel><twSite>SLICE_X27Y30.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>mac_test0/mac_top0/mac_tx0/udp0/checksum_cnt&lt;6&gt;</twComp><twBEL>mac_test0/mac_top0/mac_tx0/udp0/checksum_cnt_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y31.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.929</twDelInfo><twComp>mac_test0/mac_top0/mac_tx0/udp0/checksum_cnt&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mac_test0/mac_top0/mac_tx0/udp0/checksum_finish</twComp><twBEL>mac_test0/mac_top0/mac_tx0/udp0/ck_state_ck_state[5]_checksum_cnt[15]_AND_134_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y31.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.564</twDelInfo><twComp>mac_test0/mac_top0/mac_tx0/udp0/ck_state_ck_state[5]_checksum_cnt[15]_AND_134_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mac_test0/mac_top0/mac_tx0/udp0/checksum_finish</twComp><twBEL>mac_test0/mac_top0/mac_tx0/udp0/checksum_cnt[15]_GND_17_o_equal_72_o&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y30.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.786</twDelInfo><twComp>mac_test0/mac_top0/mac_tx0/udp0/checksum_cnt[15]_GND_17_o_equal_72_o</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>mac_test0/mac_top0/mac_rx0/arp0/arp_rec_destination_ip_addr_3</twComp><twBEL>mac_test0/mac_top0/mac_tx0/udp0/ck_state[5]_ck_next_state[5]_not_equal_152_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.225</twDelInfo><twComp>mac_test0/mac_top0/mac_tx0/udp0/ck_state[5]_ck_next_state[5]_not_equal_152_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>mac_test0/mac_top0/mac_rx0/arp0/arp_rec_destination_ip_addr_3</twComp><twBEL>mac_test0/mac_top0/mac_tx0/udp0/ck_state[5]_ck_next_state[5]_not_equal_152_o3_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y30.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.435</twDelInfo><twComp>N134</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y30.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>mac_test0/mac_top0/mac_rx0/arp0/arp_rec_destination_ip_addr_3</twComp><twBEL>mac_test0/mac_top0/mac_tx0/udp0/ck_state[5]_ck_next_state[5]_not_equal_152_o2_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y30.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>N130</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mac_test0/mac_top0/mac_tx0/udp0/checksum_cnt&lt;2&gt;</twComp><twBEL>mac_test0/mac_top0/mac_tx0/udp0/Mmux_GND_17_o_GND_17_o_mux_162_OUT18</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y30.A6</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.623</twDelInfo><twComp>mac_test0/mac_top0/mac_tx0/udp0/Mmux_GND_17_o_GND_17_o_mux_162_OUT18</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y30.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>mac_test0/mac_top0/mac_tx0/udp0/checksum_cnt&lt;3&gt;</twComp><twBEL>mac_test0/mac_top0/mac_tx0/udp0/Mmux_GND_17_o_GND_17_o_mux_162_OUT101</twBEL><twBEL>mac_test0/mac_top0/mac_tx0/udp0/checksum_cnt_3</twBEL></twPathDel><twLogDel>2.285</twLogDel><twRouteDel>4.972</twRouteDel><twTotDel>7.257</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">e_gtxc_OBUF_BUFG</twDestClk><twPctLog>31.5</twPctLog><twPctRoute>68.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.712</twSlack><twSrc BELType="FF">mac_test0/mac_top0/mac_tx0/udp0/checksum_cnt_8</twSrc><twDest BELType="FF">mac_test0/mac_top0/mac_tx0/udp0/checksum_cnt_3</twDest><twTotPathDel>7.223</twTotPathDel><twClkSkew dest = "0.315" src = "0.345">0.030</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mac_test0/mac_top0/mac_tx0/udp0/checksum_cnt_8</twSrc><twDest BELType='FF'>mac_test0/mac_top0/mac_tx0/udp0/checksum_cnt_3</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X28Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">e_gtxc_OBUF_BUFG</twSrcClk><twPathDel><twSite>SLICE_X28Y31.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mac_test0/mac_top0/mac_tx0/udp0/checksum_cnt&lt;14&gt;</twComp><twBEL>mac_test0/mac_top0/mac_tx0/udp0/checksum_cnt_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y31.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.849</twDelInfo><twComp>mac_test0/mac_top0/mac_tx0/udp0/checksum_cnt&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mac_test0/mac_top0/mac_tx0/udp0/checksum_finish</twComp><twBEL>mac_test0/mac_top0/mac_tx0/udp0/ck_state_ck_state[5]_checksum_cnt[15]_AND_134_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y31.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.564</twDelInfo><twComp>mac_test0/mac_top0/mac_tx0/udp0/ck_state_ck_state[5]_checksum_cnt[15]_AND_134_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mac_test0/mac_top0/mac_tx0/udp0/checksum_finish</twComp><twBEL>mac_test0/mac_top0/mac_tx0/udp0/checksum_cnt[15]_GND_17_o_equal_72_o&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y30.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.786</twDelInfo><twComp>mac_test0/mac_top0/mac_tx0/udp0/checksum_cnt[15]_GND_17_o_equal_72_o</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>mac_test0/mac_top0/mac_rx0/arp0/arp_rec_destination_ip_addr_3</twComp><twBEL>mac_test0/mac_top0/mac_tx0/udp0/ck_state[5]_ck_next_state[5]_not_equal_152_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.225</twDelInfo><twComp>mac_test0/mac_top0/mac_tx0/udp0/ck_state[5]_ck_next_state[5]_not_equal_152_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>mac_test0/mac_top0/mac_rx0/arp0/arp_rec_destination_ip_addr_3</twComp><twBEL>mac_test0/mac_top0/mac_tx0/udp0/ck_state[5]_ck_next_state[5]_not_equal_152_o3_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y30.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.435</twDelInfo><twComp>N134</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y30.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>mac_test0/mac_top0/mac_rx0/arp0/arp_rec_destination_ip_addr_3</twComp><twBEL>mac_test0/mac_top0/mac_tx0/udp0/ck_state[5]_ck_next_state[5]_not_equal_152_o2_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y30.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>N130</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mac_test0/mac_top0/mac_tx0/udp0/checksum_cnt&lt;2&gt;</twComp><twBEL>mac_test0/mac_top0/mac_tx0/udp0/Mmux_GND_17_o_GND_17_o_mux_162_OUT18</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y30.A6</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.623</twDelInfo><twComp>mac_test0/mac_top0/mac_tx0/udp0/Mmux_GND_17_o_GND_17_o_mux_162_OUT18</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y30.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>mac_test0/mac_top0/mac_tx0/udp0/checksum_cnt&lt;3&gt;</twComp><twBEL>mac_test0/mac_top0/mac_tx0/udp0/Mmux_GND_17_o_GND_17_o_mux_162_OUT101</twBEL><twBEL>mac_test0/mac_top0/mac_tx0/udp0/checksum_cnt_3</twBEL></twPathDel><twLogDel>2.331</twLogDel><twRouteDel>4.892</twRouteDel><twTotDel>7.223</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">e_gtxc_OBUF_BUFG</twDestClk><twPctLog>32.3</twPctLog><twPctRoute>67.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.778</twSlack><twSrc BELType="FF">mac_test0/mac_top0/mac_tx0/udp0/checksum_cnt_9</twSrc><twDest BELType="FF">mac_test0/mac_top0/mac_tx0/udp0/checksum_cnt_3</twDest><twTotPathDel>7.158</twTotPathDel><twClkSkew dest = "0.315" src = "0.344">0.029</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mac_test0/mac_top0/mac_tx0/udp0/checksum_cnt_9</twSrc><twDest BELType='FF'>mac_test0/mac_top0/mac_tx0/udp0/checksum_cnt_3</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X28Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">e_gtxc_OBUF_BUFG</twSrcClk><twPathDel><twSite>SLICE_X28Y30.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mac_test0/mac_top0/mac_tx0/udp0/checksum_cnt&lt;10&gt;</twComp><twBEL>mac_test0/mac_top0/mac_tx0/udp0/checksum_cnt_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y31.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.907</twDelInfo><twComp>mac_test0/mac_top0/mac_tx0/udp0/checksum_cnt&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mac_test0/mac_top0/mac_tx0/udp0/_n0596_inv</twComp><twBEL>mac_test0/mac_top0/mac_tx0/udp0/ck_state_ck_state[5]_checksum_cnt[15]_AND_134_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.441</twDelInfo><twComp>mac_test0/mac_top0/mac_tx0/udp0/ck_state_ck_state[5]_checksum_cnt[15]_AND_134_o12</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mac_test0/mac_top0/mac_tx0/udp0/checksum_finish</twComp><twBEL>mac_test0/mac_top0/mac_tx0/udp0/checksum_cnt[15]_GND_17_o_equal_72_o&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y30.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.786</twDelInfo><twComp>mac_test0/mac_top0/mac_tx0/udp0/checksum_cnt[15]_GND_17_o_equal_72_o</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>mac_test0/mac_top0/mac_rx0/arp0/arp_rec_destination_ip_addr_3</twComp><twBEL>mac_test0/mac_top0/mac_tx0/udp0/ck_state[5]_ck_next_state[5]_not_equal_152_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.225</twDelInfo><twComp>mac_test0/mac_top0/mac_tx0/udp0/ck_state[5]_ck_next_state[5]_not_equal_152_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>mac_test0/mac_top0/mac_rx0/arp0/arp_rec_destination_ip_addr_3</twComp><twBEL>mac_test0/mac_top0/mac_tx0/udp0/ck_state[5]_ck_next_state[5]_not_equal_152_o3_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y30.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.435</twDelInfo><twComp>N134</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y30.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>mac_test0/mac_top0/mac_rx0/arp0/arp_rec_destination_ip_addr_3</twComp><twBEL>mac_test0/mac_top0/mac_tx0/udp0/ck_state[5]_ck_next_state[5]_not_equal_152_o2_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y30.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>N130</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mac_test0/mac_top0/mac_tx0/udp0/checksum_cnt&lt;2&gt;</twComp><twBEL>mac_test0/mac_top0/mac_tx0/udp0/Mmux_GND_17_o_GND_17_o_mux_162_OUT18</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y30.A6</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.623</twDelInfo><twComp>mac_test0/mac_top0/mac_tx0/udp0/Mmux_GND_17_o_GND_17_o_mux_162_OUT18</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y30.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>mac_test0/mac_top0/mac_tx0/udp0/checksum_cnt&lt;3&gt;</twComp><twBEL>mac_test0/mac_top0/mac_tx0/udp0/Mmux_GND_17_o_GND_17_o_mux_162_OUT101</twBEL><twBEL>mac_test0/mac_top0/mac_tx0/udp0/checksum_cnt_3</twBEL></twPathDel><twLogDel>2.331</twLogDel><twRouteDel>4.827</twRouteDel><twTotDel>7.158</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">e_gtxc_OBUF_BUFG</twDestClk><twPctLog>32.6</twPctLog><twPctRoute>67.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1725" iCriticalPaths="0" sType="EndPoint">Paths for end point mac_test0/mac_top0/mac_tx0/udp0/checksum_cnt_0 (SLICE_X29Y30.A2), 1725 paths
</twPathRptBanner><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.727</twSlack><twSrc BELType="FF">mac_test0/mac_top0/mac_tx0/udp0/checksum_cnt_5</twSrc><twDest BELType="FF">mac_test0/mac_top0/mac_tx0/udp0/checksum_cnt_0</twDest><twTotPathDel>7.228</twTotPathDel><twClkSkew dest = "0.327" src = "0.337">0.010</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mac_test0/mac_top0/mac_tx0/udp0/checksum_cnt_5</twSrc><twDest BELType='FF'>mac_test0/mac_top0/mac_tx0/udp0/checksum_cnt_0</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X27Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">e_gtxc_OBUF_BUFG</twSrcClk><twPathDel><twSite>SLICE_X27Y30.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>mac_test0/mac_top0/mac_tx0/udp0/checksum_cnt&lt;6&gt;</twComp><twBEL>mac_test0/mac_top0/mac_tx0/udp0/checksum_cnt_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y31.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.929</twDelInfo><twComp>mac_test0/mac_top0/mac_tx0/udp0/checksum_cnt&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mac_test0/mac_top0/mac_tx0/udp0/checksum_finish</twComp><twBEL>mac_test0/mac_top0/mac_tx0/udp0/ck_state_ck_state[5]_checksum_cnt[15]_AND_134_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y31.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.564</twDelInfo><twComp>mac_test0/mac_top0/mac_tx0/udp0/ck_state_ck_state[5]_checksum_cnt[15]_AND_134_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mac_test0/mac_top0/mac_tx0/udp0/checksum_finish</twComp><twBEL>mac_test0/mac_top0/mac_tx0/udp0/checksum_cnt[15]_GND_17_o_equal_72_o&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y30.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.786</twDelInfo><twComp>mac_test0/mac_top0/mac_tx0/udp0/checksum_cnt[15]_GND_17_o_equal_72_o</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>mac_test0/mac_top0/mac_rx0/arp0/arp_rec_destination_ip_addr_3</twComp><twBEL>mac_test0/mac_top0/mac_tx0/udp0/ck_state[5]_ck_next_state[5]_not_equal_152_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.225</twDelInfo><twComp>mac_test0/mac_top0/mac_tx0/udp0/ck_state[5]_ck_next_state[5]_not_equal_152_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>mac_test0/mac_top0/mac_rx0/arp0/arp_rec_destination_ip_addr_3</twComp><twBEL>mac_test0/mac_top0/mac_tx0/udp0/ck_state[5]_ck_next_state[5]_not_equal_152_o3_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y30.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.435</twDelInfo><twComp>N134</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y30.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>mac_test0/mac_top0/mac_rx0/arp0/arp_rec_destination_ip_addr_3</twComp><twBEL>mac_test0/mac_top0/mac_tx0/udp0/ck_state[5]_ck_next_state[5]_not_equal_152_o2_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y30.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>N130</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mac_test0/mac_top0/mac_tx0/udp0/checksum_cnt&lt;2&gt;</twComp><twBEL>mac_test0/mac_top0/mac_tx0/udp0/Mmux_GND_17_o_GND_17_o_mux_162_OUT18</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y30.A2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.594</twDelInfo><twComp>mac_test0/mac_top0/mac_tx0/udp0/Mmux_GND_17_o_GND_17_o_mux_162_OUT18</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y30.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>mac_test0/mac_top0/mac_tx0/udp0/checksum_cnt&lt;2&gt;</twComp><twBEL>mac_test0/mac_top0/mac_tx0/udp0/Mmux_GND_17_o_GND_17_o_mux_162_OUT11</twBEL><twBEL>mac_test0/mac_top0/mac_tx0/udp0/checksum_cnt_0</twBEL></twPathDel><twLogDel>2.285</twLogDel><twRouteDel>4.943</twRouteDel><twTotDel>7.228</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">e_gtxc_OBUF_BUFG</twDestClk><twPctLog>31.6</twPctLog><twPctRoute>68.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.759</twSlack><twSrc BELType="FF">mac_test0/mac_top0/mac_tx0/udp0/checksum_cnt_8</twSrc><twDest BELType="FF">mac_test0/mac_top0/mac_tx0/udp0/checksum_cnt_0</twDest><twTotPathDel>7.194</twTotPathDel><twClkSkew dest = "0.196" src = "0.208">0.012</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mac_test0/mac_top0/mac_tx0/udp0/checksum_cnt_8</twSrc><twDest BELType='FF'>mac_test0/mac_top0/mac_tx0/udp0/checksum_cnt_0</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X28Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">e_gtxc_OBUF_BUFG</twSrcClk><twPathDel><twSite>SLICE_X28Y31.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mac_test0/mac_top0/mac_tx0/udp0/checksum_cnt&lt;14&gt;</twComp><twBEL>mac_test0/mac_top0/mac_tx0/udp0/checksum_cnt_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y31.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.849</twDelInfo><twComp>mac_test0/mac_top0/mac_tx0/udp0/checksum_cnt&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mac_test0/mac_top0/mac_tx0/udp0/checksum_finish</twComp><twBEL>mac_test0/mac_top0/mac_tx0/udp0/ck_state_ck_state[5]_checksum_cnt[15]_AND_134_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y31.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.564</twDelInfo><twComp>mac_test0/mac_top0/mac_tx0/udp0/ck_state_ck_state[5]_checksum_cnt[15]_AND_134_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mac_test0/mac_top0/mac_tx0/udp0/checksum_finish</twComp><twBEL>mac_test0/mac_top0/mac_tx0/udp0/checksum_cnt[15]_GND_17_o_equal_72_o&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y30.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.786</twDelInfo><twComp>mac_test0/mac_top0/mac_tx0/udp0/checksum_cnt[15]_GND_17_o_equal_72_o</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>mac_test0/mac_top0/mac_rx0/arp0/arp_rec_destination_ip_addr_3</twComp><twBEL>mac_test0/mac_top0/mac_tx0/udp0/ck_state[5]_ck_next_state[5]_not_equal_152_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.225</twDelInfo><twComp>mac_test0/mac_top0/mac_tx0/udp0/ck_state[5]_ck_next_state[5]_not_equal_152_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>mac_test0/mac_top0/mac_rx0/arp0/arp_rec_destination_ip_addr_3</twComp><twBEL>mac_test0/mac_top0/mac_tx0/udp0/ck_state[5]_ck_next_state[5]_not_equal_152_o3_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y30.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.435</twDelInfo><twComp>N134</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y30.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>mac_test0/mac_top0/mac_rx0/arp0/arp_rec_destination_ip_addr_3</twComp><twBEL>mac_test0/mac_top0/mac_tx0/udp0/ck_state[5]_ck_next_state[5]_not_equal_152_o2_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y30.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>N130</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mac_test0/mac_top0/mac_tx0/udp0/checksum_cnt&lt;2&gt;</twComp><twBEL>mac_test0/mac_top0/mac_tx0/udp0/Mmux_GND_17_o_GND_17_o_mux_162_OUT18</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y30.A2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.594</twDelInfo><twComp>mac_test0/mac_top0/mac_tx0/udp0/Mmux_GND_17_o_GND_17_o_mux_162_OUT18</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y30.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>mac_test0/mac_top0/mac_tx0/udp0/checksum_cnt&lt;2&gt;</twComp><twBEL>mac_test0/mac_top0/mac_tx0/udp0/Mmux_GND_17_o_GND_17_o_mux_162_OUT11</twBEL><twBEL>mac_test0/mac_top0/mac_tx0/udp0/checksum_cnt_0</twBEL></twPathDel><twLogDel>2.331</twLogDel><twRouteDel>4.863</twRouteDel><twTotDel>7.194</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">e_gtxc_OBUF_BUFG</twDestClk><twPctLog>32.4</twPctLog><twPctRoute>67.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.825</twSlack><twSrc BELType="FF">mac_test0/mac_top0/mac_tx0/udp0/checksum_cnt_9</twSrc><twDest BELType="FF">mac_test0/mac_top0/mac_tx0/udp0/checksum_cnt_0</twDest><twTotPathDel>7.129</twTotPathDel><twClkSkew dest = "0.196" src = "0.207">0.011</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mac_test0/mac_top0/mac_tx0/udp0/checksum_cnt_9</twSrc><twDest BELType='FF'>mac_test0/mac_top0/mac_tx0/udp0/checksum_cnt_0</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X28Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">e_gtxc_OBUF_BUFG</twSrcClk><twPathDel><twSite>SLICE_X28Y30.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mac_test0/mac_top0/mac_tx0/udp0/checksum_cnt&lt;10&gt;</twComp><twBEL>mac_test0/mac_top0/mac_tx0/udp0/checksum_cnt_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y31.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.907</twDelInfo><twComp>mac_test0/mac_top0/mac_tx0/udp0/checksum_cnt&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mac_test0/mac_top0/mac_tx0/udp0/_n0596_inv</twComp><twBEL>mac_test0/mac_top0/mac_tx0/udp0/ck_state_ck_state[5]_checksum_cnt[15]_AND_134_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.441</twDelInfo><twComp>mac_test0/mac_top0/mac_tx0/udp0/ck_state_ck_state[5]_checksum_cnt[15]_AND_134_o12</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mac_test0/mac_top0/mac_tx0/udp0/checksum_finish</twComp><twBEL>mac_test0/mac_top0/mac_tx0/udp0/checksum_cnt[15]_GND_17_o_equal_72_o&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y30.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.786</twDelInfo><twComp>mac_test0/mac_top0/mac_tx0/udp0/checksum_cnt[15]_GND_17_o_equal_72_o</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>mac_test0/mac_top0/mac_rx0/arp0/arp_rec_destination_ip_addr_3</twComp><twBEL>mac_test0/mac_top0/mac_tx0/udp0/ck_state[5]_ck_next_state[5]_not_equal_152_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.225</twDelInfo><twComp>mac_test0/mac_top0/mac_tx0/udp0/ck_state[5]_ck_next_state[5]_not_equal_152_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>mac_test0/mac_top0/mac_rx0/arp0/arp_rec_destination_ip_addr_3</twComp><twBEL>mac_test0/mac_top0/mac_tx0/udp0/ck_state[5]_ck_next_state[5]_not_equal_152_o3_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y30.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.435</twDelInfo><twComp>N134</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y30.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>mac_test0/mac_top0/mac_rx0/arp0/arp_rec_destination_ip_addr_3</twComp><twBEL>mac_test0/mac_top0/mac_tx0/udp0/ck_state[5]_ck_next_state[5]_not_equal_152_o2_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y30.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>N130</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mac_test0/mac_top0/mac_tx0/udp0/checksum_cnt&lt;2&gt;</twComp><twBEL>mac_test0/mac_top0/mac_tx0/udp0/Mmux_GND_17_o_GND_17_o_mux_162_OUT18</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y30.A2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.594</twDelInfo><twComp>mac_test0/mac_top0/mac_tx0/udp0/Mmux_GND_17_o_GND_17_o_mux_162_OUT18</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y30.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>mac_test0/mac_top0/mac_tx0/udp0/checksum_cnt&lt;2&gt;</twComp><twBEL>mac_test0/mac_top0/mac_tx0/udp0/Mmux_GND_17_o_GND_17_o_mux_162_OUT11</twBEL><twBEL>mac_test0/mac_top0/mac_tx0/udp0/checksum_cnt_0</twBEL></twPathDel><twLogDel>2.331</twLogDel><twRouteDel>4.798</twRouteDel><twTotDel>7.129</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">e_gtxc_OBUF_BUFG</twDestClk><twPctLog>32.7</twPctLog><twPctRoute>67.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1725" iCriticalPaths="0" sType="EndPoint">Paths for end point mac_test0/mac_top0/mac_tx0/udp0/checksum_cnt_12 (SLICE_X28Y32.B4), 1725 paths
</twPathRptBanner><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.736</twSlack><twSrc BELType="FF">mac_test0/mac_top0/mac_tx0/udp0/checksum_cnt_5</twSrc><twDest BELType="FF">mac_test0/mac_top0/mac_tx0/udp0/checksum_cnt_12</twDest><twTotPathDel>7.208</twTotPathDel><twClkSkew dest = "0.535" src = "0.556">0.021</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mac_test0/mac_top0/mac_tx0/udp0/checksum_cnt_5</twSrc><twDest BELType='FF'>mac_test0/mac_top0/mac_tx0/udp0/checksum_cnt_12</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X27Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">e_gtxc_OBUF_BUFG</twSrcClk><twPathDel><twSite>SLICE_X27Y30.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>mac_test0/mac_top0/mac_tx0/udp0/checksum_cnt&lt;6&gt;</twComp><twBEL>mac_test0/mac_top0/mac_tx0/udp0/checksum_cnt_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y31.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.929</twDelInfo><twComp>mac_test0/mac_top0/mac_tx0/udp0/checksum_cnt&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mac_test0/mac_top0/mac_tx0/udp0/checksum_finish</twComp><twBEL>mac_test0/mac_top0/mac_tx0/udp0/ck_state_ck_state[5]_checksum_cnt[15]_AND_134_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y31.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.564</twDelInfo><twComp>mac_test0/mac_top0/mac_tx0/udp0/ck_state_ck_state[5]_checksum_cnt[15]_AND_134_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mac_test0/mac_top0/mac_tx0/udp0/checksum_finish</twComp><twBEL>mac_test0/mac_top0/mac_tx0/udp0/checksum_cnt[15]_GND_17_o_equal_72_o&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y30.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.786</twDelInfo><twComp>mac_test0/mac_top0/mac_tx0/udp0/checksum_cnt[15]_GND_17_o_equal_72_o</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>mac_test0/mac_top0/mac_rx0/arp0/arp_rec_destination_ip_addr_3</twComp><twBEL>mac_test0/mac_top0/mac_tx0/udp0/ck_state[5]_ck_next_state[5]_not_equal_152_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.225</twDelInfo><twComp>mac_test0/mac_top0/mac_tx0/udp0/ck_state[5]_ck_next_state[5]_not_equal_152_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>mac_test0/mac_top0/mac_rx0/arp0/arp_rec_destination_ip_addr_3</twComp><twBEL>mac_test0/mac_top0/mac_tx0/udp0/ck_state[5]_ck_next_state[5]_not_equal_152_o3_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y30.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.435</twDelInfo><twComp>N134</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y30.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>mac_test0/mac_top0/mac_rx0/arp0/arp_rec_destination_ip_addr_3</twComp><twBEL>mac_test0/mac_top0/mac_tx0/udp0/ck_state[5]_ck_next_state[5]_not_equal_152_o2_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y30.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>N130</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mac_test0/mac_top0/mac_tx0/udp0/checksum_cnt&lt;2&gt;</twComp><twBEL>mac_test0/mac_top0/mac_tx0/udp0/Mmux_GND_17_o_GND_17_o_mux_162_OUT18</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y32.B4</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>mac_test0/mac_top0/mac_tx0/udp0/Mmux_GND_17_o_GND_17_o_mux_162_OUT18</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y32.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>mac_test0/mac_top0/mac_tx0/udp0/checksum_cnt&lt;12&gt;</twComp><twBEL>mac_test0/mac_top0/mac_tx0/udp0/Mmux_GND_17_o_GND_17_o_mux_162_OUT41</twBEL><twBEL>mac_test0/mac_top0/mac_tx0/udp0/checksum_cnt_12</twBEL></twPathDel><twLogDel>2.261</twLogDel><twRouteDel>4.947</twRouteDel><twTotDel>7.208</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">e_gtxc_OBUF_BUFG</twDestClk><twPctLog>31.4</twPctLog><twPctRoute>68.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.762</twSlack><twSrc BELType="FF">mac_test0/mac_top0/mac_tx0/udp0/checksum_cnt_8</twSrc><twDest BELType="FF">mac_test0/mac_top0/mac_tx0/udp0/checksum_cnt_12</twDest><twTotPathDel>7.174</twTotPathDel><twClkSkew dest = "0.535" src = "0.564">0.029</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mac_test0/mac_top0/mac_tx0/udp0/checksum_cnt_8</twSrc><twDest BELType='FF'>mac_test0/mac_top0/mac_tx0/udp0/checksum_cnt_12</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X28Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">e_gtxc_OBUF_BUFG</twSrcClk><twPathDel><twSite>SLICE_X28Y31.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mac_test0/mac_top0/mac_tx0/udp0/checksum_cnt&lt;14&gt;</twComp><twBEL>mac_test0/mac_top0/mac_tx0/udp0/checksum_cnt_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y31.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.849</twDelInfo><twComp>mac_test0/mac_top0/mac_tx0/udp0/checksum_cnt&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mac_test0/mac_top0/mac_tx0/udp0/checksum_finish</twComp><twBEL>mac_test0/mac_top0/mac_tx0/udp0/ck_state_ck_state[5]_checksum_cnt[15]_AND_134_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y31.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.564</twDelInfo><twComp>mac_test0/mac_top0/mac_tx0/udp0/ck_state_ck_state[5]_checksum_cnt[15]_AND_134_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mac_test0/mac_top0/mac_tx0/udp0/checksum_finish</twComp><twBEL>mac_test0/mac_top0/mac_tx0/udp0/checksum_cnt[15]_GND_17_o_equal_72_o&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y30.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.786</twDelInfo><twComp>mac_test0/mac_top0/mac_tx0/udp0/checksum_cnt[15]_GND_17_o_equal_72_o</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>mac_test0/mac_top0/mac_rx0/arp0/arp_rec_destination_ip_addr_3</twComp><twBEL>mac_test0/mac_top0/mac_tx0/udp0/ck_state[5]_ck_next_state[5]_not_equal_152_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.225</twDelInfo><twComp>mac_test0/mac_top0/mac_tx0/udp0/ck_state[5]_ck_next_state[5]_not_equal_152_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>mac_test0/mac_top0/mac_rx0/arp0/arp_rec_destination_ip_addr_3</twComp><twBEL>mac_test0/mac_top0/mac_tx0/udp0/ck_state[5]_ck_next_state[5]_not_equal_152_o3_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y30.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.435</twDelInfo><twComp>N134</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y30.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>mac_test0/mac_top0/mac_rx0/arp0/arp_rec_destination_ip_addr_3</twComp><twBEL>mac_test0/mac_top0/mac_tx0/udp0/ck_state[5]_ck_next_state[5]_not_equal_152_o2_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y30.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>N130</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mac_test0/mac_top0/mac_tx0/udp0/checksum_cnt&lt;2&gt;</twComp><twBEL>mac_test0/mac_top0/mac_tx0/udp0/Mmux_GND_17_o_GND_17_o_mux_162_OUT18</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y32.B4</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>mac_test0/mac_top0/mac_tx0/udp0/Mmux_GND_17_o_GND_17_o_mux_162_OUT18</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y32.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>mac_test0/mac_top0/mac_tx0/udp0/checksum_cnt&lt;12&gt;</twComp><twBEL>mac_test0/mac_top0/mac_tx0/udp0/Mmux_GND_17_o_GND_17_o_mux_162_OUT41</twBEL><twBEL>mac_test0/mac_top0/mac_tx0/udp0/checksum_cnt_12</twBEL></twPathDel><twLogDel>2.307</twLogDel><twRouteDel>4.867</twRouteDel><twTotDel>7.174</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">e_gtxc_OBUF_BUFG</twDestClk><twPctLog>32.2</twPctLog><twPctRoute>67.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.828</twSlack><twSrc BELType="FF">mac_test0/mac_top0/mac_tx0/udp0/checksum_cnt_9</twSrc><twDest BELType="FF">mac_test0/mac_top0/mac_tx0/udp0/checksum_cnt_12</twDest><twTotPathDel>7.109</twTotPathDel><twClkSkew dest = "0.535" src = "0.563">0.028</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mac_test0/mac_top0/mac_tx0/udp0/checksum_cnt_9</twSrc><twDest BELType='FF'>mac_test0/mac_top0/mac_tx0/udp0/checksum_cnt_12</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X28Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">e_gtxc_OBUF_BUFG</twSrcClk><twPathDel><twSite>SLICE_X28Y30.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mac_test0/mac_top0/mac_tx0/udp0/checksum_cnt&lt;10&gt;</twComp><twBEL>mac_test0/mac_top0/mac_tx0/udp0/checksum_cnt_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y31.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.907</twDelInfo><twComp>mac_test0/mac_top0/mac_tx0/udp0/checksum_cnt&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mac_test0/mac_top0/mac_tx0/udp0/_n0596_inv</twComp><twBEL>mac_test0/mac_top0/mac_tx0/udp0/ck_state_ck_state[5]_checksum_cnt[15]_AND_134_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.441</twDelInfo><twComp>mac_test0/mac_top0/mac_tx0/udp0/ck_state_ck_state[5]_checksum_cnt[15]_AND_134_o12</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mac_test0/mac_top0/mac_tx0/udp0/checksum_finish</twComp><twBEL>mac_test0/mac_top0/mac_tx0/udp0/checksum_cnt[15]_GND_17_o_equal_72_o&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y30.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.786</twDelInfo><twComp>mac_test0/mac_top0/mac_tx0/udp0/checksum_cnt[15]_GND_17_o_equal_72_o</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>mac_test0/mac_top0/mac_rx0/arp0/arp_rec_destination_ip_addr_3</twComp><twBEL>mac_test0/mac_top0/mac_tx0/udp0/ck_state[5]_ck_next_state[5]_not_equal_152_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.225</twDelInfo><twComp>mac_test0/mac_top0/mac_tx0/udp0/ck_state[5]_ck_next_state[5]_not_equal_152_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>mac_test0/mac_top0/mac_rx0/arp0/arp_rec_destination_ip_addr_3</twComp><twBEL>mac_test0/mac_top0/mac_tx0/udp0/ck_state[5]_ck_next_state[5]_not_equal_152_o3_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y30.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.435</twDelInfo><twComp>N134</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y30.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>mac_test0/mac_top0/mac_rx0/arp0/arp_rec_destination_ip_addr_3</twComp><twBEL>mac_test0/mac_top0/mac_tx0/udp0/ck_state[5]_ck_next_state[5]_not_equal_152_o2_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y30.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>N130</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mac_test0/mac_top0/mac_tx0/udp0/checksum_cnt&lt;2&gt;</twComp><twBEL>mac_test0/mac_top0/mac_tx0/udp0/Mmux_GND_17_o_GND_17_o_mux_162_OUT18</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y32.B4</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>mac_test0/mac_top0/mac_tx0/udp0/Mmux_GND_17_o_GND_17_o_mux_162_OUT18</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y32.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>mac_test0/mac_top0/mac_tx0/udp0/checksum_cnt&lt;12&gt;</twComp><twBEL>mac_test0/mac_top0/mac_tx0/udp0/Mmux_GND_17_o_GND_17_o_mux_162_OUT41</twBEL><twBEL>mac_test0/mac_top0/mac_tx0/udp0/checksum_cnt_12</twBEL></twPathDel><twLogDel>2.307</twLogDel><twRouteDel>4.802</twRouteDel><twTotDel>7.109</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">e_gtxc_OBUF_BUFG</twDestClk><twPctLog>32.5</twPctLog><twPctRoute>67.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_grxc_clk_pin = PERIOD TIMEGRP &quot;grxc_clk_pin&quot; 8 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X1Y10.ADDRBRDADDR11), 1 path
</twPathRptBanner><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.247</twSlack><twSrc BELType="FF">mac_test0/mac_top0/icmp0/icmp_rec_ram_read_addr_6</twSrc><twDest BELType="RAM">mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twTotPathDel>0.257</twTotPathDel><twClkSkew dest = "0.119" src = "0.109">-0.010</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="25" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mac_test0/mac_top0/icmp0/icmp_rec_ram_read_addr_6</twSrc><twDest BELType='RAM'>mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X33Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">e_gtxc_OBUF_BUFG</twSrcClk><twPathDel><twSite>SLICE_X33Y22.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>mac_test0/mac_top0/icmp0/icmp_rec_ram_read_addr&lt;6&gt;</twComp><twBEL>mac_test0/mac_top0/icmp0/icmp_rec_ram_read_addr_6</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y10.ADDRBRDADDR11</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.125</twDelInfo><twComp>mac_test0/mac_top0/icmp0/icmp_rec_ram_read_addr&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X1Y10.CLKBRDCLK</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twComp><twBEL>mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twBEL></twPathDel><twLogDel>0.132</twLogDel><twRouteDel>0.125</twRouteDel><twTotDel>0.257</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">e_gtxc_OBUF_BUFG</twDestClk><twPctLog>51.4</twPctLog><twPctRoute>48.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mac_test0/mac_top0/mac_rx0/udp0/udp_receive_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X1Y20.ADDRA10), 1 path
</twPathRptBanner><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.251</twSlack><twSrc BELType="FF">mac_test0/mac_top0/mac_rx0/udp0/ram_write_addr_7</twSrc><twDest BELType="RAM">mac_test0/mac_top0/mac_rx0/udp0/udp_receive_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>0.257</twTotPathDel><twClkSkew dest = "0.116" src = "0.110">-0.006</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mac_test0/mac_top0/mac_rx0/udp0/ram_write_addr_7</twSrc><twDest BELType='RAM'>mac_test0/mac_top0/mac_rx0/udp0/udp_receive_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X33Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">e_gtxc_OBUF_BUFG</twSrcClk><twPathDel><twSite>SLICE_X33Y41.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>mac_test0/mac_top0/mac_rx0/udp0/ram_write_addr&lt;8&gt;</twComp><twBEL>mac_test0/mac_top0/mac_rx0/udp0/ram_write_addr_7</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y20.ADDRA10</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.125</twDelInfo><twComp>mac_test0/mac_top0/mac_rx0/udp0/ram_write_addr&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X1Y20.CLKA</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>mac_test0/mac_top0/mac_rx0/udp0/udp_receive_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>mac_test0/mac_top0/mac_rx0/udp0/udp_receive_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.132</twLogDel><twRouteDel>0.125</twRouteDel><twTotDel>0.257</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">e_gtxc_OBUF_BUFG</twDestClk><twPctLog>51.4</twPctLog><twPctRoute>48.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X1Y10.ADDRAWRADDR10), 1 path
</twPathRptBanner><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.252</twSlack><twSrc BELType="FF">mac_test0/mac_top0/icmp0/ram_write_addr_5</twSrc><twDest BELType="RAM">mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twTotPathDel>0.259</twTotPathDel><twClkSkew dest = "0.119" src = "0.112">-0.007</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="25" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mac_test0/mac_top0/icmp0/ram_write_addr_5</twSrc><twDest BELType='RAM'>mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X32Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">e_gtxc_OBUF_BUFG</twSrcClk><twPathDel><twSite>SLICE_X32Y21.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>mac_test0/mac_top0/icmp0/ram_write_addr&lt;6&gt;</twComp><twBEL>mac_test0/mac_top0/icmp0/ram_write_addr_5</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y10.ADDRAWRADDR10</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.125</twDelInfo><twComp>mac_test0/mac_top0/icmp0/ram_write_addr&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X1Y10.CLKAWRCLK</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twComp><twBEL>mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twBEL></twPathDel><twLogDel>0.134</twLogDel><twRouteDel>0.125</twRouteDel><twTotDel>0.259</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">e_gtxc_OBUF_BUFG</twDestClk><twPctLog>51.7</twPctLog><twPctRoute>48.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="59"><twPinLimitBanner>Component Switching Limit Checks: TS_grxc_clk_pin = PERIOD TIMEGRP &quot;grxc_clk_pin&quot; 8 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="60" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="4.430" period="8.000" constraintValue="8.000" deviceLimit="3.570" freqLimit="280.112" physResource="mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" logResource="mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X1Y10.CLKAWRCLK" clockNet="e_gtxc_OBUF_BUFG"/><twPinLimit anchorID="61" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="4.430" period="8.000" constraintValue="8.000" deviceLimit="3.570" freqLimit="280.112" physResource="mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKBRDCLK" logResource="mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKBRDCLK" locationPin="RAMB8_X1Y10.CLKBRDCLK" clockNet="e_gtxc_OBUF_BUFG"/><twPinLimit anchorID="62" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="4.430" period="8.000" constraintValue="8.000" deviceLimit="3.570" freqLimit="280.112" physResource="mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" logResource="mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X1Y9.CLKAWRCLK" clockNet="e_gtxc_OBUF_BUFG"/></twPinLimitRpt></twConst><twConst anchorID="63" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_gtxc_clk_pin = PERIOD gtxc_clk_pin 8ns;" ScopeName="">TS_gtxc_clk_pin = PERIOD TIMEGRP &quot;gtxc_clk_pin&quot; 8 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="64"><twPinLimitBanner>Component Switching Limit Checks: TS_gtxc_clk_pin = PERIOD TIMEGRP &quot;gtxc_clk_pin&quot; 8 ns HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twUnmetConstCnt anchorID="65">0</twUnmetConstCnt><twDataSheet anchorID="66" twNameLen="15"><twClk2SUList anchorID="67" twDestWidth="3"><twDest>clk</twDest><twClk2SU><twSrc>clk</twSrc><twRiseRise>6.222</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="68" twDestWidth="5"><twDest>e_rxc</twDest><twClk2SU><twSrc>e_rxc</twSrc><twRiseRise>7.314</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="69"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>151518</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>15861</twConnCnt></twConstCov><twStats anchorID="70"><twMinPer>7.314</twMinPer><twFootnote number="1" /><twMaxFreq>136.724</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Sun Jul 07 17:19:39 2019 </twTimestamp></twFoot><twClientInfo anchorID="71"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 298 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
