Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.00 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.00 secs
 
--> 
Reading design: RISCV16bit.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "RISCV16bit.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "RISCV16bit"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : RISCV16bit
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/ise/NTUST_FPGA/RISCV16bit/RISCV16bit.vhf" in Library work.
Architecture behavioral of Entity test_decoder_muser_riscv16bit is up to date.
Architecture behavioral of Entity decoder_3t08_muser_riscv16bit is up to date.
Architecture behavioral of Entity or8_mxilinx_riscv16bit is up to date.
Architecture behavioral of Entity mux8to1_muser_riscv16bit is up to date.
Architecture behavioral of Entity mux16bit8to1_muser_riscv16bit is up to date.
Architecture behavioral of Entity d_filp_flop_regwce_muser_riscv16bit is up to date.
Architecture behavioral of Entity regfile_muser_riscv16bit is up to date.
Architecture behavioral of Entity fd16re_mxilinx_riscv16bit is up to date.
Architecture behavioral of Entity pc_circuitry_muser_riscv16bit is up to date.
Architecture behavioral of Entity bitmask_muser_riscv16bit is up to date.
Architecture behavioral of Entity m2_1_mxilinx_riscv16bit is up to date.
Architecture behavioral of Entity branchdetech_muser_riscv16bit is up to date.
Architecture behavioral of Entity or9_mxilinx_riscv16bit is up to date.
Architecture behavioral of Entity main_decoder_muser_riscv16bit is up to date.
Architecture behavioral of Entity leftshift1bit_muser_riscv16bit is up to date.
Architecture behavioral of Entity demux2to1_muser_riscv16bit is up to date.
Architecture behavioral of Entity demux4bit2to1_muser_riscv16bit is up to date.
Architecture behavioral of Entity demux16bit2to1_muser_riscv16bit is up to date.
Architecture behavioral of Entity m2_1e_mxilinx_riscv16bit is up to date.
Architecture behavioral of Entity m4_1e_mxilinx_riscv16bit is up to date.
Architecture behavioral of Entity mux8to1_2_muser_riscv16bit is up to date.
Architecture behavioral of Entity mux4bit8to1_muser_riscv16bit is up to date.
Architecture behavioral of Entity mux4x4bit8to1_muser_riscv16bit is up to date.
Architecture behavioral of Entity ram32x16s_muser_riscv16bit is up to date.
Architecture behavioral of Entity mem256x16_muser_riscv16bit is up to date.
Architecture behavioral of Entity mux4bit2to1_muser_riscv16bit is up to date.
Architecture behavioral of Entity mux16bit2to1_muser_riscv16bit is up to date.
Architecture behavioral of Entity fulladder_muser_riscv16bit is up to date.
Architecture behavioral of Entity fulladder16bit_muser_riscv16bit is up to date.
Architecture behavioral of Entity encoder4to2_muser_riscv16bit is up to date.
Architecture behavioral of Entity encoder8to4_muser_riscv16bit is up to date.
Architecture behavioral of Entity encoder16to8_muser_riscv16bit is up to date.
Architecture behavioral of Entity leftshift0_muser_riscv16bit is up to date.
Architecture behavioral of Entity alu_decoder_muser_riscv16bit is up to date.
Architecture behavioral of Entity mux3bit2to1_muser_riscv16bit is up to date.
Architecture behavioral of Entity extend_muser_riscv16bit is up to date.
Architecture behavioral of Entity mux3to1_muser_riscv16bit is up to date.
Architecture behavioral of Entity mux4bit3to1_muser_riscv16bit is up to date.
Architecture behavioral of Entity mux16bit3to1_muser_riscv16bit is up to date.
Architecture behavioral of Entity nand16_mxilinx_riscv16bit is up to date.
Architecture behavioral of Entity two_complement16bitadder_muser_riscv16bit is up to date.
Architecture behavioral of Entity alu_muser_riscv16bit is up to date.
Architecture behavioral of Entity riscv16bit is up to date.
Compiling vhdl file "/home/ise/NTUST_FPGA/RISCV16bit/ALU_decoder.vhf" in Library work.
Architecture behavioral of Entity alu_decoder is up to date.
Compiling vhdl file "/home/ise/NTUST_FPGA/RISCV16bit/bitmask.vhf" in Library work.
Architecture behavioral of Entity bitmask is up to date.
Compiling vhdl file "/home/ise/NTUST_FPGA/RISCV16bit/Branchdetech.vhf" in Library work.
Architecture behavioral of Entity branchdetech is up to date.
Compiling vhdl file "/home/ise/NTUST_FPGA/RISCV16bit/demux16bit2to1.vhf" in Library work.
Architecture behavioral of Entity demux2to1_muser_demux16bit2to1 is up to date.
Architecture behavioral of Entity demux4bit2to1_muser_demux16bit2to1 is up to date.
Architecture behavioral of Entity demux16bit2to1 is up to date.
Compiling vhdl file "/home/ise/NTUST_FPGA/RISCV16bit/encoder16to8.vhf" in Library work.
Architecture behavioral of Entity encoder4to2_muser_encoder16to8 is up to date.
Architecture behavioral of Entity encoder8to4_muser_encoder16to8 is up to date.
Architecture behavioral of Entity encoder16to8 is up to date.
Compiling vhdl file "/home/ise/NTUST_FPGA/RISCV16bit/extend.vhf" in Library work.
Architecture behavioral of Entity m2_1_mxilinx_extend is up to date.
Architecture behavioral of Entity mux3bit2to1_muser_extend is up to date.
Architecture behavioral of Entity extend is up to date.
Compiling vhdl file "/home/ise/NTUST_FPGA/RISCV16bit/leftshift0.vhf" in Library work.
Architecture behavioral of Entity leftshift0 is up to date.
Compiling vhdl file "/home/ise/NTUST_FPGA/RISCV16bit/leftshift1bit.vhf" in Library work.
Architecture behavioral of Entity leftshift1bit is up to date.
Compiling vhdl file "/home/ise/NTUST_FPGA/RISCV16bit/main_decoder.vhf" in Library work.
Architecture behavioral of Entity or9_mxilinx_main_decoder is up to date.
Architecture behavioral of Entity main_decoder is up to date.
Compiling vhdl file "/home/ise/NTUST_FPGA/RISCV16bit/Mem256X16.vhf" in Library work.
Architecture behavioral of Entity m2_1_mxilinx_mem256x16 is up to date.
Architecture behavioral of Entity m2_1e_mxilinx_mem256x16 is up to date.
Architecture behavioral of Entity m4_1e_mxilinx_mem256x16 is up to date.
Architecture behavioral of Entity mux8to1_2_muser_mem256x16 is up to date.
Architecture behavioral of Entity mux4bit8to1_muser_mem256x16 is up to date.
Architecture behavioral of Entity mux4x4bit8to1_muser_mem256x16 is up to date.
Architecture behavioral of Entity decoder_3t08_muser_mem256x16 is up to date.
Architecture behavioral of Entity ram32x16s_muser_mem256x16 is up to date.
Architecture behavioral of Entity mem256x16 is up to date.
Compiling vhdl file "/home/ise/NTUST_FPGA/RISCV16bit/mux16bit2to1.vhf" in Library work.
Architecture behavioral of Entity m2_1_mxilinx_mux16bit2to1 is up to date.
Architecture behavioral of Entity mux4bit2to1_muser_mux16bit2to1 is up to date.
Architecture behavioral of Entity mux16bit2to1 is up to date.
Compiling vhdl file "/home/ise/NTUST_FPGA/RISCV16bit/mux16bit3to1.vhf" in Library work.
Architecture behavioral of Entity m2_1_mxilinx_mux16bit3to1 is up to date.
Architecture behavioral of Entity mux3to1_muser_mux16bit3to1 is up to date.
Architecture behavioral of Entity mux4bit3to1_muser_mux16bit3to1 is up to date.
Architecture behavioral of Entity mux16bit3to1 is up to date.
Compiling vhdl file "/home/ise/NTUST_FPGA/RISCV16bit/PC_Circuitry.vhf" in Library work.
Architecture behavioral of Entity fd16re_mxilinx_pc_circuitry is up to date.
Architecture behavioral of Entity pc_circuitry is up to date.
Compiling vhdl file "/home/ise/NTUST_FPGA/RISCV16bit/regfile.vhf" in Library work.
Architecture behavioral of Entity decoder_3t08_muser_regfile is up to date.
Architecture behavioral of Entity or8_mxilinx_regfile is up to date.
Architecture behavioral of Entity mux8to1_muser_regfile is up to date.
Architecture behavioral of Entity mux16bit8to1_muser_regfile is up to date.
Architecture behavioral of Entity d_filp_flop_regwce_muser_regfile is up to date.
Architecture behavioral of Entity regfile is up to date.
Compiling vhdl file "/home/ise/NTUST_FPGA/RISCV16bit/test_decoder.vhf" in Library work.
Architecture behavioral of Entity test_decoder is up to date.
Compiling vhdl file "/home/ise/NTUST_FPGA/RISCV16bit/decoder_3t08.vhf" in Library work.
Architecture behavioral of Entity decoder_3t08 is up to date.
Compiling vhdl file "/home/ise/NTUST_FPGA/RISCV16bit/demux4bit2to1.vhf" in Library work.
Architecture behavioral of Entity demux2to1_muser_demux4bit2to1 is up to date.
Architecture behavioral of Entity demux4bit2to1 is up to date.
Compiling vhdl file "/home/ise/NTUST_FPGA/RISCV16bit/D_filp_flop_regwce.vhf" in Library work.
Architecture behavioral of Entity d_filp_flop_regwce is up to date.
Compiling vhdl file "/home/ise/NTUST_FPGA/RISCV16bit/encoder8to4.vhf" in Library work.
Architecture behavioral of Entity encoder4to2_muser_encoder8to4 is up to date.
Architecture behavioral of Entity encoder8to4 is up to date.
Compiling vhdl file "/home/ise/NTUST_FPGA/RISCV16bit/mux16bit8to1.vhf" in Library work.
Architecture behavioral of Entity or8_mxilinx_mux16bit8to1 is up to date.
Architecture behavioral of Entity mux8to1_muser_mux16bit8to1 is up to date.
Architecture behavioral of Entity mux16bit8to1 is up to date.
Compiling vhdl file "/home/ise/NTUST_FPGA/RISCV16bit/mux3bit2to1.vhf" in Library work.
Architecture behavioral of Entity m2_1_mxilinx_mux3bit2to1 is up to date.
Architecture behavioral of Entity mux3bit2to1 is up to date.
Compiling vhdl file "/home/ise/NTUST_FPGA/RISCV16bit/mux4bit2to1.vhf" in Library work.
Architecture behavioral of Entity m2_1_mxilinx_mux4bit2to1 is up to date.
Architecture behavioral of Entity mux4bit2to1 is up to date.
Compiling vhdl file "/home/ise/NTUST_FPGA/RISCV16bit/mux4bit3to1.vhf" in Library work.
Architecture behavioral of Entity m2_1_mxilinx_mux4bit3to1 is up to date.
Architecture behavioral of Entity mux3to1_muser_mux4bit3to1 is up to date.
Architecture behavioral of Entity mux4bit3to1 is up to date.
Compiling vhdl file "/home/ise/NTUST_FPGA/RISCV16bit/mux4X4bit8to1.vhf" in Library work.
Architecture behavioral of Entity m2_1_mxilinx_mux4x4bit8to1 is up to date.
Architecture behavioral of Entity m2_1e_mxilinx_mux4x4bit8to1 is up to date.
Architecture behavioral of Entity m4_1e_mxilinx_mux4x4bit8to1 is up to date.
Architecture behavioral of Entity mux8to1_2_muser_mux4x4bit8to1 is up to date.
Architecture behavioral of Entity mux4bit8to1_muser_mux4x4bit8to1 is up to date.
Architecture behavioral of Entity mux4x4bit8to1 is up to date.
Compiling vhdl file "/home/ise/NTUST_FPGA/RISCV16bit/RAM32X16S.vhf" in Library work.
Architecture behavioral of Entity ram32x16s is up to date.
Compiling vhdl file "/home/ise/NTUST_FPGA/RISCV16bit/two_complement16bitadder.vhf" in Library work.
Architecture behavioral of Entity fulladder_muser_two_complement16bitadder is up to date.
Architecture behavioral of Entity fulladder16bit_muser_two_complement16bitadder is up to date.
Architecture behavioral of Entity two_complement16bitadder is up to date.
Compiling vhdl file "/home/ise/NTUST_FPGA/RISCV16bit/demux2to1.vhf" in Library work.
Architecture behavioral of Entity demux2to1 is up to date.
Compiling vhdl file "/home/ise/NTUST_FPGA/RISCV16bit/encoder4to2.vhf" in Library work.
Architecture behavioral of Entity encoder4to2 is up to date.
Compiling vhdl file "/home/ise/NTUST_FPGA/RISCV16bit/fulladder16bit.vhf" in Library work.
Architecture behavioral of Entity fulladder_muser_fulladder16bit is up to date.
Architecture behavioral of Entity fulladder16bit is up to date.
Compiling vhdl file "/home/ise/NTUST_FPGA/RISCV16bit/mux3to1.vhf" in Library work.
Architecture behavioral of Entity m2_1_mxilinx_mux3to1 is up to date.
Architecture behavioral of Entity mux3to1 is up to date.
Compiling vhdl file "/home/ise/NTUST_FPGA/RISCV16bit/mux4bit8to1.vhf" in Library work.
Architecture behavioral of Entity m2_1_mxilinx_mux4bit8to1 is up to date.
Architecture behavioral of Entity m2_1e_mxilinx_mux4bit8to1 is up to date.
Architecture behavioral of Entity m4_1e_mxilinx_mux4bit8to1 is up to date.
Architecture behavioral of Entity mux8to1_2_muser_mux4bit8to1 is up to date.
Architecture behavioral of Entity mux4bit8to1 is up to date.
Compiling vhdl file "/home/ise/NTUST_FPGA/RISCV16bit/mux8to1.vhf" in Library work.
Architecture behavioral of Entity or8_mxilinx_mux8to1 is up to date.
Architecture behavioral of Entity mux8to1 is up to date.
Compiling vhdl file "/home/ise/NTUST_FPGA/RISCV16bit/fulladder.vhf" in Library work.
Architecture behavioral of Entity fulladder is up to date.
Compiling vhdl file "/home/ise/NTUST_FPGA/RISCV16bit/mux8to1_2.vhf" in Library work.
Architecture behavioral of Entity m2_1_mxilinx_mux8to1_2 is up to date.
Architecture behavioral of Entity m2_1e_mxilinx_mux8to1_2 is up to date.
Architecture behavioral of Entity m4_1e_mxilinx_mux8to1_2 is up to date.
Architecture behavioral of Entity mux8to1_2 is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <RISCV16bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ALU_MUSER_RISCV16bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux16bit3to1_MUSER_RISCV16bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux16bit2to1_MUSER_RISCV16bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux3bit2to1_MUSER_RISCV16bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <extend_MUSER_RISCV16bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ALU_decoder_MUSER_RISCV16bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <encoder16to8_MUSER_RISCV16bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <leftshift0_MUSER_RISCV16bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <fulladder16bit_MUSER_RISCV16bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <D_filp_flop_regwce_MUSER_RISCV16bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Mem256X16_MUSER_RISCV16bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <demux16bit2to1_MUSER_RISCV16bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <leftshift1bit_MUSER_RISCV16bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <main_decoder_MUSER_RISCV16bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Branchdetech_MUSER_RISCV16bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <M2_1_MXILINX_RISCV16bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <bitmask_MUSER_RISCV16bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <PC_Circuitry_MUSER_RISCV16bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <regfile_MUSER_RISCV16bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <test_decoder_MUSER_RISCV16bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <two_complement16bitadder_MUSER_RISCV16bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <NAND16_MXILINX_RISCV16bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux4bit3to1_MUSER_RISCV16bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux4bit2to1_MUSER_RISCV16bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux3bit2to1_MUSER_RISCV16bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <encoder8to4_MUSER_RISCV16bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <fulladder_MUSER_RISCV16bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <RAM32X16S_MUSER_RISCV16bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <decoder_3t08_MUSER_RISCV16bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux4X4bit8to1_MUSER_RISCV16bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <demux4bit2to1_MUSER_RISCV16bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <OR9_MXILINX_RISCV16bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <FD16RE_MXILINX_RISCV16bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <D_filp_flop_regwce_MUSER_RISCV16bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux16bit8to1_MUSER_RISCV16bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <fulladder16bit_MUSER_RISCV16bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux3to1_MUSER_RISCV16bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <M2_1_MXILINX_RISCV16bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <M2_1_MXILINX_RISCV16bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <M2_1_MXILINX_RISCV16bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <M2_1_MXILINX_RISCV16bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <encoder4to2_MUSER_RISCV16bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux4bit8to1_MUSER_RISCV16bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <demux2to1_MUSER_RISCV16bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux8to1_MUSER_RISCV16bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <fulladder_MUSER_RISCV16bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux8to1_2_MUSER_RISCV16bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <OR8_MXILINX_RISCV16bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <M4_1E_MXILINX_RISCV16bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <M2_1_MXILINX_RISCV16bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <M2_1E_MXILINX_RISCV16bit> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <RISCV16bit> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "/home/ise/NTUST_FPGA/RISCV16bit/RISCV16bit.vhf" line 4509: Unconnected output port 'N' of component 'ALU_MUSER_RISCV16bit'.
WARNING:Xst:753 - "/home/ise/NTUST_FPGA/RISCV16bit/RISCV16bit.vhf" line 4509: Unconnected output port 'V' of component 'ALU_MUSER_RISCV16bit'.
WARNING:Xst:753 - "/home/ise/NTUST_FPGA/RISCV16bit/RISCV16bit.vhf" line 4589: Unconnected output port 'cout' of component 'fulladder16bit_MUSER_RISCV16bit'.
WARNING:Xst:753 - "/home/ise/NTUST_FPGA/RISCV16bit/RISCV16bit.vhf" line 4596: Unconnected output port 'cout' of component 'fulladder16bit_MUSER_RISCV16bit'.
WARNING:Xst:753 - "/home/ise/NTUST_FPGA/RISCV16bit/RISCV16bit.vhf" line 4655: Unconnected output port 'Y0' of component 'demux16bit2to1_MUSER_RISCV16bit'.
    Set user-defined property "HU_SET =  XLXI_93_19" for instance <XLXI_93> in unit <RISCV16bit>.
Entity <RISCV16bit> analyzed. Unit <RISCV16bit> generated.

Analyzing Entity <ALU_MUSER_RISCV16bit> in library <work> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_4_18" for instance <XLXI_4> in unit <ALU_MUSER_RISCV16bit>.
Entity <ALU_MUSER_RISCV16bit> analyzed. Unit <ALU_MUSER_RISCV16bit> generated.

Analyzing Entity <two_complement16bitadder_MUSER_RISCV16bit> in library <work> (Architecture <behavioral>).
Entity <two_complement16bitadder_MUSER_RISCV16bit> analyzed. Unit <two_complement16bitadder_MUSER_RISCV16bit> generated.

Analyzing Entity <NAND16_MXILINX_RISCV16bit> in library <work> (Architecture <behavioral>).
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_2> in unit <NAND16_MXILINX_RISCV16bit>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_29> in unit <NAND16_MXILINX_RISCV16bit>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_129> in unit <NAND16_MXILINX_RISCV16bit>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_138> in unit <NAND16_MXILINX_RISCV16bit>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_142> in unit <NAND16_MXILINX_RISCV16bit>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_147> in unit <NAND16_MXILINX_RISCV16bit>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_165> in unit <NAND16_MXILINX_RISCV16bit>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_170> in unit <NAND16_MXILINX_RISCV16bit>.
Entity <NAND16_MXILINX_RISCV16bit> analyzed. Unit <NAND16_MXILINX_RISCV16bit> generated.

Analyzing Entity <mux16bit3to1_MUSER_RISCV16bit> in library <work> (Architecture <behavioral>).
Entity <mux16bit3to1_MUSER_RISCV16bit> analyzed. Unit <mux16bit3to1_MUSER_RISCV16bit> generated.

Analyzing Entity <mux4bit3to1_MUSER_RISCV16bit> in library <work> (Architecture <behavioral>).
Entity <mux4bit3to1_MUSER_RISCV16bit> analyzed. Unit <mux4bit3to1_MUSER_RISCV16bit> generated.

Analyzing Entity <mux3to1_MUSER_RISCV16bit> in library <work> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_3_16" for instance <XLXI_3> in unit <mux3to1_MUSER_RISCV16bit>.
    Set user-defined property "HU_SET =  XLXI_4_17" for instance <XLXI_4> in unit <mux3to1_MUSER_RISCV16bit>.
Entity <mux3to1_MUSER_RISCV16bit> analyzed. Unit <mux3to1_MUSER_RISCV16bit> generated.

Analyzing Entity <mux16bit2to1_MUSER_RISCV16bit> in library <work> (Architecture <behavioral>).
Entity <mux16bit2to1_MUSER_RISCV16bit> analyzed. Unit <mux16bit2to1_MUSER_RISCV16bit> generated.

Analyzing Entity <mux4bit2to1_MUSER_RISCV16bit> in library <work> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_1_8" for instance <XLXI_1> in unit <mux4bit2to1_MUSER_RISCV16bit>.
    Set user-defined property "HU_SET =  XLXI_2_9" for instance <XLXI_2> in unit <mux4bit2to1_MUSER_RISCV16bit>.
    Set user-defined property "HU_SET =  XLXI_3_10" for instance <XLXI_3> in unit <mux4bit2to1_MUSER_RISCV16bit>.
    Set user-defined property "HU_SET =  XLXI_4_11" for instance <XLXI_4> in unit <mux4bit2to1_MUSER_RISCV16bit>.
Entity <mux4bit2to1_MUSER_RISCV16bit> analyzed. Unit <mux4bit2to1_MUSER_RISCV16bit> generated.

Analyzing Entity <mux3bit2to1_MUSER_RISCV16bit> in library <work> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_1_12" for instance <XLXI_1> in unit <mux3bit2to1_MUSER_RISCV16bit>.
    Set user-defined property "HU_SET =  XLXI_2_13" for instance <XLXI_2> in unit <mux3bit2to1_MUSER_RISCV16bit>.
    Set user-defined property "HU_SET =  XLXI_3_14" for instance <XLXI_3> in unit <mux3bit2to1_MUSER_RISCV16bit>.
Entity <mux3bit2to1_MUSER_RISCV16bit> analyzed. Unit <mux3bit2to1_MUSER_RISCV16bit> generated.

Analyzing Entity <extend_MUSER_RISCV16bit> in library <work> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_1_15" for instance <XLXI_1> in unit <extend_MUSER_RISCV16bit>.
Entity <extend_MUSER_RISCV16bit> analyzed. Unit <extend_MUSER_RISCV16bit> generated.

Analyzing Entity <ALU_decoder_MUSER_RISCV16bit> in library <work> (Architecture <behavioral>).
Entity <ALU_decoder_MUSER_RISCV16bit> analyzed. Unit <ALU_decoder_MUSER_RISCV16bit> generated.

Analyzing Entity <encoder16to8_MUSER_RISCV16bit> in library <work> (Architecture <behavioral>).
Entity <encoder16to8_MUSER_RISCV16bit> analyzed. Unit <encoder16to8_MUSER_RISCV16bit> generated.

Analyzing Entity <encoder8to4_MUSER_RISCV16bit> in library <work> (Architecture <behavioral>).
Entity <encoder8to4_MUSER_RISCV16bit> analyzed. Unit <encoder8to4_MUSER_RISCV16bit> generated.

Analyzing Entity <encoder4to2_MUSER_RISCV16bit> in library <work> (Architecture <behavioral>).
Entity <encoder4to2_MUSER_RISCV16bit> analyzed. Unit <encoder4to2_MUSER_RISCV16bit> generated.

Analyzing Entity <leftshift0_MUSER_RISCV16bit> in library <work> (Architecture <behavioral>).
Entity <leftshift0_MUSER_RISCV16bit> analyzed. Unit <leftshift0_MUSER_RISCV16bit> generated.

Analyzing Entity <fulladder16bit_MUSER_RISCV16bit> in library <work> (Architecture <behavioral>).
Entity <fulladder16bit_MUSER_RISCV16bit> analyzed. Unit <fulladder16bit_MUSER_RISCV16bit> generated.

Analyzing Entity <fulladder_MUSER_RISCV16bit> in library <work> (Architecture <behavioral>).
Entity <fulladder_MUSER_RISCV16bit> analyzed. Unit <fulladder_MUSER_RISCV16bit> generated.

Analyzing Entity <D_filp_flop_regwce_MUSER_RISCV16bit> in library <work> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <XLXI_6> in unit <D_filp_flop_regwce_MUSER_RISCV16bit>.
    Set user-defined property "INIT =  0" for instance <XLXI_7> in unit <D_filp_flop_regwce_MUSER_RISCV16bit>.
    Set user-defined property "INIT =  0" for instance <XLXI_8> in unit <D_filp_flop_regwce_MUSER_RISCV16bit>.
    Set user-defined property "INIT =  0" for instance <XLXI_9> in unit <D_filp_flop_regwce_MUSER_RISCV16bit>.
    Set user-defined property "INIT =  0" for instance <XLXI_10> in unit <D_filp_flop_regwce_MUSER_RISCV16bit>.
    Set user-defined property "INIT =  0" for instance <XLXI_11> in unit <D_filp_flop_regwce_MUSER_RISCV16bit>.
    Set user-defined property "INIT =  0" for instance <XLXI_12> in unit <D_filp_flop_regwce_MUSER_RISCV16bit>.
    Set user-defined property "INIT =  0" for instance <XLXI_13> in unit <D_filp_flop_regwce_MUSER_RISCV16bit>.
    Set user-defined property "INIT =  0" for instance <XLXI_14> in unit <D_filp_flop_regwce_MUSER_RISCV16bit>.
    Set user-defined property "INIT =  0" for instance <XLXI_15> in unit <D_filp_flop_regwce_MUSER_RISCV16bit>.
    Set user-defined property "INIT =  0" for instance <XLXI_16> in unit <D_filp_flop_regwce_MUSER_RISCV16bit>.
    Set user-defined property "INIT =  0" for instance <XLXI_17> in unit <D_filp_flop_regwce_MUSER_RISCV16bit>.
    Set user-defined property "INIT =  0" for instance <XLXI_18> in unit <D_filp_flop_regwce_MUSER_RISCV16bit>.
    Set user-defined property "INIT =  0" for instance <XLXI_19> in unit <D_filp_flop_regwce_MUSER_RISCV16bit>.
    Set user-defined property "INIT =  0" for instance <XLXI_20> in unit <D_filp_flop_regwce_MUSER_RISCV16bit>.
    Set user-defined property "INIT =  0" for instance <XLXI_21> in unit <D_filp_flop_regwce_MUSER_RISCV16bit>.
Entity <D_filp_flop_regwce_MUSER_RISCV16bit> analyzed. Unit <D_filp_flop_regwce_MUSER_RISCV16bit> generated.

Analyzing Entity <Mem256X16_MUSER_RISCV16bit> in library <work> (Architecture <behavioral>).
Entity <Mem256X16_MUSER_RISCV16bit> analyzed. Unit <Mem256X16_MUSER_RISCV16bit> generated.

Analyzing Entity <RAM32X16S_MUSER_RISCV16bit> in library <work> (Architecture <behavioral>).
    Set user-defined property "INIT_00 =  00000000" for instance <XLXI_3> in unit <RAM32X16S_MUSER_RISCV16bit>.
    Set user-defined property "INIT_01 =  00000000" for instance <XLXI_3> in unit <RAM32X16S_MUSER_RISCV16bit>.
    Set user-defined property "INIT_02 =  00000000" for instance <XLXI_3> in unit <RAM32X16S_MUSER_RISCV16bit>.
    Set user-defined property "INIT_03 =  00000000" for instance <XLXI_3> in unit <RAM32X16S_MUSER_RISCV16bit>.
    Set user-defined property "INIT_04 =  00000000" for instance <XLXI_3> in unit <RAM32X16S_MUSER_RISCV16bit>.
    Set user-defined property "INIT_05 =  00000000" for instance <XLXI_3> in unit <RAM32X16S_MUSER_RISCV16bit>.
    Set user-defined property "INIT_06 =  00000000" for instance <XLXI_3> in unit <RAM32X16S_MUSER_RISCV16bit>.
    Set user-defined property "INIT_07 =  00000000" for instance <XLXI_3> in unit <RAM32X16S_MUSER_RISCV16bit>.
    Set user-defined property "INIT_00 =  00000000" for instance <XLXI_4> in unit <RAM32X16S_MUSER_RISCV16bit>.
    Set user-defined property "INIT_01 =  00000000" for instance <XLXI_4> in unit <RAM32X16S_MUSER_RISCV16bit>.
    Set user-defined property "INIT_02 =  00000000" for instance <XLXI_4> in unit <RAM32X16S_MUSER_RISCV16bit>.
    Set user-defined property "INIT_03 =  00000000" for instance <XLXI_4> in unit <RAM32X16S_MUSER_RISCV16bit>.
    Set user-defined property "INIT_04 =  00000000" for instance <XLXI_4> in unit <RAM32X16S_MUSER_RISCV16bit>.
    Set user-defined property "INIT_05 =  00000000" for instance <XLXI_4> in unit <RAM32X16S_MUSER_RISCV16bit>.
    Set user-defined property "INIT_06 =  00000000" for instance <XLXI_4> in unit <RAM32X16S_MUSER_RISCV16bit>.
    Set user-defined property "INIT_07 =  00000000" for instance <XLXI_4> in unit <RAM32X16S_MUSER_RISCV16bit>.
Entity <RAM32X16S_MUSER_RISCV16bit> analyzed. Unit <RAM32X16S_MUSER_RISCV16bit> generated.

Analyzing Entity <decoder_3t08_MUSER_RISCV16bit> in library <work> (Architecture <behavioral>).
Entity <decoder_3t08_MUSER_RISCV16bit> analyzed. Unit <decoder_3t08_MUSER_RISCV16bit> generated.

Analyzing Entity <mux4X4bit8to1_MUSER_RISCV16bit> in library <work> (Architecture <behavioral>).
Entity <mux4X4bit8to1_MUSER_RISCV16bit> analyzed. Unit <mux4X4bit8to1_MUSER_RISCV16bit> generated.

Analyzing Entity <mux4bit8to1_MUSER_RISCV16bit> in library <work> (Architecture <behavioral>).
Entity <mux4bit8to1_MUSER_RISCV16bit> analyzed. Unit <mux4bit8to1_MUSER_RISCV16bit> generated.

Analyzing Entity <mux8to1_2_MUSER_RISCV16bit> in library <work> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_1_5" for instance <XLXI_1> in unit <mux8to1_2_MUSER_RISCV16bit>.
    Set user-defined property "HU_SET =  XLXI_2_6" for instance <XLXI_2> in unit <mux8to1_2_MUSER_RISCV16bit>.
    Set user-defined property "HU_SET =  XLXI_3_7" for instance <XLXI_3> in unit <mux8to1_2_MUSER_RISCV16bit>.
Entity <mux8to1_2_MUSER_RISCV16bit> analyzed. Unit <mux8to1_2_MUSER_RISCV16bit> generated.

Analyzing Entity <M4_1E_MXILINX_RISCV16bit> in library <work> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  I_M01_4" for instance <I_M01> in unit <M4_1E_MXILINX_RISCV16bit>.
    Set user-defined property "HU_SET =  I_M23_3" for instance <I_M23> in unit <M4_1E_MXILINX_RISCV16bit>.
Entity <M4_1E_MXILINX_RISCV16bit> analyzed. Unit <M4_1E_MXILINX_RISCV16bit> generated.

Analyzing Entity <M2_1E_MXILINX_RISCV16bit> in library <work> (Architecture <behavioral>).
Entity <M2_1E_MXILINX_RISCV16bit> analyzed. Unit <M2_1E_MXILINX_RISCV16bit> generated.

Analyzing Entity <demux16bit2to1_MUSER_RISCV16bit> in library <work> (Architecture <behavioral>).
Entity <demux16bit2to1_MUSER_RISCV16bit> analyzed. Unit <demux16bit2to1_MUSER_RISCV16bit> generated.

Analyzing Entity <demux4bit2to1_MUSER_RISCV16bit> in library <work> (Architecture <behavioral>).
Entity <demux4bit2to1_MUSER_RISCV16bit> analyzed. Unit <demux4bit2to1_MUSER_RISCV16bit> generated.

Analyzing Entity <demux2to1_MUSER_RISCV16bit> in library <work> (Architecture <behavioral>).
Entity <demux2to1_MUSER_RISCV16bit> analyzed. Unit <demux2to1_MUSER_RISCV16bit> generated.

Analyzing Entity <leftshift1bit_MUSER_RISCV16bit> in library <work> (Architecture <behavioral>).
Entity <leftshift1bit_MUSER_RISCV16bit> analyzed. Unit <leftshift1bit_MUSER_RISCV16bit> generated.

Analyzing Entity <main_decoder_MUSER_RISCV16bit> in library <work> (Architecture <behavioral>).
WARNING:Xst:2211 - "/home/ise/NTUST_FPGA/RISCV16bit/RISCV16bit.vhf" line 1778: Instantiating black box module <AND5B1>.
    Set user-defined property "HU_SET =  XLXI_45_2" for instance <XLXI_45> in unit <main_decoder_MUSER_RISCV16bit>.
WARNING:Xst:2211 - "/home/ise/NTUST_FPGA/RISCV16bit/RISCV16bit.vhf" line 1851: Instantiating black box module <AND5B1>.
Entity <main_decoder_MUSER_RISCV16bit> analyzed. Unit <main_decoder_MUSER_RISCV16bit> generated.

Analyzing Entity <OR9_MXILINX_RISCV16bit> in library <work> (Architecture <behavioral>).
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_120> in unit <OR9_MXILINX_RISCV16bit>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_121> in unit <OR9_MXILINX_RISCV16bit>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_122> in unit <OR9_MXILINX_RISCV16bit>.
Entity <OR9_MXILINX_RISCV16bit> analyzed. Unit <OR9_MXILINX_RISCV16bit> generated.

Analyzing Entity <Branchdetech_MUSER_RISCV16bit> in library <work> (Architecture <behavioral>).
Entity <Branchdetech_MUSER_RISCV16bit> analyzed. Unit <Branchdetech_MUSER_RISCV16bit> generated.

Analyzing Entity <M2_1_MXILINX_RISCV16bit> in library <work> (Architecture <behavioral>).
Entity <M2_1_MXILINX_RISCV16bit> analyzed. Unit <M2_1_MXILINX_RISCV16bit> generated.

Analyzing Entity <bitmask_MUSER_RISCV16bit> in library <work> (Architecture <behavioral>).
Entity <bitmask_MUSER_RISCV16bit> analyzed. Unit <bitmask_MUSER_RISCV16bit> generated.

Analyzing Entity <PC_Circuitry_MUSER_RISCV16bit> in library <work> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_7_1" for instance <XLXI_7> in unit <PC_Circuitry_MUSER_RISCV16bit>.
Entity <PC_Circuitry_MUSER_RISCV16bit> analyzed. Unit <PC_Circuitry_MUSER_RISCV16bit> generated.

Analyzing Entity <FD16RE_MXILINX_RISCV16bit> in library <work> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <I_Q0> in unit <FD16RE_MXILINX_RISCV16bit>.
    Set user-defined property "INIT =  0" for instance <I_Q1> in unit <FD16RE_MXILINX_RISCV16bit>.
    Set user-defined property "INIT =  0" for instance <I_Q2> in unit <FD16RE_MXILINX_RISCV16bit>.
    Set user-defined property "INIT =  0" for instance <I_Q3> in unit <FD16RE_MXILINX_RISCV16bit>.
    Set user-defined property "INIT =  0" for instance <I_Q4> in unit <FD16RE_MXILINX_RISCV16bit>.
    Set user-defined property "INIT =  0" for instance <I_Q5> in unit <FD16RE_MXILINX_RISCV16bit>.
    Set user-defined property "INIT =  0" for instance <I_Q6> in unit <FD16RE_MXILINX_RISCV16bit>.
    Set user-defined property "INIT =  0" for instance <I_Q7> in unit <FD16RE_MXILINX_RISCV16bit>.
    Set user-defined property "INIT =  0" for instance <I_Q8> in unit <FD16RE_MXILINX_RISCV16bit>.
    Set user-defined property "INIT =  0" for instance <I_Q9> in unit <FD16RE_MXILINX_RISCV16bit>.
    Set user-defined property "INIT =  0" for instance <I_Q10> in unit <FD16RE_MXILINX_RISCV16bit>.
    Set user-defined property "INIT =  0" for instance <I_Q11> in unit <FD16RE_MXILINX_RISCV16bit>.
    Set user-defined property "INIT =  0" for instance <I_Q12> in unit <FD16RE_MXILINX_RISCV16bit>.
    Set user-defined property "INIT =  0" for instance <I_Q13> in unit <FD16RE_MXILINX_RISCV16bit>.
    Set user-defined property "INIT =  0" for instance <I_Q14> in unit <FD16RE_MXILINX_RISCV16bit>.
    Set user-defined property "INIT =  0" for instance <I_Q15> in unit <FD16RE_MXILINX_RISCV16bit>.
Entity <FD16RE_MXILINX_RISCV16bit> analyzed. Unit <FD16RE_MXILINX_RISCV16bit> generated.

Analyzing Entity <regfile_MUSER_RISCV16bit> in library <work> (Architecture <behavioral>).
Entity <regfile_MUSER_RISCV16bit> analyzed. Unit <regfile_MUSER_RISCV16bit> generated.

Analyzing Entity <mux16bit8to1_MUSER_RISCV16bit> in library <work> (Architecture <behavioral>).
Entity <mux16bit8to1_MUSER_RISCV16bit> analyzed. Unit <mux16bit8to1_MUSER_RISCV16bit> generated.

Analyzing Entity <mux8to1_MUSER_RISCV16bit> in library <work> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_24_0" for instance <XLXI_24> in unit <mux8to1_MUSER_RISCV16bit>.
Entity <mux8to1_MUSER_RISCV16bit> analyzed. Unit <mux8to1_MUSER_RISCV16bit> generated.

Analyzing Entity <OR8_MXILINX_RISCV16bit> in library <work> (Architecture <behavioral>).
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_91> in unit <OR8_MXILINX_RISCV16bit>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_116> in unit <OR8_MXILINX_RISCV16bit>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_117> in unit <OR8_MXILINX_RISCV16bit>.
Entity <OR8_MXILINX_RISCV16bit> analyzed. Unit <OR8_MXILINX_RISCV16bit> generated.

Analyzing Entity <test_decoder_MUSER_RISCV16bit> in library <work> (Architecture <behavioral>).
Entity <test_decoder_MUSER_RISCV16bit> analyzed. Unit <test_decoder_MUSER_RISCV16bit> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <ALU_decoder_MUSER_RISCV16bit>.
    Related source file is "/home/ise/NTUST_FPGA/RISCV16bit/RISCV16bit.vhf".
Unit <ALU_decoder_MUSER_RISCV16bit> synthesized.


Synthesizing Unit <leftshift0_MUSER_RISCV16bit>.
    Related source file is "/home/ise/NTUST_FPGA/RISCV16bit/RISCV16bit.vhf".
Unit <leftshift0_MUSER_RISCV16bit> synthesized.


Synthesizing Unit <D_filp_flop_regwce_MUSER_RISCV16bit>.
    Related source file is "/home/ise/NTUST_FPGA/RISCV16bit/RISCV16bit.vhf".
Unit <D_filp_flop_regwce_MUSER_RISCV16bit> synthesized.


Synthesizing Unit <leftshift1bit_MUSER_RISCV16bit>.
    Related source file is "/home/ise/NTUST_FPGA/RISCV16bit/RISCV16bit.vhf".
Unit <leftshift1bit_MUSER_RISCV16bit> synthesized.


Synthesizing Unit <Branchdetech_MUSER_RISCV16bit>.
    Related source file is "/home/ise/NTUST_FPGA/RISCV16bit/RISCV16bit.vhf".
Unit <Branchdetech_MUSER_RISCV16bit> synthesized.


Synthesizing Unit <M2_1_MXILINX_RISCV16bit>.
    Related source file is "/home/ise/NTUST_FPGA/RISCV16bit/RISCV16bit.vhf".
Unit <M2_1_MXILINX_RISCV16bit> synthesized.


Synthesizing Unit <bitmask_MUSER_RISCV16bit>.
    Related source file is "/home/ise/NTUST_FPGA/RISCV16bit/RISCV16bit.vhf".
Unit <bitmask_MUSER_RISCV16bit> synthesized.


Synthesizing Unit <test_decoder_MUSER_RISCV16bit>.
    Related source file is "/home/ise/NTUST_FPGA/RISCV16bit/RISCV16bit.vhf".
Unit <test_decoder_MUSER_RISCV16bit> synthesized.


Synthesizing Unit <NAND16_MXILINX_RISCV16bit>.
    Related source file is "/home/ise/NTUST_FPGA/RISCV16bit/RISCV16bit.vhf".
Unit <NAND16_MXILINX_RISCV16bit> synthesized.


Synthesizing Unit <encoder4to2_MUSER_RISCV16bit>.
    Related source file is "/home/ise/NTUST_FPGA/RISCV16bit/RISCV16bit.vhf".
WARNING:Xst:647 - Input <A0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <encoder4to2_MUSER_RISCV16bit> synthesized.


Synthesizing Unit <fulladder_MUSER_RISCV16bit>.
    Related source file is "/home/ise/NTUST_FPGA/RISCV16bit/RISCV16bit.vhf".
Unit <fulladder_MUSER_RISCV16bit> synthesized.


Synthesizing Unit <RAM32X16S_MUSER_RISCV16bit>.
    Related source file is "/home/ise/NTUST_FPGA/RISCV16bit/RISCV16bit.vhf".
Unit <RAM32X16S_MUSER_RISCV16bit> synthesized.


Synthesizing Unit <decoder_3t08_MUSER_RISCV16bit>.
    Related source file is "/home/ise/NTUST_FPGA/RISCV16bit/RISCV16bit.vhf".
Unit <decoder_3t08_MUSER_RISCV16bit> synthesized.


Synthesizing Unit <M2_1E_MXILINX_RISCV16bit>.
    Related source file is "/home/ise/NTUST_FPGA/RISCV16bit/RISCV16bit.vhf".
Unit <M2_1E_MXILINX_RISCV16bit> synthesized.


Synthesizing Unit <demux2to1_MUSER_RISCV16bit>.
    Related source file is "/home/ise/NTUST_FPGA/RISCV16bit/RISCV16bit.vhf".
Unit <demux2to1_MUSER_RISCV16bit> synthesized.


Synthesizing Unit <OR9_MXILINX_RISCV16bit>.
    Related source file is "/home/ise/NTUST_FPGA/RISCV16bit/RISCV16bit.vhf".
WARNING:Xst:653 - Signal <dummy> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <OR9_MXILINX_RISCV16bit> synthesized.


Synthesizing Unit <FD16RE_MXILINX_RISCV16bit>.
    Related source file is "/home/ise/NTUST_FPGA/RISCV16bit/RISCV16bit.vhf".
Unit <FD16RE_MXILINX_RISCV16bit> synthesized.


Synthesizing Unit <OR8_MXILINX_RISCV16bit>.
    Related source file is "/home/ise/NTUST_FPGA/RISCV16bit/RISCV16bit.vhf".
WARNING:Xst:653 - Signal <dummy> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <OR8_MXILINX_RISCV16bit> synthesized.


Synthesizing Unit <mux3bit2to1_MUSER_RISCV16bit>.
    Related source file is "/home/ise/NTUST_FPGA/RISCV16bit/RISCV16bit.vhf".
Unit <mux3bit2to1_MUSER_RISCV16bit> synthesized.


Synthesizing Unit <fulladder16bit_MUSER_RISCV16bit>.
    Related source file is "/home/ise/NTUST_FPGA/RISCV16bit/RISCV16bit.vhf".
Unit <fulladder16bit_MUSER_RISCV16bit> synthesized.


Synthesizing Unit <main_decoder_MUSER_RISCV16bit>.
    Related source file is "/home/ise/NTUST_FPGA/RISCV16bit/RISCV16bit.vhf".
WARNING:Xst:646 - Signal <XLXN_37> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <XLXI_31_I1_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <main_decoder_MUSER_RISCV16bit> synthesized.


Synthesizing Unit <PC_Circuitry_MUSER_RISCV16bit>.
    Related source file is "/home/ise/NTUST_FPGA/RISCV16bit/RISCV16bit.vhf".
WARNING:Xst:653 - Signal <XLXI_7_CE_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <PC_Circuitry_MUSER_RISCV16bit> synthesized.


Synthesizing Unit <mux3to1_MUSER_RISCV16bit>.
    Related source file is "/home/ise/NTUST_FPGA/RISCV16bit/RISCV16bit.vhf".
Unit <mux3to1_MUSER_RISCV16bit> synthesized.


Synthesizing Unit <mux4bit2to1_MUSER_RISCV16bit>.
    Related source file is "/home/ise/NTUST_FPGA/RISCV16bit/RISCV16bit.vhf".
Unit <mux4bit2to1_MUSER_RISCV16bit> synthesized.


Synthesizing Unit <encoder8to4_MUSER_RISCV16bit>.
    Related source file is "/home/ise/NTUST_FPGA/RISCV16bit/RISCV16bit.vhf".
Unit <encoder8to4_MUSER_RISCV16bit> synthesized.


Synthesizing Unit <M4_1E_MXILINX_RISCV16bit>.
    Related source file is "/home/ise/NTUST_FPGA/RISCV16bit/RISCV16bit.vhf".
Unit <M4_1E_MXILINX_RISCV16bit> synthesized.


Synthesizing Unit <demux4bit2to1_MUSER_RISCV16bit>.
    Related source file is "/home/ise/NTUST_FPGA/RISCV16bit/RISCV16bit.vhf".
Unit <demux4bit2to1_MUSER_RISCV16bit> synthesized.


Synthesizing Unit <mux8to1_MUSER_RISCV16bit>.
    Related source file is "/home/ise/NTUST_FPGA/RISCV16bit/RISCV16bit.vhf".
Unit <mux8to1_MUSER_RISCV16bit> synthesized.


Synthesizing Unit <mux16bit2to1_MUSER_RISCV16bit>.
    Related source file is "/home/ise/NTUST_FPGA/RISCV16bit/RISCV16bit.vhf".
Unit <mux16bit2to1_MUSER_RISCV16bit> synthesized.


Synthesizing Unit <extend_MUSER_RISCV16bit>.
    Related source file is "/home/ise/NTUST_FPGA/RISCV16bit/RISCV16bit.vhf".
WARNING:Xst:653 - Signal <XLXN_79> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <extend_MUSER_RISCV16bit> synthesized.


Synthesizing Unit <encoder16to8_MUSER_RISCV16bit>.
    Related source file is "/home/ise/NTUST_FPGA/RISCV16bit/RISCV16bit.vhf".
Unit <encoder16to8_MUSER_RISCV16bit> synthesized.


Synthesizing Unit <demux16bit2to1_MUSER_RISCV16bit>.
    Related source file is "/home/ise/NTUST_FPGA/RISCV16bit/RISCV16bit.vhf".
Unit <demux16bit2to1_MUSER_RISCV16bit> synthesized.


Synthesizing Unit <two_complement16bitadder_MUSER_RISCV16bit>.
    Related source file is "/home/ise/NTUST_FPGA/RISCV16bit/RISCV16bit.vhf".
Unit <two_complement16bitadder_MUSER_RISCV16bit> synthesized.


Synthesizing Unit <mux4bit3to1_MUSER_RISCV16bit>.
    Related source file is "/home/ise/NTUST_FPGA/RISCV16bit/RISCV16bit.vhf".
Unit <mux4bit3to1_MUSER_RISCV16bit> synthesized.


Synthesizing Unit <mux8to1_2_MUSER_RISCV16bit>.
    Related source file is "/home/ise/NTUST_FPGA/RISCV16bit/RISCV16bit.vhf".
WARNING:Xst:653 - Signal <XLXI_2_E_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_1_E_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <mux8to1_2_MUSER_RISCV16bit> synthesized.


Synthesizing Unit <mux16bit8to1_MUSER_RISCV16bit>.
    Related source file is "/home/ise/NTUST_FPGA/RISCV16bit/RISCV16bit.vhf".
Unit <mux16bit8to1_MUSER_RISCV16bit> synthesized.


Synthesizing Unit <ALU_MUSER_RISCV16bit>.
    Related source file is "/home/ise/NTUST_FPGA/RISCV16bit/RISCV16bit.vhf".
Unit <ALU_MUSER_RISCV16bit> synthesized.


Synthesizing Unit <mux16bit3to1_MUSER_RISCV16bit>.
    Related source file is "/home/ise/NTUST_FPGA/RISCV16bit/RISCV16bit.vhf".
Unit <mux16bit3to1_MUSER_RISCV16bit> synthesized.


Synthesizing Unit <regfile_MUSER_RISCV16bit>.
    Related source file is "/home/ise/NTUST_FPGA/RISCV16bit/RISCV16bit.vhf".
Unit <regfile_MUSER_RISCV16bit> synthesized.


Synthesizing Unit <mux4bit8to1_MUSER_RISCV16bit>.
    Related source file is "/home/ise/NTUST_FPGA/RISCV16bit/RISCV16bit.vhf".
Unit <mux4bit8to1_MUSER_RISCV16bit> synthesized.


Synthesizing Unit <mux4X4bit8to1_MUSER_RISCV16bit>.
    Related source file is "/home/ise/NTUST_FPGA/RISCV16bit/RISCV16bit.vhf".
Unit <mux4X4bit8to1_MUSER_RISCV16bit> synthesized.


Synthesizing Unit <Mem256X16_MUSER_RISCV16bit>.
    Related source file is "/home/ise/NTUST_FPGA/RISCV16bit/RISCV16bit.vhf".
Unit <Mem256X16_MUSER_RISCV16bit> synthesized.


Synthesizing Unit <RISCV16bit>.
    Related source file is "/home/ise/NTUST_FPGA/RISCV16bit/RISCV16bit.vhf".
WARNING:Xst:653 - Signal <XLXI_9_D2_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000.
WARNING:Xst:653 - Signal <XLXI_9_D1_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000.
WARNING:Xst:653 - Signal <XLXI_37_cin_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_35_cin_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <RISCV16bit> synthesized.


=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 160
 Flip-Flops                                            : 160

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <RISCV16bit> ...

Optimizing unit <leftshift0_MUSER_RISCV16bit> ...

Optimizing unit <D_filp_flop_regwce_MUSER_RISCV16bit> ...

Optimizing unit <leftshift1bit_MUSER_RISCV16bit> ...

Optimizing unit <Branchdetech_MUSER_RISCV16bit> ...

Optimizing unit <M2_1_MXILINX_RISCV16bit> ...

Optimizing unit <bitmask_MUSER_RISCV16bit> ...

Optimizing unit <NAND16_MXILINX_RISCV16bit> ...

Optimizing unit <decoder_3t08_MUSER_RISCV16bit> ...

Optimizing unit <M2_1E_MXILINX_RISCV16bit> ...

Optimizing unit <OR9_MXILINX_RISCV16bit> ...

Optimizing unit <FD16RE_MXILINX_RISCV16bit> ...

Optimizing unit <OR8_MXILINX_RISCV16bit> ...

Optimizing unit <fulladder16bit_MUSER_RISCV16bit> ...

Optimizing unit <main_decoder_MUSER_RISCV16bit> ...

Optimizing unit <M4_1E_MXILINX_RISCV16bit> ...

Optimizing unit <mux8to1_MUSER_RISCV16bit> ...

Optimizing unit <extend_MUSER_RISCV16bit> ...

Optimizing unit <two_complement16bitadder_MUSER_RISCV16bit> ...

Optimizing unit <regfile_MUSER_RISCV16bit> ...

Optimizing unit <Mem256X16_MUSER_RISCV16bit> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block RISCV16bit, actual ratio is 40.
WARNING:Xst:387 - The KEEP property attached to the net <XLXI_3/XLXI_4/S3> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <XLXI_105/XLXI_14/XLXI_55/XLXI_24/S0> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <XLXI_105/XLXI_14/XLXI_55/XLXI_24/S1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <XLXI_105/XLXI_14/XLXI_55/XLXI_24/O_DUMMY> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <XLXI_105/XLXI_14/XLXI_56/XLXI_24/S0> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <XLXI_105/XLXI_14/XLXI_56/XLXI_24/S1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <XLXI_105/XLXI_14/XLXI_56/XLXI_24/O_DUMMY> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <XLXI_105/XLXI_14/XLXI_57/XLXI_24/S0> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <XLXI_105/XLXI_14/XLXI_57/XLXI_24/S1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <XLXI_105/XLXI_14/XLXI_57/XLXI_24/O_DUMMY> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <XLXI_105/XLXI_14/XLXI_58/XLXI_24/S0> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <XLXI_105/XLXI_14/XLXI_58/XLXI_24/S1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <XLXI_105/XLXI_14/XLXI_58/XLXI_24/O_DUMMY> may hinder timing optimization.
   You may achieve better results by removing this property

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 160
 Flip-Flops                                            : 160

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : RISCV16bit.ngr
Top Level Output File Name         : RISCV16bit
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 36

Cell Usage :
# BELS                             : 1961
#      AND2                        : 329
#      AND2B1                      : 187
#      AND2B2                      : 2
#      AND3                        : 129
#      AND3B1                      : 128
#      AND4                        : 284
#      AND4B1                      : 1
#      AND4B2                      : 1
#      AND4B3                      : 2
#      AND4B4                      : 1
#      AND5B1                      : 2
#      AND5B2                      : 3
#      AND5B3                      : 7
#      AND5B4                      : 4
#      AND5B5                      : 1
#      BUF                         : 52
#      GND                         : 35
#      INV                         : 123
#      MUXCY                       : 1
#      MUXCY_L                     : 3
#      MUXF5                       : 64
#      OR2                         : 414
#      OR3                         : 3
#      OR4                         : 66
#      OR5                         : 3
#      VCC                         : 2
#      XNOR2                       : 1
#      XOR2                        : 113
# FlipFlops/Latches                : 160
#      FDE                         : 144
#      FDRE                        : 16
# RAMS                             : 32
#      RAM32X8S                    : 32
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 36
#      IBUF                        : 19
#      OBUF                        : 17
# Others                           : 103
#      FMAP                        : 103
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                      318  out of    960    33%  
 Number of Slice Flip Flops:            160  out of   1920     8%  
 Number of 4 input LUTs:                635  out of   1920    33%  
    Number used as logic:               123
    Number used as RAMs:                512
 Number of IOs:                          36
 Number of bonded IOBs:                  36  out of     83    43%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-------------------------+-------+
Clock Signal                       | Clock buffer(FF name)   | Load  |
-----------------------------------+-------------------------+-------+
XLXI_93/O1(XLXI_93/I_36_8:O)       | BUFG(*)(XLXI_68/XLXI_21)| 192   |
-----------------------------------+-------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 78.046ns (Maximum Frequency: 12.813MHz)
   Minimum input arrival time before clock: 3.518ns
   Maximum output required time after clock: 16.360ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_93/O1'
  Clock period: 78.046ns (frequency: 12.813MHz)
  Total number of paths / destination ports: 18517412576 / 624
-------------------------------------------------------------------------
Delay:               78.046ns (Levels of Logic = 78)
  Source:            XLXI_104/XLXI_7/I_Q11 (FF)
  Destination:       XLXI_105/XLXI_4/XLXI_6 (FF)
  Source Clock:      XLXI_93/O1 rising
  Destination Clock: XLXI_93/O1 rising

  Data Path: XLXI_104/XLXI_7/I_Q11 to XLXI_105/XLXI_4/XLXI_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             4   0.591   0.587  I_Q11 (Q<11>)
     end scope: 'XLXI_104/XLXI_7'
     OR2:I0->O           128   0.704   1.293  XLXI_33/XLXI_2/XLXI_1/XLXI_1 (XLXN_47)
     RAM32X8S:A4->O3       1   1.546   0.420  XLXI_72/XLXI_11/XLXI_3 (XLXI_72/XLXN_76<11>)
     begin scope: 'XLXI_72/XLXI_21/XLXI_2/XLXI_6/XLXI_2'
     begin scope: 'I_M23'
     AND3B1:I2->O          1   0.704   0.420  I_36_31 (M0)
     OR2:I1->O             1   0.704   0.000  I_36_38 (O)
     end scope: 'I_M23'
     MUXF5:I1->O           1   0.321   0.420  I_O (O)
     end scope: 'XLXI_72/XLXI_21/XLXI_2/XLXI_6/XLXI_2'
     begin scope: 'XLXI_72/XLXI_21/XLXI_2/XLXI_6/XLXI_3'
     AND2:I0->O            1   0.704   0.420  I_36_9 (M1)
     OR2:I0->O            22   0.704   1.164  I_36_8 (O)
     end scope: 'XLXI_72/XLXI_21/XLXI_2/XLXI_6/XLXI_3'
     AND5B3:I4->O          3   0.704   0.531  XLXI_79/XLXI_10 (XLXI_79/XLXN_76)
     BUF:I->O              6   0.704   0.669  XLXI_79/XLXI_58 (XLXN_132)
     begin scope: 'XLXI_12/XLXI_3'
     AND2B1:I0->O          1   0.704   0.420  I_36_7 (M0)
     OR2:I1->O            64   0.704   1.272  I_36_8 (O)
     end scope: 'XLXI_12/XLXI_3'
     INV:I->O              5   0.704   0.633  XLXI_105/XLXI_14/XLXI_58/XLXI_25 (XLXI_105/XLXI_14/XLXI_58/XLXN_33)
     AND4:I0->O            1   0.704   0.420  XLXI_105/XLXI_14/XLXI_58/XLXI_2 (XLXI_105/XLXI_14/XLXI_58/XLXN_3)
     begin scope: 'XLXI_105/XLXI_14/XLXI_58/XLXI_24'
     OR4:I1->O             1   0.704   0.420  I_36_95 (S1)
     OR2:I1->O             2   0.704   0.447  I_36_94 (O_DUMMY)
     end scope: 'XLXI_105/XLXI_14/XLXI_58/XLXI_24'
     begin scope: 'XLXI_4/XLXI_4/XLXI_4/XLXI_3'
     AND2B1:I1->O          1   0.704   0.420  I_36_7 (M0)
     OR2:I1->O             1   0.704   0.420  I_36_8 (O)
     end scope: 'XLXI_4/XLXI_4/XLXI_4/XLXI_3'
     begin scope: 'XLXI_4/XLXI_4/XLXI_4/XLXI_4'
     AND2B1:I1->O          1   0.704   0.420  I_36_7 (M0)
     OR2:I1->O             9   0.704   0.820  I_36_8 (O)
     end scope: 'XLXI_4/XLXI_4/XLXI_4/XLXI_4'
     XOR2:I1->O            2   0.704   0.447  XLXI_3/XLXI_2/XLXI_3 (XLXI_3/XLXI_2/XB<0>)
     XOR2:I0->O            2   0.704   0.447  XLXI_3/XLXI_2/XLXI_2/XLXI_14/XLXI_1 (XLXI_3/XLXI_2/XLXI_2/XLXI_14/XLXN_14)
     AND2:I1->O            1   0.704   0.420  XLXI_3/XLXI_2/XLXI_2/XLXI_14/XLXI_3 (XLXI_3/XLXI_2/XLXI_2/XLXI_14/XLXN_12)
     OR2:I1->O             2   0.704   0.447  XLXI_3/XLXI_2/XLXI_2/XLXI_14/XLXI_5 (XLXI_3/XLXI_2/XLXI_2/XLXN_5)
     AND2:I0->O            1   0.704   0.420  XLXI_3/XLXI_2/XLXI_2/XLXI_15/XLXI_3 (XLXI_3/XLXI_2/XLXI_2/XLXI_15/XLXN_12)
     OR2:I1->O             2   0.704   0.447  XLXI_3/XLXI_2/XLXI_2/XLXI_15/XLXI_5 (XLXI_3/XLXI_2/XLXI_2/XLXN_6)
     AND2:I0->O            1   0.704   0.420  XLXI_3/XLXI_2/XLXI_2/XLXI_16/XLXI_3 (XLXI_3/XLXI_2/XLXI_2/XLXI_16/XLXN_12)
     OR2:I1->O             2   0.704   0.447  XLXI_3/XLXI_2/XLXI_2/XLXI_16/XLXI_5 (XLXI_3/XLXI_2/XLXI_2/XLXN_7)
     AND2:I0->O            1   0.704   0.420  XLXI_3/XLXI_2/XLXI_2/XLXI_17/XLXI_3 (XLXI_3/XLXI_2/XLXI_2/XLXI_17/XLXN_12)
     OR2:I1->O             2   0.704   0.447  XLXI_3/XLXI_2/XLXI_2/XLXI_17/XLXI_5 (XLXI_3/XLXI_2/XLXI_2/XLXN_8)
     AND2:I0->O            1   0.704   0.420  XLXI_3/XLXI_2/XLXI_2/XLXI_18/XLXI_3 (XLXI_3/XLXI_2/XLXI_2/XLXI_18/XLXN_12)
     OR2:I1->O             2   0.704   0.447  XLXI_3/XLXI_2/XLXI_2/XLXI_18/XLXI_5 (XLXI_3/XLXI_2/XLXI_2/XLXN_9)
     AND2:I0->O            1   0.704   0.420  XLXI_3/XLXI_2/XLXI_2/XLXI_19/XLXI_3 (XLXI_3/XLXI_2/XLXI_2/XLXI_19/XLXN_12)
     OR2:I1->O             2   0.704   0.447  XLXI_3/XLXI_2/XLXI_2/XLXI_19/XLXI_5 (XLXI_3/XLXI_2/XLXI_2/XLXN_10)
     AND2:I0->O            1   0.704   0.420  XLXI_3/XLXI_2/XLXI_2/XLXI_20/XLXI_3 (XLXI_3/XLXI_2/XLXI_2/XLXI_20/XLXN_12)
     OR2:I1->O             2   0.704   0.447  XLXI_3/XLXI_2/XLXI_2/XLXI_20/XLXI_5 (XLXI_3/XLXI_2/XLXI_2/XLXN_11)
     AND2:I0->O            1   0.704   0.420  XLXI_3/XLXI_2/XLXI_2/XLXI_21/XLXI_3 (XLXI_3/XLXI_2/XLXI_2/XLXI_21/XLXN_12)
     OR2:I1->O             2   0.704   0.447  XLXI_3/XLXI_2/XLXI_2/XLXI_21/XLXI_5 (XLXI_3/XLXI_2/XLXI_2/XLXN_12)
     AND2:I0->O            1   0.704   0.420  XLXI_3/XLXI_2/XLXI_2/XLXI_28/XLXI_3 (XLXI_3/XLXI_2/XLXI_2/XLXI_28/XLXN_12)
     OR2:I1->O             2   0.704   0.447  XLXI_3/XLXI_2/XLXI_2/XLXI_28/XLXI_5 (XLXI_3/XLXI_2/XLXI_2/XLXN_13)
     AND2:I0->O            1   0.704   0.420  XLXI_3/XLXI_2/XLXI_2/XLXI_29/XLXI_3 (XLXI_3/XLXI_2/XLXI_2/XLXI_29/XLXN_12)
     OR2:I1->O             2   0.704   0.447  XLXI_3/XLXI_2/XLXI_2/XLXI_29/XLXI_5 (XLXI_3/XLXI_2/XLXI_2/XLXN_14)
     AND2:I0->O            1   0.704   0.420  XLXI_3/XLXI_2/XLXI_2/XLXI_30/XLXI_3 (XLXI_3/XLXI_2/XLXI_2/XLXI_30/XLXN_12)
     OR2:I1->O             2   0.704   0.447  XLXI_3/XLXI_2/XLXI_2/XLXI_30/XLXI_5 (XLXI_3/XLXI_2/XLXI_2/XLXN_15)
     AND2:I0->O            1   0.704   0.420  XLXI_3/XLXI_2/XLXI_2/XLXI_31/XLXI_3 (XLXI_3/XLXI_2/XLXI_2/XLXI_31/XLXN_12)
     OR2:I1->O             2   0.704   0.447  XLXI_3/XLXI_2/XLXI_2/XLXI_31/XLXI_5 (XLXI_3/XLXI_2/XLXI_2/XLXN_16)
     AND2:I0->O            1   0.704   0.420  XLXI_3/XLXI_2/XLXI_2/XLXI_32/XLXI_3 (XLXI_3/XLXI_2/XLXI_2/XLXI_32/XLXN_12)
     OR2:I1->O             2   0.704   0.447  XLXI_3/XLXI_2/XLXI_2/XLXI_32/XLXI_5 (XLXI_3/XLXI_2/XLXI_2/XLXN_17)
     AND2:I0->O            1   0.704   0.420  XLXI_3/XLXI_2/XLXI_2/XLXI_33/XLXI_3 (XLXI_3/XLXI_2/XLXI_2/XLXI_33/XLXN_12)
     OR2:I1->O             2   0.704   0.447  XLXI_3/XLXI_2/XLXI_2/XLXI_33/XLXI_5 (XLXI_3/XLXI_2/XLXI_2/XLXN_18)
     AND2:I0->O            1   0.704   0.420  XLXI_3/XLXI_2/XLXI_2/XLXI_34/XLXI_3 (XLXI_3/XLXI_2/XLXI_2/XLXI_34/XLXN_12)
     OR2:I1->O             2   0.704   0.447  XLXI_3/XLXI_2/XLXI_2/XLXI_34/XLXI_5 (XLXI_3/XLXI_2/XLXI_2/XLXN_19)
     XOR2:I0->O            6   0.704   0.669  XLXI_3/XLXI_2/XLXI_2/XLXI_35/XLXI_2 (XLXN_5<15>)
     OR2:I0->O           133   0.704   1.294  XLXI_31/XLXI_2/XLXI_2/XLXI_2 (XLXN_39)
     begin scope: 'XLXI_73/XLXI_21/XLXI_1/XLXI_9/XLXI_2'
     begin scope: 'I_M23'
     AND3:I2->O            1   0.704   0.420  I_36_30 (M1)
     OR2:I0->O             1   0.704   0.000  I_36_38 (O)
     end scope: 'I_M23'
     MUXF5:I1->O           1   0.321   0.420  I_O (O)
     end scope: 'XLXI_73/XLXI_21/XLXI_1/XLXI_9/XLXI_2'
     begin scope: 'XLXI_73/XLXI_21/XLXI_1/XLXI_9/XLXI_3'
     AND2:I0->O            1   0.704   0.420  I_36_9 (M1)
     OR2:I0->O             1   0.704   0.420  I_36_8 (O)
     end scope: 'XLXI_73/XLXI_21/XLXI_1/XLXI_9/XLXI_3'
     begin scope: 'XLXI_6/XLXI_1/XLXI_4'
     AND2:I0->O            1   0.704   0.420  I_36_9 (M1)
     OR2:I0->O             1   0.704   0.420  I_36_8 (O)
     end scope: 'XLXI_6/XLXI_1/XLXI_4'
     begin scope: 'XLXI_9/XLXI_2/XLXI_4/XLXI_3'
     AND2B1:I1->O          1   0.704   0.420  I_36_7 (M0)
     OR2:I1->O             1   0.704   0.420  I_36_8 (O)
     end scope: 'XLXI_9/XLXI_2/XLXI_4/XLXI_3'
     begin scope: 'XLXI_9/XLXI_2/XLXI_4/XLXI_4'
     AND2B1:I1->O          1   0.704   0.420  I_36_7 (M0)
     OR2:I1->O             8   0.704   0.757  I_36_8 (O)
     end scope: 'XLXI_9/XLXI_2/XLXI_4/XLXI_4'
     FDE:D                     0.308          XLXI_105/XLXI_11/XLXI_9
    ----------------------------------------
    Total                     78.046ns (46.031ns logic, 32.015ns route)
                                       (59.0% logic, 41.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_93/O1'
  Total number of paths / destination ports: 160 / 160
-------------------------------------------------------------------------
Offset:              3.518ns (Levels of Logic = 2)
  Source:            ext_we (PAD)
  Destination:       XLXI_72/XLXI_1/XLXI_3 (RAM)
  Destination Clock: XLXI_93/O1 rising

  Data Path: ext_we to XLXI_72/XLXI_1/XLXI_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.218   0.757  ext_we_IBUF (ext_we_IBUF)
     AND4:I0->O            2   0.704   0.447  XLXI_72/XLXI_20/XLXI_14 (XLXI_72/XLXN_52)
     RAM32X8S:WE               0.392          XLXI_72/XLXI_4/XLXI_4
    ----------------------------------------
    Total                      3.518ns (2.314ns logic, 1.204ns route)
                                       (65.8% logic, 34.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_93/O1'
  Total number of paths / destination ports: 800 / 17
-------------------------------------------------------------------------
Offset:              16.360ns (Levels of Logic = 14)
  Source:            XLXI_104/XLXI_7/I_Q11 (FF)
  Destination:       done (PAD)
  Source Clock:      XLXI_93/O1 rising

  Data Path: XLXI_104/XLXI_7/I_Q11 to done
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             4   0.591   0.587  I_Q11 (Q<11>)
     end scope: 'XLXI_104/XLXI_7'
     OR2:I0->O           128   0.704   1.293  XLXI_33/XLXI_2/XLXI_1/XLXI_1 (XLXN_47)
     RAM32X8S:A4->O3       1   1.546   0.420  XLXI_72/XLXI_11/XLXI_3 (XLXI_72/XLXN_76<11>)
     begin scope: 'XLXI_72/XLXI_21/XLXI_2/XLXI_6/XLXI_2'
     begin scope: 'I_M23'
     AND3B1:I2->O          1   0.704   0.420  I_36_31 (M0)
     OR2:I1->O             1   0.704   0.000  I_36_38 (O)
     end scope: 'I_M23'
     MUXF5:I1->O           1   0.321   0.420  I_O (O)
     end scope: 'XLXI_72/XLXI_21/XLXI_2/XLXI_6/XLXI_2'
     begin scope: 'XLXI_72/XLXI_21/XLXI_2/XLXI_6/XLXI_3'
     AND2:I0->O            1   0.704   0.420  I_36_9 (M1)
     OR2:I0->O            22   0.704   1.164  I_36_8 (O)
     end scope: 'XLXI_72/XLXI_21/XLXI_2/XLXI_6/XLXI_3'
     AND5B2:I0->O          2   0.704   0.447  XLXI_79/XLXI_29 (XLXN_224)
     AND2:I0->O            3   0.704   0.531  XLXI_109 (done_OBUF)
     OBUF:I->O                 3.272          done_OBUF (done)
    ----------------------------------------
    Total                     16.360ns (10.658ns logic, 5.702ns route)
                                       (65.1% logic, 34.9% route)

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 1.07 secs
 
--> 


Total memory usage is 669024 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   33 (   0 filtered)
Number of infos    :    0 (   0 filtered)

