Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Fri May 27 16:57:31 2022
| Host         : rslpt42.rapidsilicon.local running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_control_sets -verbose -file digilent_arty_control_sets.rpt
| Design       : digilent_arty
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   159 |
| Unused register locations in slices containing registers |   375 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             501 |          216 |
| No           | No                    | Yes                    |               4 |            2 |
| No           | Yes                   | No                     |             798 |          312 |
| Yes          | No                    | No                     |            1059 |          362 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1279 |          378 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------+------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------------+----------------+
|   Clock Signal  |                                             Enable Signal                                            |                                      Set/Reset Signal                                     | Slice Load Count | Bel Load Count |
+-----------------+------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------------+----------------+
|  sys_clk        |                                                                                                      | main_basesoc_sdram_bankmachine1_twtpcon_ready_i_1_n_0                                     |                1 |              1 |
|  sys_clk        | main_basesoc_sdram_tfawcon_ready_reg0                                                                | main_basesoc_sdram_tfawcon_ready_i_1_n_0                                                  |                1 |              1 |
|  sys_clk        |                                                                                                      | main_basesoc_sdram_bankmachine3_twtpcon_ready_i_1_n_0                                     |                1 |              1 |
|  sys_clk        |                                                                                                      | main_basesoc_sdram_bankmachine4_twtpcon_ready_i_1_n_0                                     |                1 |              1 |
|  sys_clk        |                                                                                                      | main_basesoc_sdram_bankmachine5_twtpcon_ready_i_1_n_0                                     |                1 |              1 |
|  sys_clk        |                                                                                                      | main_basesoc_sdram_bankmachine2_twtpcon_ready_i_1_n_0                                     |                1 |              1 |
|  sys_clk        |                                                                                                      | main_basesoc_sdram_bankmachine0_twtpcon_ready_i_1_n_0                                     |                1 |              1 |
|  sys_clk        |                                                                                                      | main_basesoc_sdram_trrdcon_ready_i_1_n_0                                                  |                1 |              1 |
|  sys_clk        |                                                                                                      | main_basesoc_sdram_bankmachine6_twtpcon_ready_i_1_n_0                                     |                1 |              1 |
|  sys_clk        |                                                                                                      | main_basesoc_sdram_twtrcon_ready_i_1_n_0                                                  |                1 |              1 |
|  sys_clk        | main_basesoc_serial_tx_rs232phytx_next_value_ce1                                                     | sys_rst                                                                                   |                1 |              1 |
|  sys_clk        |                                                                                                      | main_basesoc_sdram_bankmachine7_twtpcon_ready_i_1_n_0                                     |                1 |              1 |
|  idelay_clk     |                                                                                                      |                                                                                           |                1 |              1 |
|  idelay_clk     |                                                                                                      | builder_xilinxasyncresetsynchronizerimpl0                                                 |                1 |              2 |
|  sys_clk        |                                                                                                      | builder_xilinxasyncresetsynchronizerimpl0                                                 |                1 |              2 |
|  sys_clk        | VexRiscv/_zz_iBus_rsp_valid                                                                          | VexRiscv/dataCache_1/reset0                                                               |                1 |              3 |
|  sys_clk        | VexRiscv/IBusCachedPlugin_cache/main_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_reg[3][0] | sys_rst                                                                                   |                1 |              4 |
|  sys_clk        | main_basesoc_uart_rx_fifo_wrport_we                                                                  | sys_rst                                                                                   |                1 |              4 |
|  sys_clk        | VexRiscv/dataCache_1/CsrPlugin_mstatus_MPP_reg[0][0]                                                 | VexRiscv/dataCache_1/reset0                                                               |                2 |              4 |
|  sys_clk        | VexRiscv/IBusCachedPlugin_cache/main_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_reg[3][0] | sys_rst                                                                                   |                1 |              4 |
|  sys_clk        | VexRiscv/IBusCachedPlugin_cache/main_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[3][0] | sys_rst                                                                                   |                1 |              4 |
|  sys_clk        | VexRiscv/IBusCachedPlugin_cache/main_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_reg[3][0] | sys_rst                                                                                   |                1 |              4 |
|  sys_clk        | VexRiscv/IBusCachedPlugin_cache/main_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_reg[3][0] | sys_rst                                                                                   |                2 |              4 |
|  sys_clk        | builder_bankmachine2_next_state                                                                      | sys_rst                                                                                   |                2 |              4 |
|  sys_clk        | builder_bankmachine4_next_state                                                                      | sys_rst                                                                                   |                2 |              4 |
|  sys_clk        | builder_bankmachine6_next_state                                                                      | sys_rst                                                                                   |                3 |              4 |
|  sys_clk        | builder_bankmachine5_next_state                                                                      | sys_rst                                                                                   |                2 |              4 |
|  sys_clk        | builder_bankmachine7_next_state                                                                      | sys_rst                                                                                   |                2 |              4 |
|  sys_clk        | main_basesoc_tx_tick                                                                                 | p_147_in                                                                                  |                1 |              4 |
|  sys_clk        | main_basesoc_uart_tx_fifo_syncfifo_re                                                                | sys_rst                                                                                   |                2 |              4 |
|  sys_clk        | main_basesoc_rx_tick                                                                                 | p_141_in                                                                                  |                1 |              4 |
|  sys_clk        | builder_bankmachine1_next_state                                                                      | sys_rst                                                                                   |                1 |              4 |
|  sys_clk        | builder_bankmachine0_next_state                                                                      | sys_rst                                                                                   |                1 |              4 |
|  sys_clk        | VexRiscv/dataCache_1/when_CsrPlugin_l909_1                                                           | VexRiscv/IBusCachedPlugin_cache/execute_CsrPlugin_csr_835_reg_0                           |                2 |              4 |
|  sys_clk        | builder_multiplexer_next_state                                                                       | sys_rst                                                                                   |                2 |              4 |
|  sys_clk        | main_basesoc_uart_rx_fifo_syncfifo_re                                                                | sys_rst                                                                                   |                1 |              4 |
|  sys_clk        | VexRiscv/IBusCachedPlugin_cache/main_basesoc_uart_tx_fifo_produce_reg[0]                             | sys_rst                                                                                   |                1 |              4 |
|  sys_clk        | VexRiscv/IBusCachedPlugin_cache/main_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_reg[3][0] | sys_rst                                                                                   |                1 |              4 |
|  sys_clk        | VexRiscv/IBusCachedPlugin_cache/main_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_reg[3][0] | sys_rst                                                                                   |                2 |              4 |
|  sys_clk        | VexRiscv/IBusCachedPlugin_cache/main_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_reg[3][0] | sys_rst                                                                                   |                1 |              4 |
|  sys_clk        | main_basesoc_sdram_time1[3]_i_1_n_0                                                                  | sys_rst                                                                                   |                1 |              4 |
|  sys_clk        |                                                                                                      | main_basesoc_sdram_bankmachine7_trccon_ready_i_1_n_0                                      |                2 |              4 |
|  sys_clk        | builder_bankmachine3_next_state                                                                      | sys_rst                                                                                   |                1 |              4 |
|  sys_clk        |                                                                                                      | main_basesoc_sdram_bankmachine2_trascon_count[1]_i_1_n_0                                  |                2 |              4 |
|  sys_clk        |                                                                                                      | main_basesoc_sdram_bankmachine1_trascon_count[1]_i_1_n_0                                  |                2 |              4 |
|  idelay_clk     | main_crg_reset_counter[3]_i_1_n_0                                                                    | idelay_rst                                                                                |                1 |              4 |
|  sys_clk        |                                                                                                      | main_basesoc_sdram_bankmachine5_trccon_ready_i_1_n_0                                      |                1 |              4 |
|  sys_clk        |                                                                                                      | main_basesoc_sdram_bankmachine0_trccon_ready_i_1_n_0                                      |                3 |              4 |
|  sys_clk        |                                                                                                      | main_basesoc_sdram_bankmachine4_trccon_ready_i_1_n_0                                      |                2 |              4 |
|  sys_clk        |                                                                                                      | main_basesoc_sdram_bankmachine3_trascon_count[1]_i_1_n_0                                  |                2 |              4 |
|  sys_clk        |                                                                                                      | main_basesoc_sdram_bankmachine6_trccon_ready_i_1_n_0                                      |                2 |              4 |
|  sys_clk        | main_basesoc_sdram_zqcs_executer_counter[4]_i_1_n_0                                                  | sys_rst                                                                                   |                2 |              5 |
|  sys_clk        | main_basesoc_uart_rx_fifo_level0[4]_i_1_n_0                                                          | sys_rst                                                                                   |                2 |              5 |
|  sys_clk        | axi_ram/read_count_reg[5]_i_2_n_0                                                                    | axi_ram/read_count_reg[5]_i_1_n_0                                                         |                2 |              5 |
|  sys_clk        | VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l1019                                                 |                                                                                           |                3 |              5 |
|  sys_clk        |                                                                                                      | VexRiscv/IBusCachedPlugin_cache/builder_csr_bankarray_interface1_bank_bus_dat_r_reg[0][0] |                2 |              5 |
|  sys_clk        | VexRiscv/IBusCachedPlugin_cache/main_a7ddrphy_half_sys8x_taps_storage_reg[0][0]                      | sys_rst                                                                                   |                1 |              5 |
|  sys_clk        | VexRiscv/IBusCachedPlugin_cache/main_basesoc_uart_tx_fifo_level0_reg[4]_0[0]                         | sys_rst                                                                                   |                1 |              5 |
|  sys_clk        | main_basesoc_sdram_time0[4]_i_1_n_0                                                                  | sys_rst                                                                                   |                2 |              5 |
|  sys_clk        | VexRiscv/IBusCachedPlugin_cache/main_basesoc_sdram_phaseinjector2_command_storage_reg[5][0]          | sys_rst                                                                                   |                2 |              6 |
|  sys_clk        | VexRiscv/IBusCachedPlugin_cache/main_basesoc_sdram_phaseinjector1_command_storage_reg[0][0]          | sys_rst                                                                                   |                2 |              6 |
|  sys_clk        |                                                                                                      | VexRiscv/dataCache_1/SR[0]                                                                |                2 |              6 |
|  sys_clk        | main_basesoc_sdram_sequencer_counter                                                                 | sys_rst                                                                                   |                2 |              6 |
|  sys_clk        | VexRiscv/IBusCachedPlugin_cache/main_basesoc_sdram_phaseinjector0_command_storage_reg[0][0]          | sys_rst                                                                                   |                1 |              6 |
|  sys_clk        | VexRiscv/IBusCachedPlugin_cache/main_basesoc_sdram_phaseinjector3_command_storage_reg[5][0]          | sys_rst                                                                                   |                1 |              6 |
|  sys_clk        | main_basesoc_tx_data1_in0                                                                            |                                                                                           |                2 |              7 |
|  sys_clk        |                                                                                                      | VexRiscv/IBusCachedPlugin_cache/SR[0]                                                     |                4 |              8 |
|  sys_clk        | main_basesoc_uart_tx_fifo_syncfifo_re                                                                |                                                                                           |                2 |              8 |
|  sys_clk        | VexRiscv/IBusCachedPlugin_cache/builder_bus_interconnect_wr_lock_counter_reg[0][0]                   | sys_rst                                                                                   |                3 |              8 |
|  sys_clk        | VexRiscv/IBusCachedPlugin_cache/when_InstructionCache_l338                                           | VexRiscv/IBusCachedPlugin_cache/when_InstructionCache_l351                                |                2 |              8 |
|  sys_clk        | VexRiscv/IBusCachedPlugin_cache/builder_bus_interconnect_axiliterequestcounter0_counter_reg[0][0]    | sys_rst                                                                                   |                3 |              8 |
|  sys_clk        | main_basesoc_rx_data_rs232phyrx_next_value_ce1                                                       |                                                                                           |                2 |              8 |
|  sys_clk        | axi_ram/write_count_reg[7]_i_2_n_0                                                                   | axi_ram/write_count_reg[7]_i_1_n_0                                                        |                2 |              8 |
|  sys_clk        | main_basesoc_uart_rx_fifo_syncfifo_re                                                                |                                                                                           |                2 |              8 |
|  sys_clk        | VexRiscv/IBusCachedPlugin_cache/builder_bus_interconnect_rd_lock_counter_reg[0][0]                   | sys_rst                                                                                   |                3 |              8 |
|  sys_clk        | VexRiscv/IBusCachedPlugin_cache/builder_bus_interconnect_axiliterequestcounter1_counter_reg[0][0]    | sys_rst                                                                                   |                2 |              8 |
|  sys_clk        | VexRiscv/dataCache_1/stageB_flusher_counter[7]_i_2_n_0                                               | VexRiscv/dataCache_1/stageB_flusher_counter[7]_i_1_n_0                                    |                2 |              8 |
|  sys_clk        | VexRiscv/IBusCachedPlugin_cache/builder_csr_bankarray_csrbank2_dfii_control0_re                      | sys_rst                                                                                   |                3 |              8 |
|  main_crg_clkin |                                                                                                      |                                                                                           |                5 |              8 |
|  sys_clk        |                                                                                                      | main_basesoc_sdram_timer_count1[9]_i_1_n_0                                                |                3 |             10 |
|  sys_clk        | VexRiscv/IBusCachedPlugin_cache/main_basesoc_sdram_phaseinjector1_address_storage_reg[13]            | VexRiscv/IBusCachedPlugin_cache/main_basesoc_sdram_phaseinjector1_address_storage_reg[0]  |                3 |             14 |
|  sys_clk        | main_basesoc_sdram_bankmachine3_row_open                                                             | sys_rst                                                                                   |                3 |             14 |
|  sys_clk        | main_basesoc_sdram_bankmachine5_row_open                                                             | sys_rst                                                                                   |                6 |             14 |
|  sys_clk        | main_basesoc_sdram_bankmachine7_row_open                                                             | sys_rst                                                                                   |                3 |             14 |
|  sys_clk        | main_basesoc_sdram_bankmachine0_row[13]_i_1_n_0                                                      | sys_rst                                                                                   |                3 |             14 |
|  sys_clk        | main_basesoc_sdram_bankmachine2_row_open                                                             | sys_rst                                                                                   |                3 |             14 |
|  sys_clk        | VexRiscv/IBusCachedPlugin_cache/main_basesoc_sdram_phaseinjector3_address_storage_reg[13]            | VexRiscv/IBusCachedPlugin_cache/main_basesoc_sdram_phaseinjector3_address_storage_reg[0]  |                2 |             14 |
|  sys_clk        | VexRiscv/IBusCachedPlugin_cache/main_basesoc_sdram_phaseinjector2_address_storage_reg[13]            | VexRiscv/IBusCachedPlugin_cache/main_basesoc_sdram_phaseinjector2_address_storage_reg[0]  |                3 |             14 |
|  sys_clk        | axi_ram/mem_reg_0_0_i_3_0                                                                            |                                                                                           |                5 |             14 |
|  sys_clk        | VexRiscv/IBusCachedPlugin_cache/builder_csr_bankarray_csrbank2_dfii_pi0_address0_re                  | VexRiscv/IBusCachedPlugin_cache/main_basesoc_sdram_phaseinjector0_address_storage_reg[0]  |                4 |             14 |
|  sys_clk        | main_basesoc_sdram_bankmachine6_row_open                                                             | sys_rst                                                                                   |                3 |             14 |
|  sys_clk        | main_basesoc_sdram_bankmachine1_row_open                                                             | sys_rst                                                                                   |                4 |             14 |
|  sys_clk        | axi_ram/write_addr_reg[15]_i_1_n_0                                                                   |                                                                                           |                8 |             14 |
|  sys_clk        | main_basesoc_sdram_bankmachine4_row_open                                                             | sys_rst                                                                                   |                3 |             14 |
|  sys_clk        | VexRiscv/IBusCachedPlugin_cache/main_basesoc_uart_tx_fifo_produce_reg[0]                             |                                                                                           |                2 |             16 |
|  sys_clk        | main_basesoc_uart_rx_fifo_wrport_we                                                                  |                                                                                           |                2 |             16 |
|  sys_clk        | builder_bus_interconnect_wr_timer_count[0]_i_2_n_0                                                   | VexRiscv/IBusCachedPlugin_cache/builder_bus_interconnect_wr_timer_count_reg[0]            |                5 |             20 |
|  sys_clk        | builder_bus_interconnect_rd_timer_count[0]_i_2_n_0                                                   | VexRiscv/IBusCachedPlugin_cache/builder_bus_interconnect_rd_timer_count_reg[0]            |                5 |             20 |
|  sys_clk        |                                                                                                      | VexRiscv/dataCache_1/reset0                                                               |               17 |             22 |
|  sys_clk        | main_basesoc_sdram_bankmachine1_cmd_buffer_sink_ready                                                | sys_rst                                                                                   |                9 |             23 |
|  sys_clk        | main_basesoc_sdram_bankmachine0_cmd_buffer_sink_ready                                                | sys_rst                                                                                   |                5 |             23 |
|  sys_clk        | main_basesoc_sdram_bankmachine6_cmd_buffer_sink_ready                                                | sys_rst                                                                                   |                8 |             23 |
|  sys_clk        | main_basesoc_sdram_bankmachine4_cmd_buffer_sink_ready                                                | sys_rst                                                                                   |                9 |             23 |
|  sys_clk        | main_basesoc_sdram_bankmachine7_cmd_buffer_sink_ready                                                | sys_rst                                                                                   |                7 |             23 |
|  sys_clk        | main_basesoc_sdram_bankmachine2_cmd_buffer_sink_ready                                                | sys_rst                                                                                   |                9 |             23 |
|  sys_clk        | main_basesoc_sdram_bankmachine3_cmd_buffer_sink_ready                                                | sys_rst                                                                                   |                7 |             23 |
|  sys_clk        | main_basesoc_sdram_bankmachine5_cmd_buffer_sink_ready                                                | sys_rst                                                                                   |                7 |             23 |
|  sys_clk        | VexRiscv/IBusCachedPlugin_cache/main_a7ddrphy_bitslip15_value1_reg[0][0]                             | VexRiscv/IBusCachedPlugin_cache/SS[0]                                                     |                7 |             24 |
|  sys_clk        | VexRiscv/IBusCachedPlugin_cache/main_a7ddrphy_bitslip7_value1_reg[0]_0[0]                            | VexRiscv/IBusCachedPlugin_cache/main_a7ddrphy_bitslip7_value1_reg[0][0]                   |                5 |             24 |
|  sys_clk        |                                                                                                      | main_basesoc_sdram_zqcs_timer_count1[0]_i_1_n_0                                           |                7 |             27 |
|  sys_clk        | VexRiscv/IBusCachedPlugin_cache/lineLoader_address[31]_i_1_n_0                                       |                                                                                           |                9 |             27 |
|  sys_clk        | VexRiscv/dataCache_1/E[0]                                                                            |                                                                                           |               10 |             30 |
|  sys_clk        | VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress[30]_i_1_n_0                                       |                                                                                           |                7 |             30 |
|  sys_clk        | VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg_reg[2]                                | VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]_i_1_n_0                                       |               12 |             30 |
|  sys_clk        | VexRiscv/dataCache_1/CsrPlugin_mtvec_base_reg[0][0]                                                  |                                                                                           |               11 |             30 |
|  sys_clk        | VexRiscv/IBusCachedPlugin_cache/main_a7ddrphy_bitslip0_value0_reg[0][0]                              | VexRiscv/IBusCachedPlugin_cache/main_a7ddrphy_bitslip0_value0_reg[2][0]                   |                9 |             30 |
|  sys_clk        | VexRiscv/IBusCachedPlugin_cache/main_a7ddrphy_bitslip1_value0_reg[0][0]                              | VexRiscv/IBusCachedPlugin_cache/main_a7ddrphy_bitslip1_value0_reg[2][0]                   |               12 |             30 |
|  sys_clk        | VexRiscv/IBusCachedPlugin_cache/main_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_reg[1]    |                                                                                           |                4 |             32 |
|  sys_clk        | VexRiscv/IBusCachedPlugin_cache/main_basesoc_sdram_phaseinjector1_wrdata_storage_reg[31]             | VexRiscv/IBusCachedPlugin_cache/main_basesoc_sdram_phaseinjector1_wrdata_storage_reg[0]   |                5 |             32 |
|  sys_clk        | VexRiscv/IBusCachedPlugin_cache/main_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_reg[1]    |                                                                                           |                4 |             32 |
|  sys_clk        | VexRiscv/CsrPlugin_hadException                                                                      |                                                                                           |                7 |             32 |
|  sys_clk        |                                                                                                      | p_147_in                                                                                  |                8 |             32 |
|  sys_clk        |                                                                                                      | VexRiscv/IBusCachedPlugin_cache/builder_csr_bankarray_interface3_bank_bus_dat_r_reg[0]    |               10 |             32 |
|  sys_clk        | VexRiscv/IBusCachedPlugin_cache/main_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[2]  |                                                                                           |                4 |             32 |
|  sys_clk        | VexRiscv/IBusCachedPlugin_cache/E[0]                                                                 | sys_rst                                                                                   |               12 |             32 |
|  sys_clk        | VexRiscv/IBusCachedPlugin_cache/main_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[1]    |                                                                                           |                4 |             32 |
|  sys_clk        | VexRiscv/IBusCachedPlugin_cache/main_basesoc_bus_errors                                              | sys_rst                                                                                   |                8 |             32 |
|  sys_clk        | VexRiscv/IBusCachedPlugin_cache/main_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_reg[1]    |                                                                                           |                4 |             32 |
|  sys_clk        | VexRiscv/IBusCachedPlugin_cache/main_basesoc_scratch_storage_reg[0][0]                               | sys_rst                                                                                   |                5 |             32 |
|  sys_clk        | VexRiscv/IBusCachedPlugin_cache/builder_csr_bankarray_csrbank2_dfii_pi0_wrdata0_re                   | VexRiscv/IBusCachedPlugin_cache/main_basesoc_sdram_phaseinjector0_wrdata_storage_reg[0]   |                7 |             32 |
|  sys_clk        | VexRiscv/IBusCachedPlugin_cache/main_basesoc_timer_reload_storage_reg[0][0]                          | sys_rst                                                                                   |                7 |             32 |
|  sys_clk        | VexRiscv/IBusCachedPlugin_cache/main_basesoc_timer_load_storage_reg[0][0]                            | sys_rst                                                                                   |                5 |             32 |
|  sys_clk        | VexRiscv/IBusCachedPlugin_cache/main_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_reg[1]    |                                                                                           |                4 |             32 |
|  sys_clk        | VexRiscv/IBusCachedPlugin_cache/main_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_reg[2]    |                                                                                           |                4 |             32 |
|  sys_clk        |                                                                                                      | VexRiscv/IBusCachedPlugin_cache/builder_csr_bankarray_interface2_bank_bus_dat_r_reg[0][0] |               23 |             32 |
|  sys_clk        | VexRiscv/IBusCachedPlugin_cache/main_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_reg[1]    |                                                                                           |                4 |             32 |
|  sys_clk        | main_basesoc_timer_update_value_re                                                                   | sys_rst                                                                                   |               10 |             32 |
|  sys_clk        | VexRiscv/dataCache_1/_zz_CsrPlugin_csrMapping_readDataInit_reg[0][0]                                 | VexRiscv/dataCache_1/reset0                                                               |               14 |             32 |
|  sys_clk        | VexRiscv/IBusCachedPlugin_cache/main_basesoc_sdram_phaseinjector3_wrdata_storage_reg[31]             | VexRiscv/IBusCachedPlugin_cache/main_basesoc_sdram_phaseinjector3_wrdata_storage_reg[0]   |                6 |             32 |
|  sys_clk        | VexRiscv/IBusCachedPlugin_cache/main_basesoc_sdram_phaseinjector2_wrdata_storage_reg[31]             | VexRiscv/IBusCachedPlugin_cache/main_basesoc_sdram_phaseinjector2_wrdata_storage_reg[0]   |                7 |             32 |
|  sys_clk        | VexRiscv/dataCache_1/CsrPlugin_mepc_reg[0][0]                                                        |                                                                                           |               24 |             32 |
|  sys_clk        | VexRiscv/memory_DivPlugin_div_result                                                                 |                                                                                           |                8 |             32 |
|  sys_clk        | VexRiscv/memory_DivPlugin_rs1[31]                                                                    | VexRiscv/dataCache_1/memory_DivPlugin_div_counter_willClear                               |                6 |             32 |
|  sys_clk        |                                                                                                      | p_141_in                                                                                  |                8 |             32 |
|  sys_clk        |                                                                                                      | VexRiscv/IBusCachedPlugin_cache/iBusWishbone_DAT_MISO_regNext_reg[0]_0                    |               11 |             32 |
|  sys_clk        | VexRiscv/dataCache_1/memory_DivPlugin_rs1_reg[31][0]                                                 |                                                                                           |                8 |             32 |
|  sys_clk        |                                                                                                      | VexRiscv/IBusCachedPlugin_cache/dBusWishbone_DAT_MISO_regNext_reg[0]                      |                9 |             32 |
|  sys_clk        |                                                                                                      | VexRiscv/IBusCachedPlugin_cache/builder_csr_bankarray_interface0_bank_bus_dat_r_reg[0]    |               11 |             32 |
|  sys_clk        | VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr                 |                                                                                           |               14 |             32 |
|  sys_clk        | VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_1_n_0                                                  |                                                                                           |               24 |             64 |
|  sys_clk        | VexRiscv/IBusCachedPlugin_cache/dataCache_1_io_mem_cmd_s2mPipe_rData_mask_reg[0][0]                  |                                                                                           |               15 |             70 |
|  sys_clk        | VexRiscv/dataCache_1_io_mem_cmd_ready                                                                |                                                                                           |               19 |             70 |
|  sys_clk        | main_basesoc_sdram_phaseinjector0_rddata_status[31]_i_1_n_0                                          | sys_rst                                                                                   |               50 |            128 |
|  sys_clk        |                                                                                                      | main_basesoc_sdram_master_p0_wrdata_mask[1]                                               |               30 |            128 |
|  sys_clk        | VexRiscv/dataCache_1/when_CsrPlugin_l909_3                                                           |                                                                                           |               52 |            140 |
|  sys_clk        | VexRiscv/dataCache_1/when_CsrPlugin_l909_1                                                           |                                                                                           |               61 |            158 |
|  sys_clk        | VexRiscv/dataCache_1/memory_DivPlugin_div_counter_willClear                                          |                                                                                           |               69 |            216 |
|  sys_clk        |                                                                                                      | sys_rst                                                                                   |              141 |            326 |
|  sys_clk        |                                                                                                      |                                                                                           |              212 |            494 |
+-----------------+------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    13 |
| 2      |                     2 |
| 3      |                     1 |
| 4      |                    35 |
| 5      |                     8 |
| 6      |                     6 |
| 7      |                     1 |
| 8      |                    13 |
| 10     |                     1 |
| 14     |                    14 |
| 16+    |                    65 |
+--------+-----------------------+


