# Verilog HDL support for VSCode [![Build Status](https://travis-ci.org/mshr-h/vscode-verilog-hdl-support.svg?branch=master)](https://travis-ci.org/mshr-h/vscode-verilog-hdl-support)
Verilog HDL support based on [https://github.com/textmate/verilog.tmbundle](https://github.com/textmate/verilog.tmbundle) TextMate package.

## Features
### Done
- Syntax highlighting for `.v` `.vh` files
- Simple Snippets
   * `module`
   * `always`
   * `case`
   * `for`
   * `while`
   * `function`
   * `reg`
   * `wire`
   * testbench template
   * etc...
- simple syntax highlighting for `.ucf` files


   
### In progress

### In the future
- Icarus Verilog integration (please post issue if you have any idea :smile: )

## GitHub repos
[mshr-h/vscode-verilog-hdl-support](https://github.com/mshr-h/vscode-verilog-hdl-support)

## Contributing
1. Fork it ( [https://github.com/mshr-h/vscode-verilog-hdl-support](https://github.com/mshr-h/vscode-verilog-hdl-support) )
2. Create your feature branch (`git checkout -b my-new-feature`)
3. Commit your changes (`git commit -am 'Add some feature'`)
4. Push to the branch (`git push origin my-new-feature`)
5. Create a new Pull Request

## See also
[https://marketplace.visualstudio.com/items/mshr-h.VerilogHDL](https://marketplace.visualstudio.com/items/mshr-h.VerilogHDL)
