
;; Function rfftf (rfftf_)

(note 1 0 6 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY (fallthru)
(note 6 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 6 3 2 (set (mem/f/c/i:DI (plus:DI (reg/f:DI 54 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 n+0 S8 A64])
        (reg:DI 5 di [ n ])) Test6.f08:90 -1
     (nil))

(insn 3 2 4 2 (set (mem/f/c/i:DI (plus:DI (reg/f:DI 54 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [0 r+0 S8 A64])
        (reg:DI 4 si [ r ])) Test6.f08:90 -1
     (nil))

(insn 4 3 5 2 (set (mem/f/c/i:DI (plus:DI (reg/f:DI 54 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 wsave+0 S8 A64])
        (reg:DI 1 dx [ wsave ])) Test6.f08:90 -1
     (nil))

(note 5 4 7 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 7 5 8 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 8 7 9 3 (set (reg/f:DI 71)
        (mem/f/c/i:DI (plus:DI (reg/f:DI 54 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 n+0 S8 A64])) Test6.f08:92 -1
     (nil))

(insn 9 8 10 3 (set (reg:SI 59 [ D.1848 ])
        (mem:SI (reg/f:DI 71) [0 *n_1(D)+0 S4 A32])) Test6.f08:92 -1
     (nil))

(insn 10 9 11 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 59 [ D.1848 ])
            (const_int 1 [0x1]))) Test6.f08:92 -1
     (nil))

(jump_insn 11 10 12 3 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 15)
            (pc))) Test6.f08:92 -1
     (nil)
 -> 15)
;; End of basic block 3 -> ( 4 5)

;; Succ edge  4 (fallthru)
;; Succ edge  5

;; Start of basic block ( 3) -> 4
;; Pred edge  3 (fallthru)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(jump_insn 13 12 14 4 (set (pc)
        (label_ref 42)) Test6.f08:92 -1
     (nil)
 -> 42)
;; End of basic block 4 -> ( 6)

;; Succ edge  6

(barrier 14 13 15)

;; Start of basic block ( 3) -> 5
;; Pred edge  3
(code_label 15 14 16 5 2 "" [1 uses])

(note 16 15 17 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 17 16 18 5 (set (reg/f:DI 72)
        (mem/f/c/i:DI (plus:DI (reg/f:DI 54 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 n+0 S8 A64])) Test6.f08:93 -1
     (nil))

(insn 18 17 19 5 (set (reg:SI 60 [ D.1851 ])
        (mem:SI (reg/f:DI 72) [0 *n_1(D)+0 S4 A32])) Test6.f08:93 -1
     (nil))

(insn 19 18 20 5 (parallel [
            (set (reg:SI 61 [ D.1852 ])
                (ashift:SI (reg:SI 60 [ D.1851 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:93 -1
     (nil))

(insn 20 19 21 5 (parallel [
            (set (reg:SI 62 [ D.1853 ])
                (plus:SI (reg:SI 61 [ D.1852 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:93 -1
     (nil))

(insn 21 20 22 5 (set (reg:DI 63 [ D.1854 ])
        (sign_extend:DI (reg:SI 62 [ D.1853 ]))) Test6.f08:93 -1
     (nil))

(insn 22 21 23 5 (parallel [
            (set (reg:DI 64 [ D.1855 ])
                (plus:DI (reg:DI 63 [ D.1854 ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:93 -1
     (nil))

(insn 23 22 24 5 (parallel [
            (set (reg:DI 73)
                (ashift:DI (reg:DI 64 [ D.1855 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:93 -1
     (nil))

(insn 24 23 25 5 (parallel [
            (set (reg/f:DI 65 [ D.1856 ])
                (plus:DI (reg:DI 73)
                    (mem/f/c/i:DI (plus:DI (reg/f:DI 54 virtual-stack-vars)
                            (const_int -24 [0xffffffffffffffe8])) [0 wsave+0 S8 A64])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:93 -1
     (nil))

(insn 25 24 26 5 (set (reg/f:DI 74)
        (mem/f/c/i:DI (plus:DI (reg/f:DI 54 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 n+0 S8 A64])) Test6.f08:93 -1
     (nil))

(insn 26 25 27 5 (set (reg:SI 66 [ D.1857 ])
        (mem:SI (reg/f:DI 74) [0 *n_1(D)+0 S4 A32])) Test6.f08:93 -1
     (nil))

(insn 27 26 28 5 (parallel [
            (set (reg:SI 67 [ D.1858 ])
                (plus:SI (reg:SI 66 [ D.1857 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:93 -1
     (nil))

(insn 28 27 29 5 (set (reg:DI 68 [ D.1859 ])
        (sign_extend:DI (reg:SI 67 [ D.1858 ]))) Test6.f08:93 -1
     (nil))

(insn 29 28 30 5 (parallel [
            (set (reg:DI 69 [ D.1860 ])
                (plus:DI (reg:DI 68 [ D.1859 ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:93 -1
     (nil))

(insn 30 29 31 5 (parallel [
            (set (reg:DI 75)
                (ashift:DI (reg:DI 69 [ D.1860 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:93 -1
     (nil))

(insn 31 30 32 5 (parallel [
            (set (reg/f:DI 70 [ D.1861 ])
                (plus:DI (reg:DI 75)
                    (mem/f/c/i:DI (plus:DI (reg/f:DI 54 virtual-stack-vars)
                            (const_int -24 [0xffffffffffffffe8])) [0 wsave+0 S8 A64])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:93 -1
     (nil))

(insn 32 31 33 5 (set (reg:DI 76)
        (mem/f/c/i:DI (plus:DI (reg/f:DI 54 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 wsave+0 S8 A64])) Test6.f08:93 -1
     (nil))

(insn 33 32 34 5 (set (reg:DI 77)
        (mem/f/c/i:DI (plus:DI (reg/f:DI 54 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [0 r+0 S8 A64])) Test6.f08:93 -1
     (nil))

(insn 34 33 35 5 (set (reg:DI 78)
        (mem/f/c/i:DI (plus:DI (reg/f:DI 54 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 n+0 S8 A64])) Test6.f08:93 -1
     (nil))

(insn 35 34 36 5 (set (reg:DI 37 r8)
        (reg/f:DI 65 [ D.1856 ])) Test6.f08:93 -1
     (nil))

(insn 36 35 37 5 (set (reg:DI 2 cx)
        (reg/f:DI 70 [ D.1861 ])) Test6.f08:93 -1
     (nil))

(insn 37 36 38 5 (set (reg:DI 1 dx)
        (reg:DI 76)) Test6.f08:93 -1
     (nil))

(insn 38 37 39 5 (set (reg:DI 4 si)
        (reg:DI 77)) Test6.f08:93 -1
     (nil))

(insn 39 38 40 5 (set (reg:DI 5 di)
        (reg:DI 78)) Test6.f08:93 -1
     (nil))

(insn 40 39 41 5 (set (reg:QI 0 ax)
        (const_int 0 [0])) Test6.f08:93 -1
     (nil))

(call_insn 41 40 42 5 (call (mem:QI (symbol_ref:DI ("rfftf1_") [flags 0x41]  <function_decl 0x7fc95ddfdc00 rfftf1>) [0 S1 A8])
        (const_int 0 [0])) Test6.f08:93 -1
     (nil)
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
            (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
                (expr_list:REG_DEP_TRUE (use (reg:DI 1 dx))
                    (expr_list:REG_DEP_TRUE (use (reg:DI 2 cx))
                        (expr_list:REG_DEP_TRUE (use (reg:DI 37 r8))
                            (nil))))))))
;; End of basic block 5 -> ( 6)

;; Succ edge  6 (fallthru)

;; Start of basic block ( 4 5) -> 6
;; Pred edge  4
;; Pred edge  5 (fallthru)
(code_label 42 41 43 6 3 "" [1 uses])

(note 43 42 44 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 6 -> ( 7)

;; Succ edge  7 (fallthru)

;; Start of basic block ( 6) -> 7
;; Pred edge  6 (fallthru)
(code_label 44 43 45 7 1 "" [0 uses])

(note 45 44 0 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 7 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function rffti (rffti_)

(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY (fallthru)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 (set (mem/f/c/i:DI (plus:DI (reg/f:DI 54 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 n+0 S8 A64])
        (reg:DI 5 di [ n ])) Test6.f08:82 -1
     (nil))

(insn 3 2 4 2 (set (mem/f/c/i:DI (plus:DI (reg/f:DI 54 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [0 wsave+0 S8 A64])
        (reg:DI 4 si [ wsave ])) Test6.f08:82 -1
     (nil))

(note 4 3 6 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 6 4 7 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 7 6 8 3 (set (reg/f:DI 71)
        (mem/f/c/i:DI (plus:DI (reg/f:DI 54 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 n+0 S8 A64])) Test6.f08:84 -1
     (nil))

(insn 8 7 9 3 (set (reg:SI 59 [ D.1833 ])
        (mem:SI (reg/f:DI 71) [0 *n_1(D)+0 S4 A32])) Test6.f08:84 -1
     (nil))

(insn 9 8 10 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 59 [ D.1833 ])
            (const_int 1 [0x1]))) Test6.f08:84 -1
     (nil))

(jump_insn 10 9 11 3 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 14)
            (pc))) Test6.f08:84 -1
     (nil)
 -> 14)
;; End of basic block 3 -> ( 4 5)

;; Succ edge  4 (fallthru)
;; Succ edge  5

;; Start of basic block ( 3) -> 4
;; Pred edge  3 (fallthru)
(note 11 10 12 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(jump_insn 12 11 13 4 (set (pc)
        (label_ref 37)) Test6.f08:84 -1
     (nil)
 -> 37)
;; End of basic block 4 -> ( 6)

;; Succ edge  6

(barrier 13 12 14)

;; Start of basic block ( 3) -> 5
;; Pred edge  3
(code_label 14 13 15 5 5 "" [1 uses])

(note 15 14 16 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 16 15 17 5 (set (reg/f:DI 72)
        (mem/f/c/i:DI (plus:DI (reg/f:DI 54 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 n+0 S8 A64])) Test6.f08:85 -1
     (nil))

(insn 17 16 18 5 (set (reg:SI 60 [ D.1836 ])
        (mem:SI (reg/f:DI 72) [0 *n_1(D)+0 S4 A32])) Test6.f08:85 -1
     (nil))

(insn 18 17 19 5 (parallel [
            (set (reg:SI 61 [ D.1837 ])
                (ashift:SI (reg:SI 60 [ D.1836 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:85 -1
     (nil))

(insn 19 18 20 5 (parallel [
            (set (reg:SI 62 [ D.1838 ])
                (plus:SI (reg:SI 61 [ D.1837 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:85 -1
     (nil))

(insn 20 19 21 5 (set (reg:DI 63 [ D.1839 ])
        (sign_extend:DI (reg:SI 62 [ D.1838 ]))) Test6.f08:85 -1
     (nil))

(insn 21 20 22 5 (parallel [
            (set (reg:DI 64 [ D.1840 ])
                (plus:DI (reg:DI 63 [ D.1839 ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:85 -1
     (nil))

(insn 22 21 23 5 (parallel [
            (set (reg:DI 73)
                (ashift:DI (reg:DI 64 [ D.1840 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:85 -1
     (nil))

(insn 23 22 24 5 (parallel [
            (set (reg/f:DI 65 [ D.1841 ])
                (plus:DI (reg:DI 73)
                    (mem/f/c/i:DI (plus:DI (reg/f:DI 54 virtual-stack-vars)
                            (const_int -16 [0xfffffffffffffff0])) [0 wsave+0 S8 A64])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:85 -1
     (nil))

(insn 24 23 25 5 (set (reg/f:DI 74)
        (mem/f/c/i:DI (plus:DI (reg/f:DI 54 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 n+0 S8 A64])) Test6.f08:85 -1
     (nil))

(insn 25 24 26 5 (set (reg:SI 66 [ D.1842 ])
        (mem:SI (reg/f:DI 74) [0 *n_1(D)+0 S4 A32])) Test6.f08:85 -1
     (nil))

(insn 26 25 27 5 (parallel [
            (set (reg:SI 67 [ D.1843 ])
                (plus:SI (reg:SI 66 [ D.1842 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:85 -1
     (nil))

(insn 27 26 28 5 (set (reg:DI 68 [ D.1844 ])
        (sign_extend:DI (reg:SI 67 [ D.1843 ]))) Test6.f08:85 -1
     (nil))

(insn 28 27 29 5 (parallel [
            (set (reg:DI 69 [ D.1845 ])
                (plus:DI (reg:DI 68 [ D.1844 ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:85 -1
     (nil))

(insn 29 28 30 5 (parallel [
            (set (reg:DI 75)
                (ashift:DI (reg:DI 69 [ D.1845 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:85 -1
     (nil))

(insn 30 29 31 5 (parallel [
            (set (reg/f:DI 70 [ D.1846 ])
                (plus:DI (reg:DI 75)
                    (mem/f/c/i:DI (plus:DI (reg/f:DI 54 virtual-stack-vars)
                            (const_int -16 [0xfffffffffffffff0])) [0 wsave+0 S8 A64])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:85 -1
     (nil))

(insn 31 30 32 5 (set (reg:DI 76)
        (mem/f/c/i:DI (plus:DI (reg/f:DI 54 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 n+0 S8 A64])) Test6.f08:85 -1
     (nil))

(insn 32 31 33 5 (set (reg:DI 1 dx)
        (reg/f:DI 65 [ D.1841 ])) Test6.f08:85 -1
     (nil))

(insn 33 32 34 5 (set (reg:DI 4 si)
        (reg/f:DI 70 [ D.1846 ])) Test6.f08:85 -1
     (nil))

(insn 34 33 35 5 (set (reg:DI 5 di)
        (reg:DI 76)) Test6.f08:85 -1
     (nil))

(insn 35 34 36 5 (set (reg:QI 0 ax)
        (const_int 0 [0])) Test6.f08:85 -1
     (nil))

(call_insn 36 35 37 5 (call (mem:QI (symbol_ref:DI ("rffti1_") [flags 0x41]  <function_decl 0x7fc95dbed000 rffti1>) [0 S1 A8])
        (const_int 0 [0])) Test6.f08:85 -1
     (nil)
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
            (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
                (expr_list:REG_DEP_TRUE (use (reg:DI 1 dx))
                    (nil))))))
;; End of basic block 5 -> ( 6)

;; Succ edge  6 (fallthru)

;; Start of basic block ( 4 5) -> 6
;; Pred edge  4
;; Pred edge  5 (fallthru)
(code_label 37 36 38 6 6 "" [1 uses])

(note 38 37 39 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 6 -> ( 7)

;; Succ edge  7 (fallthru)

;; Start of basic block ( 6) -> 7
;; Pred edge  6 (fallthru)
(code_label 39 38 40 7 4 "" [0 uses])

(note 40 39 0 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 7 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function random_normal (random_normal_)

(note 1 0 3 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY (fallthru)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 76 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 6 2) -> 3
;; Pred edge  6
;; Pred edge  2 [100.0%]  (fallthru)
(code_label 76 2 4 3 10 "" [1 uses])

(note 4 76 5 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 5 4 6 3 (parallel [
            (set (reg:DI 95)
                (plus:DI (reg/f:DI 54 virtual-stack-vars)
                    (const_int -20 [0xffffffffffffffec])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:58 -1
     (nil))

(insn 6 5 7 3 (set (reg:DI 5 di)
        (reg:DI 95)) Test6.f08:58 -1
     (nil))

(insn 7 6 8 3 (set (reg:QI 0 ax)
        (const_int 0 [0])) Test6.f08:58 -1
     (nil))

(call_insn 8 7 9 3 (call (mem:QI (symbol_ref:DI ("_gfortran_random_r4") [flags 0x41]  <function_decl 0x7fc95dbed300 _gfortran_random_r4>) [0 S1 A8])
        (const_int 0 [0])) Test6.f08:58 -1
     (nil)
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
            (nil))))

(insn 9 8 10 3 (parallel [
            (set (reg:DI 96)
                (plus:DI (reg/f:DI 54 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:59 -1
     (nil))

(insn 10 9 11 3 (set (reg:DI 5 di)
        (reg:DI 96)) Test6.f08:59 -1
     (nil))

(insn 11 10 12 3 (set (reg:QI 0 ax)
        (const_int 0 [0])) Test6.f08:59 -1
     (nil))

(call_insn 12 11 13 3 (call (mem:QI (symbol_ref:DI ("_gfortran_random_r4") [flags 0x41]  <function_decl 0x7fc95dbed300 _gfortran_random_r4>) [0 S1 A8])
        (const_int 0 [0])) Test6.f08:59 -1
     (nil)
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
            (nil))))

(insn 13 12 14 3 (set (reg:SF 59 [ v.18 ])
        (mem/c/i:SF (plus:DI (reg/f:DI 54 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 v+0 S4 A64])) Test6.f08:60 -1
     (nil))

(insn 14 13 15 3 (set (reg:SF 97)
        (mem/u/c/i:SF (symbol_ref/u:DI ("*.LC0") [flags 0x2]) [0 S4 A32])) Test6.f08:60 -1
     (expr_list:REG_EQUAL (const_double:SF 5.0e-1 [0x0.8p+0])
        (nil)))

(insn 15 14 16 3 (set (reg:SF 60 [ D.1801 ])
        (minus:SF (reg:SF 59 [ v.18 ])
            (reg:SF 97))) Test6.f08:60 -1
     (nil))

(insn 16 15 17 3 (set (reg:SF 61 [ D.1802 ])
        (reg:SF 60 [ D.1801 ])) Test6.f08:60 -1
     (nil))

(insn 17 16 18 3 (set (reg:SF 98)
        (mem/u/c/i:SF (symbol_ref/u:DI ("*.LC1") [flags 0x2]) [0 S4 A32])) Test6.f08:60 -1
     (expr_list:REG_EQUAL (const_double:SF 1.71560001373291015625e+0 [0x0.db98c8p+1])
        (nil)))

(insn 18 17 19 3 (set (reg:SF 62 [ v.19 ])
        (mult:SF (reg:SF 61 [ D.1802 ])
            (reg:SF 98))) Test6.f08:60 -1
     (nil))

(insn 19 18 20 3 (set (mem/c/i:SF (plus:DI (reg/f:DI 54 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 v+0 S4 A64])
        (reg:SF 62 [ v.19 ])) Test6.f08:60 -1
     (nil))

(insn 20 19 21 3 (set (reg:SF 63 [ u.20 ])
        (mem/c/i:SF (plus:DI (reg/f:DI 54 virtual-stack-vars)
                (const_int -20 [0xffffffffffffffec])) [0 u+0 S4 A32])) Test6.f08:63 -1
     (nil))

(insn 21 20 22 3 (set (reg:SF 64 [ s.21 ])
        (mem/c/i:SF (symbol_ref:DI ("s.1554") [flags 0x2]  <var_decl 0x7fc95dbef3c0 s>) [0 s+0 S4 A32])) Test6.f08:63 -1
     (nil))

(insn 22 21 23 3 (set (reg:SF 99)
        (minus:SF (reg:SF 63 [ u.20 ])
            (reg:SF 64 [ s.21 ]))) Test6.f08:63 -1
     (nil))

(insn 23 22 24 3 (set (mem/c/i:SF (plus:DI (reg/f:DI 54 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 x+0 S4 A32])
        (reg:SF 99)) Test6.f08:63 -1
     (nil))

(insn 24 23 25 3 (set (reg:SF 65 [ v.22 ])
        (mem/c/i:SF (plus:DI (reg/f:DI 54 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 v+0 S4 A64])) Test6.f08:64 -1
     (nil))

(insn 25 24 26 3 (set (reg:V4SF 100)
        (mem/u/c/i:V4SF (symbol_ref/u:DI ("*.LC2") [flags 0x2]) [0 S16 A128])) Test6.f08:64 -1
     (expr_list:REG_EQUAL (const_vector:V4SF [
                (const_double:SF +QNaN [+QNaN])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
            ])
        (nil)))

(insn 26 25 27 3 (parallel [
            (set (reg:SF 66 [ D.1807 ])
                (abs:SF (reg:SF 65 [ v.22 ])))
            (use (reg:V4SF 100))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:64 -1
     (expr_list:REG_EQUAL (abs:SF (reg:SF 65 [ v.22 ]))
        (nil)))

(insn 27 26 28 3 (set (reg:SF 67 [ t.23 ])
        (mem/c/i:SF (symbol_ref:DI ("t.1555") [flags 0x2]  <var_decl 0x7fc95dbef460 t>) [0 t+0 S4 A32])) Test6.f08:64 -1
     (nil))

(insn 28 27 29 3 (set (reg:SF 101)
        (minus:SF (reg:SF 66 [ D.1807 ])
            (reg:SF 67 [ t.23 ]))) Test6.f08:64 -1
     (nil))

(insn 29 28 30 3 (set (mem/c/i:SF (plus:DI (reg/f:DI 54 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 y+0 S4 A32])
        (reg:SF 101)) Test6.f08:64 -1
     (nil))

(insn 30 29 31 3 (set (reg:SF 68 [ D.1563 ])
        (mem/c/i:SF (plus:DI (reg/f:DI 54 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 x+0 S4 A32])) Test6.f08:65 -1
     (nil))

(insn 31 30 32 3 (set (reg:SF 69 [ D.1564 ])
        (mult:SF (reg:SF 68 [ D.1563 ])
            (reg:SF 68 [ D.1563 ]))) Test6.f08:65 -1
     (nil))

(insn 32 31 33 3 (set (reg:SF 70 [ a.24 ])
        (mem/c/i:SF (symbol_ref:DI ("a.1548") [flags 0x2]  <var_decl 0x7fc95dbef000 a>) [0 a+0 S4 A32])) Test6.f08:65 -1
     (nil))

(insn 33 32 34 3 (set (reg:SF 71 [ D.1810 ])
        (mult:SF (reg:SF 70 [ a.24 ])
            (mem/c/i:SF (plus:DI (reg/f:DI 54 virtual-stack-vars)
                    (const_int -8 [0xfffffffffffffff8])) [0 y+0 S4 A32]))) Test6.f08:65 -1
     (nil))

(insn 34 33 35 3 (set (reg:SF 72 [ b.25 ])
        (mem/c/i:SF (symbol_ref:DI ("b.1549") [flags 0x2]  <var_decl 0x7fc95dbef0a0 b>) [0 b+0 S4 A32])) Test6.f08:65 -1
     (nil))

(insn 35 34 36 3 (set (reg:SF 73 [ D.1812 ])
        (mult:SF (reg:SF 72 [ b.25 ])
            (mem/c/i:SF (plus:DI (reg/f:DI 54 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 x+0 S4 A32]))) Test6.f08:65 -1
     (nil))

(insn 36 35 37 3 (set (reg:SF 74 [ D.1813 ])
        (minus:SF (reg:SF 71 [ D.1810 ])
            (reg:SF 73 [ D.1812 ]))) Test6.f08:65 -1
     (nil))

(insn 37 36 38 3 (set (reg:SF 75 [ D.1814 ])
        (reg:SF 74 [ D.1813 ])) Test6.f08:65 -1
     (nil))

(insn 38 37 39 3 (set (reg:SF 76 [ D.1815 ])
        (mult:SF (reg:SF 75 [ D.1814 ])
            (mem/c/i:SF (plus:DI (reg/f:DI 54 virtual-stack-vars)
                    (const_int -8 [0xfffffffffffffff8])) [0 y+0 S4 A32]))) Test6.f08:65 -1
     (nil))

(insn 39 38 40 3 (set (reg:SF 102)
        (plus:SF (reg:SF 76 [ D.1815 ])
            (reg:SF 69 [ D.1564 ]))) Test6.f08:65 -1
     (nil))

(insn 40 39 41 3 (set (mem/c/i:SF (plus:DI (reg/f:DI 54 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 q+0 S4 A32])
        (reg:SF 102)) Test6.f08:65 -1
     (nil))

(insn 41 40 42 3 (set (reg:SF 77 [ r1.26 ])
        (mem/c/i:SF (symbol_ref:DI ("r1.1552") [flags 0x2]  <var_decl 0x7fc95dbef280 r1>) [0 r1+0 S4 A32])) Test6.f08:68 -1
     (nil))

(insn 42 41 43 3 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:SF 77 [ r1.26 ])
            (mem/c/i:SF (plus:DI (reg/f:DI 54 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 q+0 S4 A32]))) Test6.f08:68 -1
     (nil))

(insn 43 42 44 3 (set (reg:QI 103)
        (gt:QI (reg:CCFPU 17 flags)
            (const_int 0 [0]))) Test6.f08:68 -1
     (nil))

(insn 44 43 45 3 (parallel [
            (set (reg:SI 78 [ D.1817 ])
                (zero_extend:SI (reg:QI 103)))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:68 -1
     (nil))

(insn 45 44 46 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 78 [ D.1817 ])
            (const_int 0 [0]))) Test6.f08:68 -1
     (nil))

(jump_insn 46 45 47 3 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 79)
            (pc))) Test6.f08:68 -1
     (nil)
 -> 79)
;; End of basic block 3 -> ( 7 4)

;; Succ edge  7
;; Succ edge  4 (fallthru)

;; Start of basic block ( 3) -> 4
;; Pred edge  3 (fallthru)
(note 47 46 48 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 48 47 49 4 (set (reg:SF 79 [ r2.27 ])
        (mem/c/i:SF (symbol_ref:DI ("r2.1553") [flags 0x2]  <var_decl 0x7fc95dbef320 r2>) [0 r2+0 S4 A32])) Test6.f08:70 -1
     (nil))

(insn 49 48 50 4 (set (reg:SF 105)
        (mem/c/i:SF (plus:DI (reg/f:DI 54 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 q+0 S4 A32])) Test6.f08:70 -1
     (nil))

(insn 50 49 51 4 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:SF 105)
            (reg:SF 79 [ r2.27 ]))) Test6.f08:70 -1
     (nil))

(insn 51 50 52 4 (set (reg:QI 104)
        (gt:QI (reg:CCFPU 17 flags)
            (const_int 0 [0]))) Test6.f08:70 -1
     (nil))

(insn 52 51 53 4 (parallel [
            (set (reg:SI 80 [ D.1820 ])
                (zero_extend:SI (reg:QI 104)))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:70 -1
     (nil))

(insn 53 52 54 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 80 [ D.1820 ])
            (const_int 0 [0]))) Test6.f08:70 -1
     (nil))

(jump_insn 54 53 55 4 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 74)
            (pc))) Test6.f08:70 -1
     (nil)
 -> 74)
;; End of basic block 4 -> ( 6 5)

;; Succ edge  6
;; Succ edge  5 (fallthru)

;; Start of basic block ( 4) -> 5
;; Pred edge  4 (fallthru)
(note 55 54 56 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 56 55 57 5 (set (reg:SF 81 [ D.1568 ])
        (mem/c/i:SF (plus:DI (reg/f:DI 54 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 v+0 S4 A64])) Test6.f08:72 -1
     (nil))

(insn 57 56 58 5 (set (reg:SF 82 [ D.1569 ])
        (mult:SF (reg:SF 81 [ D.1568 ])
            (reg:SF 81 [ D.1568 ]))) Test6.f08:72 -1
     (nil))

(insn 58 57 59 5 (set (reg:SF 83 [ D.1570 ])
        (mem/c/i:SF (plus:DI (reg/f:DI 54 virtual-stack-vars)
                (const_int -20 [0xffffffffffffffec])) [0 u+0 S4 A32])) Test6.f08:72 -1
     (nil))

(insn 59 58 60 5 (set (reg:SF 84 [ D.1571 ])
        (mult:SF (reg:SF 83 [ D.1570 ])
            (reg:SF 83 [ D.1570 ]))) Test6.f08:72 -1
     (nil))

(insn 60 59 61 5 (set (reg:SF 85 [ u.28 ])
        (mem/c/i:SF (plus:DI (reg/f:DI 54 virtual-stack-vars)
                (const_int -20 [0xffffffffffffffec])) [0 u+0 S4 A32])) Test6.f08:72 -1
     (nil))

(insn 61 60 62 5 (set (reg:SF 21 xmm0)
        (reg:SF 85 [ u.28 ])) Test6.f08:72 -1
     (nil))

(call_insn/u 62 61 63 5 (set (reg:SF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("logf") [flags 0x41]  <function_decl 0x7fc95dd46300 __builtin_logf>) [0 S1 A8])
            (const_int 0 [0]))) Test6.f08:72 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SF 21 xmm0))
        (nil)))

(insn 63 62 64 5 (set (reg:SF 86 [ D.1823 ])
        (reg:SF 21 xmm0)) Test6.f08:72 -1
     (nil))

(insn 64 63 65 5 (set (reg:SF 106)
        (mem/u/c/i:SF (symbol_ref/u:DI ("*.LC3") [flags 0x2]) [0 S4 A32])) Test6.f08:72 -1
     (expr_list:REG_EQUAL (const_double:SF 4.0e+0 [0x0.8p+3])
        (nil)))

(insn 65 64 66 5 (set (reg:SF 87 [ D.1824 ])
        (mult:SF (reg:SF 86 [ D.1823 ])
            (reg:SF 106))) Test6.f08:72 -1
     (nil))

(insn 66 65 67 5 (set (reg:SF 88 [ D.1825 ])
        (mult:SF (reg:SF 87 [ D.1824 ])
            (reg:SF 84 [ D.1571 ]))) Test6.f08:72 -1
     (nil))

(insn 67 66 68 5 (set (reg:V4SF 107)
        (mem/u/c/i:V4SF (symbol_ref/u:DI ("*.LC4") [flags 0x2]) [0 S16 A128])) Test6.f08:72 -1
     (expr_list:REG_EQUAL (const_vector:V4SF [
                (const_double:SF -0.0 [-0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
            ])
        (nil)))

(insn 68 67 69 5 (parallel [
            (set (reg:SF 89 [ D.1826 ])
                (neg:SF (reg:SF 88 [ D.1825 ])))
            (use (reg:V4SF 107))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:72 -1
     (expr_list:REG_EQUAL (neg:SF (reg:SF 88 [ D.1825 ]))
        (nil)))

(insn 69 68 70 5 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:SF 89 [ D.1826 ])
            (reg:SF 82 [ D.1569 ]))) Test6.f08:72 -1
     (nil))

(insn 70 69 71 5 (set (reg:QI 108)
        (gt:QI (reg:CCFPU 17 flags)
            (const_int 0 [0]))) Test6.f08:72 -1
     (nil))

(insn 71 70 72 5 (parallel [
            (set (reg:SI 90 [ D.1827 ])
                (zero_extend:SI (reg:QI 108)))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:72 -1
     (nil))

(insn 72 71 73 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 90 [ D.1827 ])
            (const_int 0 [0]))) Test6.f08:72 -1
     (nil))

(jump_insn 73 72 74 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 79)
            (pc))) Test6.f08:72 -1
     (nil)
 -> 79)
;; End of basic block 5 -> ( 7 6)

;; Succ edge  7
;; Succ edge  6 (fallthru)

;; Start of basic block ( 4 5) -> 6
;; Pred edge  4
;; Pred edge  5 (fallthru)
(code_label 74 73 75 6 9 "" [1 uses])

(note 75 74 77 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(jump_insn 77 75 78 6 (set (pc)
        (label_ref 76)) Test6.f08:57 -1
     (nil)
 -> 76)
;; End of basic block 6 -> ( 3)

;; Succ edge  3

(barrier 78 77 79)

;; Start of basic block ( 3 5) -> 7
;; Pred edge  3
;; Pred edge  5
(code_label 79 78 80 7 8 "" [2 uses])

(note 80 79 81 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 81 80 82 7 (set (reg:SF 91 [ v.29 ])
        (mem/c/i:SF (plus:DI (reg/f:DI 54 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 v+0 S4 A64])) Test6.f08:76 -1
     (nil))

(insn 82 81 83 7 (set (reg:SF 92 [ u.30 ])
        (mem/c/i:SF (plus:DI (reg/f:DI 54 virtual-stack-vars)
                (const_int -20 [0xffffffffffffffec])) [0 u+0 S4 A32])) Test6.f08:76 -1
     (nil))

(insn 83 82 84 7 (set (reg:SF 109)
        (div:SF (reg:SF 91 [ v.29 ])
            (reg:SF 92 [ u.30 ]))) Test6.f08:76 -1
     (nil))

(insn 84 83 85 7 (set (mem/c/i:SF (plus:DI (reg/f:DI 54 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [0 fn_val+0 S4 A32])
        (reg:SF 109)) Test6.f08:76 -1
     (nil))

(insn 85 84 86 7 (set (reg:SF 93 [ D.1831 ])
        (mem/c/i:SF (plus:DI (reg/f:DI 54 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [0 fn_val+0 S4 A32])) Test6.f08:77 -1
     (nil))

(insn 86 85 87 7 (set (reg:SF 94 [ <retval> ])
        (reg:SF 93 [ D.1831 ])) Test6.f08:77 -1
     (nil))

(jump_insn 87 86 88 7 (set (pc)
        (label_ref 89)) Test6.f08:77 -1
     (nil)
 -> 89)
;; End of basic block 7 -> ( 9)

;; Succ edge  9

(barrier 88 87 94)

;; Start of basic block () -> 8
(note 94 88 91 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 91 94 92 8 (clobber (reg/i:SF 21 xmm0)) Test6.f08:79 -1
     (nil))

(insn 92 91 89 8 (clobber (reg:SF 94 [ <retval> ])) Test6.f08:79 -1
     (nil))
;; End of basic block 8 -> ( 9)

;; Succ edge  9 (fallthru)

;; Start of basic block ( 7 8) -> 9
;; Pred edge  7
;; Pred edge  8 (fallthru)
(code_label 89 92 95 9 7 "" [1 uses])

(note 95 89 90 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 90 95 93 9 (set (reg/i:SF 21 xmm0)
        (reg:SF 94 [ <retval> ])) Test6.f08:79 -1
     (nil))

(insn 93 90 0 9 (use (reg/i:SF 21 xmm0)) Test6.f08:79 -1
     (nil))
;; End of basic block 9 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function init_random_seed (init_random_seed_)

(note 1 0 3 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY (fallthru)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 4 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 4 2 5 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 5 4 6 3 (set (mem/s/f/j/c:DI (plus:DI (reg/f:DI 54 virtual-stack-vars)
                (const_int -64 [0xffffffffffffffc0])) [0 seed.data+0 S8 A64])
        (const_int 0 [0])) Test6.f08:25 -1
     (nil))

(insn 6 5 7 3 (parallel [
            (set (reg:DI 157)
                (plus:DI (reg/f:DI 54 virtual-stack-vars)
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:27 -1
     (nil))

(insn 7 6 8 3 (set (reg:DI 1 dx)
        (const_int 0 [0])) Test6.f08:27 -1
     (nil))

(insn 8 7 9 3 (set (reg:DI 4 si)
        (const_int 0 [0])) Test6.f08:27 -1
     (nil))

(insn 9 8 10 3 (set (reg:DI 5 di)
        (reg:DI 157)) Test6.f08:27 -1
     (nil))

(insn 10 9 11 3 (set (reg:QI 0 ax)
        (const_int 0 [0])) Test6.f08:27 -1
     (nil))

(call_insn 11 10 12 3 (call (mem:QI (symbol_ref:DI ("_gfortran_random_seed_i4") [flags 0x41]  <function_decl 0x7fc95dbed700 _gfortran_random_seed_i4>) [0 S1 A8])
        (const_int 0 [0])) Test6.f08:27 -1
     (nil)
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
            (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
                (expr_list:REG_DEP_TRUE (use (reg:DI 1 dx))
                    (nil))))))

(insn 12 11 13 3 (set (mem/s/j/c:DI (plus:DI (reg/f:DI 54 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 seed.dtype+0 S8 A64])
        (const_int 265 [0x109])) Test6.f08:28 -1
     (nil))

(insn 13 12 14 3 (set (mem/s/j/c:DI (plus:DI (reg/f:DI 54 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 seed.dim[0].lbound+0 S8 A64])
        (const_int 1 [0x1])) Test6.f08:28 -1
     (nil))

(insn 14 13 15 3 (set (reg:SI 70 [ n.12 ])
        (mem/c/i:SI (plus:DI (reg/f:DI 54 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 n+0 S4 A64])) Test6.f08:28 -1
     (nil))

(insn 15 14 16 3 (set (reg:DI 71 [ D.1686 ])
        (sign_extend:DI (reg:SI 70 [ n.12 ]))) Test6.f08:28 -1
     (nil))

(insn 16 15 17 3 (set (mem/s/j/c:DI (plus:DI (reg/f:DI 54 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 seed.dim[0].ubound+0 S8 A64])
        (reg:DI 71 [ D.1686 ])) Test6.f08:28 -1
     (nil))

(insn 17 16 18 3 (set (mem/s/j/c:DI (plus:DI (reg/f:DI 54 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 seed.dim[0].stride+0 S8 A64])
        (const_int 1 [0x1])) Test6.f08:28 -1
     (nil))

(insn 18 17 20 3 (set (reg:SI 72 [ n.13 ])
        (mem/c/i:SI (plus:DI (reg/f:DI 54 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 n+0 S4 A64])) Test6.f08:28 -1
     (nil))

(insn 20 18 19 3 (set (reg:SI 158)
        (const_int 0 [0])) Test6.f08:28 -1
     (nil))

(insn 19 20 21 3 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg:SI 72 [ n.13 ])
            (const_int 0 [0]))) Test6.f08:28 -1
     (nil))

(insn 21 19 22 3 (set (reg:SI 73 [ D.1688 ])
        (if_then_else:SI (ge (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (reg:SI 72 [ n.13 ])
            (reg:SI 158))) Test6.f08:28 -1
     (nil))

(insn 22 21 23 3 (set (reg:DI 74 [ D.1595 ])
        (sign_extend:DI (reg:SI 73 [ D.1688 ]))) Test6.f08:28 -1
     (nil))

(insn 23 22 24 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 74 [ D.1595 ])
            (const_int 0 [0]))) Test6.f08:28 -1
     (nil))

(insn 24 23 25 3 (set (reg:QI 159)
        (eq:QI (reg:CCZ 17 flags)
            (const_int 0 [0]))) Test6.f08:28 -1
     (nil))

(insn 25 24 26 3 (set (reg:DI 75 [ D.1690 ])
        (zero_extend:DI (reg:QI 159))) Test6.f08:28 -1
     (nil))

(insn 26 25 27 3 (set (reg:DI 76 [ D.1691 ])
        (reg:DI 75 [ D.1690 ])) Test6.f08:28 -1
     (nil))

(insn 27 26 28 3 (set (reg:SI 77 [ D.1692 ])
        (subreg:SI (reg:DI 76 [ D.1691 ]) 0)) Test6.f08:28 -1
     (nil))

(insn 28 27 29 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 77 [ D.1692 ])
            (const_int 0 [0]))) Test6.f08:28 -1
     (nil))

(jump_insn 29 28 30 3 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 34)
            (pc))) Test6.f08:28 -1
     (nil)
 -> 34)
;; End of basic block 3 -> ( 4 5)

;; Succ edge  4 (fallthru)
;; Succ edge  5

;; Start of basic block ( 3) -> 4
;; Pred edge  3 (fallthru)
(note 30 29 31 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 31 30 32 4 (set (reg:SI 67 [ iftmp.14 ])
        (const_int 0 [0])) Test6.f08:28 -1
     (nil))

(jump_insn 32 31 33 4 (set (pc)
        (label_ref 56)) Test6.f08:28 -1
     (nil)
 -> 56)
;; End of basic block 4 -> ( 9)

;; Succ edge  9

(barrier 33 32 34)

;; Start of basic block ( 3) -> 5
;; Pred edge  3
(code_label 34 33 35 5 13 "" [1 uses])

(note 35 34 36 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 36 35 37 5 (set (reg:DI 162)
        (const_int 9223372036854775807 [0x7fffffffffffffff])) Test6.f08:28 -1
     (nil))

(insn 37 36 38 5 (parallel [
            (set (reg:DI 160)
                (div:DI (reg:DI 162)
                    (reg:DI 74 [ D.1595 ])))
            (set (reg:DI 161)
                (mod:DI (reg:DI 162)
                    (reg:DI 74 [ D.1595 ])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:28 -1
     (nil))

(insn 38 37 39 5 (set (reg:DI 78 [ D.1697 ])
        (reg:DI 160)) Test6.f08:28 -1
     (nil))

(insn 39 38 40 5 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg:DI 78 [ D.1697 ])
            (const_int 0 [0]))) Test6.f08:28 -1
     (nil))

(insn 40 39 41 5 (set (reg:QI 163)
        (le:QI (reg:CCNO 17 flags)
            (const_int 0 [0]))) Test6.f08:28 -1
     (nil))

(insn 41 40 42 5 (set (reg:DI 79 [ D.1698 ])
        (zero_extend:DI (reg:QI 163))) Test6.f08:28 -1
     (nil))

(insn 42 41 43 5 (set (reg:DI 80 [ D.1699 ])
        (reg:DI 79 [ D.1698 ])) Test6.f08:28 -1
     (nil))

(insn 43 42 44 5 (set (reg:SI 81 [ D.1700 ])
        (subreg:SI (reg:DI 80 [ D.1699 ]) 0)) Test6.f08:28 -1
     (nil))

(insn 44 43 45 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 81 [ D.1700 ])
            (const_int 0 [0]))) Test6.f08:28 -1
     (nil))

(jump_insn 45 44 46 5 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 50)
            (pc))) Test6.f08:28 -1
     (nil)
 -> 50)
;; End of basic block 5 -> ( 6 7)

;; Succ edge  6 (fallthru)
;; Succ edge  7

;; Start of basic block ( 5) -> 6
;; Pred edge  5 (fallthru)
(note 46 45 47 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 47 46 48 6 (set (reg:SI 68 [ iftmp.15 ])
        (const_int 1 [0x1])) Test6.f08:28 -1
     (nil))

(jump_insn 48 47 49 6 (set (pc)
        (label_ref 53)) Test6.f08:28 -1
     (nil)
 -> 53)
;; End of basic block 6 -> ( 8)

;; Succ edge  8

(barrier 49 48 50)

;; Start of basic block ( 5) -> 7
;; Pred edge  5
(code_label 50 49 51 7 15 "" [1 uses])

(note 51 50 52 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 52 51 53 7 (set (reg:SI 68 [ iftmp.15 ])
        (const_int 0 [0])) Test6.f08:28 -1
     (nil))
;; End of basic block 7 -> ( 8)

;; Succ edge  8 (fallthru)

;; Start of basic block ( 6 7) -> 8
;; Pred edge  6
;; Pred edge  7 (fallthru)
(code_label 53 52 54 8 16 "" [1 uses])

(note 54 53 55 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 55 54 56 8 (set (reg:SI 67 [ iftmp.14 ])
        (reg:SI 68 [ iftmp.15 ])) Test6.f08:28 -1
     (nil))
;; End of basic block 8 -> ( 9)

;; Succ edge  9 (fallthru)

;; Start of basic block ( 4 8) -> 9
;; Pred edge  4
;; Pred edge  8 (fallthru)
(code_label 56 55 57 9 14 "" [1 uses])

(note 57 56 58 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 58 57 59 9 (set (reg:SI 82 [ D.1596 ])
        (reg:SI 67 [ iftmp.14 ])) Test6.f08:28 -1
     (nil))

(insn 59 58 60 9 (set (reg:DI 83 [ D.1597 ])
        (reg:DI 74 [ D.1595 ])) Test6.f08:28 -1
     (nil))

(insn 60 59 61 9 (set (reg:DI 84 [ D.1705 ])
        (reg:DI 83 [ D.1597 ])) Test6.f08:28 -1
     (nil))

(insn 61 60 62 9 (set (reg:DI 164)
        (const_int 4611686018427387903 [0x3fffffffffffffff])) Test6.f08:28 -1
     (nil))

(insn 62 61 63 9 (set (reg:CC 17 flags)
        (compare:CC (reg:DI 84 [ D.1705 ])
            (reg:DI 164))) Test6.f08:28 -1
     (nil))

(insn 63 62 64 9 (set (reg:QI 165)
        (gtu:QI (reg:CC 17 flags)
            (const_int 0 [0]))) Test6.f08:28 -1
     (nil))

(insn 64 63 65 9 (set (reg:DI 85 [ D.1706 ])
        (zero_extend:DI (reg:QI 165))) Test6.f08:28 -1
     (nil))

(insn 65 64 66 9 (set (reg:DI 86 [ D.1707 ])
        (reg:DI 85 [ D.1706 ])) Test6.f08:28 -1
     (nil))

(insn 66 65 67 9 (set (reg:SI 87 [ D.1708 ])
        (subreg:SI (reg:DI 86 [ D.1707 ]) 0)) Test6.f08:28 -1
     (nil))

(insn 67 66 68 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 87 [ D.1708 ])
            (const_int 0 [0]))) Test6.f08:28 -1
     (nil))

(jump_insn 68 67 69 9 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 73)
            (pc))) Test6.f08:28 -1
     (nil)
 -> 73)
;; End of basic block 9 -> ( 10 11)

;; Succ edge  10 (fallthru)
;; Succ edge  11

;; Start of basic block ( 9) -> 10
;; Pred edge  9 (fallthru)
(note 69 68 70 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 70 69 71 10 (set (reg:SI 69 [ iftmp.16 ])
        (const_int 1 [0x1])) Test6.f08:28 -1
     (nil))

(jump_insn 71 70 72 10 (set (pc)
        (label_ref 76)) Test6.f08:28 -1
     (nil)
 -> 76)
;; End of basic block 10 -> ( 12)

;; Succ edge  12

(barrier 72 71 73)

;; Start of basic block ( 9) -> 11
;; Pred edge  9
(code_label 73 72 74 11 17 "" [1 uses])

(note 74 73 75 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 75 74 76 11 (set (reg:SI 69 [ iftmp.16 ])
        (const_int 0 [0])) Test6.f08:28 -1
     (nil))
;; End of basic block 11 -> ( 12)

;; Succ edge  12 (fallthru)

;; Start of basic block ( 10 11) -> 12
;; Pred edge  10
;; Pred edge  11 (fallthru)
(code_label 76 75 77 12 18 "" [1 uses])

(note 77 76 78 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 78 77 79 12 (parallel [
            (set (reg:SI 88 [ D.1598 ])
                (plus:SI (reg:SI 69 [ iftmp.16 ])
                    (reg:SI 82 [ D.1596 ])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:28 -1
     (nil))

(insn 79 78 80 12 (set (reg:SI 89 [ n.17 ])
        (mem/c/i:SI (plus:DI (reg/f:DI 54 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 n+0 S4 A64])) Test6.f08:28 -1
     (nil))

(insn 80 79 81 12 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg:SI 89 [ n.17 ])
            (const_int 0 [0]))) Test6.f08:28 -1
     (nil))

(insn 81 80 82 12 (set (reg:QI 166)
        (le:QI (reg:CCNO 17 flags)
            (const_int 0 [0]))) Test6.f08:28 -1
     (nil))

(insn 82 81 83 12 (parallel [
            (set (reg:SI 90 [ D.1600 ])
                (zero_extend:SI (reg:QI 166)))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:28 -1
     (nil))

(insn 83 82 84 12 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 90 [ D.1600 ])
            (const_int 0 [0]))) Test6.f08:28 -1
     (nil))

(jump_insn 84 83 85 12 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 89)
            (pc))) Test6.f08:28 -1
     (nil)
 -> 89)
;; End of basic block 12 -> ( 13 14)

;; Succ edge  13 (fallthru)
;; Succ edge  14

;; Start of basic block ( 12) -> 13
;; Pred edge  12 (fallthru)
(note 85 84 86 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 86 85 87 13 (set (reg:DI 59 [ size.0 ])
        (const_int 0 [0])) Test6.f08:28 -1
     (nil))

(jump_insn 87 86 88 13 (set (pc)
        (label_ref 93)) Test6.f08:28 -1
     (nil)
 -> 93)
;; End of basic block 13 -> ( 15)

;; Succ edge  15

(barrier 88 87 89)

;; Start of basic block ( 12) -> 14
;; Pred edge  12
(code_label 89 88 90 14 19 "" [1 uses])

(note 90 89 91 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 91 90 92 14 (set (reg:DI 91 [ D.1716 ])
        (reg:DI 83 [ D.1597 ])) Test6.f08:28 -1
     (nil))

(insn 92 91 93 14 (parallel [
            (set (reg:DI 59 [ size.0 ])
                (ashift:DI (reg:DI 91 [ D.1716 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:28 -1
     (nil))
;; End of basic block 14 -> ( 15)

;; Succ edge  15 (fallthru)

;; Start of basic block ( 13 14) -> 15
;; Pred edge  13
;; Pred edge  14 (fallthru)
(code_label 93 92 94 15 20 "" [1 uses])

(note 94 93 95 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 95 94 96 15 (set (reg:SI 92 [ overflow.1 ])
        (reg:SI 88 [ D.1598 ])) Test6.f08:28 -1
     (nil))

(insn 96 95 97 15 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 92 [ overflow.1 ])
            (const_int 0 [0]))) Test6.f08:28 -1
     (nil))

(insn 97 96 98 15 (set (reg:QI 167)
        (ne:QI (reg:CCZ 17 flags)
            (const_int 0 [0]))) Test6.f08:28 -1
     (nil))

(insn 98 97 99 15 (set (reg:DI 93 [ D.1717 ])
        (zero_extend:DI (reg:QI 167))) Test6.f08:28 -1
     (nil))

(insn 99 98 100 15 (set (reg:DI 94 [ D.1718 ])
        (reg:DI 93 [ D.1717 ])) Test6.f08:28 -1
     (nil))

(insn 100 99 101 15 (set (reg:SI 95 [ D.1719 ])
        (subreg:SI (reg:DI 94 [ D.1718 ]) 0)) Test6.f08:28 -1
     (nil))

(insn 101 100 102 15 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 95 [ D.1719 ])
            (const_int 0 [0]))) Test6.f08:28 -1
     (nil))

(jump_insn 102 101 103 15 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 108)
            (pc))) Test6.f08:28 -1
     (nil)
 -> 108)
;; End of basic block 15 -> ( 16 17)

;; Succ edge  16 (fallthru)
;; Succ edge  17

;; Start of basic block ( 15) -> 16
;; Pred edge  15 (fallthru)
(note 103 102 104 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 104 103 105 16 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC5") [flags 0x2]  <var_decl 0x7fc95dc27780 *.LC5>)) Test6.f08:28 -1
     (nil))

(insn 105 104 106 16 (set (reg:QI 0 ax)
        (const_int 0 [0])) Test6.f08:28 -1
     (nil))

(call_insn 106 105 107 16 (call (mem:QI (symbol_ref:DI ("_gfortran_runtime_error") [flags 0x41]  <function_decl 0x7fc95ddde200 _gfortran_runtime_error>) [0 S1 A8])
        (const_int 0 [0])) Test6.f08:28 -1
     (expr_list:REG_NORETURN (const_int 0 [0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
            (nil))))
;; End of basic block 16 -> ()


(barrier 107 106 108)

;; Start of basic block ( 15) -> 17
;; Pred edge  15
(code_label 108 107 109 17 21 "" [1 uses])

(note 109 108 110 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 110 109 111 17 (set (reg/f:DI 96 [ D.1722 ])
        (mem/s/f/j/c:DI (plus:DI (reg/f:DI 54 virtual-stack-vars)
                (const_int -64 [0xffffffffffffffc0])) [0 seed.data+0 S8 A64])) Test6.f08:28 -1
     (nil))

(insn 111 110 112 17 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 96 [ D.1722 ])
            (const_int 0 [0]))) Test6.f08:28 -1
     (nil))

(jump_insn 112 111 113 17 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 185)
            (pc))) Test6.f08:28 -1
     (nil)
 -> 185)
;; End of basic block 17 -> ( 18 22)

;; Succ edge  18 (fallthru)
;; Succ edge  22

;; Start of basic block ( 17) -> 18
;; Pred edge  17 (fallthru)
(note 113 112 114 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 114 113 116 18 (set (reg:DI 97 [ D.1603 ])
        (reg:DI 59 [ size.0 ])) Test6.f08:28 -1
     (nil))

(insn 116 114 115 18 (set (reg:DI 168)
        (const_int 1 [0x1])) Test6.f08:28 -1
     (nil))

(insn 115 116 117 18 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 97 [ D.1603 ])
            (const_int 0 [0]))) Test6.f08:28 -1
     (nil))

(insn 117 115 118 18 (set (reg:DI 98 [ D.1725 ])
        (if_then_else:DI (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (reg:DI 97 [ D.1603 ])
            (reg:DI 168))) Test6.f08:28 -1
     (nil))

(insn 118 117 119 18 (set (reg:DI 5 di)
        (reg:DI 98 [ D.1725 ])) Test6.f08:28 -1
     (nil))

(call_insn 119 118 120 18 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("malloc") [flags 0x41]  <function_decl 0x7fc95dd56d00 __builtin_malloc>) [0 S1 A8])
            (const_int 0 [0]))) Test6.f08:28 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(insn 120 119 121 18 (set (reg/f:DI 169)
        (reg:DI 0 ax)) Test6.f08:28 -1
     (expr_list:REG_NOALIAS (reg/f:DI 169)
        (nil)))

(insn 121 120 122 18 (set (reg/f:DI 99 [ D.1726 ])
        (reg/f:DI 169)) Test6.f08:28 -1
     (nil))

(insn 122 121 123 18 (set (reg/f:DI 100 [ D.1604 ])
        (reg/f:DI 99 [ D.1726 ])) Test6.f08:28 -1
     (nil))

(insn 123 122 124 18 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 100 [ D.1604 ])
            (const_int 0 [0]))) Test6.f08:28 -1
     (nil))

(jump_insn 124 123 125 18 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 129)
            (pc))) Test6.f08:28 -1
     (nil)
 -> 129)
;; End of basic block 18 -> ( 19 20)

;; Succ edge  19 (fallthru)
;; Succ edge  20

;; Start of basic block ( 18) -> 19
;; Pred edge  18 (fallthru)
(note 125 124 126 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 126 125 127 19 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC6") [flags 0x2]  <var_decl 0x7fc95dc27820 *.LC6>)) Test6.f08:28 -1
     (nil))

(call_insn 127 126 128 19 (call (mem:QI (symbol_ref:DI ("_gfortran_os_error") [flags 0x41]  <function_decl 0x7fc95ddde600 _gfortran_os_error>) [0 S1 A8])
        (const_int 0 [0])) Test6.f08:28 -1
     (expr_list:REG_NORETURN (const_int 0 [0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))
;; End of basic block 19 -> ()


(barrier 128 127 129)

;; Start of basic block ( 18) -> 20
;; Pred edge  18
(code_label 129 128 130 20 23 "" [1 uses])

(note 130 129 131 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 131 130 132 20 (set (reg/f:DI 101 [ D.1602 ])
        (reg/f:DI 100 [ D.1604 ])) Test6.f08:28 -1
     (nil))

(insn 132 131 133 20 (set (mem/s/f/j/c:DI (plus:DI (reg/f:DI 54 virtual-stack-vars)
                (const_int -64 [0xffffffffffffffc0])) [0 seed.data+0 S8 A64])
        (reg/f:DI 101 [ D.1602 ])) Test6.f08:28 -1
     (nil))

(insn 133 132 134 20 (set (mem/s/j/c:DI (plus:DI (reg/f:DI 54 virtual-stack-vars)
                (const_int -56 [0xffffffffffffffc8])) [0 seed.offset+0 S8 A64])
        (const_int -1 [0xffffffffffffffff])) Test6.f08:28 -1
     (nil))

(insn 134 133 135 20 (parallel [
            (set (reg:DI 170)
                (plus:DI (reg/f:DI 54 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:29 -1
     (nil))

(insn 135 134 136 20 (set (reg:DI 1 dx)
        (const_int 0 [0])) Test6.f08:29 -1
     (nil))

(insn 136 135 137 20 (set (reg:DI 4 si)
        (const_int 0 [0])) Test6.f08:29 -1
     (nil))

(insn 137 136 138 20 (set (reg:DI 5 di)
        (reg:DI 170)) Test6.f08:29 -1
     (nil))

(insn 138 137 139 20 (set (reg:QI 0 ax)
        (const_int 0 [0])) Test6.f08:29 -1
     (nil))

(call_insn 139 138 140 20 (call (mem:QI (symbol_ref:DI ("_gfortran_system_clock_4") [flags 0x41]  <function_decl 0x7fc95dbed800 _gfortran_system_clock_4>) [0 S1 A8])
        (const_int 0 [0])) Test6.f08:29 -1
     (nil)
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
            (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
                (expr_list:REG_DEP_TRUE (use (reg:DI 1 dx))
                    (nil))))))

(insn 140 139 141 20 (set (reg/f:DI 60 [ D.1606 ])
        (mem/s/f/j/c:DI (plus:DI (reg/f:DI 54 virtual-stack-vars)
                (const_int -64 [0xffffffffffffffc0])) [0 seed.data+0 S8 A64])) Test6.f08:30 -1
     (nil))

(insn 141 140 142 20 (set (reg:DI 61 [ D.1607 ])
        (mem/s/j/c:DI (plus:DI (reg/f:DI 54 virtual-stack-vars)
                (const_int -56 [0xffffffffffffffc8])) [0 seed.offset+0 S8 A64])) Test6.f08:30 -1
     (nil))

(insn 142 141 143 20 (set (reg:DI 102 [ D.1608 ])
        (mem/s/j/c:DI (plus:DI (reg/f:DI 54 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 seed.dim[0].lbound+0 S8 A64])) Test6.f08:30 -1
     (nil))

(insn 143 142 144 20 (set (reg:DI 103 [ D.1609 ])
        (mem/s/j/c:DI (plus:DI (reg/f:DI 54 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 seed.dim[0].ubound+0 S8 A64])) Test6.f08:30 -1
     (nil))

(insn 144 143 145 20 (set (reg:SI 104 [ D.1610 ])
        (mem/c/i:SI (plus:DI (reg/f:DI 54 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 clock+0 S4 A32])) Test6.f08:30 -1
     (nil))

(insn 145 144 146 20 (set (mem/s/j/c:DI (plus:DI (reg/f:DI 54 virtual-stack-vars)
                (const_int -96 [0xffffffffffffffa0])) [0 atmp.2.dtype+0 S8 A64])
        (const_int 265 [0x109])) Test6.f08:30 -1
     (nil))

(insn 146 145 147 20 (set (mem/s/j/c:DI (plus:DI (reg/f:DI 54 virtual-stack-vars)
                (const_int -88 [0xffffffffffffffa8])) [0 atmp.2.dim[0].stride+0 S8 A64])
        (const_int 1 [0x1])) Test6.f08:30 -1
     (nil))

(insn 147 146 148 20 (set (mem/s/j/c:DI (plus:DI (reg/f:DI 54 virtual-stack-vars)
                (const_int -80 [0xffffffffffffffb0])) [0 atmp.2.dim[0].lbound+0 S8 A64])
        (const_int 0 [0])) Test6.f08:30 -1
     (nil))

(insn 148 147 149 20 (set (mem/s/j/c:DI (plus:DI (reg/f:DI 54 virtual-stack-vars)
                (const_int -72 [0xffffffffffffffb8])) [0 atmp.2.dim[0].ubound+0 S8 A64])
        (const_int -1 [0xffffffffffffffff])) Test6.f08:30 -1
     (nil))

(insn 149 148 150 20 (set (mem/s/f/j/c:DI (plus:DI (reg/f:DI 54 virtual-stack-vars)
                (const_int -112 [0xffffffffffffff90])) [0 atmp.2.data+0 S8 A64])
        (const_int 0 [0])) Test6.f08:30 -1
     (nil))

(insn 150 149 151 20 (set (mem/s/j/c:DI (plus:DI (reg/f:DI 54 virtual-stack-vars)
                (const_int -104 [0xffffffffffffff98])) [0 atmp.2.offset+0 S8 A64])
        (const_int 0 [0])) Test6.f08:30 -1
     (nil))

(insn 151 150 152 20 (set (reg:DI 62 [ offset.3 ])
        (const_int 0 [0])) Test6.f08:30 -1
     (nil))

(insn 152 151 153 20 (set (reg:SI 63 [ shadow_loopvar.4 ])
        (const_int 1 [0x1])) Test6.f08:30 -1
     (nil))

(insn 153 152 154 20 (set (reg:SI 105 [ D.1617 ])
        (mem/c/i:SI (plus:DI (reg/f:DI 54 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 n+0 S4 A64])) Test6.f08:30 -1
     (nil))

(insn 154 153 155 20 (set (reg:DI 106 [ D.1730 ])
        (mem/s/j/c:DI (plus:DI (reg/f:DI 54 virtual-stack-vars)
                (const_int -72 [0xffffffffffffffb8])) [0 atmp.2.dim[0].ubound+0 S8 A64])) Test6.f08:30 -1
     (nil))

(insn 155 154 156 20 (parallel [
            (set (reg:SI 107 [ D.1731 ])
                (minus:SI (reg:SI 105 [ D.1617 ])
                    (reg:SI 63 [ shadow_loopvar.4 ])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:30 -1
     (nil))

(insn 156 155 158 20 (parallel [
            (set (reg:SI 108 [ D.1732 ])
                (plus:SI (reg:SI 107 [ D.1731 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:30 -1
     (nil))

(insn 158 156 157 20 (set (reg:SI 171)
        (const_int 0 [0])) Test6.f08:30 -1
     (nil))

(insn 157 158 159 20 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg:SI 108 [ D.1732 ])
            (const_int 0 [0]))) Test6.f08:30 -1
     (nil))

(insn 159 157 160 20 (set (reg:SI 109 [ D.1733 ])
        (if_then_else:SI (ge (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (reg:SI 108 [ D.1732 ])
            (reg:SI 171))) Test6.f08:30 -1
     (nil))

(insn 160 159 161 20 (set (reg:DI 110 [ D.1734 ])
        (sign_extend:DI (reg:SI 109 [ D.1733 ]))) Test6.f08:30 -1
     (nil))

(insn 161 160 162 20 (parallel [
            (set (reg:DI 111 [ D.1735 ])
                (plus:DI (reg:DI 106 [ D.1730 ])
                    (reg:DI 110 [ D.1734 ])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:30 -1
     (nil))

(insn 162 161 163 20 (set (mem/s/j/c:DI (plus:DI (reg/f:DI 54 virtual-stack-vars)
                (const_int -72 [0xffffffffffffffb8])) [0 atmp.2.dim[0].ubound+0 S8 A64])
        (reg:DI 111 [ D.1735 ])) Test6.f08:30 -1
     (nil))

(insn 163 162 164 20 (set (reg:DI 112 [ D.1736 ])
        (mem/s/j/c:DI (plus:DI (reg/f:DI 54 virtual-stack-vars)
                (const_int -72 [0xffffffffffffffb8])) [0 atmp.2.dim[0].ubound+0 S8 A64])) Test6.f08:30 -1
     (nil))

(insn 164 163 165 20 (parallel [
            (set (reg:DI 113 [ D.1737 ])
                (plus:DI (reg:DI 112 [ D.1736 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:30 -1
     (nil))

(insn 165 164 166 20 (parallel [
            (set (reg:DI 114 [ D.1738 ])
                (ashift:DI (reg:DI 113 [ D.1737 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:30 -1
     (nil))

(insn 166 165 167 20 (set (reg:DI 115 [ D.1618 ])
        (reg:DI 114 [ D.1738 ])) Test6.f08:30 -1
     (nil))

(insn 167 166 168 20 (set (reg/f:DI 116 [ D.1739 ])
        (mem/s/f/j/c:DI (plus:DI (reg/f:DI 54 virtual-stack-vars)
                (const_int -112 [0xffffffffffffff90])) [0 atmp.2.data+0 S8 A64])) Test6.f08:30 -1
     (nil))

(insn 168 167 169 20 (set (reg:DI 4 si)
        (reg:DI 115 [ D.1618 ])) Test6.f08:30 -1
     (nil))

(insn 169 168 170 20 (set (reg:DI 5 di)
        (reg/f:DI 116 [ D.1739 ])) Test6.f08:30 -1
     (nil))

(call_insn 170 169 171 20 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("realloc") [flags 0x41]  <function_decl 0x7fc95dd56e00 __builtin_realloc>) [0 S1 A8])
            (const_int 0 [0]))) Test6.f08:30 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))

(insn 171 170 172 20 (set (reg/f:DI 117 [ D.1740 ])
        (reg:DI 0 ax)) Test6.f08:30 -1
     (nil))

(insn 172 171 173 20 (set (reg/f:DI 64 [ D.1619 ])
        (reg/f:DI 117 [ D.1740 ])) Test6.f08:30 -1
     (nil))

(insn 173 172 174 20 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 64 [ D.1619 ])
            (const_int 0 [0]))) Test6.f08:30 -1
     (nil))

(insn 174 173 175 20 (set (reg:QI 172)
        (eq:QI (reg:CCZ 17 flags)
            (const_int 0 [0]))) Test6.f08:30 -1
     (nil))

(insn 175 174 176 20 (parallel [
            (set (reg:SI 118 [ D.1741 ])
                (zero_extend:SI (reg:QI 172)))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:30 -1
     (nil))

(insn 176 175 177 20 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 115 [ D.1618 ])
            (const_int 0 [0]))) Test6.f08:30 -1
     (nil))

(insn 177 176 178 20 (set (reg:QI 173)
        (ne:QI (reg:CCZ 17 flags)
            (const_int 0 [0]))) Test6.f08:30 -1
     (nil))

(insn 178 177 179 20 (parallel [
            (set (reg:SI 119 [ D.1742 ])
                (zero_extend:SI (reg:QI 173)))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:30 -1
     (nil))

(insn 179 178 180 20 (parallel [
            (set (reg:SI 120 [ D.1743 ])
                (and:SI (reg:SI 118 [ D.1741 ])
                    (reg:SI 119 [ D.1742 ])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:30 -1
     (nil))

(insn 180 179 181 20 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 120 [ D.1743 ])
            (const_int 0 [0]))) Test6.f08:30 -1
     (nil))

(jump_insn 181 180 184 20 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 193)
            (pc))) Test6.f08:30 -1
     (nil)
 -> 193)
;; End of basic block 20 -> ( 23 21)

;; Succ edge  23
;; Succ edge  21 (fallthru)

;; Start of basic block ( 20) -> 21
;; Pred edge  20 (fallthru)
(note 184 181 182 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(jump_insn 182 184 183 21 (set (pc)
        (label_ref 198)) Test6.f08:30 -1
     (nil)
 -> 198)
;; End of basic block 21 -> ( 24)

;; Succ edge  24 [100.0%] 

(barrier 183 182 185)

;; Start of basic block ( 17) -> 22
;; Pred edge  17
(code_label 185 183 186 22 22 "" [1 uses])

(note 186 185 187 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 187 186 188 22 (set (reg:DI 1 dx)
        (symbol_ref/f:DI ("*.LC7") [flags 0x2]  <var_decl 0x7fc95dc278c0 *.LC7>)) Test6.f08:28 -1
     (nil))

(insn 188 187 189 22 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC8") [flags 0x2]  <var_decl 0x7fc95dc27960 *.LC8>)) Test6.f08:28 -1
     (nil))

(insn 189 188 190 22 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC9") [flags 0x2]  <var_decl 0x7fc95dc27a00 *.LC9>)) Test6.f08:28 -1
     (nil))

(insn 190 189 191 22 (set (reg:QI 0 ax)
        (const_int 0 [0])) Test6.f08:28 -1
     (nil))

(call_insn 191 190 192 22 (call (mem:QI (symbol_ref:DI ("_gfortran_runtime_error_at") [flags 0x41]  <function_decl 0x7fc95ddde300 _gfortran_runtime_error_at>) [0 S1 A8])
        (const_int 0 [0])) Test6.f08:28 -1
     (expr_list:REG_NORETURN (const_int 0 [0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
            (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
                (expr_list:REG_DEP_TRUE (use (reg:DI 1 dx))
                    (nil))))))
;; End of basic block 22 -> ()


(barrier 192 191 193)

;; Start of basic block ( 20) -> 23
;; Pred edge  20
(code_label 193 192 194 23 24 "" [1 uses])

(note 194 193 195 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 195 194 196 23 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC6") [flags 0x2]  <var_decl 0x7fc95dc27820 *.LC6>)) Test6.f08:30 -1
     (nil))

(call_insn 196 195 197 23 (call (mem:QI (symbol_ref:DI ("_gfortran_os_error") [flags 0x41]  <function_decl 0x7fc95ddde600 _gfortran_os_error>) [0 S1 A8])
        (const_int 0 [0])) Test6.f08:30 -1
     (expr_list:REG_NORETURN (const_int 0 [0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))
;; End of basic block 23 -> ()


(barrier 197 196 198)

;; Start of basic block ( 21) -> 24
;; Pred edge  21 [100.0%] 
(code_label 198 197 199 24 25 "" [1 uses])

(note 199 198 200 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 200 199 201 24 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 115 [ D.1618 ])
            (const_int 0 [0]))) Test6.f08:30 -1
     (nil))

(jump_insn 201 200 202 24 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 204)
            (pc))) Test6.f08:30 -1
     (nil)
 -> 204)
;; End of basic block 24 -> ( 25 26)

;; Succ edge  25 (fallthru)
;; Succ edge  26

;; Start of basic block ( 24) -> 25
;; Pred edge  24 (fallthru)
(note 202 201 203 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 203 202 204 25 (set (reg/f:DI 64 [ D.1619 ])
        (const_int 0 [0])) Test6.f08:30 -1
     (nil))
;; End of basic block 25 -> ( 26)

;; Succ edge  26 (fallthru)

;; Start of basic block ( 24 25) -> 26
;; Pred edge  24
;; Pred edge  25 (fallthru)
(code_label 204 203 205 26 26 "" [1 uses])

(note 205 204 206 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn 206 205 216 26 (set (mem/s/f/j/c:DI (plus:DI (reg/f:DI 54 virtual-stack-vars)
                (const_int -112 [0xffffffffffffff90])) [0 atmp.2.data+0 S8 A64])
        (reg/f:DI 64 [ D.1619 ])) Test6.f08:30 -1
     (nil))
;; End of basic block 26 -> ( 27)

;; Succ edge  27 (fallthru)

;; Start of basic block ( 26 28) -> 27
;; Pred edge  26 (fallthru)
;; Pred edge  28
(code_label 216 206 207 27 28 "" [1 uses])

(note 207 216 208 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn 208 207 209 27 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 63 [ shadow_loopvar.4 ])
            (reg:SI 105 [ D.1617 ]))) Test6.f08:30 -1
     (nil))

(jump_insn 209 208 210 27 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 219)
            (pc))) Test6.f08:30 -1
     (nil)
 -> 219)
;; End of basic block 27 -> ( 29 28)

;; Succ edge  29
;; Succ edge  28 (fallthru)

;; Start of basic block ( 27) -> 28
;; Pred edge  27 (fallthru)
(note 210 209 211 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn 211 210 212 28 (set (reg/f:DI 121 [ D.1751 ])
        (mem/s/f/j/c:DI (plus:DI (reg/f:DI 54 virtual-stack-vars)
                (const_int -112 [0xffffffffffffff90])) [0 atmp.2.data+0 S8 A64])) Test6.f08:30 -1
     (nil))

(insn 212 211 213 28 (parallel [
            (set (reg:SI 122 [ D.1752 ])
                (plus:SI (reg:SI 63 [ shadow_loopvar.4 ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:30 -1
     (nil))

(insn 213 212 214 28 (set (mem/s/j:SI (plus:DI (mult:DI (reg:DI 62 [ offset.3 ])
                    (const_int 4 [0x4]))
                (reg/f:DI 121 [ D.1751 ])) [0 MEM[(integer(kind=4)[0] *)D.1751_77] S4 A32])
        (reg:SI 122 [ D.1752 ])) Test6.f08:30 -1
     (nil))

(insn 214 213 215 28 (parallel [
            (set (reg:DI 62 [ offset.3 ])
                (plus:DI (reg:DI 62 [ offset.3 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:30 -1
     (nil))

(insn 215 214 217 28 (parallel [
            (set (reg:SI 63 [ shadow_loopvar.4 ])
                (plus:SI (reg:SI 63 [ shadow_loopvar.4 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:30 -1
     (nil))

(jump_insn 217 215 218 28 (set (pc)
        (label_ref 216)) Test6.f08:30 -1
     (nil)
 -> 216)
;; End of basic block 28 -> ( 27)

;; Succ edge  27

(barrier 218 217 219)

;; Start of basic block ( 27) -> 29
;; Pred edge  27
(code_label 219 218 220 29 27 "" [1 uses])

(note 220 219 221 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn 221 220 222 29 (parallel [
            (set (reg:DI 123 [ D.1621 ])
                (plus:DI (reg:DI 62 [ offset.3 ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:30 -1
     (nil))

(insn 222 221 223 29 (set (mem/s/j/c:DI (plus:DI (reg/f:DI 54 virtual-stack-vars)
                (const_int -72 [0xffffffffffffffb8])) [0 atmp.2.dim[0].ubound+0 S8 A64])
        (reg:DI 123 [ D.1621 ])) Test6.f08:30 -1
     (nil))

(insn 223 222 224 29 (set (reg:DI 65 [ D.1622 ])
        (reg:DI 102 [ D.1608 ])) Test6.f08:30 -1
     (nil))

(insn 224 223 225 29 (set (reg/f:DI 124 [ D.1753 ])
        (mem/s/f/j/c:DI (plus:DI (reg/f:DI 54 virtual-stack-vars)
                (const_int -64 [0xffffffffffffffc0])) [0 seed.data+0 S8 A64])) Test6.f08:30 -1
     (nil))

(insn 225 224 226 29 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 124 [ D.1753 ])
            (const_int 0 [0]))) Test6.f08:30 -1
     (nil))

(jump_insn 226 225 227 29 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 236)
            (pc))) Test6.f08:30 -1
     (nil)
 -> 236)
;; End of basic block 29 -> ( 32 30)

;; Succ edge  32
;; Succ edge  30 (fallthru)

;; Start of basic block ( 29) -> 30
;; Pred edge  29 (fallthru)
(note 227 226 228 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(insn 228 227 229 30 (set (reg:DI 125 [ D.1755 ])
        (mem/s/j/c:DI (plus:DI (reg/f:DI 54 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 seed.dim[0].lbound+0 S8 A64])) Test6.f08:30 -1
     (nil))

(insn 229 228 230 30 (parallel [
            (set (reg:DI 126 [ D.1756 ])
                (plus:DI (reg:DI 125 [ D.1755 ])
                    (reg:DI 123 [ D.1621 ])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:30 -1
     (nil))

(insn 230 229 231 30 (set (reg:DI 127 [ D.1757 ])
        (mem/s/j/c:DI (plus:DI (reg/f:DI 54 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 seed.dim[0].ubound+0 S8 A64])) Test6.f08:30 -1
     (nil))

(insn 231 230 232 30 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 126 [ D.1756 ])
            (reg:DI 127 [ D.1757 ]))) Test6.f08:30 -1
     (nil))

(jump_insn 232 231 233 30 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 236)
            (pc))) Test6.f08:30 -1
     (nil)
 -> 236)
;; End of basic block 30 -> ( 32 31)

;; Succ edge  32
;; Succ edge  31 (fallthru)

;; Start of basic block ( 30) -> 31
;; Pred edge  30 (fallthru)
(note 233 232 234 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(jump_insn 234 233 235 31 (set (pc)
        (label_ref 288)) Test6.f08:30 -1
     (nil)
 -> 288)
;; End of basic block 31 -> ( 37)

;; Succ edge  37

(barrier 235 234 236)

;; Start of basic block ( 29 30) -> 32
;; Pred edge  29
;; Pred edge  30
(code_label 236 235 237 32 29 "" [2 uses])

(note 237 236 238 32 [bb 32] NOTE_INSN_BASIC_BLOCK)

(insn 238 237 239 32 (set (reg:DI 128 [ D.1759 ])
        (mem/s/j/c:DI (plus:DI (reg/f:DI 54 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 seed.dim[0].ubound+0 S8 A64])) Test6.f08:30 -1
     (nil))

(insn 239 238 240 32 (set (reg:DI 129 [ D.1760 ])
        (mem/s/j/c:DI (plus:DI (reg/f:DI 54 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 seed.dim[0].lbound+0 S8 A64])) Test6.f08:30 -1
     (nil))

(insn 240 239 241 32 (parallel [
            (set (reg:DI 130 [ D.1761 ])
                (minus:DI (reg:DI 128 [ D.1759 ])
                    (reg:DI 129 [ D.1760 ])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:30 -1
     (nil))

(insn 241 240 243 32 (parallel [
            (set (reg:DI 131 [ D.1762 ])
                (plus:DI (reg:DI 130 [ D.1761 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:30 -1
     (nil))

(insn 243 241 242 32 (set (reg:DI 174)
        (const_int 0 [0])) Test6.f08:30 -1
     (nil))

(insn 242 243 244 32 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg:DI 131 [ D.1762 ])
            (const_int 0 [0]))) Test6.f08:30 -1
     (nil))

(insn 244 242 245 32 (set (reg:DI 132 [ D.1626 ])
        (if_then_else:DI (ge (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (reg:DI 131 [ D.1762 ])
            (reg:DI 174))) Test6.f08:30 -1
     (nil))

(insn 245 244 246 32 (parallel [
            (set (reg:DI 133 [ D.1627 ])
                (plus:DI (reg:DI 123 [ D.1621 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:30 -1
     (nil))

(insn 246 245 247 32 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 132 [ D.1626 ])
            (reg:DI 133 [ D.1627 ]))) Test6.f08:30 -1
     (nil))

(insn 247 246 248 32 (set (reg:QI 175)
        (ne:QI (reg:CCZ 17 flags)
            (const_int 0 [0]))) Test6.f08:30 -1
     (nil))

(insn 248 247 249 32 (parallel [
            (set (reg:SI 134 [ D.1628 ])
                (zero_extend:SI (reg:QI 175)))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:30 -1
     (nil))

(insn 249 248 250 32 (set (mem/s/j/c:DI (plus:DI (reg/f:DI 54 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 seed.dim[0].lbound+0 S8 A64])
        (const_int 1 [0x1])) Test6.f08:30 -1
     (nil))

(insn 250 249 251 32 (parallel [
            (set (reg:DI 135 [ D.1763 ])
                (plus:DI (reg:DI 123 [ D.1621 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:30 -1
     (nil))

(insn 251 250 252 32 (set (mem/s/j/c:DI (plus:DI (reg/f:DI 54 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 seed.dim[0].ubound+0 S8 A64])
        (reg:DI 135 [ D.1763 ])) Test6.f08:30 -1
     (nil))

(insn 252 251 253 32 (set (mem/s/j/c:DI (plus:DI (reg/f:DI 54 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 seed.dim[0].stride+0 S8 A64])
        (const_int 1 [0x1])) Test6.f08:30 -1
     (nil))

(insn 253 252 254 32 (set (reg:DI 136 [ D.1764 ])
        (mem/s/j/c:DI (plus:DI (reg/f:DI 54 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 seed.dim[0].lbound+0 S8 A64])) Test6.f08:30 -1
     (nil))

(insn 254 253 255 32 (parallel [
            (set (reg:DI 137 [ D.1765 ])
                (neg:DI (reg:DI 136 [ D.1764 ])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:30 -1
     (nil))

(insn 255 254 256 32 (set (mem/s/j/c:DI (plus:DI (reg/f:DI 54 virtual-stack-vars)
                (const_int -56 [0xffffffffffffffc8])) [0 seed.offset+0 S8 A64])
        (reg:DI 137 [ D.1765 ])) Test6.f08:30 -1
     (nil))

(insn 256 255 257 32 (set (reg:DI 61 [ D.1607 ])
        (mem/s/j/c:DI (plus:DI (reg/f:DI 54 virtual-stack-vars)
                (const_int -56 [0xffffffffffffffc8])) [0 seed.offset+0 S8 A64])) Test6.f08:30 -1
     (nil))

(insn 257 256 258 32 (set (reg:DI 65 [ D.1622 ])
        (mem/s/j/c:DI (plus:DI (reg/f:DI 54 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 seed.dim[0].lbound+0 S8 A64])) Test6.f08:30 -1
     (nil))

(insn 258 257 259 32 (parallel [
            (set (reg:DI 138 [ D.1766 ])
                (ashift:DI (reg:DI 133 [ D.1627 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:30 -1
     (nil))

(insn 259 258 260 32 (set (reg:DI 139 [ D.1629 ])
        (reg:DI 138 [ D.1766 ])) Test6.f08:30 -1
     (nil))

(insn 260 259 261 32 (set (reg/f:DI 140 [ D.1767 ])
        (mem/s/f/j/c:DI (plus:DI (reg/f:DI 54 virtual-stack-vars)
                (const_int -64 [0xffffffffffffffc0])) [0 seed.data+0 S8 A64])) Test6.f08:30 -1
     (nil))

(insn 261 260 262 32 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 140 [ D.1767 ])
            (const_int 0 [0]))) Test6.f08:30 -1
     (nil))

(jump_insn 262 261 263 32 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 273)
            (pc))) Test6.f08:30 -1
     (nil)
 -> 273)
;; End of basic block 32 -> ( 33 34)

;; Succ edge  33 (fallthru)
;; Succ edge  34

;; Start of basic block ( 32) -> 33
;; Pred edge  32 (fallthru)
(note 263 262 264 33 [bb 33] NOTE_INSN_BASIC_BLOCK)

(insn 264 263 265 33 (set (reg:DI 5 di)
        (reg:DI 139 [ D.1629 ])) Test6.f08:30 -1
     (nil))

(call_insn 265 264 266 33 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("malloc") [flags 0x41]  <function_decl 0x7fc95dd56d00 __builtin_malloc>) [0 S1 A8])
            (const_int 0 [0]))) Test6.f08:30 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(insn 266 265 267 33 (set (reg/f:DI 176)
        (reg:DI 0 ax)) Test6.f08:30 -1
     (expr_list:REG_NOALIAS (reg/f:DI 176)
        (nil)))

(insn 267 266 268 33 (set (reg/f:DI 141 [ D.1770 ])
        (reg/f:DI 176)) Test6.f08:30 -1
     (nil))

(insn 268 267 269 33 (set (reg/f:DI 142 [ D.1771 ])
        (reg/f:DI 141 [ D.1770 ])) Test6.f08:30 -1
     (nil))

(insn 269 268 270 33 (set (mem/s/f/j/c:DI (plus:DI (reg/f:DI 54 virtual-stack-vars)
                (const_int -64 [0xffffffffffffffc0])) [0 seed.data+0 S8 A64])
        (reg/f:DI 142 [ D.1771 ])) Test6.f08:30 -1
     (nil))

(insn 270 269 271 33 (set (mem/s/j/c:DI (plus:DI (reg/f:DI 54 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 seed.dtype+0 S8 A64])
        (const_int 265 [0x109])) Test6.f08:30 -1
     (nil))

(jump_insn 271 270 272 33 (set (pc)
        (label_ref 285)) Test6.f08:30 -1
     (nil)
 -> 285)
;; End of basic block 33 -> ( 36)

;; Succ edge  36

(barrier 272 271 273)

;; Start of basic block ( 32) -> 34
;; Pred edge  32
(code_label 273 272 274 34 31 "" [1 uses])

(note 274 273 275 34 [bb 34] NOTE_INSN_BASIC_BLOCK)

(insn 275 274 276 34 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 134 [ D.1628 ])
            (const_int 0 [0]))) Test6.f08:30 -1
     (nil))

(jump_insn 276 275 277 34 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 285)
            (pc))) Test6.f08:30 -1
     (nil)
 -> 285)
;; End of basic block 34 -> ( 35 36)

;; Succ edge  35 (fallthru)
;; Succ edge  36

;; Start of basic block ( 34) -> 35
;; Pred edge  34 (fallthru)
(note 277 276 278 35 [bb 35] NOTE_INSN_BASIC_BLOCK)

(insn 278 277 279 35 (set (reg/f:DI 143 [ D.1775 ])
        (mem/s/f/j/c:DI (plus:DI (reg/f:DI 54 virtual-stack-vars)
                (const_int -64 [0xffffffffffffffc0])) [0 seed.data+0 S8 A64])) Test6.f08:30 -1
     (nil))

(insn 279 278 280 35 (set (reg:DI 4 si)
        (reg:DI 139 [ D.1629 ])) Test6.f08:30 -1
     (nil))

(insn 280 279 281 35 (set (reg:DI 5 di)
        (reg/f:DI 143 [ D.1775 ])) Test6.f08:30 -1
     (nil))

(call_insn 281 280 282 35 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("realloc") [flags 0x41]  <function_decl 0x7fc95dd56e00 __builtin_realloc>) [0 S1 A8])
            (const_int 0 [0]))) Test6.f08:30 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))

(insn 282 281 283 35 (set (reg/f:DI 144 [ D.1776 ])
        (reg:DI 0 ax)) Test6.f08:30 -1
     (nil))

(insn 283 282 284 35 (set (reg/f:DI 145 [ D.1777 ])
        (reg/f:DI 144 [ D.1776 ])) Test6.f08:30 -1
     (nil))

(insn 284 283 285 35 (set (mem/s/f/j/c:DI (plus:DI (reg/f:DI 54 virtual-stack-vars)
                (const_int -64 [0xffffffffffffffc0])) [0 seed.data+0 S8 A64])
        (reg/f:DI 145 [ D.1777 ])) Test6.f08:30 -1
     (nil))
;; End of basic block 35 -> ( 36)

;; Succ edge  36 (fallthru)

;; Start of basic block ( 33 34 35) -> 36
;; Pred edge  33
;; Pred edge  34
;; Pred edge  35 (fallthru)
(code_label 285 284 286 36 32 "" [2 uses])

(note 286 285 287 36 [bb 36] NOTE_INSN_BASIC_BLOCK)

(insn 287 286 288 36 (set (reg/f:DI 60 [ D.1606 ])
        (mem/s/f/j/c:DI (plus:DI (reg/f:DI 54 virtual-stack-vars)
                (const_int -64 [0xffffffffffffffc0])) [0 seed.data+0 S8 A64])) Test6.f08:30 -1
     (nil))
;; End of basic block 36 -> ( 37)

;; Succ edge  37 (fallthru)

;; Start of basic block ( 31 36) -> 37
;; Pred edge  31
;; Pred edge  36 (fallthru)
(code_label 288 287 289 37 30 "" [1 uses])

(note 289 288 290 37 [bb 37] NOTE_INSN_BASIC_BLOCK)

(insn 290 289 307 37 (set (reg:DI 66 [ S.5 ])
        (const_int 0 [0])) Test6.f08:30 -1
     (nil))
;; End of basic block 37 -> ( 38)

;; Succ edge  38 (fallthru)

;; Start of basic block ( 37 39) -> 38
;; Pred edge  37 (fallthru)
;; Pred edge  39
(code_label 307 290 291 38 34 "" [1 uses])

(note 291 307 292 38 [bb 38] NOTE_INSN_BASIC_BLOCK)

(insn 292 291 293 38 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:DI 66 [ S.5 ])
            (reg:DI 123 [ D.1621 ]))) Test6.f08:30 -1
     (nil))

(jump_insn 293 292 294 38 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 310)
            (pc))) Test6.f08:30 -1
     (nil)
 -> 310)
;; End of basic block 38 -> ( 40 39)

;; Succ edge  40
;; Succ edge  39 (fallthru)

;; Start of basic block ( 38) -> 39
;; Pred edge  38 (fallthru)
(note 294 293 295 39 [bb 39] NOTE_INSN_BASIC_BLOCK)

(insn 295 294 296 39 (parallel [
            (set (reg:DI 146 [ D.1781 ])
                (plus:DI (reg:DI 66 [ S.5 ])
                    (reg:DI 65 [ D.1622 ])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:30 -1
     (nil))

(insn 296 295 297 39 (parallel [
            (set (reg:DI 147 [ D.1782 ])
                (plus:DI (reg:DI 146 [ D.1781 ])
                    (reg:DI 61 [ D.1607 ])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:30 -1
     (nil))

(insn 297 296 298 39 (set (reg/f:DI 148 [ D.1783 ])
        (mem/s/f/j/c:DI (plus:DI (reg/f:DI 54 virtual-stack-vars)
                (const_int -112 [0xffffffffffffff90])) [0 atmp.2.data+0 S8 A64])) Test6.f08:30 -1
     (nil))

(insn 298 297 299 39 (set (reg:SI 149 [ D.1784 ])
        (mem/s/j:SI (plus:DI (mult:DI (reg:DI 66 [ S.5 ])
                    (const_int 4 [0x4]))
                (reg/f:DI 148 [ D.1783 ])) [0 MEM[(integer(kind=4)[0] *)D.1783_111] S4 A32])) Test6.f08:30 -1
     (nil))

(insn 299 298 300 39 (set (reg:SI 177)
        (reg:SI 149 [ D.1784 ])) Test6.f08:30 -1
     (nil))

(insn 300 299 301 39 (parallel [
            (set (reg:SI 177)
                (ashift:SI (reg:SI 177)
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:30 -1
     (nil))

(insn 301 300 302 39 (parallel [
            (set (reg:SI 177)
                (plus:SI (reg:SI 177)
                    (reg:SI 149 [ D.1784 ])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:30 -1
     (expr_list:REG_EQUAL (mult:SI (reg:SI 149 [ D.1784 ])
            (const_int 9 [0x9]))
        (nil)))

(insn 302 301 303 39 (parallel [
            (set (reg:SI 177)
                (ashift:SI (reg:SI 177)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:30 -1
     (nil))

(insn 303 302 304 39 (parallel [
            (set (reg:SI 150 [ D.1785 ])
                (plus:SI (reg:SI 177)
                    (reg:SI 149 [ D.1784 ])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:30 -1
     (expr_list:REG_EQUAL (mult:SI (reg:SI 149 [ D.1784 ])
            (const_int 37 [0x25]))
        (nil)))

(insn 304 303 305 39 (parallel [
            (set (reg:SI 151 [ D.1786 ])
                (plus:SI (reg:SI 150 [ D.1785 ])
                    (reg:SI 104 [ D.1610 ])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:30 -1
     (nil))

(insn 305 304 306 39 (set (mem/s/j:SI (plus:DI (mult:DI (reg:DI 147 [ D.1782 ])
                    (const_int 4 [0x4]))
                (reg/f:DI 60 [ D.1606 ])) [0 *D.1606_2 S4 A32])
        (reg:SI 151 [ D.1786 ])) Test6.f08:30 -1
     (nil))

(insn 306 305 308 39 (parallel [
            (set (reg:DI 66 [ S.5 ])
                (plus:DI (reg:DI 66 [ S.5 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:30 -1
     (nil))

(jump_insn 308 306 309 39 (set (pc)
        (label_ref 307)) Test6.f08:30 -1
     (nil)
 -> 307)
;; End of basic block 39 -> ( 38)

;; Succ edge  38

(barrier 309 308 310)

;; Start of basic block ( 38) -> 40
;; Pred edge  38
(code_label 310 309 311 40 33 "" [1 uses])

(note 311 310 312 40 [bb 40] NOTE_INSN_BASIC_BLOCK)

(insn 312 311 313 40 (set (reg/f:DI 152 [ D.1614 ])
        (mem/s/f/j/c:DI (plus:DI (reg/f:DI 54 virtual-stack-vars)
                (const_int -112 [0xffffffffffffff90])) [0 atmp.2.data+0 S8 A64])) Test6.f08:30 -1
     (nil))

(insn 313 312 314 40 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 152 [ D.1614 ])
            (const_int 0 [0]))) Test6.f08:30 -1
     (nil))

(jump_insn 314 313 315 40 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 318)
            (pc))) Test6.f08:30 -1
     (nil)
 -> 318)
;; End of basic block 40 -> ( 41 42)

;; Succ edge  41 (fallthru)
;; Succ edge  42

;; Start of basic block ( 40) -> 41
;; Pred edge  40 (fallthru)
(note 315 314 316 41 [bb 41] NOTE_INSN_BASIC_BLOCK)

(insn 316 315 317 41 (set (reg:DI 5 di)
        (reg/f:DI 152 [ D.1614 ])) Test6.f08:30 -1
     (nil))

(call_insn 317 316 318 41 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41]  <function_decl 0x7fc95dd56c00 __builtin_free>) [0 S1 A8])
        (const_int 0 [0])) Test6.f08:30 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))
;; End of basic block 41 -> ( 42)

;; Succ edge  42 (fallthru)

;; Start of basic block ( 40 41) -> 42
;; Pred edge  40
;; Pred edge  41 (fallthru)
(code_label 318 317 319 42 35 "" [1 uses])

(note 319 318 320 42 [bb 42] NOTE_INSN_BASIC_BLOCK)

(insn 320 319 321 42 (parallel [
            (set (reg:DI 178)
                (plus:DI (reg/f:DI 54 virtual-stack-vars)
                    (const_int -64 [0xffffffffffffffc0])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:31 -1
     (nil))

(insn 321 320 322 42 (set (reg:DI 1 dx)
        (const_int 0 [0])) Test6.f08:31 -1
     (nil))

(insn 322 321 323 42 (set (reg:DI 4 si)
        (reg:DI 178)) Test6.f08:31 -1
     (nil))

(insn 323 322 324 42 (set (reg:DI 5 di)
        (const_int 0 [0])) Test6.f08:31 -1
     (nil))

(insn 324 323 325 42 (set (reg:QI 0 ax)
        (const_int 0 [0])) Test6.f08:31 -1
     (nil))

(call_insn 325 324 326 42 (call (mem:QI (symbol_ref:DI ("_gfortran_random_seed_i4") [flags 0x41]  <function_decl 0x7fc95dbed700 _gfortran_random_seed_i4>) [0 S1 A8])
        (const_int 0 [0])) Test6.f08:31 -1
     (nil)
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
            (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
                (expr_list:REG_DEP_TRUE (use (reg:DI 1 dx))
                    (nil))))))

(insn 326 325 327 42 (set (reg/f:DI 153 [ D.1790 ])
        (mem/s/f/j/c:DI (plus:DI (reg/f:DI 54 virtual-stack-vars)
                (const_int -64 [0xffffffffffffffc0])) [0 seed.data+0 S8 A64])) Test6.f08:32 -1
     (nil))

(insn 327 326 328 42 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 153 [ D.1790 ])
            (const_int 0 [0]))) Test6.f08:32 -1
     (nil))

(jump_insn 328 327 329 42 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 336)
            (pc))) Test6.f08:32 -1
     (nil)
 -> 336)
;; End of basic block 42 -> ( 43 44)

;; Succ edge  43 (fallthru)
;; Succ edge  44

;; Start of basic block ( 42) -> 43
;; Pred edge  42 (fallthru)
(note 329 328 330 43 [bb 43] NOTE_INSN_BASIC_BLOCK)

(insn 330 329 331 43 (set (reg:DI 1 dx)
        (symbol_ref/f:DI ("*.LC7") [flags 0x2]  <var_decl 0x7fc95dc278c0 *.LC7>)) Test6.f08:32 -1
     (nil))

(insn 331 330 332 43 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC10") [flags 0x2]  <var_decl 0x7fc95dc27aa0 *.LC10>)) Test6.f08:32 -1
     (nil))

(insn 332 331 333 43 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC11") [flags 0x2]  <var_decl 0x7fc95dc27b40 *.LC11>)) Test6.f08:32 -1
     (nil))

(insn 333 332 334 43 (set (reg:QI 0 ax)
        (const_int 0 [0])) Test6.f08:32 -1
     (nil))

(call_insn 334 333 335 43 (call (mem:QI (symbol_ref:DI ("_gfortran_runtime_error_at") [flags 0x41]  <function_decl 0x7fc95ddde300 _gfortran_runtime_error_at>) [0 S1 A8])
        (const_int 0 [0])) Test6.f08:32 -1
     (expr_list:REG_NORETURN (const_int 0 [0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
            (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
                (expr_list:REG_DEP_TRUE (use (reg:DI 1 dx))
                    (nil))))))
;; End of basic block 43 -> ()


(barrier 335 334 336)

;; Start of basic block ( 42) -> 44
;; Pred edge  42
(code_label 336 335 337 44 36 "" [1 uses])

(note 337 336 338 44 [bb 44] NOTE_INSN_BASIC_BLOCK)

(insn 338 337 339 44 (set (reg/f:DI 154 [ D.1793 ])
        (mem/s/f/j/c:DI (plus:DI (reg/f:DI 54 virtual-stack-vars)
                (const_int -64 [0xffffffffffffffc0])) [0 seed.data+0 S8 A64])) Test6.f08:32 -1
     (nil))

(insn 339 338 340 44 (set (reg:DI 5 di)
        (reg/f:DI 154 [ D.1793 ])) Test6.f08:32 -1
     (nil))

(call_insn 340 339 341 44 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41]  <function_decl 0x7fc95dd56c00 __builtin_free>) [0 S1 A8])
        (const_int 0 [0])) Test6.f08:32 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(insn 341 340 342 44 (set (mem/s/f/j/c:DI (plus:DI (reg/f:DI 54 virtual-stack-vars)
                (const_int -64 [0xffffffffffffffc0])) [0 seed.data+0 S8 A64])
        (const_int 0 [0])) Test6.f08:32 -1
     (nil))

(insn 342 341 343 44 (set (reg/f:DI 155 [ D.1794 ])
        (mem/s/f/j/c:DI (plus:DI (reg/f:DI 54 virtual-stack-vars)
                (const_int -64 [0xffffffffffffffc0])) [0 seed.data+0 S8 A64])) Test6.f08:33 -1
     (nil))

(insn 343 342 344 44 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 155 [ D.1794 ])
            (const_int 0 [0]))) Test6.f08:33 -1
     (nil))

(jump_insn 344 343 345 44 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 349)
            (pc))) Test6.f08:33 -1
     (nil)
 -> 349)
;; End of basic block 44 -> ( 45 46)

;; Succ edge  45 (fallthru)
;; Succ edge  46

;; Start of basic block ( 44) -> 45
;; Pred edge  44 (fallthru)
(note 345 344 346 45 [bb 45] NOTE_INSN_BASIC_BLOCK)

(insn 346 345 347 45 (set (reg/f:DI 156 [ D.1797 ])
        (mem/s/f/j/c:DI (plus:DI (reg/f:DI 54 virtual-stack-vars)
                (const_int -64 [0xffffffffffffffc0])) [0 seed.data+0 S8 A64])) Test6.f08:33 -1
     (nil))

(insn 347 346 348 45 (set (reg:DI 5 di)
        (reg/f:DI 156 [ D.1797 ])) Test6.f08:33 -1
     (nil))

(call_insn 348 347 349 45 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41]  <function_decl 0x7fc95dd56c00 __builtin_free>) [0 S1 A8])
        (const_int 0 [0])) Test6.f08:33 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))
;; End of basic block 45 -> ( 46)

;; Succ edge  46 (fallthru)

;; Start of basic block ( 44 45) -> 46
;; Pred edge  44
;; Pred edge  45 (fallthru)
(code_label 349 348 350 46 37 "" [1 uses])

(note 350 349 351 46 [bb 46] NOTE_INSN_BASIC_BLOCK)

(insn 351 350 352 46 (set (mem/s/f/j/c:DI (plus:DI (reg/f:DI 54 virtual-stack-vars)
                (const_int -64 [0xffffffffffffffc0])) [0 seed.data+0 S8 A64])
        (const_int 0 [0])) Test6.f08:33 -1
     (nil))
;; End of basic block 46 -> ( 47)

;; Succ edge  47 (fallthru)

;; Start of basic block ( 46) -> 47
;; Pred edge  46 (fallthru)
(code_label 352 351 353 47 12 "" [0 uses])

(note 353 352 0 47 [bb 47] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 47 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function test6 (MAIN__)

(note 1 0 3 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY (fallthru)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 4 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 4 2 5 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 5 4 6 3 (set (mem/c/i:SI (plus:DI (reg/f:DI 54 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 i+0 S4 A32])
        (const_int 1 [0x1])) Test6.f08:6 -1
     (nil))

(insn 6 5 7 3 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c/i:SI (plus:DI (reg/f:DI 54 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 i+0 S4 A32])
            (const_int 15 [0xf]))) Test6.f08:6 -1
     (nil))

(jump_insn 7 6 65 3 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 68)
            (pc))) Test6.f08:6 -1
     (nil)
 -> 68)
;; End of basic block 3 -> ( 4 9)

;; Succ edge  4 (fallthru)
;; Succ edge  9

;; Start of basic block ( 3 8) -> 4
;; Pred edge  3 (fallthru)
;; Pred edge  8
(code_label 65 7 8 4 43 "" [1 uses])

(note 8 65 9 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 9 8 10 4 (parallel [
            (set (reg:DI 74)
                (plus:DI (reg/f:DI 54 virtual-stack-vars)
                    (const_int -16 [0xfffffffffffffff0])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:7 -1
     (nil))

(insn 10 9 11 4 (set (reg:DI 5 di)
        (reg:DI 74)) Test6.f08:7 -1
     (nil))

(insn 11 10 12 4 (set (reg:QI 0 ax)
        (const_int 0 [0])) Test6.f08:7 -1
     (nil))

(call_insn 12 11 13 4 (call (mem:QI (symbol_ref:DI ("_gfortran_cpu_time_4") [flags 0x41]  <function_decl 0x7fc95dbedf00 _gfortran_cpu_time_4>) [0 S1 A8])
        (const_int 0 [0])) Test6.f08:7 -1
     (nil)
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
            (nil))))

(insn 13 12 14 4 (set (mem/c/i:SI (plus:DI (reg/f:DI 54 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 j+0 S4 A32])
        (const_int 1 [0x1])) Test6.f08:8 -1
     (nil))

(insn 14 13 15 4 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c/i:SI (plus:DI (reg/f:DI 54 virtual-stack-vars)
                    (const_int -8 [0xfffffffffffffff8])) [0 j+0 S4 A32])
            (const_int 2400000 [0x249f00]))) Test6.f08:8 -1
     (nil))

(jump_insn 15 14 33 4 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 36)
            (pc))) Test6.f08:8 -1
     (nil)
 -> 36)
;; End of basic block 4 -> ( 5 7)

;; Succ edge  5 (fallthru)
;; Succ edge  7

;; Start of basic block ( 4 6) -> 5
;; Pred edge  4 (fallthru)
;; Pred edge  6
(code_label 33 15 16 5 42 "" [1 uses])

(note 16 33 17 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 17 16 18 5 (set (reg:QI 0 ax)
        (const_int 0 [0])) Test6.f08:9 -1
     (nil))

(call_insn 18 17 19 5 (call (mem:QI (symbol_ref:DI ("init_random_seed_") [flags 0x3]  <function_decl 0x7fc95dbed400 init_random_seed>) [0 S1 A8])
        (const_int 0 [0])) Test6.f08:9 -1
     (nil)
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (nil)))

(insn 19 18 20 5 (set (reg:SI 75)
        (mem/c/i:SI (plus:DI (reg/f:DI 54 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 j+0 S4 A32])) Test6.f08:10 -1
     (nil))

(insn 20 19 21 5 (set (reg:DI 61 [ D.1670 ])
        (sign_extend:DI (reg:SI 75))) Test6.f08:10 -1
     (nil))

(insn 21 20 22 5 (parallel [
            (set (reg:DI 62 [ D.1671 ])
                (plus:DI (reg:DI 61 [ D.1670 ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:10 -1
     (nil))

(insn 22 21 23 5 (set (reg:QI 0 ax)
        (const_int 0 [0])) Test6.f08:10 -1
     (nil))

(call_insn 23 22 24 5 (set (reg:SF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("random_normal_") [flags 0x3]  <function_decl 0x7fc95dbed100 random_normal>) [0 S1 A8])
            (const_int 0 [0]))) Test6.f08:10 -1
     (nil)
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (nil)))

(insn 24 23 25 5 (set (reg:SF 63 [ D.1672 ])
        (reg:SF 21 xmm0)) Test6.f08:10 -1
     (nil))

(insn 25 24 26 5 (set (mem/s/j:SF (plus:DI (mult:DI (reg:DI 62 [ D.1671 ])
                    (const_int 4 [0x4]))
                (symbol_ref:DI ("t6.1638") [flags 0x2]  <var_decl 0x7fc95dbfa5a0 t6>)) [0 t6 S4 A32])
        (reg:SF 63 [ D.1672 ])) Test6.f08:10 -1
     (nil))

(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c/i:SI (plus:DI (reg/f:DI 54 virtual-stack-vars)
                    (const_int -8 [0xfffffffffffffff8])) [0 j+0 S4 A32])
            (const_int 2400000 [0x249f00]))) Test6.f08:8 -1
     (nil))

(insn 27 26 28 5 (set (reg:QI 76)
        (eq:QI (reg:CCZ 17 flags)
            (const_int 0 [0]))) Test6.f08:8 -1
     (nil))

(insn 28 27 29 5 (parallel [
            (set (reg:SI 64 [ D.1648 ])
                (zero_extend:SI (reg:QI 76)))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:8 -1
     (nil))

(insn 29 28 30 5 (parallel [
            (set (mem/c/i:SI (plus:DI (reg/f:DI 54 virtual-stack-vars)
                        (const_int -8 [0xfffffffffffffff8])) [0 j+0 S4 A32])
                (plus:SI (mem/c/i:SI (plus:DI (reg/f:DI 54 virtual-stack-vars)
                            (const_int -8 [0xfffffffffffffff8])) [0 j+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:8 -1
     (nil))

(insn 30 29 31 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 64 [ D.1648 ])
            (const_int 0 [0]))) Test6.f08:8 -1
     (nil))

(jump_insn 31 30 32 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 36)
            (pc))) Test6.f08:8 -1
     (nil)
 -> 36)
;; End of basic block 5 -> ( 7 6)

;; Succ edge  7
;; Succ edge  6 (fallthru)

;; Start of basic block ( 5) -> 6
;; Pred edge  5 (fallthru)
(note 32 31 34 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(jump_insn 34 32 35 6 (set (pc)
        (label_ref 33)) Test6.f08:8 -1
     (nil)
 -> 33)
;; End of basic block 6 -> ( 5)

;; Succ edge  5

(barrier 35 34 36)

;; Start of basic block ( 4 5) -> 7
;; Pred edge  4
;; Pred edge  5
(code_label 36 35 37 7 41 "" [2 uses])

(note 37 36 38 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 38 37 39 7 (parallel [
            (set (reg:DI 77)
                (plus:DI (reg/f:DI 54 virtual-stack-vars)
                    (const_int -192 [0xffffffffffffff40])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:12 -1
     (nil))

(insn 39 38 40 7 (set (reg:DI 4 si)
        (reg:DI 77)) Test6.f08:12 -1
     (nil))

(insn 40 39 41 7 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC12") [flags 0x2]  <var_decl 0x7fc95dc27be0 *.LC12>)) Test6.f08:12 -1
     (nil))

(call_insn 41 40 42 7 (call (mem:QI (symbol_ref:DI ("rffti_") [flags 0x3]  <function_decl 0x7fc95ddfde00 rffti>) [0 S1 A8])
        (const_int 0 [0])) Test6.f08:12 -1
     (nil)
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))

(insn 42 41 43 7 (parallel [
            (set (reg:DI 78)
                (plus:DI (reg/f:DI 54 virtual-stack-vars)
                    (const_int -192 [0xffffffffffffff40])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:13 -1
     (nil))

(insn 43 42 44 7 (set (reg:DI 1 dx)
        (reg:DI 78)) Test6.f08:13 -1
     (nil))

(insn 44 43 45 7 (set (reg:DI 4 si)
        (symbol_ref:DI ("t6.1638") [flags 0x2]  <var_decl 0x7fc95dbfa5a0 t6>)) Test6.f08:13 -1
     (nil))

(insn 45 44 46 7 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC12") [flags 0x2]  <var_decl 0x7fc95dc27be0 *.LC12>)) Test6.f08:13 -1
     (nil))

(call_insn 46 45 47 7 (call (mem:QI (symbol_ref:DI ("rfftf_") [flags 0x3]  <function_decl 0x7fc95ddfda00 rfftf>) [0 S1 A8])
        (const_int 0 [0])) Test6.f08:13 -1
     (nil)
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (expr_list:REG_DEP_TRUE (use (reg:DI 1 dx))
                (nil)))))

(insn 47 46 48 7 (parallel [
            (set (reg:DI 79)
                (plus:DI (reg/f:DI 54 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:14 -1
     (nil))

(insn 48 47 49 7 (set (reg:DI 5 di)
        (reg:DI 79)) Test6.f08:14 -1
     (nil))

(insn 49 48 50 7 (set (reg:QI 0 ax)
        (const_int 0 [0])) Test6.f08:14 -1
     (nil))

(call_insn 50 49 51 7 (call (mem:QI (symbol_ref:DI ("_gfortran_cpu_time_4") [flags 0x41]  <function_decl 0x7fc95dbedf00 _gfortran_cpu_time_4>) [0 S1 A8])
        (const_int 0 [0])) Test6.f08:14 -1
     (nil)
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
            (nil))))

(insn 51 50 52 7 (set (reg:SI 80)
        (mem/c/i:SI (plus:DI (reg/f:DI 54 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 i+0 S4 A32])) Test6.f08:15 -1
     (nil))

(insn 52 51 53 7 (set (reg:DI 65 [ D.1674 ])
        (sign_extend:DI (reg:SI 80))) Test6.f08:15 -1
     (nil))

(insn 53 52 54 7 (parallel [
            (set (reg:DI 66 [ D.1675 ])
                (plus:DI (reg:DI 65 [ D.1674 ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:15 -1
     (nil))

(insn 54 53 55 7 (set (reg:SF 67 [ finish.10 ])
        (mem/c/i:SF (plus:DI (reg/f:DI 54 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 finish+0 S4 A32])) Test6.f08:15 -1
     (nil))

(insn 55 54 56 7 (set (reg:SF 68 [ start.11 ])
        (mem/c/i:SF (plus:DI (reg/f:DI 54 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [0 start+0 S4 A64])) Test6.f08:15 -1
     (nil))

(insn 56 55 57 7 (set (reg:SF 69 [ D.1678 ])
        (minus:SF (reg:SF 67 [ finish.10 ])
            (reg:SF 68 [ start.11 ]))) Test6.f08:15 -1
     (nil))

(insn 57 56 58 7 (set (mem/s/j:SF (plus:DI (plus:DI (mult:DI (reg:DI 66 [ D.1675 ])
                        (const_int 4 [0x4]))
                    (reg/f:DI 54 virtual-stack-vars))
                (const_int -80 [0xffffffffffffffb0])) [0 tresults S4 A32])
        (reg:SF 69 [ D.1678 ])) Test6.f08:15 -1
     (nil))

(insn 58 57 59 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c/i:SI (plus:DI (reg/f:DI 54 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 i+0 S4 A32])
            (const_int 15 [0xf]))) Test6.f08:6 -1
     (nil))

(insn 59 58 60 7 (set (reg:QI 81)
        (eq:QI (reg:CCZ 17 flags)
            (const_int 0 [0]))) Test6.f08:6 -1
     (nil))

(insn 60 59 61 7 (parallel [
            (set (reg:SI 70 [ D.1651 ])
                (zero_extend:SI (reg:QI 81)))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:6 -1
     (nil))

(insn 61 60 62 7 (parallel [
            (set (mem/c/i:SI (plus:DI (reg/f:DI 54 virtual-stack-vars)
                        (const_int -4 [0xfffffffffffffffc])) [0 i+0 S4 A32])
                (plus:SI (mem/c/i:SI (plus:DI (reg/f:DI 54 virtual-stack-vars)
                            (const_int -4 [0xfffffffffffffffc])) [0 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:6 -1
     (nil))

(insn 62 61 63 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 70 [ D.1651 ])
            (const_int 0 [0]))) Test6.f08:6 -1
     (nil))

(jump_insn 63 62 64 7 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 68)
            (pc))) Test6.f08:6 -1
     (nil)
 -> 68)
;; End of basic block 7 -> ( 9 8)

;; Succ edge  9
;; Succ edge  8 (fallthru)

;; Start of basic block ( 7) -> 8
;; Pred edge  7 (fallthru)
(note 64 63 66 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(jump_insn 66 64 67 8 (set (pc)
        (label_ref 65)) Test6.f08:6 -1
     (nil)
 -> 65)
;; End of basic block 8 -> ( 4)

;; Succ edge  4

(barrier 67 66 68)

;; Start of basic block ( 3 7) -> 9
;; Pred edge  3
;; Pred edge  7
(code_label 68 67 69 9 40 "" [2 uses])

(note 69 68 70 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 70 69 71 9 (set (mem/s/f/j/c:DI (plus:DI (reg/f:DI 54 virtual-stack-vars)
                (const_int -680 [0xfffffffffffffd58])) [0 dt_parm.6.common.filename+0 S8 A64])
        (symbol_ref/f:DI ("*.LC13") [flags 0x2]  <var_decl 0x7fc95dc27c80 *.LC13>)) Test6.f08:17 -1
     (nil))

(insn 71 70 72 9 (set (mem/s/j/c:SI (plus:DI (reg/f:DI 54 virtual-stack-vars)
                (const_int -672 [0xfffffffffffffd60])) [0 dt_parm.6.common.line+0 S4 A64])
        (const_int 17 [0x11])) Test6.f08:17 -1
     (nil))

(insn 72 71 73 9 (set (mem/s/j/c:SI (plus:DI (reg/f:DI 54 virtual-stack-vars)
                (const_int -688 [0xfffffffffffffd50])) [0 dt_parm.6.common.flags+0 S4 A64])
        (const_int 128 [0x80])) Test6.f08:17 -1
     (nil))

(insn 73 72 74 9 (set (mem/s/j/c:SI (plus:DI (reg/f:DI 54 virtual-stack-vars)
                (const_int -684 [0xfffffffffffffd54])) [0 dt_parm.6.common.unit+0 S4 A32])
        (const_int 6 [0x6])) Test6.f08:17 -1
     (nil))

(insn 74 73 75 9 (parallel [
            (set (reg:DI 82)
                (plus:DI (reg/f:DI 54 virtual-stack-vars)
                    (const_int -688 [0xfffffffffffffd50])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:17 -1
     (nil))

(insn 75 74 76 9 (set (reg:DI 5 di)
        (reg:DI 82)) Test6.f08:17 -1
     (nil))

(call_insn 76 75 77 9 (call (mem:QI (symbol_ref:DI ("_gfortran_st_write") [flags 0x41]  <function_decl 0x7fc95ddf9900 _gfortran_st_write>) [0 S1 A8])
        (const_int 0 [0])) Test6.f08:17 -1
     (nil)
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(insn 77 76 78 9 (set (reg:SF 59 [ val.7 ])
        (mem/u/c/i:SF (symbol_ref/u:DI ("*.LC14") [flags 0x2]) [0 S4 A32])) Test6.f08:17 -1
     (expr_list:REG_EQUAL (const_double:SF 0.0 [0x0.0p+0])
        (nil)))

(insn 78 77 87 9 (set (reg:DI 60 [ S.8 ])
        (const_int 1 [0x1])) Test6.f08:17 -1
     (nil))
;; End of basic block 9 -> ( 10)

;; Succ edge  10 (fallthru)

;; Start of basic block ( 9 11) -> 10
;; Pred edge  9 (fallthru)
;; Pred edge  11
(code_label 87 78 79 10 45 "" [1 uses])

(note 79 87 80 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 80 79 81 10 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:DI 60 [ S.8 ])
            (const_int 15 [0xf]))) Test6.f08:17 -1
     (nil))

(jump_insn 81 80 82 10 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 90)
            (pc))) Test6.f08:17 -1
     (nil)
 -> 90)
;; End of basic block 10 -> ( 12 11)

;; Succ edge  12
;; Succ edge  11 (fallthru)

;; Start of basic block ( 10) -> 11
;; Pred edge  10 (fallthru)
(note 82 81 83 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 83 82 84 11 (parallel [
            (set (reg:DI 71 [ D.1682 ])
                (plus:DI (reg:DI 60 [ S.8 ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:17 -1
     (nil))

(insn 84 83 85 11 (set (reg:SF 72 [ D.1683 ])
        (mem/s/j:SF (plus:DI (plus:DI (mult:DI (reg:DI 71 [ D.1682 ])
                        (const_int 4 [0x4]))
                    (reg/f:DI 54 virtual-stack-vars))
                (const_int -80 [0xffffffffffffffb0])) [0 tresults S4 A32])) Test6.f08:17 -1
     (nil))

(insn 85 84 86 11 (set (reg:SF 59 [ val.7 ])
        (plus:SF (reg:SF 59 [ val.7 ])
            (reg:SF 72 [ D.1683 ]))) Test6.f08:17 -1
     (nil))

(insn 86 85 88 11 (parallel [
            (set (reg:DI 60 [ S.8 ])
                (plus:DI (reg:DI 60 [ S.8 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:17 -1
     (nil))

(jump_insn 88 86 89 11 (set (pc)
        (label_ref 87)) Test6.f08:17 -1
     (nil)
 -> 87)
;; End of basic block 11 -> ( 10)

;; Succ edge  10

(barrier 89 88 90)

;; Start of basic block ( 10) -> 12
;; Pred edge  10
(code_label 90 89 91 12 44 "" [1 uses])

(note 91 90 92 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 92 91 93 12 (set (reg:SF 83)
        (mem/u/c/i:SF (symbol_ref/u:DI ("*.LC15") [flags 0x2]) [0 S4 A32])) Test6.f08:17 -1
     (expr_list:REG_EQUAL (const_double:SF 1.5e+1 [0x0.fp+4])
        (nil)))

(insn 93 92 94 12 (set (reg:SF 73 [ D.1684 ])
        (div:SF (reg:SF 59 [ val.7 ])
            (reg:SF 83))) Test6.f08:17 -1
     (nil))

(insn 94 93 95 12 (set (mem/c/i:SF (plus:DI (reg/f:DI 54 virtual-stack-vars)
                (const_int -196 [0xffffffffffffff3c])) [0 D.1656+0 S4 A32])
        (reg:SF 73 [ D.1684 ])) Test6.f08:17 -1
     (nil))

(insn 95 94 96 12 (parallel [
            (set (reg:DI 84)
                (plus:DI (reg/f:DI 54 virtual-stack-vars)
                    (const_int -196 [0xffffffffffffff3c])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:17 -1
     (nil))

(insn 96 95 97 12 (parallel [
            (set (reg:DI 85)
                (plus:DI (reg/f:DI 54 virtual-stack-vars)
                    (const_int -688 [0xfffffffffffffd50])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:17 -1
     (nil))

(insn 97 96 98 12 (set (reg:SI 1 dx)
        (const_int 4 [0x4])) Test6.f08:17 -1
     (nil))

(insn 98 97 99 12 (set (reg:DI 4 si)
        (reg:DI 84)) Test6.f08:17 -1
     (nil))

(insn 99 98 100 12 (set (reg:DI 5 di)
        (reg:DI 85)) Test6.f08:17 -1
     (nil))

(call_insn 100 99 101 12 (call (mem:QI (symbol_ref:DI ("_gfortran_transfer_real_write") [flags 0x41]  <function_decl 0x7fc95ddeff00 _gfortran_transfer_real_write>) [0 S1 A8])
        (const_int 0 [0])) Test6.f08:17 -1
     (nil)
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 dx))
                (nil)))))

(insn 101 100 102 12 (parallel [
            (set (reg:DI 86)
                (plus:DI (reg/f:DI 54 virtual-stack-vars)
                    (const_int -688 [0xfffffffffffffd50])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:17 -1
     (nil))

(insn 102 101 103 12 (set (reg:DI 5 di)
        (reg:DI 86)) Test6.f08:17 -1
     (nil))

(call_insn 103 102 104 12 (call (mem:QI (symbol_ref:DI ("_gfortran_st_write_done") [flags 0x41]  <function_decl 0x7fc95ddfd400 _gfortran_st_write_done>) [0 S1 A8])
        (const_int 0 [0])) Test6.f08:17 -1
     (nil)
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))
;; End of basic block 12 -> ( 13)

;; Succ edge  13 (fallthru)

;; Start of basic block ( 12) -> 13
;; Pred edge  12 (fallthru)
(code_label 104 103 105 13 39 "" [0 uses])

(note 105 104 0 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 13 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function main (main)

(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY (fallthru)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 (set (mem/c/i:SI (plus:DI (reg/f:DI 54 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 argc+0 S4 A32])
        (reg:SI 5 di [ argc ])) Test6.f08:18 -1
     (nil))

(insn 3 2 4 2 (set (mem/f/c/i:DI (plus:DI (reg/f:DI 54 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [0 argv+0 S8 A64])
        (reg:DI 4 si [ argv ])) Test6.f08:18 -1
     (nil))

(note 4 3 6 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 6 4 7 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 7 6 8 3 (set (reg:DI 61)
        (mem/f/c/i:DI (plus:DI (reg/f:DI 54 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [0 argv+0 S8 A64])) Test6.f08:18 -1
     (nil))

(insn 8 7 9 3 (set (reg:SI 62)
        (mem/c/i:SI (plus:DI (reg/f:DI 54 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 argc+0 S4 A32])) Test6.f08:18 -1
     (nil))

(insn 9 8 10 3 (set (reg:DI 4 si)
        (reg:DI 61)) Test6.f08:18 -1
     (nil))

(insn 10 9 11 3 (set (reg:SI 5 di)
        (reg:SI 62)) Test6.f08:18 -1
     (nil))

(call_insn 11 10 12 3 (call (mem:QI (symbol_ref:DI ("_gfortran_set_args") [flags 0x41]  <function_decl 0x7fc95ddde700 _gfortran_set_args>) [0 S1 A8])
        (const_int 0 [0])) Test6.f08:18 -1
     (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))

(insn 12 11 13 3 (set (reg:DI 4 si)
        (symbol_ref:DI ("options.9.1661") [flags 0x2]  <var_decl 0x7fc95dbfab40 options.9>)) Test6.f08:18 -1
     (nil))

(insn 13 12 14 3 (set (reg:SI 5 di)
        (const_int 8 [0x8])) Test6.f08:18 -1
     (nil))

(call_insn 14 13 15 3 (call (mem:QI (symbol_ref:DI ("_gfortran_set_options") [flags 0x41]  <function_decl 0x7fc95ddde900 _gfortran_set_options>) [0 S1 A8])
        (const_int 0 [0])) Test6.f08:18 -1
     (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))

(call_insn 15 14 16 3 (call (mem:QI (symbol_ref:DI ("MAIN__") [flags 0x3]  <function_decl 0x7fc95dbeda00 test6>) [0 S1 A8])
        (const_int 0 [0])) Test6.f08:18 -1
     (nil)
    (nil))

(insn 16 15 17 3 (set (reg:SI 59 [ D.1662 ])
        (const_int 0 [0])) Test6.f08:18 -1
     (nil))

(insn 17 16 18 3 (set (reg:SI 60 [ <retval> ])
        (reg:SI 59 [ D.1662 ])) Test6.f08:18 -1
     (nil))

(jump_insn 18 17 19 3 (set (pc)
        (label_ref 20)) Test6.f08:18 -1
     (nil)
 -> 20)
;; End of basic block 3 -> ( 5)

;; Succ edge  5

(barrier 19 18 25)

;; Start of basic block () -> 4
(note 25 19 22 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 22 25 23 4 (clobber (reg/i:SI 0 ax)) Test6.f08:18 -1
     (nil))

(insn 23 22 20 4 (clobber (reg:SI 60 [ <retval> ])) Test6.f08:18 -1
     (nil))
;; End of basic block 4 -> ( 5)

;; Succ edge  5 (fallthru)

;; Start of basic block ( 3 4) -> 5
;; Pred edge  3
;; Pred edge  4 (fallthru)
(code_label 20 23 26 5 48 "" [1 uses])

(note 26 20 21 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 21 26 24 5 (set (reg/i:SI 0 ax)
        (reg:SI 60 [ <retval> ])) Test6.f08:18 -1
     (nil))

(insn 24 21 0 5 (use (reg/i:SI 0 ax)) Test6.f08:18 -1
     (nil))
;; End of basic block 5 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)

