set moduleName accelerator_Pipeline_VITIS_LOOP_323_16
set isTopModule 0
set isCombinational 0
set isDatapathOnly 0
set isPipelined 1
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set hasInterrupt 0
set DLRegFirstOffset 0
set DLRegItemOffset 0
set C_modelName {accelerator_Pipeline_VITIS_LOOP_323_16}
set C_modelType { void 0 }
set ap_memory_interface_dict [dict create]
dict set ap_memory_interface_dict weights_l1 { MEM_WIDTH 4096 MEM_SIZE 4096 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 0 }
dict set ap_memory_interface_dict update_temp_mat_64 { MEM_WIDTH 64 MEM_SIZE 64 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_65 { MEM_WIDTH 64 MEM_SIZE 64 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_66 { MEM_WIDTH 64 MEM_SIZE 64 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_67 { MEM_WIDTH 64 MEM_SIZE 64 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_68 { MEM_WIDTH 64 MEM_SIZE 64 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_69 { MEM_WIDTH 64 MEM_SIZE 64 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_70 { MEM_WIDTH 64 MEM_SIZE 64 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_71 { MEM_WIDTH 64 MEM_SIZE 64 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_72 { MEM_WIDTH 64 MEM_SIZE 64 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_73 { MEM_WIDTH 64 MEM_SIZE 64 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_74 { MEM_WIDTH 64 MEM_SIZE 64 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_75 { MEM_WIDTH 64 MEM_SIZE 64 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_76 { MEM_WIDTH 64 MEM_SIZE 64 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_77 { MEM_WIDTH 64 MEM_SIZE 64 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_78 { MEM_WIDTH 64 MEM_SIZE 64 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_79 { MEM_WIDTH 64 MEM_SIZE 64 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_80 { MEM_WIDTH 64 MEM_SIZE 64 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_81 { MEM_WIDTH 64 MEM_SIZE 64 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_82 { MEM_WIDTH 64 MEM_SIZE 64 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_83 { MEM_WIDTH 64 MEM_SIZE 64 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_84 { MEM_WIDTH 64 MEM_SIZE 64 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_85 { MEM_WIDTH 64 MEM_SIZE 64 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_86 { MEM_WIDTH 64 MEM_SIZE 64 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_87 { MEM_WIDTH 64 MEM_SIZE 64 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_88 { MEM_WIDTH 64 MEM_SIZE 64 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_89 { MEM_WIDTH 64 MEM_SIZE 64 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_90 { MEM_WIDTH 64 MEM_SIZE 64 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_91 { MEM_WIDTH 64 MEM_SIZE 64 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_92 { MEM_WIDTH 64 MEM_SIZE 64 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_93 { MEM_WIDTH 64 MEM_SIZE 64 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_94 { MEM_WIDTH 64 MEM_SIZE 64 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_95 { MEM_WIDTH 64 MEM_SIZE 64 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_96 { MEM_WIDTH 64 MEM_SIZE 64 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_97 { MEM_WIDTH 64 MEM_SIZE 64 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_98 { MEM_WIDTH 64 MEM_SIZE 64 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_99 { MEM_WIDTH 64 MEM_SIZE 64 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_100 { MEM_WIDTH 64 MEM_SIZE 64 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_101 { MEM_WIDTH 64 MEM_SIZE 64 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_102 { MEM_WIDTH 64 MEM_SIZE 64 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_103 { MEM_WIDTH 64 MEM_SIZE 64 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_104 { MEM_WIDTH 64 MEM_SIZE 64 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_105 { MEM_WIDTH 64 MEM_SIZE 64 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_106 { MEM_WIDTH 64 MEM_SIZE 64 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_107 { MEM_WIDTH 64 MEM_SIZE 64 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_108 { MEM_WIDTH 64 MEM_SIZE 64 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_109 { MEM_WIDTH 64 MEM_SIZE 64 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_110 { MEM_WIDTH 64 MEM_SIZE 64 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_111 { MEM_WIDTH 64 MEM_SIZE 64 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_112 { MEM_WIDTH 64 MEM_SIZE 64 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_113 { MEM_WIDTH 64 MEM_SIZE 64 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_114 { MEM_WIDTH 64 MEM_SIZE 64 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_115 { MEM_WIDTH 64 MEM_SIZE 64 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_116 { MEM_WIDTH 64 MEM_SIZE 64 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_117 { MEM_WIDTH 64 MEM_SIZE 64 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_118 { MEM_WIDTH 64 MEM_SIZE 64 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_119 { MEM_WIDTH 64 MEM_SIZE 64 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_120 { MEM_WIDTH 64 MEM_SIZE 64 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_121 { MEM_WIDTH 64 MEM_SIZE 64 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_122 { MEM_WIDTH 64 MEM_SIZE 64 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_123 { MEM_WIDTH 64 MEM_SIZE 64 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_124 { MEM_WIDTH 64 MEM_SIZE 64 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_125 { MEM_WIDTH 64 MEM_SIZE 64 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_126 { MEM_WIDTH 64 MEM_SIZE 64 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict update_temp_mat_127 { MEM_WIDTH 64 MEM_SIZE 64 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
set C_modelArgList {
	{ biases_l1_load int 512 regular  }
	{ weights_l1 int 4096 regular {array 8 { 2 3 } 1 1 }  }
	{ update_temp_mat_64 double 64 regular {array 8 { 1 3 } 1 1 }  }
	{ update_temp_mat_65 double 64 regular {array 8 { 1 3 } 1 1 }  }
	{ update_temp_mat_66 double 64 regular {array 8 { 1 3 } 1 1 }  }
	{ update_temp_mat_67 double 64 regular {array 8 { 1 3 } 1 1 }  }
	{ update_temp_mat_68 double 64 regular {array 8 { 1 3 } 1 1 }  }
	{ update_temp_mat_69 double 64 regular {array 8 { 1 3 } 1 1 }  }
	{ update_temp_mat_70 double 64 regular {array 8 { 1 3 } 1 1 }  }
	{ update_temp_mat_71 double 64 regular {array 8 { 1 3 } 1 1 }  }
	{ update_temp_mat_72 double 64 regular {array 8 { 1 3 } 1 1 }  }
	{ update_temp_mat_73 double 64 regular {array 8 { 1 3 } 1 1 }  }
	{ update_temp_mat_74 double 64 regular {array 8 { 1 3 } 1 1 }  }
	{ update_temp_mat_75 double 64 regular {array 8 { 1 3 } 1 1 }  }
	{ update_temp_mat_76 double 64 regular {array 8 { 1 3 } 1 1 }  }
	{ update_temp_mat_77 double 64 regular {array 8 { 1 3 } 1 1 }  }
	{ update_temp_mat_78 double 64 regular {array 8 { 1 3 } 1 1 }  }
	{ update_temp_mat_79 double 64 regular {array 8 { 1 3 } 1 1 }  }
	{ update_temp_mat_80 double 64 regular {array 8 { 1 3 } 1 1 }  }
	{ update_temp_mat_81 double 64 regular {array 8 { 1 3 } 1 1 }  }
	{ update_temp_mat_82 double 64 regular {array 8 { 1 3 } 1 1 }  }
	{ update_temp_mat_83 double 64 regular {array 8 { 1 3 } 1 1 }  }
	{ update_temp_mat_84 double 64 regular {array 8 { 1 3 } 1 1 }  }
	{ update_temp_mat_85 double 64 regular {array 8 { 1 3 } 1 1 }  }
	{ update_temp_mat_86 double 64 regular {array 8 { 1 3 } 1 1 }  }
	{ update_temp_mat_87 double 64 regular {array 8 { 1 3 } 1 1 }  }
	{ update_temp_mat_88 double 64 regular {array 8 { 1 3 } 1 1 }  }
	{ update_temp_mat_89 double 64 regular {array 8 { 1 3 } 1 1 }  }
	{ update_temp_mat_90 double 64 regular {array 8 { 1 3 } 1 1 }  }
	{ update_temp_mat_91 double 64 regular {array 8 { 1 3 } 1 1 }  }
	{ update_temp_mat_92 double 64 regular {array 8 { 1 3 } 1 1 }  }
	{ update_temp_mat_93 double 64 regular {array 8 { 1 3 } 1 1 }  }
	{ update_temp_mat_94 double 64 regular {array 8 { 1 3 } 1 1 }  }
	{ update_temp_mat_95 double 64 regular {array 8 { 1 3 } 1 1 }  }
	{ update_temp_mat_96 double 64 regular {array 8 { 1 3 } 1 1 }  }
	{ update_temp_mat_97 double 64 regular {array 8 { 1 3 } 1 1 }  }
	{ update_temp_mat_98 double 64 regular {array 8 { 1 3 } 1 1 }  }
	{ update_temp_mat_99 double 64 regular {array 8 { 1 3 } 1 1 }  }
	{ update_temp_mat_100 double 64 regular {array 8 { 1 3 } 1 1 }  }
	{ update_temp_mat_101 double 64 regular {array 8 { 1 3 } 1 1 }  }
	{ update_temp_mat_102 double 64 regular {array 8 { 1 3 } 1 1 }  }
	{ update_temp_mat_103 double 64 regular {array 8 { 1 3 } 1 1 }  }
	{ update_temp_mat_104 double 64 regular {array 8 { 1 3 } 1 1 }  }
	{ update_temp_mat_105 double 64 regular {array 8 { 1 3 } 1 1 }  }
	{ update_temp_mat_106 double 64 regular {array 8 { 1 3 } 1 1 }  }
	{ update_temp_mat_107 double 64 regular {array 8 { 1 3 } 1 1 }  }
	{ update_temp_mat_108 double 64 regular {array 8 { 1 3 } 1 1 }  }
	{ update_temp_mat_109 double 64 regular {array 8 { 1 3 } 1 1 }  }
	{ update_temp_mat_110 double 64 regular {array 8 { 1 3 } 1 1 }  }
	{ update_temp_mat_111 double 64 regular {array 8 { 1 3 } 1 1 }  }
	{ update_temp_mat_112 double 64 regular {array 8 { 1 3 } 1 1 }  }
	{ update_temp_mat_113 double 64 regular {array 8 { 1 3 } 1 1 }  }
	{ update_temp_mat_114 double 64 regular {array 8 { 1 3 } 1 1 }  }
	{ update_temp_mat_115 double 64 regular {array 8 { 1 3 } 1 1 }  }
	{ update_temp_mat_116 double 64 regular {array 8 { 1 3 } 1 1 }  }
	{ update_temp_mat_117 double 64 regular {array 8 { 1 3 } 1 1 }  }
	{ update_temp_mat_118 double 64 regular {array 8 { 1 3 } 1 1 }  }
	{ update_temp_mat_119 double 64 regular {array 8 { 1 3 } 1 1 }  }
	{ update_temp_mat_120 double 64 regular {array 8 { 1 3 } 1 1 }  }
	{ update_temp_mat_121 double 64 regular {array 8 { 1 3 } 1 1 }  }
	{ update_temp_mat_122 double 64 regular {array 8 { 1 3 } 1 1 }  }
	{ update_temp_mat_123 double 64 regular {array 8 { 1 3 } 1 1 }  }
	{ update_temp_mat_124 double 64 regular {array 8 { 1 3 } 1 1 }  }
	{ update_temp_mat_125 double 64 regular {array 8 { 1 3 } 1 1 }  }
	{ update_temp_mat_126 double 64 regular {array 8 { 1 3 } 1 1 }  }
	{ update_temp_mat_127 double 64 regular {array 8 { 1 3 } 1 1 }  }
	{ d_l1_0_load_2 double 64 regular  }
	{ d_l1_0_1_load_2 double 64 regular  }
	{ d_l1_0_2_load_2 double 64 regular  }
	{ d_l1_0_3_load_2 double 64 regular  }
	{ d_l1_0_4_load_2 double 64 regular  }
	{ d_l1_0_5_load_2 double 64 regular  }
	{ d_l1_0_6_load_2 double 64 regular  }
	{ d_l1_0_7_load_2 double 64 regular  }
	{ p_out int 512 regular {pointer 1}  }
}
set hasAXIMCache 0
set hasAXIML2Cache 0
set AXIMCacheInstDict [dict create]
set C_modelArgMapList {[ 
	{ "Name" : "biases_l1_load", "interface" : "wire", "bitwidth" : 512, "direction" : "READONLY"} , 
 	{ "Name" : "weights_l1", "interface" : "memory", "bitwidth" : 4096, "direction" : "READWRITE"} , 
 	{ "Name" : "update_temp_mat_64", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_65", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_66", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_67", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_68", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_69", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_70", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_71", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_72", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_73", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_74", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_75", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_76", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_77", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_78", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_79", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_80", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_81", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_82", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_83", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_84", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_85", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_86", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_87", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_88", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_89", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_90", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_91", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_92", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_93", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_94", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_95", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_96", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_97", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_98", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_99", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_100", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_101", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_102", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_103", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_104", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_105", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_106", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_107", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_108", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_109", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_110", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_111", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_112", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_113", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_114", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_115", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_116", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_117", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_118", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_119", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_120", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_121", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_122", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_123", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_124", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_125", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_126", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "update_temp_mat_127", "interface" : "memory", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "d_l1_0_load_2", "interface" : "wire", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "d_l1_0_1_load_2", "interface" : "wire", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "d_l1_0_2_load_2", "interface" : "wire", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "d_l1_0_3_load_2", "interface" : "wire", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "d_l1_0_4_load_2", "interface" : "wire", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "d_l1_0_5_load_2", "interface" : "wire", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "d_l1_0_6_load_2", "interface" : "wire", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "d_l1_0_7_load_2", "interface" : "wire", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "p_out", "interface" : "wire", "bitwidth" : 512, "direction" : "WRITEONLY"} ]}
# RTL Port declarations: 
set portNum 313
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ biases_l1_load sc_in sc_lv 512 signal 0 } 
	{ weights_l1_address0 sc_out sc_lv 3 signal 1 } 
	{ weights_l1_ce0 sc_out sc_logic 1 signal 1 } 
	{ weights_l1_we0 sc_out sc_logic 1 signal 1 } 
	{ weights_l1_d0 sc_out sc_lv 4096 signal 1 } 
	{ weights_l1_q0 sc_in sc_lv 4096 signal 1 } 
	{ update_temp_mat_64_address0 sc_out sc_lv 3 signal 2 } 
	{ update_temp_mat_64_ce0 sc_out sc_logic 1 signal 2 } 
	{ update_temp_mat_64_q0 sc_in sc_lv 64 signal 2 } 
	{ update_temp_mat_65_address0 sc_out sc_lv 3 signal 3 } 
	{ update_temp_mat_65_ce0 sc_out sc_logic 1 signal 3 } 
	{ update_temp_mat_65_q0 sc_in sc_lv 64 signal 3 } 
	{ update_temp_mat_66_address0 sc_out sc_lv 3 signal 4 } 
	{ update_temp_mat_66_ce0 sc_out sc_logic 1 signal 4 } 
	{ update_temp_mat_66_q0 sc_in sc_lv 64 signal 4 } 
	{ update_temp_mat_67_address0 sc_out sc_lv 3 signal 5 } 
	{ update_temp_mat_67_ce0 sc_out sc_logic 1 signal 5 } 
	{ update_temp_mat_67_q0 sc_in sc_lv 64 signal 5 } 
	{ update_temp_mat_68_address0 sc_out sc_lv 3 signal 6 } 
	{ update_temp_mat_68_ce0 sc_out sc_logic 1 signal 6 } 
	{ update_temp_mat_68_q0 sc_in sc_lv 64 signal 6 } 
	{ update_temp_mat_69_address0 sc_out sc_lv 3 signal 7 } 
	{ update_temp_mat_69_ce0 sc_out sc_logic 1 signal 7 } 
	{ update_temp_mat_69_q0 sc_in sc_lv 64 signal 7 } 
	{ update_temp_mat_70_address0 sc_out sc_lv 3 signal 8 } 
	{ update_temp_mat_70_ce0 sc_out sc_logic 1 signal 8 } 
	{ update_temp_mat_70_q0 sc_in sc_lv 64 signal 8 } 
	{ update_temp_mat_71_address0 sc_out sc_lv 3 signal 9 } 
	{ update_temp_mat_71_ce0 sc_out sc_logic 1 signal 9 } 
	{ update_temp_mat_71_q0 sc_in sc_lv 64 signal 9 } 
	{ update_temp_mat_72_address0 sc_out sc_lv 3 signal 10 } 
	{ update_temp_mat_72_ce0 sc_out sc_logic 1 signal 10 } 
	{ update_temp_mat_72_q0 sc_in sc_lv 64 signal 10 } 
	{ update_temp_mat_73_address0 sc_out sc_lv 3 signal 11 } 
	{ update_temp_mat_73_ce0 sc_out sc_logic 1 signal 11 } 
	{ update_temp_mat_73_q0 sc_in sc_lv 64 signal 11 } 
	{ update_temp_mat_74_address0 sc_out sc_lv 3 signal 12 } 
	{ update_temp_mat_74_ce0 sc_out sc_logic 1 signal 12 } 
	{ update_temp_mat_74_q0 sc_in sc_lv 64 signal 12 } 
	{ update_temp_mat_75_address0 sc_out sc_lv 3 signal 13 } 
	{ update_temp_mat_75_ce0 sc_out sc_logic 1 signal 13 } 
	{ update_temp_mat_75_q0 sc_in sc_lv 64 signal 13 } 
	{ update_temp_mat_76_address0 sc_out sc_lv 3 signal 14 } 
	{ update_temp_mat_76_ce0 sc_out sc_logic 1 signal 14 } 
	{ update_temp_mat_76_q0 sc_in sc_lv 64 signal 14 } 
	{ update_temp_mat_77_address0 sc_out sc_lv 3 signal 15 } 
	{ update_temp_mat_77_ce0 sc_out sc_logic 1 signal 15 } 
	{ update_temp_mat_77_q0 sc_in sc_lv 64 signal 15 } 
	{ update_temp_mat_78_address0 sc_out sc_lv 3 signal 16 } 
	{ update_temp_mat_78_ce0 sc_out sc_logic 1 signal 16 } 
	{ update_temp_mat_78_q0 sc_in sc_lv 64 signal 16 } 
	{ update_temp_mat_79_address0 sc_out sc_lv 3 signal 17 } 
	{ update_temp_mat_79_ce0 sc_out sc_logic 1 signal 17 } 
	{ update_temp_mat_79_q0 sc_in sc_lv 64 signal 17 } 
	{ update_temp_mat_80_address0 sc_out sc_lv 3 signal 18 } 
	{ update_temp_mat_80_ce0 sc_out sc_logic 1 signal 18 } 
	{ update_temp_mat_80_q0 sc_in sc_lv 64 signal 18 } 
	{ update_temp_mat_81_address0 sc_out sc_lv 3 signal 19 } 
	{ update_temp_mat_81_ce0 sc_out sc_logic 1 signal 19 } 
	{ update_temp_mat_81_q0 sc_in sc_lv 64 signal 19 } 
	{ update_temp_mat_82_address0 sc_out sc_lv 3 signal 20 } 
	{ update_temp_mat_82_ce0 sc_out sc_logic 1 signal 20 } 
	{ update_temp_mat_82_q0 sc_in sc_lv 64 signal 20 } 
	{ update_temp_mat_83_address0 sc_out sc_lv 3 signal 21 } 
	{ update_temp_mat_83_ce0 sc_out sc_logic 1 signal 21 } 
	{ update_temp_mat_83_q0 sc_in sc_lv 64 signal 21 } 
	{ update_temp_mat_84_address0 sc_out sc_lv 3 signal 22 } 
	{ update_temp_mat_84_ce0 sc_out sc_logic 1 signal 22 } 
	{ update_temp_mat_84_q0 sc_in sc_lv 64 signal 22 } 
	{ update_temp_mat_85_address0 sc_out sc_lv 3 signal 23 } 
	{ update_temp_mat_85_ce0 sc_out sc_logic 1 signal 23 } 
	{ update_temp_mat_85_q0 sc_in sc_lv 64 signal 23 } 
	{ update_temp_mat_86_address0 sc_out sc_lv 3 signal 24 } 
	{ update_temp_mat_86_ce0 sc_out sc_logic 1 signal 24 } 
	{ update_temp_mat_86_q0 sc_in sc_lv 64 signal 24 } 
	{ update_temp_mat_87_address0 sc_out sc_lv 3 signal 25 } 
	{ update_temp_mat_87_ce0 sc_out sc_logic 1 signal 25 } 
	{ update_temp_mat_87_q0 sc_in sc_lv 64 signal 25 } 
	{ update_temp_mat_88_address0 sc_out sc_lv 3 signal 26 } 
	{ update_temp_mat_88_ce0 sc_out sc_logic 1 signal 26 } 
	{ update_temp_mat_88_q0 sc_in sc_lv 64 signal 26 } 
	{ update_temp_mat_89_address0 sc_out sc_lv 3 signal 27 } 
	{ update_temp_mat_89_ce0 sc_out sc_logic 1 signal 27 } 
	{ update_temp_mat_89_q0 sc_in sc_lv 64 signal 27 } 
	{ update_temp_mat_90_address0 sc_out sc_lv 3 signal 28 } 
	{ update_temp_mat_90_ce0 sc_out sc_logic 1 signal 28 } 
	{ update_temp_mat_90_q0 sc_in sc_lv 64 signal 28 } 
	{ update_temp_mat_91_address0 sc_out sc_lv 3 signal 29 } 
	{ update_temp_mat_91_ce0 sc_out sc_logic 1 signal 29 } 
	{ update_temp_mat_91_q0 sc_in sc_lv 64 signal 29 } 
	{ update_temp_mat_92_address0 sc_out sc_lv 3 signal 30 } 
	{ update_temp_mat_92_ce0 sc_out sc_logic 1 signal 30 } 
	{ update_temp_mat_92_q0 sc_in sc_lv 64 signal 30 } 
	{ update_temp_mat_93_address0 sc_out sc_lv 3 signal 31 } 
	{ update_temp_mat_93_ce0 sc_out sc_logic 1 signal 31 } 
	{ update_temp_mat_93_q0 sc_in sc_lv 64 signal 31 } 
	{ update_temp_mat_94_address0 sc_out sc_lv 3 signal 32 } 
	{ update_temp_mat_94_ce0 sc_out sc_logic 1 signal 32 } 
	{ update_temp_mat_94_q0 sc_in sc_lv 64 signal 32 } 
	{ update_temp_mat_95_address0 sc_out sc_lv 3 signal 33 } 
	{ update_temp_mat_95_ce0 sc_out sc_logic 1 signal 33 } 
	{ update_temp_mat_95_q0 sc_in sc_lv 64 signal 33 } 
	{ update_temp_mat_96_address0 sc_out sc_lv 3 signal 34 } 
	{ update_temp_mat_96_ce0 sc_out sc_logic 1 signal 34 } 
	{ update_temp_mat_96_q0 sc_in sc_lv 64 signal 34 } 
	{ update_temp_mat_97_address0 sc_out sc_lv 3 signal 35 } 
	{ update_temp_mat_97_ce0 sc_out sc_logic 1 signal 35 } 
	{ update_temp_mat_97_q0 sc_in sc_lv 64 signal 35 } 
	{ update_temp_mat_98_address0 sc_out sc_lv 3 signal 36 } 
	{ update_temp_mat_98_ce0 sc_out sc_logic 1 signal 36 } 
	{ update_temp_mat_98_q0 sc_in sc_lv 64 signal 36 } 
	{ update_temp_mat_99_address0 sc_out sc_lv 3 signal 37 } 
	{ update_temp_mat_99_ce0 sc_out sc_logic 1 signal 37 } 
	{ update_temp_mat_99_q0 sc_in sc_lv 64 signal 37 } 
	{ update_temp_mat_100_address0 sc_out sc_lv 3 signal 38 } 
	{ update_temp_mat_100_ce0 sc_out sc_logic 1 signal 38 } 
	{ update_temp_mat_100_q0 sc_in sc_lv 64 signal 38 } 
	{ update_temp_mat_101_address0 sc_out sc_lv 3 signal 39 } 
	{ update_temp_mat_101_ce0 sc_out sc_logic 1 signal 39 } 
	{ update_temp_mat_101_q0 sc_in sc_lv 64 signal 39 } 
	{ update_temp_mat_102_address0 sc_out sc_lv 3 signal 40 } 
	{ update_temp_mat_102_ce0 sc_out sc_logic 1 signal 40 } 
	{ update_temp_mat_102_q0 sc_in sc_lv 64 signal 40 } 
	{ update_temp_mat_103_address0 sc_out sc_lv 3 signal 41 } 
	{ update_temp_mat_103_ce0 sc_out sc_logic 1 signal 41 } 
	{ update_temp_mat_103_q0 sc_in sc_lv 64 signal 41 } 
	{ update_temp_mat_104_address0 sc_out sc_lv 3 signal 42 } 
	{ update_temp_mat_104_ce0 sc_out sc_logic 1 signal 42 } 
	{ update_temp_mat_104_q0 sc_in sc_lv 64 signal 42 } 
	{ update_temp_mat_105_address0 sc_out sc_lv 3 signal 43 } 
	{ update_temp_mat_105_ce0 sc_out sc_logic 1 signal 43 } 
	{ update_temp_mat_105_q0 sc_in sc_lv 64 signal 43 } 
	{ update_temp_mat_106_address0 sc_out sc_lv 3 signal 44 } 
	{ update_temp_mat_106_ce0 sc_out sc_logic 1 signal 44 } 
	{ update_temp_mat_106_q0 sc_in sc_lv 64 signal 44 } 
	{ update_temp_mat_107_address0 sc_out sc_lv 3 signal 45 } 
	{ update_temp_mat_107_ce0 sc_out sc_logic 1 signal 45 } 
	{ update_temp_mat_107_q0 sc_in sc_lv 64 signal 45 } 
	{ update_temp_mat_108_address0 sc_out sc_lv 3 signal 46 } 
	{ update_temp_mat_108_ce0 sc_out sc_logic 1 signal 46 } 
	{ update_temp_mat_108_q0 sc_in sc_lv 64 signal 46 } 
	{ update_temp_mat_109_address0 sc_out sc_lv 3 signal 47 } 
	{ update_temp_mat_109_ce0 sc_out sc_logic 1 signal 47 } 
	{ update_temp_mat_109_q0 sc_in sc_lv 64 signal 47 } 
	{ update_temp_mat_110_address0 sc_out sc_lv 3 signal 48 } 
	{ update_temp_mat_110_ce0 sc_out sc_logic 1 signal 48 } 
	{ update_temp_mat_110_q0 sc_in sc_lv 64 signal 48 } 
	{ update_temp_mat_111_address0 sc_out sc_lv 3 signal 49 } 
	{ update_temp_mat_111_ce0 sc_out sc_logic 1 signal 49 } 
	{ update_temp_mat_111_q0 sc_in sc_lv 64 signal 49 } 
	{ update_temp_mat_112_address0 sc_out sc_lv 3 signal 50 } 
	{ update_temp_mat_112_ce0 sc_out sc_logic 1 signal 50 } 
	{ update_temp_mat_112_q0 sc_in sc_lv 64 signal 50 } 
	{ update_temp_mat_113_address0 sc_out sc_lv 3 signal 51 } 
	{ update_temp_mat_113_ce0 sc_out sc_logic 1 signal 51 } 
	{ update_temp_mat_113_q0 sc_in sc_lv 64 signal 51 } 
	{ update_temp_mat_114_address0 sc_out sc_lv 3 signal 52 } 
	{ update_temp_mat_114_ce0 sc_out sc_logic 1 signal 52 } 
	{ update_temp_mat_114_q0 sc_in sc_lv 64 signal 52 } 
	{ update_temp_mat_115_address0 sc_out sc_lv 3 signal 53 } 
	{ update_temp_mat_115_ce0 sc_out sc_logic 1 signal 53 } 
	{ update_temp_mat_115_q0 sc_in sc_lv 64 signal 53 } 
	{ update_temp_mat_116_address0 sc_out sc_lv 3 signal 54 } 
	{ update_temp_mat_116_ce0 sc_out sc_logic 1 signal 54 } 
	{ update_temp_mat_116_q0 sc_in sc_lv 64 signal 54 } 
	{ update_temp_mat_117_address0 sc_out sc_lv 3 signal 55 } 
	{ update_temp_mat_117_ce0 sc_out sc_logic 1 signal 55 } 
	{ update_temp_mat_117_q0 sc_in sc_lv 64 signal 55 } 
	{ update_temp_mat_118_address0 sc_out sc_lv 3 signal 56 } 
	{ update_temp_mat_118_ce0 sc_out sc_logic 1 signal 56 } 
	{ update_temp_mat_118_q0 sc_in sc_lv 64 signal 56 } 
	{ update_temp_mat_119_address0 sc_out sc_lv 3 signal 57 } 
	{ update_temp_mat_119_ce0 sc_out sc_logic 1 signal 57 } 
	{ update_temp_mat_119_q0 sc_in sc_lv 64 signal 57 } 
	{ update_temp_mat_120_address0 sc_out sc_lv 3 signal 58 } 
	{ update_temp_mat_120_ce0 sc_out sc_logic 1 signal 58 } 
	{ update_temp_mat_120_q0 sc_in sc_lv 64 signal 58 } 
	{ update_temp_mat_121_address0 sc_out sc_lv 3 signal 59 } 
	{ update_temp_mat_121_ce0 sc_out sc_logic 1 signal 59 } 
	{ update_temp_mat_121_q0 sc_in sc_lv 64 signal 59 } 
	{ update_temp_mat_122_address0 sc_out sc_lv 3 signal 60 } 
	{ update_temp_mat_122_ce0 sc_out sc_logic 1 signal 60 } 
	{ update_temp_mat_122_q0 sc_in sc_lv 64 signal 60 } 
	{ update_temp_mat_123_address0 sc_out sc_lv 3 signal 61 } 
	{ update_temp_mat_123_ce0 sc_out sc_logic 1 signal 61 } 
	{ update_temp_mat_123_q0 sc_in sc_lv 64 signal 61 } 
	{ update_temp_mat_124_address0 sc_out sc_lv 3 signal 62 } 
	{ update_temp_mat_124_ce0 sc_out sc_logic 1 signal 62 } 
	{ update_temp_mat_124_q0 sc_in sc_lv 64 signal 62 } 
	{ update_temp_mat_125_address0 sc_out sc_lv 3 signal 63 } 
	{ update_temp_mat_125_ce0 sc_out sc_logic 1 signal 63 } 
	{ update_temp_mat_125_q0 sc_in sc_lv 64 signal 63 } 
	{ update_temp_mat_126_address0 sc_out sc_lv 3 signal 64 } 
	{ update_temp_mat_126_ce0 sc_out sc_logic 1 signal 64 } 
	{ update_temp_mat_126_q0 sc_in sc_lv 64 signal 64 } 
	{ update_temp_mat_127_address0 sc_out sc_lv 3 signal 65 } 
	{ update_temp_mat_127_ce0 sc_out sc_logic 1 signal 65 } 
	{ update_temp_mat_127_q0 sc_in sc_lv 64 signal 65 } 
	{ d_l1_0_load_2 sc_in sc_lv 64 signal 66 } 
	{ d_l1_0_1_load_2 sc_in sc_lv 64 signal 67 } 
	{ d_l1_0_2_load_2 sc_in sc_lv 64 signal 68 } 
	{ d_l1_0_3_load_2 sc_in sc_lv 64 signal 69 } 
	{ d_l1_0_4_load_2 sc_in sc_lv 64 signal 70 } 
	{ d_l1_0_5_load_2 sc_in sc_lv 64 signal 71 } 
	{ d_l1_0_6_load_2 sc_in sc_lv 64 signal 72 } 
	{ d_l1_0_7_load_2 sc_in sc_lv 64 signal 73 } 
	{ p_out sc_out sc_lv 512 signal 74 } 
	{ p_out_ap_vld sc_out sc_logic 1 outvld 74 } 
	{ grp_fu_8485_p_din0 sc_out sc_lv 64 signal -1 } 
	{ grp_fu_8485_p_din1 sc_out sc_lv 64 signal -1 } 
	{ grp_fu_8485_p_opcode sc_out sc_lv 1 signal -1 } 
	{ grp_fu_8485_p_dout0 sc_in sc_lv 64 signal -1 } 
	{ grp_fu_8485_p_ce sc_out sc_logic 1 signal -1 } 
	{ grp_fu_8493_p_din0 sc_out sc_lv 64 signal -1 } 
	{ grp_fu_8493_p_din1 sc_out sc_lv 64 signal -1 } 
	{ grp_fu_8493_p_opcode sc_out sc_lv 1 signal -1 } 
	{ grp_fu_8493_p_dout0 sc_in sc_lv 64 signal -1 } 
	{ grp_fu_8493_p_ce sc_out sc_logic 1 signal -1 } 
	{ grp_fu_8497_p_din0 sc_out sc_lv 64 signal -1 } 
	{ grp_fu_8497_p_din1 sc_out sc_lv 64 signal -1 } 
	{ grp_fu_8497_p_opcode sc_out sc_lv 1 signal -1 } 
	{ grp_fu_8497_p_dout0 sc_in sc_lv 64 signal -1 } 
	{ grp_fu_8497_p_ce sc_out sc_logic 1 signal -1 } 
	{ grp_fu_8501_p_din0 sc_out sc_lv 64 signal -1 } 
	{ grp_fu_8501_p_din1 sc_out sc_lv 64 signal -1 } 
	{ grp_fu_8501_p_opcode sc_out sc_lv 1 signal -1 } 
	{ grp_fu_8501_p_dout0 sc_in sc_lv 64 signal -1 } 
	{ grp_fu_8501_p_ce sc_out sc_logic 1 signal -1 } 
	{ grp_fu_8505_p_din0 sc_out sc_lv 64 signal -1 } 
	{ grp_fu_8505_p_din1 sc_out sc_lv 64 signal -1 } 
	{ grp_fu_8505_p_opcode sc_out sc_lv 1 signal -1 } 
	{ grp_fu_8505_p_dout0 sc_in sc_lv 64 signal -1 } 
	{ grp_fu_8505_p_ce sc_out sc_logic 1 signal -1 } 
	{ grp_fu_8509_p_din0 sc_out sc_lv 64 signal -1 } 
	{ grp_fu_8509_p_din1 sc_out sc_lv 64 signal -1 } 
	{ grp_fu_8509_p_opcode sc_out sc_lv 1 signal -1 } 
	{ grp_fu_8509_p_dout0 sc_in sc_lv 64 signal -1 } 
	{ grp_fu_8509_p_ce sc_out sc_logic 1 signal -1 } 
	{ grp_fu_8513_p_din0 sc_out sc_lv 64 signal -1 } 
	{ grp_fu_8513_p_din1 sc_out sc_lv 64 signal -1 } 
	{ grp_fu_8513_p_opcode sc_out sc_lv 1 signal -1 } 
	{ grp_fu_8513_p_dout0 sc_in sc_lv 64 signal -1 } 
	{ grp_fu_8513_p_ce sc_out sc_logic 1 signal -1 } 
	{ grp_fu_8517_p_din0 sc_out sc_lv 64 signal -1 } 
	{ grp_fu_8517_p_din1 sc_out sc_lv 64 signal -1 } 
	{ grp_fu_8517_p_opcode sc_out sc_lv 1 signal -1 } 
	{ grp_fu_8517_p_dout0 sc_in sc_lv 64 signal -1 } 
	{ grp_fu_8517_p_ce sc_out sc_logic 1 signal -1 } 
	{ grp_fu_8521_p_din0 sc_out sc_lv 64 signal -1 } 
	{ grp_fu_8521_p_din1 sc_out sc_lv 64 signal -1 } 
	{ grp_fu_8521_p_opcode sc_out sc_lv 1 signal -1 } 
	{ grp_fu_8521_p_dout0 sc_in sc_lv 64 signal -1 } 
	{ grp_fu_8521_p_ce sc_out sc_logic 1 signal -1 } 
	{ grp_fu_8525_p_din0 sc_out sc_lv 64 signal -1 } 
	{ grp_fu_8525_p_din1 sc_out sc_lv 64 signal -1 } 
	{ grp_fu_8525_p_opcode sc_out sc_lv 1 signal -1 } 
	{ grp_fu_8525_p_dout0 sc_in sc_lv 64 signal -1 } 
	{ grp_fu_8525_p_ce sc_out sc_logic 1 signal -1 } 
	{ grp_fu_8529_p_din0 sc_out sc_lv 64 signal -1 } 
	{ grp_fu_8529_p_din1 sc_out sc_lv 64 signal -1 } 
	{ grp_fu_8529_p_opcode sc_out sc_lv 1 signal -1 } 
	{ grp_fu_8529_p_dout0 sc_in sc_lv 64 signal -1 } 
	{ grp_fu_8529_p_ce sc_out sc_logic 1 signal -1 } 
	{ grp_fu_8581_p_din0 sc_out sc_lv 64 signal -1 } 
	{ grp_fu_8581_p_din1 sc_out sc_lv 64 signal -1 } 
	{ grp_fu_8581_p_dout0 sc_in sc_lv 64 signal -1 } 
	{ grp_fu_8581_p_ce sc_out sc_logic 1 signal -1 } 
	{ grp_fu_8585_p_din0 sc_out sc_lv 64 signal -1 } 
	{ grp_fu_8585_p_din1 sc_out sc_lv 64 signal -1 } 
	{ grp_fu_8585_p_dout0 sc_in sc_lv 64 signal -1 } 
	{ grp_fu_8585_p_ce sc_out sc_logic 1 signal -1 } 
	{ grp_fu_8589_p_din0 sc_out sc_lv 64 signal -1 } 
	{ grp_fu_8589_p_din1 sc_out sc_lv 64 signal -1 } 
	{ grp_fu_8589_p_dout0 sc_in sc_lv 64 signal -1 } 
	{ grp_fu_8589_p_ce sc_out sc_logic 1 signal -1 } 
	{ grp_fu_8593_p_din0 sc_out sc_lv 64 signal -1 } 
	{ grp_fu_8593_p_din1 sc_out sc_lv 64 signal -1 } 
	{ grp_fu_8593_p_dout0 sc_in sc_lv 64 signal -1 } 
	{ grp_fu_8593_p_ce sc_out sc_logic 1 signal -1 } 
	{ grp_fu_8597_p_din0 sc_out sc_lv 64 signal -1 } 
	{ grp_fu_8597_p_din1 sc_out sc_lv 64 signal -1 } 
	{ grp_fu_8597_p_dout0 sc_in sc_lv 64 signal -1 } 
	{ grp_fu_8597_p_ce sc_out sc_logic 1 signal -1 } 
	{ grp_fu_8601_p_din0 sc_out sc_lv 64 signal -1 } 
	{ grp_fu_8601_p_din1 sc_out sc_lv 64 signal -1 } 
	{ grp_fu_8601_p_dout0 sc_in sc_lv 64 signal -1 } 
	{ grp_fu_8601_p_ce sc_out sc_logic 1 signal -1 } 
	{ grp_fu_8605_p_din0 sc_out sc_lv 64 signal -1 } 
	{ grp_fu_8605_p_din1 sc_out sc_lv 64 signal -1 } 
	{ grp_fu_8605_p_dout0 sc_in sc_lv 64 signal -1 } 
	{ grp_fu_8605_p_ce sc_out sc_logic 1 signal -1 } 
	{ grp_fu_8609_p_din0 sc_out sc_lv 64 signal -1 } 
	{ grp_fu_8609_p_din1 sc_out sc_lv 64 signal -1 } 
	{ grp_fu_8609_p_dout0 sc_in sc_lv 64 signal -1 } 
	{ grp_fu_8609_p_ce sc_out sc_logic 1 signal -1 } 
	{ grp_fu_8613_p_din0 sc_out sc_lv 64 signal -1 } 
	{ grp_fu_8613_p_din1 sc_out sc_lv 64 signal -1 } 
	{ grp_fu_8613_p_dout0 sc_in sc_lv 64 signal -1 } 
	{ grp_fu_8613_p_ce sc_out sc_logic 1 signal -1 } 
	{ grp_fu_8617_p_din0 sc_out sc_lv 64 signal -1 } 
	{ grp_fu_8617_p_din1 sc_out sc_lv 64 signal -1 } 
	{ grp_fu_8617_p_dout0 sc_in sc_lv 64 signal -1 } 
	{ grp_fu_8617_p_ce sc_out sc_logic 1 signal -1 } 
	{ grp_fu_8621_p_din0 sc_out sc_lv 64 signal -1 } 
	{ grp_fu_8621_p_din1 sc_out sc_lv 64 signal -1 } 
	{ grp_fu_8621_p_dout0 sc_in sc_lv 64 signal -1 } 
	{ grp_fu_8621_p_ce sc_out sc_logic 1 signal -1 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "biases_l1_load", "direction": "in", "datatype": "sc_lv", "bitwidth":512, "type": "signal", "bundle":{"name": "biases_l1_load", "role": "default" }} , 
 	{ "name": "weights_l1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "weights_l1", "role": "address0" }} , 
 	{ "name": "weights_l1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weights_l1", "role": "ce0" }} , 
 	{ "name": "weights_l1_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weights_l1", "role": "we0" }} , 
 	{ "name": "weights_l1_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":4096, "type": "signal", "bundle":{"name": "weights_l1", "role": "d0" }} , 
 	{ "name": "weights_l1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":4096, "type": "signal", "bundle":{"name": "weights_l1", "role": "q0" }} , 
 	{ "name": "update_temp_mat_64_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "update_temp_mat_64", "role": "address0" }} , 
 	{ "name": "update_temp_mat_64_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_64", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_64_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_64", "role": "q0" }} , 
 	{ "name": "update_temp_mat_65_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "update_temp_mat_65", "role": "address0" }} , 
 	{ "name": "update_temp_mat_65_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_65", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_65_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_65", "role": "q0" }} , 
 	{ "name": "update_temp_mat_66_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "update_temp_mat_66", "role": "address0" }} , 
 	{ "name": "update_temp_mat_66_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_66", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_66_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_66", "role": "q0" }} , 
 	{ "name": "update_temp_mat_67_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "update_temp_mat_67", "role": "address0" }} , 
 	{ "name": "update_temp_mat_67_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_67", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_67_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_67", "role": "q0" }} , 
 	{ "name": "update_temp_mat_68_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "update_temp_mat_68", "role": "address0" }} , 
 	{ "name": "update_temp_mat_68_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_68", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_68_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_68", "role": "q0" }} , 
 	{ "name": "update_temp_mat_69_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "update_temp_mat_69", "role": "address0" }} , 
 	{ "name": "update_temp_mat_69_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_69", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_69_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_69", "role": "q0" }} , 
 	{ "name": "update_temp_mat_70_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "update_temp_mat_70", "role": "address0" }} , 
 	{ "name": "update_temp_mat_70_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_70", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_70_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_70", "role": "q0" }} , 
 	{ "name": "update_temp_mat_71_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "update_temp_mat_71", "role": "address0" }} , 
 	{ "name": "update_temp_mat_71_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_71", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_71_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_71", "role": "q0" }} , 
 	{ "name": "update_temp_mat_72_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "update_temp_mat_72", "role": "address0" }} , 
 	{ "name": "update_temp_mat_72_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_72", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_72_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_72", "role": "q0" }} , 
 	{ "name": "update_temp_mat_73_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "update_temp_mat_73", "role": "address0" }} , 
 	{ "name": "update_temp_mat_73_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_73", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_73_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_73", "role": "q0" }} , 
 	{ "name": "update_temp_mat_74_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "update_temp_mat_74", "role": "address0" }} , 
 	{ "name": "update_temp_mat_74_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_74", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_74_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_74", "role": "q0" }} , 
 	{ "name": "update_temp_mat_75_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "update_temp_mat_75", "role": "address0" }} , 
 	{ "name": "update_temp_mat_75_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_75", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_75_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_75", "role": "q0" }} , 
 	{ "name": "update_temp_mat_76_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "update_temp_mat_76", "role": "address0" }} , 
 	{ "name": "update_temp_mat_76_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_76", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_76_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_76", "role": "q0" }} , 
 	{ "name": "update_temp_mat_77_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "update_temp_mat_77", "role": "address0" }} , 
 	{ "name": "update_temp_mat_77_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_77", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_77_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_77", "role": "q0" }} , 
 	{ "name": "update_temp_mat_78_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "update_temp_mat_78", "role": "address0" }} , 
 	{ "name": "update_temp_mat_78_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_78", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_78_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_78", "role": "q0" }} , 
 	{ "name": "update_temp_mat_79_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "update_temp_mat_79", "role": "address0" }} , 
 	{ "name": "update_temp_mat_79_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_79", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_79_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_79", "role": "q0" }} , 
 	{ "name": "update_temp_mat_80_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "update_temp_mat_80", "role": "address0" }} , 
 	{ "name": "update_temp_mat_80_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_80", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_80_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_80", "role": "q0" }} , 
 	{ "name": "update_temp_mat_81_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "update_temp_mat_81", "role": "address0" }} , 
 	{ "name": "update_temp_mat_81_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_81", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_81_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_81", "role": "q0" }} , 
 	{ "name": "update_temp_mat_82_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "update_temp_mat_82", "role": "address0" }} , 
 	{ "name": "update_temp_mat_82_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_82", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_82_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_82", "role": "q0" }} , 
 	{ "name": "update_temp_mat_83_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "update_temp_mat_83", "role": "address0" }} , 
 	{ "name": "update_temp_mat_83_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_83", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_83_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_83", "role": "q0" }} , 
 	{ "name": "update_temp_mat_84_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "update_temp_mat_84", "role": "address0" }} , 
 	{ "name": "update_temp_mat_84_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_84", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_84_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_84", "role": "q0" }} , 
 	{ "name": "update_temp_mat_85_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "update_temp_mat_85", "role": "address0" }} , 
 	{ "name": "update_temp_mat_85_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_85", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_85_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_85", "role": "q0" }} , 
 	{ "name": "update_temp_mat_86_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "update_temp_mat_86", "role": "address0" }} , 
 	{ "name": "update_temp_mat_86_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_86", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_86_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_86", "role": "q0" }} , 
 	{ "name": "update_temp_mat_87_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "update_temp_mat_87", "role": "address0" }} , 
 	{ "name": "update_temp_mat_87_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_87", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_87_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_87", "role": "q0" }} , 
 	{ "name": "update_temp_mat_88_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "update_temp_mat_88", "role": "address0" }} , 
 	{ "name": "update_temp_mat_88_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_88", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_88_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_88", "role": "q0" }} , 
 	{ "name": "update_temp_mat_89_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "update_temp_mat_89", "role": "address0" }} , 
 	{ "name": "update_temp_mat_89_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_89", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_89_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_89", "role": "q0" }} , 
 	{ "name": "update_temp_mat_90_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "update_temp_mat_90", "role": "address0" }} , 
 	{ "name": "update_temp_mat_90_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_90", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_90_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_90", "role": "q0" }} , 
 	{ "name": "update_temp_mat_91_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "update_temp_mat_91", "role": "address0" }} , 
 	{ "name": "update_temp_mat_91_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_91", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_91_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_91", "role": "q0" }} , 
 	{ "name": "update_temp_mat_92_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "update_temp_mat_92", "role": "address0" }} , 
 	{ "name": "update_temp_mat_92_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_92", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_92_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_92", "role": "q0" }} , 
 	{ "name": "update_temp_mat_93_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "update_temp_mat_93", "role": "address0" }} , 
 	{ "name": "update_temp_mat_93_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_93", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_93_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_93", "role": "q0" }} , 
 	{ "name": "update_temp_mat_94_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "update_temp_mat_94", "role": "address0" }} , 
 	{ "name": "update_temp_mat_94_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_94", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_94_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_94", "role": "q0" }} , 
 	{ "name": "update_temp_mat_95_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "update_temp_mat_95", "role": "address0" }} , 
 	{ "name": "update_temp_mat_95_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_95", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_95_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_95", "role": "q0" }} , 
 	{ "name": "update_temp_mat_96_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "update_temp_mat_96", "role": "address0" }} , 
 	{ "name": "update_temp_mat_96_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_96", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_96_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_96", "role": "q0" }} , 
 	{ "name": "update_temp_mat_97_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "update_temp_mat_97", "role": "address0" }} , 
 	{ "name": "update_temp_mat_97_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_97", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_97_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_97", "role": "q0" }} , 
 	{ "name": "update_temp_mat_98_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "update_temp_mat_98", "role": "address0" }} , 
 	{ "name": "update_temp_mat_98_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_98", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_98_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_98", "role": "q0" }} , 
 	{ "name": "update_temp_mat_99_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "update_temp_mat_99", "role": "address0" }} , 
 	{ "name": "update_temp_mat_99_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_99", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_99_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_99", "role": "q0" }} , 
 	{ "name": "update_temp_mat_100_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "update_temp_mat_100", "role": "address0" }} , 
 	{ "name": "update_temp_mat_100_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_100", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_100_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_100", "role": "q0" }} , 
 	{ "name": "update_temp_mat_101_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "update_temp_mat_101", "role": "address0" }} , 
 	{ "name": "update_temp_mat_101_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_101", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_101_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_101", "role": "q0" }} , 
 	{ "name": "update_temp_mat_102_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "update_temp_mat_102", "role": "address0" }} , 
 	{ "name": "update_temp_mat_102_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_102", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_102_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_102", "role": "q0" }} , 
 	{ "name": "update_temp_mat_103_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "update_temp_mat_103", "role": "address0" }} , 
 	{ "name": "update_temp_mat_103_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_103", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_103_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_103", "role": "q0" }} , 
 	{ "name": "update_temp_mat_104_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "update_temp_mat_104", "role": "address0" }} , 
 	{ "name": "update_temp_mat_104_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_104", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_104_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_104", "role": "q0" }} , 
 	{ "name": "update_temp_mat_105_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "update_temp_mat_105", "role": "address0" }} , 
 	{ "name": "update_temp_mat_105_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_105", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_105_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_105", "role": "q0" }} , 
 	{ "name": "update_temp_mat_106_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "update_temp_mat_106", "role": "address0" }} , 
 	{ "name": "update_temp_mat_106_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_106", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_106_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_106", "role": "q0" }} , 
 	{ "name": "update_temp_mat_107_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "update_temp_mat_107", "role": "address0" }} , 
 	{ "name": "update_temp_mat_107_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_107", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_107_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_107", "role": "q0" }} , 
 	{ "name": "update_temp_mat_108_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "update_temp_mat_108", "role": "address0" }} , 
 	{ "name": "update_temp_mat_108_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_108", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_108_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_108", "role": "q0" }} , 
 	{ "name": "update_temp_mat_109_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "update_temp_mat_109", "role": "address0" }} , 
 	{ "name": "update_temp_mat_109_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_109", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_109_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_109", "role": "q0" }} , 
 	{ "name": "update_temp_mat_110_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "update_temp_mat_110", "role": "address0" }} , 
 	{ "name": "update_temp_mat_110_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_110", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_110_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_110", "role": "q0" }} , 
 	{ "name": "update_temp_mat_111_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "update_temp_mat_111", "role": "address0" }} , 
 	{ "name": "update_temp_mat_111_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_111", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_111_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_111", "role": "q0" }} , 
 	{ "name": "update_temp_mat_112_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "update_temp_mat_112", "role": "address0" }} , 
 	{ "name": "update_temp_mat_112_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_112", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_112_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_112", "role": "q0" }} , 
 	{ "name": "update_temp_mat_113_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "update_temp_mat_113", "role": "address0" }} , 
 	{ "name": "update_temp_mat_113_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_113", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_113_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_113", "role": "q0" }} , 
 	{ "name": "update_temp_mat_114_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "update_temp_mat_114", "role": "address0" }} , 
 	{ "name": "update_temp_mat_114_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_114", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_114_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_114", "role": "q0" }} , 
 	{ "name": "update_temp_mat_115_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "update_temp_mat_115", "role": "address0" }} , 
 	{ "name": "update_temp_mat_115_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_115", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_115_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_115", "role": "q0" }} , 
 	{ "name": "update_temp_mat_116_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "update_temp_mat_116", "role": "address0" }} , 
 	{ "name": "update_temp_mat_116_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_116", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_116_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_116", "role": "q0" }} , 
 	{ "name": "update_temp_mat_117_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "update_temp_mat_117", "role": "address0" }} , 
 	{ "name": "update_temp_mat_117_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_117", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_117_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_117", "role": "q0" }} , 
 	{ "name": "update_temp_mat_118_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "update_temp_mat_118", "role": "address0" }} , 
 	{ "name": "update_temp_mat_118_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_118", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_118_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_118", "role": "q0" }} , 
 	{ "name": "update_temp_mat_119_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "update_temp_mat_119", "role": "address0" }} , 
 	{ "name": "update_temp_mat_119_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_119", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_119_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_119", "role": "q0" }} , 
 	{ "name": "update_temp_mat_120_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "update_temp_mat_120", "role": "address0" }} , 
 	{ "name": "update_temp_mat_120_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_120", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_120_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_120", "role": "q0" }} , 
 	{ "name": "update_temp_mat_121_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "update_temp_mat_121", "role": "address0" }} , 
 	{ "name": "update_temp_mat_121_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_121", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_121_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_121", "role": "q0" }} , 
 	{ "name": "update_temp_mat_122_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "update_temp_mat_122", "role": "address0" }} , 
 	{ "name": "update_temp_mat_122_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_122", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_122_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_122", "role": "q0" }} , 
 	{ "name": "update_temp_mat_123_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "update_temp_mat_123", "role": "address0" }} , 
 	{ "name": "update_temp_mat_123_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_123", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_123_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_123", "role": "q0" }} , 
 	{ "name": "update_temp_mat_124_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "update_temp_mat_124", "role": "address0" }} , 
 	{ "name": "update_temp_mat_124_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_124", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_124_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_124", "role": "q0" }} , 
 	{ "name": "update_temp_mat_125_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "update_temp_mat_125", "role": "address0" }} , 
 	{ "name": "update_temp_mat_125_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_125", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_125_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_125", "role": "q0" }} , 
 	{ "name": "update_temp_mat_126_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "update_temp_mat_126", "role": "address0" }} , 
 	{ "name": "update_temp_mat_126_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_126", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_126_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_126", "role": "q0" }} , 
 	{ "name": "update_temp_mat_127_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "update_temp_mat_127", "role": "address0" }} , 
 	{ "name": "update_temp_mat_127_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "update_temp_mat_127", "role": "ce0" }} , 
 	{ "name": "update_temp_mat_127_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "update_temp_mat_127", "role": "q0" }} , 
 	{ "name": "d_l1_0_load_2", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "d_l1_0_load_2", "role": "default" }} , 
 	{ "name": "d_l1_0_1_load_2", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "d_l1_0_1_load_2", "role": "default" }} , 
 	{ "name": "d_l1_0_2_load_2", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "d_l1_0_2_load_2", "role": "default" }} , 
 	{ "name": "d_l1_0_3_load_2", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "d_l1_0_3_load_2", "role": "default" }} , 
 	{ "name": "d_l1_0_4_load_2", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "d_l1_0_4_load_2", "role": "default" }} , 
 	{ "name": "d_l1_0_5_load_2", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "d_l1_0_5_load_2", "role": "default" }} , 
 	{ "name": "d_l1_0_6_load_2", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "d_l1_0_6_load_2", "role": "default" }} , 
 	{ "name": "d_l1_0_7_load_2", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "d_l1_0_7_load_2", "role": "default" }} , 
 	{ "name": "p_out", "direction": "out", "datatype": "sc_lv", "bitwidth":512, "type": "signal", "bundle":{"name": "p_out", "role": "default" }} , 
 	{ "name": "p_out_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "p_out", "role": "ap_vld" }} , 
 	{ "name": "grp_fu_8485_p_din0", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8485_p_din0", "role": "default" }} , 
 	{ "name": "grp_fu_8485_p_din1", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8485_p_din1", "role": "default" }} , 
 	{ "name": "grp_fu_8485_p_opcode", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "grp_fu_8485_p_opcode", "role": "default" }} , 
 	{ "name": "grp_fu_8485_p_dout0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8485_p_dout0", "role": "default" }} , 
 	{ "name": "grp_fu_8485_p_ce", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "grp_fu_8485_p_ce", "role": "default" }} , 
 	{ "name": "grp_fu_8493_p_din0", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8493_p_din0", "role": "default" }} , 
 	{ "name": "grp_fu_8493_p_din1", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8493_p_din1", "role": "default" }} , 
 	{ "name": "grp_fu_8493_p_opcode", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "grp_fu_8493_p_opcode", "role": "default" }} , 
 	{ "name": "grp_fu_8493_p_dout0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8493_p_dout0", "role": "default" }} , 
 	{ "name": "grp_fu_8493_p_ce", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "grp_fu_8493_p_ce", "role": "default" }} , 
 	{ "name": "grp_fu_8497_p_din0", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8497_p_din0", "role": "default" }} , 
 	{ "name": "grp_fu_8497_p_din1", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8497_p_din1", "role": "default" }} , 
 	{ "name": "grp_fu_8497_p_opcode", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "grp_fu_8497_p_opcode", "role": "default" }} , 
 	{ "name": "grp_fu_8497_p_dout0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8497_p_dout0", "role": "default" }} , 
 	{ "name": "grp_fu_8497_p_ce", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "grp_fu_8497_p_ce", "role": "default" }} , 
 	{ "name": "grp_fu_8501_p_din0", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8501_p_din0", "role": "default" }} , 
 	{ "name": "grp_fu_8501_p_din1", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8501_p_din1", "role": "default" }} , 
 	{ "name": "grp_fu_8501_p_opcode", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "grp_fu_8501_p_opcode", "role": "default" }} , 
 	{ "name": "grp_fu_8501_p_dout0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8501_p_dout0", "role": "default" }} , 
 	{ "name": "grp_fu_8501_p_ce", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "grp_fu_8501_p_ce", "role": "default" }} , 
 	{ "name": "grp_fu_8505_p_din0", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8505_p_din0", "role": "default" }} , 
 	{ "name": "grp_fu_8505_p_din1", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8505_p_din1", "role": "default" }} , 
 	{ "name": "grp_fu_8505_p_opcode", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "grp_fu_8505_p_opcode", "role": "default" }} , 
 	{ "name": "grp_fu_8505_p_dout0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8505_p_dout0", "role": "default" }} , 
 	{ "name": "grp_fu_8505_p_ce", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "grp_fu_8505_p_ce", "role": "default" }} , 
 	{ "name": "grp_fu_8509_p_din0", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8509_p_din0", "role": "default" }} , 
 	{ "name": "grp_fu_8509_p_din1", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8509_p_din1", "role": "default" }} , 
 	{ "name": "grp_fu_8509_p_opcode", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "grp_fu_8509_p_opcode", "role": "default" }} , 
 	{ "name": "grp_fu_8509_p_dout0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8509_p_dout0", "role": "default" }} , 
 	{ "name": "grp_fu_8509_p_ce", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "grp_fu_8509_p_ce", "role": "default" }} , 
 	{ "name": "grp_fu_8513_p_din0", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8513_p_din0", "role": "default" }} , 
 	{ "name": "grp_fu_8513_p_din1", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8513_p_din1", "role": "default" }} , 
 	{ "name": "grp_fu_8513_p_opcode", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "grp_fu_8513_p_opcode", "role": "default" }} , 
 	{ "name": "grp_fu_8513_p_dout0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8513_p_dout0", "role": "default" }} , 
 	{ "name": "grp_fu_8513_p_ce", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "grp_fu_8513_p_ce", "role": "default" }} , 
 	{ "name": "grp_fu_8517_p_din0", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8517_p_din0", "role": "default" }} , 
 	{ "name": "grp_fu_8517_p_din1", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8517_p_din1", "role": "default" }} , 
 	{ "name": "grp_fu_8517_p_opcode", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "grp_fu_8517_p_opcode", "role": "default" }} , 
 	{ "name": "grp_fu_8517_p_dout0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8517_p_dout0", "role": "default" }} , 
 	{ "name": "grp_fu_8517_p_ce", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "grp_fu_8517_p_ce", "role": "default" }} , 
 	{ "name": "grp_fu_8521_p_din0", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8521_p_din0", "role": "default" }} , 
 	{ "name": "grp_fu_8521_p_din1", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8521_p_din1", "role": "default" }} , 
 	{ "name": "grp_fu_8521_p_opcode", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "grp_fu_8521_p_opcode", "role": "default" }} , 
 	{ "name": "grp_fu_8521_p_dout0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8521_p_dout0", "role": "default" }} , 
 	{ "name": "grp_fu_8521_p_ce", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "grp_fu_8521_p_ce", "role": "default" }} , 
 	{ "name": "grp_fu_8525_p_din0", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8525_p_din0", "role": "default" }} , 
 	{ "name": "grp_fu_8525_p_din1", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8525_p_din1", "role": "default" }} , 
 	{ "name": "grp_fu_8525_p_opcode", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "grp_fu_8525_p_opcode", "role": "default" }} , 
 	{ "name": "grp_fu_8525_p_dout0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8525_p_dout0", "role": "default" }} , 
 	{ "name": "grp_fu_8525_p_ce", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "grp_fu_8525_p_ce", "role": "default" }} , 
 	{ "name": "grp_fu_8529_p_din0", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8529_p_din0", "role": "default" }} , 
 	{ "name": "grp_fu_8529_p_din1", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8529_p_din1", "role": "default" }} , 
 	{ "name": "grp_fu_8529_p_opcode", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "grp_fu_8529_p_opcode", "role": "default" }} , 
 	{ "name": "grp_fu_8529_p_dout0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8529_p_dout0", "role": "default" }} , 
 	{ "name": "grp_fu_8529_p_ce", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "grp_fu_8529_p_ce", "role": "default" }} , 
 	{ "name": "grp_fu_8581_p_din0", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8581_p_din0", "role": "default" }} , 
 	{ "name": "grp_fu_8581_p_din1", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8581_p_din1", "role": "default" }} , 
 	{ "name": "grp_fu_8581_p_dout0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8581_p_dout0", "role": "default" }} , 
 	{ "name": "grp_fu_8581_p_ce", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "grp_fu_8581_p_ce", "role": "default" }} , 
 	{ "name": "grp_fu_8585_p_din0", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8585_p_din0", "role": "default" }} , 
 	{ "name": "grp_fu_8585_p_din1", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8585_p_din1", "role": "default" }} , 
 	{ "name": "grp_fu_8585_p_dout0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8585_p_dout0", "role": "default" }} , 
 	{ "name": "grp_fu_8585_p_ce", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "grp_fu_8585_p_ce", "role": "default" }} , 
 	{ "name": "grp_fu_8589_p_din0", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8589_p_din0", "role": "default" }} , 
 	{ "name": "grp_fu_8589_p_din1", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8589_p_din1", "role": "default" }} , 
 	{ "name": "grp_fu_8589_p_dout0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8589_p_dout0", "role": "default" }} , 
 	{ "name": "grp_fu_8589_p_ce", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "grp_fu_8589_p_ce", "role": "default" }} , 
 	{ "name": "grp_fu_8593_p_din0", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8593_p_din0", "role": "default" }} , 
 	{ "name": "grp_fu_8593_p_din1", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8593_p_din1", "role": "default" }} , 
 	{ "name": "grp_fu_8593_p_dout0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8593_p_dout0", "role": "default" }} , 
 	{ "name": "grp_fu_8593_p_ce", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "grp_fu_8593_p_ce", "role": "default" }} , 
 	{ "name": "grp_fu_8597_p_din0", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8597_p_din0", "role": "default" }} , 
 	{ "name": "grp_fu_8597_p_din1", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8597_p_din1", "role": "default" }} , 
 	{ "name": "grp_fu_8597_p_dout0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8597_p_dout0", "role": "default" }} , 
 	{ "name": "grp_fu_8597_p_ce", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "grp_fu_8597_p_ce", "role": "default" }} , 
 	{ "name": "grp_fu_8601_p_din0", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8601_p_din0", "role": "default" }} , 
 	{ "name": "grp_fu_8601_p_din1", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8601_p_din1", "role": "default" }} , 
 	{ "name": "grp_fu_8601_p_dout0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8601_p_dout0", "role": "default" }} , 
 	{ "name": "grp_fu_8601_p_ce", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "grp_fu_8601_p_ce", "role": "default" }} , 
 	{ "name": "grp_fu_8605_p_din0", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8605_p_din0", "role": "default" }} , 
 	{ "name": "grp_fu_8605_p_din1", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8605_p_din1", "role": "default" }} , 
 	{ "name": "grp_fu_8605_p_dout0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8605_p_dout0", "role": "default" }} , 
 	{ "name": "grp_fu_8605_p_ce", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "grp_fu_8605_p_ce", "role": "default" }} , 
 	{ "name": "grp_fu_8609_p_din0", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8609_p_din0", "role": "default" }} , 
 	{ "name": "grp_fu_8609_p_din1", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8609_p_din1", "role": "default" }} , 
 	{ "name": "grp_fu_8609_p_dout0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8609_p_dout0", "role": "default" }} , 
 	{ "name": "grp_fu_8609_p_ce", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "grp_fu_8609_p_ce", "role": "default" }} , 
 	{ "name": "grp_fu_8613_p_din0", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8613_p_din0", "role": "default" }} , 
 	{ "name": "grp_fu_8613_p_din1", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8613_p_din1", "role": "default" }} , 
 	{ "name": "grp_fu_8613_p_dout0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8613_p_dout0", "role": "default" }} , 
 	{ "name": "grp_fu_8613_p_ce", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "grp_fu_8613_p_ce", "role": "default" }} , 
 	{ "name": "grp_fu_8617_p_din0", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8617_p_din0", "role": "default" }} , 
 	{ "name": "grp_fu_8617_p_din1", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8617_p_din1", "role": "default" }} , 
 	{ "name": "grp_fu_8617_p_dout0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8617_p_dout0", "role": "default" }} , 
 	{ "name": "grp_fu_8617_p_ce", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "grp_fu_8617_p_ce", "role": "default" }} , 
 	{ "name": "grp_fu_8621_p_din0", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8621_p_din0", "role": "default" }} , 
 	{ "name": "grp_fu_8621_p_din1", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8621_p_din1", "role": "default" }} , 
 	{ "name": "grp_fu_8621_p_dout0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "grp_fu_8621_p_dout0", "role": "default" }} , 
 	{ "name": "grp_fu_8621_p_ce", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "grp_fu_8621_p_ce", "role": "default" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2"],
		"CDFG" : "accelerator_Pipeline_VITIS_LOOP_323_16",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1", "real_start" : "0",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "61", "EstimateLatencyMax" : "61",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"IsBlackBox" : "0",
		"Port" : [
			{"Name" : "biases_l1_load", "Type" : "None", "Direction" : "I"},
			{"Name" : "weights_l1", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "update_temp_mat_64", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_65", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_66", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_67", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_68", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_69", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_70", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_71", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_72", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_73", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_74", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_75", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_76", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_77", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_78", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_79", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_80", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_81", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_82", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_83", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_84", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_85", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_86", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_87", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_88", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_89", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_90", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_91", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_92", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_93", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_94", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_95", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_96", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_97", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_98", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_99", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_100", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_101", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_102", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_103", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_104", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_105", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_106", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_107", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_108", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_109", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_110", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_111", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_112", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_113", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_114", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_115", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_116", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_117", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_118", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_119", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_120", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_121", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_122", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_123", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_124", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_125", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_126", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "update_temp_mat_127", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "d_l1_0_load_2", "Type" : "None", "Direction" : "I"},
			{"Name" : "d_l1_0_1_load_2", "Type" : "None", "Direction" : "I"},
			{"Name" : "d_l1_0_2_load_2", "Type" : "None", "Direction" : "I"},
			{"Name" : "d_l1_0_3_load_2", "Type" : "None", "Direction" : "I"},
			{"Name" : "d_l1_0_4_load_2", "Type" : "None", "Direction" : "I"},
			{"Name" : "d_l1_0_5_load_2", "Type" : "None", "Direction" : "I"},
			{"Name" : "d_l1_0_6_load_2", "Type" : "None", "Direction" : "I"},
			{"Name" : "d_l1_0_7_load_2", "Type" : "None", "Direction" : "I"},
			{"Name" : "p_out", "Type" : "Vld", "Direction" : "O"}],
		"Loop" : [
			{"Name" : "VITIS_LOOP_323_1", "PipelineType" : "UPC",
				"LoopDec" : {"FSMBitwidth" : "6", "FirstState" : "ap_ST_fsm_pp0_stage0", "FirstStateIter" : "ap_enable_reg_pp0_iter0", "FirstStateBlock" : "ap_block_pp0_stage0_subdone", "LastState" : "ap_ST_fsm_pp0_stage5", "LastStateIter" : "ap_enable_reg_pp0_iter2", "LastStateBlock" : "ap_block_pp0_stage5_subdone", "QuitState" : "ap_ST_fsm_pp0_stage5", "QuitStateIter" : "ap_enable_reg_pp0_iter2", "QuitStateBlock" : "ap_block_pp0_stage5_subdone", "OneDepthLoop" : "0", "has_ap_ctrl" : "1", "has_continue" : "0"}}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.sparsemux_17_3_64_1_1_U3771", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.flow_control_loop_pipe_sequential_init_U", "Parent" : "0"}]}


set ArgLastReadFirstWriteLatency {
	accelerator_Pipeline_VITIS_LOOP_323_16 {
		biases_l1_load {Type I LastRead 0 FirstWrite -1}
		weights_l1 {Type IO LastRead 0 FirstWrite 17}
		update_temp_mat_64 {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_65 {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_66 {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_67 {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_68 {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_69 {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_70 {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_71 {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_72 {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_73 {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_74 {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_75 {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_76 {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_77 {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_78 {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_79 {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_80 {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_81 {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_82 {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_83 {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_84 {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_85 {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_86 {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_87 {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_88 {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_89 {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_90 {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_91 {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_92 {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_93 {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_94 {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_95 {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_96 {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_97 {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_98 {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_99 {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_100 {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_101 {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_102 {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_103 {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_104 {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_105 {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_106 {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_107 {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_108 {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_109 {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_110 {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_111 {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_112 {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_113 {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_114 {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_115 {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_116 {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_117 {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_118 {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_119 {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_120 {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_121 {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_122 {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_123 {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_124 {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_125 {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_126 {Type I LastRead 0 FirstWrite -1}
		update_temp_mat_127 {Type I LastRead 0 FirstWrite -1}
		d_l1_0_load_2 {Type I LastRead 0 FirstWrite -1}
		d_l1_0_1_load_2 {Type I LastRead 0 FirstWrite -1}
		d_l1_0_2_load_2 {Type I LastRead 0 FirstWrite -1}
		d_l1_0_3_load_2 {Type I LastRead 0 FirstWrite -1}
		d_l1_0_4_load_2 {Type I LastRead 0 FirstWrite -1}
		d_l1_0_5_load_2 {Type I LastRead 0 FirstWrite -1}
		d_l1_0_6_load_2 {Type I LastRead 0 FirstWrite -1}
		d_l1_0_7_load_2 {Type I LastRead 0 FirstWrite -1}
		p_out {Type O LastRead -1 FirstWrite 11}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "61", "Max" : "61"}
	, {"Name" : "Interval", "Min" : "61", "Max" : "61"}
]}

set PipelineEnableSignalInfo {[
	{"Pipeline" : "0", "EnableSignal" : "ap_enable_pp0"}
]}

set Spec2ImplPortList { 
	biases_l1_load { ap_none {  { biases_l1_load in_data 0 512 } } }
	weights_l1 { ap_memory {  { weights_l1_address0 mem_address 1 3 }  { weights_l1_ce0 mem_ce 1 1 }  { weights_l1_we0 mem_we 1 1 }  { weights_l1_d0 mem_din 1 4096 }  { weights_l1_q0 mem_dout 0 4096 } } }
	update_temp_mat_64 { ap_memory {  { update_temp_mat_64_address0 mem_address 1 3 }  { update_temp_mat_64_ce0 mem_ce 1 1 }  { update_temp_mat_64_q0 mem_dout 0 64 } } }
	update_temp_mat_65 { ap_memory {  { update_temp_mat_65_address0 mem_address 1 3 }  { update_temp_mat_65_ce0 mem_ce 1 1 }  { update_temp_mat_65_q0 mem_dout 0 64 } } }
	update_temp_mat_66 { ap_memory {  { update_temp_mat_66_address0 mem_address 1 3 }  { update_temp_mat_66_ce0 mem_ce 1 1 }  { update_temp_mat_66_q0 mem_dout 0 64 } } }
	update_temp_mat_67 { ap_memory {  { update_temp_mat_67_address0 mem_address 1 3 }  { update_temp_mat_67_ce0 mem_ce 1 1 }  { update_temp_mat_67_q0 mem_dout 0 64 } } }
	update_temp_mat_68 { ap_memory {  { update_temp_mat_68_address0 mem_address 1 3 }  { update_temp_mat_68_ce0 mem_ce 1 1 }  { update_temp_mat_68_q0 mem_dout 0 64 } } }
	update_temp_mat_69 { ap_memory {  { update_temp_mat_69_address0 mem_address 1 3 }  { update_temp_mat_69_ce0 mem_ce 1 1 }  { update_temp_mat_69_q0 mem_dout 0 64 } } }
	update_temp_mat_70 { ap_memory {  { update_temp_mat_70_address0 mem_address 1 3 }  { update_temp_mat_70_ce0 mem_ce 1 1 }  { update_temp_mat_70_q0 mem_dout 0 64 } } }
	update_temp_mat_71 { ap_memory {  { update_temp_mat_71_address0 mem_address 1 3 }  { update_temp_mat_71_ce0 mem_ce 1 1 }  { update_temp_mat_71_q0 mem_dout 0 64 } } }
	update_temp_mat_72 { ap_memory {  { update_temp_mat_72_address0 mem_address 1 3 }  { update_temp_mat_72_ce0 mem_ce 1 1 }  { update_temp_mat_72_q0 mem_dout 0 64 } } }
	update_temp_mat_73 { ap_memory {  { update_temp_mat_73_address0 mem_address 1 3 }  { update_temp_mat_73_ce0 mem_ce 1 1 }  { update_temp_mat_73_q0 mem_dout 0 64 } } }
	update_temp_mat_74 { ap_memory {  { update_temp_mat_74_address0 mem_address 1 3 }  { update_temp_mat_74_ce0 mem_ce 1 1 }  { update_temp_mat_74_q0 mem_dout 0 64 } } }
	update_temp_mat_75 { ap_memory {  { update_temp_mat_75_address0 mem_address 1 3 }  { update_temp_mat_75_ce0 mem_ce 1 1 }  { update_temp_mat_75_q0 mem_dout 0 64 } } }
	update_temp_mat_76 { ap_memory {  { update_temp_mat_76_address0 mem_address 1 3 }  { update_temp_mat_76_ce0 mem_ce 1 1 }  { update_temp_mat_76_q0 mem_dout 0 64 } } }
	update_temp_mat_77 { ap_memory {  { update_temp_mat_77_address0 mem_address 1 3 }  { update_temp_mat_77_ce0 mem_ce 1 1 }  { update_temp_mat_77_q0 mem_dout 0 64 } } }
	update_temp_mat_78 { ap_memory {  { update_temp_mat_78_address0 mem_address 1 3 }  { update_temp_mat_78_ce0 mem_ce 1 1 }  { update_temp_mat_78_q0 mem_dout 0 64 } } }
	update_temp_mat_79 { ap_memory {  { update_temp_mat_79_address0 mem_address 1 3 }  { update_temp_mat_79_ce0 mem_ce 1 1 }  { update_temp_mat_79_q0 mem_dout 0 64 } } }
	update_temp_mat_80 { ap_memory {  { update_temp_mat_80_address0 mem_address 1 3 }  { update_temp_mat_80_ce0 mem_ce 1 1 }  { update_temp_mat_80_q0 mem_dout 0 64 } } }
	update_temp_mat_81 { ap_memory {  { update_temp_mat_81_address0 mem_address 1 3 }  { update_temp_mat_81_ce0 mem_ce 1 1 }  { update_temp_mat_81_q0 mem_dout 0 64 } } }
	update_temp_mat_82 { ap_memory {  { update_temp_mat_82_address0 mem_address 1 3 }  { update_temp_mat_82_ce0 mem_ce 1 1 }  { update_temp_mat_82_q0 mem_dout 0 64 } } }
	update_temp_mat_83 { ap_memory {  { update_temp_mat_83_address0 mem_address 1 3 }  { update_temp_mat_83_ce0 mem_ce 1 1 }  { update_temp_mat_83_q0 mem_dout 0 64 } } }
	update_temp_mat_84 { ap_memory {  { update_temp_mat_84_address0 mem_address 1 3 }  { update_temp_mat_84_ce0 mem_ce 1 1 }  { update_temp_mat_84_q0 mem_dout 0 64 } } }
	update_temp_mat_85 { ap_memory {  { update_temp_mat_85_address0 mem_address 1 3 }  { update_temp_mat_85_ce0 mem_ce 1 1 }  { update_temp_mat_85_q0 mem_dout 0 64 } } }
	update_temp_mat_86 { ap_memory {  { update_temp_mat_86_address0 mem_address 1 3 }  { update_temp_mat_86_ce0 mem_ce 1 1 }  { update_temp_mat_86_q0 mem_dout 0 64 } } }
	update_temp_mat_87 { ap_memory {  { update_temp_mat_87_address0 mem_address 1 3 }  { update_temp_mat_87_ce0 mem_ce 1 1 }  { update_temp_mat_87_q0 mem_dout 0 64 } } }
	update_temp_mat_88 { ap_memory {  { update_temp_mat_88_address0 mem_address 1 3 }  { update_temp_mat_88_ce0 mem_ce 1 1 }  { update_temp_mat_88_q0 mem_dout 0 64 } } }
	update_temp_mat_89 { ap_memory {  { update_temp_mat_89_address0 mem_address 1 3 }  { update_temp_mat_89_ce0 mem_ce 1 1 }  { update_temp_mat_89_q0 mem_dout 0 64 } } }
	update_temp_mat_90 { ap_memory {  { update_temp_mat_90_address0 mem_address 1 3 }  { update_temp_mat_90_ce0 mem_ce 1 1 }  { update_temp_mat_90_q0 mem_dout 0 64 } } }
	update_temp_mat_91 { ap_memory {  { update_temp_mat_91_address0 mem_address 1 3 }  { update_temp_mat_91_ce0 mem_ce 1 1 }  { update_temp_mat_91_q0 mem_dout 0 64 } } }
	update_temp_mat_92 { ap_memory {  { update_temp_mat_92_address0 mem_address 1 3 }  { update_temp_mat_92_ce0 mem_ce 1 1 }  { update_temp_mat_92_q0 mem_dout 0 64 } } }
	update_temp_mat_93 { ap_memory {  { update_temp_mat_93_address0 mem_address 1 3 }  { update_temp_mat_93_ce0 mem_ce 1 1 }  { update_temp_mat_93_q0 mem_dout 0 64 } } }
	update_temp_mat_94 { ap_memory {  { update_temp_mat_94_address0 mem_address 1 3 }  { update_temp_mat_94_ce0 mem_ce 1 1 }  { update_temp_mat_94_q0 mem_dout 0 64 } } }
	update_temp_mat_95 { ap_memory {  { update_temp_mat_95_address0 mem_address 1 3 }  { update_temp_mat_95_ce0 mem_ce 1 1 }  { update_temp_mat_95_q0 mem_dout 0 64 } } }
	update_temp_mat_96 { ap_memory {  { update_temp_mat_96_address0 mem_address 1 3 }  { update_temp_mat_96_ce0 mem_ce 1 1 }  { update_temp_mat_96_q0 mem_dout 0 64 } } }
	update_temp_mat_97 { ap_memory {  { update_temp_mat_97_address0 mem_address 1 3 }  { update_temp_mat_97_ce0 mem_ce 1 1 }  { update_temp_mat_97_q0 mem_dout 0 64 } } }
	update_temp_mat_98 { ap_memory {  { update_temp_mat_98_address0 mem_address 1 3 }  { update_temp_mat_98_ce0 mem_ce 1 1 }  { update_temp_mat_98_q0 mem_dout 0 64 } } }
	update_temp_mat_99 { ap_memory {  { update_temp_mat_99_address0 mem_address 1 3 }  { update_temp_mat_99_ce0 mem_ce 1 1 }  { update_temp_mat_99_q0 mem_dout 0 64 } } }
	update_temp_mat_100 { ap_memory {  { update_temp_mat_100_address0 mem_address 1 3 }  { update_temp_mat_100_ce0 mem_ce 1 1 }  { update_temp_mat_100_q0 mem_dout 0 64 } } }
	update_temp_mat_101 { ap_memory {  { update_temp_mat_101_address0 mem_address 1 3 }  { update_temp_mat_101_ce0 mem_ce 1 1 }  { update_temp_mat_101_q0 mem_dout 0 64 } } }
	update_temp_mat_102 { ap_memory {  { update_temp_mat_102_address0 mem_address 1 3 }  { update_temp_mat_102_ce0 mem_ce 1 1 }  { update_temp_mat_102_q0 mem_dout 0 64 } } }
	update_temp_mat_103 { ap_memory {  { update_temp_mat_103_address0 mem_address 1 3 }  { update_temp_mat_103_ce0 mem_ce 1 1 }  { update_temp_mat_103_q0 mem_dout 0 64 } } }
	update_temp_mat_104 { ap_memory {  { update_temp_mat_104_address0 mem_address 1 3 }  { update_temp_mat_104_ce0 mem_ce 1 1 }  { update_temp_mat_104_q0 mem_dout 0 64 } } }
	update_temp_mat_105 { ap_memory {  { update_temp_mat_105_address0 mem_address 1 3 }  { update_temp_mat_105_ce0 mem_ce 1 1 }  { update_temp_mat_105_q0 mem_dout 0 64 } } }
	update_temp_mat_106 { ap_memory {  { update_temp_mat_106_address0 mem_address 1 3 }  { update_temp_mat_106_ce0 mem_ce 1 1 }  { update_temp_mat_106_q0 mem_dout 0 64 } } }
	update_temp_mat_107 { ap_memory {  { update_temp_mat_107_address0 mem_address 1 3 }  { update_temp_mat_107_ce0 mem_ce 1 1 }  { update_temp_mat_107_q0 mem_dout 0 64 } } }
	update_temp_mat_108 { ap_memory {  { update_temp_mat_108_address0 mem_address 1 3 }  { update_temp_mat_108_ce0 mem_ce 1 1 }  { update_temp_mat_108_q0 mem_dout 0 64 } } }
	update_temp_mat_109 { ap_memory {  { update_temp_mat_109_address0 mem_address 1 3 }  { update_temp_mat_109_ce0 mem_ce 1 1 }  { update_temp_mat_109_q0 mem_dout 0 64 } } }
	update_temp_mat_110 { ap_memory {  { update_temp_mat_110_address0 mem_address 1 3 }  { update_temp_mat_110_ce0 mem_ce 1 1 }  { update_temp_mat_110_q0 mem_dout 0 64 } } }
	update_temp_mat_111 { ap_memory {  { update_temp_mat_111_address0 mem_address 1 3 }  { update_temp_mat_111_ce0 mem_ce 1 1 }  { update_temp_mat_111_q0 mem_dout 0 64 } } }
	update_temp_mat_112 { ap_memory {  { update_temp_mat_112_address0 mem_address 1 3 }  { update_temp_mat_112_ce0 mem_ce 1 1 }  { update_temp_mat_112_q0 mem_dout 0 64 } } }
	update_temp_mat_113 { ap_memory {  { update_temp_mat_113_address0 mem_address 1 3 }  { update_temp_mat_113_ce0 mem_ce 1 1 }  { update_temp_mat_113_q0 mem_dout 0 64 } } }
	update_temp_mat_114 { ap_memory {  { update_temp_mat_114_address0 mem_address 1 3 }  { update_temp_mat_114_ce0 mem_ce 1 1 }  { update_temp_mat_114_q0 mem_dout 0 64 } } }
	update_temp_mat_115 { ap_memory {  { update_temp_mat_115_address0 mem_address 1 3 }  { update_temp_mat_115_ce0 mem_ce 1 1 }  { update_temp_mat_115_q0 mem_dout 0 64 } } }
	update_temp_mat_116 { ap_memory {  { update_temp_mat_116_address0 mem_address 1 3 }  { update_temp_mat_116_ce0 mem_ce 1 1 }  { update_temp_mat_116_q0 mem_dout 0 64 } } }
	update_temp_mat_117 { ap_memory {  { update_temp_mat_117_address0 mem_address 1 3 }  { update_temp_mat_117_ce0 mem_ce 1 1 }  { update_temp_mat_117_q0 mem_dout 0 64 } } }
	update_temp_mat_118 { ap_memory {  { update_temp_mat_118_address0 mem_address 1 3 }  { update_temp_mat_118_ce0 mem_ce 1 1 }  { update_temp_mat_118_q0 mem_dout 0 64 } } }
	update_temp_mat_119 { ap_memory {  { update_temp_mat_119_address0 mem_address 1 3 }  { update_temp_mat_119_ce0 mem_ce 1 1 }  { update_temp_mat_119_q0 mem_dout 0 64 } } }
	update_temp_mat_120 { ap_memory {  { update_temp_mat_120_address0 mem_address 1 3 }  { update_temp_mat_120_ce0 mem_ce 1 1 }  { update_temp_mat_120_q0 mem_dout 0 64 } } }
	update_temp_mat_121 { ap_memory {  { update_temp_mat_121_address0 mem_address 1 3 }  { update_temp_mat_121_ce0 mem_ce 1 1 }  { update_temp_mat_121_q0 mem_dout 0 64 } } }
	update_temp_mat_122 { ap_memory {  { update_temp_mat_122_address0 mem_address 1 3 }  { update_temp_mat_122_ce0 mem_ce 1 1 }  { update_temp_mat_122_q0 mem_dout 0 64 } } }
	update_temp_mat_123 { ap_memory {  { update_temp_mat_123_address0 mem_address 1 3 }  { update_temp_mat_123_ce0 mem_ce 1 1 }  { update_temp_mat_123_q0 mem_dout 0 64 } } }
	update_temp_mat_124 { ap_memory {  { update_temp_mat_124_address0 mem_address 1 3 }  { update_temp_mat_124_ce0 mem_ce 1 1 }  { update_temp_mat_124_q0 mem_dout 0 64 } } }
	update_temp_mat_125 { ap_memory {  { update_temp_mat_125_address0 mem_address 1 3 }  { update_temp_mat_125_ce0 mem_ce 1 1 }  { update_temp_mat_125_q0 mem_dout 0 64 } } }
	update_temp_mat_126 { ap_memory {  { update_temp_mat_126_address0 mem_address 1 3 }  { update_temp_mat_126_ce0 mem_ce 1 1 }  { update_temp_mat_126_q0 mem_dout 0 64 } } }
	update_temp_mat_127 { ap_memory {  { update_temp_mat_127_address0 mem_address 1 3 }  { update_temp_mat_127_ce0 mem_ce 1 1 }  { update_temp_mat_127_q0 mem_dout 0 64 } } }
	d_l1_0_load_2 { ap_none {  { d_l1_0_load_2 in_data 0 64 } } }
	d_l1_0_1_load_2 { ap_none {  { d_l1_0_1_load_2 in_data 0 64 } } }
	d_l1_0_2_load_2 { ap_none {  { d_l1_0_2_load_2 in_data 0 64 } } }
	d_l1_0_3_load_2 { ap_none {  { d_l1_0_3_load_2 in_data 0 64 } } }
	d_l1_0_4_load_2 { ap_none {  { d_l1_0_4_load_2 in_data 0 64 } } }
	d_l1_0_5_load_2 { ap_none {  { d_l1_0_5_load_2 in_data 0 64 } } }
	d_l1_0_6_load_2 { ap_none {  { d_l1_0_6_load_2 in_data 0 64 } } }
	d_l1_0_7_load_2 { ap_none {  { d_l1_0_7_load_2 in_data 0 64 } } }
	p_out { ap_vld {  { p_out out_data 1 512 }  { p_out_ap_vld out_vld 1 1 } } }
}
