#Build: Fabric Compiler 2022.2-SP6.4, Build 146967, Jan 31 01:39 2024
#Install: D:\pds\PDS_2022.2-SP6.4\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.19045
#Hostname: LAPTOP-IN7AKH45
Generated by Fabric Compiler (version 2022.2-SP6.4 build 146967) at Thu Nov  6 16:23:18 2025
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {iic_tx_sda} LOC=P18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {iic_tx_sda} LOC=P18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_clk} LOC=T10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {ad_clk} LOC=T10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_clk_2} LOC=AB13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/LENOVO/Desktop/backup3/device_map/ad_da_hdmi_top.pcf(line number: 5)] | Port ad_clk_2 has been placed at location AB13, whose type is share pin.
Executing : def_port {ad_clk_2} LOC=AB13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {iic_tx_scl} LOC=P17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {iic_tx_scl} LOC=P17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led_int} LOC=B2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led_int} LOC=B2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led_thre} LOC=F8 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2009: led_thre is lack of SLEW, OUTPUT or INOUT PORT had better set SLEW, the optional value is {SLOW, FAST}.
C: ConstraintEditor-2009: led_thre is lack of DRIVE, OUTPUT or INOUT PORT had better set DRIVE, the optional value is {8, 4, 12, 16, 24}.
Executing : def_port {led_thre} LOC=F8 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {led_thre_2} LOC=F7 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led_thre_2} LOC=F7 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {rstn_out} LOC=R17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {rstn_out} LOC=R17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {vout_clk} LOC=M22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/LENOVO/Desktop/backup3/device_map/ad_da_hdmi_top.pcf(line number: 11)] | Port vout_clk has been placed at location M22, whose type is share pin.
Executing : def_port {vout_clk} LOC=M22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {vout_data[0]} LOC=V21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {vout_data[0]} LOC=V21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {vout_data[1]} LOC=V22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {vout_data[1]} LOC=V22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {vout_data[2]} LOC=T21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/LENOVO/Desktop/backup3/device_map/ad_da_hdmi_top.pcf(line number: 14)] | Port vout_data[2] has been placed at location T21, whose type is share pin.
Executing : def_port {vout_data[2]} LOC=T21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {vout_data[3]} LOC=T22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {vout_data[3]} LOC=T22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {vout_data[4]} LOC=R20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/LENOVO/Desktop/backup3/device_map/ad_da_hdmi_top.pcf(line number: 16)] | Port vout_data[4] has been placed at location R20, whose type is share pin.
Executing : def_port {vout_data[4]} LOC=R20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {vout_data[5]} LOC=R22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/LENOVO/Desktop/backup3/device_map/ad_da_hdmi_top.pcf(line number: 17)] | Port vout_data[5] has been placed at location R22, whose type is share pin.
Executing : def_port {vout_data[5]} LOC=R22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {vout_data[6]} LOC=R19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {vout_data[6]} LOC=R19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {vout_data[7]} LOC=P19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {vout_data[7]} LOC=P19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {vout_data[8]} LOC=M21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/LENOVO/Desktop/backup3/device_map/ad_da_hdmi_top.pcf(line number: 20)] | Port vout_data[8] has been placed at location M21, whose type is share pin.
Executing : def_port {vout_data[8]} LOC=M21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {vout_data[9]} LOC=M17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {vout_data[9]} LOC=M17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {vout_data[10]} LOC=M18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {vout_data[10]} LOC=M18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {vout_data[11]} LOC=M16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {vout_data[11]} LOC=M16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {vout_data[12]} LOC=N15 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {vout_data[12]} LOC=N15 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {vout_data[13]} LOC=L19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/LENOVO/Desktop/backup3/device_map/ad_da_hdmi_top.pcf(line number: 25)] | Port vout_data[13] has been placed at location L19, whose type is share pin.
Executing : def_port {vout_data[13]} LOC=L19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {vout_data[14]} LOC=K20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/LENOVO/Desktop/backup3/device_map/ad_da_hdmi_top.pcf(line number: 26)] | Port vout_data[14] has been placed at location K20, whose type is share pin.
Executing : def_port {vout_data[14]} LOC=K20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {vout_data[15]} LOC=L17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/LENOVO/Desktop/backup3/device_map/ad_da_hdmi_top.pcf(line number: 27)] | Port vout_data[15] has been placed at location L17, whose type is share pin.
Executing : def_port {vout_data[15]} LOC=L17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {vout_data[16]} LOC=K17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/LENOVO/Desktop/backup3/device_map/ad_da_hdmi_top.pcf(line number: 28)] | Port vout_data[16] has been placed at location K17, whose type is share pin.
Executing : def_port {vout_data[16]} LOC=K17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {vout_data[17]} LOC=N19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {vout_data[17]} LOC=N19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {vout_data[18]} LOC=J22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {vout_data[18]} LOC=J22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {vout_data[19]} LOC=J20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {vout_data[19]} LOC=J20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {vout_data[20]} LOC=K22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {vout_data[20]} LOC=K22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {vout_data[21]} LOC=H21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/LENOVO/Desktop/backup3/device_map/ad_da_hdmi_top.pcf(line number: 33)] | Port vout_data[21] has been placed at location H21, whose type is share pin.
Executing : def_port {vout_data[21]} LOC=H21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {vout_data[22]} LOC=H22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/LENOVO/Desktop/backup3/device_map/ad_da_hdmi_top.pcf(line number: 34)] | Port vout_data[22] has been placed at location H22, whose type is share pin.
Executing : def_port {vout_data[22]} LOC=H22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {vout_data[23]} LOC=H19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/LENOVO/Desktop/backup3/device_map/ad_da_hdmi_top.pcf(line number: 35)] | Port vout_data[23] has been placed at location H19, whose type is share pin.
Executing : def_port {vout_data[23]} LOC=H19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {vout_de} LOC=Y22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {vout_de} LOC=Y22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {vout_hs} LOC=Y21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {vout_hs} LOC=Y21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {vout_vs} LOC=W20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {vout_vs} LOC=W20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_data_1[0]} LOC=AB9 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data_1[0]} LOC=AB9 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data_1[1]} LOC=Y9 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data_1[1]} LOC=Y9 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data_1[2]} LOC=V9 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data_1[2]} LOC=V9 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data_1[3]} LOC=U9 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data_1[3]} LOC=U9 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data_1[4]} LOC=U8 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data_1[4]} LOC=U8 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data_1[5]} LOC=T8 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data_1[5]} LOC=T8 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data_1[6]} LOC=W8 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data_1[6]} LOC=W8 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data_1[7]} LOC=V7 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data_1[7]} LOC=V7 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data_1[8]} LOC=AB8 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data_1[8]} LOC=AB8 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data_1[9]} LOC=AA8 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data_1[9]} LOC=AA8 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data_1[10]} LOC=Y6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data_1[10]} LOC=Y6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data_1[11]} LOC=W6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data_1[11]} LOC=W6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data_1[12]} LOC=AB5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/LENOVO/Desktop/backup3/device_map/ad_da_hdmi_top.pcf(line number: 51)] | Port ad_data_1[12] has been placed at location AB5, whose type is share pin.
Executing : def_port {ad_data_1[12]} LOC=AB5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data_1[13]} LOC=Y5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/LENOVO/Desktop/backup3/device_map/ad_da_hdmi_top.pcf(line number: 52)] | Port ad_data_1[13] has been placed at location Y5, whose type is share pin.
Executing : def_port {ad_data_1[13]} LOC=Y5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data_1[14]} LOC=AB4 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data_1[14]} LOC=AB4 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data_1[15]} LOC=AA4 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data_1[15]} LOC=AA4 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data_2[0]} LOC=Y13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/LENOVO/Desktop/backup3/device_map/ad_da_hdmi_top.pcf(line number: 55)] | Port ad_data_2[0] has been placed at location Y13, whose type is share pin.
Executing : def_port {ad_data_2[0]} LOC=Y13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data_2[1]} LOC=AB11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data_2[1]} LOC=AB11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data_2[2]} LOC=Y11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data_2[2]} LOC=Y11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data_2[3]} LOC=W11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data_2[3]} LOC=W11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data_2[4]} LOC=V11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data_2[4]} LOC=V11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data_2[5]} LOC=AB10 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data_2[5]} LOC=AB10 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data_2[6]} LOC=AA10 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data_2[6]} LOC=AA10 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data_2[7]} LOC=Y10 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data_2[7]} LOC=Y10 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data_2[8]} LOC=W10 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data_2[8]} LOC=W10 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data_2[9]} LOC=T11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data_2[9]} LOC=T11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data_2[10]} LOC=R11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data_2[10]} LOC=R11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data_2[11]} LOC=Y12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data_2[11]} LOC=Y12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data_2[12]} LOC=W12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data_2[12]} LOC=W12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data_2[13]} LOC=U12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data_2[13]} LOC=U12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data_2[14]} LOC=T12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data_2[14]} LOC=T12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data_2[15]} LOC=U10 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data_2[15]} LOC=U10 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {button_phase} LOC=K16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {button_phase} LOC=K16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {clk_50M} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {clk_50M} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {key_thre_down} LOC=L15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {key_thre_down} LOC=L15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {key_thre_up} LOC=J17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {key_thre_up} LOC=J17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {rst_n} LOC=K18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/LENOVO/Desktop/backup3/device_map/ad_da_hdmi_top.pcf(line number: 75)] | Port rst_n has been placed at location K18, whose type is share pin.
Executing : def_port {rst_n} LOC=K18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {uatx} LOC=R8 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {uatx} LOC=R8 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Constraint check end.
I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
I: Infer DRM group, base inst: hdmi_color/ms72xx_ctl/ms7210_ctl/N325_2_concat_2/iGopDrm, insts:2.
I: Infer DRM group, base inst: wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/u_sdpram0/use_drm.u_drm_sdpram/mem_1_1_1/iGopDrm, insts:2.
Mapping instance hdmi_color/u_pll/u_pll_e3/goppll to PLL_158_55.
Mapping instance u_pll_adda/u_pll_e3/goppll to PLL_158_75.
Phase 1.1 1st GP placement started.
Design Utilization : 29%.
First map gop timing takes 1.22 sec
Worst slack after clock region global placement is 17833
Wirelength after clock region global placement is 111507 and checksum is D3C38B34D9ED3E6E.
1st GP placement takes 10.19 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_3/gopclkbufg to USCM_84_108.
Mapping instance clkbufg_4/gopclkbufg to USCM_84_109.
Mapping instance clkbufg_5/gopclkbufg to USCM_84_110.
Mapping instance clkbufg_8/gopclkbufg to USCM_84_111.
Mapping instance meter_0/pll_0/u_pll_e3/goppll to PLL_158_303.
Mapping instance clkbufg_7/gopclkbufg to USCM_84_112.
Mapping instance clkbufg_6/gopclkbufg to USCM_84_113.
Clock placement takes 0.41 sec.

Wirelength after Pre Global Placement is 111507 and checksum is D3C38B34D9ED3E6E.
Pre global placement takes 10.91 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst ad_clk_2_obuf/opit_1 on IOL_167_5.
Placed fixed group with base inst ad_clk_obuf/opit_1 on IOL_115_6.
Placed fixed group with base inst ad_data_1_ibuf[0]/opit_1 on IOL_131_5.
Placed fixed group with base inst ad_data_1_ibuf[1]/opit_1 on IOL_131_6.
Placed fixed group with base inst ad_data_1_ibuf[2]/opit_1 on IOL_95_5.
Placed fixed group with base inst ad_data_1_ibuf[3]/opit_1 on IOL_95_6.
Placed fixed group with base inst ad_data_1_ibuf[4]/opit_1 on IOL_63_5.
Placed fixed group with base inst ad_data_1_ibuf[5]/opit_1 on IOL_63_6.
Placed fixed group with base inst ad_data_1_ibuf[6]/opit_1 on IOL_47_5.
Placed fixed group with base inst ad_data_1_ibuf[7]/opit_1 on IOL_47_6.
Placed fixed group with base inst ad_data_1_ibuf[8]/opit_1 on IOL_119_5.
Placed fixed group with base inst ad_data_1_ibuf[9]/opit_1 on IOL_119_6.
Placed fixed group with base inst ad_data_1_ibuf[10]/opit_1 on IOL_39_5.
Placed fixed group with base inst ad_data_1_ibuf[11]/opit_1 on IOL_39_6.
Placed fixed group with base inst ad_data_1_ibuf[12]/opit_1 on IOL_35_5.
Placed fixed group with base inst ad_data_1_ibuf[13]/opit_1 on IOL_35_6.
Placed fixed group with base inst ad_data_1_ibuf[14]/opit_1 on IOL_23_5.
Placed fixed group with base inst ad_data_1_ibuf[15]/opit_1 on IOL_23_6.
Placed fixed group with base inst ad_data_2_ibuf[0]/opit_1 on IOL_167_6.
Placed fixed group with base inst ad_data_2_ibuf[1]/opit_1 on IOL_159_5.
Placed fixed group with base inst ad_data_2_ibuf[2]/opit_1 on IOL_159_6.
Placed fixed group with base inst ad_data_2_ibuf[3]/opit_1 on IOL_135_5.
Placed fixed group with base inst ad_data_2_ibuf[4]/opit_1 on IOL_135_6.
Placed fixed group with base inst ad_data_2_ibuf[5]/opit_1 on IOL_151_5.
Placed fixed group with base inst ad_data_2_ibuf[6]/opit_1 on IOL_151_6.
Placed fixed group with base inst ad_data_2_ibuf[7]/opit_1 on IOL_123_5.
Placed fixed group with base inst ad_data_2_ibuf[8]/opit_1 on IOL_123_6.
Placed fixed group with base inst ad_data_2_ibuf[9]/opit_1 on IOL_187_5.
Placed fixed group with base inst ad_data_2_ibuf[10]/opit_1 on IOL_187_6.
Placed fixed group with base inst ad_data_2_ibuf[11]/opit_1 on IOL_155_5.
Placed fixed group with base inst ad_data_2_ibuf[12]/opit_1 on IOL_155_6.
Placed fixed group with base inst ad_data_2_ibuf[13]/opit_1 on IOL_171_5.
Placed fixed group with base inst ad_data_2_ibuf[14]/opit_1 on IOL_171_6.
Placed fixed group with base inst ad_data_2_ibuf[15]/opit_1 on IOL_115_5.
Placed fixed group with base inst button_phase_ibuf/opit_1 on IOL_327_133.
Placed fixed group with base inst clk_50M_ibuf/opit_1 on IOL_327_210.
Placed fixed group with base inst hdmi_color.ms72xx_ctl.iic_tx_sda_tri/opit_1 on IOL_327_45.
Placed fixed group with base inst iic_tx_scl_obuf/opit_1 on IOL_327_46.
Placed fixed group with base inst key_thre_down_ibuf/opit_1 on IOL_327_134.
Placed fixed group with base inst key_thre_up_ibuf/opit_1 on IOL_327_297.
Placed fixed group with base inst led_int_obuf/opit_1 on IOL_19_374.
Placed fixed group with base inst led_thre_2_obuf/opit_1 on IOL_47_374.
Placed fixed group with base inst led_thre_obuf/opit_1 on IOL_47_373.
Placed fixed group with base inst rst_n_ibuf/opit_1 on IOL_327_257.
Placed fixed group with base inst rstn_out_obuf/opit_1 on IOL_327_42.
Placed fixed group with base inst uatx_ibuf/opit_1 on IOL_43_5.
Placed fixed group with base inst vout_clk_obuf/opit_1 on IOL_327_201.
Placed fixed group with base inst vout_data_obuf[0]/opit_1 on IOL_327_150.
Placed fixed group with base inst vout_data_obuf[1]/opit_1 on IOL_327_149.
Placed fixed group with base inst vout_data_obuf[2]/opit_1 on IOL_327_166.
Placed fixed group with base inst vout_data_obuf[3]/opit_1 on IOL_327_165.
Placed fixed group with base inst vout_data_obuf[4]/opit_1 on IOL_327_170.
Placed fixed group with base inst vout_data_obuf[5]/opit_1 on IOL_327_169.
Placed fixed group with base inst vout_data_obuf[6]/opit_1 on IOL_327_137.
Placed fixed group with base inst vout_data_obuf[7]/opit_1 on IOL_327_138.
Placed fixed group with base inst vout_data_obuf[8]/opit_1 on IOL_327_202.
Placed fixed group with base inst vout_data_obuf[9]/opit_1 on IOL_327_110.
Placed fixed group with base inst vout_data_obuf[10]/opit_1 on IOL_327_109.
Placed fixed group with base inst vout_data_obuf[11]/opit_1 on IOL_327_122.
Placed fixed group with base inst vout_data_obuf[12]/opit_1 on IOL_327_121.
Placed fixed group with base inst vout_data_obuf[13]/opit_1 on IOL_327_233.
Placed fixed group with base inst vout_data_obuf[14]/opit_1 on IOL_327_234.
Placed fixed group with base inst vout_data_obuf[15]/opit_1 on IOL_327_241.
Placed fixed group with base inst vout_data_obuf[16]/opit_1 on IOL_327_242.
Placed fixed group with base inst vout_data_obuf[17]/opit_1 on IOL_327_209.
Placed fixed group with base inst vout_data_obuf[18]/opit_1 on IOL_327_229.
Placed fixed group with base inst vout_data_obuf[19]/opit_1 on IOL_327_230.
Placed fixed group with base inst vout_data_obuf[20]/opit_1 on IOL_327_213.
Placed fixed group with base inst vout_data_obuf[21]/opit_1 on IOL_327_238.
Placed fixed group with base inst vout_data_obuf[22]/opit_1 on IOL_327_237.
Placed fixed group with base inst vout_data_obuf[23]/opit_1 on IOL_327_273.
Placed fixed group with base inst vout_de_obuf/opit_1 on IOL_327_141.
Placed fixed group with base inst vout_hs_obuf/opit_1 on IOL_327_142.
Placed fixed group with base inst vout_vs_obuf/opit_1 on IOL_327_146.
Placed fixed instance clkbufg_3/gopclkbufg on USCM_84_108.
Placed fixed instance clkbufg_4/gopclkbufg on USCM_84_109.
Placed fixed instance clkbufg_5/gopclkbufg on USCM_84_110.
Placed fixed instance clkbufg_6/gopclkbufg on USCM_84_113.
Placed fixed instance clkbufg_7/gopclkbufg on USCM_84_112.
Placed fixed instance clkbufg_8/gopclkbufg on USCM_84_111.
Placed fixed instance hdmi_color/u_pll/u_pll_e3/goppll on PLL_158_55.
Placed fixed instance meter_0/pll_0/u_pll_e3/goppll on PLL_158_303.
Placed fixed instance u_pll_adda/u_pll_e3/goppll on PLL_158_75.
Placed fixed instance BKCL_auto_0 on BKCL_188_376.
Placed fixed instance BKCL_auto_1 on BKCL_328_184.
Placed fixed instance BKCL_auto_2 on BKCL_192_0.
Fixed placement takes 0.42 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.05 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 13400.
	7 iterations finished.
	Final slack 17664.
Super clustering done.
Design Utilization : 29%.
Worst slack after global placement is 20077
2nd GP placement takes 7.98 sec.

Wirelength after global placement is 95257 and checksum is 43A7372EC771FAA4.
Global placement takes 8.47 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Wirelength after macro cell placement is 128280 and checksum is 63949BDDC05EB4B0.
Macro cell placement takes 0.05 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 13400.
	7 iterations finished.
	Final slack 17664.
Super clustering done.
Design Utilization : 29%.
Worst slack after post global placement is 19948
3rd GP placement takes 4.44 sec.

Wirelength after post global placement is 108192 and checksum is 65802C24FB05B260.
Post global placement takes 4.52 sec.

Phase 4 Legalization started.
The average distance in LP is 0.890633.
Wirelength after legalization is 139754 and checksum is E907359910E979F0.
Legalization takes 0.53 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 15568.
Replication placement takes 0.48 sec.

Wirelength after replication placement is 139754 and checksum is E907359910E979F0.
Phase 5.2 DP placement started.
Legalized cost 15568.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.41 sec.

Wirelength after detailed placement is 139754 and checksum is E907359910E979F0.
Timing-driven detailed placement takes 0.91 sec.

Worst slack is 15568, TNS after placement is 0.
Placement done.
Total placement takes 29.12 sec.
Finished placement.

Routing started.
Building routing graph takes 1.59 sec.
Worst slack is 15568, TNS before global route is 0.
Processing design graph takes 1.05 sec.
Total memory for routing:
	125.610292 M.
Total nets for routing : 21026.
Global Routing step 1 processed 0 nets, it takes 1.31 sec.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 1 processed 37 nets, it takes 0.03 sec.
Unrouted nets 150 at the end of iteration 0.
Unrouted nets 59 at the end of iteration 1.
Unrouted nets 34 at the end of iteration 2.
Unrouted nets 22 at the end of iteration 3.
Unrouted nets 18 at the end of iteration 4.
Unrouted nets 14 at the end of iteration 5.
Unrouted nets 11 at the end of iteration 6.
Unrouted nets 11 at the end of iteration 7.
Unrouted nets 7 at the end of iteration 8.
Unrouted nets 8 at the end of iteration 9.
Unrouted nets 5 at the end of iteration 10.
Unrouted nets 3 at the end of iteration 11.
Unrouted nets 3 at the end of iteration 12.
Unrouted nets 3 at the end of iteration 13.
Unrouted nets 2 at the end of iteration 14.
Unrouted nets 1 at the end of iteration 15.
Unrouted nets 1 at the end of iteration 16.
Unrouted nets 1 at the end of iteration 17.
Unrouted nets 1 at the end of iteration 18.
Unrouted nets 1 at the end of iteration 19.
Unrouted nets 1 at the end of iteration 20.
Unrouted nets 1 at the end of iteration 21.
Unrouted nets 1 at the end of iteration 22.
Unrouted nets 1 at the end of iteration 23.
Unrouted nets 0 at the end of iteration 24.
Global Routing step 2 processed 263 nets, it takes 0.77 sec.
Unrouted nets 342 at the end of iteration 0.
Unrouted nets 144 at the end of iteration 1.
Unrouted nets 80 at the end of iteration 2.
Unrouted nets 47 at the end of iteration 3.
Unrouted nets 39 at the end of iteration 4.
Unrouted nets 28 at the end of iteration 5.
Unrouted nets 22 at the end of iteration 6.
Unrouted nets 20 at the end of iteration 7.
Unrouted nets 15 at the end of iteration 8.
Unrouted nets 5 at the end of iteration 9.
Unrouted nets 4 at the end of iteration 10.
Unrouted nets 1 at the end of iteration 11.
Unrouted nets 1 at the end of iteration 12.
Unrouted nets 1 at the end of iteration 13.
Unrouted nets 1 at the end of iteration 14.
Unrouted nets 1 at the end of iteration 15.
Unrouted nets 1 at the end of iteration 16.
Unrouted nets 1 at the end of iteration 17.
Unrouted nets 2 at the end of iteration 18.
Unrouted nets 2 at the end of iteration 19.
Unrouted nets 0 at the end of iteration 20.
Global Routing step 3 processed 624 nets, it takes 4.42 sec.
Global routing takes 5.25 sec.
Total 23999 subnets.
    forward max bucket size 43014 , backward 1021.
        Unrouted nets 14864 at the end of iteration 0.
    route iteration 0, CPU time elapsed 4.281250 sec.
    forward max bucket size 3690 , backward 857.
        Unrouted nets 10704 at the end of iteration 1.
    route iteration 1, CPU time elapsed 2.234375 sec.
    forward max bucket size 2529 , backward 1321.
        Unrouted nets 7549 at the end of iteration 2.
    route iteration 2, CPU time elapsed 1.953125 sec.
    forward max bucket size 2749 , backward 799.
        Unrouted nets 5546 at the end of iteration 3.
    route iteration 3, CPU time elapsed 1.468750 sec.
    forward max bucket size 2652 , backward 795.
        Unrouted nets 5200 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.859375 sec.
    forward max bucket size 1771 , backward 521.
        Unrouted nets 4138 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.656250 sec.
    forward max bucket size 237 , backward 150.
        Unrouted nets 3062 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.468750 sec.
    forward max bucket size 44833 , backward 185.
        Unrouted nets 2236 at the end of iteration 7.
    route iteration 7, CPU time elapsed 2.062500 sec.
    forward max bucket size 225 , backward 344.
        Unrouted nets 1675 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.296875 sec.
    forward max bucket size 267 , backward 110.
        Unrouted nets 1196 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.250000 sec.
    forward max bucket size 1633 , backward 793.
        Unrouted nets 908 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.187500 sec.
    forward max bucket size 142 , backward 346.
        Unrouted nets 621 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.156250 sec.
    forward max bucket size 112 , backward 95.
        Unrouted nets 480 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.125000 sec.
    forward max bucket size 50 , backward 103.
        Unrouted nets 344 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.109375 sec.
    forward max bucket size 55 , backward 31.
        Unrouted nets 237 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.093750 sec.
    forward max bucket size 64 , backward 34.
        Unrouted nets 126 at the end of iteration 15.
    route iteration 15, CPU time elapsed 0.078125 sec.
    forward max bucket size 30 , backward 41.
        Unrouted nets 85 at the end of iteration 16.
    route iteration 16, CPU time elapsed 0.062500 sec.
    forward max bucket size 58 , backward 43.
        Unrouted nets 49 at the end of iteration 17.
    route iteration 17, CPU time elapsed 0.062500 sec.
    forward max bucket size 20 , backward 44.
        Unrouted nets 43 at the end of iteration 18.
    route iteration 18, CPU time elapsed 0.062500 sec.
    forward max bucket size 18 , backward 26.
        Unrouted nets 21 at the end of iteration 19.
    route iteration 19, CPU time elapsed 0.062500 sec.
    forward max bucket size 41 , backward 21.
        Unrouted nets 11 at the end of iteration 20.
    route iteration 20, CPU time elapsed 0.062500 sec.
    forward max bucket size 26 , backward 31.
        Unrouted nets 11 at the end of iteration 21.
    route iteration 21, CPU time elapsed 0.062500 sec.
    forward max bucket size 26 , backward 33.
        Unrouted nets 6 at the end of iteration 22.
    route iteration 22, CPU time elapsed 0.062500 sec.
    forward max bucket size 11 , backward 6.
        Unrouted nets 4 at the end of iteration 23.
    route iteration 23, CPU time elapsed 0.062500 sec.
    forward max bucket size 13 , backward 9.
        Unrouted nets 5 at the end of iteration 24.
    route iteration 24, CPU time elapsed 0.062500 sec.
    forward max bucket size 14 , backward 17.
        Unrouted nets 5 at the end of iteration 25.
    route iteration 25, CPU time elapsed 0.062500 sec.
    forward max bucket size 16 , backward 14.
        Unrouted nets 2 at the end of iteration 26.
    route iteration 26, CPU time elapsed 0.046875 sec.
    forward max bucket size 16 , backward 14.
        Unrouted nets 0 at the end of iteration 27.
    route iteration 27, CPU time elapsed 0.046875 sec.
Detailed routing takes 27 iterations
I: Design net u_CORES/drck_o is routed by general path.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:TCK_USER to clkbufg_6/gopclkbufg:CLK is routed by SRB.
I: Design net u_CORES/capt_o is routed by general path.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:CAPDR to u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv:CLK is routed by SRB.
Detailed routing takes 16.69 sec.
Start fix hold violation.
Build tmp routing results takes 0.19 sec.
Timing analysis takes 0.34 sec.
Hold violation fix iter 0 takes 0.08 sec, total_step_forward 2614.
Incremental timing analysis takes 0.30 sec.
Hold violation fix iter 1 takes 0.03 sec, total_step_forward 209.
Incremental timing analysis takes 0.33 sec.
Hold violation fix iter 2 takes 0.02 sec, total_step_forward 54.
Incremental timing analysis takes 0.38 sec.
Hold violation fix iter 3 takes 0.00 sec, total_step_forward 0.
Incremental timing analysis takes 0.30 sec.
Hold violation fix iter 4 takes 0.02 sec, total_step_forward 0.
Incremental timing analysis takes 0.31 sec.
Hold violation fix iter 5 takes 0.00 sec, total_step_forward 0.
Hold Violation Fix in router takes 6 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 3.50 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.67 sec.
Used SRB routing arc is 182344.
Cleanup routing takes 0.00 sec.
Routing done.
Total routing takes 30.89 sec.
W: Timing-4105: The worst slack of endpoint wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_1/ram32x1dp/WADM4 of clock pll_adda|u_pll_adda/u_pll_e3/CLKOUT1 is 105ps(fast corner), but required hold violation threshold is 200ps.
C: STA-3017: There are 4 clock cross SRB paths do not meet the required hold violation threshold(200ps).


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of APM               | 36.5     | 84            | 44                 
| Use of BKCL              | 3        | 4             | 75                 
| Use of CLMA              | 2299     | 6450          | 36                 
|   FF                     | 4254     | 38700         | 11                 
|   LUT                    | 7781     | 25800         | 31                 
|   LUT-FF pairs           | 1898     | 25800         | 8                  
| Use of CLMS              | 1354     | 4250          | 32                 
|   FF                     | 2360     | 25500         | 10                 
|   LUT                    | 4577     | 17000         | 27                 
|   LUT-FF pairs           | 942      | 17000         | 6                  
|   Distributed RAM        | 99       | 17000         | 1                  
| Use of CRYSTAL           | 0        | 2             | 0                  
| Use of DLL               | 0        | 10            | 0                  
| Use of DQSL              | 0        | 18            | 0                  
| Use of DRM               | 125      | 134           | 94                 
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 1233     | 6672          | 19                 
| Use of HSST              | 0        | 1             | 0                  
| Use of IO                | 74       | 296           | 25                 
|   IOBD                   | 19       | 64            | 30                 
|   IOBR_LR                | 1        | 7             | 15                 
|   IOBR_TB                | 1        | 8             | 13                 
|   IOBS_LR                | 35       | 161           | 22                 
|   IOBS_TB                | 18       | 56            | 33                 
| Use of IOCKDIV           | 0        | 20            | 0                  
| Use of IOCKDLY           | 0        | 40            | 0                  
| Use of IOCKGATE          | 0        | 20            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 20            | 0                  
| Use of IOL               | 74       | 400           | 19                 
| Use of IPAL              | 0        | 1             | 0                  
| Use of LDO               | 0        | 4             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PCIE              | 0        | 1             | 0                  
| Use of PIOMUX_TEST       | 0        | 10            | 0                  
| Use of PLL               | 3        | 5             | 60                 
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 0        | 24            | 0                  
|  RCKB dataused           | 0        | 24            | 0                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 4             | 0                  
| Use of SCANCHAIN         | 1        | 2             | 50                 
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 8        | 30            | 27                 
|  USCM dataused           | 0        | 30            | 0                  
| Use of USCMMUX_TEST      | 0        | 30            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Finished routing.
Design 'ad_da_hdmi_top' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
Action pnr: Real time elapsed is 0h:1m:39s
Action pnr: CPU time elapsed is 0h:1m:44s
Action pnr: Process CPU time elapsed is 0h:2m:45s
Current time: Thu Nov  6 16:24:55 2025
Action pnr: Peak memory pool usage is 1,492 MB
