

================================================================
== Vitis HLS Report for 'xFGradientX3x3_0_4_s'
================================================================
* Date:           Tue Jun 24 19:15:22 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        stereolbm_axis_cambm.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.672 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     63|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|      -|    -|
|Register         |        -|    -|       -|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|       0|     63|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |A00_fu_86_p2         |         +|   0|  0|  14|           9|           9|
    |S00_fu_104_p2        |         +|   0|  0|  14|           9|           9|
    |ap_return            |         +|   0|  0|  11|          11|          11|
    |out_pix_5_fu_114_p2  |         -|   0|  0|  13|          10|          10|
    |out_pix_6_fu_124_p2  |         -|   0|  0|  11|          11|          11|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  63|          50|          50|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+----------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------+-----+-----+------------+----------------------+--------------+
|ap_ready   |  out|    1|  ap_ctrl_hs|  xFGradientX3x3<0, 4>|  return value|
|ap_return  |  out|   11|  ap_ctrl_hs|  xFGradientX3x3<0, 4>|  return value|
|t0_val     |   in|    8|     ap_none|                t0_val|        scalar|
|t2_val     |   in|    8|     ap_none|                t2_val|        scalar|
|m0_val     |   in|    8|     ap_none|                m0_val|        scalar|
|m2_val     |   in|    8|     ap_none|                m2_val|        scalar|
|b0_val     |   in|    8|     ap_none|                b0_val|        scalar|
|b2_val     |   in|    8|     ap_none|                b2_val|        scalar|
+-----------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 1
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.67>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%b2_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %b2_val" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:59]   --->   Operation 2 'read' 'b2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%b0_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %b0_val" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:59]   --->   Operation 3 'read' 'b0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%m2_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %m2_val" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:59]   --->   Operation 4 'read' 'm2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%m0_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %m0_val" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:59]   --->   Operation 5 'read' 'm0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%t2_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %t2_val" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:59]   --->   Operation 6 'read' 't2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%t0_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %t0_val" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:59]   --->   Operation 7 'read' 't0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%M00 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %m0_val_read, i1 0" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:59]   --->   Operation 8 'bitconcatenate' 'M00' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln59 = zext i9 %M00" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:59]   --->   Operation 9 'zext' 'zext_ln59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%M01 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %m2_val_read, i1 0" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:60]   --->   Operation 10 'bitconcatenate' 'M01' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i9 %M01" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:60]   --->   Operation 11 'zext' 'zext_ln60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i8 %t2_val_read" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:61]   --->   Operation 12 'zext' 'zext_ln61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln61_1 = zext i8 %b2_val_read" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:61]   --->   Operation 13 'zext' 'zext_ln61_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.91ns)   --->   "%A00 = add i9 %zext_ln61_1, i9 %zext_ln61" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:61]   --->   Operation 14 'add' 'A00' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln61_2 = zext i9 %A00" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:61]   --->   Operation 15 'zext' 'zext_ln61_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i8 %t0_val_read" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:62]   --->   Operation 16 'zext' 'zext_ln62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln62_1 = zext i8 %b0_val_read" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:62]   --->   Operation 17 'zext' 'zext_ln62_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.91ns)   --->   "%S00 = add i9 %zext_ln62_1, i9 %zext_ln62" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:62]   --->   Operation 18 'add' 'S00' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln62_2 = zext i9 %S00" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:62]   --->   Operation 19 'zext' 'zext_ln62_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.82ns)   --->   "%out_pix_5 = sub i10 %zext_ln60, i10 %zext_ln59" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:65]   --->   Operation 20 'sub' 'out_pix_5' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln66 = sext i10 %out_pix_5" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:66]   --->   Operation 21 'sext' 'sext_ln66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%out_pix_6 = sub i11 %sext_ln66, i11 %zext_ln62_2" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:66]   --->   Operation 22 'sub' 'out_pix_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 23 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%out_pix = add i11 %out_pix_6, i11 %zext_ln61_2" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:67]   --->   Operation 23 'add' 'out_pix' <Predicate = true> <Delay = 3.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%ret_ln80 = ret i11 %out_pix" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:80]   --->   Operation 24 'ret' 'ret_ln80' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ t0_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ t2_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ m0_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ m2_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b0_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b2_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
b2_val_read (read          ) [ 00]
b0_val_read (read          ) [ 00]
m2_val_read (read          ) [ 00]
m0_val_read (read          ) [ 00]
t2_val_read (read          ) [ 00]
t0_val_read (read          ) [ 00]
M00         (bitconcatenate) [ 00]
zext_ln59   (zext          ) [ 00]
M01         (bitconcatenate) [ 00]
zext_ln60   (zext          ) [ 00]
zext_ln61   (zext          ) [ 00]
zext_ln61_1 (zext          ) [ 00]
A00         (add           ) [ 00]
zext_ln61_2 (zext          ) [ 00]
zext_ln62   (zext          ) [ 00]
zext_ln62_1 (zext          ) [ 00]
S00         (add           ) [ 00]
zext_ln62_2 (zext          ) [ 00]
out_pix_5   (sub           ) [ 00]
sext_ln66   (sext          ) [ 00]
out_pix_6   (sub           ) [ 00]
out_pix     (add           ) [ 00]
ret_ln80    (ret           ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="t0_val">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t0_val"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="t2_val">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t2_val"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="m0_val">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m0_val"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="m2_val">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m2_val"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="b0_val">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b0_val"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="b2_val">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b2_val"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1004" name="b2_val_read_read_fu_18">
<pin_list>
<pin id="19" dir="0" index="0" bw="8" slack="0"/>
<pin id="20" dir="0" index="1" bw="8" slack="0"/>
<pin id="21" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b2_val_read/1 "/>
</bind>
</comp>

<comp id="24" class="1004" name="b0_val_read_read_fu_24">
<pin_list>
<pin id="25" dir="0" index="0" bw="8" slack="0"/>
<pin id="26" dir="0" index="1" bw="8" slack="0"/>
<pin id="27" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b0_val_read/1 "/>
</bind>
</comp>

<comp id="30" class="1004" name="m2_val_read_read_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="8" slack="0"/>
<pin id="32" dir="0" index="1" bw="8" slack="0"/>
<pin id="33" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="m2_val_read/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="m0_val_read_read_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="8" slack="0"/>
<pin id="38" dir="0" index="1" bw="8" slack="0"/>
<pin id="39" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="m0_val_read/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="t2_val_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="8" slack="0"/>
<pin id="44" dir="0" index="1" bw="8" slack="0"/>
<pin id="45" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="t2_val_read/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="t0_val_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="8" slack="0"/>
<pin id="50" dir="0" index="1" bw="8" slack="0"/>
<pin id="51" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="t0_val_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="M00_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="9" slack="0"/>
<pin id="56" dir="0" index="1" bw="8" slack="0"/>
<pin id="57" dir="0" index="2" bw="1" slack="0"/>
<pin id="58" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="M00/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="zext_ln59_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="9" slack="0"/>
<pin id="64" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln59/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="M01_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="9" slack="0"/>
<pin id="68" dir="0" index="1" bw="8" slack="0"/>
<pin id="69" dir="0" index="2" bw="1" slack="0"/>
<pin id="70" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="M01/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="zext_ln60_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="9" slack="0"/>
<pin id="76" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="zext_ln61_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="8" slack="0"/>
<pin id="80" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="zext_ln61_1_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="8" slack="0"/>
<pin id="84" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61_1/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="A00_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="8" slack="0"/>
<pin id="88" dir="0" index="1" bw="8" slack="0"/>
<pin id="89" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="A00/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="zext_ln61_2_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="9" slack="0"/>
<pin id="94" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61_2/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="zext_ln62_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="8" slack="0"/>
<pin id="98" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln62/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="zext_ln62_1_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="8" slack="0"/>
<pin id="102" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln62_1/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="S00_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="8" slack="0"/>
<pin id="106" dir="0" index="1" bw="8" slack="0"/>
<pin id="107" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="S00/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="zext_ln62_2_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="9" slack="0"/>
<pin id="112" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln62_2/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="out_pix_5_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="9" slack="0"/>
<pin id="116" dir="0" index="1" bw="9" slack="0"/>
<pin id="117" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="out_pix_5/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="sext_ln66_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="10" slack="0"/>
<pin id="122" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln66/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="out_pix_6_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="10" slack="0"/>
<pin id="126" dir="0" index="1" bw="9" slack="0"/>
<pin id="127" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="out_pix_6/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="out_pix_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="11" slack="0"/>
<pin id="132" dir="0" index="1" bw="9" slack="0"/>
<pin id="133" dir="1" index="2" bw="11" slack="2147483647"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_pix/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="22"><net_src comp="12" pin="0"/><net_sink comp="18" pin=0"/></net>

<net id="23"><net_src comp="10" pin="0"/><net_sink comp="18" pin=1"/></net>

<net id="28"><net_src comp="12" pin="0"/><net_sink comp="24" pin=0"/></net>

<net id="29"><net_src comp="8" pin="0"/><net_sink comp="24" pin=1"/></net>

<net id="34"><net_src comp="12" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="35"><net_src comp="6" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="40"><net_src comp="12" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="4" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="46"><net_src comp="12" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="2" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="52"><net_src comp="12" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="0" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="59"><net_src comp="14" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="36" pin="2"/><net_sink comp="54" pin=1"/></net>

<net id="61"><net_src comp="16" pin="0"/><net_sink comp="54" pin=2"/></net>

<net id="65"><net_src comp="54" pin="3"/><net_sink comp="62" pin=0"/></net>

<net id="71"><net_src comp="14" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="30" pin="2"/><net_sink comp="66" pin=1"/></net>

<net id="73"><net_src comp="16" pin="0"/><net_sink comp="66" pin=2"/></net>

<net id="77"><net_src comp="66" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="42" pin="2"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="18" pin="2"/><net_sink comp="82" pin=0"/></net>

<net id="90"><net_src comp="82" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="78" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="95"><net_src comp="86" pin="2"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="48" pin="2"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="24" pin="2"/><net_sink comp="100" pin=0"/></net>

<net id="108"><net_src comp="100" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="96" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="113"><net_src comp="104" pin="2"/><net_sink comp="110" pin=0"/></net>

<net id="118"><net_src comp="74" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="62" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="123"><net_src comp="114" pin="2"/><net_sink comp="120" pin=0"/></net>

<net id="128"><net_src comp="120" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="110" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="124" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="92" pin="1"/><net_sink comp="130" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: xFGradientX3x3<0, 4> : t0_val | {1 }
	Port: xFGradientX3x3<0, 4> : t2_val | {1 }
	Port: xFGradientX3x3<0, 4> : m0_val | {1 }
	Port: xFGradientX3x3<0, 4> : m2_val | {1 }
	Port: xFGradientX3x3<0, 4> : b0_val | {1 }
	Port: xFGradientX3x3<0, 4> : b2_val | {1 }
  - Chain level:
	State 1
		zext_ln59 : 1
		zext_ln60 : 1
		A00 : 1
		zext_ln61_2 : 2
		S00 : 1
		zext_ln62_2 : 2
		out_pix_5 : 2
		sext_ln66 : 3
		out_pix_6 : 4
		out_pix : 5
		ret_ln80 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |        A00_fu_86       |    0    |    15   |
|    add   |       S00_fu_104       |    0    |    15   |
|          |     out_pix_fu_130     |    0    |    11   |
|----------|------------------------|---------|---------|
|    sub   |    out_pix_5_fu_114    |    0    |    14   |
|          |    out_pix_6_fu_124    |    0    |    10   |
|----------|------------------------|---------|---------|
|          | b2_val_read_read_fu_18 |    0    |    0    |
|          | b0_val_read_read_fu_24 |    0    |    0    |
|   read   | m2_val_read_read_fu_30 |    0    |    0    |
|          | m0_val_read_read_fu_36 |    0    |    0    |
|          | t2_val_read_read_fu_42 |    0    |    0    |
|          | t0_val_read_read_fu_48 |    0    |    0    |
|----------|------------------------|---------|---------|
|bitconcatenate|        M00_fu_54       |    0    |    0    |
|          |        M01_fu_66       |    0    |    0    |
|----------|------------------------|---------|---------|
|          |     zext_ln59_fu_62    |    0    |    0    |
|          |     zext_ln60_fu_74    |    0    |    0    |
|          |     zext_ln61_fu_78    |    0    |    0    |
|   zext   |    zext_ln61_1_fu_82   |    0    |    0    |
|          |    zext_ln61_2_fu_92   |    0    |    0    |
|          |     zext_ln62_fu_96    |    0    |    0    |
|          |   zext_ln62_1_fu_100   |    0    |    0    |
|          |   zext_ln62_2_fu_110   |    0    |    0    |
|----------|------------------------|---------|---------|
|   sext   |    sext_ln66_fu_120    |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |    65   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   65   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   65   |
+-----------+--------+--------+
