<stg><name>bf_inv</name>


<trans_list>

<trans id="67" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="68" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1068" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="69" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="70" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="71" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="72" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="73" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="74" from="8" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="166" op_0_bw="32">
<![CDATA[
:0 %u_V_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="u_V_2"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="166" op_0_bw="32">
<![CDATA[
:1 %v_V_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="v_V_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="166" op_0_bw="32">
<![CDATA[
:2 %g_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="g_V"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="166" op_0_bw="32">
<![CDATA[
:3 %z_V_write_assign = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_V_write_assign"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="166" op_0_bw="166" op_1_bw="166">
<![CDATA[
:4 %x_V_read_3 = read i166 @_ssdm_op_Read.ap_auto.i166, i166 %x_V_read

]]></Node>
<StgValue><ssdm name="x_V_read_3"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="16" op_0_bw="64">
<![CDATA[
:5 %i_9_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="i_9_loc"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="16" op_0_bw="64">
<![CDATA[
:6 %i_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="i_loc"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="166" op_1_bw="166">
<![CDATA[
:7 %store_ln75 = store i166 1, i166 %z_V_write_assign

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="166" op_1_bw="166">
<![CDATA[
:8 %store_ln75 = store i166 0, i166 %g_V

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="166" op_1_bw="166">
<![CDATA[
:9 %store_ln75 = store i166 11692013098647223345629478661730264157247460344009, i166 %v_V_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="166" op_1_bw="166">
<![CDATA[
:10 %store_ln75 = store i166 %x_V_read_3, i166 %u_V_2

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
:11 %br_ln75 = br void

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="166" op_0_bw="166" op_1_bw="0">
<![CDATA[
:0 %u_V_3 = load i166 %u_V_2

]]></Node>
<StgValue><ssdm name="u_V_3"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="166" op_1_bw="166">
<![CDATA[
:1 %icmp_ln1068 = icmp_eq  i166 %u_V_3, i166 1

]]></Node>
<StgValue><ssdm name="icmp_ln1068"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln75 = br i1 %icmp_ln1068, void %codeRepl, void

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1068" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="166" op_0_bw="166" op_1_bw="0">
<![CDATA[
:0 %z_V_write_assign_load = load i166 %z_V_write_assign

]]></Node>
<StgValue><ssdm name="z_V_write_assign_load"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1068" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="166">
<![CDATA[
:1 %ret_ln88 = ret i166 %z_V_write_assign_load

]]></Node>
<StgValue><ssdm name="ret_ln88"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="166" op_0_bw="166" op_1_bw="0">
<![CDATA[
codeRepl:0 %v_V_1_load = load i166 %v_V_1

]]></Node>
<StgValue><ssdm name="v_V_1_load"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="166" op_2_bw="16">
<![CDATA[
codeRepl:4 %call_ln0 = call void @bf_inv_Pipeline_VITIS_LOOP_25_1, i166 %u_V_3, i16 %i_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="166" op_2_bw="16">
<![CDATA[
codeRepl:6 %call_ln0 = call void @bf_inv_Pipeline_VITIS_LOOP_25_18, i166 %v_V_1_load, i16 %i_9_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="29" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="166" op_2_bw="16">
<![CDATA[
codeRepl:4 %call_ln0 = call void @bf_inv_Pipeline_VITIS_LOOP_25_1, i166 %u_V_3, i16 %i_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="166" op_2_bw="16">
<![CDATA[
codeRepl:6 %call_ln0 = call void @bf_inv_Pipeline_VITIS_LOOP_25_18, i166 %v_V_1_load, i16 %i_9_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="31" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
codeRepl:5 %i_loc_load = load i16 %i_loc

]]></Node>
<StgValue><ssdm name="i_loc_load"/></StgValue>
</operation>

<operation id="32" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
codeRepl:7 %i_9_loc_load = load i16 %i_9_loc

]]></Node>
<StgValue><ssdm name="i_9_loc_load"/></StgValue>
</operation>

<operation id="33" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl:8 %add_ln28 = add i16 %i_loc_load, i16 1

]]></Node>
<StgValue><ssdm name="add_ln28"/></StgValue>
</operation>

<operation id="34" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="17" op_0_bw="16">
<![CDATA[
codeRepl:9 %zext_ln28 = zext i16 %add_ln28

]]></Node>
<StgValue><ssdm name="zext_ln28"/></StgValue>
</operation>

<operation id="35" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl:10 %add_ln28_1 = add i16 %i_9_loc_load, i16 1

]]></Node>
<StgValue><ssdm name="add_ln28_1"/></StgValue>
</operation>

<operation id="36" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="17" op_0_bw="16">
<![CDATA[
codeRepl:11 %zext_ln76 = zext i16 %add_ln28_1

]]></Node>
<StgValue><ssdm name="zext_ln76"/></StgValue>
</operation>

<operation id="37" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
codeRepl:12 %j = sub i17 %zext_ln28, i17 %zext_ln76

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="38" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
codeRepl:13 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %j, i32 16

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="39" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
codeRepl:14 %sub_ln80 = sub i17 0, i17 %j

]]></Node>
<StgValue><ssdm name="sub_ln80"/></StgValue>
</operation>

<operation id="40" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
codeRepl:19 %j_1 = select i1 %tmp, i17 %sub_ln80, i17 %j

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="41" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
codeRepl:20 %tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %j_1, i32 16

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="42" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="166" op_0_bw="166" op_1_bw="0">
<![CDATA[
codeRepl:1 %g_V_load = load i166 %g_V

]]></Node>
<StgValue><ssdm name="g_V_load"/></StgValue>
</operation>

<operation id="43" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="166" op_0_bw="166" op_1_bw="0">
<![CDATA[
codeRepl:2 %z_V_write_assign_load_1 = load i166 %z_V_write_assign

]]></Node>
<StgValue><ssdm name="z_V_write_assign_load_1"/></StgValue>
</operation>

<operation id="44" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="166" op_0_bw="1" op_1_bw="166" op_2_bw="166">
<![CDATA[
codeRepl:15 %select_ln77 = select i1 %tmp, i166 %g_V_load, i166 %z_V_write_assign_load_1

]]></Node>
<StgValue><ssdm name="select_ln77"/></StgValue>
</operation>

<operation id="45" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="166" op_0_bw="1" op_1_bw="166" op_2_bw="166">
<![CDATA[
codeRepl:16 %g_V_1 = select i1 %tmp, i166 %z_V_write_assign_load_1, i166 %g_V_load

]]></Node>
<StgValue><ssdm name="g_V_1"/></StgValue>
</operation>

<operation id="46" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="166" op_0_bw="1" op_1_bw="166" op_2_bw="166">
<![CDATA[
codeRepl:17 %v_V = select i1 %tmp, i166 %u_V_3, i166 %v_V_1_load

]]></Node>
<StgValue><ssdm name="v_V"/></StgValue>
</operation>

<operation id="47" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="166" op_0_bw="1" op_1_bw="166" op_2_bw="166">
<![CDATA[
codeRepl:18 %u_V = select i1 %tmp, i166 %v_V_1_load, i166 %u_V_3

]]></Node>
<StgValue><ssdm name="u_V"/></StgValue>
</operation>

<operation id="48" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="17">
<![CDATA[
codeRepl:21 %sext_ln1691 = sext i17 %j_1

]]></Node>
<StgValue><ssdm name="sext_ln1691"/></StgValue>
</operation>

<operation id="49" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="166" op_0_bw="32">
<![CDATA[
codeRepl:22 %zext_ln1691 = zext i32 %sext_ln1691

]]></Node>
<StgValue><ssdm name="zext_ln1691"/></StgValue>
</operation>

<operation id="50" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="166" op_0_bw="166" op_1_bw="166">
<![CDATA[
codeRepl:23 %shl_ln1691 = shl i166 %v_V, i166 %zext_ln1691

]]></Node>
<StgValue><ssdm name="shl_ln1691"/></StgValue>
</operation>

<operation id="51" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
codeRepl:24 %sub_ln1691 = sub i17 0, i17 %j_1

]]></Node>
<StgValue><ssdm name="sub_ln1691"/></StgValue>
</operation>

<operation id="52" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="17">
<![CDATA[
codeRepl:25 %sext_ln1691_1 = sext i17 %sub_ln1691

]]></Node>
<StgValue><ssdm name="sext_ln1691_1"/></StgValue>
</operation>

<operation id="53" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="166" op_0_bw="32">
<![CDATA[
codeRepl:26 %zext_ln1691_1 = zext i32 %sext_ln1691_1

]]></Node>
<StgValue><ssdm name="zext_ln1691_1"/></StgValue>
</operation>

<operation id="54" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="166" op_0_bw="166" op_1_bw="166">
<![CDATA[
codeRepl:27 %ashr_ln1691 = ashr i166 %v_V, i166 %zext_ln1691_1

]]></Node>
<StgValue><ssdm name="ashr_ln1691"/></StgValue>
</operation>

<operation id="55" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="166" op_0_bw="1" op_1_bw="166" op_2_bw="166">
<![CDATA[
codeRepl:28 %r = select i1 %tmp_11, i166 %ashr_ln1691, i166 %shl_ln1691

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="56" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="166" op_0_bw="166" op_1_bw="166">
<![CDATA[
codeRepl:30 %shl_ln1691_1 = shl i166 %g_V_1, i166 %zext_ln1691

]]></Node>
<StgValue><ssdm name="shl_ln1691_1"/></StgValue>
</operation>

<operation id="57" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="166" op_0_bw="166" op_1_bw="166">
<![CDATA[
codeRepl:31 %ashr_ln1691_1 = ashr i166 %g_V_1, i166 %zext_ln1691_1

]]></Node>
<StgValue><ssdm name="ashr_ln1691_1"/></StgValue>
</operation>

<operation id="58" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="166" op_0_bw="1" op_1_bw="166" op_2_bw="166">
<![CDATA[
codeRepl:32 %r_1 = select i1 %tmp_11, i166 %ashr_ln1691_1, i166 %shl_ln1691_1

]]></Node>
<StgValue><ssdm name="r_1"/></StgValue>
</operation>

<operation id="59" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="166" op_1_bw="166" op_2_bw="0" op_3_bw="0">
<![CDATA[
codeRepl:34 %store_ln75 = store i166 %g_V_1, i166 %g_V

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="60" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="166" op_1_bw="166" op_2_bw="0" op_3_bw="0">
<![CDATA[
codeRepl:35 %store_ln75 = store i166 %v_V, i166 %v_V_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="61" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="166" op_2_bw="166" op_3_bw="166" op_4_bw="0" op_5_bw="0">
<![CDATA[
codeRepl:29 %call_ln77 = call void @bf_inv_Pipeline_VITIS_LOOP_33_1, i166 %u_V, i166 %r, i166 %u_V_2

]]></Node>
<StgValue><ssdm name="call_ln77"/></StgValue>
</operation>

<operation id="62" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="166" op_2_bw="166" op_3_bw="166" op_4_bw="0" op_5_bw="0">
<![CDATA[
codeRepl:33 %call_ln77 = call void @bf_inv_Pipeline_VITIS_LOOP_33_19, i166 %select_ln77, i166 %r_1, i166 %z_V_write_assign

]]></Node>
<StgValue><ssdm name="call_ln77"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="63" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
codeRepl:3 %specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21

]]></Node>
<StgValue><ssdm name="specloopname_ln23"/></StgValue>
</operation>

<operation id="64" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="166" op_2_bw="166" op_3_bw="166" op_4_bw="0" op_5_bw="0">
<![CDATA[
codeRepl:29 %call_ln77 = call void @bf_inv_Pipeline_VITIS_LOOP_33_1, i166 %u_V, i166 %r, i166 %u_V_2

]]></Node>
<StgValue><ssdm name="call_ln77"/></StgValue>
</operation>

<operation id="65" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="166" op_2_bw="166" op_3_bw="166" op_4_bw="0" op_5_bw="0">
<![CDATA[
codeRepl:33 %call_ln77 = call void @bf_inv_Pipeline_VITIS_LOOP_33_19, i166 %select_ln77, i166 %r_1, i166 %z_V_write_assign

]]></Node>
<StgValue><ssdm name="call_ln77"/></StgValue>
</operation>

<operation id="66" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
codeRepl:36 %br_ln75 = br void

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
