Cycle22 8525000ps-8575000ps
(->466) testbench.chip.u_ibex_demo_system_u_top.gen_regfile_ff_register_file_i_g_rf_flops_12_rf_reg_q_reg_2_Q (->1)
(->468) testbench.chip.u_ibex_demo_system_u_top.gen_regfile_ff_register_file_i_g_rf_flops_12_rf_reg_q_reg_4_Q (->1)
(->466) testbench.chip.u_ibex_demo_system_u_top.gen_regfile_ff_register_file_i_g_rf_flops_12_rf_reg_q_reg_7_Q (->1)
(->468) testbench.chip.u_ibex_demo_system_u_top.gen_regfile_ff_register_file_i_g_rf_flops_12_rf_reg_q_reg_8_Q (->1)
(->468) testbench.chip.u_ibex_demo_system_u_top.gen_regfile_ff_register_file_i_g_rf_flops_12_rf_reg_q_reg_10_Q (->1)
(->466) testbench.chip.u_ibex_demo_system_u_top.gen_regfile_ff_register_file_i_g_rf_flops_12_rf_reg_q_reg_12_Q (->1)
(->468) testbench.chip.u_ibex_demo_system_u_top.gen_regfile_ff_register_file_i_g_rf_flops_12_rf_reg_q_reg_13_Q (->1)
(->466) testbench.chip.u_ibex_demo_system_u_top.gen_regfile_ff_register_file_i_g_rf_flops_12_rf_reg_q_reg_14_Q (->1)
(->466) testbench.chip.u_ibex_demo_system_u_top.gen_regfile_ff_register_file_i_g_rf_flops_12_rf_reg_q_reg_19_Q (->1)
(->466) testbench.chip.u_ibex_demo_system_u_top.gen_regfile_ff_register_file_i_g_rf_flops_12_rf_reg_q_reg_20_Q (->1)
(->468) testbench.chip.u_ibex_demo_system_u_top.gen_regfile_ff_register_file_i_g_rf_flops_12_rf_reg_q_reg_24_Q (->1)
(->466) testbench.chip.u_ibex_demo_system_u_top.gen_regfile_ff_register_file_i_g_rf_flops_12_rf_reg_q_reg_26_Q (->1)
(->468) testbench.chip.u_ibex_demo_system_u_top.gen_regfile_ff_register_file_i_g_rf_flops_12_rf_reg_q_reg_27_Q (->1)
(->503) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_2_Q (->0)
(->502) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_3_Q (->0)
(->501) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_4_Q (->0)
(->503) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_5_Q (->0)
(->505) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_6_Q (->1)
(->426) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_1_Q (->1)
(->389) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_6_Q (->1)
(->445) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_8_Q (->0)
(->389) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_11_Q (->1)
(->386) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_12_Q (->1)
(->385) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_13_Q (->1)
(->385) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_15_Q (->1)
(->445) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_17_Q (->0)
(->406) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_18_Q (->1)
(->458) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_21_Q (->0)
(->411) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_24_Q (->1)
(->465) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_25_Q (->0)
(->457) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_27_Q (->0)
(->386) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_29_Q (->1)
(->406) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_32_Q (->1)
(->445) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_33_Q (->0)
(->445) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_34_Q (->0)
(->445) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_36_Q (->0)
(->445) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_38_Q (->0)
(->458) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_39_Q (->0)
(->445) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_41_Q (->0)
(->457) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_43_Q (->0)
(->457) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_44_Q (->0)
(->445) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_45_Q (->0)
(->457) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_46_Q (->0)
(->445) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_47_Q (->0)
(->445) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_48_Q (->0)
(->385) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_49_Q (->1)
(->445) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_50_Q (->0)
(->385) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_52_Q (->1)
(->385) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_53_Q (->1)
(->445) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_54_Q (->0)
(->445) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_56_Q (->0)
(->445) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_58_Q (->0)
(->445) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_60_Q (->0)
(->445) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_61_Q (->0)
(->385) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_62_Q (->1)
(->445) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_67_Q (->0)
(->445) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_68_Q (->0)
(->445) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_70_Q (->0)
(->445) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_71_Q (->0)
(->445) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_72_Q (->0)
(->445) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_74_Q (->0)
(->445) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_75_Q (->0)
(->445) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_76_Q (->0)
(->445) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_77_Q (->0)
(->445) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_80_Q (->0)
(->445) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_82_Q (->0)
(->445) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_88_Q (->0)
(->445) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_89_Q (->0)
(->445) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_90_Q (->0)
(->385) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_94_Q (->1)
(->425) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_rdata_outstanding_q_reg_0_Q (->0)
(->480) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_instr_is_compressed_id_o_reg_Q (->0)
(->550) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_5_Q (->1)
(->452) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_6_Q (->1)
(->605) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_12_Q (->1)
(->598) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_25_Q (->1)
(->572) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_27_Q (->1)
(->536) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_28_Q (->1)
(->552) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_29_Q (->1)
(->491) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_31_Q (->1)
(->491) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_31_Q (->1)
(->369) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_instr_rdata_c_id_o_reg_0_Q (->1)
(->369) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_instr_rdata_c_id_o_reg_1_Q (->1)
(->437) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_instr_rdata_c_id_o_reg_2_Q (->0)
(->437) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_instr_rdata_c_id_o_reg_4_Q (->0)
(->369) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_instr_rdata_c_id_o_reg_5_Q (->1)
(->369) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_instr_rdata_c_id_o_reg_6_Q (->1)
(->436) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_instr_rdata_c_id_o_reg_8_Q (->0)
(->370) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_instr_rdata_c_id_o_reg_10_Q (->1)
(->369) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_instr_rdata_c_id_o_reg_11_Q (->1)
(->370) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_instr_rdata_c_id_o_reg_12_Q (->1)
(->437) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_instr_rdata_c_id_o_reg_14_Q (->0)
(->464) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_instr_rdata_id_o_reg_11_Q (->1)
(->537) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_instr_rdata_id_o_reg_15_Q (->0)
(->527) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_instr_rdata_id_o_reg_16_Q (->0)
(->441) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_pc_id_o_reg_1_Q (->1)
(->549) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_wb_stage_i_g_writeback_stage_rf_waddr_wb_q_reg_0_Q (->1)
(->445) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_wb_stage_i_g_writeback_stage_wb_pc_q_reg_1_Q (->0)
(->390) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_wb_stage_i_g_writeback_stage_wb_pc_q_reg_2_Q (->1)
(->427) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_cs_registers_i_mcycle_counter_i_counter_q_reg_0_Q (->0)
(->420) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_cs_registers_i_mcycle_counter_i_counter_q_reg_1_Q (->0)
(->417) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_cs_registers_i_mcycle_counter_i_counter_q_reg_2_Q (->0)
(->415) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_cs_registers_i_mcycle_counter_i_counter_q_reg_3_Q (->0)
(->417) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_cs_registers_i_mcycle_counter_i_counter_q_reg_4_Q (->0)
(->464) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_cs_registers_i_mcycle_counter_i_counter_q_reg_5_Q (->1)
(->480) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_cs_registers_i_minstret_counter_i_counter_q_reg_0_Q (->1)
(->451) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_instr_rdata_id_o_reg_23_Q (->1)
(->451) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_instr_rdata_id_o_reg_23_Q (->1)
(->567) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_instr_rdata_id_o_reg_20_Q (->1)
(->567) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_instr_rdata_id_o_reg_20_Q (->1)
(->476) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_13_Q (->0)
(->476) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_13_Q (->0)
(->454) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_30_Q (->1)
(->454) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_30_Q (->1)
(->491) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_instr_rdata_id_o_reg_22_Q (->1)
(->491) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_instr_rdata_id_o_reg_22_Q (->1)
