;PlatformIO Project Configuration File
;
;   Build options: build flags, source filter
;   Upload options: custom upload port, speed and extra flags
;   Library options: dependencies, extra library storages
;   Advanced options: extra scripting
;
; Please visit documentation for the other options and examples
; https://docs.platformio.org/page/projectconf.html
[platformio]
;!===============================VARIANT========================================
;!===============================VARIANT========================================
;!===============================VARIANT========================================
; !Note:
; !default_envs must select a corresponding board type. 
; !If you don’t know which board type you have, please click the link to view it.
; !default_envs 必须选择一个对应的板型 ,如果你不知道你的板型是哪种，请点击链接进行查看

; https://www.lilygo.cc/products/t-sim-a7670e
; default_envs = T-A7670X

; There are two versions of T-Call A7670X. Please be careful to distinguish them. Please check the silkscreen on the front of the board to distinguish them.
; T-Call A7670X 有两个版本,请注意区分，如何区分请查看板子正面丝印.
; https://www.lilygo.cc/products/t-call-v1-4

; default_envs = T-Call-A7670X-V1-0

; There are two versions of T-Call A7670X. Please be careful to distinguish them. Please check the silkscreen on the front of the board to distinguish them.
; T-Call A7670X 有两个版本,请注意区分，如何区分请查看板子正面丝印.
; https://www.lilygo.cc/products/t-call-v1-4

; default_envs = T-Call-A7670X-V1-1

; Products Link: https://lilygo.cc/products/t-sim-7670g-s3
;! SIM7672G and SIM7670G are exactly the same, except for the name change
; default_envs = T-SIM7670G

; Products Link: https://lilygo.cc/products/t-a7608e-h?variant=42860532433077
; default_envs = T-A7608X

; Products Link: https://lilygo.cc/products/t-a7608e-h
; default_envs = T-A7608X-S3

; Products Link: https://lilygo.cc/products/t-sim7000g
 default_envs = T-SIM7000G

; Products Link: https://lilygo.cc/products/t-sim7070g
; default_envs = T-SIM7070G

; Products Link: https://lilygo.cc/products/a-t-pcie?variant=42335922094261
; default_envs = T-PCIE-A7670X

; Products Link: https://lilygo.cc/products/a-t-pcie?variant=42335921897653
; default_envs = T-PCIE-SIM7000G

; Products Link: https://lilygo.cc/products/a-t-pcie?variant=42335921995957
; default_envs = T-PCIE-SIM7080G

; Products Link: https://lilygo.cc/products/a-t-pcie?variant=42335922028725
; default_envs = T-PCIE-SIM7600X

; Products Link: ...
; default_envs = T-PCIE-SIM7670G

; Products Link: https://lilygo.cc/products/t-eth-elite-1?variant=44498205049013
; default_envs = T-ETH-ELITE-A7670X

; Products Link: https://lilygo.cc/products/t-sim7600
; default_envs = T-SIM7600X

; default_envs = T-A7608X-DC-S3
; default_envs = T-SIM7080G-S3

; ! Standard interface board, different from others, uses standard interface, the only difference is the modem
; default_envs = T-A7670X-S3-Standard
; default_envs = T-SIM7000G-S3-Standard
; default_envs = T-SIM7080G-S3-Standard
; default_envs = T-SIM7670G-S3-Standard
; default_envs = T-SIM7600X-S3-Standard

; build test envs
; default_envs = T-A7670X-S3-Standard , T-SIM7000G-S3-Standard , T-SIM7080G-S3-Standard , T-SIM7670G-S3-Standard , T-SIM7600X-S3-Standard
; default_envs = T-PCIE-A7670X , T-PCIE-SIM7000G , T-PCIE-SIM7080G , T-PCIE-SIM7600X , T-PCIE-SIM7670G , T-ETH-ELITE-A7670X

; Select the sketch folder to build.
src_dir = allotment/AllotmentStarter

[env]
platform = espressif32@6.11.0
framework = arduino

monitor_speed = 115200


[esp32dev_base]
board = esp32dev
build_flags =
        ${env.build_flags}
        -mfix-esp32-psram-cache-issue
        -DBOARD_HAS_PSRAM  
monitor_filters =
        default
        esp32_exception_decoder

[esp32s3_base]
board = esp32s3box
build_flags =
    ${env.build_flags}
;     -UARDUINO_USB_CDC_ON_BOOT
    -DARDUINO_USB_CDC_ON_BOOT=1
    -DCORE_DEBUG_LEVEL=0
monitor_filters =
        time
        default
        esp32_exception_decoder
    
[env:T-A7670X]
extends = esp32dev_base
build_flags = ${esp32dev_base.build_flags}
            -DLILYGO_T_A7670

[env:T-Call-A7670X-V1-0]
extends = esp32dev_base
build_flags = ${esp32dev_base.build_flags}
            -DLILYGO_T_CALL_A7670_V1_0

[env:T-Call-A7670X-V1-1]
extends = esp32dev_base
build_flags = ${esp32dev_base.build_flags}
            -DLILYGO_T_CALL_A7670_V1_1

[env:T-SIM7670G]
extends = esp32s3_base
build_flags = ${esp32s3_base.build_flags}
            -DLILYGO_T_SIM7670G_S3

; FLASH:16MB PSRAM:8M QSPI 
[env:T-A7608X]
extends = esp32dev_base
build_flags =
            ${esp32dev_base.build_flags}
            -DLILYGO_T_A7608X

; FLASH:16MB PSRAM:8M OPI 
[env:T-A7608X-S3]
extends = esp32s3_base
build_flags =
            ${esp32s3_base.build_flags}
            -DLILYGO_T_A7608X_S3



; FLASH:16MB PSRAM:8M OPI 
[env:T-A7608X-DC-S3]
extends = esp32s3_base
build_flags =
            ${esp32s3_base.build_flags}
            -DLILYGO_T_A7608X_DC_S3


[env:T-SIM7000G]
extends = esp32dev_base
build_flags =
            ${esp32dev_base.build_flags}
            -DLILYGO_SIM7000G

[env:T-SIM7070G]
extends = esp32dev_base
build_flags =
            ${esp32dev_base.build_flags}
            -DLILYGO_SIM7070G

[env:T-PCIE-A7670X]
extends = esp32dev_base
build_flags = ${esp32dev_base.build_flags}
            -DLILYGO_T_PCIE_A767X

[env:T-PCIE-SIM7000G]
extends = esp32dev_base
build_flags = ${esp32dev_base.build_flags}
            -DLILYGO_T_PCIE_SIM7000G

[env:T-PCIE-SIM7080G]
extends = esp32dev_base
build_flags = ${esp32dev_base.build_flags}
            -DLILYGO_T_PCIE_SIM7080G

[env:T-PCIE-SIM7600X]
extends = esp32dev_base
build_flags = ${esp32dev_base.build_flags}
            -DLILYGO_T_PCIE_SIM7600X

[env:T-PCIE-SIM7670G]
extends = esp32dev_base
build_flags = ${esp32dev_base.build_flags}
            -DLILYGO_T_PCIE_SIM7670G

[env:T-ETH-ELITE-A7670X]
extends = esp32s3_base
build_flags =
            ${esp32s3_base.build_flags}
            -DLILYGO_T_ETH_ELITE_A7670X

[env:T-SIM7600X]
extends = esp32dev_base
build_flags =
            ${esp32dev_base.build_flags}
            -DLILYGO_SIM7600X

[env:T-SIM7080G-S3]
board = esp32s3box
build_flags =
        -DLILYGO_SIM7080G_S3
        -DARDUINO_USB_CDC_ON_BOOT=1


; ! Standard interface board, different from others, uses standard interface, the only difference is the modem
[SIMCOM_STANDARD]
build_flags =
        -DLILYGO_SIMCOM_STANDARD_PIN
        ; -UARDUINO_USB_CDC_ON_BOOT
        -DARDUINO_USB_CDC_ON_BOOT=1
        -DCORE_DEBUG_LEVEL=0
monitor_filters =
        time
        default
        esp32_exception_decoder

[env:T-SIM7000G-S3-Standard]
board = esp32-s3-wroom-1-n16r2
build_flags =
        -DLILYGO_SIM7000G_S3_STAN
        ${SIMCOM_STANDARD.build_flags}

[env:T-SIM7080G-S3-Standard]
board = esp32-s3-wroom-1-n16r2
build_flags =
        -DLILYGO_SIM7080G_S3_STAN
        ${SIMCOM_STANDARD.build_flags}

[env:T-SIM7670G-S3-Standard]
board = esp32-s3-wroom-1-n16r2
build_flags =
        -DLILYGO_SIM7670G_S3_STAN
        ${SIMCOM_STANDARD.build_flags}

[env:T-A7670X-S3-Standard]
board = esp32-s3-wroom-1-n16r2
build_flags =
        -DLILYGO_A7670X_S3_STAN
        ${SIMCOM_STANDARD.build_flags}

[env:T-SIM7600X-S3-Standard]
board = esp32-s3-wroom-1-n16r2
build_flags =
        -DLILYGO_SIM7600X_S3_STAN
        ${SIMCOM_STANDARD.build_flags}
