{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1560696486460 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1560696486467 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 16 17:48:06 2019 " "Processing started: Sun Jun 16 17:48:06 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1560696486467 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560696486467 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560696486467 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1560696487118 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1560696487118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_project/cpu/cpu_src/cpu.sv 15 15 " "Found 15 design units, including 15 entities, in source file /fpga_project/cpu/cpu_src/cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "../CPU_src/CPU.sv" "" { Text "D:/FPGA_project/CPU/CPU_src/CPU.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560696497690 ""} { "Info" "ISGN_ENTITY_NAME" "2 dmem " "Found entity 2: dmem" {  } { { "../CPU_src/CPU.sv" "" { Text "D:/FPGA_project/CPU/CPU_src/CPU.sv" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560696497690 ""} { "Info" "ISGN_ENTITY_NAME" "3 imem " "Found entity 3: imem" {  } { { "../CPU_src/CPU.sv" "" { Text "D:/FPGA_project/CPU/CPU_src/CPU.sv" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560696497690 ""} { "Info" "ISGN_ENTITY_NAME" "4 mips " "Found entity 4: mips" {  } { { "../CPU_src/CPU.sv" "" { Text "D:/FPGA_project/CPU/CPU_src/CPU.sv" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560696497690 ""} { "Info" "ISGN_ENTITY_NAME" "5 controller " "Found entity 5: controller" {  } { { "../CPU_src/CPU.sv" "" { Text "D:/FPGA_project/CPU/CPU_src/CPU.sv" 101 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560696497690 ""} { "Info" "ISGN_ENTITY_NAME" "6 maindec " "Found entity 6: maindec" {  } { { "../CPU_src/CPU.sv" "" { Text "D:/FPGA_project/CPU/CPU_src/CPU.sv" 119 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560696497690 ""} { "Info" "ISGN_ENTITY_NAME" "7 aludec " "Found entity 7: aludec" {  } { { "../CPU_src/CPU.sv" "" { Text "D:/FPGA_project/CPU/CPU_src/CPU.sv" 143 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560696497690 ""} { "Info" "ISGN_ENTITY_NAME" "8 datapath " "Found entity 8: datapath" {  } { { "../CPU_src/CPU.sv" "" { Text "D:/FPGA_project/CPU/CPU_src/CPU.sv" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560696497690 ""} { "Info" "ISGN_ENTITY_NAME" "9 regfile " "Found entity 9: regfile" {  } { { "../CPU_src/CPU.sv" "" { Text "D:/FPGA_project/CPU/CPU_src/CPU.sv" 201 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560696497690 ""} { "Info" "ISGN_ENTITY_NAME" "10 adder " "Found entity 10: adder" {  } { { "../CPU_src/CPU.sv" "" { Text "D:/FPGA_project/CPU/CPU_src/CPU.sv" 223 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560696497690 ""} { "Info" "ISGN_ENTITY_NAME" "11 sl2 " "Found entity 11: sl2" {  } { { "../CPU_src/CPU.sv" "" { Text "D:/FPGA_project/CPU/CPU_src/CPU.sv" 229 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560696497690 ""} { "Info" "ISGN_ENTITY_NAME" "12 signext " "Found entity 12: signext" {  } { { "../CPU_src/CPU.sv" "" { Text "D:/FPGA_project/CPU/CPU_src/CPU.sv" 236 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560696497690 ""} { "Info" "ISGN_ENTITY_NAME" "13 flopr " "Found entity 13: flopr" {  } { { "../CPU_src/CPU.sv" "" { Text "D:/FPGA_project/CPU/CPU_src/CPU.sv" 242 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560696497690 ""} { "Info" "ISGN_ENTITY_NAME" "14 mux2 " "Found entity 14: mux2" {  } { { "../CPU_src/CPU.sv" "" { Text "D:/FPGA_project/CPU/CPU_src/CPU.sv" 252 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560696497690 ""} { "Info" "ISGN_ENTITY_NAME" "15 alu " "Found entity 15: alu" {  } { { "../CPU_src/CPU.sv" "" { Text "D:/FPGA_project/CPU/CPU_src/CPU.sv" 260 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560696497690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560696497690 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1560696497750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mips mips:mips " "Elaborating entity \"mips\" for hierarchy \"mips:mips\"" {  } { { "../CPU_src/CPU.sv" "mips" { Text "D:/FPGA_project/CPU/CPU_src/CPU.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560696497767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller mips:mips\|controller:c " "Elaborating entity \"controller\" for hierarchy \"mips:mips\|controller:c\"" {  } { { "../CPU_src/CPU.sv" "c" { Text "D:/FPGA_project/CPU/CPU_src/CPU.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560696497788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maindec mips:mips\|controller:c\|maindec:md " "Elaborating entity \"maindec\" for hierarchy \"mips:mips\|controller:c\|maindec:md\"" {  } { { "../CPU_src/CPU.sv" "md" { Text "D:/FPGA_project/CPU/CPU_src/CPU.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560696497801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aludec mips:mips\|controller:c\|aludec:ad " "Elaborating entity \"aludec\" for hierarchy \"mips:mips\|controller:c\|aludec:ad\"" {  } { { "../CPU_src/CPU.sv" "ad" { Text "D:/FPGA_project/CPU/CPU_src/CPU.sv" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560696497817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath mips:mips\|datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"mips:mips\|datapath:dp\"" {  } { { "../CPU_src/CPU.sv" "dp" { Text "D:/FPGA_project/CPU/CPU_src/CPU.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560696497831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr mips:mips\|datapath:dp\|flopr:pcreg " "Elaborating entity \"flopr\" for hierarchy \"mips:mips\|datapath:dp\|flopr:pcreg\"" {  } { { "../CPU_src/CPU.sv" "pcreg" { Text "D:/FPGA_project/CPU/CPU_src/CPU.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560696497861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder mips:mips\|datapath:dp\|adder:pcadd1 " "Elaborating entity \"adder\" for hierarchy \"mips:mips\|datapath:dp\|adder:pcadd1\"" {  } { { "../CPU_src/CPU.sv" "pcadd1" { Text "D:/FPGA_project/CPU/CPU_src/CPU.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560696497875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sl2 mips:mips\|datapath:dp\|sl2:immsh " "Elaborating entity \"sl2\" for hierarchy \"mips:mips\|datapath:dp\|sl2:immsh\"" {  } { { "../CPU_src/CPU.sv" "immsh" { Text "D:/FPGA_project/CPU/CPU_src/CPU.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560696497888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mips:mips\|datapath:dp\|mux2:pcbrmux " "Elaborating entity \"mux2\" for hierarchy \"mips:mips\|datapath:dp\|mux2:pcbrmux\"" {  } { { "../CPU_src/CPU.sv" "pcbrmux" { Text "D:/FPGA_project/CPU/CPU_src/CPU.sv" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560696497900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile mips:mips\|datapath:dp\|regfile:rf " "Elaborating entity \"regfile\" for hierarchy \"mips:mips\|datapath:dp\|regfile:rf\"" {  } { { "../CPU_src/CPU.sv" "rf" { Text "D:/FPGA_project/CPU/CPU_src/CPU.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560696497914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mips:mips\|datapath:dp\|mux2:wrmux " "Elaborating entity \"mux2\" for hierarchy \"mips:mips\|datapath:dp\|mux2:wrmux\"" {  } { { "../CPU_src/CPU.sv" "wrmux" { Text "D:/FPGA_project/CPU/CPU_src/CPU.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560696497933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signext mips:mips\|datapath:dp\|signext:se " "Elaborating entity \"signext\" for hierarchy \"mips:mips\|datapath:dp\|signext:se\"" {  } { { "../CPU_src/CPU.sv" "se" { Text "D:/FPGA_project/CPU/CPU_src/CPU.sv" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560696497959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu mips:mips\|datapath:dp\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"mips:mips\|datapath:dp\|alu:alu\"" {  } { { "../CPU_src/CPU.sv" "alu" { Text "D:/FPGA_project/CPU/CPU_src/CPU.sv" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560696497972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem imem:imem " "Elaborating entity \"imem\" for hierarchy \"imem:imem\"" {  } { { "../CPU_src/CPU.sv" "imem" { Text "D:/FPGA_project/CPU/CPU_src/CPU.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560696497988 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "36 0 63 CPU.sv(74) " "Verilog HDL warning at CPU.sv(74): number of words (36) in memory file does not match the number of elements in the address range \[0:63\]" {  } { { "../CPU_src/CPU.sv" "" { Text "D:/FPGA_project/CPU/CPU_src/CPU.sv" 74 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1560696497990 "|CPU|imem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.data_a 0 CPU.sv(71) " "Net \"RAM.data_a\" at CPU.sv(71) has no driver or initial value, using a default initial value '0'" {  } { { "../CPU_src/CPU.sv" "" { Text "D:/FPGA_project/CPU/CPU_src/CPU.sv" 71 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1560696498111 "|CPU|imem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.waddr_a 0 CPU.sv(71) " "Net \"RAM.waddr_a\" at CPU.sv(71) has no driver or initial value, using a default initial value '0'" {  } { { "../CPU_src/CPU.sv" "" { Text "D:/FPGA_project/CPU/CPU_src/CPU.sv" 71 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1560696498111 "|CPU|imem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.we_a 0 CPU.sv(71) " "Net \"RAM.we_a\" at CPU.sv(71) has no driver or initial value, using a default initial value '0'" {  } { { "../CPU_src/CPU.sv" "" { Text "D:/FPGA_project/CPU/CPU_src/CPU.sv" 71 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1560696498111 "|CPU|imem:imem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem dmem:dmem " "Elaborating entity \"dmem\" for hierarchy \"dmem:dmem\"" {  } { { "../CPU_src/CPU.sv" "dmem" { Text "D:/FPGA_project/CPU/CPU_src/CPU.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560696498124 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mips:mips\|datapath:dp\|regfile:rf\|rf " "RAM logic \"mips:mips\|datapath:dp\|regfile:rf\|rf\" is uninferred due to asynchronous read logic" {  } { { "../CPU_src/CPU.sv" "rf" { Text "D:/FPGA_project/CPU/CPU_src/CPU.sv" 207 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1560696498566 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "dmem:dmem\|RAM " "RAM logic \"dmem:dmem\|RAM\" is uninferred due to asynchronous read logic" {  } { { "../CPU_src/CPU.sv" "RAM" { Text "D:/FPGA_project/CPU/CPU_src/CPU.sv" 60 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1560696498566 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1560696498566 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/FPGA_project/CPU/quartus_work/db/CPU.ram0_imem_37c714.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/FPGA_project/CPU/quartus_work/db/CPU.ram0_imem_37c714.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1560696498570 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[0\] GND " "Pin \"writedata\[0\]\" is stuck at GND" {  } { { "../CPU_src/CPU.sv" "" { Text "D:/FPGA_project/CPU/CPU_src/CPU.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560696498726 "|CPU|writedata[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[1\] GND " "Pin \"writedata\[1\]\" is stuck at GND" {  } { { "../CPU_src/CPU.sv" "" { Text "D:/FPGA_project/CPU/CPU_src/CPU.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560696498726 "|CPU|writedata[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[2\] GND " "Pin \"writedata\[2\]\" is stuck at GND" {  } { { "../CPU_src/CPU.sv" "" { Text "D:/FPGA_project/CPU/CPU_src/CPU.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560696498726 "|CPU|writedata[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[3\] GND " "Pin \"writedata\[3\]\" is stuck at GND" {  } { { "../CPU_src/CPU.sv" "" { Text "D:/FPGA_project/CPU/CPU_src/CPU.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560696498726 "|CPU|writedata[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[4\] GND " "Pin \"writedata\[4\]\" is stuck at GND" {  } { { "../CPU_src/CPU.sv" "" { Text "D:/FPGA_project/CPU/CPU_src/CPU.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560696498726 "|CPU|writedata[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[5\] GND " "Pin \"writedata\[5\]\" is stuck at GND" {  } { { "../CPU_src/CPU.sv" "" { Text "D:/FPGA_project/CPU/CPU_src/CPU.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560696498726 "|CPU|writedata[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[6\] GND " "Pin \"writedata\[6\]\" is stuck at GND" {  } { { "../CPU_src/CPU.sv" "" { Text "D:/FPGA_project/CPU/CPU_src/CPU.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560696498726 "|CPU|writedata[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[7\] GND " "Pin \"writedata\[7\]\" is stuck at GND" {  } { { "../CPU_src/CPU.sv" "" { Text "D:/FPGA_project/CPU/CPU_src/CPU.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560696498726 "|CPU|writedata[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[8\] GND " "Pin \"writedata\[8\]\" is stuck at GND" {  } { { "../CPU_src/CPU.sv" "" { Text "D:/FPGA_project/CPU/CPU_src/CPU.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560696498726 "|CPU|writedata[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[9\] GND " "Pin \"writedata\[9\]\" is stuck at GND" {  } { { "../CPU_src/CPU.sv" "" { Text "D:/FPGA_project/CPU/CPU_src/CPU.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560696498726 "|CPU|writedata[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[10\] GND " "Pin \"writedata\[10\]\" is stuck at GND" {  } { { "../CPU_src/CPU.sv" "" { Text "D:/FPGA_project/CPU/CPU_src/CPU.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560696498726 "|CPU|writedata[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[11\] GND " "Pin \"writedata\[11\]\" is stuck at GND" {  } { { "../CPU_src/CPU.sv" "" { Text "D:/FPGA_project/CPU/CPU_src/CPU.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560696498726 "|CPU|writedata[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[12\] GND " "Pin \"writedata\[12\]\" is stuck at GND" {  } { { "../CPU_src/CPU.sv" "" { Text "D:/FPGA_project/CPU/CPU_src/CPU.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560696498726 "|CPU|writedata[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[13\] GND " "Pin \"writedata\[13\]\" is stuck at GND" {  } { { "../CPU_src/CPU.sv" "" { Text "D:/FPGA_project/CPU/CPU_src/CPU.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560696498726 "|CPU|writedata[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[14\] GND " "Pin \"writedata\[14\]\" is stuck at GND" {  } { { "../CPU_src/CPU.sv" "" { Text "D:/FPGA_project/CPU/CPU_src/CPU.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560696498726 "|CPU|writedata[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[15\] GND " "Pin \"writedata\[15\]\" is stuck at GND" {  } { { "../CPU_src/CPU.sv" "" { Text "D:/FPGA_project/CPU/CPU_src/CPU.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560696498726 "|CPU|writedata[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[16\] GND " "Pin \"writedata\[16\]\" is stuck at GND" {  } { { "../CPU_src/CPU.sv" "" { Text "D:/FPGA_project/CPU/CPU_src/CPU.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560696498726 "|CPU|writedata[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[17\] GND " "Pin \"writedata\[17\]\" is stuck at GND" {  } { { "../CPU_src/CPU.sv" "" { Text "D:/FPGA_project/CPU/CPU_src/CPU.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560696498726 "|CPU|writedata[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[18\] GND " "Pin \"writedata\[18\]\" is stuck at GND" {  } { { "../CPU_src/CPU.sv" "" { Text "D:/FPGA_project/CPU/CPU_src/CPU.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560696498726 "|CPU|writedata[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[19\] GND " "Pin \"writedata\[19\]\" is stuck at GND" {  } { { "../CPU_src/CPU.sv" "" { Text "D:/FPGA_project/CPU/CPU_src/CPU.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560696498726 "|CPU|writedata[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[20\] GND " "Pin \"writedata\[20\]\" is stuck at GND" {  } { { "../CPU_src/CPU.sv" "" { Text "D:/FPGA_project/CPU/CPU_src/CPU.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560696498726 "|CPU|writedata[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[21\] GND " "Pin \"writedata\[21\]\" is stuck at GND" {  } { { "../CPU_src/CPU.sv" "" { Text "D:/FPGA_project/CPU/CPU_src/CPU.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560696498726 "|CPU|writedata[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[22\] GND " "Pin \"writedata\[22\]\" is stuck at GND" {  } { { "../CPU_src/CPU.sv" "" { Text "D:/FPGA_project/CPU/CPU_src/CPU.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560696498726 "|CPU|writedata[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[23\] GND " "Pin \"writedata\[23\]\" is stuck at GND" {  } { { "../CPU_src/CPU.sv" "" { Text "D:/FPGA_project/CPU/CPU_src/CPU.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560696498726 "|CPU|writedata[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[24\] GND " "Pin \"writedata\[24\]\" is stuck at GND" {  } { { "../CPU_src/CPU.sv" "" { Text "D:/FPGA_project/CPU/CPU_src/CPU.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560696498726 "|CPU|writedata[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[25\] GND " "Pin \"writedata\[25\]\" is stuck at GND" {  } { { "../CPU_src/CPU.sv" "" { Text "D:/FPGA_project/CPU/CPU_src/CPU.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560696498726 "|CPU|writedata[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[26\] GND " "Pin \"writedata\[26\]\" is stuck at GND" {  } { { "../CPU_src/CPU.sv" "" { Text "D:/FPGA_project/CPU/CPU_src/CPU.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560696498726 "|CPU|writedata[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[27\] GND " "Pin \"writedata\[27\]\" is stuck at GND" {  } { { "../CPU_src/CPU.sv" "" { Text "D:/FPGA_project/CPU/CPU_src/CPU.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560696498726 "|CPU|writedata[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[28\] GND " "Pin \"writedata\[28\]\" is stuck at GND" {  } { { "../CPU_src/CPU.sv" "" { Text "D:/FPGA_project/CPU/CPU_src/CPU.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560696498726 "|CPU|writedata[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[29\] GND " "Pin \"writedata\[29\]\" is stuck at GND" {  } { { "../CPU_src/CPU.sv" "" { Text "D:/FPGA_project/CPU/CPU_src/CPU.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560696498726 "|CPU|writedata[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[30\] GND " "Pin \"writedata\[30\]\" is stuck at GND" {  } { { "../CPU_src/CPU.sv" "" { Text "D:/FPGA_project/CPU/CPU_src/CPU.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560696498726 "|CPU|writedata[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[31\] GND " "Pin \"writedata\[31\]\" is stuck at GND" {  } { { "../CPU_src/CPU.sv" "" { Text "D:/FPGA_project/CPU/CPU_src/CPU.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560696498726 "|CPU|writedata[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[0\] GND " "Pin \"dataadr\[0\]\" is stuck at GND" {  } { { "../CPU_src/CPU.sv" "" { Text "D:/FPGA_project/CPU/CPU_src/CPU.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560696498726 "|CPU|dataadr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[1\] GND " "Pin \"dataadr\[1\]\" is stuck at GND" {  } { { "../CPU_src/CPU.sv" "" { Text "D:/FPGA_project/CPU/CPU_src/CPU.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560696498726 "|CPU|dataadr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[2\] GND " "Pin \"dataadr\[2\]\" is stuck at GND" {  } { { "../CPU_src/CPU.sv" "" { Text "D:/FPGA_project/CPU/CPU_src/CPU.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560696498726 "|CPU|dataadr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[3\] GND " "Pin \"dataadr\[3\]\" is stuck at GND" {  } { { "../CPU_src/CPU.sv" "" { Text "D:/FPGA_project/CPU/CPU_src/CPU.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560696498726 "|CPU|dataadr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[4\] GND " "Pin \"dataadr\[4\]\" is stuck at GND" {  } { { "../CPU_src/CPU.sv" "" { Text "D:/FPGA_project/CPU/CPU_src/CPU.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560696498726 "|CPU|dataadr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[5\] GND " "Pin \"dataadr\[5\]\" is stuck at GND" {  } { { "../CPU_src/CPU.sv" "" { Text "D:/FPGA_project/CPU/CPU_src/CPU.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560696498726 "|CPU|dataadr[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[6\] GND " "Pin \"dataadr\[6\]\" is stuck at GND" {  } { { "../CPU_src/CPU.sv" "" { Text "D:/FPGA_project/CPU/CPU_src/CPU.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560696498726 "|CPU|dataadr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[7\] GND " "Pin \"dataadr\[7\]\" is stuck at GND" {  } { { "../CPU_src/CPU.sv" "" { Text "D:/FPGA_project/CPU/CPU_src/CPU.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560696498726 "|CPU|dataadr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[8\] GND " "Pin \"dataadr\[8\]\" is stuck at GND" {  } { { "../CPU_src/CPU.sv" "" { Text "D:/FPGA_project/CPU/CPU_src/CPU.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560696498726 "|CPU|dataadr[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[9\] GND " "Pin \"dataadr\[9\]\" is stuck at GND" {  } { { "../CPU_src/CPU.sv" "" { Text "D:/FPGA_project/CPU/CPU_src/CPU.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560696498726 "|CPU|dataadr[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[10\] GND " "Pin \"dataadr\[10\]\" is stuck at GND" {  } { { "../CPU_src/CPU.sv" "" { Text "D:/FPGA_project/CPU/CPU_src/CPU.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560696498726 "|CPU|dataadr[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[11\] GND " "Pin \"dataadr\[11\]\" is stuck at GND" {  } { { "../CPU_src/CPU.sv" "" { Text "D:/FPGA_project/CPU/CPU_src/CPU.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560696498726 "|CPU|dataadr[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[12\] GND " "Pin \"dataadr\[12\]\" is stuck at GND" {  } { { "../CPU_src/CPU.sv" "" { Text "D:/FPGA_project/CPU/CPU_src/CPU.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560696498726 "|CPU|dataadr[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[13\] GND " "Pin \"dataadr\[13\]\" is stuck at GND" {  } { { "../CPU_src/CPU.sv" "" { Text "D:/FPGA_project/CPU/CPU_src/CPU.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560696498726 "|CPU|dataadr[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[14\] GND " "Pin \"dataadr\[14\]\" is stuck at GND" {  } { { "../CPU_src/CPU.sv" "" { Text "D:/FPGA_project/CPU/CPU_src/CPU.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560696498726 "|CPU|dataadr[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[15\] GND " "Pin \"dataadr\[15\]\" is stuck at GND" {  } { { "../CPU_src/CPU.sv" "" { Text "D:/FPGA_project/CPU/CPU_src/CPU.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560696498726 "|CPU|dataadr[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[16\] GND " "Pin \"dataadr\[16\]\" is stuck at GND" {  } { { "../CPU_src/CPU.sv" "" { Text "D:/FPGA_project/CPU/CPU_src/CPU.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560696498726 "|CPU|dataadr[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[17\] GND " "Pin \"dataadr\[17\]\" is stuck at GND" {  } { { "../CPU_src/CPU.sv" "" { Text "D:/FPGA_project/CPU/CPU_src/CPU.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560696498726 "|CPU|dataadr[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[18\] GND " "Pin \"dataadr\[18\]\" is stuck at GND" {  } { { "../CPU_src/CPU.sv" "" { Text "D:/FPGA_project/CPU/CPU_src/CPU.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560696498726 "|CPU|dataadr[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[19\] GND " "Pin \"dataadr\[19\]\" is stuck at GND" {  } { { "../CPU_src/CPU.sv" "" { Text "D:/FPGA_project/CPU/CPU_src/CPU.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560696498726 "|CPU|dataadr[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[20\] GND " "Pin \"dataadr\[20\]\" is stuck at GND" {  } { { "../CPU_src/CPU.sv" "" { Text "D:/FPGA_project/CPU/CPU_src/CPU.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560696498726 "|CPU|dataadr[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[21\] GND " "Pin \"dataadr\[21\]\" is stuck at GND" {  } { { "../CPU_src/CPU.sv" "" { Text "D:/FPGA_project/CPU/CPU_src/CPU.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560696498726 "|CPU|dataadr[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[22\] GND " "Pin \"dataadr\[22\]\" is stuck at GND" {  } { { "../CPU_src/CPU.sv" "" { Text "D:/FPGA_project/CPU/CPU_src/CPU.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560696498726 "|CPU|dataadr[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[23\] GND " "Pin \"dataadr\[23\]\" is stuck at GND" {  } { { "../CPU_src/CPU.sv" "" { Text "D:/FPGA_project/CPU/CPU_src/CPU.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560696498726 "|CPU|dataadr[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[24\] GND " "Pin \"dataadr\[24\]\" is stuck at GND" {  } { { "../CPU_src/CPU.sv" "" { Text "D:/FPGA_project/CPU/CPU_src/CPU.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560696498726 "|CPU|dataadr[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[25\] GND " "Pin \"dataadr\[25\]\" is stuck at GND" {  } { { "../CPU_src/CPU.sv" "" { Text "D:/FPGA_project/CPU/CPU_src/CPU.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560696498726 "|CPU|dataadr[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[26\] GND " "Pin \"dataadr\[26\]\" is stuck at GND" {  } { { "../CPU_src/CPU.sv" "" { Text "D:/FPGA_project/CPU/CPU_src/CPU.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560696498726 "|CPU|dataadr[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[27\] GND " "Pin \"dataadr\[27\]\" is stuck at GND" {  } { { "../CPU_src/CPU.sv" "" { Text "D:/FPGA_project/CPU/CPU_src/CPU.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560696498726 "|CPU|dataadr[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[28\] GND " "Pin \"dataadr\[28\]\" is stuck at GND" {  } { { "../CPU_src/CPU.sv" "" { Text "D:/FPGA_project/CPU/CPU_src/CPU.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560696498726 "|CPU|dataadr[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[29\] GND " "Pin \"dataadr\[29\]\" is stuck at GND" {  } { { "../CPU_src/CPU.sv" "" { Text "D:/FPGA_project/CPU/CPU_src/CPU.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560696498726 "|CPU|dataadr[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[30\] GND " "Pin \"dataadr\[30\]\" is stuck at GND" {  } { { "../CPU_src/CPU.sv" "" { Text "D:/FPGA_project/CPU/CPU_src/CPU.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560696498726 "|CPU|dataadr[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[31\] GND " "Pin \"dataadr\[31\]\" is stuck at GND" {  } { { "../CPU_src/CPU.sv" "" { Text "D:/FPGA_project/CPU/CPU_src/CPU.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560696498726 "|CPU|dataadr[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memwrite GND " "Pin \"memwrite\" is stuck at GND" {  } { { "../CPU_src/CPU.sv" "" { Text "D:/FPGA_project/CPU/CPU_src/CPU.sv" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560696498726 "|CPU|memwrite"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1560696498726 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "30 " "30 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1560696498734 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1560696498898 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560696498898 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "../CPU_src/CPU.sv" "" { Text "D:/FPGA_project/CPU/CPU_src/CPU.sv" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560696498954 "|CPU|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "../CPU_src/CPU.sv" "" { Text "D:/FPGA_project/CPU/CPU_src/CPU.sv" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560696498954 "|CPU|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1560696498954 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "67 " "Implemented 67 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1560696498954 ""} { "Info" "ICUT_CUT_TM_OPINS" "65 " "Implemented 65 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1560696498954 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1560696498954 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 75 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 75 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4755 " "Peak virtual memory: 4755 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1560696498990 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 16 17:48:18 2019 " "Processing ended: Sun Jun 16 17:48:18 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1560696498990 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1560696498990 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1560696498990 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1560696498990 ""}
