$date
	Sat Apr 19 13:42:42 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module fifo $end
$var wire 1 ! clk $end
$var wire 32 " data_in [31:0] $end
$var wire 1 # read_en $end
$var wire 1 $ rst_n $end
$var wire 1 % write_en $end
$var wire 1 & full $end
$var wire 1 ' empty $end
$var parameter 32 ( DATA_WIDTH $end
$var parameter 32 ) DEPTH $end
$var parameter 32 * PTR_W $end
$var reg 32 + data_out [31:0] $end
$var reg 5 , read_ptr [4:0] $end
$var reg 5 - write_ptr [4:0] $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b101 *
b100000 )
b100000 (
$end
#0
$dumpvars
bx -
bx ,
bx +
x'
x&
z%
z$
z#
bz "
1!
$end
#5
0!
#10
0&
1'
b0 ,
b0 -
1!
1$
#15
0!
#20
1!
0$
#25
0!
#30
b1 -
1!
b11 "
1%
0'
#35
0!
#40
b1 ,
b11 +
b10 -
1!
b101 "
1#
#45
0!
#50
b10 ,
b101 +
b11 -
1!
b1001 "
#55
0!
#60
b11 ,
b1001 +
b100 -
1!
b10 "
#65
0!
#70
1'
b100 ,
b10 +
1!
0%
#75
0!
#80
1!
#85
0!
#90
1!
#95
0!
#101
