$date
	Fri Aug  8 16:53:53 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module clock_gating_tb $end
$var wire 1 ! gated_clk $end
$var reg 1 " clk $end
$var reg 1 # en $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # en $end
$var wire 1 ! gated_clk $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0#
0"
0!
$end
#5000
1"
#10000
0"
1#
#15000
1!
1"
#20000
0!
0"
#25000
1!
1"
#30000
0!
0"
#35000
1!
1"
#40000
0!
0"
#45000
1!
1"
#50000
0!
0"
0#
#55000
1"
#60000
0"
#65000
1"
#70000
0"
1#
#75000
1!
1"
#80000
0!
0"
#85000
1!
1"
#90000
0!
0"
#95000
1!
1"
#100000
0!
0"
0#
#105000
1"
#110000
0"
#115000
1"
#120000
0"
