// ==============================================================
// Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// ==============================================================
#ifndef __nn_inference_hwmm_layer1_Pipeline_prod10_layer1_weights_7_H__
#define __nn_inference_hwmm_layer1_Pipeline_prod10_layer1_weights_7_H__


#include <systemc>
using namespace sc_core;
using namespace sc_dt;




#include <iostream>
#include <fstream>

struct nn_inference_hwmm_layer1_Pipeline_prod10_layer1_weights_7_ram : public sc_core::sc_module {

  static const unsigned DataWidth = 32;
  static const unsigned AddressRange = 100;
  static const unsigned AddressWidth = 7;

//latency = 1
//input_reg = 1
//output_reg = 0
sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in <sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


sc_lv<DataWidth> ram[AddressRange];


   SC_CTOR(nn_inference_hwmm_layer1_Pipeline_prod10_layer1_weights_7_ram) {
        ram[0] = "0b10111111010000010011100000000111";
        ram[1] = "0b10111111101110011100110001101011";
        ram[2] = "0b10111111101001101001011100001010";
        ram[3] = "0b11000000000100101110101000100010";
        ram[4] = "0b10111111101111110101010110010100";
        ram[5] = "0b10111111011110010110111001001111";
        ram[6] = "0b10111110101000011010100011101100";
        ram[7] = "0b10111111100000100100111001000000";
        ram[8] = "0b10111111001111001000101010011110";
        ram[9] = "0b00111111011010011010111100010010";
        ram[10] = "0b00111111010000101000110000100000";
        ram[11] = "0b00111111101101001010101110001000";
        ram[12] = "0b10111110100011101110001101011101";
        ram[13] = "0b00111101111110001101110110100010";
        ram[14] = "0b10111011110101010010100110101100";
        ram[15] = "0b00111110011011111001000001111000";
        ram[16] = "0b10111101110010100011011000011011";
        ram[17] = "0b10111110001111001100000000001001";
        ram[18] = "0b10111111000011000001000011010011";
        ram[19] = "0b00111101001101011111111011100010";
        ram[20] = "0b00111100001011010111111111100010";
        ram[21] = "0b10111101111011110011010001001100";
        ram[22] = "0b10111110010101100001100100001111";
        ram[23] = "0b10111110101000011001000011100111";
        ram[24] = "0b10111110000010101001100000010010";
        ram[25] = "0b10111110000010001100001100011100";
        ram[26] = "0b00111110001100001010001110100000";
        ram[27] = "0b00111101100110010101111110001100";
        ram[28] = "0b10111100100001010000110110011111";
        ram[29] = "0b10111110100001100000010101101110";
        ram[30] = "0b00111111000000000110001101101101";
        ram[31] = "0b10111101110000011000001100001111";
        ram[32] = "0b00111110000011100111100101101011";
        ram[33] = "0b10111110110000101101011000010101";
        ram[34] = "0b00111110001001001110101010111110";
        ram[35] = "0b00111110111001100110000000001101";
        ram[36] = "0b00111111001001001100010101111100";
        ram[37] = "0b00111110000100001001010000000010";
        ram[38] = "0b10111101111100101011011001001001";
        ram[39] = "0b10111110011000000001100100101001";
        ram[40] = "0b10111101101000001101011110011000";
        ram[41] = "0b00111110001111110100110110011001";
        ram[42] = "0b00111110001111000010111111011101";
        ram[43] = "0b00111101100011101111010110000100";
        ram[44] = "0b00111110110011011000110011011100";
        ram[45] = "0b00111110101001100101110110010111";
        ram[46] = "0b00111110111000001011010010111101";
        ram[47] = "0b00111110001000011010000010000110";
        ram[48] = "0b10111111101001111110110000110101";
        ram[49] = "0b10111100110101101100011000100000";
        ram[50] = "0b00111111101001001101110100000100";
        ram[51] = "0b00111101101101010000010010101010";
        ram[52] = "0b10111101101100011001100011011001";
        ram[53] = "0b10111110101000100001011110010000";
        ram[54] = "0b10111111000100110110001101000000";
        ram[55] = "0b10111110101010010011001100010000";
        ram[56] = "0b00111110010001000101001100001101";
        ram[57] = "0b00111110101101100011011100101011";
        ram[58] = "0b00111111001010100000000101000111";
        ram[59] = "0b10111111000101011110000010001110";
        ram[60] = "0b00111111111111000000111011001000";
        ram[61] = "0b00111111000100101010011101111100";
        ram[62] = "0b10111110010000010111111111011110";
        ram[63] = "0b10111110111010100111011110010110";
        ram[64] = "0b10111110000000011011011011110000";
        ram[65] = "0b00111110100111001101011100001001";
        ram[66] = "0b00111101000011011101111111100000";
        ram[67] = "0b10111101101100101110010010011111";
        ram[68] = "0b10111110110011100001000101101101";
        ram[69] = "0b10111111111010011001110000010010";
        ram[70] = "0b00111111011000110010110000100001";
        ram[71] = "0b00111101111111111001111001000111";
        ram[72] = "0b00111110100101010111010110101011";
        ram[73] = "0b00111110001101101011111101101011";
        ram[74] = "0b00111111000000001000100100111011";
        ram[75] = "0b00111110111100111111110101000011";
        ram[76] = "0b10111101101110101000101100000001";
        ram[77] = "0b10111110010101101011100110110100";
        ram[78] = "0b10111110100110000110111011101011";
        ram[79] = "0b10111110100101010100101100111011";
        ram[80] = "0b01000000000110111100001101110100";
        ram[81] = "0b00111111000000000000000010001110";
        ram[82] = "0b00111110011000101110000110010101";
        ram[83] = "0b00111110001001101001111101111010";
        ram[84] = "0b00111101110101000000011110100111";
        ram[85] = "0b00111101111011011011011100010010";
        ram[86] = "0b10111110100100101100011011101100";
        ram[87] = "0b10111110100111001001001010010000";
        ram[88] = "0b11000000000001111101000111001000";
        ram[89] = "0b10111110110010000000111101110111";
        ram[90] = "0b00111111110111011110001011111000";
        ram[91] = "0b00111110000001111101111111100110";
        ram[92] = "0b00111110011101100111111111001000";
        ram[93] = "0b00111110111111001001111111100010";
        ram[94] = "0b00111111000100001000000000000111";
        ram[95] = "0b10111111001111101110000000001010";
        ram[96] = "0b10111111101001011010001011000101";
        ram[97] = "0b10111111000100111101111001110001";
        ram[98] = "0b10111111001001011000000010001101";
        ram[99] = "0b10111111101000001100011011101001";


SC_METHOD(prc_write_0);
  sensitive<<clk.pos();
   }


void prc_write_0()
{
    if (ce0.read() == sc_dt::Log_1) 
    {
            if(address0.read().is_01() && address0.read().to_uint()<AddressRange)
              q0 = ram[address0.read().to_uint()];
            else
              q0 = sc_lv<DataWidth>();
    }
}


}; //endmodule


SC_MODULE(nn_inference_hwmm_layer1_Pipeline_prod10_layer1_weights_7) {


static const unsigned DataWidth = 32;
static const unsigned AddressRange = 100;
static const unsigned AddressWidth = 7;

sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in<sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


nn_inference_hwmm_layer1_Pipeline_prod10_layer1_weights_7_ram* meminst;


SC_CTOR(nn_inference_hwmm_layer1_Pipeline_prod10_layer1_weights_7) {
meminst = new nn_inference_hwmm_layer1_Pipeline_prod10_layer1_weights_7_ram("nn_inference_hwmm_layer1_Pipeline_prod10_layer1_weights_7_ram");
meminst->address0(address0);
meminst->ce0(ce0);
meminst->q0(q0);

meminst->reset(reset);
meminst->clk(clk);
}
~nn_inference_hwmm_layer1_Pipeline_prod10_layer1_weights_7() {
    delete meminst;
}


};//endmodule
#endif
