==20780== Cachegrind, a cache and branch-prediction profiler
==20780== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==20780== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==20780== Command: ./srr-large
==20780== 
--20780-- warning: L3 cache found, using its data for the LL simulation.
--20780-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--20780-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.015625
==20780== brk segment overflow in thread #1: can't grow to 0x4a4b000
==20780== (see section Limitations in user manual)
==20780== NOTE: further instances of this message will not be shown
==20780== 
==20780== I   refs:      919,217,731,559
==20780== I1  misses:              4,040
==20780== LLi misses:              1,886
==20780== I1  miss rate:            0.00%
==20780== LLi miss rate:            0.00%
==20780== 
==20780== D   refs:      356,699,040,284  (240,279,389,404 rd   + 116,419,650,880 wr)
==20780== D1  misses:     18,245,950,457  ( 17,888,649,093 rd   +     357,301,364 wr)
==20780== LLd misses:            838,454  (        274,427 rd   +         564,027 wr)
==20780== D1  miss rate:             5.1% (            7.4%     +             0.3%  )
==20780== LLd miss rate:             0.0% (            0.0%     +             0.0%  )
==20780== 
==20780== LL refs:        18,245,954,497  ( 17,888,653,133 rd   +     357,301,364 wr)
==20780== LL misses:             840,340  (        276,313 rd   +         564,027 wr)
==20780== LL miss rate:              0.0% (            0.0%     +             0.0%  )
