{
  "nodes":
  [
    {
      "name":"MakeUniqueTask0"
      , "id":26660
      , "type":"kernel"
      , "children":
      [
        {
          "name":"On-chip Memory"
          , "id":26661
          , "type":"memtype"
          , "children":
          [
            {
              "name":"AggFuncSelect"
              , "id":26662
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                          , "line":"26"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":26
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"AggFuncSelect_n"
              , "id":26663
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                          , "line":"29"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":29
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"iBundle"
              , "id":26664
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                          , "line":"35"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":35
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oBundle"
              , "id":26665
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                          , "line":"36"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":36
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"agg_op"
              , "id":26666
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                          , "line":"170"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                    , "line":170
                  }
                ]
              ]
              , "type":"reg"
            }
          ]
        }
      ]
    }
    , {
      "name":"MapKeyTask0"
      , "id":26667
      , "type":"kernel"
      , "children":
      [
        {
          "name":"On-chip Memory"
          , "id":26668
          , "type":"memtype"
          , "children":
          [
            {
              "name":"__camKey"
              , "id":26669
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                          , "line":"63"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":63
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"__camValid"
              , "id":26670
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                          , "line":"63"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":63
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"iBundle"
              , "id":26671
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                          , "line":"67"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":67
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oBundle"
              , "id":26672
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                          , "line":"68"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":68
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"idxOut,idxOut,idxOut,idxOut"
              , "id":26673
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                          , "line":"74"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":74
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"mappedOut"
              , "id":26674
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                          , "line":"75"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":75
                  }
                ]
              ]
              , "type":"unsynth"
            }
          ]
        }
      ]
    }
    , {
      "name":"TraiageMappingTask0"
      , "id":26675
      , "type":"kernel"
      , "children":
      [
        {
          "name":"On-chip Memory"
          , "id":26676
          , "type":"memtype"
          , "children":
          [
            {
              "name":"inBundle"
              , "id":26677
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                          , "line":"108"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":108
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"goodBundle"
              , "id":26678
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                          , "line":"109"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":109
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"badBundle"
              , "id":26679
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                          , "line":"110"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":110
                  }
                ]
              ]
              , "type":"reg"
            }
          ]
        }
      ]
    }
    , {
      "name":"AggregateTask0"
      , "id":26680
      , "type":"kernel"
      , "children":
      [
        {
          "name":"On-chip Memory"
          , "id":26681
          , "type":"memtype"
          , "children":
          [
            {
              "name":"__table"
              , "id":26682
              , "brief":"Implemented size:16 kilobytes = (16 banks) x (64 words per bank) x (16 bytes per word) | Memory Usage:64 RAMs | Number of banks:16 | Bank width (word size):16 bytes | Bank depth:64 words | Number of replicates:1 | Number of private copies:1 | RAM Mode:Simple dual-port | Pump configuration:Single-pumped | User defined attributes:memory(BLOCK_RAM), singlepump, simple_dual_port"
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                          , "line":"148"
                        }
                      ]
                    }
                  ]
                  , "Requested size":"16 kilobytes"
                  , "Implemented size":"16 kilobytes = (16 banks) x (64 words per bank) x (16 bytes per word)"
                  , "Memory Usage":"64 RAMs"
                  , "Number of banks":"16"
                  , "Bank width (word size)":"16 bytes"
                  , "Bank depth":"64 words"
                  , "Number of replicates":"1"
                  , "Number of private copies":"1"
                  , "RAM Mode":"Simple dual-port"
                  , "Pump configuration":"Single-pumped"
                  , "Additional information":"In each private copy:</br>  Variable '__table' occupies memory words [0-1023] and has 1 array element per memory word."
                  , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td></td><td></td><td></td><td></td></tr></table>"
                  , "User defined attributes":"memory(BLOCK_RAM), singlepump, simple_dual_port"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Kernel Memory"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/kernel-memory.html"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":148
                  }
                ]
              ]
              , "type":"memsys"
              , "children":
              [
                {
                  "name":"Bank 0"
                  , "id":26763
                  , "brief":"Memory Usage:4 RAMs | Bank width:16 bytes | Bank depth:64 words | Implemented bank size:1024 bytes = (64 words) x (16 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 RAMs"
                      , "Bank width":"16 bytes"
                      , "Bank depth":"64 words"
                      , "Implemented bank size":"1024 bytes = (64 words) x (16 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Additional information":"In each private copy:</br>  Variable '__table' occupies memory words [0-1023] and has 1 array element per memory word."
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                        , "line":148
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":26764
                      , "padding":"0"
                      , "depth":"64"
                      , "brief":"Implemented size:1024 bytes = (64 words) x (16 bytes per word) | Memory Usage:4 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"1024 bytes = (64 words) x (16 bytes per word)"
                          , "Memory Usage":"4 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Additional information":"In each private copy:</br>  Variable '__table' occupies memory words [0-1023] and has 1 array element per memory word."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                            , "line":148
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":26765
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":26767
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"16 bytes"
                            , "Depth per copy (including padding)":"64 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable '__table' occupies memory words [0-1023] and has 1 array element per memory word."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 1"
                  , "id":26769
                  , "brief":"Memory Usage:4 RAMs | Bank width:16 bytes | Bank depth:64 words | Implemented bank size:1024 bytes = (64 words) x (16 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 RAMs"
                      , "Bank width":"16 bytes"
                      , "Bank depth":"64 words"
                      , "Implemented bank size":"1024 bytes = (64 words) x (16 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Additional information":"In each private copy:</br>  Variable '__table' occupies memory words [0-1023] and has 1 array element per memory word."
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                        , "line":148
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":26770
                      , "padding":"0"
                      , "depth":"64"
                      , "brief":"Implemented size:1024 bytes = (64 words) x (16 bytes per word) | Memory Usage:4 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"1024 bytes = (64 words) x (16 bytes per word)"
                          , "Memory Usage":"4 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Additional information":"In each private copy:</br>  Variable '__table' occupies memory words [0-1023] and has 1 array element per memory word."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                            , "line":148
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":26771
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":26773
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"16 bytes"
                            , "Depth per copy (including padding)":"64 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable '__table' occupies memory words [0-1023] and has 1 array element per memory word."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 2"
                  , "id":26775
                  , "brief":"Memory Usage:4 RAMs | Bank width:16 bytes | Bank depth:64 words | Implemented bank size:1024 bytes = (64 words) x (16 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 RAMs"
                      , "Bank width":"16 bytes"
                      , "Bank depth":"64 words"
                      , "Implemented bank size":"1024 bytes = (64 words) x (16 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Additional information":"In each private copy:</br>  Variable '__table' occupies memory words [0-1023] and has 1 array element per memory word."
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                        , "line":148
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":26776
                      , "padding":"0"
                      , "depth":"64"
                      , "brief":"Implemented size:1024 bytes = (64 words) x (16 bytes per word) | Memory Usage:4 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"1024 bytes = (64 words) x (16 bytes per word)"
                          , "Memory Usage":"4 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Additional information":"In each private copy:</br>  Variable '__table' occupies memory words [0-1023] and has 1 array element per memory word."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                            , "line":148
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":26777
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":26779
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"16 bytes"
                            , "Depth per copy (including padding)":"64 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable '__table' occupies memory words [0-1023] and has 1 array element per memory word."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 3"
                  , "id":26781
                  , "brief":"Memory Usage:4 RAMs | Bank width:16 bytes | Bank depth:64 words | Implemented bank size:1024 bytes = (64 words) x (16 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 RAMs"
                      , "Bank width":"16 bytes"
                      , "Bank depth":"64 words"
                      , "Implemented bank size":"1024 bytes = (64 words) x (16 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Additional information":"In each private copy:</br>  Variable '__table' occupies memory words [0-1023] and has 1 array element per memory word."
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                        , "line":148
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":26782
                      , "padding":"0"
                      , "depth":"64"
                      , "brief":"Implemented size:1024 bytes = (64 words) x (16 bytes per word) | Memory Usage:4 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"1024 bytes = (64 words) x (16 bytes per word)"
                          , "Memory Usage":"4 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Additional information":"In each private copy:</br>  Variable '__table' occupies memory words [0-1023] and has 1 array element per memory word."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                            , "line":148
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":26783
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":26785
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"16 bytes"
                            , "Depth per copy (including padding)":"64 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable '__table' occupies memory words [0-1023] and has 1 array element per memory word."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 4"
                  , "id":26787
                  , "brief":"Memory Usage:4 RAMs | Bank width:16 bytes | Bank depth:64 words | Implemented bank size:1024 bytes = (64 words) x (16 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 RAMs"
                      , "Bank width":"16 bytes"
                      , "Bank depth":"64 words"
                      , "Implemented bank size":"1024 bytes = (64 words) x (16 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Additional information":"In each private copy:</br>  Variable '__table' occupies memory words [0-1023] and has 1 array element per memory word."
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                        , "line":148
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":26788
                      , "padding":"0"
                      , "depth":"64"
                      , "brief":"Implemented size:1024 bytes = (64 words) x (16 bytes per word) | Memory Usage:4 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"1024 bytes = (64 words) x (16 bytes per word)"
                          , "Memory Usage":"4 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Additional information":"In each private copy:</br>  Variable '__table' occupies memory words [0-1023] and has 1 array element per memory word."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                            , "line":148
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":26789
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":26791
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"16 bytes"
                            , "Depth per copy (including padding)":"64 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable '__table' occupies memory words [0-1023] and has 1 array element per memory word."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 5"
                  , "id":26793
                  , "brief":"Memory Usage:4 RAMs | Bank width:16 bytes | Bank depth:64 words | Implemented bank size:1024 bytes = (64 words) x (16 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 RAMs"
                      , "Bank width":"16 bytes"
                      , "Bank depth":"64 words"
                      , "Implemented bank size":"1024 bytes = (64 words) x (16 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Additional information":"In each private copy:</br>  Variable '__table' occupies memory words [0-1023] and has 1 array element per memory word."
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                        , "line":148
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":26794
                      , "padding":"0"
                      , "depth":"64"
                      , "brief":"Implemented size:1024 bytes = (64 words) x (16 bytes per word) | Memory Usage:4 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"1024 bytes = (64 words) x (16 bytes per word)"
                          , "Memory Usage":"4 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Additional information":"In each private copy:</br>  Variable '__table' occupies memory words [0-1023] and has 1 array element per memory word."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                            , "line":148
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":26795
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":26797
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"16 bytes"
                            , "Depth per copy (including padding)":"64 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable '__table' occupies memory words [0-1023] and has 1 array element per memory word."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 6"
                  , "id":26799
                  , "brief":"Memory Usage:4 RAMs | Bank width:16 bytes | Bank depth:64 words | Implemented bank size:1024 bytes = (64 words) x (16 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 RAMs"
                      , "Bank width":"16 bytes"
                      , "Bank depth":"64 words"
                      , "Implemented bank size":"1024 bytes = (64 words) x (16 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Additional information":"In each private copy:</br>  Variable '__table' occupies memory words [0-1023] and has 1 array element per memory word."
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                        , "line":148
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":26800
                      , "padding":"0"
                      , "depth":"64"
                      , "brief":"Implemented size:1024 bytes = (64 words) x (16 bytes per word) | Memory Usage:4 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"1024 bytes = (64 words) x (16 bytes per word)"
                          , "Memory Usage":"4 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Additional information":"In each private copy:</br>  Variable '__table' occupies memory words [0-1023] and has 1 array element per memory word."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                            , "line":148
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":26801
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":26803
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"16 bytes"
                            , "Depth per copy (including padding)":"64 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable '__table' occupies memory words [0-1023] and has 1 array element per memory word."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 7"
                  , "id":26805
                  , "brief":"Memory Usage:4 RAMs | Bank width:16 bytes | Bank depth:64 words | Implemented bank size:1024 bytes = (64 words) x (16 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 RAMs"
                      , "Bank width":"16 bytes"
                      , "Bank depth":"64 words"
                      , "Implemented bank size":"1024 bytes = (64 words) x (16 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Additional information":"In each private copy:</br>  Variable '__table' occupies memory words [0-1023] and has 1 array element per memory word."
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                        , "line":148
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":26806
                      , "padding":"0"
                      , "depth":"64"
                      , "brief":"Implemented size:1024 bytes = (64 words) x (16 bytes per word) | Memory Usage:4 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"1024 bytes = (64 words) x (16 bytes per word)"
                          , "Memory Usage":"4 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Additional information":"In each private copy:</br>  Variable '__table' occupies memory words [0-1023] and has 1 array element per memory word."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                            , "line":148
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":26807
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":26809
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"16 bytes"
                            , "Depth per copy (including padding)":"64 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable '__table' occupies memory words [0-1023] and has 1 array element per memory word."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 8"
                  , "id":26811
                  , "brief":"Memory Usage:4 RAMs | Bank width:16 bytes | Bank depth:64 words | Implemented bank size:1024 bytes = (64 words) x (16 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 RAMs"
                      , "Bank width":"16 bytes"
                      , "Bank depth":"64 words"
                      , "Implemented bank size":"1024 bytes = (64 words) x (16 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Additional information":"In each private copy:</br>  Variable '__table' occupies memory words [0-1023] and has 1 array element per memory word."
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                        , "line":148
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":26812
                      , "padding":"0"
                      , "depth":"64"
                      , "brief":"Implemented size:1024 bytes = (64 words) x (16 bytes per word) | Memory Usage:4 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"1024 bytes = (64 words) x (16 bytes per word)"
                          , "Memory Usage":"4 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Additional information":"In each private copy:</br>  Variable '__table' occupies memory words [0-1023] and has 1 array element per memory word."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                            , "line":148
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":26813
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":26815
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"16 bytes"
                            , "Depth per copy (including padding)":"64 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable '__table' occupies memory words [0-1023] and has 1 array element per memory word."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 9"
                  , "id":26817
                  , "brief":"Memory Usage:4 RAMs | Bank width:16 bytes | Bank depth:64 words | Implemented bank size:1024 bytes = (64 words) x (16 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 RAMs"
                      , "Bank width":"16 bytes"
                      , "Bank depth":"64 words"
                      , "Implemented bank size":"1024 bytes = (64 words) x (16 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Additional information":"In each private copy:</br>  Variable '__table' occupies memory words [0-1023] and has 1 array element per memory word."
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                        , "line":148
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":26818
                      , "padding":"0"
                      , "depth":"64"
                      , "brief":"Implemented size:1024 bytes = (64 words) x (16 bytes per word) | Memory Usage:4 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"1024 bytes = (64 words) x (16 bytes per word)"
                          , "Memory Usage":"4 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Additional information":"In each private copy:</br>  Variable '__table' occupies memory words [0-1023] and has 1 array element per memory word."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                            , "line":148
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":26819
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":26821
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"16 bytes"
                            , "Depth per copy (including padding)":"64 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable '__table' occupies memory words [0-1023] and has 1 array element per memory word."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 10"
                  , "id":26823
                  , "brief":"Memory Usage:4 RAMs | Bank width:16 bytes | Bank depth:64 words | Implemented bank size:1024 bytes = (64 words) x (16 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 RAMs"
                      , "Bank width":"16 bytes"
                      , "Bank depth":"64 words"
                      , "Implemented bank size":"1024 bytes = (64 words) x (16 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Additional information":"In each private copy:</br>  Variable '__table' occupies memory words [0-1023] and has 1 array element per memory word."
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                        , "line":148
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":26824
                      , "padding":"0"
                      , "depth":"64"
                      , "brief":"Implemented size:1024 bytes = (64 words) x (16 bytes per word) | Memory Usage:4 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"1024 bytes = (64 words) x (16 bytes per word)"
                          , "Memory Usage":"4 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Additional information":"In each private copy:</br>  Variable '__table' occupies memory words [0-1023] and has 1 array element per memory word."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                            , "line":148
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":26825
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":26827
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"16 bytes"
                            , "Depth per copy (including padding)":"64 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable '__table' occupies memory words [0-1023] and has 1 array element per memory word."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 11"
                  , "id":26829
                  , "brief":"Memory Usage:4 RAMs | Bank width:16 bytes | Bank depth:64 words | Implemented bank size:1024 bytes = (64 words) x (16 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 RAMs"
                      , "Bank width":"16 bytes"
                      , "Bank depth":"64 words"
                      , "Implemented bank size":"1024 bytes = (64 words) x (16 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Additional information":"In each private copy:</br>  Variable '__table' occupies memory words [0-1023] and has 1 array element per memory word."
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                        , "line":148
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":26830
                      , "padding":"0"
                      , "depth":"64"
                      , "brief":"Implemented size:1024 bytes = (64 words) x (16 bytes per word) | Memory Usage:4 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"1024 bytes = (64 words) x (16 bytes per word)"
                          , "Memory Usage":"4 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Additional information":"In each private copy:</br>  Variable '__table' occupies memory words [0-1023] and has 1 array element per memory word."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                            , "line":148
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":26831
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":26833
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"16 bytes"
                            , "Depth per copy (including padding)":"64 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable '__table' occupies memory words [0-1023] and has 1 array element per memory word."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 12"
                  , "id":26835
                  , "brief":"Memory Usage:4 RAMs | Bank width:16 bytes | Bank depth:64 words | Implemented bank size:1024 bytes = (64 words) x (16 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 RAMs"
                      , "Bank width":"16 bytes"
                      , "Bank depth":"64 words"
                      , "Implemented bank size":"1024 bytes = (64 words) x (16 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Additional information":"In each private copy:</br>  Variable '__table' occupies memory words [0-1023] and has 1 array element per memory word."
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                        , "line":148
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":26836
                      , "padding":"0"
                      , "depth":"64"
                      , "brief":"Implemented size:1024 bytes = (64 words) x (16 bytes per word) | Memory Usage:4 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"1024 bytes = (64 words) x (16 bytes per word)"
                          , "Memory Usage":"4 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Additional information":"In each private copy:</br>  Variable '__table' occupies memory words [0-1023] and has 1 array element per memory word."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                            , "line":148
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":26837
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":26839
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"16 bytes"
                            , "Depth per copy (including padding)":"64 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable '__table' occupies memory words [0-1023] and has 1 array element per memory word."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 13"
                  , "id":26841
                  , "brief":"Memory Usage:4 RAMs | Bank width:16 bytes | Bank depth:64 words | Implemented bank size:1024 bytes = (64 words) x (16 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 RAMs"
                      , "Bank width":"16 bytes"
                      , "Bank depth":"64 words"
                      , "Implemented bank size":"1024 bytes = (64 words) x (16 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Additional information":"In each private copy:</br>  Variable '__table' occupies memory words [0-1023] and has 1 array element per memory word."
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                        , "line":148
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":26842
                      , "padding":"0"
                      , "depth":"64"
                      , "brief":"Implemented size:1024 bytes = (64 words) x (16 bytes per word) | Memory Usage:4 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"1024 bytes = (64 words) x (16 bytes per word)"
                          , "Memory Usage":"4 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Additional information":"In each private copy:</br>  Variable '__table' occupies memory words [0-1023] and has 1 array element per memory word."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                            , "line":148
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":26843
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":26845
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"16 bytes"
                            , "Depth per copy (including padding)":"64 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable '__table' occupies memory words [0-1023] and has 1 array element per memory word."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 14"
                  , "id":26847
                  , "brief":"Memory Usage:4 RAMs | Bank width:16 bytes | Bank depth:64 words | Implemented bank size:1024 bytes = (64 words) x (16 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 RAMs"
                      , "Bank width":"16 bytes"
                      , "Bank depth":"64 words"
                      , "Implemented bank size":"1024 bytes = (64 words) x (16 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Additional information":"In each private copy:</br>  Variable '__table' occupies memory words [0-1023] and has 1 array element per memory word."
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                        , "line":148
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":26848
                      , "padding":"0"
                      , "depth":"64"
                      , "brief":"Implemented size:1024 bytes = (64 words) x (16 bytes per word) | Memory Usage:4 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"1024 bytes = (64 words) x (16 bytes per word)"
                          , "Memory Usage":"4 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Additional information":"In each private copy:</br>  Variable '__table' occupies memory words [0-1023] and has 1 array element per memory word."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                            , "line":148
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":26849
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":26851
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"16 bytes"
                            , "Depth per copy (including padding)":"64 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable '__table' occupies memory words [0-1023] and has 1 array element per memory word."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 15"
                  , "id":26853
                  , "brief":"Memory Usage:4 RAMs | Bank width:16 bytes | Bank depth:64 words | Implemented bank size:1024 bytes = (64 words) x (16 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 RAMs"
                      , "Bank width":"16 bytes"
                      , "Bank depth":"64 words"
                      , "Implemented bank size":"1024 bytes = (64 words) x (16 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Additional information":"In each private copy:</br>  Variable '__table' occupies memory words [0-1023] and has 1 array element per memory word."
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                        , "line":148
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":26854
                      , "padding":"0"
                      , "depth":"64"
                      , "brief":"Implemented size:1024 bytes = (64 words) x (16 bytes per word) | Memory Usage:4 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"1024 bytes = (64 words) x (16 bytes per word)"
                          , "Memory Usage":"4 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Additional information":"In each private copy:</br>  Variable '__table' occupies memory words [0-1023] and has 1 array element per memory word."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                            , "line":148
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":26855
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":26857
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"16 bytes"
                            , "Depth per copy (including padding)":"64 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable '__table' occupies memory words [0-1023] and has 1 array element per memory word."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
              ]
            }
            , {
              "name":"agg_op (inline#0)"
              , "id":26859
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                          , "line":"170"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                    , "line":170
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"agg_op (inline#1)"
              , "id":26860
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                          , "line":"170"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                    , "line":170
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"__deferred"
              , "id":26861
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                          , "line":"148"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":148
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"__deferredIdx"
              , "id":26862
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                          , "line":"148"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":148
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"AggFuncSelect"
              , "id":26863
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                          , "line":"151"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":151
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"AggFuncSelect_n"
              , "id":26864
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                          , "line":"153"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":153
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"iBundle"
              , "id":26865
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                          , "line":"165"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":165
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"tuples"
              , "id":26866
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                          , "line":"194"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":194
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"update,update,update,update"
              , "id":26867
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                          , "line":"235"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                    , "line":235
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"frwd"
              , "id":26868
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                          , "line":"238"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                    , "line":238
                  }
                ]
              ]
              , "type":"unsynth"
            }
            , {
              "name":"frwdVal,frwdVal,frwdVal,frwdVal"
              , "id":26869
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                          , "line":"239"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                    , "line":239
                  }
                ]
              ]
              , "type":"reg"
            }
          ]
        }
        , {
          "name":"Load"
          , "id":26683
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:__table | Start cycle:5 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"__table"
              , "Start cycle":"5"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"267"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"182"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"379"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":267
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":26684
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:__table | Start cycle:5 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"__table"
              , "Start cycle":"5"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"267"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"182"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"379"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":267
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":26685
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:__table | Start cycle:5 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"__table"
              , "Start cycle":"5"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"267"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"182"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"379"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":267
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":26686
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:__table | Start cycle:5 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"__table"
              , "Start cycle":"5"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"267"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"182"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"379"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":267
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":26687
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:__table | Start cycle:5 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"__table"
              , "Start cycle":"5"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"267"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"182"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"379"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":267
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":26688
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:__table | Start cycle:5 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"__table"
              , "Start cycle":"5"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"267"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"182"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"379"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":267
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":26689
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:__table | Start cycle:5 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"__table"
              , "Start cycle":"5"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"267"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"182"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"379"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":267
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":26690
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:__table | Start cycle:5 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"__table"
              , "Start cycle":"5"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"267"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"182"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"379"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":267
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":26691
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:__table | Start cycle:5 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"__table"
              , "Start cycle":"5"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"267"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"182"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"379"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":267
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":26692
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:__table | Start cycle:5 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"__table"
              , "Start cycle":"5"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"267"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"182"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"379"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":267
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":26693
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:__table | Start cycle:5 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"__table"
              , "Start cycle":"5"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"267"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"182"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"379"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":267
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":26694
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:__table | Start cycle:5 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"__table"
              , "Start cycle":"5"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"267"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"182"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"379"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":267
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":26695
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:__table | Start cycle:5 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"__table"
              , "Start cycle":"5"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"267"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"182"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"379"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":267
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":26696
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:__table | Start cycle:5 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"__table"
              , "Start cycle":"5"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"267"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"182"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"379"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":267
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":26697
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:__table | Start cycle:5 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"__table"
              , "Start cycle":"5"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"267"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"182"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"379"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":267
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":26698
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:__table | Start cycle:5 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"__table"
              , "Start cycle":"5"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"267"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"182"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"379"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":267
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":26699
          , "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:__table | Start cycle:2 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"__table"
              , "Start cycle":"2"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"311"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"195"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"379"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":311
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":26700
          , "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:__table | Start cycle:4 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"__table"
              , "Start cycle":"4"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"311"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"195"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"379"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":311
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":26701
          , "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:__table | Start cycle:3 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"__table"
              , "Start cycle":"3"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"311"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"195"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"379"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":311
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":26702
          , "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:__table | Start cycle:5 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"__table"
              , "Start cycle":"5"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"311"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"195"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"379"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":311
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":26703
          , "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:__table | Start cycle:3 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"__table"
              , "Start cycle":"3"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"311"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"195"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"379"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":311
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":26704
          , "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:__table | Start cycle:5 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"__table"
              , "Start cycle":"5"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"311"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"195"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"379"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":311
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":26705
          , "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:__table | Start cycle:3 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"__table"
              , "Start cycle":"3"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"311"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"195"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"379"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":311
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":26706
          , "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:__table | Start cycle:5 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"__table"
              , "Start cycle":"5"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"311"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"195"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"379"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":311
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":26707
          , "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:__table | Start cycle:2 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"__table"
              , "Start cycle":"2"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"311"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"195"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"379"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":311
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":26708
          , "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:__table | Start cycle:4 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"__table"
              , "Start cycle":"4"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"311"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"195"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"379"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":311
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":26709
          , "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:__table | Start cycle:3 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"__table"
              , "Start cycle":"3"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"311"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"195"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"379"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":311
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":26710
          , "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:__table | Start cycle:5 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"__table"
              , "Start cycle":"5"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"311"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"195"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"379"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":311
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":26711
          , "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:__table | Start cycle:3 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"__table"
              , "Start cycle":"3"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"311"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"195"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"379"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":311
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":26712
          , "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:__table | Start cycle:5 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"__table"
              , "Start cycle":"5"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"311"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"195"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"379"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":311
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":26713
          , "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:__table | Start cycle:3 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"__table"
              , "Start cycle":"3"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"311"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"195"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"379"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":311
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":26714
          , "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:__table | Start cycle:5 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"__table"
              , "Start cycle":"5"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"311"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"195"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"379"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":311
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":26715
          , "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:__table | Start cycle:2 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"__table"
              , "Start cycle":"2"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"311"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"195"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"379"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":311
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":26716
          , "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:__table | Start cycle:4 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"__table"
              , "Start cycle":"4"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"311"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"195"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"379"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":311
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":26717
          , "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:__table | Start cycle:3 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"__table"
              , "Start cycle":"3"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"311"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"195"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"379"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":311
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":26718
          , "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:__table | Start cycle:5 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"__table"
              , "Start cycle":"5"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"311"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"195"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"379"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":311
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":26719
          , "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:__table | Start cycle:3 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"__table"
              , "Start cycle":"3"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"311"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"195"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"379"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":311
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":26720
          , "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:__table | Start cycle:5 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"__table"
              , "Start cycle":"5"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"311"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"195"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"379"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":311
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":26721
          , "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:__table | Start cycle:3 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"__table"
              , "Start cycle":"3"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"311"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"195"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"379"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":311
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":26722
          , "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:__table | Start cycle:5 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"__table"
              , "Start cycle":"5"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"311"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"195"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"379"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":311
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":26723
          , "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:__table | Start cycle:2 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"__table"
              , "Start cycle":"2"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"311"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"195"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"379"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":311
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":26724
          , "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:__table | Start cycle:4 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"__table"
              , "Start cycle":"4"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"311"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"195"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"379"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":311
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":26725
          , "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:__table | Start cycle:3 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"__table"
              , "Start cycle":"3"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"311"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"195"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"379"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":311
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":26726
          , "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:__table | Start cycle:5 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"__table"
              , "Start cycle":"5"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"311"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"195"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"379"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":311
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":26727
          , "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:__table | Start cycle:3 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"__table"
              , "Start cycle":"3"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"311"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"195"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"379"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":311
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":26728
          , "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:__table | Start cycle:5 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"__table"
              , "Start cycle":"5"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"311"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"195"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"379"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":311
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":26729
          , "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:__table | Start cycle:3 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"__table"
              , "Start cycle":"3"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"311"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"195"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"379"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":311
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":26730
          , "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:__table | Start cycle:5 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"__table"
              , "Start cycle":"5"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"311"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"195"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"379"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":311
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":26731
          , "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:__table | Start cycle:2 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"__table"
              , "Start cycle":"2"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"214"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"160"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"379"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":214
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":26732
          , "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:__table | Start cycle:2 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"__table"
              , "Start cycle":"2"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"214"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"160"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"379"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":214
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":26733
          , "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:__table | Start cycle:2 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"__table"
              , "Start cycle":"2"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"214"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"160"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"379"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":214
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":26734
          , "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:__table | Start cycle:2 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"__table"
              , "Start cycle":"2"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"214"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"160"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"379"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":214
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":26735
          , "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:__table | Start cycle:2 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"__table"
              , "Start cycle":"2"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"214"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"160"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"379"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":214
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":26736
          , "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:__table | Start cycle:2 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"__table"
              , "Start cycle":"2"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"214"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"160"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"379"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":214
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":26737
          , "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:__table | Start cycle:2 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"__table"
              , "Start cycle":"2"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"214"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"160"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"379"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":214
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":26738
          , "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:__table | Start cycle:2 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"__table"
              , "Start cycle":"2"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"214"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"160"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"379"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":214
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":26739
          , "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:__table | Start cycle:2 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"__table"
              , "Start cycle":"2"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"214"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"160"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"379"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":214
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":26740
          , "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:__table | Start cycle:2 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"__table"
              , "Start cycle":"2"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"214"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"160"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"379"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":214
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":26741
          , "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:__table | Start cycle:2 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"__table"
              , "Start cycle":"2"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"214"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"160"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"379"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":214
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":26742
          , "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:__table | Start cycle:2 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"__table"
              , "Start cycle":"2"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"214"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"160"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"379"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":214
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":26743
          , "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:__table | Start cycle:2 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"__table"
              , "Start cycle":"2"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"214"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"160"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"379"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":214
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":26744
          , "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:__table | Start cycle:2 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"__table"
              , "Start cycle":"2"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"214"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"160"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"379"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":214
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":26745
          , "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:__table | Start cycle:2 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"__table"
              , "Start cycle":"2"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"214"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"160"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"379"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":214
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":26746
          , "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:__table | Start cycle:2 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"__table"
              , "Start cycle":"2"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"214"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"160"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"379"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":214
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":26747
          , "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:__table | Start cycle:5 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"__table"
              , "Start cycle":"5"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"279"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"182"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"379"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":279
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":26748
          , "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:__table | Start cycle:5 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"__table"
              , "Start cycle":"5"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"279"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"182"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"379"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":279
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":26749
          , "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:__table | Start cycle:5 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"__table"
              , "Start cycle":"5"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"279"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"182"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"379"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":279
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":26750
          , "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:__table | Start cycle:5 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"__table"
              , "Start cycle":"5"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"279"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"182"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"379"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":279
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":26751
          , "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:__table | Start cycle:5 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"__table"
              , "Start cycle":"5"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"279"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"182"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"379"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":279
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":26752
          , "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:__table | Start cycle:5 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"__table"
              , "Start cycle":"5"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"279"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"182"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"379"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":279
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":26753
          , "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:__table | Start cycle:5 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"__table"
              , "Start cycle":"5"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"279"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"182"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"379"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":279
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":26754
          , "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:__table | Start cycle:5 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"__table"
              , "Start cycle":"5"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"279"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"182"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"379"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":279
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":26755
          , "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:__table | Start cycle:5 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"__table"
              , "Start cycle":"5"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"279"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"182"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"379"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":279
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":26756
          , "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:__table | Start cycle:5 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"__table"
              , "Start cycle":"5"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"279"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"182"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"379"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":279
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":26757
          , "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:__table | Start cycle:5 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"__table"
              , "Start cycle":"5"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"279"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"182"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"379"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":279
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":26758
          , "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:__table | Start cycle:5 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"__table"
              , "Start cycle":"5"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"279"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"182"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"379"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":279
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":26759
          , "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:__table | Start cycle:5 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"__table"
              , "Start cycle":"5"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"279"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"182"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"379"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":279
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":26760
          , "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:__table | Start cycle:5 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"__table"
              , "Start cycle":"5"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"279"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"182"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"379"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":279
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":26761
          , "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:__table | Start cycle:5 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"__table"
              , "Start cycle":"5"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"279"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"182"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"379"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":279
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":26762
          , "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:__table | Start cycle:5 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"__table"
              , "Start cycle":"5"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"279"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"182"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"379"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":279
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"SHARE"
          , "id":26766
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":26768
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":26772
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":26774
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":26778
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":26780
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":26784
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":26786
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":26790
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":26792
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":26796
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":26798
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":26802
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":26804
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":26808
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":26810
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":26814
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":26816
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":26820
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":26822
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":26826
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":26828
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":26832
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":26834
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":26838
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":26840
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":26844
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":26846
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":26850
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":26852
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":26856
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":26858
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
      ]
    }
    , {
      "name":"MergeAndAggregateTask"
      , "id":26870
      , "type":"kernel"
      , "children":
      [
        {
          "name":"On-chip Memory"
          , "id":26871
          , "type":"memtype"
          , "children":
          [
            {
              "name":"table"
              , "id":26872
              , "brief":"Implemented size:2048 bytes = (4 banks) x (128 words per bank) x (4 bytes per word) | Memory Usage:4 RAMs | Number of banks:4 | Bank width (word size):4 bytes | Bank depth:128 words | Number of replicates:1 | Number of private copies:1 | RAM Mode:Simple dual-port | Pump configuration:Single-pumped | User defined attributes:memory(BLOCK_RAM), singlepump, simple_dual_port"
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                          , "line":"244"
                        }
                      ]
                    }
                  ]
                  , "Requested size":"2048 bytes"
                  , "Implemented size":"2048 bytes = (4 banks) x (128 words per bank) x (4 bytes per word)"
                  , "Memory Usage":"4 RAMs"
                  , "Number of banks":"4"
                  , "Bank width (word size)":"4 bytes"
                  , "Bank depth":"128 words"
                  , "Number of replicates":"1"
                  , "Number of private copies":"1"
                  , "RAM Mode":"Simple dual-port"
                  , "Pump configuration":"Single-pumped"
                  , "Additional information":"In each private copy:</br>  Variable 'table' occupies memory words [0-511] and has 1 array element split across 4 memory words."
                  , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"
                  , "User defined attributes":"memory(BLOCK_RAM), singlepump, simple_dual_port"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Kernel Memory"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/kernel-memory.html"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":244
                  }
                ]
              ]
              , "type":"memsys"
              , "children":
              [
                {
                  "name":"Bank 0"
                  , "id":26901
                  , "brief":"Memory Usage:1 RAM | Bank width:4 bytes | Bank depth:128 words | Implemented bank size:512 bytes = (128 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"1 RAM"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"128 words"
                      , "Implemented bank size":"512 bytes = (128 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Additional information":"In each private copy:</br>  Variable 'table' occupies memory words [0-511] and has 1 array element split across 4 memory words."
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                        , "line":244
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":26902
                      , "padding":"0"
                      , "depth":"128"
                      , "brief":"Implemented size:512 bytes = (128 words) x (4 bytes per word) | Memory Usage:1 RAM"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"512 bytes = (128 words) x (4 bytes per word)"
                          , "Memory Usage":"1 RAM"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Additional information":"In each private copy:</br>  Variable 'table' occupies memory words [0-511] and has 1 array element split across 4 memory words."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                            , "line":244
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":26903
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":26905
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"128 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'table' occupies memory words [0-511] and has 1 array element split across 4 memory words."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 1"
                  , "id":26907
                  , "brief":"Memory Usage:1 RAM | Bank width:4 bytes | Bank depth:128 words | Implemented bank size:512 bytes = (128 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"1 RAM"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"128 words"
                      , "Implemented bank size":"512 bytes = (128 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Additional information":"In each private copy:</br>  Variable 'table' occupies memory words [0-511] and has 1 array element split across 4 memory words."
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                        , "line":244
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":26908
                      , "padding":"0"
                      , "depth":"128"
                      , "brief":"Implemented size:512 bytes = (128 words) x (4 bytes per word) | Memory Usage:1 RAM"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"512 bytes = (128 words) x (4 bytes per word)"
                          , "Memory Usage":"1 RAM"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Additional information":"In each private copy:</br>  Variable 'table' occupies memory words [0-511] and has 1 array element split across 4 memory words."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                            , "line":244
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":26909
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":26911
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"128 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'table' occupies memory words [0-511] and has 1 array element split across 4 memory words."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 2"
                  , "id":26913
                  , "brief":"Memory Usage:1 RAM | Bank width:4 bytes | Bank depth:128 words | Implemented bank size:512 bytes = (128 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"1 RAM"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"128 words"
                      , "Implemented bank size":"512 bytes = (128 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Additional information":"In each private copy:</br>  Variable 'table' occupies memory words [0-511] and has 1 array element split across 4 memory words."
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                        , "line":244
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":26914
                      , "padding":"0"
                      , "depth":"128"
                      , "brief":"Implemented size:512 bytes = (128 words) x (4 bytes per word) | Memory Usage:1 RAM"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"512 bytes = (128 words) x (4 bytes per word)"
                          , "Memory Usage":"1 RAM"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Additional information":"In each private copy:</br>  Variable 'table' occupies memory words [0-511] and has 1 array element split across 4 memory words."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                            , "line":244
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":26915
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":26917
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"128 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'table' occupies memory words [0-511] and has 1 array element split across 4 memory words."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 3"
                  , "id":26919
                  , "brief":"Memory Usage:1 RAM | Bank width:4 bytes | Bank depth:128 words | Implemented bank size:512 bytes = (128 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"1 RAM"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"128 words"
                      , "Implemented bank size":"512 bytes = (128 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Additional information":"In each private copy:</br>  Variable 'table' occupies memory words [0-511] and has 1 array element split across 4 memory words."
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                        , "line":244
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":26920
                      , "padding":"0"
                      , "depth":"128"
                      , "brief":"Implemented size:512 bytes = (128 words) x (4 bytes per word) | Memory Usage:1 RAM"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"512 bytes = (128 words) x (4 bytes per word)"
                          , "Memory Usage":"1 RAM"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Additional information":"In each private copy:</br>  Variable 'table' occupies memory words [0-511] and has 1 array element split across 4 memory words."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                            , "line":244
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":26921
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":26923
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"128 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'table' occupies memory words [0-511] and has 1 array element split across 4 memory words."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
              ]
            }
            , {
              "name":"agg_op (inline#0)"
              , "id":26925
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                          , "line":"170"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                    , "line":170
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"agg_op (inline#1)"
              , "id":26926
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                          , "line":"170"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                    , "line":170
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"agg_op (inline#2)"
              , "id":26927
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                          , "line":"170"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                    , "line":170
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"AggFuncSelect"
              , "id":26928
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                          , "line":"247"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":247
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"AggFuncSelect_n"
              , "id":26929
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                          , "line":"248"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":248
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"eof"
              , "id":26930
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                          , "line":"260"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":260
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"bundle"
              , "id":26931
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                          , "line":"265"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":265
                  }
                ]
              ]
              , "type":"reg"
            }
          ]
        }
        , {
          "name":"Load"
          , "id":26873
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:table | Start cycle:2 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"table"
              , "Start cycle":"2"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"211"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"295"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"445"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                , "line":211
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":26874
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:table | Start cycle:7 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"table"
              , "Start cycle":"7"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"211"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"295"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"445"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                , "line":211
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":26875
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:table | Start cycle:2 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"table"
              , "Start cycle":"2"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"211"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"341"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"445"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                , "line":211
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":26876
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:table | Start cycle:7 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"table"
              , "Start cycle":"7"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"211"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"341"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"445"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                , "line":211
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":26877
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:table | Start cycle:4 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"table"
              , "Start cycle":"4"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"347"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"445"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                , "line":347
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":26878
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:table | Start cycle:4 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"table"
              , "Start cycle":"4"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"347"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"445"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                , "line":347
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":26879
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:table | Start cycle:4 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"table"
              , "Start cycle":"4"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"347"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"445"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                , "line":347
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":26880
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:table | Start cycle:4 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"table"
              , "Start cycle":"4"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"347"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"445"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                , "line":347
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":26881
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:table | Start cycle:1 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"table"
              , "Start cycle":"1"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"211"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"295"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"445"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                , "line":211
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":26882
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:table | Start cycle:2 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"table"
              , "Start cycle":"2"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"211"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"295"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"445"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                , "line":211
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":26883
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:table | Start cycle:1 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"table"
              , "Start cycle":"1"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"211"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"341"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"445"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                , "line":211
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":26884
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:table | Start cycle:2 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"table"
              , "Start cycle":"2"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"211"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"341"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"445"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                , "line":211
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":26885
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:table | Start cycle:2 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"table"
              , "Start cycle":"2"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"252"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"445"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                , "line":252
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":26886
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:table | Start cycle:2 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"table"
              , "Start cycle":"2"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"252"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"445"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                , "line":252
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":26887
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:table | Start cycle:2 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"table"
              , "Start cycle":"2"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"175"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"253"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"445"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                , "line":175
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":26888
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:table | Start cycle:2 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"table"
              , "Start cycle":"2"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"178"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"253"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"445"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                , "line":178
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":26889
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:table | Start cycle:2 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"table"
              , "Start cycle":"2"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"175"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"210"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"295"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"445"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                , "line":175
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":26890
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:table | Start cycle:7 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"table"
              , "Start cycle":"7"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"178"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"210"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"295"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"445"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                , "line":178
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":26891
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:table | Start cycle:2 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"table"
              , "Start cycle":"2"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"175"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"210"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"341"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"445"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                , "line":175
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":26892
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:table | Start cycle:7 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"table"
              , "Start cycle":"7"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"178"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"210"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"341"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"445"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                , "line":178
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":26893
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:table | Start cycle:3 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"table"
              , "Start cycle":"3"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"224"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"295"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"445"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                , "line":224
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":26894
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:table | Start cycle:3 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"table"
              , "Start cycle":"3"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"224"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"295"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"445"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                , "line":224
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":26895
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:table | Start cycle:7 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"table"
              , "Start cycle":"7"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"224"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"295"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"445"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                , "line":224
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":26896
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:table | Start cycle:7 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"table"
              , "Start cycle":"7"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"224"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"295"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"445"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                , "line":224
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":26897
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:table | Start cycle:1 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"table"
              , "Start cycle":"1"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"224"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"341"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"445"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                , "line":224
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":26898
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:table | Start cycle:1 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"table"
              , "Start cycle":"1"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"224"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"341"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"445"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                , "line":224
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":26899
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:table | Start cycle:7 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"table"
              , "Start cycle":"7"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"224"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"341"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"445"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                , "line":224
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":26900
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:table | Start cycle:7 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"table"
              , "Start cycle":"7"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"224"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"341"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"445"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                , "line":224
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"SHARE"
          , "id":26904
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":26906
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":26910
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":26912
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":26916
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":26918
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":26922
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":26924
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
      ]
    }
    , {
      "name":"testInputSrcTask"
      , "id":26932
      , "type":"kernel"
      , "children":
      [
        {
          "name":"On-chip Memory"
          , "id":26933
          , "type":"memtype"
          , "children":
          [
            {
              "name":"bundle"
              , "id":26934
              , "brief":"Implemented size:1536 bytes = (3 private copies) x (32 banks) x (2 words per bank) x (8 bytes per word) | Memory Usage:128 MLABs | Number of banks:32 | Bank width (word size):8 bytes | Bank depth:2 words | Number of replicates:1 | Number of private copies:3 | RAM Mode:Simple dual-port | Pump configuration:Single-pumped"
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                          , "line":"297"
                        }
                      ]
                    }
                  ]
                  , "Requested size":"264 bytes"
                  , "Implemented size":"1536 bytes = (3 private copies) x (32 banks) x (2 words per bank) x (8 bytes per word)"
                  , "Memory Usage":"128 MLABs"
                  , "Number of banks":"32"
                  , "Bank width (word size)":"8 bytes"
                  , "Bank depth":"2 words"
                  , "Number of replicates":"1"
                  , "Number of private copies":"3"
                  , "RAM Mode":"Simple dual-port"
                  , "Pump configuration":"Single-pumped"
                  , "Additional information":
                  [
                    {
                      "type":"text"
                      , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 33 memory words.</br>  Memory words [33-63] are unused padding."
                    }
                    , {
                      "type":"text"
                      , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                      , "links":
                      [
                        {
                          "filename":"main.cpp"
                          , "line":"295"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"You can reduce the number of copies of this memory by limiting the concurrency of its loop."
                    }
                  ]
                  , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Kernel Memory"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/kernel-memory.html"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                    , "line":297
                  }
                ]
              ]
              , "type":"memsys"
              , "children":
              [
                {
                  "name":"Bank 0"
                  , "id":26984
                  , "brief":"Memory Usage:4 MLABs | Bank width:8 bytes | Bank depth:2 words | Implemented bank size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 MLABs"
                      , "Bank width":"8 bytes"
                      , "Bank depth":"2 words"
                      , "Implemented bank size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 33 memory words.</br>  Memory words [33-63] are unused padding."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"main.cpp"
                              , "line":"295"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                        , "line":297
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":26985
                      , "padding":"0"
                      , "depth":"2"
                      , "brief":"Implemented size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word) | Memory Usage:4 MLABs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                          , "Memory Usage":"4 MLABs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 33 memory words.</br>  Memory words [33-63] are unused padding."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"main.cpp"
                                  , "line":"295"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                            , "line":297
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":26986
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":26987
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":3
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"8 bytes"
                            , "Depth per copy (including padding)":"2 words"
                            , "Number of private copies":"3"
                            , "Additional information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 33 memory words.</br>  Memory words [33-63] are unused padding."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"main.cpp"
                                    , "line":"295"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>b<sub>8</sub></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Private copy 1: </td><td>0</td><td>1</td><td>b<sub>8</sub></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Private copy 2: </td><td>1</td><td>0</td><td>b<sub>8</sub></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 1"
                  , "id":26988
                  , "brief":"Memory Usage:4 MLABs | Bank width:8 bytes | Bank depth:2 words | Implemented bank size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 MLABs"
                      , "Bank width":"8 bytes"
                      , "Bank depth":"2 words"
                      , "Implemented bank size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 33 memory words.</br>  Memory words [33-63] are unused padding."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"main.cpp"
                              , "line":"295"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                        , "line":297
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":26989
                      , "padding":"0"
                      , "depth":"2"
                      , "brief":"Implemented size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word) | Memory Usage:4 MLABs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                          , "Memory Usage":"4 MLABs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 33 memory words.</br>  Memory words [33-63] are unused padding."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"main.cpp"
                                  , "line":"295"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                            , "line":297
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":26990
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":26991
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":3
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"8 bytes"
                            , "Depth per copy (including padding)":"2 words"
                            , "Number of private copies":"3"
                            , "Additional information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 33 memory words.</br>  Memory words [33-63] are unused padding."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"main.cpp"
                                    , "line":"295"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>b<sub>8</sub></td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr><tr><td>Private copy 1: </td><td>0</td><td>1</td><td>b<sub>8</sub></td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr><tr><td>Private copy 2: </td><td>1</td><td>0</td><td>b<sub>8</sub></td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 2"
                  , "id":26992
                  , "brief":"Memory Usage:4 MLABs | Bank width:8 bytes | Bank depth:2 words | Implemented bank size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 MLABs"
                      , "Bank width":"8 bytes"
                      , "Bank depth":"2 words"
                      , "Implemented bank size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 33 memory words.</br>  Memory words [33-63] are unused padding."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"main.cpp"
                              , "line":"295"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                        , "line":297
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":26993
                      , "padding":"0"
                      , "depth":"2"
                      , "brief":"Implemented size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word) | Memory Usage:4 MLABs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                          , "Memory Usage":"4 MLABs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 33 memory words.</br>  Memory words [33-63] are unused padding."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"main.cpp"
                                  , "line":"295"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                            , "line":297
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":26994
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":26995
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":3
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"8 bytes"
                            , "Depth per copy (including padding)":"2 words"
                            , "Number of private copies":"3"
                            , "Additional information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 33 memory words.</br>  Memory words [33-63] are unused padding."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"main.cpp"
                                    , "line":"295"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>b<sub>8</sub></td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr><tr><td>Private copy 1: </td><td>0</td><td>1</td><td>b<sub>8</sub></td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr><tr><td>Private copy 2: </td><td>1</td><td>0</td><td>b<sub>8</sub></td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 3"
                  , "id":26996
                  , "brief":"Memory Usage:4 MLABs | Bank width:8 bytes | Bank depth:2 words | Implemented bank size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 MLABs"
                      , "Bank width":"8 bytes"
                      , "Bank depth":"2 words"
                      , "Implemented bank size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 33 memory words.</br>  Memory words [33-63] are unused padding."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"main.cpp"
                              , "line":"295"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                        , "line":297
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":26997
                      , "padding":"0"
                      , "depth":"2"
                      , "brief":"Implemented size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word) | Memory Usage:4 MLABs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                          , "Memory Usage":"4 MLABs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 33 memory words.</br>  Memory words [33-63] are unused padding."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"main.cpp"
                                  , "line":"295"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                            , "line":297
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":26998
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":26999
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":3
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"8 bytes"
                            , "Depth per copy (including padding)":"2 words"
                            , "Number of private copies":"3"
                            , "Additional information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 33 memory words.</br>  Memory words [33-63] are unused padding."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"main.cpp"
                                    , "line":"295"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>b<sub>8</sub></td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td></tr><tr><td>Private copy 1: </td><td>0</td><td>1</td><td>b<sub>8</sub></td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td></tr><tr><td>Private copy 2: </td><td>1</td><td>0</td><td>b<sub>8</sub></td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 4"
                  , "id":27000
                  , "brief":"Memory Usage:4 MLABs | Bank width:8 bytes | Bank depth:2 words | Implemented bank size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 MLABs"
                      , "Bank width":"8 bytes"
                      , "Bank depth":"2 words"
                      , "Implemented bank size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 33 memory words.</br>  Memory words [33-63] are unused padding."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"main.cpp"
                              , "line":"295"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                        , "line":297
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":27001
                      , "padding":"0"
                      , "depth":"2"
                      , "brief":"Implemented size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word) | Memory Usage:4 MLABs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                          , "Memory Usage":"4 MLABs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 33 memory words.</br>  Memory words [33-63] are unused padding."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"main.cpp"
                                  , "line":"295"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                            , "line":297
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":27002
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":27003
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":3
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"8 bytes"
                            , "Depth per copy (including padding)":"2 words"
                            , "Number of private copies":"3"
                            , "Additional information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 33 memory words.</br>  Memory words [33-63] are unused padding."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"main.cpp"
                                    , "line":"295"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>b<sub>8</sub></td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr><tr><td>Private copy 1: </td><td>0</td><td>1</td><td>b<sub>8</sub></td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr><tr><td>Private copy 2: </td><td>1</td><td>0</td><td>b<sub>8</sub></td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 5"
                  , "id":27004
                  , "brief":"Memory Usage:4 MLABs | Bank width:8 bytes | Bank depth:2 words | Implemented bank size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 MLABs"
                      , "Bank width":"8 bytes"
                      , "Bank depth":"2 words"
                      , "Implemented bank size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 33 memory words.</br>  Memory words [33-63] are unused padding."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"main.cpp"
                              , "line":"295"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                        , "line":297
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":27005
                      , "padding":"0"
                      , "depth":"2"
                      , "brief":"Implemented size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word) | Memory Usage:4 MLABs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                          , "Memory Usage":"4 MLABs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 33 memory words.</br>  Memory words [33-63] are unused padding."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"main.cpp"
                                  , "line":"295"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                            , "line":297
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":27006
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":27007
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":3
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"8 bytes"
                            , "Depth per copy (including padding)":"2 words"
                            , "Number of private copies":"3"
                            , "Additional information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 33 memory words.</br>  Memory words [33-63] are unused padding."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"main.cpp"
                                    , "line":"295"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>b<sub>8</sub></td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td></tr><tr><td>Private copy 1: </td><td>0</td><td>1</td><td>b<sub>8</sub></td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td></tr><tr><td>Private copy 2: </td><td>1</td><td>0</td><td>b<sub>8</sub></td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 6"
                  , "id":27008
                  , "brief":"Memory Usage:4 MLABs | Bank width:8 bytes | Bank depth:2 words | Implemented bank size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 MLABs"
                      , "Bank width":"8 bytes"
                      , "Bank depth":"2 words"
                      , "Implemented bank size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 33 memory words.</br>  Memory words [33-63] are unused padding."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"main.cpp"
                              , "line":"295"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                        , "line":297
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":27009
                      , "padding":"0"
                      , "depth":"2"
                      , "brief":"Implemented size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word) | Memory Usage:4 MLABs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                          , "Memory Usage":"4 MLABs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 33 memory words.</br>  Memory words [33-63] are unused padding."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"main.cpp"
                                  , "line":"295"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                            , "line":297
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":27010
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":27011
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":3
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"8 bytes"
                            , "Depth per copy (including padding)":"2 words"
                            , "Number of private copies":"3"
                            , "Additional information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 33 memory words.</br>  Memory words [33-63] are unused padding."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"main.cpp"
                                    , "line":"295"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>b<sub>8</sub></td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td></tr><tr><td>Private copy 1: </td><td>0</td><td>1</td><td>b<sub>8</sub></td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td></tr><tr><td>Private copy 2: </td><td>1</td><td>0</td><td>b<sub>8</sub></td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 7"
                  , "id":27012
                  , "brief":"Memory Usage:4 MLABs | Bank width:8 bytes | Bank depth:2 words | Implemented bank size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 MLABs"
                      , "Bank width":"8 bytes"
                      , "Bank depth":"2 words"
                      , "Implemented bank size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 33 memory words.</br>  Memory words [33-63] are unused padding."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"main.cpp"
                              , "line":"295"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                        , "line":297
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":27013
                      , "padding":"0"
                      , "depth":"2"
                      , "brief":"Implemented size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word) | Memory Usage:4 MLABs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                          , "Memory Usage":"4 MLABs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 33 memory words.</br>  Memory words [33-63] are unused padding."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"main.cpp"
                                  , "line":"295"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                            , "line":297
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":27014
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":27015
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":3
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"8 bytes"
                            , "Depth per copy (including padding)":"2 words"
                            , "Number of private copies":"3"
                            , "Additional information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 33 memory words.</br>  Memory words [33-63] are unused padding."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"main.cpp"
                                    , "line":"295"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>b<sub>8</sub></td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td></tr><tr><td>Private copy 1: </td><td>0</td><td>1</td><td>b<sub>8</sub></td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td></tr><tr><td>Private copy 2: </td><td>1</td><td>0</td><td>b<sub>8</sub></td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 8"
                  , "id":27016
                  , "brief":"Memory Usage:4 MLABs | Bank width:8 bytes | Bank depth:2 words | Implemented bank size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 MLABs"
                      , "Bank width":"8 bytes"
                      , "Bank depth":"2 words"
                      , "Implemented bank size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 33 memory words.</br>  Memory words [33-63] are unused padding."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"main.cpp"
                              , "line":"295"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                        , "line":297
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":27017
                      , "padding":"0"
                      , "depth":"2"
                      , "brief":"Implemented size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word) | Memory Usage:4 MLABs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                          , "Memory Usage":"4 MLABs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 33 memory words.</br>  Memory words [33-63] are unused padding."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"main.cpp"
                                  , "line":"295"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                            , "line":297
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":27018
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":27019
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":3
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"8 bytes"
                            , "Depth per copy (including padding)":"2 words"
                            , "Number of private copies":"3"
                            , "Additional information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 33 memory words.</br>  Memory words [33-63] are unused padding."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"main.cpp"
                                    , "line":"295"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>b<sub>8</sub></td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Private copy 1: </td><td>0</td><td>1</td><td>b<sub>8</sub></td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Private copy 2: </td><td>1</td><td>0</td><td>b<sub>8</sub></td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 9"
                  , "id":27020
                  , "brief":"Memory Usage:4 MLABs | Bank width:8 bytes | Bank depth:2 words | Implemented bank size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 MLABs"
                      , "Bank width":"8 bytes"
                      , "Bank depth":"2 words"
                      , "Implemented bank size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 33 memory words.</br>  Memory words [33-63] are unused padding."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"main.cpp"
                              , "line":"295"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                        , "line":297
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":27021
                      , "padding":"0"
                      , "depth":"2"
                      , "brief":"Implemented size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word) | Memory Usage:4 MLABs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                          , "Memory Usage":"4 MLABs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 33 memory words.</br>  Memory words [33-63] are unused padding."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"main.cpp"
                                  , "line":"295"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                            , "line":297
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":27022
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":27023
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":3
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"8 bytes"
                            , "Depth per copy (including padding)":"2 words"
                            , "Number of private copies":"3"
                            , "Additional information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 33 memory words.</br>  Memory words [33-63] are unused padding."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"main.cpp"
                                    , "line":"295"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>b<sub>8</sub></td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td></tr><tr><td>Private copy 1: </td><td>0</td><td>1</td><td>b<sub>8</sub></td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td></tr><tr><td>Private copy 2: </td><td>1</td><td>0</td><td>b<sub>8</sub></td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 10"
                  , "id":27024
                  , "brief":"Memory Usage:4 MLABs | Bank width:8 bytes | Bank depth:2 words | Implemented bank size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 MLABs"
                      , "Bank width":"8 bytes"
                      , "Bank depth":"2 words"
                      , "Implemented bank size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 33 memory words.</br>  Memory words [33-63] are unused padding."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"main.cpp"
                              , "line":"295"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                        , "line":297
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":27025
                      , "padding":"0"
                      , "depth":"2"
                      , "brief":"Implemented size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word) | Memory Usage:4 MLABs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                          , "Memory Usage":"4 MLABs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 33 memory words.</br>  Memory words [33-63] are unused padding."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"main.cpp"
                                  , "line":"295"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                            , "line":297
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":27026
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":27027
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":3
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"8 bytes"
                            , "Depth per copy (including padding)":"2 words"
                            , "Number of private copies":"3"
                            , "Additional information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 33 memory words.</br>  Memory words [33-63] are unused padding."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"main.cpp"
                                    , "line":"295"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>b<sub>8</sub></td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td></tr><tr><td>Private copy 1: </td><td>0</td><td>1</td><td>b<sub>8</sub></td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td></tr><tr><td>Private copy 2: </td><td>1</td><td>0</td><td>b<sub>8</sub></td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 11"
                  , "id":27028
                  , "brief":"Memory Usage:4 MLABs | Bank width:8 bytes | Bank depth:2 words | Implemented bank size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 MLABs"
                      , "Bank width":"8 bytes"
                      , "Bank depth":"2 words"
                      , "Implemented bank size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 33 memory words.</br>  Memory words [33-63] are unused padding."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"main.cpp"
                              , "line":"295"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                        , "line":297
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":27029
                      , "padding":"0"
                      , "depth":"2"
                      , "brief":"Implemented size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word) | Memory Usage:4 MLABs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                          , "Memory Usage":"4 MLABs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 33 memory words.</br>  Memory words [33-63] are unused padding."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"main.cpp"
                                  , "line":"295"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                            , "line":297
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":27030
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":27031
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":3
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"8 bytes"
                            , "Depth per copy (including padding)":"2 words"
                            , "Number of private copies":"3"
                            , "Additional information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 33 memory words.</br>  Memory words [33-63] are unused padding."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"main.cpp"
                                    , "line":"295"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>b<sub>8</sub></td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td></tr><tr><td>Private copy 1: </td><td>0</td><td>1</td><td>b<sub>8</sub></td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td></tr><tr><td>Private copy 2: </td><td>1</td><td>0</td><td>b<sub>8</sub></td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 12"
                  , "id":27032
                  , "brief":"Memory Usage:4 MLABs | Bank width:8 bytes | Bank depth:2 words | Implemented bank size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 MLABs"
                      , "Bank width":"8 bytes"
                      , "Bank depth":"2 words"
                      , "Implemented bank size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 33 memory words.</br>  Memory words [33-63] are unused padding."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"main.cpp"
                              , "line":"295"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                        , "line":297
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":27033
                      , "padding":"0"
                      , "depth":"2"
                      , "brief":"Implemented size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word) | Memory Usage:4 MLABs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                          , "Memory Usage":"4 MLABs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 33 memory words.</br>  Memory words [33-63] are unused padding."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"main.cpp"
                                  , "line":"295"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                            , "line":297
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":27034
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":27035
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":3
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"8 bytes"
                            , "Depth per copy (including padding)":"2 words"
                            , "Number of private copies":"3"
                            , "Additional information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 33 memory words.</br>  Memory words [33-63] are unused padding."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"main.cpp"
                                    , "line":"295"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>b<sub>8</sub></td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr><tr><td>Private copy 1: </td><td>0</td><td>1</td><td>b<sub>8</sub></td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr><tr><td>Private copy 2: </td><td>1</td><td>0</td><td>b<sub>8</sub></td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 13"
                  , "id":27036
                  , "brief":"Memory Usage:4 MLABs | Bank width:8 bytes | Bank depth:2 words | Implemented bank size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 MLABs"
                      , "Bank width":"8 bytes"
                      , "Bank depth":"2 words"
                      , "Implemented bank size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 33 memory words.</br>  Memory words [33-63] are unused padding."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"main.cpp"
                              , "line":"295"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                        , "line":297
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":27037
                      , "padding":"0"
                      , "depth":"2"
                      , "brief":"Implemented size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word) | Memory Usage:4 MLABs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                          , "Memory Usage":"4 MLABs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 33 memory words.</br>  Memory words [33-63] are unused padding."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"main.cpp"
                                  , "line":"295"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                            , "line":297
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":27038
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":27039
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":3
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"8 bytes"
                            , "Depth per copy (including padding)":"2 words"
                            , "Number of private copies":"3"
                            , "Additional information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 33 memory words.</br>  Memory words [33-63] are unused padding."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"main.cpp"
                                    , "line":"295"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>b<sub>8</sub></td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td></tr><tr><td>Private copy 1: </td><td>0</td><td>1</td><td>b<sub>8</sub></td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td></tr><tr><td>Private copy 2: </td><td>1</td><td>0</td><td>b<sub>8</sub></td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 14"
                  , "id":27040
                  , "brief":"Memory Usage:4 MLABs | Bank width:8 bytes | Bank depth:2 words | Implemented bank size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 MLABs"
                      , "Bank width":"8 bytes"
                      , "Bank depth":"2 words"
                      , "Implemented bank size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 33 memory words.</br>  Memory words [33-63] are unused padding."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"main.cpp"
                              , "line":"295"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                        , "line":297
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":27041
                      , "padding":"0"
                      , "depth":"2"
                      , "brief":"Implemented size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word) | Memory Usage:4 MLABs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                          , "Memory Usage":"4 MLABs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 33 memory words.</br>  Memory words [33-63] are unused padding."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"main.cpp"
                                  , "line":"295"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                            , "line":297
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":27042
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":27043
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":3
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"8 bytes"
                            , "Depth per copy (including padding)":"2 words"
                            , "Number of private copies":"3"
                            , "Additional information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 33 memory words.</br>  Memory words [33-63] are unused padding."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"main.cpp"
                                    , "line":"295"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>b<sub>8</sub></td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td></tr><tr><td>Private copy 1: </td><td>0</td><td>1</td><td>b<sub>8</sub></td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td></tr><tr><td>Private copy 2: </td><td>1</td><td>0</td><td>b<sub>8</sub></td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 15"
                  , "id":27044
                  , "brief":"Memory Usage:4 MLABs | Bank width:8 bytes | Bank depth:2 words | Implemented bank size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 MLABs"
                      , "Bank width":"8 bytes"
                      , "Bank depth":"2 words"
                      , "Implemented bank size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 33 memory words.</br>  Memory words [33-63] are unused padding."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"main.cpp"
                              , "line":"295"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                        , "line":297
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":27045
                      , "padding":"0"
                      , "depth":"2"
                      , "brief":"Implemented size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word) | Memory Usage:4 MLABs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                          , "Memory Usage":"4 MLABs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 33 memory words.</br>  Memory words [33-63] are unused padding."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"main.cpp"
                                  , "line":"295"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                            , "line":297
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":27046
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":27047
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":3
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"8 bytes"
                            , "Depth per copy (including padding)":"2 words"
                            , "Number of private copies":"3"
                            , "Additional information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 33 memory words.</br>  Memory words [33-63] are unused padding."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"main.cpp"
                                    , "line":"295"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>b<sub>8</sub></td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td></tr><tr><td>Private copy 1: </td><td>0</td><td>1</td><td>b<sub>8</sub></td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td></tr><tr><td>Private copy 2: </td><td>1</td><td>0</td><td>b<sub>8</sub></td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 16"
                  , "id":27048
                  , "brief":"Memory Usage:4 MLABs | Bank width:8 bytes | Bank depth:2 words | Implemented bank size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 MLABs"
                      , "Bank width":"8 bytes"
                      , "Bank depth":"2 words"
                      , "Implemented bank size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 33 memory words.</br>  Memory words [33-63] are unused padding."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"main.cpp"
                              , "line":"295"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                        , "line":297
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":27049
                      , "padding":"0"
                      , "depth":"2"
                      , "brief":"Implemented size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word) | Memory Usage:4 MLABs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                          , "Memory Usage":"4 MLABs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 33 memory words.</br>  Memory words [33-63] are unused padding."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"main.cpp"
                                  , "line":"295"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                            , "line":297
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":27050
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":27051
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":3
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"8 bytes"
                            , "Depth per copy (including padding)":"2 words"
                            , "Number of private copies":"3"
                            , "Additional information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 33 memory words.</br>  Memory words [33-63] are unused padding."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"main.cpp"
                                    , "line":"295"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>b<sub>8</sub></td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Private copy 1: </td><td>0</td><td>1</td><td>b<sub>8</sub></td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Private copy 2: </td><td>1</td><td>0</td><td>b<sub>8</sub></td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 17"
                  , "id":27052
                  , "brief":"Memory Usage:4 MLABs | Bank width:8 bytes | Bank depth:2 words | Implemented bank size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 MLABs"
                      , "Bank width":"8 bytes"
                      , "Bank depth":"2 words"
                      , "Implemented bank size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 33 memory words.</br>  Memory words [33-63] are unused padding."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"main.cpp"
                              , "line":"295"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                        , "line":297
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":27053
                      , "padding":"0"
                      , "depth":"2"
                      , "brief":"Implemented size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word) | Memory Usage:4 MLABs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                          , "Memory Usage":"4 MLABs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 33 memory words.</br>  Memory words [33-63] are unused padding."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"main.cpp"
                                  , "line":"295"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                            , "line":297
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":27054
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":27055
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":3
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"8 bytes"
                            , "Depth per copy (including padding)":"2 words"
                            , "Number of private copies":"3"
                            , "Additional information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 33 memory words.</br>  Memory words [33-63] are unused padding."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"main.cpp"
                                    , "line":"295"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>b<sub>8</sub></td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr><tr><td>Private copy 1: </td><td>0</td><td>1</td><td>b<sub>8</sub></td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr><tr><td>Private copy 2: </td><td>1</td><td>0</td><td>b<sub>8</sub></td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 18"
                  , "id":27056
                  , "brief":"Memory Usage:4 MLABs | Bank width:8 bytes | Bank depth:2 words | Implemented bank size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 MLABs"
                      , "Bank width":"8 bytes"
                      , "Bank depth":"2 words"
                      , "Implemented bank size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 33 memory words.</br>  Memory words [33-63] are unused padding."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"main.cpp"
                              , "line":"295"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                        , "line":297
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":27057
                      , "padding":"0"
                      , "depth":"2"
                      , "brief":"Implemented size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word) | Memory Usage:4 MLABs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                          , "Memory Usage":"4 MLABs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 33 memory words.</br>  Memory words [33-63] are unused padding."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"main.cpp"
                                  , "line":"295"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                            , "line":297
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":27058
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":27059
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":3
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"8 bytes"
                            , "Depth per copy (including padding)":"2 words"
                            , "Number of private copies":"3"
                            , "Additional information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 33 memory words.</br>  Memory words [33-63] are unused padding."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"main.cpp"
                                    , "line":"295"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>b<sub>8</sub></td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr><tr><td>Private copy 1: </td><td>0</td><td>1</td><td>b<sub>8</sub></td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr><tr><td>Private copy 2: </td><td>1</td><td>0</td><td>b<sub>8</sub></td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 19"
                  , "id":27060
                  , "brief":"Memory Usage:4 MLABs | Bank width:8 bytes | Bank depth:2 words | Implemented bank size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 MLABs"
                      , "Bank width":"8 bytes"
                      , "Bank depth":"2 words"
                      , "Implemented bank size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 33 memory words.</br>  Memory words [33-63] are unused padding."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"main.cpp"
                              , "line":"295"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                        , "line":297
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":27061
                      , "padding":"0"
                      , "depth":"2"
                      , "brief":"Implemented size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word) | Memory Usage:4 MLABs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                          , "Memory Usage":"4 MLABs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 33 memory words.</br>  Memory words [33-63] are unused padding."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"main.cpp"
                                  , "line":"295"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                            , "line":297
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":27062
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":27063
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":3
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"8 bytes"
                            , "Depth per copy (including padding)":"2 words"
                            , "Number of private copies":"3"
                            , "Additional information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 33 memory words.</br>  Memory words [33-63] are unused padding."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"main.cpp"
                                    , "line":"295"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>b<sub>8</sub></td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td></tr><tr><td>Private copy 1: </td><td>0</td><td>1</td><td>b<sub>8</sub></td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td></tr><tr><td>Private copy 2: </td><td>1</td><td>0</td><td>b<sub>8</sub></td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 20"
                  , "id":27064
                  , "brief":"Memory Usage:4 MLABs | Bank width:8 bytes | Bank depth:2 words | Implemented bank size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 MLABs"
                      , "Bank width":"8 bytes"
                      , "Bank depth":"2 words"
                      , "Implemented bank size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 33 memory words.</br>  Memory words [33-63] are unused padding."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"main.cpp"
                              , "line":"295"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                        , "line":297
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":27065
                      , "padding":"0"
                      , "depth":"2"
                      , "brief":"Implemented size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word) | Memory Usage:4 MLABs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                          , "Memory Usage":"4 MLABs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 33 memory words.</br>  Memory words [33-63] are unused padding."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"main.cpp"
                                  , "line":"295"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                            , "line":297
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":27066
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":27067
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":3
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"8 bytes"
                            , "Depth per copy (including padding)":"2 words"
                            , "Number of private copies":"3"
                            , "Additional information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 33 memory words.</br>  Memory words [33-63] are unused padding."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"main.cpp"
                                    , "line":"295"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>b<sub>8</sub></td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr><tr><td>Private copy 1: </td><td>0</td><td>1</td><td>b<sub>8</sub></td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr><tr><td>Private copy 2: </td><td>1</td><td>0</td><td>b<sub>8</sub></td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 21"
                  , "id":27068
                  , "brief":"Memory Usage:4 MLABs | Bank width:8 bytes | Bank depth:2 words | Implemented bank size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 MLABs"
                      , "Bank width":"8 bytes"
                      , "Bank depth":"2 words"
                      , "Implemented bank size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 33 memory words.</br>  Memory words [33-63] are unused padding."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"main.cpp"
                              , "line":"295"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                        , "line":297
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":27069
                      , "padding":"0"
                      , "depth":"2"
                      , "brief":"Implemented size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word) | Memory Usage:4 MLABs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                          , "Memory Usage":"4 MLABs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 33 memory words.</br>  Memory words [33-63] are unused padding."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"main.cpp"
                                  , "line":"295"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                            , "line":297
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":27070
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":27071
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":3
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"8 bytes"
                            , "Depth per copy (including padding)":"2 words"
                            , "Number of private copies":"3"
                            , "Additional information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 33 memory words.</br>  Memory words [33-63] are unused padding."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"main.cpp"
                                    , "line":"295"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>b<sub>8</sub></td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr><tr><td>Private copy 1: </td><td>0</td><td>1</td><td>b<sub>8</sub></td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr><tr><td>Private copy 2: </td><td>1</td><td>0</td><td>b<sub>8</sub></td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 22"
                  , "id":27072
                  , "brief":"Memory Usage:4 MLABs | Bank width:8 bytes | Bank depth:2 words | Implemented bank size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 MLABs"
                      , "Bank width":"8 bytes"
                      , "Bank depth":"2 words"
                      , "Implemented bank size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 33 memory words.</br>  Memory words [33-63] are unused padding."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"main.cpp"
                              , "line":"295"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                        , "line":297
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":27073
                      , "padding":"0"
                      , "depth":"2"
                      , "brief":"Implemented size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word) | Memory Usage:4 MLABs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                          , "Memory Usage":"4 MLABs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 33 memory words.</br>  Memory words [33-63] are unused padding."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"main.cpp"
                                  , "line":"295"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                            , "line":297
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":27074
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":27075
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":3
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"8 bytes"
                            , "Depth per copy (including padding)":"2 words"
                            , "Number of private copies":"3"
                            , "Additional information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 33 memory words.</br>  Memory words [33-63] are unused padding."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"main.cpp"
                                    , "line":"295"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>b<sub>8</sub></td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td></tr><tr><td>Private copy 1: </td><td>0</td><td>1</td><td>b<sub>8</sub></td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td></tr><tr><td>Private copy 2: </td><td>1</td><td>0</td><td>b<sub>8</sub></td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 23"
                  , "id":27076
                  , "brief":"Memory Usage:4 MLABs | Bank width:8 bytes | Bank depth:2 words | Implemented bank size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 MLABs"
                      , "Bank width":"8 bytes"
                      , "Bank depth":"2 words"
                      , "Implemented bank size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 33 memory words.</br>  Memory words [33-63] are unused padding."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"main.cpp"
                              , "line":"295"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                        , "line":297
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":27077
                      , "padding":"0"
                      , "depth":"2"
                      , "brief":"Implemented size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word) | Memory Usage:4 MLABs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                          , "Memory Usage":"4 MLABs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 33 memory words.</br>  Memory words [33-63] are unused padding."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"main.cpp"
                                  , "line":"295"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                            , "line":297
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":27078
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":27079
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":3
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"8 bytes"
                            , "Depth per copy (including padding)":"2 words"
                            , "Number of private copies":"3"
                            , "Additional information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 33 memory words.</br>  Memory words [33-63] are unused padding."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"main.cpp"
                                    , "line":"295"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>b<sub>8</sub></td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td></tr><tr><td>Private copy 1: </td><td>0</td><td>1</td><td>b<sub>8</sub></td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td></tr><tr><td>Private copy 2: </td><td>1</td><td>0</td><td>b<sub>8</sub></td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 24"
                  , "id":27080
                  , "brief":"Memory Usage:4 MLABs | Bank width:8 bytes | Bank depth:2 words | Implemented bank size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 MLABs"
                      , "Bank width":"8 bytes"
                      , "Bank depth":"2 words"
                      , "Implemented bank size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 33 memory words.</br>  Memory words [33-63] are unused padding."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"main.cpp"
                              , "line":"295"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                        , "line":297
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":27081
                      , "padding":"0"
                      , "depth":"2"
                      , "brief":"Implemented size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word) | Memory Usage:4 MLABs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                          , "Memory Usage":"4 MLABs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 33 memory words.</br>  Memory words [33-63] are unused padding."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"main.cpp"
                                  , "line":"295"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                            , "line":297
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":27082
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":27083
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":3
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"8 bytes"
                            , "Depth per copy (including padding)":"2 words"
                            , "Number of private copies":"3"
                            , "Additional information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 33 memory words.</br>  Memory words [33-63] are unused padding."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"main.cpp"
                                    , "line":"295"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>b<sub>8</sub></td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Private copy 1: </td><td>0</td><td>1</td><td>b<sub>8</sub></td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Private copy 2: </td><td>1</td><td>0</td><td>b<sub>8</sub></td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 25"
                  , "id":27084
                  , "brief":"Memory Usage:4 MLABs | Bank width:8 bytes | Bank depth:2 words | Implemented bank size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 MLABs"
                      , "Bank width":"8 bytes"
                      , "Bank depth":"2 words"
                      , "Implemented bank size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 33 memory words.</br>  Memory words [33-63] are unused padding."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"main.cpp"
                              , "line":"295"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                        , "line":297
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":27085
                      , "padding":"0"
                      , "depth":"2"
                      , "brief":"Implemented size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word) | Memory Usage:4 MLABs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                          , "Memory Usage":"4 MLABs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 33 memory words.</br>  Memory words [33-63] are unused padding."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"main.cpp"
                                  , "line":"295"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                            , "line":297
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":27086
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":27087
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":3
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"8 bytes"
                            , "Depth per copy (including padding)":"2 words"
                            , "Number of private copies":"3"
                            , "Additional information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 33 memory words.</br>  Memory words [33-63] are unused padding."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"main.cpp"
                                    , "line":"295"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>b<sub>8</sub></td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr><tr><td>Private copy 1: </td><td>0</td><td>1</td><td>b<sub>8</sub></td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr><tr><td>Private copy 2: </td><td>1</td><td>0</td><td>b<sub>8</sub></td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 26"
                  , "id":27088
                  , "brief":"Memory Usage:4 MLABs | Bank width:8 bytes | Bank depth:2 words | Implemented bank size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 MLABs"
                      , "Bank width":"8 bytes"
                      , "Bank depth":"2 words"
                      , "Implemented bank size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 33 memory words.</br>  Memory words [33-63] are unused padding."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"main.cpp"
                              , "line":"295"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                        , "line":297
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":27089
                      , "padding":"0"
                      , "depth":"2"
                      , "brief":"Implemented size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word) | Memory Usage:4 MLABs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                          , "Memory Usage":"4 MLABs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 33 memory words.</br>  Memory words [33-63] are unused padding."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"main.cpp"
                                  , "line":"295"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                            , "line":297
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":27090
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":27091
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":3
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"8 bytes"
                            , "Depth per copy (including padding)":"2 words"
                            , "Number of private copies":"3"
                            , "Additional information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 33 memory words.</br>  Memory words [33-63] are unused padding."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"main.cpp"
                                    , "line":"295"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>b<sub>8</sub></td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr><tr><td>Private copy 1: </td><td>0</td><td>1</td><td>b<sub>8</sub></td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr><tr><td>Private copy 2: </td><td>1</td><td>0</td><td>b<sub>8</sub></td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 27"
                  , "id":27092
                  , "brief":"Memory Usage:4 MLABs | Bank width:8 bytes | Bank depth:2 words | Implemented bank size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 MLABs"
                      , "Bank width":"8 bytes"
                      , "Bank depth":"2 words"
                      , "Implemented bank size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 33 memory words.</br>  Memory words [33-63] are unused padding."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"main.cpp"
                              , "line":"295"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                        , "line":297
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":27093
                      , "padding":"0"
                      , "depth":"2"
                      , "brief":"Implemented size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word) | Memory Usage:4 MLABs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                          , "Memory Usage":"4 MLABs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 33 memory words.</br>  Memory words [33-63] are unused padding."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"main.cpp"
                                  , "line":"295"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                            , "line":297
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":27094
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":27095
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":3
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"8 bytes"
                            , "Depth per copy (including padding)":"2 words"
                            , "Number of private copies":"3"
                            , "Additional information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 33 memory words.</br>  Memory words [33-63] are unused padding."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"main.cpp"
                                    , "line":"295"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>b<sub>8</sub></td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td></tr><tr><td>Private copy 1: </td><td>0</td><td>1</td><td>b<sub>8</sub></td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td></tr><tr><td>Private copy 2: </td><td>1</td><td>0</td><td>b<sub>8</sub></td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 28"
                  , "id":27096
                  , "brief":"Memory Usage:4 MLABs | Bank width:8 bytes | Bank depth:2 words | Implemented bank size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 MLABs"
                      , "Bank width":"8 bytes"
                      , "Bank depth":"2 words"
                      , "Implemented bank size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 33 memory words.</br>  Memory words [33-63] are unused padding."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"main.cpp"
                              , "line":"295"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                        , "line":297
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":27097
                      , "padding":"0"
                      , "depth":"2"
                      , "brief":"Implemented size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word) | Memory Usage:4 MLABs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                          , "Memory Usage":"4 MLABs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 33 memory words.</br>  Memory words [33-63] are unused padding."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"main.cpp"
                                  , "line":"295"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                            , "line":297
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":27098
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":27099
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":3
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"8 bytes"
                            , "Depth per copy (including padding)":"2 words"
                            , "Number of private copies":"3"
                            , "Additional information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 33 memory words.</br>  Memory words [33-63] are unused padding."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"main.cpp"
                                    , "line":"295"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>b<sub>8</sub></td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td></tr><tr><td>Private copy 1: </td><td>0</td><td>1</td><td>b<sub>8</sub></td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td></tr><tr><td>Private copy 2: </td><td>1</td><td>0</td><td>b<sub>8</sub></td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 29"
                  , "id":27100
                  , "brief":"Memory Usage:4 MLABs | Bank width:8 bytes | Bank depth:2 words | Implemented bank size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 MLABs"
                      , "Bank width":"8 bytes"
                      , "Bank depth":"2 words"
                      , "Implemented bank size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 33 memory words.</br>  Memory words [33-63] are unused padding."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"main.cpp"
                              , "line":"295"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                        , "line":297
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":27101
                      , "padding":"0"
                      , "depth":"2"
                      , "brief":"Implemented size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word) | Memory Usage:4 MLABs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                          , "Memory Usage":"4 MLABs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 33 memory words.</br>  Memory words [33-63] are unused padding."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"main.cpp"
                                  , "line":"295"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                            , "line":297
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":27102
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":27103
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":3
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"8 bytes"
                            , "Depth per copy (including padding)":"2 words"
                            , "Number of private copies":"3"
                            , "Additional information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 33 memory words.</br>  Memory words [33-63] are unused padding."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"main.cpp"
                                    , "line":"295"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>b<sub>8</sub></td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td></tr><tr><td>Private copy 1: </td><td>0</td><td>1</td><td>b<sub>8</sub></td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td></tr><tr><td>Private copy 2: </td><td>1</td><td>0</td><td>b<sub>8</sub></td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 30"
                  , "id":27104
                  , "brief":"Memory Usage:4 MLABs | Bank width:8 bytes | Bank depth:2 words | Implemented bank size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 MLABs"
                      , "Bank width":"8 bytes"
                      , "Bank depth":"2 words"
                      , "Implemented bank size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 33 memory words.</br>  Memory words [33-63] are unused padding."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"main.cpp"
                              , "line":"295"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                        , "line":297
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":27105
                      , "padding":"0"
                      , "depth":"2"
                      , "brief":"Implemented size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word) | Memory Usage:4 MLABs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                          , "Memory Usage":"4 MLABs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 33 memory words.</br>  Memory words [33-63] are unused padding."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"main.cpp"
                                  , "line":"295"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                            , "line":297
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":27106
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":27107
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":3
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"8 bytes"
                            , "Depth per copy (including padding)":"2 words"
                            , "Number of private copies":"3"
                            , "Additional information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 33 memory words.</br>  Memory words [33-63] are unused padding."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"main.cpp"
                                    , "line":"295"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>b<sub>8</sub></td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td></tr><tr><td>Private copy 1: </td><td>0</td><td>1</td><td>b<sub>8</sub></td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td></tr><tr><td>Private copy 2: </td><td>1</td><td>0</td><td>b<sub>8</sub></td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 31"
                  , "id":27108
                  , "brief":"Memory Usage:4 MLABs | Bank width:8 bytes | Bank depth:2 words | Implemented bank size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 MLABs"
                      , "Bank width":"8 bytes"
                      , "Bank depth":"2 words"
                      , "Implemented bank size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 33 memory words.</br>  Memory words [33-63] are unused padding."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"main.cpp"
                              , "line":"295"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                        , "line":297
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":27109
                      , "padding":"0"
                      , "depth":"2"
                      , "brief":"Implemented size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word) | Memory Usage:4 MLABs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                          , "Memory Usage":"4 MLABs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 33 memory words.</br>  Memory words [33-63] are unused padding."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"main.cpp"
                                  , "line":"295"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                            , "line":297
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":27110
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":27111
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":3
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"8 bytes"
                            , "Depth per copy (including padding)":"2 words"
                            , "Number of private copies":"3"
                            , "Additional information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 33 memory words.</br>  Memory words [33-63] are unused padding."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"main.cpp"
                                    , "line":"295"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>b<sub>8</sub></td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr><tr><td>Private copy 1: </td><td>0</td><td>1</td><td>b<sub>8</sub></td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr><tr><td>Private copy 2: </td><td>1</td><td>0</td><td>b<sub>8</sub></td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
              ]
            }
            , {
              "name":"_arg_agg_ops"
              , "id":27112
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                          , "line":"0"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "type":"reg"
            }
          ]
        }
        , {
          "name":"Load"
          , "id":26935
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:bundle | Start cycle:1 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"bundle"
              , "Start cycle":"1"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":"85"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"325"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                , "line":85
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":26936
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:bundle | Start cycle:1 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"bundle"
              , "Start cycle":"1"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":"85"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"325"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                , "line":85
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":26937
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:bundle | Start cycle:1 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"bundle"
              , "Start cycle":"1"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":"85"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"325"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                , "line":85
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":26938
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:bundle | Start cycle:1 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"bundle"
              , "Start cycle":"1"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":"85"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"325"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                , "line":85
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":26939
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:bundle | Start cycle:1 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"bundle"
              , "Start cycle":"1"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":"85"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"325"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                , "line":85
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":26940
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:bundle | Start cycle:1 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"bundle"
              , "Start cycle":"1"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":"85"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"325"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                , "line":85
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":26941
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:bundle | Start cycle:1 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"bundle"
              , "Start cycle":"1"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":"85"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"325"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                , "line":85
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":26942
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:bundle | Start cycle:1 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"bundle"
              , "Start cycle":"1"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":"85"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"325"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                , "line":85
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":26943
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:bundle | Start cycle:1 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"bundle"
              , "Start cycle":"1"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":"85"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"325"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                , "line":85
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":26944
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:bundle | Start cycle:1 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"bundle"
              , "Start cycle":"1"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":"85"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"325"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                , "line":85
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":26945
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:bundle | Start cycle:1 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"bundle"
              , "Start cycle":"1"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":"85"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"325"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                , "line":85
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":26946
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:bundle | Start cycle:1 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"bundle"
              , "Start cycle":"1"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":"85"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"325"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                , "line":85
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":26947
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:bundle | Start cycle:1 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"bundle"
              , "Start cycle":"1"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":"85"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"325"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                , "line":85
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":26948
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:bundle | Start cycle:1 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"bundle"
              , "Start cycle":"1"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":"85"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"325"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                , "line":85
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":26949
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:bundle | Start cycle:1 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"bundle"
              , "Start cycle":"1"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":"85"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"325"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                , "line":85
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":26950
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:bundle | Start cycle:1 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"bundle"
              , "Start cycle":"1"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":"85"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"325"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                , "line":85
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":26951
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:bundle | Start cycle:1 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"bundle"
              , "Start cycle":"1"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":"85"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"325"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                , "line":85
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":26952
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:bundle | Start cycle:1 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"bundle"
              , "Start cycle":"1"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":"85"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"325"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                , "line":85
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":26953
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:bundle | Start cycle:1 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"bundle"
              , "Start cycle":"1"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":"85"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"325"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                , "line":85
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":26954
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:bundle | Start cycle:1 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"bundle"
              , "Start cycle":"1"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":"85"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"325"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                , "line":85
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":26955
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:bundle | Start cycle:1 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"bundle"
              , "Start cycle":"1"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":"85"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"325"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                , "line":85
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":26956
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:bundle | Start cycle:1 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"bundle"
              , "Start cycle":"1"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":"85"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"325"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                , "line":85
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":26957
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:bundle | Start cycle:1 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"bundle"
              , "Start cycle":"1"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":"85"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"325"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                , "line":85
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":26958
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:bundle | Start cycle:1 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"bundle"
              , "Start cycle":"1"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":"85"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"325"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                , "line":85
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":26959
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:bundle | Start cycle:1 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"bundle"
              , "Start cycle":"1"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":"85"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"325"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                , "line":85
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":26960
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:bundle | Start cycle:1 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"bundle"
              , "Start cycle":"1"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":"85"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"325"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                , "line":85
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":26961
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:bundle | Start cycle:1 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"bundle"
              , "Start cycle":"1"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":"85"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"325"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                , "line":85
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":26962
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:bundle | Start cycle:1 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"bundle"
              , "Start cycle":"1"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":"85"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"325"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                , "line":85
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":26963
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:bundle | Start cycle:1 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"bundle"
              , "Start cycle":"1"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":"85"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"325"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                , "line":85
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":26964
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:bundle | Start cycle:1 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"bundle"
              , "Start cycle":"1"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":"85"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"325"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                , "line":85
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":26965
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:bundle | Start cycle:1 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"bundle"
              , "Start cycle":"1"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":"85"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"325"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                , "line":85
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":26966
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:bundle | Start cycle:1 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"bundle"
              , "Start cycle":"1"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":"85"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"325"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                , "line":85
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":26967
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:bundle | Start cycle:1061 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"bundle"
              , "Start cycle":"1061"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"307"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                , "line":307
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":26968
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:bundle | Start cycle:1061 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"bundle"
              , "Start cycle":"1061"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"307"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                , "line":307
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":26969
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:bundle | Start cycle:1061 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"bundle"
              , "Start cycle":"1061"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"307"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                , "line":307
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":26970
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:bundle | Start cycle:1061 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"bundle"
              , "Start cycle":"1061"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"307"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                , "line":307
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":26971
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:bundle | Start cycle:1061 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"bundle"
              , "Start cycle":"1061"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"307"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                , "line":307
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":26972
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:bundle | Start cycle:1061 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"bundle"
              , "Start cycle":"1061"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"307"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                , "line":307
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":26973
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:bundle | Start cycle:1061 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"bundle"
              , "Start cycle":"1061"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"307"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                , "line":307
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":26974
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:bundle | Start cycle:1061 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"bundle"
              , "Start cycle":"1061"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"307"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                , "line":307
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":26975
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:bundle | Start cycle:1061 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"bundle"
              , "Start cycle":"1061"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"307"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                , "line":307
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":26976
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:bundle | Start cycle:1061 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"bundle"
              , "Start cycle":"1061"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"307"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                , "line":307
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":26977
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:bundle | Start cycle:1061 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"bundle"
              , "Start cycle":"1061"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"307"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                , "line":307
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":26978
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:bundle | Start cycle:1061 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"bundle"
              , "Start cycle":"1061"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"307"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                , "line":307
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":26979
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:bundle | Start cycle:1061 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"bundle"
              , "Start cycle":"1061"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"307"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                , "line":307
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":26980
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:bundle | Start cycle:1061 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"bundle"
              , "Start cycle":"1061"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"307"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                , "line":307
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":26981
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:bundle | Start cycle:1061 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"bundle"
              , "Start cycle":"1061"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"307"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                , "line":307
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":26982
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:bundle | Start cycle:1061 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"bundle"
              , "Start cycle":"1061"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"307"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                , "line":307
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":26983
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:bundle | Start cycle:1061 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"bundle"
              , "Start cycle":"1061"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"309"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                , "line":309
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
  ]
  , "links":
  [
    {
      "from":26765
      , "to":26766
    }
    , {
      "from":26766
      , "to":26683
    }
    , {
      "from":26766
      , "to":26699
    }
    , {
      "from":26766
      , "to":26700
    }
    , {
      "from":26768
      , "to":26767
    }
    , {
      "from":26731
      , "to":26768
    }
    , {
      "from":26747
      , "to":26768
    }
    , {
      "from":26771
      , "to":26772
    }
    , {
      "from":26772
      , "to":26684
    }
    , {
      "from":26772
      , "to":26701
    }
    , {
      "from":26772
      , "to":26702
    }
    , {
      "from":26774
      , "to":26773
    }
    , {
      "from":26732
      , "to":26774
    }
    , {
      "from":26748
      , "to":26774
    }
    , {
      "from":26777
      , "to":26778
    }
    , {
      "from":26778
      , "to":26685
    }
    , {
      "from":26778
      , "to":26703
    }
    , {
      "from":26778
      , "to":26704
    }
    , {
      "from":26780
      , "to":26779
    }
    , {
      "from":26733
      , "to":26780
    }
    , {
      "from":26749
      , "to":26780
    }
    , {
      "from":26783
      , "to":26784
    }
    , {
      "from":26784
      , "to":26686
    }
    , {
      "from":26784
      , "to":26705
    }
    , {
      "from":26784
      , "to":26706
    }
    , {
      "from":26786
      , "to":26785
    }
    , {
      "from":26734
      , "to":26786
    }
    , {
      "from":26750
      , "to":26786
    }
    , {
      "from":26789
      , "to":26790
    }
    , {
      "from":26790
      , "to":26687
    }
    , {
      "from":26790
      , "to":26707
    }
    , {
      "from":26790
      , "to":26708
    }
    , {
      "from":26792
      , "to":26791
    }
    , {
      "from":26735
      , "to":26792
    }
    , {
      "from":26751
      , "to":26792
    }
    , {
      "from":26795
      , "to":26796
    }
    , {
      "from":26796
      , "to":26688
    }
    , {
      "from":26796
      , "to":26709
    }
    , {
      "from":26796
      , "to":26710
    }
    , {
      "from":26798
      , "to":26797
    }
    , {
      "from":26736
      , "to":26798
    }
    , {
      "from":26752
      , "to":26798
    }
    , {
      "from":26801
      , "to":26802
    }
    , {
      "from":26802
      , "to":26689
    }
    , {
      "from":26802
      , "to":26711
    }
    , {
      "from":26802
      , "to":26712
    }
    , {
      "from":26804
      , "to":26803
    }
    , {
      "from":26737
      , "to":26804
    }
    , {
      "from":26753
      , "to":26804
    }
    , {
      "from":26807
      , "to":26808
    }
    , {
      "from":26808
      , "to":26690
    }
    , {
      "from":26808
      , "to":26713
    }
    , {
      "from":26808
      , "to":26714
    }
    , {
      "from":26810
      , "to":26809
    }
    , {
      "from":26738
      , "to":26810
    }
    , {
      "from":26754
      , "to":26810
    }
    , {
      "from":26813
      , "to":26814
    }
    , {
      "from":26814
      , "to":26691
    }
    , {
      "from":26814
      , "to":26715
    }
    , {
      "from":26814
      , "to":26716
    }
    , {
      "from":26816
      , "to":26815
    }
    , {
      "from":26739
      , "to":26816
    }
    , {
      "from":26755
      , "to":26816
    }
    , {
      "from":26819
      , "to":26820
    }
    , {
      "from":26820
      , "to":26692
    }
    , {
      "from":26820
      , "to":26717
    }
    , {
      "from":26820
      , "to":26718
    }
    , {
      "from":26822
      , "to":26821
    }
    , {
      "from":26740
      , "to":26822
    }
    , {
      "from":26756
      , "to":26822
    }
    , {
      "from":26825
      , "to":26826
    }
    , {
      "from":26826
      , "to":26693
    }
    , {
      "from":26826
      , "to":26719
    }
    , {
      "from":26826
      , "to":26720
    }
    , {
      "from":26828
      , "to":26827
    }
    , {
      "from":26741
      , "to":26828
    }
    , {
      "from":26757
      , "to":26828
    }
    , {
      "from":26831
      , "to":26832
    }
    , {
      "from":26832
      , "to":26694
    }
    , {
      "from":26832
      , "to":26721
    }
    , {
      "from":26832
      , "to":26722
    }
    , {
      "from":26834
      , "to":26833
    }
    , {
      "from":26742
      , "to":26834
    }
    , {
      "from":26758
      , "to":26834
    }
    , {
      "from":26837
      , "to":26838
    }
    , {
      "from":26838
      , "to":26695
    }
    , {
      "from":26838
      , "to":26723
    }
    , {
      "from":26838
      , "to":26724
    }
    , {
      "from":26840
      , "to":26839
    }
    , {
      "from":26743
      , "to":26840
    }
    , {
      "from":26759
      , "to":26840
    }
    , {
      "from":26843
      , "to":26844
    }
    , {
      "from":26844
      , "to":26696
    }
    , {
      "from":26844
      , "to":26725
    }
    , {
      "from":26844
      , "to":26726
    }
    , {
      "from":26846
      , "to":26845
    }
    , {
      "from":26744
      , "to":26846
    }
    , {
      "from":26760
      , "to":26846
    }
    , {
      "from":26849
      , "to":26850
    }
    , {
      "from":26850
      , "to":26697
    }
    , {
      "from":26850
      , "to":26727
    }
    , {
      "from":26850
      , "to":26728
    }
    , {
      "from":26852
      , "to":26851
    }
    , {
      "from":26745
      , "to":26852
    }
    , {
      "from":26761
      , "to":26852
    }
    , {
      "from":26855
      , "to":26856
    }
    , {
      "from":26856
      , "to":26698
    }
    , {
      "from":26856
      , "to":26729
    }
    , {
      "from":26856
      , "to":26730
    }
    , {
      "from":26858
      , "to":26857
    }
    , {
      "from":26746
      , "to":26858
    }
    , {
      "from":26762
      , "to":26858
    }
    , {
      "from":26903
      , "to":26904
    }
    , {
      "from":26904
      , "to":26873
    }
    , {
      "from":26904
      , "to":26875
    }
    , {
      "from":26904
      , "to":26877
    }
    , {
      "from":26906
      , "to":26905
    }
    , {
      "from":26885
      , "to":26906
    }
    , {
      "from":26893
      , "to":26906
    }
    , {
      "from":26897
      , "to":26906
    }
    , {
      "from":26909
      , "to":26910
    }
    , {
      "from":26910
      , "to":26874
    }
    , {
      "from":26910
      , "to":26876
    }
    , {
      "from":26910
      , "to":26878
    }
    , {
      "from":26912
      , "to":26911
    }
    , {
      "from":26886
      , "to":26912
    }
    , {
      "from":26894
      , "to":26912
    }
    , {
      "from":26898
      , "to":26912
    }
    , {
      "from":26915
      , "to":26916
    }
    , {
      "from":26916
      , "to":26879
    }
    , {
      "from":26916
      , "to":26881
    }
    , {
      "from":26916
      , "to":26883
    }
    , {
      "from":26918
      , "to":26917
    }
    , {
      "from":26887
      , "to":26918
    }
    , {
      "from":26889
      , "to":26918
    }
    , {
      "from":26891
      , "to":26918
    }
    , {
      "from":26895
      , "to":26918
    }
    , {
      "from":26899
      , "to":26918
    }
    , {
      "from":26921
      , "to":26922
    }
    , {
      "from":26922
      , "to":26880
    }
    , {
      "from":26922
      , "to":26882
    }
    , {
      "from":26922
      , "to":26884
    }
    , {
      "from":26924
      , "to":26923
    }
    , {
      "from":26888
      , "to":26924
    }
    , {
      "from":26890
      , "to":26924
    }
    , {
      "from":26892
      , "to":26924
    }
    , {
      "from":26896
      , "to":26924
    }
    , {
      "from":26900
      , "to":26924
    }
    , {
      "from":26986
      , "to":26935
    }
    , {
      "from":26967
      , "to":26987
    }
    , {
      "from":26990
      , "to":26936
    }
    , {
      "from":26983
      , "to":26991
    }
    , {
      "from":26994
      , "to":26937
    }
    , {
      "from":26968
      , "to":26995
    }
    , {
      "from":26998
      , "to":26938
    }
    , {
      "from":26983
      , "to":26999
    }
    , {
      "from":27002
      , "to":26939
    }
    , {
      "from":26969
      , "to":27003
    }
    , {
      "from":27006
      , "to":26940
    }
    , {
      "from":26983
      , "to":27007
    }
    , {
      "from":27010
      , "to":26941
    }
    , {
      "from":26970
      , "to":27011
    }
    , {
      "from":27014
      , "to":26942
    }
    , {
      "from":26983
      , "to":27015
    }
    , {
      "from":27018
      , "to":26943
    }
    , {
      "from":26971
      , "to":27019
    }
    , {
      "from":27022
      , "to":26944
    }
    , {
      "from":26983
      , "to":27023
    }
    , {
      "from":27026
      , "to":26945
    }
    , {
      "from":26974
      , "to":27027
    }
    , {
      "from":27030
      , "to":26946
    }
    , {
      "from":26983
      , "to":27031
    }
    , {
      "from":27034
      , "to":26947
    }
    , {
      "from":26977
      , "to":27035
    }
    , {
      "from":27038
      , "to":26948
    }
    , {
      "from":26983
      , "to":27039
    }
    , {
      "from":27042
      , "to":26949
    }
    , {
      "from":26980
      , "to":27043
    }
    , {
      "from":27046
      , "to":26950
    }
    , {
      "from":26983
      , "to":27047
    }
    , {
      "from":27050
      , "to":26951
    }
    , {
      "from":26972
      , "to":27051
    }
    , {
      "from":27054
      , "to":26952
    }
    , {
      "from":26983
      , "to":27055
    }
    , {
      "from":27058
      , "to":26953
    }
    , {
      "from":26975
      , "to":27059
    }
    , {
      "from":27062
      , "to":26954
    }
    , {
      "from":26983
      , "to":27063
    }
    , {
      "from":27066
      , "to":26955
    }
    , {
      "from":26978
      , "to":27067
    }
    , {
      "from":27070
      , "to":26956
    }
    , {
      "from":26983
      , "to":27071
    }
    , {
      "from":27074
      , "to":26957
    }
    , {
      "from":26981
      , "to":27075
    }
    , {
      "from":27078
      , "to":26958
    }
    , {
      "from":26983
      , "to":27079
    }
    , {
      "from":27082
      , "to":26959
    }
    , {
      "from":26973
      , "to":27083
    }
    , {
      "from":27086
      , "to":26960
    }
    , {
      "from":26983
      , "to":27087
    }
    , {
      "from":27090
      , "to":26961
    }
    , {
      "from":26976
      , "to":27091
    }
    , {
      "from":27094
      , "to":26962
    }
    , {
      "from":26983
      , "to":27095
    }
    , {
      "from":27098
      , "to":26963
    }
    , {
      "from":26979
      , "to":27099
    }
    , {
      "from":27102
      , "to":26964
    }
    , {
      "from":26983
      , "to":27103
    }
    , {
      "from":27106
      , "to":26965
    }
    , {
      "from":26982
      , "to":27107
    }
    , {
      "from":27110
      , "to":26966
    }
    , {
      "from":26983
      , "to":27111
    }
  ]
}
