Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Dec 19 14:36:20 2025
| Host         : LAPTOP-ME7ESBI0 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.901        0.000                      0                 1559        0.154        0.000                      0                 1559        4.500        0.000                       0                   644  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.901        0.000                      0                 1559        0.154        0.000                      0                 1559        4.500        0.000                       0                   644  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.901ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.901ns  (required time - arrival time)
  Source:                 u_ctrl/rd_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ctrl/digit_t_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.048ns  (logic 2.473ns (27.331%)  route 6.575ns (72.669%))
  Logic Levels:           11  (CARRY4=2 LUT1=1 LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 14.798 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=643, routed)         1.605     5.151    u_ctrl/clk_IBUF_BUFG
    SLICE_X61Y74         FDRE                                         r  u_ctrl/rd_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y74         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  u_ctrl/rd_ptr_reg[0]/Q
                         net (fo=4, routed)           0.733     6.340    u_ctrl/rd_ptr_reg_n_0_[0]
    SLICE_X55Y76         LUT2 (Prop_lut2_I0_O)        0.124     6.464 f  u_ctrl/digit_u[3]_i_37/O
                         net (fo=100, routed)         1.142     7.606    u_ctrl/digit_u[3]_i_37_n_0
    SLICE_X44Y79         LUT4 (Prop_lut4_I0_O)        0.124     7.730 r  u_ctrl/skip_h_i_60/O
                         net (fo=1, routed)           0.465     8.195    u_ctrl/skip_h_i_60_n_0
    SLICE_X45Y78         LUT5 (Prop_lut5_I4_O)        0.124     8.319 r  u_ctrl/skip_h_i_44/O
                         net (fo=1, routed)           0.785     9.104    u_ctrl/skip_h_i_44_n_0
    SLICE_X51Y78         LUT6 (Prop_lut6_I5_O)        0.124     9.228 r  u_ctrl/skip_h_i_22/O
                         net (fo=1, routed)           0.948    10.176    u_ctrl/skip_h_i_22_n_0
    SLICE_X55Y80         LUT6 (Prop_lut6_I0_O)        0.124    10.300 r  u_ctrl/skip_h_i_9/O
                         net (fo=2, routed)           0.307    10.608    u_ctrl/skip_h_i_9_n_0
    SLICE_X55Y78         LUT6 (Prop_lut6_I5_O)        0.124    10.732 f  u_ctrl/skip_h_i_4/O
                         net (fo=8, routed)           0.320    11.052    u_ctrl/skip_h_i_4_n_0
    SLICE_X57Y78         LUT1 (Prop_lut1_I0_O)        0.124    11.176 r  u_ctrl/digit_t[0]_i_6/O
                         net (fo=1, routed)           0.488    11.664    u_ctrl/matrix_mem[3]
    SLICE_X54Y77         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.060 r  u_ctrl/digit_t_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.060    u_ctrl/digit_t_reg[0]_i_2_n_0
    SLICE_X54Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.383 r  u_ctrl/digit_t_reg[3]_i_3/O[1]
                         net (fo=6, routed)           0.892    13.275    u_ctrl/digit_t_reg[3]_i_3_n_6
    SLICE_X56Y78         LUT6 (Prop_lut6_I1_O)        0.306    13.581 r  u_ctrl/digit_t[0]_i_3/O
                         net (fo=1, routed)           0.494    14.075    u_ctrl/digit_t[0]_i_3_n_0
    SLICE_X56Y78         LUT6 (Prop_lut6_I2_O)        0.124    14.199 r  u_ctrl/digit_t[0]_i_1/O
                         net (fo=1, routed)           0.000    14.199    u_ctrl/digit_t[0]_i_1_n_0
    SLICE_X56Y78         FDRE                                         r  u_ctrl/digit_t_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=643, routed)         1.431    14.798    u_ctrl/clk_IBUF_BUFG
    SLICE_X56Y78         FDRE                                         r  u_ctrl/digit_t_reg[0]/C
                         clock pessimism              0.257    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X56Y78         FDRE (Setup_fdre_C_D)        0.081    15.101    u_ctrl/digit_t_reg[0]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                         -14.199    
  -------------------------------------------------------------------
                         slack                                  0.901    

Slack (MET) :             0.914ns  (required time - arrival time)
  Source:                 u_ctrl/rd_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ctrl/digit_t_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.031ns  (logic 2.466ns (27.305%)  route 6.565ns (72.695%))
  Logic Levels:           11  (CARRY4=2 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 14.798 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=643, routed)         1.605     5.151    u_ctrl/clk_IBUF_BUFG
    SLICE_X61Y74         FDRE                                         r  u_ctrl/rd_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y74         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  u_ctrl/rd_ptr_reg[0]/Q
                         net (fo=4, routed)           0.733     6.340    u_ctrl/rd_ptr_reg_n_0_[0]
    SLICE_X55Y76         LUT2 (Prop_lut2_I0_O)        0.124     6.464 f  u_ctrl/digit_u[3]_i_37/O
                         net (fo=100, routed)         1.142     7.606    u_ctrl/digit_u[3]_i_37_n_0
    SLICE_X44Y79         LUT4 (Prop_lut4_I0_O)        0.124     7.730 r  u_ctrl/skip_h_i_60/O
                         net (fo=1, routed)           0.465     8.195    u_ctrl/skip_h_i_60_n_0
    SLICE_X45Y78         LUT5 (Prop_lut5_I4_O)        0.124     8.319 r  u_ctrl/skip_h_i_44/O
                         net (fo=1, routed)           0.785     9.104    u_ctrl/skip_h_i_44_n_0
    SLICE_X51Y78         LUT6 (Prop_lut6_I5_O)        0.124     9.228 r  u_ctrl/skip_h_i_22/O
                         net (fo=1, routed)           0.948    10.176    u_ctrl/skip_h_i_22_n_0
    SLICE_X55Y80         LUT6 (Prop_lut6_I0_O)        0.124    10.300 r  u_ctrl/skip_h_i_9/O
                         net (fo=2, routed)           0.307    10.608    u_ctrl/skip_h_i_9_n_0
    SLICE_X55Y78         LUT6 (Prop_lut6_I5_O)        0.124    10.732 f  u_ctrl/skip_h_i_4/O
                         net (fo=8, routed)           0.320    11.052    u_ctrl/skip_h_i_4_n_0
    SLICE_X57Y78         LUT1 (Prop_lut1_I0_O)        0.124    11.176 r  u_ctrl/digit_t[0]_i_6/O
                         net (fo=1, routed)           0.488    11.664    u_ctrl/matrix_mem[3]
    SLICE_X54Y77         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.060 r  u_ctrl/digit_t_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.060    u_ctrl/digit_t_reg[0]_i_2_n_0
    SLICE_X54Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.375 r  u_ctrl/digit_t_reg[3]_i_3/O[3]
                         net (fo=6, routed)           0.684    13.059    u_ctrl/digit_t_reg[3]_i_3_n_4
    SLICE_X56Y78         LUT6 (Prop_lut6_I0_O)        0.307    13.366 f  u_ctrl/digit_t[1]_i_3/O
                         net (fo=2, routed)           0.692    14.058    u_ctrl/digit_t[1]_i_3_n_0
    SLICE_X56Y78         LUT3 (Prop_lut3_I2_O)        0.124    14.182 r  u_ctrl/digit_t[1]_i_1/O
                         net (fo=1, routed)           0.000    14.182    u_ctrl/digit_t[1]_i_1_n_0
    SLICE_X56Y78         FDRE                                         r  u_ctrl/digit_t_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=643, routed)         1.431    14.798    u_ctrl/clk_IBUF_BUFG
    SLICE_X56Y78         FDRE                                         r  u_ctrl/digit_t_reg[1]/C
                         clock pessimism              0.257    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X56Y78         FDRE (Setup_fdre_C_D)        0.077    15.097    u_ctrl/digit_t_reg[1]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                         -14.182    
  -------------------------------------------------------------------
                         slack                                  0.914    

Slack (MET) :             1.020ns  (required time - arrival time)
  Source:                 u_ctrl/rd_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ctrl/digit_t_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.966ns  (logic 2.492ns (27.793%)  route 6.474ns (72.207%))
  Logic Levels:           11  (CARRY4=2 LUT1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 14.798 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=643, routed)         1.605     5.151    u_ctrl/clk_IBUF_BUFG
    SLICE_X61Y74         FDRE                                         r  u_ctrl/rd_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y74         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  u_ctrl/rd_ptr_reg[0]/Q
                         net (fo=4, routed)           0.733     6.340    u_ctrl/rd_ptr_reg_n_0_[0]
    SLICE_X55Y76         LUT2 (Prop_lut2_I0_O)        0.124     6.464 f  u_ctrl/digit_u[3]_i_37/O
                         net (fo=100, routed)         1.142     7.606    u_ctrl/digit_u[3]_i_37_n_0
    SLICE_X44Y79         LUT4 (Prop_lut4_I0_O)        0.124     7.730 r  u_ctrl/skip_h_i_60/O
                         net (fo=1, routed)           0.465     8.195    u_ctrl/skip_h_i_60_n_0
    SLICE_X45Y78         LUT5 (Prop_lut5_I4_O)        0.124     8.319 r  u_ctrl/skip_h_i_44/O
                         net (fo=1, routed)           0.785     9.104    u_ctrl/skip_h_i_44_n_0
    SLICE_X51Y78         LUT6 (Prop_lut6_I5_O)        0.124     9.228 r  u_ctrl/skip_h_i_22/O
                         net (fo=1, routed)           0.948    10.176    u_ctrl/skip_h_i_22_n_0
    SLICE_X55Y80         LUT6 (Prop_lut6_I0_O)        0.124    10.300 r  u_ctrl/skip_h_i_9/O
                         net (fo=2, routed)           0.307    10.608    u_ctrl/skip_h_i_9_n_0
    SLICE_X55Y78         LUT6 (Prop_lut6_I5_O)        0.124    10.732 f  u_ctrl/skip_h_i_4/O
                         net (fo=8, routed)           0.320    11.052    u_ctrl/skip_h_i_4_n_0
    SLICE_X57Y78         LUT1 (Prop_lut1_I0_O)        0.124    11.176 r  u_ctrl/digit_t[0]_i_6/O
                         net (fo=1, routed)           0.488    11.664    u_ctrl/matrix_mem[3]
    SLICE_X54Y77         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.060 r  u_ctrl/digit_t_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.060    u_ctrl/digit_t_reg[0]_i_2_n_0
    SLICE_X54Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.375 r  u_ctrl/digit_t_reg[3]_i_3/O[3]
                         net (fo=6, routed)           0.692    13.067    u_ctrl/digit_t_reg[3]_i_3_n_4
    SLICE_X57Y77         LUT6 (Prop_lut6_I0_O)        0.307    13.374 r  u_ctrl/digit_t[2]_i_2/O
                         net (fo=1, routed)           0.593    13.967    u_ctrl/digit_t[2]_i_2_n_0
    SLICE_X56Y78         LUT2 (Prop_lut2_I0_O)        0.150    14.117 r  u_ctrl/digit_t[2]_i_1/O
                         net (fo=1, routed)           0.000    14.117    u_ctrl/digit_t[2]_i_1_n_0
    SLICE_X56Y78         FDRE                                         r  u_ctrl/digit_t_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=643, routed)         1.431    14.798    u_ctrl/clk_IBUF_BUFG
    SLICE_X56Y78         FDRE                                         r  u_ctrl/digit_t_reg[2]/C
                         clock pessimism              0.257    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X56Y78         FDRE (Setup_fdre_C_D)        0.118    15.138    u_ctrl/digit_t_reg[2]
  -------------------------------------------------------------------
                         required time                         15.138    
                         arrival time                         -14.117    
  -------------------------------------------------------------------
                         slack                                  1.020    

Slack (MET) :             1.196ns  (required time - arrival time)
  Source:                 u_ctrl/rd_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ctrl/digit_t_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.749ns  (logic 2.466ns (28.185%)  route 6.283ns (71.815%))
  Logic Levels:           11  (CARRY4=2 LUT1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 14.798 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=643, routed)         1.605     5.151    u_ctrl/clk_IBUF_BUFG
    SLICE_X61Y74         FDRE                                         r  u_ctrl/rd_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y74         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  u_ctrl/rd_ptr_reg[0]/Q
                         net (fo=4, routed)           0.733     6.340    u_ctrl/rd_ptr_reg_n_0_[0]
    SLICE_X55Y76         LUT2 (Prop_lut2_I0_O)        0.124     6.464 f  u_ctrl/digit_u[3]_i_37/O
                         net (fo=100, routed)         1.142     7.606    u_ctrl/digit_u[3]_i_37_n_0
    SLICE_X44Y79         LUT4 (Prop_lut4_I0_O)        0.124     7.730 r  u_ctrl/skip_h_i_60/O
                         net (fo=1, routed)           0.465     8.195    u_ctrl/skip_h_i_60_n_0
    SLICE_X45Y78         LUT5 (Prop_lut5_I4_O)        0.124     8.319 r  u_ctrl/skip_h_i_44/O
                         net (fo=1, routed)           0.785     9.104    u_ctrl/skip_h_i_44_n_0
    SLICE_X51Y78         LUT6 (Prop_lut6_I5_O)        0.124     9.228 r  u_ctrl/skip_h_i_22/O
                         net (fo=1, routed)           0.948    10.176    u_ctrl/skip_h_i_22_n_0
    SLICE_X55Y80         LUT6 (Prop_lut6_I0_O)        0.124    10.300 r  u_ctrl/skip_h_i_9/O
                         net (fo=2, routed)           0.307    10.608    u_ctrl/skip_h_i_9_n_0
    SLICE_X55Y78         LUT6 (Prop_lut6_I5_O)        0.124    10.732 f  u_ctrl/skip_h_i_4/O
                         net (fo=8, routed)           0.320    11.052    u_ctrl/skip_h_i_4_n_0
    SLICE_X57Y78         LUT1 (Prop_lut1_I0_O)        0.124    11.176 r  u_ctrl/digit_t[0]_i_6/O
                         net (fo=1, routed)           0.488    11.664    u_ctrl/matrix_mem[3]
    SLICE_X54Y77         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.060 r  u_ctrl/digit_t_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.060    u_ctrl/digit_t_reg[0]_i_2_n_0
    SLICE_X54Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.375 r  u_ctrl/digit_t_reg[3]_i_3/O[3]
                         net (fo=6, routed)           0.642    13.017    u_ctrl/digit_t_reg[3]_i_3_n_4
    SLICE_X54Y79         LUT6 (Prop_lut6_I3_O)        0.307    13.324 r  u_ctrl/digit_t[3]_i_2/O
                         net (fo=1, routed)           0.452    13.776    u_ctrl/digit_t[3]_i_2_n_0
    SLICE_X54Y79         LUT2 (Prop_lut2_I0_O)        0.124    13.900 r  u_ctrl/digit_t[3]_i_1/O
                         net (fo=1, routed)           0.000    13.900    u_ctrl/digit_t[3]_i_1_n_0
    SLICE_X54Y79         FDRE                                         r  u_ctrl/digit_t_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=643, routed)         1.431    14.798    u_ctrl/clk_IBUF_BUFG
    SLICE_X54Y79         FDRE                                         r  u_ctrl/digit_t_reg[3]/C
                         clock pessimism              0.257    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X54Y79         FDRE (Setup_fdre_C_D)        0.077    15.097    u_ctrl/digit_t_reg[3]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                         -13.900    
  -------------------------------------------------------------------
                         slack                                  1.196    

Slack (MET) :             1.934ns  (required time - arrival time)
  Source:                 u_ctrl/rd_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ctrl/digit_h_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.964ns  (logic 2.326ns (29.207%)  route 5.638ns (70.793%))
  Logic Levels:           10  (CARRY4=2 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 14.798 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=643, routed)         1.605     5.151    u_ctrl/clk_IBUF_BUFG
    SLICE_X61Y74         FDRE                                         r  u_ctrl/rd_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y74         FDRE (Prop_fdre_C_Q)         0.456     5.607 f  u_ctrl/rd_ptr_reg[0]/Q
                         net (fo=4, routed)           0.469     6.076    u_ctrl/rd_ptr_reg_n_0_[0]
    SLICE_X59Y74         LUT2 (Prop_lut2_I0_O)        0.124     6.200 f  u_ctrl/digit_u[0]_i_9/O
                         net (fo=100, routed)         1.517     7.717    u_ctrl/digit_u[0]_i_9_n_0
    SLICE_X43Y79         LUT4 (Prop_lut4_I0_O)        0.124     7.841 r  u_ctrl/digit_u[3]_i_87/O
                         net (fo=1, routed)           0.316     8.158    u_ctrl/digit_u[3]_i_87_n_0
    SLICE_X45Y78         LUT5 (Prop_lut5_I4_O)        0.124     8.282 f  u_ctrl/digit_u[3]_i_47/O
                         net (fo=1, routed)           0.901     9.183    u_ctrl/digit_u[3]_i_47_n_0
    SLICE_X50Y78         LUT6 (Prop_lut6_I1_O)        0.124     9.307 f  u_ctrl/digit_u[3]_i_26/O
                         net (fo=1, routed)           0.890    10.197    u_ctrl/digit_u[3]_i_26_n_0
    SLICE_X54Y80         LUT6 (Prop_lut6_I0_O)        0.124    10.321 f  u_ctrl/digit_u[3]_i_11/O
                         net (fo=1, routed)           0.302    10.623    u_ctrl/digit_u[3]_i_11_n_0
    SLICE_X54Y79         LUT6 (Prop_lut6_I5_O)        0.124    10.747 r  u_ctrl/digit_u[3]_i_3/O
                         net (fo=12, routed)          0.787    11.535    u_ctrl/matrix_mem[2]
    SLICE_X56Y76         LUT2 (Prop_lut2_I0_O)        0.124    11.659 r  u_ctrl/digit_h[1]_i_10/O
                         net (fo=1, routed)           0.000    11.659    u_ctrl/digit_h[1]_i_10_n_0
    SLICE_X56Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.172 r  u_ctrl/digit_h_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.172    u_ctrl/digit_h_reg[1]_i_3_n_0
    SLICE_X56Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.329 r  u_ctrl/digit_h_reg[1]_i_2/CO[1]
                         net (fo=2, routed)           0.454    12.783    u_ctrl/digit_h_reg[1]_i_2_n_2
    SLICE_X57Y78         LUT3 (Prop_lut3_I1_O)        0.332    13.115 r  u_ctrl/digit_h[0]_i_1/O
                         net (fo=1, routed)           0.000    13.115    u_ctrl/digit_h[0]_i_1_n_0
    SLICE_X57Y78         FDRE                                         r  u_ctrl/digit_h_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=643, routed)         1.431    14.798    u_ctrl/clk_IBUF_BUFG
    SLICE_X57Y78         FDRE                                         r  u_ctrl/digit_h_reg[0]/C
                         clock pessimism              0.257    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X57Y78         FDRE (Setup_fdre_C_D)        0.029    15.049    u_ctrl/digit_h_reg[0]
  -------------------------------------------------------------------
                         required time                         15.049    
                         arrival time                         -13.115    
  -------------------------------------------------------------------
                         slack                                  1.934    

Slack (MET) :             1.980ns  (required time - arrival time)
  Source:                 u_ctrl/stored_m_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ctrl/rx_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.984ns  (logic 2.851ns (35.710%)  route 5.133ns (64.290%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.864ns = ( 14.864 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=643, routed)         1.605     5.151    u_ctrl/clk_IBUF_BUFG
    SLICE_X59Y75         FDRE                                         r  u_ctrl/stored_m_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y75         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  u_ctrl/stored_m_reg[0][0]/Q
                         net (fo=5, routed)           1.019     6.626    u_ctrl/stored_m_reg_n_0_[0][0]
    SLICE_X58Y73         LUT6 (Prop_lut6_I1_O)        0.124     6.750 f  u_ctrl/data_cnt[4]_i_18/O
                         net (fo=16, routed)          1.236     7.986    u_ctrl/data_cnt[4]_i_18_n_0
    SLICE_X54Y68         LUT2 (Prop_lut2_I0_O)        0.150     8.136 r  u_ctrl/data_cnt[4]_i_30/O
                         net (fo=1, routed)           0.487     8.623    u_ctrl/data_cnt[4]_i_30_n_0
    SLICE_X55Y68         LUT6 (Prop_lut6_I4_O)        0.328     8.951 r  u_ctrl/data_cnt[4]_i_23/O
                         net (fo=1, routed)           0.000     8.951    u_ctrl/data_cnt[4]_i_23_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.483 r  u_ctrl/data_cnt_reg[4]_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.483    u_ctrl/data_cnt_reg[4]_i_9_n_0
    SLICE_X55Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.597 r  u_ctrl/data_cnt_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.597    u_ctrl/data_cnt_reg[4]_i_5_n_0
    SLICE_X55Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.825 r  u_ctrl/data_cnt_reg[4]_i_4/CO[2]
                         net (fo=7, routed)           0.855    10.680    u_ctrl/p_1_in
    SLICE_X61Y72         LUT6 (Prop_lut6_I5_O)        0.313    10.993 r  u_ctrl/rx_state[1]_i_7/O
                         net (fo=1, routed)           0.451    11.444    u_ctrl/rx_state[1]_i_7_n_0
    SLICE_X64Y72         LUT5 (Prop_lut5_I1_O)        0.124    11.568 r  u_ctrl/rx_state[1]_i_5/O
                         net (fo=2, routed)           0.582    12.150    u_ctrl/rx_state[1]_i_5_n_0
    SLICE_X65Y72         LUT4 (Prop_lut4_I0_O)        0.150    12.300 r  u_ctrl/rx_state[2]_i_3/O
                         net (fo=2, routed)           0.503    12.803    u_ctrl/rx_state[2]_i_3_n_0
    SLICE_X65Y71         LUT6 (Prop_lut6_I5_O)        0.332    13.135 r  u_ctrl/rx_state[2]_i_1/O
                         net (fo=1, routed)           0.000    13.135    u_ctrl/rx_state[2]_i_1_n_0
    SLICE_X65Y71         FDRE                                         r  u_ctrl/rx_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=643, routed)         1.497    14.864    u_ctrl/clk_IBUF_BUFG
    SLICE_X65Y71         FDRE                                         r  u_ctrl/rx_state_reg[2]/C
                         clock pessimism              0.257    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X65Y71         FDRE (Setup_fdre_C_D)        0.029    15.115    u_ctrl/rx_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                         -13.135    
  -------------------------------------------------------------------
                         slack                                  1.980    

Slack (MET) :             1.986ns  (required time - arrival time)
  Source:                 u_ctrl/rd_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ctrl/digit_h_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.958ns  (logic 2.320ns (29.154%)  route 5.638ns (70.846%))
  Logic Levels:           10  (CARRY4=2 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 14.798 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=643, routed)         1.605     5.151    u_ctrl/clk_IBUF_BUFG
    SLICE_X61Y74         FDRE                                         r  u_ctrl/rd_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y74         FDRE (Prop_fdre_C_Q)         0.456     5.607 f  u_ctrl/rd_ptr_reg[0]/Q
                         net (fo=4, routed)           0.469     6.076    u_ctrl/rd_ptr_reg_n_0_[0]
    SLICE_X59Y74         LUT2 (Prop_lut2_I0_O)        0.124     6.200 f  u_ctrl/digit_u[0]_i_9/O
                         net (fo=100, routed)         1.517     7.717    u_ctrl/digit_u[0]_i_9_n_0
    SLICE_X43Y79         LUT4 (Prop_lut4_I0_O)        0.124     7.841 r  u_ctrl/digit_u[3]_i_87/O
                         net (fo=1, routed)           0.316     8.158    u_ctrl/digit_u[3]_i_87_n_0
    SLICE_X45Y78         LUT5 (Prop_lut5_I4_O)        0.124     8.282 f  u_ctrl/digit_u[3]_i_47/O
                         net (fo=1, routed)           0.901     9.183    u_ctrl/digit_u[3]_i_47_n_0
    SLICE_X50Y78         LUT6 (Prop_lut6_I1_O)        0.124     9.307 f  u_ctrl/digit_u[3]_i_26/O
                         net (fo=1, routed)           0.890    10.197    u_ctrl/digit_u[3]_i_26_n_0
    SLICE_X54Y80         LUT6 (Prop_lut6_I0_O)        0.124    10.321 f  u_ctrl/digit_u[3]_i_11/O
                         net (fo=1, routed)           0.302    10.623    u_ctrl/digit_u[3]_i_11_n_0
    SLICE_X54Y79         LUT6 (Prop_lut6_I5_O)        0.124    10.747 r  u_ctrl/digit_u[3]_i_3/O
                         net (fo=12, routed)          0.787    11.535    u_ctrl/matrix_mem[2]
    SLICE_X56Y76         LUT2 (Prop_lut2_I0_O)        0.124    11.659 r  u_ctrl/digit_h[1]_i_10/O
                         net (fo=1, routed)           0.000    11.659    u_ctrl/digit_h[1]_i_10_n_0
    SLICE_X56Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.172 r  u_ctrl/digit_h_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.172    u_ctrl/digit_h_reg[1]_i_3_n_0
    SLICE_X56Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.329 f  u_ctrl/digit_h_reg[1]_i_2/CO[1]
                         net (fo=2, routed)           0.454    12.783    u_ctrl/digit_h_reg[1]_i_2_n_2
    SLICE_X57Y78         LUT3 (Prop_lut3_I2_O)        0.326    13.109 r  u_ctrl/digit_h[1]_i_1/O
                         net (fo=1, routed)           0.000    13.109    u_ctrl/digit_h[1]_i_1_n_0
    SLICE_X57Y78         FDRE                                         r  u_ctrl/digit_h_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=643, routed)         1.431    14.798    u_ctrl/clk_IBUF_BUFG
    SLICE_X57Y78         FDRE                                         r  u_ctrl/digit_h_reg[1]/C
                         clock pessimism              0.257    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X57Y78         FDRE (Setup_fdre_C_D)        0.075    15.095    u_ctrl/digit_h_reg[1]
  -------------------------------------------------------------------
                         required time                         15.095    
                         arrival time                         -13.109    
  -------------------------------------------------------------------
                         slack                                  1.986    

Slack (MET) :             2.105ns  (required time - arrival time)
  Source:                 u_ctrl/rx_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ctrl/matrix_mem_reg[3][12][0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.323ns  (logic 0.580ns (7.920%)  route 6.743ns (92.080%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=643, routed)         1.612     5.158    u_ctrl/clk_IBUF_BUFG
    SLICE_X65Y71         FDRE                                         r  u_ctrl/rx_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y71         FDRE (Prop_fdre_C_Q)         0.456     5.614 r  u_ctrl/rx_state_reg[2]/Q
                         net (fo=174, routed)         5.956    11.570    u_ctrl/rx_state[2]
    SLICE_X43Y79         LUT5 (Prop_lut5_I4_O)        0.124    11.694 r  u_ctrl/matrix_mem[3][12][3]_i_1/O
                         net (fo=4, routed)           0.787    12.481    u_ctrl/matrix_mem[3][12][3]_i_1_n_0
    SLICE_X43Y79         FDRE                                         r  u_ctrl/matrix_mem_reg[3][12][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=643, routed)         1.426    14.793    u_ctrl/clk_IBUF_BUFG
    SLICE_X43Y79         FDRE                                         r  u_ctrl/matrix_mem_reg[3][12][0]/C
                         clock pessimism              0.257    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X43Y79         FDRE (Setup_fdre_C_R)       -0.429    14.586    u_ctrl/matrix_mem_reg[3][12][0]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                         -12.481    
  -------------------------------------------------------------------
                         slack                                  2.105    

Slack (MET) :             2.105ns  (required time - arrival time)
  Source:                 u_ctrl/rx_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ctrl/matrix_mem_reg[3][12][1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.323ns  (logic 0.580ns (7.920%)  route 6.743ns (92.080%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=643, routed)         1.612     5.158    u_ctrl/clk_IBUF_BUFG
    SLICE_X65Y71         FDRE                                         r  u_ctrl/rx_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y71         FDRE (Prop_fdre_C_Q)         0.456     5.614 r  u_ctrl/rx_state_reg[2]/Q
                         net (fo=174, routed)         5.956    11.570    u_ctrl/rx_state[2]
    SLICE_X43Y79         LUT5 (Prop_lut5_I4_O)        0.124    11.694 r  u_ctrl/matrix_mem[3][12][3]_i_1/O
                         net (fo=4, routed)           0.787    12.481    u_ctrl/matrix_mem[3][12][3]_i_1_n_0
    SLICE_X43Y79         FDRE                                         r  u_ctrl/matrix_mem_reg[3][12][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=643, routed)         1.426    14.793    u_ctrl/clk_IBUF_BUFG
    SLICE_X43Y79         FDRE                                         r  u_ctrl/matrix_mem_reg[3][12][1]/C
                         clock pessimism              0.257    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X43Y79         FDRE (Setup_fdre_C_R)       -0.429    14.586    u_ctrl/matrix_mem_reg[3][12][1]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                         -12.481    
  -------------------------------------------------------------------
                         slack                                  2.105    

Slack (MET) :             2.105ns  (required time - arrival time)
  Source:                 u_ctrl/rx_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ctrl/matrix_mem_reg[3][12][2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.323ns  (logic 0.580ns (7.920%)  route 6.743ns (92.080%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=643, routed)         1.612     5.158    u_ctrl/clk_IBUF_BUFG
    SLICE_X65Y71         FDRE                                         r  u_ctrl/rx_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y71         FDRE (Prop_fdre_C_Q)         0.456     5.614 r  u_ctrl/rx_state_reg[2]/Q
                         net (fo=174, routed)         5.956    11.570    u_ctrl/rx_state[2]
    SLICE_X43Y79         LUT5 (Prop_lut5_I4_O)        0.124    11.694 r  u_ctrl/matrix_mem[3][12][3]_i_1/O
                         net (fo=4, routed)           0.787    12.481    u_ctrl/matrix_mem[3][12][3]_i_1_n_0
    SLICE_X43Y79         FDRE                                         r  u_ctrl/matrix_mem_reg[3][12][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=643, routed)         1.426    14.793    u_ctrl/clk_IBUF_BUFG
    SLICE_X43Y79         FDRE                                         r  u_ctrl/matrix_mem_reg[3][12][2]/C
                         clock pessimism              0.257    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X43Y79         FDRE (Setup_fdre_C_R)       -0.429    14.586    u_ctrl/matrix_mem_reg[3][12][2]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                         -12.481    
  -------------------------------------------------------------------
                         slack                                  2.105    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 u_calc/row_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_calc/row_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.189ns (63.400%)  route 0.109ns (36.600%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=643, routed)         0.580     1.486    u_calc/clk_IBUF_BUFG
    SLICE_X65Y75         FDCE                                         r  u_calc/row_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y75         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  u_calc/row_cnt_reg[0]/Q
                         net (fo=6, routed)           0.109     1.736    u_calc/row_cnt_reg[2]_0[0]
    SLICE_X64Y75         LUT5 (Prop_lut5_I3_O)        0.048     1.784 r  u_calc/row_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.784    u_calc/row_cnt[3]_i_1_n_0
    SLICE_X64Y75         FDCE                                         r  u_calc/row_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=643, routed)         0.847     1.999    u_calc/clk_IBUF_BUFG
    SLICE_X64Y75         FDCE                                         r  u_calc/row_cnt_reg[3]/C
                         clock pessimism             -0.500     1.499    
    SLICE_X64Y75         FDCE (Hold_fdce_C_D)         0.131     1.630    u_calc/row_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 u_calc/row_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_calc/row_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.028%)  route 0.109ns (36.972%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=643, routed)         0.580     1.486    u_calc/clk_IBUF_BUFG
    SLICE_X65Y75         FDCE                                         r  u_calc/row_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y75         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  u_calc/row_cnt_reg[0]/Q
                         net (fo=6, routed)           0.109     1.736    u_calc/row_cnt_reg[2]_0[0]
    SLICE_X64Y75         LUT4 (Prop_lut4_I3_O)        0.045     1.781 r  u_calc/row_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.781    u_calc/row_cnt[2]_i_1_n_0
    SLICE_X64Y75         FDCE                                         r  u_calc/row_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=643, routed)         0.847     1.999    u_calc/clk_IBUF_BUFG
    SLICE_X64Y75         FDCE                                         r  u_calc/row_cnt_reg[2]/C
                         clock pessimism             -0.500     1.499    
    SLICE_X64Y75         FDCE (Hold_fdce_C_D)         0.120     1.619    u_calc/row_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 u_calc/row_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_calc/row_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.185%)  route 0.113ns (37.815%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=643, routed)         0.580     1.486    u_calc/clk_IBUF_BUFG
    SLICE_X65Y75         FDCE                                         r  u_calc/row_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y75         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  u_calc/row_cnt_reg[0]/Q
                         net (fo=6, routed)           0.113     1.740    u_calc/row_cnt_reg[2]_0[0]
    SLICE_X64Y75         LUT6 (Prop_lut6_I4_O)        0.045     1.785 r  u_calc/row_cnt[4]_i_2/O
                         net (fo=1, routed)           0.000     1.785    u_calc/row_cnt[4]_i_2_n_0
    SLICE_X64Y75         FDCE                                         r  u_calc/row_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=643, routed)         0.847     1.999    u_calc/clk_IBUF_BUFG
    SLICE_X64Y75         FDCE                                         r  u_calc/row_cnt_reg[4]/C
                         clock pessimism             -0.500     1.499    
    SLICE_X64Y75         FDCE (Hold_fdce_C_D)         0.121     1.620    u_calc/row_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 u_ctrl/tx_start_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tx/tx_shift_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.197%)  route 0.123ns (39.803%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=643, routed)         0.582     1.488    u_ctrl/clk_IBUF_BUFG
    SLICE_X58Y77         FDRE                                         r  u_ctrl/tx_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y77         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  u_ctrl/tx_start_reg/Q
                         net (fo=16, routed)          0.123     1.752    u_tx/tx_start
    SLICE_X60Y77         LUT4 (Prop_lut4_I2_O)        0.045     1.797 r  u_tx/tx_shift[6]_i_1/O
                         net (fo=1, routed)           0.000     1.797    u_tx/tx_shift[6]_i_1_n_0
    SLICE_X60Y77         FDPE                                         r  u_tx/tx_shift_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=643, routed)         0.849     2.000    u_tx/clk_IBUF_BUFG
    SLICE_X60Y77         FDPE                                         r  u_tx/tx_shift_reg[6]/C
                         clock pessimism             -0.499     1.501    
    SLICE_X60Y77         FDPE (Hold_fdpe_C_D)         0.121     1.622    u_tx/tx_shift_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 u_rx/rx_shift_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_rx/rx_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=643, routed)         0.587     1.493    u_rx/clk_IBUF_BUFG
    SLICE_X61Y66         FDRE                                         r  u_rx/rx_shift_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y66         FDRE (Prop_fdre_C_Q)         0.141     1.634 r  u_rx/rx_shift_reg[7]/Q
                         net (fo=2, routed)           0.121     1.755    u_rx/rx_shift[7]
    SLICE_X61Y67         FDCE                                         r  u_rx/rx_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=643, routed)         0.854     2.005    u_rx/clk_IBUF_BUFG
    SLICE_X61Y67         FDCE                                         r  u_rx/rx_data_reg[7]/C
                         clock pessimism             -0.499     1.506    
    SLICE_X61Y67         FDCE (Hold_fdce_C_D)         0.070     1.576    u_rx/rx_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 u_rx/rx_shift_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_rx/rx_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=643, routed)         0.587     1.493    u_rx/clk_IBUF_BUFG
    SLICE_X61Y66         FDRE                                         r  u_rx/rx_shift_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y66         FDRE (Prop_fdre_C_Q)         0.141     1.634 r  u_rx/rx_shift_reg[2]/Q
                         net (fo=2, routed)           0.123     1.757    u_rx/rx_shift[2]
    SLICE_X61Y67         FDCE                                         r  u_rx/rx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=643, routed)         0.854     2.005    u_rx/clk_IBUF_BUFG
    SLICE_X61Y67         FDCE                                         r  u_rx/rx_data_reg[2]/C
                         clock pessimism             -0.499     1.506    
    SLICE_X61Y67         FDCE (Hold_fdce_C_D)         0.070     1.576    u_rx/rx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 u_rx/rx_shift_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_rx/rx_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=643, routed)         0.587     1.493    u_rx/clk_IBUF_BUFG
    SLICE_X61Y66         FDRE                                         r  u_rx/rx_shift_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y66         FDRE (Prop_fdre_C_Q)         0.141     1.634 r  u_rx/rx_shift_reg[3]/Q
                         net (fo=2, routed)           0.123     1.757    u_rx/rx_shift[3]
    SLICE_X61Y67         FDCE                                         r  u_rx/rx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=643, routed)         0.854     2.005    u_rx/clk_IBUF_BUFG
    SLICE_X61Y67         FDCE                                         r  u_rx/rx_data_reg[3]/C
                         clock pessimism             -0.499     1.506    
    SLICE_X61Y67         FDCE (Hold_fdce_C_D)         0.066     1.572    u_rx/rx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 u_ctrl/c_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ctrl/c_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.246ns (73.561%)  route 0.088ns (26.439%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=643, routed)         0.579     1.485    u_ctrl/clk_IBUF_BUFG
    SLICE_X60Y75         FDRE                                         r  u_ctrl/c_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y75         FDRE (Prop_fdre_C_Q)         0.148     1.633 r  u_ctrl/c_cnt_reg[1]/Q
                         net (fo=3, routed)           0.088     1.721    u_ctrl/c_cnt_reg_n_0_[1]
    SLICE_X60Y75         LUT6 (Prop_lut6_I4_O)        0.098     1.819 r  u_ctrl/c_cnt[2]_i_2/O
                         net (fo=1, routed)           0.000     1.819    u_ctrl/c_cnt[2]_i_2_n_0
    SLICE_X60Y75         FDRE                                         r  u_ctrl/c_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=643, routed)         0.845     1.997    u_ctrl/clk_IBUF_BUFG
    SLICE_X60Y75         FDRE                                         r  u_ctrl/c_cnt_reg[2]/C
                         clock pessimism             -0.512     1.485    
    SLICE_X60Y75         FDRE (Hold_fdre_C_D)         0.121     1.606    u_ctrl/c_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 u_calc/idx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_calc/idx_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.417%)  route 0.122ns (39.583%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=643, routed)         0.580     1.486    u_calc/clk_IBUF_BUFG
    SLICE_X61Y76         FDCE                                         r  u_calc/idx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y76         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  u_calc/idx_reg[4]/Q
                         net (fo=2, routed)           0.122     1.749    u_calc/idx_reg[4]_0[4]
    SLICE_X61Y76         LUT6 (Prop_lut6_I1_O)        0.045     1.794 r  u_calc/idx[4]_i_2/O
                         net (fo=1, routed)           0.000     1.794    u_calc/idx[4]_i_2_n_0
    SLICE_X61Y76         FDCE                                         r  u_calc/idx_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=643, routed)         0.846     1.998    u_calc/clk_IBUF_BUFG
    SLICE_X61Y76         FDCE                                         r  u_calc/idx_reg[4]/C
                         clock pessimism             -0.512     1.486    
    SLICE_X61Y76         FDCE (Hold_fdce_C_D)         0.092     1.578    u_calc/idx_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 u_rx/rx_shift_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_rx/rx_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.305%)  route 0.127ns (43.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=643, routed)         0.587     1.493    u_rx/clk_IBUF_BUFG
    SLICE_X60Y66         FDRE                                         r  u_rx/rx_shift_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDRE (Prop_fdre_C_Q)         0.164     1.657 r  u_rx/rx_shift_reg[6]/Q
                         net (fo=2, routed)           0.127     1.784    u_rx/rx_shift[6]
    SLICE_X60Y67         FDCE                                         r  u_rx/rx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=643, routed)         0.854     2.005    u_rx/clk_IBUF_BUFG
    SLICE_X60Y67         FDCE                                         r  u_rx/rx_data_reg[6]/C
                         clock pessimism             -0.499     1.506    
    SLICE_X60Y67         FDCE (Hold_fdce_C_D)         0.059     1.565    u_rx/rx_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.219    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y71   u_ctrl/calc_busy_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y73   u_ctrl/calc_start_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y72   u_ctrl/calc_step_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y72   u_ctrl/calc_step_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y67   u_ctrl/calc_trig_d1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y72   u_ctrl/calc_trig_d2_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y76   u_ctrl/matrix_mem_reg[0][19][1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y76   u_ctrl/matrix_mem_reg[0][19][2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y76   u_ctrl/matrix_mem_reg[0][19][3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y71   u_ctrl/calc_busy_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y73   u_ctrl/calc_start_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y72   u_ctrl/calc_step_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y72   u_ctrl/calc_step_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y72   u_ctrl/calc_trig_d2_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y72   u_ctrl/matrix_mem_reg[0][21][0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y72   u_ctrl/matrix_mem_reg[0][21][1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y72   u_ctrl/matrix_mem_reg[0][21][2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y72   u_ctrl/matrix_mem_reg[0][21][3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y72   u_ctrl/matrix_mem_reg[0][22][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y71   u_ctrl/matrix_mem_reg[1][21][0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y68   u_db_print/cnt_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y68   u_db_print/cnt_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y68   u_db_print/cnt_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y68   u_db_print/cnt_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y69   u_db_print/cnt_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y69   u_db_print/cnt_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y68   u_db_print/cnt_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y68   u_db_print/cnt_reg[20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y69   u_rx/rx_done_reg/C



