# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"TB_Eje1_func_impl.v" \

sv xil_defaultlib  \
"../../../../../../TB_Eje1.sv" \

# Do not sort compile order
nosort
