// Seed: 4252126462
module module_0 (
    input uwire id_0,
    output wand id_1,
    output tri1 id_2,
    output uwire id_3,
    input tri id_4,
    input tri1 id_5,
    input wand id_6,
    input supply1 id_7,
    input wand id_8
    , id_18,
    input tri0 id_9,
    input supply1 id_10,
    input tri id_11,
    output uwire id_12,
    input tri0 id_13,
    input supply0 id_14,
    input wand id_15,
    input wire id_16
);
endmodule
module module_1 (
    output supply1 id_0,
    input logic id_1,
    input wand id_2,
    input supply1 id_3,
    input supply0 id_4,
    input supply1 id_5,
    input tri id_6,
    input supply0 id_7,
    input wor id_8,
    output wire id_9,
    output wand id_10,
    input tri id_11
    , id_17,
    output logic id_12,
    input uwire id_13,
    output uwire id_14,
    input wor id_15
);
  initial id_12 <= id_1;
  assign id_9 = !id_4;
  wire id_18;
  wor  id_19 = 1'b0;
  wire id_20;
  module_0(
      id_15,
      id_14,
      id_0,
      id_0,
      id_6,
      id_6,
      id_6,
      id_11,
      id_15,
      id_15,
      id_6,
      id_5,
      id_10,
      id_11,
      id_2,
      id_8,
      id_13
  );
  assign id_17 = 1;
endmodule
