
motorcontrol.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000103fc  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000184c  080105d0  080105d0  000205d0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08011e1c  08011e1c  00030220  2**0
                  CONTENTS
  4 .ARM          00000008  08011e1c  08011e1c  00021e1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08011e24  08011e24  00030220  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08011e24  08011e24  00021e24  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08011e28  08011e28  00021e28  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000220  20000000  08011e2c  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00009388  20000220  0801204c  00030220  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200095a8  0801204c  000395a8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030220  2**0
                  CONTENTS, READONLY
 12 .debug_info   00025c5e  00000000  00000000  00030250  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004cf4  00000000  00000000  00055eae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000017a8  00000000  00000000  0005aba8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000015b8  00000000  00000000  0005c350  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00029484  00000000  00000000  0005d908  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001f15c  00000000  00000000  00086d8c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e74ed  00000000  00000000  000a5ee8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0018d3d5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007828  00000000  00000000  0018d428  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000220 	.word	0x20000220
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080105b4 	.word	0x080105b4

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000224 	.word	0x20000224
 800020c:	080105b4 	.word	0x080105b4

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cdc:	f000 b9a4 	b.w	8001028 <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f83c 	bl	8000d64 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__aeabi_d2lz>:
 8000cf8:	b538      	push	{r3, r4, r5, lr}
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	4604      	mov	r4, r0
 8000d00:	460d      	mov	r5, r1
 8000d02:	f7ff ff0b 	bl	8000b1c <__aeabi_dcmplt>
 8000d06:	b928      	cbnz	r0, 8000d14 <__aeabi_d2lz+0x1c>
 8000d08:	4620      	mov	r0, r4
 8000d0a:	4629      	mov	r1, r5
 8000d0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d10:	f000 b80a 	b.w	8000d28 <__aeabi_d2ulz>
 8000d14:	4620      	mov	r0, r4
 8000d16:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000d1a:	f000 f805 	bl	8000d28 <__aeabi_d2ulz>
 8000d1e:	4240      	negs	r0, r0
 8000d20:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d24:	bd38      	pop	{r3, r4, r5, pc}
 8000d26:	bf00      	nop

08000d28 <__aeabi_d2ulz>:
 8000d28:	b5d0      	push	{r4, r6, r7, lr}
 8000d2a:	4b0c      	ldr	r3, [pc, #48]	; (8000d5c <__aeabi_d2ulz+0x34>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	4606      	mov	r6, r0
 8000d30:	460f      	mov	r7, r1
 8000d32:	f7ff fc81 	bl	8000638 <__aeabi_dmul>
 8000d36:	f7ff ff57 	bl	8000be8 <__aeabi_d2uiz>
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	f7ff fc02 	bl	8000544 <__aeabi_ui2d>
 8000d40:	4b07      	ldr	r3, [pc, #28]	; (8000d60 <__aeabi_d2ulz+0x38>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	f7ff fc78 	bl	8000638 <__aeabi_dmul>
 8000d48:	4602      	mov	r2, r0
 8000d4a:	460b      	mov	r3, r1
 8000d4c:	4630      	mov	r0, r6
 8000d4e:	4639      	mov	r1, r7
 8000d50:	f7ff faba 	bl	80002c8 <__aeabi_dsub>
 8000d54:	f7ff ff48 	bl	8000be8 <__aeabi_d2uiz>
 8000d58:	4621      	mov	r1, r4
 8000d5a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d5c:	3df00000 	.word	0x3df00000
 8000d60:	41f00000 	.word	0x41f00000

08000d64 <__udivmoddi4>:
 8000d64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d68:	9d08      	ldr	r5, [sp, #32]
 8000d6a:	4604      	mov	r4, r0
 8000d6c:	468c      	mov	ip, r1
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	f040 8083 	bne.w	8000e7a <__udivmoddi4+0x116>
 8000d74:	428a      	cmp	r2, r1
 8000d76:	4617      	mov	r7, r2
 8000d78:	d947      	bls.n	8000e0a <__udivmoddi4+0xa6>
 8000d7a:	fab2 f282 	clz	r2, r2
 8000d7e:	b142      	cbz	r2, 8000d92 <__udivmoddi4+0x2e>
 8000d80:	f1c2 0020 	rsb	r0, r2, #32
 8000d84:	fa24 f000 	lsr.w	r0, r4, r0
 8000d88:	4091      	lsls	r1, r2
 8000d8a:	4097      	lsls	r7, r2
 8000d8c:	ea40 0c01 	orr.w	ip, r0, r1
 8000d90:	4094      	lsls	r4, r2
 8000d92:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000d96:	0c23      	lsrs	r3, r4, #16
 8000d98:	fbbc f6f8 	udiv	r6, ip, r8
 8000d9c:	fa1f fe87 	uxth.w	lr, r7
 8000da0:	fb08 c116 	mls	r1, r8, r6, ip
 8000da4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000da8:	fb06 f10e 	mul.w	r1, r6, lr
 8000dac:	4299      	cmp	r1, r3
 8000dae:	d909      	bls.n	8000dc4 <__udivmoddi4+0x60>
 8000db0:	18fb      	adds	r3, r7, r3
 8000db2:	f106 30ff 	add.w	r0, r6, #4294967295
 8000db6:	f080 8119 	bcs.w	8000fec <__udivmoddi4+0x288>
 8000dba:	4299      	cmp	r1, r3
 8000dbc:	f240 8116 	bls.w	8000fec <__udivmoddi4+0x288>
 8000dc0:	3e02      	subs	r6, #2
 8000dc2:	443b      	add	r3, r7
 8000dc4:	1a5b      	subs	r3, r3, r1
 8000dc6:	b2a4      	uxth	r4, r4
 8000dc8:	fbb3 f0f8 	udiv	r0, r3, r8
 8000dcc:	fb08 3310 	mls	r3, r8, r0, r3
 8000dd0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000dd4:	fb00 fe0e 	mul.w	lr, r0, lr
 8000dd8:	45a6      	cmp	lr, r4
 8000dda:	d909      	bls.n	8000df0 <__udivmoddi4+0x8c>
 8000ddc:	193c      	adds	r4, r7, r4
 8000dde:	f100 33ff 	add.w	r3, r0, #4294967295
 8000de2:	f080 8105 	bcs.w	8000ff0 <__udivmoddi4+0x28c>
 8000de6:	45a6      	cmp	lr, r4
 8000de8:	f240 8102 	bls.w	8000ff0 <__udivmoddi4+0x28c>
 8000dec:	3802      	subs	r0, #2
 8000dee:	443c      	add	r4, r7
 8000df0:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000df4:	eba4 040e 	sub.w	r4, r4, lr
 8000df8:	2600      	movs	r6, #0
 8000dfa:	b11d      	cbz	r5, 8000e04 <__udivmoddi4+0xa0>
 8000dfc:	40d4      	lsrs	r4, r2
 8000dfe:	2300      	movs	r3, #0
 8000e00:	e9c5 4300 	strd	r4, r3, [r5]
 8000e04:	4631      	mov	r1, r6
 8000e06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e0a:	b902      	cbnz	r2, 8000e0e <__udivmoddi4+0xaa>
 8000e0c:	deff      	udf	#255	; 0xff
 8000e0e:	fab2 f282 	clz	r2, r2
 8000e12:	2a00      	cmp	r2, #0
 8000e14:	d150      	bne.n	8000eb8 <__udivmoddi4+0x154>
 8000e16:	1bcb      	subs	r3, r1, r7
 8000e18:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e1c:	fa1f f887 	uxth.w	r8, r7
 8000e20:	2601      	movs	r6, #1
 8000e22:	fbb3 fcfe 	udiv	ip, r3, lr
 8000e26:	0c21      	lsrs	r1, r4, #16
 8000e28:	fb0e 331c 	mls	r3, lr, ip, r3
 8000e2c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e30:	fb08 f30c 	mul.w	r3, r8, ip
 8000e34:	428b      	cmp	r3, r1
 8000e36:	d907      	bls.n	8000e48 <__udivmoddi4+0xe4>
 8000e38:	1879      	adds	r1, r7, r1
 8000e3a:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000e3e:	d202      	bcs.n	8000e46 <__udivmoddi4+0xe2>
 8000e40:	428b      	cmp	r3, r1
 8000e42:	f200 80e9 	bhi.w	8001018 <__udivmoddi4+0x2b4>
 8000e46:	4684      	mov	ip, r0
 8000e48:	1ac9      	subs	r1, r1, r3
 8000e4a:	b2a3      	uxth	r3, r4
 8000e4c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e50:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e54:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000e58:	fb08 f800 	mul.w	r8, r8, r0
 8000e5c:	45a0      	cmp	r8, r4
 8000e5e:	d907      	bls.n	8000e70 <__udivmoddi4+0x10c>
 8000e60:	193c      	adds	r4, r7, r4
 8000e62:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e66:	d202      	bcs.n	8000e6e <__udivmoddi4+0x10a>
 8000e68:	45a0      	cmp	r8, r4
 8000e6a:	f200 80d9 	bhi.w	8001020 <__udivmoddi4+0x2bc>
 8000e6e:	4618      	mov	r0, r3
 8000e70:	eba4 0408 	sub.w	r4, r4, r8
 8000e74:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e78:	e7bf      	b.n	8000dfa <__udivmoddi4+0x96>
 8000e7a:	428b      	cmp	r3, r1
 8000e7c:	d909      	bls.n	8000e92 <__udivmoddi4+0x12e>
 8000e7e:	2d00      	cmp	r5, #0
 8000e80:	f000 80b1 	beq.w	8000fe6 <__udivmoddi4+0x282>
 8000e84:	2600      	movs	r6, #0
 8000e86:	e9c5 0100 	strd	r0, r1, [r5]
 8000e8a:	4630      	mov	r0, r6
 8000e8c:	4631      	mov	r1, r6
 8000e8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e92:	fab3 f683 	clz	r6, r3
 8000e96:	2e00      	cmp	r6, #0
 8000e98:	d14a      	bne.n	8000f30 <__udivmoddi4+0x1cc>
 8000e9a:	428b      	cmp	r3, r1
 8000e9c:	d302      	bcc.n	8000ea4 <__udivmoddi4+0x140>
 8000e9e:	4282      	cmp	r2, r0
 8000ea0:	f200 80b8 	bhi.w	8001014 <__udivmoddi4+0x2b0>
 8000ea4:	1a84      	subs	r4, r0, r2
 8000ea6:	eb61 0103 	sbc.w	r1, r1, r3
 8000eaa:	2001      	movs	r0, #1
 8000eac:	468c      	mov	ip, r1
 8000eae:	2d00      	cmp	r5, #0
 8000eb0:	d0a8      	beq.n	8000e04 <__udivmoddi4+0xa0>
 8000eb2:	e9c5 4c00 	strd	r4, ip, [r5]
 8000eb6:	e7a5      	b.n	8000e04 <__udivmoddi4+0xa0>
 8000eb8:	f1c2 0320 	rsb	r3, r2, #32
 8000ebc:	fa20 f603 	lsr.w	r6, r0, r3
 8000ec0:	4097      	lsls	r7, r2
 8000ec2:	fa01 f002 	lsl.w	r0, r1, r2
 8000ec6:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000eca:	40d9      	lsrs	r1, r3
 8000ecc:	4330      	orrs	r0, r6
 8000ece:	0c03      	lsrs	r3, r0, #16
 8000ed0:	fbb1 f6fe 	udiv	r6, r1, lr
 8000ed4:	fa1f f887 	uxth.w	r8, r7
 8000ed8:	fb0e 1116 	mls	r1, lr, r6, r1
 8000edc:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ee0:	fb06 f108 	mul.w	r1, r6, r8
 8000ee4:	4299      	cmp	r1, r3
 8000ee6:	fa04 f402 	lsl.w	r4, r4, r2
 8000eea:	d909      	bls.n	8000f00 <__udivmoddi4+0x19c>
 8000eec:	18fb      	adds	r3, r7, r3
 8000eee:	f106 3cff 	add.w	ip, r6, #4294967295
 8000ef2:	f080 808d 	bcs.w	8001010 <__udivmoddi4+0x2ac>
 8000ef6:	4299      	cmp	r1, r3
 8000ef8:	f240 808a 	bls.w	8001010 <__udivmoddi4+0x2ac>
 8000efc:	3e02      	subs	r6, #2
 8000efe:	443b      	add	r3, r7
 8000f00:	1a5b      	subs	r3, r3, r1
 8000f02:	b281      	uxth	r1, r0
 8000f04:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f08:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f0c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f10:	fb00 f308 	mul.w	r3, r0, r8
 8000f14:	428b      	cmp	r3, r1
 8000f16:	d907      	bls.n	8000f28 <__udivmoddi4+0x1c4>
 8000f18:	1879      	adds	r1, r7, r1
 8000f1a:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f1e:	d273      	bcs.n	8001008 <__udivmoddi4+0x2a4>
 8000f20:	428b      	cmp	r3, r1
 8000f22:	d971      	bls.n	8001008 <__udivmoddi4+0x2a4>
 8000f24:	3802      	subs	r0, #2
 8000f26:	4439      	add	r1, r7
 8000f28:	1acb      	subs	r3, r1, r3
 8000f2a:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000f2e:	e778      	b.n	8000e22 <__udivmoddi4+0xbe>
 8000f30:	f1c6 0c20 	rsb	ip, r6, #32
 8000f34:	fa03 f406 	lsl.w	r4, r3, r6
 8000f38:	fa22 f30c 	lsr.w	r3, r2, ip
 8000f3c:	431c      	orrs	r4, r3
 8000f3e:	fa20 f70c 	lsr.w	r7, r0, ip
 8000f42:	fa01 f306 	lsl.w	r3, r1, r6
 8000f46:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000f4a:	fa21 f10c 	lsr.w	r1, r1, ip
 8000f4e:	431f      	orrs	r7, r3
 8000f50:	0c3b      	lsrs	r3, r7, #16
 8000f52:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f56:	fa1f f884 	uxth.w	r8, r4
 8000f5a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f5e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000f62:	fb09 fa08 	mul.w	sl, r9, r8
 8000f66:	458a      	cmp	sl, r1
 8000f68:	fa02 f206 	lsl.w	r2, r2, r6
 8000f6c:	fa00 f306 	lsl.w	r3, r0, r6
 8000f70:	d908      	bls.n	8000f84 <__udivmoddi4+0x220>
 8000f72:	1861      	adds	r1, r4, r1
 8000f74:	f109 30ff 	add.w	r0, r9, #4294967295
 8000f78:	d248      	bcs.n	800100c <__udivmoddi4+0x2a8>
 8000f7a:	458a      	cmp	sl, r1
 8000f7c:	d946      	bls.n	800100c <__udivmoddi4+0x2a8>
 8000f7e:	f1a9 0902 	sub.w	r9, r9, #2
 8000f82:	4421      	add	r1, r4
 8000f84:	eba1 010a 	sub.w	r1, r1, sl
 8000f88:	b2bf      	uxth	r7, r7
 8000f8a:	fbb1 f0fe 	udiv	r0, r1, lr
 8000f8e:	fb0e 1110 	mls	r1, lr, r0, r1
 8000f92:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000f96:	fb00 f808 	mul.w	r8, r0, r8
 8000f9a:	45b8      	cmp	r8, r7
 8000f9c:	d907      	bls.n	8000fae <__udivmoddi4+0x24a>
 8000f9e:	19e7      	adds	r7, r4, r7
 8000fa0:	f100 31ff 	add.w	r1, r0, #4294967295
 8000fa4:	d22e      	bcs.n	8001004 <__udivmoddi4+0x2a0>
 8000fa6:	45b8      	cmp	r8, r7
 8000fa8:	d92c      	bls.n	8001004 <__udivmoddi4+0x2a0>
 8000faa:	3802      	subs	r0, #2
 8000fac:	4427      	add	r7, r4
 8000fae:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000fb2:	eba7 0708 	sub.w	r7, r7, r8
 8000fb6:	fba0 8902 	umull	r8, r9, r0, r2
 8000fba:	454f      	cmp	r7, r9
 8000fbc:	46c6      	mov	lr, r8
 8000fbe:	4649      	mov	r1, r9
 8000fc0:	d31a      	bcc.n	8000ff8 <__udivmoddi4+0x294>
 8000fc2:	d017      	beq.n	8000ff4 <__udivmoddi4+0x290>
 8000fc4:	b15d      	cbz	r5, 8000fde <__udivmoddi4+0x27a>
 8000fc6:	ebb3 020e 	subs.w	r2, r3, lr
 8000fca:	eb67 0701 	sbc.w	r7, r7, r1
 8000fce:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000fd2:	40f2      	lsrs	r2, r6
 8000fd4:	ea4c 0202 	orr.w	r2, ip, r2
 8000fd8:	40f7      	lsrs	r7, r6
 8000fda:	e9c5 2700 	strd	r2, r7, [r5]
 8000fde:	2600      	movs	r6, #0
 8000fe0:	4631      	mov	r1, r6
 8000fe2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000fe6:	462e      	mov	r6, r5
 8000fe8:	4628      	mov	r0, r5
 8000fea:	e70b      	b.n	8000e04 <__udivmoddi4+0xa0>
 8000fec:	4606      	mov	r6, r0
 8000fee:	e6e9      	b.n	8000dc4 <__udivmoddi4+0x60>
 8000ff0:	4618      	mov	r0, r3
 8000ff2:	e6fd      	b.n	8000df0 <__udivmoddi4+0x8c>
 8000ff4:	4543      	cmp	r3, r8
 8000ff6:	d2e5      	bcs.n	8000fc4 <__udivmoddi4+0x260>
 8000ff8:	ebb8 0e02 	subs.w	lr, r8, r2
 8000ffc:	eb69 0104 	sbc.w	r1, r9, r4
 8001000:	3801      	subs	r0, #1
 8001002:	e7df      	b.n	8000fc4 <__udivmoddi4+0x260>
 8001004:	4608      	mov	r0, r1
 8001006:	e7d2      	b.n	8000fae <__udivmoddi4+0x24a>
 8001008:	4660      	mov	r0, ip
 800100a:	e78d      	b.n	8000f28 <__udivmoddi4+0x1c4>
 800100c:	4681      	mov	r9, r0
 800100e:	e7b9      	b.n	8000f84 <__udivmoddi4+0x220>
 8001010:	4666      	mov	r6, ip
 8001012:	e775      	b.n	8000f00 <__udivmoddi4+0x19c>
 8001014:	4630      	mov	r0, r6
 8001016:	e74a      	b.n	8000eae <__udivmoddi4+0x14a>
 8001018:	f1ac 0c02 	sub.w	ip, ip, #2
 800101c:	4439      	add	r1, r7
 800101e:	e713      	b.n	8000e48 <__udivmoddi4+0xe4>
 8001020:	3802      	subs	r0, #2
 8001022:	443c      	add	r4, r7
 8001024:	e724      	b.n	8000e70 <__udivmoddi4+0x10c>
 8001026:	bf00      	nop

08001028 <__aeabi_idiv0>:
 8001028:	4770      	bx	lr
 800102a:	bf00      	nop

0800102c <MX_ADC1_Init>:
ADC_HandleTypeDef hadc2;
ADC_HandleTypeDef hadc3;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800102c:	b580      	push	{r7, lr}
 800102e:	b088      	sub	sp, #32
 8001030:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8001032:	f107 0314 	add.w	r3, r7, #20
 8001036:	2200      	movs	r2, #0
 8001038:	601a      	str	r2, [r3, #0]
 800103a:	605a      	str	r2, [r3, #4]
 800103c:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800103e:	1d3b      	adds	r3, r7, #4
 8001040:	2200      	movs	r2, #0
 8001042:	601a      	str	r2, [r3, #0]
 8001044:	605a      	str	r2, [r3, #4]
 8001046:	609a      	str	r2, [r3, #8]
 8001048:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800104a:	4b2a      	ldr	r3, [pc, #168]	; (80010f4 <MX_ADC1_Init+0xc8>)
 800104c:	4a2a      	ldr	r2, [pc, #168]	; (80010f8 <MX_ADC1_Init+0xcc>)
 800104e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001050:	4b28      	ldr	r3, [pc, #160]	; (80010f4 <MX_ADC1_Init+0xc8>)
 8001052:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001056:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001058:	4b26      	ldr	r3, [pc, #152]	; (80010f4 <MX_ADC1_Init+0xc8>)
 800105a:	2200      	movs	r2, #0
 800105c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800105e:	4b25      	ldr	r3, [pc, #148]	; (80010f4 <MX_ADC1_Init+0xc8>)
 8001060:	2200      	movs	r2, #0
 8001062:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001064:	4b23      	ldr	r3, [pc, #140]	; (80010f4 <MX_ADC1_Init+0xc8>)
 8001066:	2200      	movs	r2, #0
 8001068:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800106a:	4b22      	ldr	r3, [pc, #136]	; (80010f4 <MX_ADC1_Init+0xc8>)
 800106c:	2200      	movs	r2, #0
 800106e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001072:	4b20      	ldr	r3, [pc, #128]	; (80010f4 <MX_ADC1_Init+0xc8>)
 8001074:	2200      	movs	r2, #0
 8001076:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001078:	4b1e      	ldr	r3, [pc, #120]	; (80010f4 <MX_ADC1_Init+0xc8>)
 800107a:	4a20      	ldr	r2, [pc, #128]	; (80010fc <MX_ADC1_Init+0xd0>)
 800107c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800107e:	4b1d      	ldr	r3, [pc, #116]	; (80010f4 <MX_ADC1_Init+0xc8>)
 8001080:	2200      	movs	r2, #0
 8001082:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001084:	4b1b      	ldr	r3, [pc, #108]	; (80010f4 <MX_ADC1_Init+0xc8>)
 8001086:	2201      	movs	r2, #1
 8001088:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800108a:	4b1a      	ldr	r3, [pc, #104]	; (80010f4 <MX_ADC1_Init+0xc8>)
 800108c:	2200      	movs	r2, #0
 800108e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001092:	4b18      	ldr	r3, [pc, #96]	; (80010f4 <MX_ADC1_Init+0xc8>)
 8001094:	2201      	movs	r2, #1
 8001096:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001098:	4816      	ldr	r0, [pc, #88]	; (80010f4 <MX_ADC1_Init+0xc8>)
 800109a:	f006 f889 	bl	80071b0 <HAL_ADC_Init>
 800109e:	4603      	mov	r3, r0
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d001      	beq.n	80010a8 <MX_ADC1_Init+0x7c>
  {
    Error_Handler();
 80010a4:	f004 f9ca 	bl	800543c <Error_Handler>
  }
  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_TRIPLEMODE_REGSIMULT;
 80010a8:	2316      	movs	r3, #22
 80010aa:	617b      	str	r3, [r7, #20]
  multimode.DMAAccessMode = ADC_DMAACCESSMODE_DISABLED;
 80010ac:	2300      	movs	r3, #0
 80010ae:	61bb      	str	r3, [r7, #24]
  multimode.TwoSamplingDelay = ADC_TWOSAMPLINGDELAY_5CYCLES;
 80010b0:	2300      	movs	r3, #0
 80010b2:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80010b4:	f107 0314 	add.w	r3, r7, #20
 80010b8:	4619      	mov	r1, r3
 80010ba:	480e      	ldr	r0, [pc, #56]	; (80010f4 <MX_ADC1_Init+0xc8>)
 80010bc:	f006 fc54 	bl	8007968 <HAL_ADCEx_MultiModeConfigChannel>
 80010c0:	4603      	mov	r3, r0
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d001      	beq.n	80010ca <MX_ADC1_Init+0x9e>
  {
    Error_Handler();
 80010c6:	f004 f9b9 	bl	800543c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 80010ca:	230a      	movs	r3, #10
 80010cc:	607b      	str	r3, [r7, #4]
  sConfig.Rank = 1;
 80010ce:	2301      	movs	r3, #1
 80010d0:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80010d2:	2300      	movs	r3, #0
 80010d4:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80010d6:	1d3b      	adds	r3, r7, #4
 80010d8:	4619      	mov	r1, r3
 80010da:	4806      	ldr	r0, [pc, #24]	; (80010f4 <MX_ADC1_Init+0xc8>)
 80010dc:	f006 fa16 	bl	800750c <HAL_ADC_ConfigChannel>
 80010e0:	4603      	mov	r3, r0
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d001      	beq.n	80010ea <MX_ADC1_Init+0xbe>
  {
    Error_Handler();
 80010e6:	f004 f9a9 	bl	800543c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80010ea:	bf00      	nop
 80010ec:	3720      	adds	r7, #32
 80010ee:	46bd      	mov	sp, r7
 80010f0:	bd80      	pop	{r7, pc}
 80010f2:	bf00      	nop
 80010f4:	200002a8 	.word	0x200002a8
 80010f8:	40012000 	.word	0x40012000
 80010fc:	0f000001 	.word	0x0f000001

08001100 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	b084      	sub	sp, #16
 8001104:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001106:	463b      	mov	r3, r7
 8001108:	2200      	movs	r2, #0
 800110a:	601a      	str	r2, [r3, #0]
 800110c:	605a      	str	r2, [r3, #4]
 800110e:	609a      	str	r2, [r3, #8]
 8001110:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 8001112:	4b1e      	ldr	r3, [pc, #120]	; (800118c <MX_ADC2_Init+0x8c>)
 8001114:	4a1e      	ldr	r2, [pc, #120]	; (8001190 <MX_ADC2_Init+0x90>)
 8001116:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001118:	4b1c      	ldr	r3, [pc, #112]	; (800118c <MX_ADC2_Init+0x8c>)
 800111a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800111e:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8001120:	4b1a      	ldr	r3, [pc, #104]	; (800118c <MX_ADC2_Init+0x8c>)
 8001122:	2200      	movs	r2, #0
 8001124:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = DISABLE;
 8001126:	4b19      	ldr	r3, [pc, #100]	; (800118c <MX_ADC2_Init+0x8c>)
 8001128:	2200      	movs	r2, #0
 800112a:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 800112c:	4b17      	ldr	r3, [pc, #92]	; (800118c <MX_ADC2_Init+0x8c>)
 800112e:	2200      	movs	r2, #0
 8001130:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8001132:	4b16      	ldr	r3, [pc, #88]	; (800118c <MX_ADC2_Init+0x8c>)
 8001134:	2200      	movs	r2, #0
 8001136:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800113a:	4b14      	ldr	r3, [pc, #80]	; (800118c <MX_ADC2_Init+0x8c>)
 800113c:	2200      	movs	r2, #0
 800113e:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 8001140:	4b12      	ldr	r3, [pc, #72]	; (800118c <MX_ADC2_Init+0x8c>)
 8001142:	2201      	movs	r2, #1
 8001144:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8001146:	4b11      	ldr	r3, [pc, #68]	; (800118c <MX_ADC2_Init+0x8c>)
 8001148:	2200      	movs	r2, #0
 800114a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800114e:	4b0f      	ldr	r3, [pc, #60]	; (800118c <MX_ADC2_Init+0x8c>)
 8001150:	2201      	movs	r2, #1
 8001152:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001154:	480d      	ldr	r0, [pc, #52]	; (800118c <MX_ADC2_Init+0x8c>)
 8001156:	f006 f82b 	bl	80071b0 <HAL_ADC_Init>
 800115a:	4603      	mov	r3, r0
 800115c:	2b00      	cmp	r3, #0
 800115e:	d001      	beq.n	8001164 <MX_ADC2_Init+0x64>
  {
    Error_Handler();
 8001160:	f004 f96c 	bl	800543c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8001164:	230b      	movs	r3, #11
 8001166:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001168:	2301      	movs	r3, #1
 800116a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800116c:	2300      	movs	r3, #0
 800116e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001170:	463b      	mov	r3, r7
 8001172:	4619      	mov	r1, r3
 8001174:	4805      	ldr	r0, [pc, #20]	; (800118c <MX_ADC2_Init+0x8c>)
 8001176:	f006 f9c9 	bl	800750c <HAL_ADC_ConfigChannel>
 800117a:	4603      	mov	r3, r0
 800117c:	2b00      	cmp	r3, #0
 800117e:	d001      	beq.n	8001184 <MX_ADC2_Init+0x84>
  {
    Error_Handler();
 8001180:	f004 f95c 	bl	800543c <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8001184:	bf00      	nop
 8001186:	3710      	adds	r7, #16
 8001188:	46bd      	mov	sp, r7
 800118a:	bd80      	pop	{r7, pc}
 800118c:	20000260 	.word	0x20000260
 8001190:	40012100 	.word	0x40012100

08001194 <MX_ADC3_Init>:
/* ADC3 init function */
void MX_ADC3_Init(void)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	b084      	sub	sp, #16
 8001198:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800119a:	463b      	mov	r3, r7
 800119c:	2200      	movs	r2, #0
 800119e:	601a      	str	r2, [r3, #0]
 80011a0:	605a      	str	r2, [r3, #4]
 80011a2:	609a      	str	r2, [r3, #8]
 80011a4:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC3_Init 1 */

  /* USER CODE END ADC3_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc3.Instance = ADC3;
 80011a6:	4b1e      	ldr	r3, [pc, #120]	; (8001220 <MX_ADC3_Init+0x8c>)
 80011a8:	4a1e      	ldr	r2, [pc, #120]	; (8001224 <MX_ADC3_Init+0x90>)
 80011aa:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80011ac:	4b1c      	ldr	r3, [pc, #112]	; (8001220 <MX_ADC3_Init+0x8c>)
 80011ae:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80011b2:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 80011b4:	4b1a      	ldr	r3, [pc, #104]	; (8001220 <MX_ADC3_Init+0x8c>)
 80011b6:	2200      	movs	r2, #0
 80011b8:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = DISABLE;
 80011ba:	4b19      	ldr	r3, [pc, #100]	; (8001220 <MX_ADC3_Init+0x8c>)
 80011bc:	2200      	movs	r2, #0
 80011be:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 80011c0:	4b17      	ldr	r3, [pc, #92]	; (8001220 <MX_ADC3_Init+0x8c>)
 80011c2:	2200      	movs	r2, #0
 80011c4:	761a      	strb	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 80011c6:	4b16      	ldr	r3, [pc, #88]	; (8001220 <MX_ADC3_Init+0x8c>)
 80011c8:	2200      	movs	r2, #0
 80011ca:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80011ce:	4b14      	ldr	r3, [pc, #80]	; (8001220 <MX_ADC3_Init+0x8c>)
 80011d0:	2200      	movs	r2, #0
 80011d2:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 80011d4:	4b12      	ldr	r3, [pc, #72]	; (8001220 <MX_ADC3_Init+0x8c>)
 80011d6:	2201      	movs	r2, #1
 80011d8:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 80011da:	4b11      	ldr	r3, [pc, #68]	; (8001220 <MX_ADC3_Init+0x8c>)
 80011dc:	2200      	movs	r2, #0
 80011de:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80011e2:	4b0f      	ldr	r3, [pc, #60]	; (8001220 <MX_ADC3_Init+0x8c>)
 80011e4:	2201      	movs	r2, #1
 80011e6:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 80011e8:	480d      	ldr	r0, [pc, #52]	; (8001220 <MX_ADC3_Init+0x8c>)
 80011ea:	f005 ffe1 	bl	80071b0 <HAL_ADC_Init>
 80011ee:	4603      	mov	r3, r0
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d001      	beq.n	80011f8 <MX_ADC3_Init+0x64>
  {
    Error_Handler();
 80011f4:	f004 f922 	bl	800543c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80011f8:	2300      	movs	r3, #0
 80011fa:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80011fc:	2301      	movs	r3, #1
 80011fe:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001200:	2300      	movs	r3, #0
 8001202:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8001204:	463b      	mov	r3, r7
 8001206:	4619      	mov	r1, r3
 8001208:	4805      	ldr	r0, [pc, #20]	; (8001220 <MX_ADC3_Init+0x8c>)
 800120a:	f006 f97f 	bl	800750c <HAL_ADC_ConfigChannel>
 800120e:	4603      	mov	r3, r0
 8001210:	2b00      	cmp	r3, #0
 8001212:	d001      	beq.n	8001218 <MX_ADC3_Init+0x84>
  {
    Error_Handler();
 8001214:	f004 f912 	bl	800543c <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8001218:	bf00      	nop
 800121a:	3710      	adds	r7, #16
 800121c:	46bd      	mov	sp, r7
 800121e:	bd80      	pop	{r7, pc}
 8001220:	200002f0 	.word	0x200002f0
 8001224:	40012200 	.word	0x40012200

08001228 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	b08e      	sub	sp, #56	; 0x38
 800122c:	af00      	add	r7, sp, #0
 800122e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001230:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001234:	2200      	movs	r2, #0
 8001236:	601a      	str	r2, [r3, #0]
 8001238:	605a      	str	r2, [r3, #4]
 800123a:	609a      	str	r2, [r3, #8]
 800123c:	60da      	str	r2, [r3, #12]
 800123e:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	4a45      	ldr	r2, [pc, #276]	; (800135c <HAL_ADC_MspInit+0x134>)
 8001246:	4293      	cmp	r3, r2
 8001248:	d128      	bne.n	800129c <HAL_ADC_MspInit+0x74>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800124a:	2300      	movs	r3, #0
 800124c:	623b      	str	r3, [r7, #32]
 800124e:	4b44      	ldr	r3, [pc, #272]	; (8001360 <HAL_ADC_MspInit+0x138>)
 8001250:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001252:	4a43      	ldr	r2, [pc, #268]	; (8001360 <HAL_ADC_MspInit+0x138>)
 8001254:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001258:	6453      	str	r3, [r2, #68]	; 0x44
 800125a:	4b41      	ldr	r3, [pc, #260]	; (8001360 <HAL_ADC_MspInit+0x138>)
 800125c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800125e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001262:	623b      	str	r3, [r7, #32]
 8001264:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001266:	2300      	movs	r3, #0
 8001268:	61fb      	str	r3, [r7, #28]
 800126a:	4b3d      	ldr	r3, [pc, #244]	; (8001360 <HAL_ADC_MspInit+0x138>)
 800126c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800126e:	4a3c      	ldr	r2, [pc, #240]	; (8001360 <HAL_ADC_MspInit+0x138>)
 8001270:	f043 0304 	orr.w	r3, r3, #4
 8001274:	6313      	str	r3, [r2, #48]	; 0x30
 8001276:	4b3a      	ldr	r3, [pc, #232]	; (8001360 <HAL_ADC_MspInit+0x138>)
 8001278:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800127a:	f003 0304 	and.w	r3, r3, #4
 800127e:	61fb      	str	r3, [r7, #28]
 8001280:	69fb      	ldr	r3, [r7, #28]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN10
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001282:	2301      	movs	r3, #1
 8001284:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001286:	2303      	movs	r3, #3
 8001288:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800128a:	2300      	movs	r3, #0
 800128c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800128e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001292:	4619      	mov	r1, r3
 8001294:	4833      	ldr	r0, [pc, #204]	; (8001364 <HAL_ADC_MspInit+0x13c>)
 8001296:	f007 fb97 	bl	80089c8 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }
}
 800129a:	e05a      	b.n	8001352 <HAL_ADC_MspInit+0x12a>
  else if(adcHandle->Instance==ADC2)
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	4a31      	ldr	r2, [pc, #196]	; (8001368 <HAL_ADC_MspInit+0x140>)
 80012a2:	4293      	cmp	r3, r2
 80012a4:	d128      	bne.n	80012f8 <HAL_ADC_MspInit+0xd0>
    __HAL_RCC_ADC2_CLK_ENABLE();
 80012a6:	2300      	movs	r3, #0
 80012a8:	61bb      	str	r3, [r7, #24]
 80012aa:	4b2d      	ldr	r3, [pc, #180]	; (8001360 <HAL_ADC_MspInit+0x138>)
 80012ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012ae:	4a2c      	ldr	r2, [pc, #176]	; (8001360 <HAL_ADC_MspInit+0x138>)
 80012b0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80012b4:	6453      	str	r3, [r2, #68]	; 0x44
 80012b6:	4b2a      	ldr	r3, [pc, #168]	; (8001360 <HAL_ADC_MspInit+0x138>)
 80012b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012ba:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80012be:	61bb      	str	r3, [r7, #24]
 80012c0:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80012c2:	2300      	movs	r3, #0
 80012c4:	617b      	str	r3, [r7, #20]
 80012c6:	4b26      	ldr	r3, [pc, #152]	; (8001360 <HAL_ADC_MspInit+0x138>)
 80012c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012ca:	4a25      	ldr	r2, [pc, #148]	; (8001360 <HAL_ADC_MspInit+0x138>)
 80012cc:	f043 0304 	orr.w	r3, r3, #4
 80012d0:	6313      	str	r3, [r2, #48]	; 0x30
 80012d2:	4b23      	ldr	r3, [pc, #140]	; (8001360 <HAL_ADC_MspInit+0x138>)
 80012d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012d6:	f003 0304 	and.w	r3, r3, #4
 80012da:	617b      	str	r3, [r7, #20]
 80012dc:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80012de:	2302      	movs	r3, #2
 80012e0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80012e2:	2303      	movs	r3, #3
 80012e4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012e6:	2300      	movs	r3, #0
 80012e8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80012ea:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80012ee:	4619      	mov	r1, r3
 80012f0:	481c      	ldr	r0, [pc, #112]	; (8001364 <HAL_ADC_MspInit+0x13c>)
 80012f2:	f007 fb69 	bl	80089c8 <HAL_GPIO_Init>
}
 80012f6:	e02c      	b.n	8001352 <HAL_ADC_MspInit+0x12a>
  else if(adcHandle->Instance==ADC3)
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	4a1b      	ldr	r2, [pc, #108]	; (800136c <HAL_ADC_MspInit+0x144>)
 80012fe:	4293      	cmp	r3, r2
 8001300:	d127      	bne.n	8001352 <HAL_ADC_MspInit+0x12a>
    __HAL_RCC_ADC3_CLK_ENABLE();
 8001302:	2300      	movs	r3, #0
 8001304:	613b      	str	r3, [r7, #16]
 8001306:	4b16      	ldr	r3, [pc, #88]	; (8001360 <HAL_ADC_MspInit+0x138>)
 8001308:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800130a:	4a15      	ldr	r2, [pc, #84]	; (8001360 <HAL_ADC_MspInit+0x138>)
 800130c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001310:	6453      	str	r3, [r2, #68]	; 0x44
 8001312:	4b13      	ldr	r3, [pc, #76]	; (8001360 <HAL_ADC_MspInit+0x138>)
 8001314:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001316:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800131a:	613b      	str	r3, [r7, #16]
 800131c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800131e:	2300      	movs	r3, #0
 8001320:	60fb      	str	r3, [r7, #12]
 8001322:	4b0f      	ldr	r3, [pc, #60]	; (8001360 <HAL_ADC_MspInit+0x138>)
 8001324:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001326:	4a0e      	ldr	r2, [pc, #56]	; (8001360 <HAL_ADC_MspInit+0x138>)
 8001328:	f043 0301 	orr.w	r3, r3, #1
 800132c:	6313      	str	r3, [r2, #48]	; 0x30
 800132e:	4b0c      	ldr	r3, [pc, #48]	; (8001360 <HAL_ADC_MspInit+0x138>)
 8001330:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001332:	f003 0301 	and.w	r3, r3, #1
 8001336:	60fb      	str	r3, [r7, #12]
 8001338:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800133a:	2301      	movs	r3, #1
 800133c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800133e:	2303      	movs	r3, #3
 8001340:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001342:	2300      	movs	r3, #0
 8001344:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001346:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800134a:	4619      	mov	r1, r3
 800134c:	4808      	ldr	r0, [pc, #32]	; (8001370 <HAL_ADC_MspInit+0x148>)
 800134e:	f007 fb3b 	bl	80089c8 <HAL_GPIO_Init>
}
 8001352:	bf00      	nop
 8001354:	3738      	adds	r7, #56	; 0x38
 8001356:	46bd      	mov	sp, r7
 8001358:	bd80      	pop	{r7, pc}
 800135a:	bf00      	nop
 800135c:	40012000 	.word	0x40012000
 8001360:	40023800 	.word	0x40023800
 8001364:	40020800 	.word	0x40020800
 8001368:	40012100 	.word	0x40012100
 800136c:	40012200 	.word	0x40012200
 8001370:	40020000 	.word	0x40020000

08001374 <order_phases>:
#include <stdio.h>
#include <stdlib.h>
#include "usart.h"
#include "math_ops.h"

void order_phases(EncoderStruct *encoder, ControllerStruct *controller, CalStruct * cal, int loop_count){
 8001374:	b5b0      	push	{r4, r5, r7, lr}
 8001376:	b088      	sub	sp, #32
 8001378:	af02      	add	r7, sp, #8
 800137a:	60f8      	str	r0, [r7, #12]
 800137c:	60b9      	str	r1, [r7, #8]
 800137e:	607a      	str	r2, [r7, #4]
 8001380:	603b      	str	r3, [r7, #0]
	/* Checks phase order, to ensure that positive Q current produces
	   torque in the positive direction wrt the position sensor */
	PHASE_ORDER = 0;
 8001382:	4b76      	ldr	r3, [pc, #472]	; (800155c <order_phases+0x1e8>)
 8001384:	2200      	movs	r2, #0
 8001386:	601a      	str	r2, [r3, #0]

	if(!cal->started){
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	7c1b      	ldrb	r3, [r3, #16]
 800138c:	2b00      	cmp	r3, #0
 800138e:	d108      	bne.n	80013a2 <order_phases+0x2e>
		printf("Checking phase sign, pole pairs\r\n");
 8001390:	4873      	ldr	r0, [pc, #460]	; (8001560 <order_phases+0x1ec>)
 8001392:	f00b fd27 	bl	800cde4 <puts>
		cal->started = 1;
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	2201      	movs	r2, #1
 800139a:	741a      	strb	r2, [r3, #16]
		cal->start_count = loop_count;
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	683a      	ldr	r2, [r7, #0]
 80013a0:	60da      	str	r2, [r3, #12]
	}
	cal->time = (float)(loop_count - cal->start_count)*DT;
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	68db      	ldr	r3, [r3, #12]
 80013a6:	683a      	ldr	r2, [r7, #0]
 80013a8:	1ad3      	subs	r3, r2, r3
 80013aa:	ee07 3a90 	vmov	s15, r3
 80013ae:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80013b2:	ed9f 7a6c 	vldr	s14, [pc, #432]	; 8001564 <order_phases+0x1f0>
 80013b6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	edc3 7a05 	vstr	s15, [r3, #20]

    if(cal->time < T1){
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	edd3 7a05 	vldr	s15, [r3, #20]
 80013c6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80013ca:	eef4 7ac7 	vcmpe.f32	s15, s14
 80013ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013d2:	d528      	bpl.n	8001426 <order_phases+0xb2>
        // Set voltage angle to zero, wait for rotor position to settle
        cal->theta_ref = 0;//W_CAL*cal->time;
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	f04f 0200 	mov.w	r2, #0
 80013da:	609a      	str	r2, [r3, #8]
        cal->cal_position.elec_angle = cal->theta_ref;
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	689a      	ldr	r2, [r3, #8]
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	f503 4302 	add.w	r3, r3, #33280	; 0x8200
 80013e6:	3388      	adds	r3, #136	; 0x88
 80013e8:	601a      	str	r2, [r3, #0]
        cal->cal_position.elec_velocity = 0;
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	f503 4302 	add.w	r3, r3, #33280	; 0x8200
 80013f0:	3390      	adds	r3, #144	; 0x90
 80013f2:	f04f 0200 	mov.w	r2, #0
 80013f6:	601a      	str	r2, [r3, #0]
        controller->i_d_des = I_CAL;
 80013f8:	4b5b      	ldr	r3, [pc, #364]	; (8001568 <order_phases+0x1f4>)
 80013fa:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80013fc:	68bb      	ldr	r3, [r7, #8]
 80013fe:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
        controller->i_q_des = 0.0f;
 8001402:	68bb      	ldr	r3, [r7, #8]
 8001404:	f04f 0200 	mov.w	r2, #0
 8001408:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
        commutate(controller, &cal->cal_position);
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	f503 4302 	add.w	r3, r3, #33280	; 0x8200
 8001412:	332c      	adds	r3, #44	; 0x2c
 8001414:	4619      	mov	r1, r3
 8001416:	68b8      	ldr	r0, [r7, #8]
 8001418:	f001 fdc6 	bl	8002fa8 <commutate>
    	cal->theta_start = encoder->angle_multiturn[0];
 800141c:	68fb      	ldr	r3, [r7, #12]
 800141e:	68da      	ldr	r2, [r3, #12]
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	619a      	str	r2, [r3, #24]
    	return;
 8001424:	e096      	b.n	8001554 <order_phases+0x1e0>
    }

    else if(cal->time < T1+2.0f*PI_F/W_CAL){
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	edd3 7a05 	vldr	s15, [r3, #20]
 800142c:	ed9f 7a4f 	vldr	s14, [pc, #316]	; 800156c <order_phases+0x1f8>
 8001430:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001434:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001438:	d51d      	bpl.n	8001476 <order_phases+0x102>
    	// rotate voltage vector through one electrical cycle
    	cal->theta_ref = W_CAL*(cal->time-T1);
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	edd3 7a05 	vldr	s15, [r3, #20]
 8001440:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001444:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001448:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 800144c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	edc3 7a02 	vstr	s15, [r3, #8]
    	cal->cal_position.elec_angle = cal->theta_ref;
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	689a      	ldr	r2, [r3, #8]
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	f503 4302 	add.w	r3, r3, #33280	; 0x8200
 8001460:	3388      	adds	r3, #136	; 0x88
 8001462:	601a      	str	r2, [r3, #0]
		commutate(controller, &cal->cal_position);
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	f503 4302 	add.w	r3, r3, #33280	; 0x8200
 800146a:	332c      	adds	r3, #44	; 0x2c
 800146c:	4619      	mov	r1, r3
 800146e:	68b8      	ldr	r0, [r7, #8]
 8001470:	f001 fd9a 	bl	8002fa8 <commutate>
    	return;
 8001474:	e06e      	b.n	8001554 <order_phases+0x1e0>
    }

	reset_foc(controller);
 8001476:	68b8      	ldr	r0, [r7, #8]
 8001478:	f001 fc7c 	bl	8002d74 <reset_foc>

	float theta_end = encoder->angle_multiturn[0];
 800147c:	68fb      	ldr	r3, [r7, #12]
 800147e:	68db      	ldr	r3, [r3, #12]
 8001480:	617b      	str	r3, [r7, #20]
	cal->ppairs = round(2.0f*PI_F/fabsf(theta_end-cal->theta_start));
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	edd3 7a06 	vldr	s15, [r3, #24]
 8001488:	ed97 7a05 	vldr	s14, [r7, #20]
 800148c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001490:	eef0 7ae7 	vabs.f32	s15, s15
 8001494:	ed9f 7a36 	vldr	s14, [pc, #216]	; 8001570 <order_phases+0x1fc>
 8001498:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800149c:	ee16 0a90 	vmov	r0, s13
 80014a0:	f7ff f872 	bl	8000588 <__aeabi_f2d>
 80014a4:	4602      	mov	r2, r0
 80014a6:	460b      	mov	r3, r1
 80014a8:	ec43 2b10 	vmov	d0, r2, r3
 80014ac:	f00a fbfa 	bl	800bca4 <round>
 80014b0:	ec53 2b10 	vmov	r2, r3, d0
 80014b4:	4610      	mov	r0, r2
 80014b6:	4619      	mov	r1, r3
 80014b8:	f7ff fb96 	bl	8000be8 <__aeabi_d2uiz>
 80014bc:	4603      	mov	r3, r0
 80014be:	b2da      	uxtb	r2, r3
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	701a      	strb	r2, [r3, #0]

	if(cal->theta_start < theta_end){
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	edd3 7a06 	vldr	s15, [r3, #24]
 80014ca:	ed97 7a05 	vldr	s14, [r7, #20]
 80014ce:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80014d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014d6:	dd07      	ble.n	80014e8 <order_phases+0x174>
		cal->phase_order = 0;
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	2200      	movs	r2, #0
 80014dc:	f883 2020 	strb.w	r2, [r3, #32]
		printf("Phase order correct\r\n");
 80014e0:	4824      	ldr	r0, [pc, #144]	; (8001574 <order_phases+0x200>)
 80014e2:	f00b fc7f 	bl	800cde4 <puts>
 80014e6:	e006      	b.n	80014f6 <order_phases+0x182>
	}
	else{
		cal->phase_order = 1;
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	2201      	movs	r2, #1
 80014ec:	f883 2020 	strb.w	r2, [r3, #32]
		printf("Swapping phase sign\r\n");
 80014f0:	4821      	ldr	r0, [pc, #132]	; (8001578 <order_phases+0x204>)
 80014f2:	f00b fc77 	bl	800cde4 <puts>
	}
    printf("Pole Pairs: %d\r\n", cal->ppairs);
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	781b      	ldrb	r3, [r3, #0]
 80014fa:	4619      	mov	r1, r3
 80014fc:	481f      	ldr	r0, [pc, #124]	; (800157c <order_phases+0x208>)
 80014fe:	f00b fbeb 	bl	800ccd8 <iprintf>
    printf("Start: %.3f   End: %.3f\r\n", cal->theta_start, theta_end);
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	699b      	ldr	r3, [r3, #24]
 8001506:	4618      	mov	r0, r3
 8001508:	f7ff f83e 	bl	8000588 <__aeabi_f2d>
 800150c:	4604      	mov	r4, r0
 800150e:	460d      	mov	r5, r1
 8001510:	6978      	ldr	r0, [r7, #20]
 8001512:	f7ff f839 	bl	8000588 <__aeabi_f2d>
 8001516:	4602      	mov	r2, r0
 8001518:	460b      	mov	r3, r1
 800151a:	e9cd 2300 	strd	r2, r3, [sp]
 800151e:	4622      	mov	r2, r4
 8001520:	462b      	mov	r3, r5
 8001522:	4817      	ldr	r0, [pc, #92]	; (8001580 <order_phases+0x20c>)
 8001524:	f00b fbd8 	bl	800ccd8 <iprintf>
    PHASE_ORDER = cal->phase_order;
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800152e:	461a      	mov	r2, r3
 8001530:	4b0a      	ldr	r3, [pc, #40]	; (800155c <order_phases+0x1e8>)
 8001532:	601a      	str	r2, [r3, #0]
    PPAIRS = (float)cal->ppairs;
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	781b      	ldrb	r3, [r3, #0]
 8001538:	ee07 3a90 	vmov	s15, r3
 800153c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001540:	4b09      	ldr	r3, [pc, #36]	; (8001568 <order_phases+0x1f4>)
 8001542:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
    cal->started = 0;
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	2200      	movs	r2, #0
 800154a:	741a      	strb	r2, [r3, #16]
    cal->done_ordering = 1;	// Finished checking phase order
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	2201      	movs	r2, #1
 8001550:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
}
 8001554:	3718      	adds	r7, #24
 8001556:	46bd      	mov	sp, r7
 8001558:	bdb0      	pop	{r4, r5, r7, pc}
 800155a:	bf00      	nop
 800155c:	20008fac 	.word	0x20008fac
 8001560:	080105d0 	.word	0x080105d0
 8001564:	37d1b717 	.word	0x37d1b717
 8001568:	20000694 	.word	0x20000694
 800156c:	3fd06cbe 	.word	0x3fd06cbe
 8001570:	40c90fdb 	.word	0x40c90fdb
 8001574:	080105f4 	.word	0x080105f4
 8001578:	0801060c 	.word	0x0801060c
 800157c:	08010624 	.word	0x08010624
 8001580:	08010638 	.word	0x08010638

08001584 <calibrate_encoder>:

void calibrate_encoder(EncoderStruct *encoder, ControllerStruct *controller, CalStruct * cal, int loop_count){
 8001584:	b5b0      	push	{r4, r5, r7, lr}
 8001586:	b094      	sub	sp, #80	; 0x50
 8001588:	af02      	add	r7, sp, #8
 800158a:	60f8      	str	r0, [r7, #12]
 800158c:	60b9      	str	r1, [r7, #8]
 800158e:	607a      	str	r2, [r7, #4]
 8001590:	603b      	str	r3, [r7, #0]
	/* Calibrates e-zero and encoder nonliearity */

	if(!cal->started){
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	7c1b      	ldrb	r3, [r3, #16]
 8001596:	2b00      	cmp	r3, #0
 8001598:	d10f      	bne.n	80015ba <calibrate_encoder+0x36>
			printf("Starting offset cal and linearization\r\n");
 800159a:	489e      	ldr	r0, [pc, #632]	; (8001814 <calibrate_encoder+0x290>)
 800159c:	f00b fc22 	bl	800cde4 <puts>
			cal->started = 1;
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	2201      	movs	r2, #1
 80015a4:	741a      	strb	r2, [r3, #16]
			cal->start_count = loop_count;
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	683a      	ldr	r2, [r7, #0]
 80015aa:	60da      	str	r2, [r3, #12]
			cal->next_sample_time = T1;
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80015b2:	629a      	str	r2, [r3, #40]	; 0x28
			cal->sample_count = 0;
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	2200      	movs	r2, #0
 80015b8:	849a      	strh	r2, [r3, #36]	; 0x24
		}

	cal->time = (float)(loop_count - cal->start_count)*DT;
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	68db      	ldr	r3, [r3, #12]
 80015be:	683a      	ldr	r2, [r7, #0]
 80015c0:	1ad3      	subs	r3, r2, r3
 80015c2:	ee07 3a90 	vmov	s15, r3
 80015c6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80015ca:	ed9f 7a93 	vldr	s14, [pc, #588]	; 8001818 <calibrate_encoder+0x294>
 80015ce:	ee67 7a87 	vmul.f32	s15, s15, s14
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	edc3 7a05 	vstr	s15, [r3, #20]

    if(cal->time < T1){
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	edd3 7a05 	vldr	s15, [r3, #20]
 80015de:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80015e2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80015e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015ea:	d525      	bpl.n	8001638 <calibrate_encoder+0xb4>
        // Set voltage angle to zero, wait for rotor position to settle
        cal->theta_ref = 0;//W_CAL*cal->time;
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	f04f 0200 	mov.w	r2, #0
 80015f2:	609a      	str	r2, [r3, #8]
        cal->cal_position.elec_angle = cal->theta_ref;
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	689a      	ldr	r2, [r3, #8]
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	f503 4302 	add.w	r3, r3, #33280	; 0x8200
 80015fe:	3388      	adds	r3, #136	; 0x88
 8001600:	601a      	str	r2, [r3, #0]
        controller->i_d_des = I_CAL;
 8001602:	4b86      	ldr	r3, [pc, #536]	; (800181c <calibrate_encoder+0x298>)
 8001604:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8001606:	68bb      	ldr	r3, [r7, #8]
 8001608:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
        controller->i_q_des = 0.0f;
 800160c:	68bb      	ldr	r3, [r7, #8]
 800160e:	f04f 0200 	mov.w	r2, #0
 8001612:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
        commutate(controller, &cal->cal_position);
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	f503 4302 	add.w	r3, r3, #33280	; 0x8200
 800161c:	332c      	adds	r3, #44	; 0x2c
 800161e:	4619      	mov	r1, r3
 8001620:	68b8      	ldr	r0, [r7, #8]
 8001622:	f001 fcc1 	bl	8002fa8 <commutate>

    	cal->theta_start = encoder->angle_multiturn[0];
 8001626:	68fb      	ldr	r3, [r7, #12]
 8001628:	68da      	ldr	r2, [r3, #12]
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	619a      	str	r2, [r3, #24]
    	cal->next_sample_time = cal->time;
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	695a      	ldr	r2, [r3, #20]
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	629a      	str	r2, [r3, #40]	; 0x28
    	return;
 8001636:	e259      	b.n	8001aec <calibrate_encoder+0x568>
    }
    else if (cal->time < T1+2.0f*PI_F*PPAIRS/W_CAL){
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	ed93 7a05 	vldr	s14, [r3, #20]
 800163e:	4b77      	ldr	r3, [pc, #476]	; (800181c <calibrate_encoder+0x298>)
 8001640:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001644:	eddf 6a76 	vldr	s13, [pc, #472]	; 8001820 <calibrate_encoder+0x29c>
 8001648:	ee67 6aa6 	vmul.f32	s13, s15, s13
 800164c:	eeb2 6a04 	vmov.f32	s12, #36	; 0x41200000  10.0
 8001650:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8001654:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001658:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800165c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001660:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001664:	f140 808f 	bpl.w	8001786 <calibrate_encoder+0x202>
    	// rotate voltage vector through one mechanical rotation in the positive direction
		cal->theta_ref += W_CAL*DT;//(cal->time-T1);
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	edd3 7a02 	vldr	s15, [r3, #8]
 800166e:	ed9f 7a6d 	vldr	s14, [pc, #436]	; 8001824 <calibrate_encoder+0x2a0>
 8001672:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	edc3 7a02 	vstr	s15, [r3, #8]
		cal->cal_position.elec_angle = cal->theta_ref;
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	689a      	ldr	r2, [r3, #8]
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	f503 4302 	add.w	r3, r3, #33280	; 0x8200
 8001686:	3388      	adds	r3, #136	; 0x88
 8001688:	601a      	str	r2, [r3, #0]
		commutate(controller, &cal->cal_position);
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	f503 4302 	add.w	r3, r3, #33280	; 0x8200
 8001690:	332c      	adds	r3, #44	; 0x2c
 8001692:	4619      	mov	r1, r3
 8001694:	68b8      	ldr	r0, [r7, #8]
 8001696:	f001 fc87 	bl	8002fa8 <commutate>

		// sample SAMPLES_PER_PPAIR times per pole-pair
		if(cal->time > cal->next_sample_time){
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	ed93 7a05 	vldr	s14, [r3, #20]
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 80016a6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80016aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016ae:	dc00      	bgt.n	80016b2 <calibrate_encoder+0x12e>
				return;
			}
			cal->sample_count++;

		}
		return;
 80016b0:	e21c      	b.n	8001aec <calibrate_encoder+0x568>
			int count_ref = cal->theta_ref * (float)ENC_CPR/(2.0f*PI_F*PPAIRS);
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	edd3 7a02 	vldr	s15, [r3, #8]
 80016b8:	ed9f 7a5f 	vldr	s14, [pc, #380]	; 8001838 <calibrate_encoder+0x2b4>
 80016bc:	ee67 6a87 	vmul.f32	s13, s15, s14
 80016c0:	4b56      	ldr	r3, [pc, #344]	; (800181c <calibrate_encoder+0x298>)
 80016c2:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 80016c6:	ed9f 7a56 	vldr	s14, [pc, #344]	; 8001820 <calibrate_encoder+0x29c>
 80016ca:	ee27 7a87 	vmul.f32	s14, s15, s14
 80016ce:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80016d2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80016d6:	ee17 3a90 	vmov	r3, s15
 80016da:	61bb      	str	r3, [r7, #24]
			int error = encoder->raw - count_ref;//- encoder->raw;
 80016dc:	68fb      	ldr	r3, [r7, #12]
 80016de:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 80016e0:	69bb      	ldr	r3, [r7, #24]
 80016e2:	1ad3      	subs	r3, r2, r3
 80016e4:	617b      	str	r3, [r7, #20]
			cal->error_arr[cal->sample_count] = error + ENC_CPR*(error<0);
 80016e6:	697b      	ldr	r3, [r7, #20]
 80016e8:	13db      	asrs	r3, r3, #15
 80016ea:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80016f2:	4618      	mov	r0, r3
 80016f4:	697b      	ldr	r3, [r7, #20]
 80016f6:	441a      	add	r2, r3
 80016f8:	6879      	ldr	r1, [r7, #4]
 80016fa:	f100 030a 	add.w	r3, r0, #10
 80016fe:	009b      	lsls	r3, r3, #2
 8001700:	440b      	add	r3, r1
 8001702:	605a      	str	r2, [r3, #4]
			printf("%d %d %d %.3f\r\n", cal->sample_count, count_ref, cal->error_arr[cal->sample_count], cal->theta_ref);
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8001708:	461d      	mov	r5, r3
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800170e:	687a      	ldr	r2, [r7, #4]
 8001710:	330a      	adds	r3, #10
 8001712:	009b      	lsls	r3, r3, #2
 8001714:	4413      	add	r3, r2
 8001716:	685c      	ldr	r4, [r3, #4]
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	689b      	ldr	r3, [r3, #8]
 800171c:	4618      	mov	r0, r3
 800171e:	f7fe ff33 	bl	8000588 <__aeabi_f2d>
 8001722:	4602      	mov	r2, r0
 8001724:	460b      	mov	r3, r1
 8001726:	e9cd 2300 	strd	r2, r3, [sp]
 800172a:	4623      	mov	r3, r4
 800172c:	69ba      	ldr	r2, [r7, #24]
 800172e:	4629      	mov	r1, r5
 8001730:	483d      	ldr	r0, [pc, #244]	; (8001828 <calibrate_encoder+0x2a4>)
 8001732:	f00b fad1 	bl	800ccd8 <iprintf>
			cal->next_sample_time += 2.0f*PI_F/(W_CAL*SAMPLES_PER_PPAIR);
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 800173c:	ed9f 7a3b 	vldr	s14, [pc, #236]	; 800182c <calibrate_encoder+0x2a8>
 8001740:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
			if(cal->sample_count == PPAIRS*SAMPLES_PER_PPAIR-1){
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800174e:	ee07 3a90 	vmov	s15, r3
 8001752:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001756:	4b31      	ldr	r3, [pc, #196]	; (800181c <calibrate_encoder+0x298>)
 8001758:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 800175c:	eddf 6a34 	vldr	s13, [pc, #208]	; 8001830 <calibrate_encoder+0x2ac>
 8001760:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001764:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001768:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800176c:	eeb4 7a67 	vcmp.f32	s14, s15
 8001770:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001774:	f000 81b7 	beq.w	8001ae6 <calibrate_encoder+0x562>
			cal->sample_count++;
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800177c:	3301      	adds	r3, #1
 800177e:	b29a      	uxth	r2, r3
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	849a      	strh	r2, [r3, #36]	; 0x24
		return;
 8001784:	e1b2      	b.n	8001aec <calibrate_encoder+0x568>
    }
	else if (cal->time < T1+4.0f*PI_F*PPAIRS/W_CAL){
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	ed93 7a05 	vldr	s14, [r3, #20]
 800178c:	4b23      	ldr	r3, [pc, #140]	; (800181c <calibrate_encoder+0x298>)
 800178e:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001792:	eddf 6a28 	vldr	s13, [pc, #160]	; 8001834 <calibrate_encoder+0x2b0>
 8001796:	ee67 6aa6 	vmul.f32	s13, s15, s13
 800179a:	eeb2 6a04 	vmov.f32	s12, #36	; 0x41200000  10.0
 800179e:	eec6 7a86 	vdiv.f32	s15, s13, s12
 80017a2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80017a6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80017aa:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80017ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017b2:	f140 80a9 	bpl.w	8001908 <calibrate_encoder+0x384>
		// rotate voltage vector through one mechanical rotation in the negative direction
		cal->theta_ref -= W_CAL*DT;//(cal->time-T1);
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	edd3 7a02 	vldr	s15, [r3, #8]
 80017bc:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8001824 <calibrate_encoder+0x2a0>
 80017c0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	edc3 7a02 	vstr	s15, [r3, #8]
		controller->i_d_des = I_CAL;
 80017ca:	4b14      	ldr	r3, [pc, #80]	; (800181c <calibrate_encoder+0x298>)
 80017cc:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80017ce:	68bb      	ldr	r3, [r7, #8]
 80017d0:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
		controller->i_q_des = 0.0f;
 80017d4:	68bb      	ldr	r3, [r7, #8]
 80017d6:	f04f 0200 	mov.w	r2, #0
 80017da:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
		cal->cal_position.elec_angle = cal->theta_ref;
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	689a      	ldr	r2, [r3, #8]
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	f503 4302 	add.w	r3, r3, #33280	; 0x8200
 80017e8:	3388      	adds	r3, #136	; 0x88
 80017ea:	601a      	str	r2, [r3, #0]
		commutate(controller, &cal->cal_position);
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	f503 4302 	add.w	r3, r3, #33280	; 0x8200
 80017f2:	332c      	adds	r3, #44	; 0x2c
 80017f4:	4619      	mov	r1, r3
 80017f6:	68b8      	ldr	r0, [r7, #8]
 80017f8:	f001 fbd6 	bl	8002fa8 <commutate>

		// sample SAMPLES_PER_PPAIR times per pole-pair
		if((cal->time > cal->next_sample_time)&&(cal->sample_count>0)){
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	ed93 7a05 	vldr	s14, [r3, #20]
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001808:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800180c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001810:	dc14      	bgt.n	800183c <calibrate_encoder+0x2b8>
			cal->error_arr[cal->sample_count] = (cal->error_arr[cal->sample_count] + error)/2;
			printf("%d %d %d %.3f\r\n", cal->sample_count, count_ref, cal->error_arr[cal->sample_count], cal->theta_ref);
			cal->sample_count--;
			cal->next_sample_time += 2.0f*PI_F/(W_CAL*SAMPLES_PER_PPAIR);
		}
		return;
 8001812:	e16a      	b.n	8001aea <calibrate_encoder+0x566>
 8001814:	08010654 	.word	0x08010654
 8001818:	37d1b717 	.word	0x37d1b717
 800181c:	20000694 	.word	0x20000694
 8001820:	40c90fdb 	.word	0x40c90fdb
 8001824:	3983126e 	.word	0x3983126e
 8001828:	0801067c 	.word	0x0801067c
 800182c:	3ba0d97c 	.word	0x3ba0d97c
 8001830:	43000000 	.word	0x43000000
 8001834:	41490fdb 	.word	0x41490fdb
 8001838:	47800000 	.word	0x47800000
		if((cal->time > cal->next_sample_time)&&(cal->sample_count>0)){
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8001840:	2b00      	cmp	r3, #0
 8001842:	f000 8152 	beq.w	8001aea <calibrate_encoder+0x566>
			int count_ref = cal->theta_ref * (float)ENC_CPR/(2.0f*PI_F*PPAIRS);
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	edd3 7a02 	vldr	s15, [r3, #8]
 800184c:	ed1f 7a06 	vldr	s14, [pc, #-24]	; 8001838 <calibrate_encoder+0x2b4>
 8001850:	ee67 6a87 	vmul.f32	s13, s15, s14
 8001854:	4ba7      	ldr	r3, [pc, #668]	; (8001af4 <calibrate_encoder+0x570>)
 8001856:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 800185a:	ed9f 7aa7 	vldr	s14, [pc, #668]	; 8001af8 <calibrate_encoder+0x574>
 800185e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001862:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001866:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800186a:	ee17 3a90 	vmov	r3, s15
 800186e:	623b      	str	r3, [r7, #32]
			int error = encoder->raw - count_ref;// - encoder->raw;
 8001870:	68fb      	ldr	r3, [r7, #12]
 8001872:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 8001874:	6a3b      	ldr	r3, [r7, #32]
 8001876:	1ad3      	subs	r3, r2, r3
 8001878:	61fb      	str	r3, [r7, #28]
			error = error + ENC_CPR*(error<0);
 800187a:	69fb      	ldr	r3, [r7, #28]
 800187c:	13db      	asrs	r3, r3, #15
 800187e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001882:	69fa      	ldr	r2, [r7, #28]
 8001884:	4413      	add	r3, r2
 8001886:	61fb      	str	r3, [r7, #28]
			cal->error_arr[cal->sample_count] = (cal->error_arr[cal->sample_count] + error)/2;
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800188c:	687a      	ldr	r2, [r7, #4]
 800188e:	330a      	adds	r3, #10
 8001890:	009b      	lsls	r3, r3, #2
 8001892:	4413      	add	r3, r2
 8001894:	685a      	ldr	r2, [r3, #4]
 8001896:	69fb      	ldr	r3, [r7, #28]
 8001898:	4413      	add	r3, r2
 800189a:	687a      	ldr	r2, [r7, #4]
 800189c:	8c92      	ldrh	r2, [r2, #36]	; 0x24
 800189e:	4610      	mov	r0, r2
 80018a0:	0fda      	lsrs	r2, r3, #31
 80018a2:	4413      	add	r3, r2
 80018a4:	105b      	asrs	r3, r3, #1
 80018a6:	4619      	mov	r1, r3
 80018a8:	687a      	ldr	r2, [r7, #4]
 80018aa:	f100 030a 	add.w	r3, r0, #10
 80018ae:	009b      	lsls	r3, r3, #2
 80018b0:	4413      	add	r3, r2
 80018b2:	6059      	str	r1, [r3, #4]
			printf("%d %d %d %.3f\r\n", cal->sample_count, count_ref, cal->error_arr[cal->sample_count], cal->theta_ref);
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80018b8:	461d      	mov	r5, r3
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80018be:	687a      	ldr	r2, [r7, #4]
 80018c0:	330a      	adds	r3, #10
 80018c2:	009b      	lsls	r3, r3, #2
 80018c4:	4413      	add	r3, r2
 80018c6:	685c      	ldr	r4, [r3, #4]
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	689b      	ldr	r3, [r3, #8]
 80018cc:	4618      	mov	r0, r3
 80018ce:	f7fe fe5b 	bl	8000588 <__aeabi_f2d>
 80018d2:	4602      	mov	r2, r0
 80018d4:	460b      	mov	r3, r1
 80018d6:	e9cd 2300 	strd	r2, r3, [sp]
 80018da:	4623      	mov	r3, r4
 80018dc:	6a3a      	ldr	r2, [r7, #32]
 80018de:	4629      	mov	r1, r5
 80018e0:	4886      	ldr	r0, [pc, #536]	; (8001afc <calibrate_encoder+0x578>)
 80018e2:	f00b f9f9 	bl	800ccd8 <iprintf>
			cal->sample_count--;
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80018ea:	3b01      	subs	r3, #1
 80018ec:	b29a      	uxth	r2, r3
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	849a      	strh	r2, [r3, #36]	; 0x24
			cal->next_sample_time += 2.0f*PI_F/(W_CAL*SAMPLES_PER_PPAIR);
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 80018f8:	ed9f 7a81 	vldr	s14, [pc, #516]	; 8001b00 <calibrate_encoder+0x57c>
 80018fc:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
		return;
 8001906:	e0f0      	b.n	8001aea <calibrate_encoder+0x566>
    }

    reset_foc(controller);
 8001908:	68b8      	ldr	r0, [r7, #8]
 800190a:	f001 fa33 	bl	8002d74 <reset_foc>

    // Calculate average offset
    int ezero_mean = 0;
 800190e:	2300      	movs	r3, #0
 8001910:	647b      	str	r3, [r7, #68]	; 0x44
	for(int i = 0; i<((int)PPAIRS*SAMPLES_PER_PPAIR); i++){
 8001912:	2300      	movs	r3, #0
 8001914:	643b      	str	r3, [r7, #64]	; 0x40
 8001916:	e00b      	b.n	8001930 <calibrate_encoder+0x3ac>
		ezero_mean += cal->error_arr[i];
 8001918:	687a      	ldr	r2, [r7, #4]
 800191a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800191c:	330a      	adds	r3, #10
 800191e:	009b      	lsls	r3, r3, #2
 8001920:	4413      	add	r3, r2
 8001922:	685b      	ldr	r3, [r3, #4]
 8001924:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8001926:	4413      	add	r3, r2
 8001928:	647b      	str	r3, [r7, #68]	; 0x44
	for(int i = 0; i<((int)PPAIRS*SAMPLES_PER_PPAIR); i++){
 800192a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800192c:	3301      	adds	r3, #1
 800192e:	643b      	str	r3, [r7, #64]	; 0x40
 8001930:	4b70      	ldr	r3, [pc, #448]	; (8001af4 <calibrate_encoder+0x570>)
 8001932:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001936:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800193a:	ee17 3a90 	vmov	r3, s15
 800193e:	01db      	lsls	r3, r3, #7
 8001940:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8001942:	429a      	cmp	r2, r3
 8001944:	dbe8      	blt.n	8001918 <calibrate_encoder+0x394>
	}
	cal->ezero = ezero_mean/(SAMPLES_PER_PPAIR*PPAIRS);
 8001946:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001948:	ee07 3a90 	vmov	s15, r3
 800194c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001950:	4b68      	ldr	r3, [pc, #416]	; (8001af4 <calibrate_encoder+0x570>)
 8001952:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001956:	ed9f 7a6b 	vldr	s14, [pc, #428]	; 8001b04 <calibrate_encoder+0x580>
 800195a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800195e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001962:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001966:	ee17 2a90 	vmov	r2, s15
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	61da      	str	r2, [r3, #28]

	// Moving average to filter out cogging ripple

	int window = SAMPLES_PER_PPAIR;
 800196e:	2380      	movs	r3, #128	; 0x80
 8001970:	62bb      	str	r3, [r7, #40]	; 0x28
	int lut_offset = (ENC_CPR-cal->error_arr[0])*N_LUT/ENC_CPR;
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001976:	f5c3 3380 	rsb	r3, r3, #65536	; 0x10000
 800197a:	2b00      	cmp	r3, #0
 800197c:	da01      	bge.n	8001982 <calibrate_encoder+0x3fe>
 800197e:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8001982:	125b      	asrs	r3, r3, #9
 8001984:	627b      	str	r3, [r7, #36]	; 0x24
	for(int i = 0; i<N_LUT; i++){
 8001986:	2300      	movs	r3, #0
 8001988:	63fb      	str	r3, [r7, #60]	; 0x3c
 800198a:	e0a0      	b.n	8001ace <calibrate_encoder+0x54a>
			int moving_avg = 0;
 800198c:	2300      	movs	r3, #0
 800198e:	63bb      	str	r3, [r7, #56]	; 0x38
			for(int j = (-window)/2; j<(window)/2; j++){
 8001990:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001992:	0fda      	lsrs	r2, r3, #31
 8001994:	4413      	add	r3, r2
 8001996:	105b      	asrs	r3, r3, #1
 8001998:	425b      	negs	r3, r3
 800199a:	637b      	str	r3, [r7, #52]	; 0x34
 800199c:	e068      	b.n	8001a70 <calibrate_encoder+0x4ec>
				int index = i*PPAIRS*SAMPLES_PER_PPAIR/N_LUT + j;
 800199e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80019a0:	ee07 3a90 	vmov	s15, r3
 80019a4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80019a8:	4b52      	ldr	r3, [pc, #328]	; (8001af4 <calibrate_encoder+0x570>)
 80019aa:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 80019ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80019b2:	ed9f 7a54 	vldr	s14, [pc, #336]	; 8001b04 <calibrate_encoder+0x580>
 80019b6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80019ba:	eddf 6a52 	vldr	s13, [pc, #328]	; 8001b04 <calibrate_encoder+0x580>
 80019be:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80019c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80019c4:	ee07 3a90 	vmov	s15, r3
 80019c8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80019cc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80019d0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80019d4:	ee17 3a90 	vmov	r3, s15
 80019d8:	633b      	str	r3, [r7, #48]	; 0x30
				if(index<0){index += (SAMPLES_PER_PPAIR*PPAIRS);}
 80019da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80019dc:	2b00      	cmp	r3, #0
 80019de:	da13      	bge.n	8001a08 <calibrate_encoder+0x484>
 80019e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80019e2:	ee07 3a90 	vmov	s15, r3
 80019e6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80019ea:	4b42      	ldr	r3, [pc, #264]	; (8001af4 <calibrate_encoder+0x570>)
 80019ec:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 80019f0:	eddf 6a44 	vldr	s13, [pc, #272]	; 8001b04 <calibrate_encoder+0x580>
 80019f4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80019f8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80019fc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001a00:	ee17 3a90 	vmov	r3, s15
 8001a04:	633b      	str	r3, [r7, #48]	; 0x30
 8001a06:	e027      	b.n	8001a58 <calibrate_encoder+0x4d4>
				else if(index>(SAMPLES_PER_PPAIR*PPAIRS-1)){index -= (SAMPLES_PER_PPAIR*PPAIRS);}
 8001a08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a0a:	ee07 3a90 	vmov	s15, r3
 8001a0e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001a12:	4b38      	ldr	r3, [pc, #224]	; (8001af4 <calibrate_encoder+0x570>)
 8001a14:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001a18:	eddf 6a3a 	vldr	s13, [pc, #232]	; 8001b04 <calibrate_encoder+0x580>
 8001a1c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001a20:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001a24:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8001a28:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001a2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a30:	dd12      	ble.n	8001a58 <calibrate_encoder+0x4d4>
 8001a32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a34:	ee07 3a90 	vmov	s15, r3
 8001a38:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001a3c:	4b2d      	ldr	r3, [pc, #180]	; (8001af4 <calibrate_encoder+0x570>)
 8001a3e:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001a42:	eddf 6a30 	vldr	s13, [pc, #192]	; 8001b04 <calibrate_encoder+0x580>
 8001a46:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001a4a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001a4e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001a52:	ee17 3a90 	vmov	r3, s15
 8001a56:	633b      	str	r3, [r7, #48]	; 0x30
				moving_avg += cal->error_arr[index];
 8001a58:	687a      	ldr	r2, [r7, #4]
 8001a5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a5c:	330a      	adds	r3, #10
 8001a5e:	009b      	lsls	r3, r3, #2
 8001a60:	4413      	add	r3, r2
 8001a62:	685b      	ldr	r3, [r3, #4]
 8001a64:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001a66:	4413      	add	r3, r2
 8001a68:	63bb      	str	r3, [r7, #56]	; 0x38
			for(int j = (-window)/2; j<(window)/2; j++){
 8001a6a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001a6c:	3301      	adds	r3, #1
 8001a6e:	637b      	str	r3, [r7, #52]	; 0x34
 8001a70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001a72:	0fda      	lsrs	r2, r3, #31
 8001a74:	4413      	add	r3, r2
 8001a76:	105b      	asrs	r3, r3, #1
 8001a78:	461a      	mov	r2, r3
 8001a7a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001a7c:	4293      	cmp	r3, r2
 8001a7e:	db8e      	blt.n	800199e <calibrate_encoder+0x41a>
			}
			moving_avg = moving_avg/window;
 8001a80:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001a82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001a84:	fb92 f3f3 	sdiv	r3, r2, r3
 8001a88:	63bb      	str	r3, [r7, #56]	; 0x38
			int lut_index = lut_offset + i;
 8001a8a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001a8c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001a8e:	4413      	add	r3, r2
 8001a90:	62fb      	str	r3, [r7, #44]	; 0x2c
			if(lut_index>(N_LUT-1)){lut_index -= N_LUT;}
 8001a92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001a94:	2b7f      	cmp	r3, #127	; 0x7f
 8001a96:	dd02      	ble.n	8001a9e <calibrate_encoder+0x51a>
 8001a98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001a9a:	3b80      	subs	r3, #128	; 0x80
 8001a9c:	62fb      	str	r3, [r7, #44]	; 0x2c
			cal->lut_arr[lut_index] = moving_avg - cal->ezero;
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	69db      	ldr	r3, [r3, #28]
 8001aa2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001aa4:	1ad2      	subs	r2, r2, r3
 8001aa6:	6879      	ldr	r1, [r7, #4]
 8001aa8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001aaa:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8001aae:	330a      	adds	r3, #10
 8001ab0:	009b      	lsls	r3, r3, #2
 8001ab2:	440b      	add	r3, r1
 8001ab4:	605a      	str	r2, [r3, #4]
			printf("%d  %d\r\n", lut_index, moving_avg - cal->ezero);
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	69db      	ldr	r3, [r3, #28]
 8001aba:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001abc:	1ad3      	subs	r3, r2, r3
 8001abe:	461a      	mov	r2, r3
 8001ac0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8001ac2:	4811      	ldr	r0, [pc, #68]	; (8001b08 <calibrate_encoder+0x584>)
 8001ac4:	f00b f908 	bl	800ccd8 <iprintf>
	for(int i = 0; i<N_LUT; i++){
 8001ac8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001aca:	3301      	adds	r3, #1
 8001acc:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001ace:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001ad0:	2b7f      	cmp	r3, #127	; 0x7f
 8001ad2:	f77f af5b 	ble.w	800198c <calibrate_encoder+0x408>

		}

	cal->started = 0;
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	2200      	movs	r2, #0
 8001ada:	741a      	strb	r2, [r3, #16]
	cal->done_cal = 1;
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	2201      	movs	r2, #1
 8001ae0:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
 8001ae4:	e002      	b.n	8001aec <calibrate_encoder+0x568>
				return;
 8001ae6:	bf00      	nop
 8001ae8:	e000      	b.n	8001aec <calibrate_encoder+0x568>
		return;
 8001aea:	bf00      	nop
}
 8001aec:	3748      	adds	r7, #72	; 0x48
 8001aee:	46bd      	mov	sp, r7
 8001af0:	bdb0      	pop	{r4, r5, r7, pc}
 8001af2:	bf00      	nop
 8001af4:	20000694 	.word	0x20000694
 8001af8:	40c90fdb 	.word	0x40c90fdb
 8001afc:	0801067c 	.word	0x0801067c
 8001b00:	3ba0d97c 	.word	0x3ba0d97c
 8001b04:	43000000 	.word	0x43000000
 8001b08:	0801068c 	.word	0x0801068c

08001b0c <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8001b10:	4b17      	ldr	r3, [pc, #92]	; (8001b70 <MX_CAN1_Init+0x64>)
 8001b12:	4a18      	ldr	r2, [pc, #96]	; (8001b74 <MX_CAN1_Init+0x68>)
 8001b14:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 3;
 8001b16:	4b16      	ldr	r3, [pc, #88]	; (8001b70 <MX_CAN1_Init+0x64>)
 8001b18:	2203      	movs	r2, #3
 8001b1a:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8001b1c:	4b14      	ldr	r3, [pc, #80]	; (8001b70 <MX_CAN1_Init+0x64>)
 8001b1e:	2200      	movs	r2, #0
 8001b20:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001b22:	4b13      	ldr	r3, [pc, #76]	; (8001b70 <MX_CAN1_Init+0x64>)
 8001b24:	2200      	movs	r2, #0
 8001b26:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_12TQ;
 8001b28:	4b11      	ldr	r3, [pc, #68]	; (8001b70 <MX_CAN1_Init+0x64>)
 8001b2a:	f44f 2230 	mov.w	r2, #720896	; 0xb0000
 8001b2e:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 8001b30:	4b0f      	ldr	r3, [pc, #60]	; (8001b70 <MX_CAN1_Init+0x64>)
 8001b32:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8001b36:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8001b38:	4b0d      	ldr	r3, [pc, #52]	; (8001b70 <MX_CAN1_Init+0x64>)
 8001b3a:	2200      	movs	r2, #0
 8001b3c:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8001b3e:	4b0c      	ldr	r3, [pc, #48]	; (8001b70 <MX_CAN1_Init+0x64>)
 8001b40:	2200      	movs	r2, #0
 8001b42:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8001b44:	4b0a      	ldr	r3, [pc, #40]	; (8001b70 <MX_CAN1_Init+0x64>)
 8001b46:	2200      	movs	r2, #0
 8001b48:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8001b4a:	4b09      	ldr	r3, [pc, #36]	; (8001b70 <MX_CAN1_Init+0x64>)
 8001b4c:	2200      	movs	r2, #0
 8001b4e:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8001b50:	4b07      	ldr	r3, [pc, #28]	; (8001b70 <MX_CAN1_Init+0x64>)
 8001b52:	2200      	movs	r2, #0
 8001b54:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8001b56:	4b06      	ldr	r3, [pc, #24]	; (8001b70 <MX_CAN1_Init+0x64>)
 8001b58:	2200      	movs	r2, #0
 8001b5a:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8001b5c:	4804      	ldr	r0, [pc, #16]	; (8001b70 <MX_CAN1_Init+0x64>)
 8001b5e:	f005 ff49 	bl	80079f4 <HAL_CAN_Init>
 8001b62:	4603      	mov	r3, r0
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d001      	beq.n	8001b6c <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 8001b68:	f003 fc68 	bl	800543c <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8001b6c:	bf00      	nop
 8001b6e:	bd80      	pop	{r7, pc}
 8001b70:	20000338 	.word	0x20000338
 8001b74:	40006400 	.word	0x40006400

08001b78 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	b08a      	sub	sp, #40	; 0x28
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b80:	f107 0314 	add.w	r3, r7, #20
 8001b84:	2200      	movs	r2, #0
 8001b86:	601a      	str	r2, [r3, #0]
 8001b88:	605a      	str	r2, [r3, #4]
 8001b8a:	609a      	str	r2, [r3, #8]
 8001b8c:	60da      	str	r2, [r3, #12]
 8001b8e:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	4a1d      	ldr	r2, [pc, #116]	; (8001c0c <HAL_CAN_MspInit+0x94>)
 8001b96:	4293      	cmp	r3, r2
 8001b98:	d134      	bne.n	8001c04 <HAL_CAN_MspInit+0x8c>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001b9a:	2300      	movs	r3, #0
 8001b9c:	613b      	str	r3, [r7, #16]
 8001b9e:	4b1c      	ldr	r3, [pc, #112]	; (8001c10 <HAL_CAN_MspInit+0x98>)
 8001ba0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ba2:	4a1b      	ldr	r2, [pc, #108]	; (8001c10 <HAL_CAN_MspInit+0x98>)
 8001ba4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001ba8:	6413      	str	r3, [r2, #64]	; 0x40
 8001baa:	4b19      	ldr	r3, [pc, #100]	; (8001c10 <HAL_CAN_MspInit+0x98>)
 8001bac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001bb2:	613b      	str	r3, [r7, #16]
 8001bb4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	60fb      	str	r3, [r7, #12]
 8001bba:	4b15      	ldr	r3, [pc, #84]	; (8001c10 <HAL_CAN_MspInit+0x98>)
 8001bbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bbe:	4a14      	ldr	r2, [pc, #80]	; (8001c10 <HAL_CAN_MspInit+0x98>)
 8001bc0:	f043 0302 	orr.w	r3, r3, #2
 8001bc4:	6313      	str	r3, [r2, #48]	; 0x30
 8001bc6:	4b12      	ldr	r3, [pc, #72]	; (8001c10 <HAL_CAN_MspInit+0x98>)
 8001bc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bca:	f003 0302 	and.w	r3, r3, #2
 8001bce:	60fb      	str	r3, [r7, #12]
 8001bd0:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001bd2:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001bd6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bd8:	2302      	movs	r3, #2
 8001bda:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bdc:	2300      	movs	r3, #0
 8001bde:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001be0:	2303      	movs	r3, #3
 8001be2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001be4:	2309      	movs	r3, #9
 8001be6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001be8:	f107 0314 	add.w	r3, r7, #20
 8001bec:	4619      	mov	r1, r3
 8001bee:	4809      	ldr	r0, [pc, #36]	; (8001c14 <HAL_CAN_MspInit+0x9c>)
 8001bf0:	f006 feea 	bl	80089c8 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	2100      	movs	r1, #0
 8001bf8:	2014      	movs	r0, #20
 8001bfa:	f006 fe1c 	bl	8008836 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8001bfe:	2014      	movs	r0, #20
 8001c00:	f006 fe35 	bl	800886e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 8001c04:	bf00      	nop
 8001c06:	3728      	adds	r7, #40	; 0x28
 8001c08:	46bd      	mov	sp, r7
 8001c0a:	bd80      	pop	{r7, pc}
 8001c0c:	40006400 	.word	0x40006400
 8001c10:	40023800 	.word	0x40023800
 8001c14:	40020400 	.word	0x40020400

08001c18 <can_rx_init>:
  }
}

/* USER CODE BEGIN 1 */

void can_rx_init(CANRxMessage *msg){
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	b082      	sub	sp, #8
 8001c1c:	af00      	add	r7, sp, #0
 8001c1e:	6078      	str	r0, [r7, #4]
	msg->filter.FilterFIFOAssignment=CAN_FILTER_FIFO0; 	// set fifo assignment
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	2200      	movs	r2, #0
 8001c24:	63da      	str	r2, [r3, #60]	; 0x3c
	msg->filter.FilterIdHigh=CAN_ID<<5;         // CAN ID
 8001c26:	4b12      	ldr	r3, [pc, #72]	; (8001c70 <can_rx_init+0x58>)
 8001c28:	685b      	ldr	r3, [r3, #4]
 8001c2a:	015b      	lsls	r3, r3, #5
 8001c2c:	461a      	mov	r2, r3
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	62da      	str	r2, [r3, #44]	; 0x2c
	msg->filter.FilterIdLow=0x0;
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	2200      	movs	r2, #0
 8001c36:	631a      	str	r2, [r3, #48]	; 0x30
	msg->filter.FilterMaskIdHigh=0xFFF;
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	f640 72ff 	movw	r2, #4095	; 0xfff
 8001c3e:	635a      	str	r2, [r3, #52]	; 0x34
	msg->filter.FilterMaskIdLow=0xFFFF;
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001c46:	639a      	str	r2, [r3, #56]	; 0x38
	msg->filter.FilterMode = CAN_FILTERMODE_IDMASK;
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	2200      	movs	r2, #0
 8001c4c:	645a      	str	r2, [r3, #68]	; 0x44
	msg->filter.FilterScale=CAN_FILTERSCALE_16BIT;
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	2200      	movs	r2, #0
 8001c52:	649a      	str	r2, [r3, #72]	; 0x48
	msg->filter.FilterActivation=ENABLE;
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	2201      	movs	r2, #1
 8001c58:	64da      	str	r2, [r3, #76]	; 0x4c
	HAL_CAN_ConfigFilter(&CAN_H, &msg->filter);
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	332c      	adds	r3, #44	; 0x2c
 8001c5e:	4619      	mov	r1, r3
 8001c60:	4804      	ldr	r0, [pc, #16]	; (8001c74 <can_rx_init+0x5c>)
 8001c62:	f005 ffc3 	bl	8007bec <HAL_CAN_ConfigFilter>
}
 8001c66:	bf00      	nop
 8001c68:	3708      	adds	r7, #8
 8001c6a:	46bd      	mov	sp, r7
 8001c6c:	bd80      	pop	{r7, pc}
 8001c6e:	bf00      	nop
 8001c70:	20008fac 	.word	0x20008fac
 8001c74:	20000338 	.word	0x20000338

08001c78 <can_tx_init>:

void can_tx_init(CANTxMessage *msg){
 8001c78:	b480      	push	{r7}
 8001c7a:	b083      	sub	sp, #12
 8001c7c:	af00      	add	r7, sp, #0
 8001c7e:	6078      	str	r0, [r7, #4]
	msg->tx_header.DLC = 8; 			// message size of 8 byte
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	2208      	movs	r2, #8
 8001c84:	61da      	str	r2, [r3, #28]
	msg->tx_header.IDE=CAN_ID_STD; 		// set identifier to standard
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	2200      	movs	r2, #0
 8001c8a:	615a      	str	r2, [r3, #20]
	msg->tx_header.RTR=CAN_RTR_DATA; 	// set data type to remote transmission request?
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	2200      	movs	r2, #0
 8001c90:	619a      	str	r2, [r3, #24]
	msg->tx_header.StdId = CAN_MASTER;  // recipient CAN ID
 8001c92:	4b05      	ldr	r3, [pc, #20]	; (8001ca8 <can_tx_init+0x30>)
 8001c94:	689b      	ldr	r3, [r3, #8]
 8001c96:	461a      	mov	r2, r3
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	60da      	str	r2, [r3, #12]
}
 8001c9c:	bf00      	nop
 8001c9e:	370c      	adds	r7, #12
 8001ca0:	46bd      	mov	sp, r7
 8001ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca6:	4770      	bx	lr
 8001ca8:	20008fac 	.word	0x20008fac

08001cac <pack_reply>:
/// 0: [position[15-8]]
/// 1: [position[7-0]]
/// 2: [velocity[11-4]]
/// 3: [velocity[3-0], current[11-8]]
/// 4: [current[7-0]]
void pack_reply(CANTxMessage *msg, float p, float v, float t, int version, int calibrate_finish, int state, float iq_ref){
 8001cac:	b580      	push	{r7, lr}
 8001cae:	b08c      	sub	sp, #48	; 0x30
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	61f8      	str	r0, [r7, #28]
 8001cb4:	ed87 0a06 	vstr	s0, [r7, #24]
 8001cb8:	edc7 0a05 	vstr	s1, [r7, #20]
 8001cbc:	ed87 1a04 	vstr	s2, [r7, #16]
 8001cc0:	60f9      	str	r1, [r7, #12]
 8001cc2:	60ba      	str	r2, [r7, #8]
 8001cc4:	607b      	str	r3, [r7, #4]
 8001cc6:	edc7 1a00 	vstr	s3, [r7]
    int p_int = float_to_uint(p, P_REPLY_MIN, P_REPLY_MAX, 16);
 8001cca:	2010      	movs	r0, #16
 8001ccc:	ed9f 1a3e 	vldr	s2, [pc, #248]	; 8001dc8 <pack_reply+0x11c>
 8001cd0:	eddf 0a3e 	vldr	s1, [pc, #248]	; 8001dcc <pack_reply+0x120>
 8001cd4:	ed97 0a06 	vldr	s0, [r7, #24]
 8001cd8:	f003 fca0 	bl	800561c <float_to_uint>
 8001cdc:	62f8      	str	r0, [r7, #44]	; 0x2c
    int v_int = float_to_uint(v, V_MIN, V_MAX, 12);
 8001cde:	4b3c      	ldr	r3, [pc, #240]	; (8001dd0 <pack_reply+0x124>)
 8001ce0:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 8001ce4:	4b3a      	ldr	r3, [pc, #232]	; (8001dd0 <pack_reply+0x124>)
 8001ce6:	ed93 7a16 	vldr	s14, [r3, #88]	; 0x58
 8001cea:	200c      	movs	r0, #12
 8001cec:	eeb0 1a47 	vmov.f32	s2, s14
 8001cf0:	eef0 0a67 	vmov.f32	s1, s15
 8001cf4:	ed97 0a05 	vldr	s0, [r7, #20]
 8001cf8:	f003 fc90 	bl	800561c <float_to_uint>
 8001cfc:	62b8      	str	r0, [r7, #40]	; 0x28
    int t_int = float_to_uint(t, -(I_MAX+SENSE_BUFFER)*KT*GR, (I_MAX+SENSE_BUFFER)*KT*GR, 12);
 8001cfe:	4b34      	ldr	r3, [pc, #208]	; (8001dd0 <pack_reply+0x124>)
 8001d00:	edd3 7a03 	vldr	s15, [r3, #12]
 8001d04:	ed9f 7a33 	vldr	s14, [pc, #204]	; 8001dd4 <pack_reply+0x128>
 8001d08:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001d0c:	eeb1 7a67 	vneg.f32	s14, s15
 8001d10:	4b2f      	ldr	r3, [pc, #188]	; (8001dd0 <pack_reply+0x124>)
 8001d12:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 8001d16:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001d1a:	4b2d      	ldr	r3, [pc, #180]	; (8001dd0 <pack_reply+0x124>)
 8001d1c:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8001d20:	ee67 6a27 	vmul.f32	s13, s14, s15
 8001d24:	4b2a      	ldr	r3, [pc, #168]	; (8001dd0 <pack_reply+0x124>)
 8001d26:	edd3 7a03 	vldr	s15, [r3, #12]
 8001d2a:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 8001dd4 <pack_reply+0x128>
 8001d2e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8001d32:	4b27      	ldr	r3, [pc, #156]	; (8001dd0 <pack_reply+0x124>)
 8001d34:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 8001d38:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001d3c:	4b24      	ldr	r3, [pc, #144]	; (8001dd0 <pack_reply+0x124>)
 8001d3e:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8001d42:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d46:	200c      	movs	r0, #12
 8001d48:	eeb0 1a67 	vmov.f32	s2, s15
 8001d4c:	eef0 0a66 	vmov.f32	s1, s13
 8001d50:	ed97 0a04 	vldr	s0, [r7, #16]
 8001d54:	f003 fc62 	bl	800561c <float_to_uint>
 8001d58:	6278      	str	r0, [r7, #36]	; 0x24

    msg->data[0] = CAN_ID;
 8001d5a:	4b1f      	ldr	r3, [pc, #124]	; (8001dd8 <pack_reply+0x12c>)
 8001d5c:	685b      	ldr	r3, [r3, #4]
 8001d5e:	b2da      	uxtb	r2, r3
 8001d60:	69fb      	ldr	r3, [r7, #28]
 8001d62:	705a      	strb	r2, [r3, #1]
    msg->data[1] = p_int>>8;
 8001d64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001d66:	121b      	asrs	r3, r3, #8
 8001d68:	b2da      	uxtb	r2, r3
 8001d6a:	69fb      	ldr	r3, [r7, #28]
 8001d6c:	709a      	strb	r2, [r3, #2]
    msg->data[2] = p_int&0xFF;
 8001d6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001d70:	b2da      	uxtb	r2, r3
 8001d72:	69fb      	ldr	r3, [r7, #28]
 8001d74:	70da      	strb	r2, [r3, #3]
    msg->data[3] = v_int>>4;
 8001d76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d78:	111b      	asrs	r3, r3, #4
 8001d7a:	b2da      	uxtb	r2, r3
 8001d7c:	69fb      	ldr	r3, [r7, #28]
 8001d7e:	711a      	strb	r2, [r3, #4]
    msg->data[4] = ((v_int&0xF)<<4) + (t_int>>8);
 8001d80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d82:	011b      	lsls	r3, r3, #4
 8001d84:	b2da      	uxtb	r2, r3
 8001d86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d88:	121b      	asrs	r3, r3, #8
 8001d8a:	b2db      	uxtb	r3, r3
 8001d8c:	4413      	add	r3, r2
 8001d8e:	b2da      	uxtb	r2, r3
 8001d90:	69fb      	ldr	r3, [r7, #28]
 8001d92:	715a      	strb	r2, [r3, #5]
    msg->data[5] = t_int&0xFF;
 8001d94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d96:	b2da      	uxtb	r2, r3
 8001d98:	69fb      	ldr	r3, [r7, #28]
 8001d9a:	719a      	strb	r2, [r3, #6]
    msg->data[6] = (version<<4) + (calibrate_finish&0xF);
 8001d9c:	68fb      	ldr	r3, [r7, #12]
 8001d9e:	b2db      	uxtb	r3, r3
 8001da0:	011b      	lsls	r3, r3, #4
 8001da2:	b2da      	uxtb	r2, r3
 8001da4:	68bb      	ldr	r3, [r7, #8]
 8001da6:	b2db      	uxtb	r3, r3
 8001da8:	f003 030f 	and.w	r3, r3, #15
 8001dac:	b2db      	uxtb	r3, r3
 8001dae:	4413      	add	r3, r2
 8001db0:	b2da      	uxtb	r2, r3
 8001db2:	69fb      	ldr	r3, [r7, #28]
 8001db4:	71da      	strb	r2, [r3, #7]
    msg->data[7] = state;
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	b2da      	uxtb	r2, r3
 8001dba:	69fb      	ldr	r3, [r7, #28]
 8001dbc:	721a      	strb	r2, [r3, #8]
    }
 8001dbe:	bf00      	nop
 8001dc0:	3730      	adds	r7, #48	; 0x30
 8001dc2:	46bd      	mov	sp, r7
 8001dc4:	bd80      	pop	{r7, pc}
 8001dc6:	bf00      	nop
 8001dc8:	42bc7edd 	.word	0x42bc7edd
 8001dcc:	c2bc7edd 	.word	0xc2bc7edd
 8001dd0:	20000694 	.word	0x20000694
 8001dd4:	00000000 	.word	0x00000000
 8001dd8:	20008fac 	.word	0x20008fac

08001ddc <unpack_cmd>:
/// 3: [velocity[3-0], kp[11-8]]
/// 4: [kp[7-0]]
/// 5: [kd[11-4]]
/// 6: [kd[3-0], torque[11-8]]
/// 7: [torque[7-0]]
void unpack_cmd(CANRxMessage msg, float *commands){// ControllerStruct * controller){
 8001ddc:	b084      	sub	sp, #16
 8001dde:	b590      	push	{r4, r7, lr}
 8001de0:	b087      	sub	sp, #28
 8001de2:	af00      	add	r7, sp, #0
 8001de4:	f107 0428 	add.w	r4, r7, #40	; 0x28
 8001de8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        int p_int = (msg.data[0]<<8)|msg.data[1];
 8001dec:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8001df0:	021b      	lsls	r3, r3, #8
 8001df2:	f897 2031 	ldrb.w	r2, [r7, #49]	; 0x31
 8001df6:	4313      	orrs	r3, r2
 8001df8:	617b      	str	r3, [r7, #20]
        int kp_int = (msg.data[2]<<4)|(msg.data[3]>>4);
 8001dfa:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8001dfe:	011b      	lsls	r3, r3, #4
 8001e00:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 8001e04:	0912      	lsrs	r2, r2, #4
 8001e06:	b2d2      	uxtb	r2, r2
 8001e08:	4313      	orrs	r3, r2
 8001e0a:	613b      	str	r3, [r7, #16]
        int ki_int = ((msg.data[3]&0xF)<<8)|msg.data[4];
 8001e0c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001e10:	021b      	lsls	r3, r3, #8
 8001e12:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8001e16:	f897 2034 	ldrb.w	r2, [r7, #52]	; 0x34
 8001e1a:	4313      	orrs	r3, r2
 8001e1c:	60fb      	str	r3, [r7, #12]
        int kd_int = (msg.data[5]<<4)|(msg.data[6]>>4);
 8001e1e:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8001e22:	011b      	lsls	r3, r3, #4
 8001e24:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
 8001e28:	0912      	lsrs	r2, r2, #4
 8001e2a:	b2d2      	uxtb	r2, r2
 8001e2c:	4313      	orrs	r3, r2
 8001e2e:	60bb      	str	r3, [r7, #8]
        int t_int = ((msg.data[6]&0xF)<<8)|msg.data[7];
 8001e30:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8001e34:	021b      	lsls	r3, r3, #8
 8001e36:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8001e3a:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 8001e3e:	4313      	orrs	r3, r2
 8001e40:	607b      	str	r3, [r7, #4]

        commands[0] = uint_to_float(p_int, P_MIN, P_MAX, 16);
 8001e42:	4b3f      	ldr	r3, [pc, #252]	; (8001f40 <unpack_cmd+0x164>)
 8001e44:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 8001e48:	4b3d      	ldr	r3, [pc, #244]	; (8001f40 <unpack_cmd+0x164>)
 8001e4a:	ed93 7a14 	vldr	s14, [r3, #80]	; 0x50
 8001e4e:	2110      	movs	r1, #16
 8001e50:	eef0 0a47 	vmov.f32	s1, s14
 8001e54:	eeb0 0a67 	vmov.f32	s0, s15
 8001e58:	6978      	ldr	r0, [r7, #20]
 8001e5a:	f003 fc12 	bl	8005682 <uint_to_float>
 8001e5e:	eef0 7a40 	vmov.f32	s15, s0
 8001e62:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001e66:	edc3 7a00 	vstr	s15, [r3]
        commands[1] = uint_to_float(kp_int, KP_MIN, KP_MAX, 12);
 8001e6a:	4b35      	ldr	r3, [pc, #212]	; (8001f40 <unpack_cmd+0x164>)
 8001e6c:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 8001e70:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001e74:	1d1c      	adds	r4, r3, #4
 8001e76:	210c      	movs	r1, #12
 8001e78:	eef0 0a67 	vmov.f32	s1, s15
 8001e7c:	ed9f 0a31 	vldr	s0, [pc, #196]	; 8001f44 <unpack_cmd+0x168>
 8001e80:	6938      	ldr	r0, [r7, #16]
 8001e82:	f003 fbfe 	bl	8005682 <uint_to_float>
 8001e86:	eef0 7a40 	vmov.f32	s15, s0
 8001e8a:	edc4 7a00 	vstr	s15, [r4]
        commands[2] = uint_to_float(ki_int, KI_MIN, KI_MAX, 12);
 8001e8e:	4b2c      	ldr	r3, [pc, #176]	; (8001f40 <unpack_cmd+0x164>)
 8001e90:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 8001e94:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001e98:	f103 0408 	add.w	r4, r3, #8
 8001e9c:	210c      	movs	r1, #12
 8001e9e:	eef0 0a67 	vmov.f32	s1, s15
 8001ea2:	ed9f 0a28 	vldr	s0, [pc, #160]	; 8001f44 <unpack_cmd+0x168>
 8001ea6:	68f8      	ldr	r0, [r7, #12]
 8001ea8:	f003 fbeb 	bl	8005682 <uint_to_float>
 8001eac:	eef0 7a40 	vmov.f32	s15, s0
 8001eb0:	edc4 7a00 	vstr	s15, [r4]
        commands[3] = uint_to_float(kd_int, KD_MIN, KD_MAX, 12);
 8001eb4:	4b22      	ldr	r3, [pc, #136]	; (8001f40 <unpack_cmd+0x164>)
 8001eb6:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 8001eba:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001ebe:	f103 040c 	add.w	r4, r3, #12
 8001ec2:	210c      	movs	r1, #12
 8001ec4:	eef0 0a67 	vmov.f32	s1, s15
 8001ec8:	ed9f 0a1e 	vldr	s0, [pc, #120]	; 8001f44 <unpack_cmd+0x168>
 8001ecc:	68b8      	ldr	r0, [r7, #8]
 8001ece:	f003 fbd8 	bl	8005682 <uint_to_float>
 8001ed2:	eef0 7a40 	vmov.f32	s15, s0
 8001ed6:	edc4 7a00 	vstr	s15, [r4]
        commands[4] = uint_to_float(t_int, -I_MAX*KT*GR, I_MAX*KT*GR, 12);
 8001eda:	4b19      	ldr	r3, [pc, #100]	; (8001f40 <unpack_cmd+0x164>)
 8001edc:	edd3 7a03 	vldr	s15, [r3, #12]
 8001ee0:	eeb1 7a67 	vneg.f32	s14, s15
 8001ee4:	4b16      	ldr	r3, [pc, #88]	; (8001f40 <unpack_cmd+0x164>)
 8001ee6:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 8001eea:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001eee:	4b14      	ldr	r3, [pc, #80]	; (8001f40 <unpack_cmd+0x164>)
 8001ef0:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8001ef4:	ee67 6a27 	vmul.f32	s13, s14, s15
 8001ef8:	4b11      	ldr	r3, [pc, #68]	; (8001f40 <unpack_cmd+0x164>)
 8001efa:	ed93 7a03 	vldr	s14, [r3, #12]
 8001efe:	4b10      	ldr	r3, [pc, #64]	; (8001f40 <unpack_cmd+0x164>)
 8001f00:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 8001f04:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001f08:	4b0d      	ldr	r3, [pc, #52]	; (8001f40 <unpack_cmd+0x164>)
 8001f0a:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8001f0e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001f12:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001f16:	f103 0410 	add.w	r4, r3, #16
 8001f1a:	210c      	movs	r1, #12
 8001f1c:	eef0 0a67 	vmov.f32	s1, s15
 8001f20:	eeb0 0a66 	vmov.f32	s0, s13
 8001f24:	6878      	ldr	r0, [r7, #4]
 8001f26:	f003 fbac 	bl	8005682 <uint_to_float>
 8001f2a:	eef0 7a40 	vmov.f32	s15, s0
 8001f2e:	edc4 7a00 	vstr	s15, [r4]
    //printf("Received   ");
    //printf("%.3f  %.3f  %.3f  %.3f  %.3f   %.3f", controller->p_des, controller->v_des, controller->kp, controller->kd, controller->t_ff, controller->i_q_ref);
    //printf("\n\r");
    }
 8001f32:	bf00      	nop
 8001f34:	371c      	adds	r7, #28
 8001f36:	46bd      	mov	sp, r7
 8001f38:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8001f3c:	b004      	add	sp, #16
 8001f3e:	4770      	bx	lr
 8001f40:	20000694 	.word	0x20000694
 8001f44:	00000000 	.word	0x00000000

08001f48 <drv_spi_write>:
#include "drv8323.h"
#include <stdio.h>
#include "usart.h"
#include "hw_config.h"

uint16_t drv_spi_write(DRVStruct * drv, uint16_t val){
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	b084      	sub	sp, #16
 8001f4c:	af02      	add	r7, sp, #8
 8001f4e:	6078      	str	r0, [r7, #4]
 8001f50:	460b      	mov	r3, r1
 8001f52:	807b      	strh	r3, [r7, #2]
	drv->spi_tx_word = val;
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	887a      	ldrh	r2, [r7, #2]
 8001f58:	801a      	strh	r2, [r3, #0]
	DRV_CS_LOW; 	// CS low
 8001f5a:	2200      	movs	r2, #0
 8001f5c:	2110      	movs	r1, #16
 8001f5e:	480f      	ldr	r0, [pc, #60]	; (8001f9c <drv_spi_write+0x54>)
 8001f60:	f006 fede 	bl	8008d20 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&DRV_SPI, (uint8_t*)drv->spi_tx_buff, (uint8_t *)drv->spi_rx_buff, 1, 100);
 8001f64:	6879      	ldr	r1, [r7, #4]
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	1c9a      	adds	r2, r3, #2
 8001f6a:	2364      	movs	r3, #100	; 0x64
 8001f6c:	9300      	str	r3, [sp, #0]
 8001f6e:	2301      	movs	r3, #1
 8001f70:	480b      	ldr	r0, [pc, #44]	; (8001fa0 <drv_spi_write+0x58>)
 8001f72:	f007 fd32 	bl	80099da <HAL_SPI_TransmitReceive>
	while( DRV_SPI.State == HAL_SPI_STATE_BUSY );  					// wait for transmission complete
 8001f76:	bf00      	nop
 8001f78:	4b09      	ldr	r3, [pc, #36]	; (8001fa0 <drv_spi_write+0x58>)
 8001f7a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001f7e:	b2db      	uxtb	r3, r3
 8001f80:	2b02      	cmp	r3, #2
 8001f82:	d0f9      	beq.n	8001f78 <drv_spi_write+0x30>
	DRV_CS_HIGH; 	// CS high
 8001f84:	2201      	movs	r2, #1
 8001f86:	2110      	movs	r1, #16
 8001f88:	4804      	ldr	r0, [pc, #16]	; (8001f9c <drv_spi_write+0x54>)
 8001f8a:	f006 fec9 	bl	8008d20 <HAL_GPIO_WritePin>
	return drv->spi_rx_word;
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	885b      	ldrh	r3, [r3, #2]
}
 8001f92:	4618      	mov	r0, r3
 8001f94:	3708      	adds	r7, #8
 8001f96:	46bd      	mov	sp, r7
 8001f98:	bd80      	pop	{r7, pc}
 8001f9a:	bf00      	nop
 8001f9c:	40020000 	.word	0x40020000
 8001fa0:	200094b0 	.word	0x200094b0

08001fa4 <drv_read_FSR1>:
uint16_t drv_read_FSR1(DRVStruct drv){
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	b082      	sub	sp, #8
 8001fa8:	af00      	add	r7, sp, #0
 8001faa:	463b      	mov	r3, r7
 8001fac:	e883 0003 	stmia.w	r3, {r0, r1}
	return drv_spi_write(&drv, (1<<15)|FSR1);
 8001fb0:	463b      	mov	r3, r7
 8001fb2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001fb6:	4618      	mov	r0, r3
 8001fb8:	f7ff ffc6 	bl	8001f48 <drv_spi_write>
 8001fbc:	4603      	mov	r3, r0
}
 8001fbe:	4618      	mov	r0, r3
 8001fc0:	3708      	adds	r7, #8
 8001fc2:	46bd      	mov	sp, r7
 8001fc4:	bd80      	pop	{r7, pc}

08001fc6 <drv_read_FSR2>:

uint16_t drv_read_FSR2(DRVStruct drv){
 8001fc6:	b580      	push	{r7, lr}
 8001fc8:	b082      	sub	sp, #8
 8001fca:	af00      	add	r7, sp, #0
 8001fcc:	463b      	mov	r3, r7
 8001fce:	e883 0003 	stmia.w	r3, {r0, r1}
	return drv_spi_write(&drv, (1<<15)|FSR2);
 8001fd2:	463b      	mov	r3, r7
 8001fd4:	f248 0101 	movw	r1, #32769	; 0x8001
 8001fd8:	4618      	mov	r0, r3
 8001fda:	f7ff ffb5 	bl	8001f48 <drv_spi_write>
 8001fde:	4603      	mov	r3, r0
}
 8001fe0:	4618      	mov	r0, r3
 8001fe2:	3708      	adds	r7, #8
 8001fe4:	46bd      	mov	sp, r7
 8001fe6:	bd80      	pop	{r7, pc}

08001fe8 <drv_read_register>:

uint16_t drv_read_register(DRVStruct drv, int reg){
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	b084      	sub	sp, #16
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	f107 0308 	add.w	r3, r7, #8
 8001ff2:	e883 0003 	stmia.w	r3, {r0, r1}
 8001ff6:	607a      	str	r2, [r7, #4]
	return drv_spi_write(&drv, (1<<15)|(reg<<11));
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	02db      	lsls	r3, r3, #11
 8001ffc:	b21b      	sxth	r3, r3
 8001ffe:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002002:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002006:	b21b      	sxth	r3, r3
 8002008:	b29a      	uxth	r2, r3
 800200a:	f107 0308 	add.w	r3, r7, #8
 800200e:	4611      	mov	r1, r2
 8002010:	4618      	mov	r0, r3
 8002012:	f7ff ff99 	bl	8001f48 <drv_spi_write>
 8002016:	4603      	mov	r3, r0
}
 8002018:	4618      	mov	r0, r3
 800201a:	3710      	adds	r7, #16
 800201c:	46bd      	mov	sp, r7
 800201e:	bd80      	pop	{r7, pc}

08002020 <drv_write_register>:
void drv_write_register(DRVStruct drv, int reg, int val){
 8002020:	b590      	push	{r4, r7, lr}
 8002022:	b085      	sub	sp, #20
 8002024:	af00      	add	r7, sp, #0
 8002026:	f107 0408 	add.w	r4, r7, #8
 800202a:	e884 0003 	stmia.w	r4, {r0, r1}
 800202e:	607a      	str	r2, [r7, #4]
 8002030:	603b      	str	r3, [r7, #0]
	drv_spi_write(&drv, (reg<<11)|val);
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	02db      	lsls	r3, r3, #11
 8002036:	b21a      	sxth	r2, r3
 8002038:	683b      	ldr	r3, [r7, #0]
 800203a:	b21b      	sxth	r3, r3
 800203c:	4313      	orrs	r3, r2
 800203e:	b21b      	sxth	r3, r3
 8002040:	b29a      	uxth	r2, r3
 8002042:	f107 0308 	add.w	r3, r7, #8
 8002046:	4611      	mov	r1, r2
 8002048:	4618      	mov	r0, r3
 800204a:	f7ff ff7d 	bl	8001f48 <drv_spi_write>
}
 800204e:	bf00      	nop
 8002050:	3714      	adds	r7, #20
 8002052:	46bd      	mov	sp, r7
 8002054:	bd90      	pop	{r4, r7, pc}

08002056 <drv_write_DCR>:
void drv_write_DCR(DRVStruct drv, int DIS_CPUV, int DIS_GDF, int OTW_REP, int PWM_MODE, int PWM_COM, int PWM_DIR, int COAST, int BRAKE, int CLR_FLT){
 8002056:	b590      	push	{r4, r7, lr}
 8002058:	b087      	sub	sp, #28
 800205a:	af00      	add	r7, sp, #0
 800205c:	f107 0408 	add.w	r4, r7, #8
 8002060:	e884 0003 	stmia.w	r4, {r0, r1}
 8002064:	607a      	str	r2, [r7, #4]
 8002066:	603b      	str	r3, [r7, #0]
	uint16_t val = (DCR<<11) | (DIS_CPUV<<9) | (DIS_GDF<<8) | (OTW_REP<<7) | (PWM_MODE<<5) | (PWM_COM<<4) | (PWM_DIR<<3) | (COAST<<2) | (BRAKE<<1) | CLR_FLT;
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	025b      	lsls	r3, r3, #9
 800206c:	b21b      	sxth	r3, r3
 800206e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002072:	b21a      	sxth	r2, r3
 8002074:	683b      	ldr	r3, [r7, #0]
 8002076:	021b      	lsls	r3, r3, #8
 8002078:	b21b      	sxth	r3, r3
 800207a:	4313      	orrs	r3, r2
 800207c:	b21a      	sxth	r2, r3
 800207e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002080:	01db      	lsls	r3, r3, #7
 8002082:	b21b      	sxth	r3, r3
 8002084:	4313      	orrs	r3, r2
 8002086:	b21a      	sxth	r2, r3
 8002088:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800208a:	015b      	lsls	r3, r3, #5
 800208c:	b21b      	sxth	r3, r3
 800208e:	4313      	orrs	r3, r2
 8002090:	b21a      	sxth	r2, r3
 8002092:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002094:	011b      	lsls	r3, r3, #4
 8002096:	b21b      	sxth	r3, r3
 8002098:	4313      	orrs	r3, r2
 800209a:	b21a      	sxth	r2, r3
 800209c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800209e:	00db      	lsls	r3, r3, #3
 80020a0:	b21b      	sxth	r3, r3
 80020a2:	4313      	orrs	r3, r2
 80020a4:	b21a      	sxth	r2, r3
 80020a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80020a8:	009b      	lsls	r3, r3, #2
 80020aa:	b21b      	sxth	r3, r3
 80020ac:	4313      	orrs	r3, r2
 80020ae:	b21a      	sxth	r2, r3
 80020b0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80020b2:	005b      	lsls	r3, r3, #1
 80020b4:	b21b      	sxth	r3, r3
 80020b6:	4313      	orrs	r3, r2
 80020b8:	b21a      	sxth	r2, r3
 80020ba:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80020bc:	b21b      	sxth	r3, r3
 80020be:	4313      	orrs	r3, r2
 80020c0:	b21b      	sxth	r3, r3
 80020c2:	82fb      	strh	r3, [r7, #22]
	drv_spi_write(&drv, val);
 80020c4:	8afa      	ldrh	r2, [r7, #22]
 80020c6:	f107 0308 	add.w	r3, r7, #8
 80020ca:	4611      	mov	r1, r2
 80020cc:	4618      	mov	r0, r3
 80020ce:	f7ff ff3b 	bl	8001f48 <drv_spi_write>
}
 80020d2:	bf00      	nop
 80020d4:	371c      	adds	r7, #28
 80020d6:	46bd      	mov	sp, r7
 80020d8:	bd90      	pop	{r4, r7, pc}

080020da <drv_write_OCPCR>:
}
void drv_write_LSR(DRVStruct drv, int CBC, int TDRIVE, int IDRIVEP_LS, int IDRIVEN_LS){
	uint16_t val = (LSR<<11) | (CBC<<10) | (TDRIVE<<8) | (IDRIVEP_LS<<4) | IDRIVEN_LS;
	drv_spi_write(&drv, val);
}
void drv_write_OCPCR(DRVStruct drv, int TRETRY, int DEAD_TIME, int OCP_MODE, int OCP_DEG, int VDS_LVL){
 80020da:	b590      	push	{r4, r7, lr}
 80020dc:	b087      	sub	sp, #28
 80020de:	af00      	add	r7, sp, #0
 80020e0:	f107 0408 	add.w	r4, r7, #8
 80020e4:	e884 0003 	stmia.w	r4, {r0, r1}
 80020e8:	607a      	str	r2, [r7, #4]
 80020ea:	603b      	str	r3, [r7, #0]
	uint16_t val = (OCPCR<<11) | (TRETRY<<10) | (DEAD_TIME<<8) | (OCP_MODE<<6) | (OCP_DEG<<4) | VDS_LVL;
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	029b      	lsls	r3, r3, #10
 80020f0:	b21b      	sxth	r3, r3
 80020f2:	f443 5320 	orr.w	r3, r3, #10240	; 0x2800
 80020f6:	b21a      	sxth	r2, r3
 80020f8:	683b      	ldr	r3, [r7, #0]
 80020fa:	021b      	lsls	r3, r3, #8
 80020fc:	b21b      	sxth	r3, r3
 80020fe:	4313      	orrs	r3, r2
 8002100:	b21a      	sxth	r2, r3
 8002102:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002104:	019b      	lsls	r3, r3, #6
 8002106:	b21b      	sxth	r3, r3
 8002108:	4313      	orrs	r3, r2
 800210a:	b21a      	sxth	r2, r3
 800210c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800210e:	011b      	lsls	r3, r3, #4
 8002110:	b21b      	sxth	r3, r3
 8002112:	4313      	orrs	r3, r2
 8002114:	b21a      	sxth	r2, r3
 8002116:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002118:	b21b      	sxth	r3, r3
 800211a:	4313      	orrs	r3, r2
 800211c:	b21b      	sxth	r3, r3
 800211e:	82fb      	strh	r3, [r7, #22]
	drv_spi_write(&drv, val);
 8002120:	8afa      	ldrh	r2, [r7, #22]
 8002122:	f107 0308 	add.w	r3, r7, #8
 8002126:	4611      	mov	r1, r2
 8002128:	4618      	mov	r0, r3
 800212a:	f7ff ff0d 	bl	8001f48 <drv_spi_write>
}
 800212e:	bf00      	nop
 8002130:	371c      	adds	r7, #28
 8002132:	46bd      	mov	sp, r7
 8002134:	bd90      	pop	{r4, r7, pc}

08002136 <drv_write_CSACR>:
void drv_write_CSACR(DRVStruct drv, int CSA_FET, int VREF_DIV, int LS_REF, int CSA_GAIN, int DIS_SEN, int CSA_CAL_A, int CSA_CAL_B, int CSA_CAL_C, int SEN_LVL){
 8002136:	b590      	push	{r4, r7, lr}
 8002138:	b087      	sub	sp, #28
 800213a:	af00      	add	r7, sp, #0
 800213c:	f107 0408 	add.w	r4, r7, #8
 8002140:	e884 0003 	stmia.w	r4, {r0, r1}
 8002144:	607a      	str	r2, [r7, #4]
 8002146:	603b      	str	r3, [r7, #0]
	uint16_t val = (CSACR<<11) | (CSA_FET<<10) | (VREF_DIV<<9) | (LS_REF<<8) | (CSA_GAIN<<6) | (DIS_SEN<<5) | (CSA_CAL_A<<4) | (CSA_CAL_B<<3) | (CSA_CAL_C<<2) | SEN_LVL;
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	029b      	lsls	r3, r3, #10
 800214c:	b21b      	sxth	r3, r3
 800214e:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 8002152:	b21a      	sxth	r2, r3
 8002154:	683b      	ldr	r3, [r7, #0]
 8002156:	025b      	lsls	r3, r3, #9
 8002158:	b21b      	sxth	r3, r3
 800215a:	4313      	orrs	r3, r2
 800215c:	b21a      	sxth	r2, r3
 800215e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002160:	021b      	lsls	r3, r3, #8
 8002162:	b21b      	sxth	r3, r3
 8002164:	4313      	orrs	r3, r2
 8002166:	b21a      	sxth	r2, r3
 8002168:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800216a:	019b      	lsls	r3, r3, #6
 800216c:	b21b      	sxth	r3, r3
 800216e:	4313      	orrs	r3, r2
 8002170:	b21a      	sxth	r2, r3
 8002172:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002174:	015b      	lsls	r3, r3, #5
 8002176:	b21b      	sxth	r3, r3
 8002178:	4313      	orrs	r3, r2
 800217a:	b21a      	sxth	r2, r3
 800217c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800217e:	011b      	lsls	r3, r3, #4
 8002180:	b21b      	sxth	r3, r3
 8002182:	4313      	orrs	r3, r2
 8002184:	b21a      	sxth	r2, r3
 8002186:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002188:	00db      	lsls	r3, r3, #3
 800218a:	b21b      	sxth	r3, r3
 800218c:	4313      	orrs	r3, r2
 800218e:	b21a      	sxth	r2, r3
 8002190:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002192:	009b      	lsls	r3, r3, #2
 8002194:	b21b      	sxth	r3, r3
 8002196:	4313      	orrs	r3, r2
 8002198:	b21a      	sxth	r2, r3
 800219a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800219c:	b21b      	sxth	r3, r3
 800219e:	4313      	orrs	r3, r2
 80021a0:	b21b      	sxth	r3, r3
 80021a2:	82fb      	strh	r3, [r7, #22]
	drv_spi_write(&drv, val);
 80021a4:	8afa      	ldrh	r2, [r7, #22]
 80021a6:	f107 0308 	add.w	r3, r7, #8
 80021aa:	4611      	mov	r1, r2
 80021ac:	4618      	mov	r0, r3
 80021ae:	f7ff fecb 	bl	8001f48 <drv_spi_write>
}
 80021b2:	bf00      	nop
 80021b4:	371c      	adds	r7, #28
 80021b6:	46bd      	mov	sp, r7
 80021b8:	bd90      	pop	{r4, r7, pc}

080021ba <drv_enable_gd>:
void drv_enable_gd(DRVStruct drv){
 80021ba:	b580      	push	{r7, lr}
 80021bc:	b084      	sub	sp, #16
 80021be:	af00      	add	r7, sp, #0
 80021c0:	463b      	mov	r3, r7
 80021c2:	e883 0003 	stmia.w	r3, {r0, r1}
	uint16_t val = (drv_read_register(drv, DCR)) & (~(0x1<<2));
 80021c6:	2202      	movs	r2, #2
 80021c8:	463b      	mov	r3, r7
 80021ca:	e893 0003 	ldmia.w	r3, {r0, r1}
 80021ce:	f7ff ff0b 	bl	8001fe8 <drv_read_register>
 80021d2:	4603      	mov	r3, r0
 80021d4:	f023 0304 	bic.w	r3, r3, #4
 80021d8:	81fb      	strh	r3, [r7, #14]
	drv_write_register(drv, DCR, val);
 80021da:	89fb      	ldrh	r3, [r7, #14]
 80021dc:	2202      	movs	r2, #2
 80021de:	4639      	mov	r1, r7
 80021e0:	c903      	ldmia	r1, {r0, r1}
 80021e2:	f7ff ff1d 	bl	8002020 <drv_write_register>
}
 80021e6:	bf00      	nop
 80021e8:	3710      	adds	r7, #16
 80021ea:	46bd      	mov	sp, r7
 80021ec:	bd80      	pop	{r7, pc}

080021ee <drv_disable_gd>:
void drv_disable_gd(DRVStruct drv){
 80021ee:	b580      	push	{r7, lr}
 80021f0:	b084      	sub	sp, #16
 80021f2:	af00      	add	r7, sp, #0
 80021f4:	463b      	mov	r3, r7
 80021f6:	e883 0003 	stmia.w	r3, {r0, r1}
	uint16_t val = (drv_read_register(drv, DCR)) | (0x1<<2);
 80021fa:	2202      	movs	r2, #2
 80021fc:	463b      	mov	r3, r7
 80021fe:	e893 0003 	ldmia.w	r3, {r0, r1}
 8002202:	f7ff fef1 	bl	8001fe8 <drv_read_register>
 8002206:	4603      	mov	r3, r0
 8002208:	f043 0304 	orr.w	r3, r3, #4
 800220c:	81fb      	strh	r3, [r7, #14]
	drv_write_register(drv, DCR, val);
 800220e:	89fb      	ldrh	r3, [r7, #14]
 8002210:	2202      	movs	r2, #2
 8002212:	4639      	mov	r1, r7
 8002214:	c903      	ldmia	r1, {r0, r1}
 8002216:	f7ff ff03 	bl	8002020 <drv_write_register>
}
 800221a:	bf00      	nop
 800221c:	3710      	adds	r7, #16
 800221e:	46bd      	mov	sp, r7
 8002220:	bd80      	pop	{r7, pc}

08002222 <drv_calibrate>:
void drv_calibrate(DRVStruct drv){
 8002222:	b580      	push	{r7, lr}
 8002224:	b084      	sub	sp, #16
 8002226:	af00      	add	r7, sp, #0
 8002228:	463b      	mov	r3, r7
 800222a:	e883 0003 	stmia.w	r3, {r0, r1}
	uint16_t val = (0x1<<4) + (0x1<<3) + (0x1<<2);
 800222e:	231c      	movs	r3, #28
 8002230:	81fb      	strh	r3, [r7, #14]
	drv_write_register(drv, CSACR, val);
 8002232:	89fb      	ldrh	r3, [r7, #14]
 8002234:	2206      	movs	r2, #6
 8002236:	4639      	mov	r1, r7
 8002238:	c903      	ldmia	r1, {r0, r1}
 800223a:	f7ff fef1 	bl	8002020 <drv_write_register>
}
 800223e:	bf00      	nop
 8002240:	3710      	adds	r7, #16
 8002242:	46bd      	mov	sp, r7
 8002244:	bd80      	pop	{r7, pc}
	...

08002248 <drv_print_faults>:
void drv_print_faults(DRVStruct drv){
 8002248:	b580      	push	{r7, lr}
 800224a:	b084      	sub	sp, #16
 800224c:	af00      	add	r7, sp, #0
 800224e:	463b      	mov	r3, r7
 8002250:	e883 0003 	stmia.w	r3, {r0, r1}
    uint16_t val1 = drv_read_FSR1(drv);
 8002254:	463b      	mov	r3, r7
 8002256:	e893 0003 	ldmia.w	r3, {r0, r1}
 800225a:	f7ff fea3 	bl	8001fa4 <drv_read_FSR1>
 800225e:	4603      	mov	r3, r0
 8002260:	81fb      	strh	r3, [r7, #14]
    uint16_t val2 = drv_read_FSR2(drv);
 8002262:	463b      	mov	r3, r7
 8002264:	e893 0003 	ldmia.w	r3, {r0, r1}
 8002268:	f7ff fead 	bl	8001fc6 <drv_read_FSR2>
 800226c:	4603      	mov	r3, r0
 800226e:	81bb      	strh	r3, [r7, #12]

    if(val1 & (1<<10)){printf("\n\rFAULT\n\r");}
 8002270:	89fb      	ldrh	r3, [r7, #14]
 8002272:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002276:	2b00      	cmp	r3, #0
 8002278:	d002      	beq.n	8002280 <drv_print_faults+0x38>
 800227a:	4857      	ldr	r0, [pc, #348]	; (80023d8 <drv_print_faults+0x190>)
 800227c:	f00a fd2c 	bl	800ccd8 <iprintf>

    if(val1 & (1<<9)){printf("VDS_OCP\n\r");}
 8002280:	89fb      	ldrh	r3, [r7, #14]
 8002282:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002286:	2b00      	cmp	r3, #0
 8002288:	d002      	beq.n	8002290 <drv_print_faults+0x48>
 800228a:	4854      	ldr	r0, [pc, #336]	; (80023dc <drv_print_faults+0x194>)
 800228c:	f00a fd24 	bl	800ccd8 <iprintf>
    if(val1 & (1<<8)){printf("GDF\n\r");}
 8002290:	89fb      	ldrh	r3, [r7, #14]
 8002292:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002296:	2b00      	cmp	r3, #0
 8002298:	d002      	beq.n	80022a0 <drv_print_faults+0x58>
 800229a:	4851      	ldr	r0, [pc, #324]	; (80023e0 <drv_print_faults+0x198>)
 800229c:	f00a fd1c 	bl	800ccd8 <iprintf>
    if(val1 & (1<<7)){printf("UVLO\n\r");}
 80022a0:	89fb      	ldrh	r3, [r7, #14]
 80022a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d002      	beq.n	80022b0 <drv_print_faults+0x68>
 80022aa:	484e      	ldr	r0, [pc, #312]	; (80023e4 <drv_print_faults+0x19c>)
 80022ac:	f00a fd14 	bl	800ccd8 <iprintf>
    if(val1 & (1<<6)){printf("OTSD\n\r");}
 80022b0:	89fb      	ldrh	r3, [r7, #14]
 80022b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d002      	beq.n	80022c0 <drv_print_faults+0x78>
 80022ba:	484b      	ldr	r0, [pc, #300]	; (80023e8 <drv_print_faults+0x1a0>)
 80022bc:	f00a fd0c 	bl	800ccd8 <iprintf>
    if(val1 & (1<<5)){printf("VDS_HA\n\r");}
 80022c0:	89fb      	ldrh	r3, [r7, #14]
 80022c2:	f003 0320 	and.w	r3, r3, #32
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d002      	beq.n	80022d0 <drv_print_faults+0x88>
 80022ca:	4848      	ldr	r0, [pc, #288]	; (80023ec <drv_print_faults+0x1a4>)
 80022cc:	f00a fd04 	bl	800ccd8 <iprintf>
    if(val1 & (1<<4)){printf("VDS_LA\n\r");}
 80022d0:	89fb      	ldrh	r3, [r7, #14]
 80022d2:	f003 0310 	and.w	r3, r3, #16
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d002      	beq.n	80022e0 <drv_print_faults+0x98>
 80022da:	4845      	ldr	r0, [pc, #276]	; (80023f0 <drv_print_faults+0x1a8>)
 80022dc:	f00a fcfc 	bl	800ccd8 <iprintf>
    if(val1 & (1<<3)){printf("VDS_HB\n\r");}
 80022e0:	89fb      	ldrh	r3, [r7, #14]
 80022e2:	f003 0308 	and.w	r3, r3, #8
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d002      	beq.n	80022f0 <drv_print_faults+0xa8>
 80022ea:	4842      	ldr	r0, [pc, #264]	; (80023f4 <drv_print_faults+0x1ac>)
 80022ec:	f00a fcf4 	bl	800ccd8 <iprintf>
    if(val1 & (1<<2)){printf("VDS_LB\n\r");}
 80022f0:	89fb      	ldrh	r3, [r7, #14]
 80022f2:	f003 0304 	and.w	r3, r3, #4
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d002      	beq.n	8002300 <drv_print_faults+0xb8>
 80022fa:	483f      	ldr	r0, [pc, #252]	; (80023f8 <drv_print_faults+0x1b0>)
 80022fc:	f00a fcec 	bl	800ccd8 <iprintf>
    if(val1 & (1<<1)){printf("VDS_HC\n\r");}
 8002300:	89fb      	ldrh	r3, [r7, #14]
 8002302:	f003 0302 	and.w	r3, r3, #2
 8002306:	2b00      	cmp	r3, #0
 8002308:	d002      	beq.n	8002310 <drv_print_faults+0xc8>
 800230a:	483c      	ldr	r0, [pc, #240]	; (80023fc <drv_print_faults+0x1b4>)
 800230c:	f00a fce4 	bl	800ccd8 <iprintf>
    if(val1 & (1)){printf("VDS_LC\n\r");}
 8002310:	89fb      	ldrh	r3, [r7, #14]
 8002312:	f003 0301 	and.w	r3, r3, #1
 8002316:	2b00      	cmp	r3, #0
 8002318:	d002      	beq.n	8002320 <drv_print_faults+0xd8>
 800231a:	4839      	ldr	r0, [pc, #228]	; (8002400 <drv_print_faults+0x1b8>)
 800231c:	f00a fcdc 	bl	800ccd8 <iprintf>

    if(val2 & (1<<10)){printf("SA_OC\n\r");}
 8002320:	89bb      	ldrh	r3, [r7, #12]
 8002322:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002326:	2b00      	cmp	r3, #0
 8002328:	d002      	beq.n	8002330 <drv_print_faults+0xe8>
 800232a:	4836      	ldr	r0, [pc, #216]	; (8002404 <drv_print_faults+0x1bc>)
 800232c:	f00a fcd4 	bl	800ccd8 <iprintf>
    if(val2 & (1<<9)){printf("SB_OC\n\r");}
 8002330:	89bb      	ldrh	r3, [r7, #12]
 8002332:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002336:	2b00      	cmp	r3, #0
 8002338:	d002      	beq.n	8002340 <drv_print_faults+0xf8>
 800233a:	4833      	ldr	r0, [pc, #204]	; (8002408 <drv_print_faults+0x1c0>)
 800233c:	f00a fccc 	bl	800ccd8 <iprintf>
    if(val2 & (1<<8)){printf("SC_OC\n\r");}
 8002340:	89bb      	ldrh	r3, [r7, #12]
 8002342:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002346:	2b00      	cmp	r3, #0
 8002348:	d002      	beq.n	8002350 <drv_print_faults+0x108>
 800234a:	4830      	ldr	r0, [pc, #192]	; (800240c <drv_print_faults+0x1c4>)
 800234c:	f00a fcc4 	bl	800ccd8 <iprintf>
    if(val2 & (1<<7)){printf("OTW\n\r");}
 8002350:	89bb      	ldrh	r3, [r7, #12]
 8002352:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002356:	2b00      	cmp	r3, #0
 8002358:	d002      	beq.n	8002360 <drv_print_faults+0x118>
 800235a:	482d      	ldr	r0, [pc, #180]	; (8002410 <drv_print_faults+0x1c8>)
 800235c:	f00a fcbc 	bl	800ccd8 <iprintf>
    if(val2 & (1<<6)){printf("CPUV\n\r");}
 8002360:	89bb      	ldrh	r3, [r7, #12]
 8002362:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002366:	2b00      	cmp	r3, #0
 8002368:	d002      	beq.n	8002370 <drv_print_faults+0x128>
 800236a:	482a      	ldr	r0, [pc, #168]	; (8002414 <drv_print_faults+0x1cc>)
 800236c:	f00a fcb4 	bl	800ccd8 <iprintf>
    if(val2 & (1<<5)){printf("VGS_HA\n\r");}
 8002370:	89bb      	ldrh	r3, [r7, #12]
 8002372:	f003 0320 	and.w	r3, r3, #32
 8002376:	2b00      	cmp	r3, #0
 8002378:	d002      	beq.n	8002380 <drv_print_faults+0x138>
 800237a:	4827      	ldr	r0, [pc, #156]	; (8002418 <drv_print_faults+0x1d0>)
 800237c:	f00a fcac 	bl	800ccd8 <iprintf>
    if(val2 & (1<<4)){printf("VGS_LA\n\r");}
 8002380:	89bb      	ldrh	r3, [r7, #12]
 8002382:	f003 0310 	and.w	r3, r3, #16
 8002386:	2b00      	cmp	r3, #0
 8002388:	d002      	beq.n	8002390 <drv_print_faults+0x148>
 800238a:	4824      	ldr	r0, [pc, #144]	; (800241c <drv_print_faults+0x1d4>)
 800238c:	f00a fca4 	bl	800ccd8 <iprintf>
    if(val2 & (1<<3)){printf("VGS_HB\n\r");}
 8002390:	89bb      	ldrh	r3, [r7, #12]
 8002392:	f003 0308 	and.w	r3, r3, #8
 8002396:	2b00      	cmp	r3, #0
 8002398:	d002      	beq.n	80023a0 <drv_print_faults+0x158>
 800239a:	4821      	ldr	r0, [pc, #132]	; (8002420 <drv_print_faults+0x1d8>)
 800239c:	f00a fc9c 	bl	800ccd8 <iprintf>
    if(val2 & (1<<2)){printf("VGS_LB\n\r");}
 80023a0:	89bb      	ldrh	r3, [r7, #12]
 80023a2:	f003 0304 	and.w	r3, r3, #4
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d002      	beq.n	80023b0 <drv_print_faults+0x168>
 80023aa:	481e      	ldr	r0, [pc, #120]	; (8002424 <drv_print_faults+0x1dc>)
 80023ac:	f00a fc94 	bl	800ccd8 <iprintf>
    if(val2 & (1<<1)){printf("VGS_HC\n\r");}
 80023b0:	89bb      	ldrh	r3, [r7, #12]
 80023b2:	f003 0302 	and.w	r3, r3, #2
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d002      	beq.n	80023c0 <drv_print_faults+0x178>
 80023ba:	481b      	ldr	r0, [pc, #108]	; (8002428 <drv_print_faults+0x1e0>)
 80023bc:	f00a fc8c 	bl	800ccd8 <iprintf>
    if(val2 & (1)){printf("VGS_LC\n\r");}
 80023c0:	89bb      	ldrh	r3, [r7, #12]
 80023c2:	f003 0301 	and.w	r3, r3, #1
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d002      	beq.n	80023d0 <drv_print_faults+0x188>
 80023ca:	4818      	ldr	r0, [pc, #96]	; (800242c <drv_print_faults+0x1e4>)
 80023cc:	f00a fc84 	bl	800ccd8 <iprintf>

}
 80023d0:	bf00      	nop
 80023d2:	3710      	adds	r7, #16
 80023d4:	46bd      	mov	sp, r7
 80023d6:	bd80      	pop	{r7, pc}
 80023d8:	08010698 	.word	0x08010698
 80023dc:	080106a4 	.word	0x080106a4
 80023e0:	080106b0 	.word	0x080106b0
 80023e4:	080106b8 	.word	0x080106b8
 80023e8:	080106c0 	.word	0x080106c0
 80023ec:	080106c8 	.word	0x080106c8
 80023f0:	080106d4 	.word	0x080106d4
 80023f4:	080106e0 	.word	0x080106e0
 80023f8:	080106ec 	.word	0x080106ec
 80023fc:	080106f8 	.word	0x080106f8
 8002400:	08010704 	.word	0x08010704
 8002404:	08010710 	.word	0x08010710
 8002408:	08010718 	.word	0x08010718
 800240c:	08010720 	.word	0x08010720
 8002410:	08010728 	.word	0x08010728
 8002414:	08010730 	.word	0x08010730
 8002418:	08010738 	.word	0x08010738
 800241c:	08010744 	.word	0x08010744
 8002420:	08010750 	.word	0x08010750
 8002424:	0801075c 	.word	0x0801075c
 8002428:	08010768 	.word	0x08010768
 800242c:	08010774 	.word	0x08010774

08002430 <flash_writer_init>:
#include "flash_writer.h"




void flash_writer_init(FlashWriter *fw, uint32_t sector) {
 8002430:	b480      	push	{r7}
 8002432:	b083      	sub	sp, #12
 8002434:	af00      	add	r7, sp, #0
 8002436:	6078      	str	r0, [r7, #4]
 8002438:	6039      	str	r1, [r7, #0]
	if(sector>7) sector = 7;
 800243a:	683b      	ldr	r3, [r7, #0]
 800243c:	2b07      	cmp	r3, #7
 800243e:	d901      	bls.n	8002444 <flash_writer_init+0x14>
 8002440:	2307      	movs	r3, #7
 8002442:	603b      	str	r3, [r7, #0]
	fw->sector = sector;
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	683a      	ldr	r2, [r7, #0]
 8002448:	609a      	str	r2, [r3, #8]
	fw->base = __SECTOR_ADDRS[sector];
 800244a:	4a07      	ldr	r2, [pc, #28]	; (8002468 <flash_writer_init+0x38>)
 800244c:	683b      	ldr	r3, [r7, #0]
 800244e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	605a      	str	r2, [r3, #4]
	fw->ready = false;
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	2200      	movs	r2, #0
 800245a:	701a      	strb	r2, [r3, #0]
}
 800245c:	bf00      	nop
 800245e:	370c      	adds	r7, #12
 8002460:	46bd      	mov	sp, r7
 8002462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002466:	4770      	bx	lr
 8002468:	20000000 	.word	0x20000000

0800246c <flash_writer_open>:
bool flash_writer_ready(FlashWriter fw) {
    return fw.ready;
}

void flash_writer_open(FlashWriter * fw) {
 800246c:	b580      	push	{r7, lr}
 800246e:	b082      	sub	sp, #8
 8002470:	af00      	add	r7, sp, #0
 8002472:	6078      	str	r0, [r7, #4]
    FLASH_Unlock();
 8002474:	f003 fd46 	bl	8005f04 <FLASH_Unlock>
    FLASH_ClearFlag( FLASH_FLAG_EOP |  FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR);
 8002478:	20f1      	movs	r0, #241	; 0xf1
 800247a:	f003 fdff 	bl	800607c <FLASH_ClearFlag>
    FLASH_EraseSector(__SECTORS[fw->sector], VoltageRange_3);
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	689b      	ldr	r3, [r3, #8]
 8002482:	4a07      	ldr	r2, [pc, #28]	; (80024a0 <flash_writer_open+0x34>)
 8002484:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002488:	2102      	movs	r1, #2
 800248a:	4618      	mov	r0, r3
 800248c:	f003 fd62 	bl	8005f54 <FLASH_EraseSector>
    fw->ready = true;
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	2201      	movs	r2, #1
 8002494:	701a      	strb	r2, [r3, #0]
}
 8002496:	bf00      	nop
 8002498:	3708      	adds	r7, #8
 800249a:	46bd      	mov	sp, r7
 800249c:	bd80      	pop	{r7, pc}
 800249e:	bf00      	nop
 80024a0:	20000020 	.word	0x20000020

080024a4 <flash_writer_write_int>:

void flash_writer_write_int(FlashWriter fw, uint32_t index, int x) {
 80024a4:	b590      	push	{r4, r7, lr}
 80024a6:	b087      	sub	sp, #28
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	1d3c      	adds	r4, r7, #4
 80024ac:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80024b0:	603b      	str	r3, [r7, #0]
    union UN {int a; uint32_t b;};
    union UN un;
    un.a = x;
 80024b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80024b4:	617b      	str	r3, [r7, #20]
    FLASH_ProgramWord(fw.base + 4 * index, un.b);
 80024b6:	68ba      	ldr	r2, [r7, #8]
 80024b8:	683b      	ldr	r3, [r7, #0]
 80024ba:	009b      	lsls	r3, r3, #2
 80024bc:	4413      	add	r3, r2
 80024be:	697a      	ldr	r2, [r7, #20]
 80024c0:	4611      	mov	r1, r2
 80024c2:	4618      	mov	r0, r3
 80024c4:	f003 fda6 	bl	8006014 <FLASH_ProgramWord>
}
 80024c8:	bf00      	nop
 80024ca:	371c      	adds	r7, #28
 80024cc:	46bd      	mov	sp, r7
 80024ce:	bd90      	pop	{r4, r7, pc}

080024d0 <flash_writer_write_float>:

void flash_writer_write_uint(FlashWriter fw, uint32_t index, unsigned int x) {
    FLASH_ProgramWord(fw.base + 4 * index, x);
}

void flash_writer_write_float(FlashWriter fw, uint32_t index, float x) {
 80024d0:	b590      	push	{r4, r7, lr}
 80024d2:	b089      	sub	sp, #36	; 0x24
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	f107 040c 	add.w	r4, r7, #12
 80024da:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80024de:	60bb      	str	r3, [r7, #8]
 80024e0:	ed87 0a01 	vstr	s0, [r7, #4]
    union UN {float a; uint32_t b;};
    union UN un;
    un.a = x;
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	61fb      	str	r3, [r7, #28]
    FLASH_ProgramWord(fw.base + 4 * index, un.b);
 80024e8:	693a      	ldr	r2, [r7, #16]
 80024ea:	68bb      	ldr	r3, [r7, #8]
 80024ec:	009b      	lsls	r3, r3, #2
 80024ee:	4413      	add	r3, r2
 80024f0:	69fa      	ldr	r2, [r7, #28]
 80024f2:	4611      	mov	r1, r2
 80024f4:	4618      	mov	r0, r3
 80024f6:	f003 fd8d 	bl	8006014 <FLASH_ProgramWord>
}
 80024fa:	bf00      	nop
 80024fc:	3724      	adds	r7, #36	; 0x24
 80024fe:	46bd      	mov	sp, r7
 8002500:	bd90      	pop	{r4, r7, pc}

08002502 <flash_writer_close>:

void flash_writer_close(FlashWriter * fw) {
 8002502:	b580      	push	{r7, lr}
 8002504:	b082      	sub	sp, #8
 8002506:	af00      	add	r7, sp, #0
 8002508:	6078      	str	r0, [r7, #4]
    FLASH_Lock();
 800250a:	f003 fd13 	bl	8005f34 <FLASH_Lock>
    fw->ready = false;
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	2200      	movs	r2, #0
 8002512:	701a      	strb	r2, [r3, #0]
}
 8002514:	bf00      	nop
 8002516:	3708      	adds	r7, #8
 8002518:	46bd      	mov	sp, r7
 800251a:	bd80      	pop	{r7, pc}

0800251c <flash_read_int>:

int flash_read_int(FlashWriter fw, uint32_t index) {
 800251c:	b490      	push	{r4, r7}
 800251e:	b084      	sub	sp, #16
 8002520:	af00      	add	r7, sp, #0
 8002522:	1d3c      	adds	r4, r7, #4
 8002524:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8002528:	603b      	str	r3, [r7, #0]
    return *(int*) (__SECTOR_ADDRS[fw.sector] + 4 * index);
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	4a05      	ldr	r2, [pc, #20]	; (8002544 <flash_read_int+0x28>)
 800252e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002532:	683b      	ldr	r3, [r7, #0]
 8002534:	009b      	lsls	r3, r3, #2
 8002536:	4413      	add	r3, r2
 8002538:	681b      	ldr	r3, [r3, #0]
}
 800253a:	4618      	mov	r0, r3
 800253c:	3710      	adds	r7, #16
 800253e:	46bd      	mov	sp, r7
 8002540:	bc90      	pop	{r4, r7}
 8002542:	4770      	bx	lr
 8002544:	20000000 	.word	0x20000000

08002548 <flash_read_float>:

uint32_t flash_read_uint(FlashWriter fw, uint32_t index) {
    return *(uint32_t*) (__SECTOR_ADDRS[fw.sector] + 4 * index);
}

float flash_read_float(FlashWriter fw, uint32_t index) {
 8002548:	b490      	push	{r4, r7}
 800254a:	b084      	sub	sp, #16
 800254c:	af00      	add	r7, sp, #0
 800254e:	1d3c      	adds	r4, r7, #4
 8002550:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8002554:	603b      	str	r3, [r7, #0]
    return *(float*) (__SECTOR_ADDRS[fw.sector] + 4 * index);
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	4a07      	ldr	r2, [pc, #28]	; (8002578 <flash_read_float+0x30>)
 800255a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800255e:	683b      	ldr	r3, [r7, #0]
 8002560:	009b      	lsls	r3, r3, #2
 8002562:	4413      	add	r3, r2
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	ee07 3a90 	vmov	s15, r3
}
 800256a:	eeb0 0a67 	vmov.f32	s0, s15
 800256e:	3710      	adds	r7, #16
 8002570:	46bd      	mov	sp, r7
 8002572:	bc90      	pop	{r4, r7}
 8002574:	4770      	bx	lr
 8002576:	bf00      	nop
 8002578:	20000000 	.word	0x20000000

0800257c <set_dtc>:
#include "position_sensor.h"
#include "math_ops.h"
#include "hw_config.h"
#include "user_config.h"

void set_dtc(ControllerStruct *controller){
 800257c:	b480      	push	{r7}
 800257e:	b087      	sub	sp, #28
 8002580:	af00      	add	r7, sp, #0
 8002582:	6078      	str	r0, [r7, #4]

	/* Invert duty cycle if that's how hardware is configured */

	float dtc_u = controller->dtc_u;
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002588:	617b      	str	r3, [r7, #20]
	float dtc_v = controller->dtc_v;
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800258e:	613b      	str	r3, [r7, #16]
	float dtc_w = controller->dtc_w;
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002594:	60fb      	str	r3, [r7, #12]

	if(INVERT_DTC){
		dtc_u = 1.0f - controller->dtc_u;
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 800259c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80025a0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80025a4:	edc7 7a05 	vstr	s15, [r7, #20]
		dtc_v = 1.0f - controller->dtc_v;
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 80025ae:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80025b2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80025b6:	edc7 7a04 	vstr	s15, [r7, #16]
		dtc_w = 1.0f - controller->dtc_w;
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 80025c0:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80025c4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80025c8:	edc7 7a03 	vstr	s15, [r7, #12]
	}
	/* Handle phase order swapping so that voltage/current/torque match encoder direction */
	if(!PHASE_ORDER){
 80025cc:	4b3b      	ldr	r3, [pc, #236]	; (80026bc <set_dtc+0x140>)
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d136      	bne.n	8002642 <set_dtc+0xc6>
		__HAL_TIM_SET_COMPARE(&TIM_PWM, TIM_CH_U, ((TIM_PWM.Instance->ARR))*dtc_u);
 80025d4:	4b3a      	ldr	r3, [pc, #232]	; (80026c0 <set_dtc+0x144>)
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025da:	ee07 3a90 	vmov	s15, r3
 80025de:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80025e2:	edd7 7a05 	vldr	s15, [r7, #20]
 80025e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025ea:	4b35      	ldr	r3, [pc, #212]	; (80026c0 <set_dtc+0x144>)
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80025f2:	ee17 2a90 	vmov	r2, s15
 80025f6:	635a      	str	r2, [r3, #52]	; 0x34
		__HAL_TIM_SET_COMPARE(&TIM_PWM, TIM_CH_V, ((TIM_PWM.Instance->ARR))*dtc_v);
 80025f8:	4b31      	ldr	r3, [pc, #196]	; (80026c0 <set_dtc+0x144>)
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025fe:	ee07 3a90 	vmov	s15, r3
 8002602:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002606:	edd7 7a04 	vldr	s15, [r7, #16]
 800260a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800260e:	4b2c      	ldr	r3, [pc, #176]	; (80026c0 <set_dtc+0x144>)
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002616:	ee17 2a90 	vmov	r2, s15
 800261a:	639a      	str	r2, [r3, #56]	; 0x38
		__HAL_TIM_SET_COMPARE(&TIM_PWM, TIM_CH_W, ((TIM_PWM.Instance->ARR))*dtc_w);
 800261c:	4b28      	ldr	r3, [pc, #160]	; (80026c0 <set_dtc+0x144>)
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002622:	ee07 3a90 	vmov	s15, r3
 8002626:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800262a:	edd7 7a03 	vldr	s15, [r7, #12]
 800262e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002632:	4b23      	ldr	r3, [pc, #140]	; (80026c0 <set_dtc+0x144>)
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800263a:	ee17 2a90 	vmov	r2, s15
 800263e:	63da      	str	r2, [r3, #60]	; 0x3c
	else{
		__HAL_TIM_SET_COMPARE(&TIM_PWM, TIM_CH_V, ((TIM_PWM.Instance->ARR))*dtc_u);
		__HAL_TIM_SET_COMPARE(&TIM_PWM, TIM_CH_U, ((TIM_PWM.Instance->ARR))*dtc_v);
		__HAL_TIM_SET_COMPARE(&TIM_PWM, TIM_CH_W, ((TIM_PWM.Instance->ARR))*dtc_w);
	}
}
 8002640:	e035      	b.n	80026ae <set_dtc+0x132>
		__HAL_TIM_SET_COMPARE(&TIM_PWM, TIM_CH_V, ((TIM_PWM.Instance->ARR))*dtc_u);
 8002642:	4b1f      	ldr	r3, [pc, #124]	; (80026c0 <set_dtc+0x144>)
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002648:	ee07 3a90 	vmov	s15, r3
 800264c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002650:	edd7 7a05 	vldr	s15, [r7, #20]
 8002654:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002658:	4b19      	ldr	r3, [pc, #100]	; (80026c0 <set_dtc+0x144>)
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002660:	ee17 2a90 	vmov	r2, s15
 8002664:	639a      	str	r2, [r3, #56]	; 0x38
		__HAL_TIM_SET_COMPARE(&TIM_PWM, TIM_CH_U, ((TIM_PWM.Instance->ARR))*dtc_v);
 8002666:	4b16      	ldr	r3, [pc, #88]	; (80026c0 <set_dtc+0x144>)
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800266c:	ee07 3a90 	vmov	s15, r3
 8002670:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002674:	edd7 7a04 	vldr	s15, [r7, #16]
 8002678:	ee67 7a27 	vmul.f32	s15, s14, s15
 800267c:	4b10      	ldr	r3, [pc, #64]	; (80026c0 <set_dtc+0x144>)
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002684:	ee17 2a90 	vmov	r2, s15
 8002688:	635a      	str	r2, [r3, #52]	; 0x34
		__HAL_TIM_SET_COMPARE(&TIM_PWM, TIM_CH_W, ((TIM_PWM.Instance->ARR))*dtc_w);
 800268a:	4b0d      	ldr	r3, [pc, #52]	; (80026c0 <set_dtc+0x144>)
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002690:	ee07 3a90 	vmov	s15, r3
 8002694:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002698:	edd7 7a03 	vldr	s15, [r7, #12]
 800269c:	ee67 7a27 	vmul.f32	s15, s14, s15
 80026a0:	4b07      	ldr	r3, [pc, #28]	; (80026c0 <set_dtc+0x144>)
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80026a8:	ee17 2a90 	vmov	r2, s15
 80026ac:	63da      	str	r2, [r3, #60]	; 0x3c
}
 80026ae:	bf00      	nop
 80026b0:	371c      	adds	r7, #28
 80026b2:	46bd      	mov	sp, r7
 80026b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b8:	4770      	bx	lr
 80026ba:	bf00      	nop
 80026bc:	20008fac 	.word	0x20008fac
 80026c0:	20009508 	.word	0x20009508

080026c4 <analog_sample>:

void analog_sample (ControllerStruct *controller){
 80026c4:	b580      	push	{r7, lr}
 80026c6:	b082      	sub	sp, #8
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	6078      	str	r0, [r7, #4]
	/* Sampe ADCs */
	/* Handle phase order swapping so that voltage/current/torque match encoder direction */
	if(!PHASE_ORDER){
 80026cc:	4b38      	ldr	r3, [pc, #224]	; (80027b0 <analog_sample+0xec>)
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d10e      	bne.n	80026f2 <analog_sample+0x2e>
		controller->adc_a_raw = HAL_ADC_GetValue(&ADC_CH_IA);
 80026d4:	4837      	ldr	r0, [pc, #220]	; (80027b4 <analog_sample+0xf0>)
 80026d6:	f004 ff0c 	bl	80074f2 <HAL_ADC_GetValue>
 80026da:	4603      	mov	r3, r0
 80026dc:	461a      	mov	r2, r3
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	605a      	str	r2, [r3, #4]
		controller->adc_b_raw = HAL_ADC_GetValue(&ADC_CH_IB);
 80026e2:	4835      	ldr	r0, [pc, #212]	; (80027b8 <analog_sample+0xf4>)
 80026e4:	f004 ff05 	bl	80074f2 <HAL_ADC_GetValue>
 80026e8:	4603      	mov	r3, r0
 80026ea:	461a      	mov	r2, r3
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	609a      	str	r2, [r3, #8]
 80026f0:	e00d      	b.n	800270e <analog_sample+0x4a>
		//adc_ch_ic = ADC_CH_IC;
	}
	else{
		controller->adc_a_raw = HAL_ADC_GetValue(&ADC_CH_IB);
 80026f2:	4831      	ldr	r0, [pc, #196]	; (80027b8 <analog_sample+0xf4>)
 80026f4:	f004 fefd 	bl	80074f2 <HAL_ADC_GetValue>
 80026f8:	4603      	mov	r3, r0
 80026fa:	461a      	mov	r2, r3
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	605a      	str	r2, [r3, #4]
		controller->adc_b_raw = HAL_ADC_GetValue(&ADC_CH_IA);
 8002700:	482c      	ldr	r0, [pc, #176]	; (80027b4 <analog_sample+0xf0>)
 8002702:	f004 fef6 	bl	80074f2 <HAL_ADC_GetValue>
 8002706:	4603      	mov	r3, r0
 8002708:	461a      	mov	r2, r3
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	609a      	str	r2, [r3, #8]
		//adc_ch_ic = ADC_CH_IB;
	}


	HAL_ADC_Start(&ADC_CH_MAIN);
 800270e:	4829      	ldr	r0, [pc, #164]	; (80027b4 <analog_sample+0xf0>)
 8002710:	f004 fd92 	bl	8007238 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&ADC_CH_MAIN, HAL_MAX_DELAY);
 8002714:	f04f 31ff 	mov.w	r1, #4294967295
 8002718:	4826      	ldr	r0, [pc, #152]	; (80027b4 <analog_sample+0xf0>)
 800271a:	f004 fe5f 	bl	80073dc <HAL_ADC_PollForConversion>

	controller->adc_vbus_raw = HAL_ADC_GetValue(&ADC_CH_VBUS);
 800271e:	4827      	ldr	r0, [pc, #156]	; (80027bc <analog_sample+0xf8>)
 8002720:	f004 fee7 	bl	80074f2 <HAL_ADC_GetValue>
 8002724:	4603      	mov	r3, r0
 8002726:	461a      	mov	r2, r3
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	611a      	str	r2, [r3, #16]
	controller->v_bus = (float)controller->adc_vbus_raw*V_SCALE;
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	691b      	ldr	r3, [r3, #16]
 8002730:	ee07 3a90 	vmov	s15, r3
 8002734:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002738:	ed9f 7a21 	vldr	s14, [pc, #132]	; 80027c0 <analog_sample+0xfc>
 800273c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	edc3 7a08 	vstr	s15, [r3, #32]

    controller->i_a = controller->i_scale*(float)(controller->adc_a_raw - controller->adc_a_offset);    // Calculate phase currents from ADC readings
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	ed93 7a1d 	vldr	s14, [r3, #116]	; 0x74
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	685a      	ldr	r2, [r3, #4]
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002756:	1ad3      	subs	r3, r2, r3
 8002758:	ee07 3a90 	vmov	s15, r3
 800275c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002760:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	edc3 7a05 	vstr	s15, [r3, #20]
    controller->i_b = controller->i_scale*(float)(controller->adc_b_raw - controller->adc_b_offset);
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	ed93 7a1d 	vldr	s14, [r3, #116]	; 0x74
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	689a      	ldr	r2, [r3, #8]
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800277a:	1ad3      	subs	r3, r2, r3
 800277c:	ee07 3a90 	vmov	s15, r3
 8002780:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002784:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	edc3 7a06 	vstr	s15, [r3, #24]
    controller->i_c = -controller->i_a - controller->i_b;
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	edd3 7a05 	vldr	s15, [r3, #20]
 8002794:	eeb1 7a67 	vneg.f32	s14, s15
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	edd3 7a06 	vldr	s15, [r3, #24]
 800279e:	ee77 7a67 	vsub.f32	s15, s14, s15
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	edc3 7a07 	vstr	s15, [r3, #28]

}
 80027a8:	bf00      	nop
 80027aa:	3708      	adds	r7, #8
 80027ac:	46bd      	mov	sp, r7
 80027ae:	bd80      	pop	{r7, pc}
 80027b0:	20008fac 	.word	0x20008fac
 80027b4:	200002a8 	.word	0x200002a8
 80027b8:	20000260 	.word	0x20000260
 80027bc:	200002f0 	.word	0x200002f0
 80027c0:	3c533318 	.word	0x3c533318

080027c4 <abc>:

void abc( float theta, float d, float q, float *a, float *b, float *c){
 80027c4:	b580      	push	{r7, lr}
 80027c6:	b088      	sub	sp, #32
 80027c8:	af00      	add	r7, sp, #0
 80027ca:	ed87 0a05 	vstr	s0, [r7, #20]
 80027ce:	edc7 0a04 	vstr	s1, [r7, #16]
 80027d2:	ed87 1a03 	vstr	s2, [r7, #12]
 80027d6:	60b8      	str	r0, [r7, #8]
 80027d8:	6079      	str	r1, [r7, #4]
 80027da:	603a      	str	r2, [r7, #0]
    /* Inverse DQ0 Transform
    Phase current amplitude = lengh of dq vector
    i.e. iq = 1, id = 0, peak phase current of 1 */

    float cf = cos_lut(theta);
 80027dc:	ed97 0a05 	vldr	s0, [r7, #20]
 80027e0:	f002 ffbc 	bl	800575c <cos_lut>
 80027e4:	ed87 0a07 	vstr	s0, [r7, #28]
    float sf = sin_lut(theta);
 80027e8:	ed97 0a05 	vldr	s0, [r7, #20]
 80027ec:	f002 ff7c 	bl	80056e8 <sin_lut>
 80027f0:	ed87 0a06 	vstr	s0, [r7, #24]

    *a = cf*d - sf*q;
 80027f4:	ed97 7a07 	vldr	s14, [r7, #28]
 80027f8:	edd7 7a04 	vldr	s15, [r7, #16]
 80027fc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002800:	edd7 6a06 	vldr	s13, [r7, #24]
 8002804:	edd7 7a03 	vldr	s15, [r7, #12]
 8002808:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800280c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002810:	68bb      	ldr	r3, [r7, #8]
 8002812:	edc3 7a00 	vstr	s15, [r3]
    *b = (SQRT3_2*sf-.5f*cf)*d - (-SQRT3_2*cf-.5f*sf)*q;
 8002816:	edd7 7a06 	vldr	s15, [r7, #24]
 800281a:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 80028c4 <abc+0x100>
 800281e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002822:	edd7 7a07 	vldr	s15, [r7, #28]
 8002826:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 800282a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800282e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002832:	edd7 7a04 	vldr	s15, [r7, #16]
 8002836:	ee27 7a27 	vmul.f32	s14, s14, s15
 800283a:	edd7 7a07 	vldr	s15, [r7, #28]
 800283e:	eddf 6a22 	vldr	s13, [pc, #136]	; 80028c8 <abc+0x104>
 8002842:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8002846:	edd7 7a06 	vldr	s15, [r7, #24]
 800284a:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 800284e:	ee67 7a86 	vmul.f32	s15, s15, s12
 8002852:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002856:	edd7 7a03 	vldr	s15, [r7, #12]
 800285a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800285e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	edc3 7a00 	vstr	s15, [r3]
    *c = (-SQRT3_2*sf-.5f*cf)*d - (SQRT3_2*cf-.5f*sf)*q;
 8002868:	edd7 7a06 	vldr	s15, [r7, #24]
 800286c:	ed9f 7a16 	vldr	s14, [pc, #88]	; 80028c8 <abc+0x104>
 8002870:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002874:	edd7 7a07 	vldr	s15, [r7, #28]
 8002878:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 800287c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002880:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002884:	edd7 7a04 	vldr	s15, [r7, #16]
 8002888:	ee27 7a27 	vmul.f32	s14, s14, s15
 800288c:	edd7 7a07 	vldr	s15, [r7, #28]
 8002890:	eddf 6a0c 	vldr	s13, [pc, #48]	; 80028c4 <abc+0x100>
 8002894:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8002898:	edd7 7a06 	vldr	s15, [r7, #24]
 800289c:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 80028a0:	ee67 7a86 	vmul.f32	s15, s15, s12
 80028a4:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80028a8:	edd7 7a03 	vldr	s15, [r7, #12]
 80028ac:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80028b0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80028b4:	683b      	ldr	r3, [r7, #0]
 80028b6:	edc3 7a00 	vstr	s15, [r3]
    }
 80028ba:	bf00      	nop
 80028bc:	3720      	adds	r7, #32
 80028be:	46bd      	mov	sp, r7
 80028c0:	bd80      	pop	{r7, pc}
 80028c2:	bf00      	nop
 80028c4:	3f5db3d7 	.word	0x3f5db3d7
 80028c8:	bf5db3d7 	.word	0xbf5db3d7

080028cc <dq0>:


void dq0(float theta, float a, float b, float c, float *d, float *q){
 80028cc:	b580      	push	{r7, lr}
 80028ce:	b088      	sub	sp, #32
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	ed87 0a05 	vstr	s0, [r7, #20]
 80028d6:	edc7 0a04 	vstr	s1, [r7, #16]
 80028da:	ed87 1a03 	vstr	s2, [r7, #12]
 80028de:	edc7 1a02 	vstr	s3, [r7, #8]
 80028e2:	6078      	str	r0, [r7, #4]
 80028e4:	6039      	str	r1, [r7, #0]
    /* DQ0 Transform
    Phase current amplitude = lengh of dq vector
    i.e. iq = 1, id = 0, peak phase current of 1*/

    float cf = cos_lut(theta);
 80028e6:	ed97 0a05 	vldr	s0, [r7, #20]
 80028ea:	f002 ff37 	bl	800575c <cos_lut>
 80028ee:	ed87 0a07 	vstr	s0, [r7, #28]
    float sf = sin_lut(theta);
 80028f2:	ed97 0a05 	vldr	s0, [r7, #20]
 80028f6:	f002 fef7 	bl	80056e8 <sin_lut>
 80028fa:	ed87 0a06 	vstr	s0, [r7, #24]

    *d = 0.6666667f*(cf*a + (SQRT3_2*sf-.5f*cf)*b + (-SQRT3_2*sf-.5f*cf)*c);   ///Faster DQ0 Transform
 80028fe:	ed97 7a07 	vldr	s14, [r7, #28]
 8002902:	edd7 7a04 	vldr	s15, [r7, #16]
 8002906:	ee27 7a27 	vmul.f32	s14, s14, s15
 800290a:	edd7 7a06 	vldr	s15, [r7, #24]
 800290e:	eddf 6a34 	vldr	s13, [pc, #208]	; 80029e0 <dq0+0x114>
 8002912:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8002916:	edd7 7a07 	vldr	s15, [r7, #28]
 800291a:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 800291e:	ee67 7a86 	vmul.f32	s15, s15, s12
 8002922:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002926:	edd7 7a03 	vldr	s15, [r7, #12]
 800292a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800292e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002932:	edd7 7a06 	vldr	s15, [r7, #24]
 8002936:	eddf 6a2b 	vldr	s13, [pc, #172]	; 80029e4 <dq0+0x118>
 800293a:	ee67 6aa6 	vmul.f32	s13, s15, s13
 800293e:	edd7 7a07 	vldr	s15, [r7, #28]
 8002942:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8002946:	ee67 7a86 	vmul.f32	s15, s15, s12
 800294a:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800294e:	edd7 7a02 	vldr	s15, [r7, #8]
 8002952:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002956:	ee77 7a27 	vadd.f32	s15, s14, s15
 800295a:	ed9f 7a23 	vldr	s14, [pc, #140]	; 80029e8 <dq0+0x11c>
 800295e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	edc3 7a00 	vstr	s15, [r3]
    *q = 0.6666667f*(-sf*a - (-SQRT3_2*cf-.5f*sf)*b - (SQRT3_2*cf-.5f*sf)*c);
 8002968:	edd7 7a06 	vldr	s15, [r7, #24]
 800296c:	eeb1 7a67 	vneg.f32	s14, s15
 8002970:	edd7 7a04 	vldr	s15, [r7, #16]
 8002974:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002978:	edd7 7a07 	vldr	s15, [r7, #28]
 800297c:	eddf 6a19 	vldr	s13, [pc, #100]	; 80029e4 <dq0+0x118>
 8002980:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8002984:	edd7 7a06 	vldr	s15, [r7, #24]
 8002988:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 800298c:	ee67 7a86 	vmul.f32	s15, s15, s12
 8002990:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002994:	edd7 7a03 	vldr	s15, [r7, #12]
 8002998:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800299c:	ee37 7a67 	vsub.f32	s14, s14, s15
 80029a0:	edd7 7a07 	vldr	s15, [r7, #28]
 80029a4:	eddf 6a0e 	vldr	s13, [pc, #56]	; 80029e0 <dq0+0x114>
 80029a8:	ee67 6aa6 	vmul.f32	s13, s15, s13
 80029ac:	edd7 7a06 	vldr	s15, [r7, #24]
 80029b0:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 80029b4:	ee67 7a86 	vmul.f32	s15, s15, s12
 80029b8:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80029bc:	edd7 7a02 	vldr	s15, [r7, #8]
 80029c0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80029c4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80029c8:	ed9f 7a07 	vldr	s14, [pc, #28]	; 80029e8 <dq0+0x11c>
 80029cc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80029d0:	683b      	ldr	r3, [r7, #0]
 80029d2:	edc3 7a00 	vstr	s15, [r3]

    }
 80029d6:	bf00      	nop
 80029d8:	3720      	adds	r7, #32
 80029da:	46bd      	mov	sp, r7
 80029dc:	bd80      	pop	{r7, pc}
 80029de:	bf00      	nop
 80029e0:	3f5db3d7 	.word	0x3f5db3d7
 80029e4:	bf5db3d7 	.word	0xbf5db3d7
 80029e8:	3f2aaaab 	.word	0x3f2aaaab

080029ec <svm>:

void svm(float v_max, float u, float v, float w, float *dtc_u, float *dtc_v, float *dtc_w){
 80029ec:	b580      	push	{r7, lr}
 80029ee:	ed2d 8b02 	vpush	{d8}
 80029f2:	b08a      	sub	sp, #40	; 0x28
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	ed87 0a07 	vstr	s0, [r7, #28]
 80029fa:	edc7 0a06 	vstr	s1, [r7, #24]
 80029fe:	ed87 1a05 	vstr	s2, [r7, #20]
 8002a02:	edc7 1a04 	vstr	s3, [r7, #16]
 8002a06:	60f8      	str	r0, [r7, #12]
 8002a08:	60b9      	str	r1, [r7, #8]
 8002a0a:	607a      	str	r2, [r7, #4]
    /* Space Vector Modulation
     u,v,w amplitude = v_bus for full modulation depth */

    float v_offset = (fminf3(u, v, w) + fmaxf3(u, v, w))*0.5f;
 8002a0c:	ed97 1a04 	vldr	s2, [r7, #16]
 8002a10:	edd7 0a05 	vldr	s1, [r7, #20]
 8002a14:	ed97 0a06 	vldr	s0, [r7, #24]
 8002a18:	f002 fd83 	bl	8005522 <fminf3>
 8002a1c:	eeb0 8a40 	vmov.f32	s16, s0
 8002a20:	ed97 1a04 	vldr	s2, [r7, #16]
 8002a24:	edd7 0a05 	vldr	s1, [r7, #20]
 8002a28:	ed97 0a06 	vldr	s0, [r7, #24]
 8002a2c:	f002 fd45 	bl	80054ba <fmaxf3>
 8002a30:	eef0 7a40 	vmov.f32	s15, s0
 8002a34:	ee78 7a27 	vadd.f32	s15, s16, s15
 8002a38:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002a3c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002a40:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
    float v_midpoint = .5f*(DTC_MAX+DTC_MIN);
 8002a44:	4b41      	ldr	r3, [pc, #260]	; (8002b4c <svm+0x160>)
 8002a46:	623b      	str	r3, [r7, #32]

    *dtc_u = fast_fminf(fast_fmaxf((.5f*(u -v_offset)*OVERMODULATION/v_max + v_midpoint ), DTC_MIN), DTC_MAX);
 8002a48:	ed97 7a06 	vldr	s14, [r7, #24]
 8002a4c:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002a50:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002a54:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002a58:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002a5c:	ed9f 7a3c 	vldr	s14, [pc, #240]	; 8002b50 <svm+0x164>
 8002a60:	ee67 6a87 	vmul.f32	s13, s15, s14
 8002a64:	edd7 7a07 	vldr	s15, [r7, #28]
 8002a68:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002a6c:	edd7 7a08 	vldr	s15, [r7, #32]
 8002a70:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002a74:	eddf 0a37 	vldr	s1, [pc, #220]	; 8002b54 <svm+0x168>
 8002a78:	eeb0 0a67 	vmov.f32	s0, s15
 8002a7c:	f002 fce5 	bl	800544a <fast_fmaxf>
 8002a80:	eef0 7a40 	vmov.f32	s15, s0
 8002a84:	eddf 0a34 	vldr	s1, [pc, #208]	; 8002b58 <svm+0x16c>
 8002a88:	eeb0 0a67 	vmov.f32	s0, s15
 8002a8c:	f002 fcf9 	bl	8005482 <fast_fminf>
 8002a90:	eef0 7a40 	vmov.f32	s15, s0
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	edc3 7a00 	vstr	s15, [r3]
    *dtc_v = fast_fminf(fast_fmaxf((.5f*(v -v_offset)*OVERMODULATION/v_max + v_midpoint ), DTC_MIN), DTC_MAX);
 8002a9a:	ed97 7a05 	vldr	s14, [r7, #20]
 8002a9e:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002aa2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002aa6:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002aaa:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002aae:	ed9f 7a28 	vldr	s14, [pc, #160]	; 8002b50 <svm+0x164>
 8002ab2:	ee67 6a87 	vmul.f32	s13, s15, s14
 8002ab6:	edd7 7a07 	vldr	s15, [r7, #28]
 8002aba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002abe:	edd7 7a08 	vldr	s15, [r7, #32]
 8002ac2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002ac6:	eddf 0a23 	vldr	s1, [pc, #140]	; 8002b54 <svm+0x168>
 8002aca:	eeb0 0a67 	vmov.f32	s0, s15
 8002ace:	f002 fcbc 	bl	800544a <fast_fmaxf>
 8002ad2:	eef0 7a40 	vmov.f32	s15, s0
 8002ad6:	eddf 0a20 	vldr	s1, [pc, #128]	; 8002b58 <svm+0x16c>
 8002ada:	eeb0 0a67 	vmov.f32	s0, s15
 8002ade:	f002 fcd0 	bl	8005482 <fast_fminf>
 8002ae2:	eef0 7a40 	vmov.f32	s15, s0
 8002ae6:	68bb      	ldr	r3, [r7, #8]
 8002ae8:	edc3 7a00 	vstr	s15, [r3]
    *dtc_w = fast_fminf(fast_fmaxf((.5f*(w -v_offset)*OVERMODULATION/v_max + v_midpoint ), DTC_MIN), DTC_MAX);
 8002aec:	ed97 7a04 	vldr	s14, [r7, #16]
 8002af0:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002af4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002af8:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002afc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002b00:	ed9f 7a13 	vldr	s14, [pc, #76]	; 8002b50 <svm+0x164>
 8002b04:	ee67 6a87 	vmul.f32	s13, s15, s14
 8002b08:	edd7 7a07 	vldr	s15, [r7, #28]
 8002b0c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002b10:	edd7 7a08 	vldr	s15, [r7, #32]
 8002b14:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002b18:	eddf 0a0e 	vldr	s1, [pc, #56]	; 8002b54 <svm+0x168>
 8002b1c:	eeb0 0a67 	vmov.f32	s0, s15
 8002b20:	f002 fc93 	bl	800544a <fast_fmaxf>
 8002b24:	eef0 7a40 	vmov.f32	s15, s0
 8002b28:	eddf 0a0b 	vldr	s1, [pc, #44]	; 8002b58 <svm+0x16c>
 8002b2c:	eeb0 0a67 	vmov.f32	s0, s15
 8002b30:	f002 fca7 	bl	8005482 <fast_fminf>
 8002b34:	eef0 7a40 	vmov.f32	s15, s0
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	edc3 7a00 	vstr	s15, [r3]

    }
 8002b3e:	bf00      	nop
 8002b40:	3728      	adds	r7, #40	; 0x28
 8002b42:	46bd      	mov	sp, r7
 8002b44:	ecbd 8b02 	vpop	{d8}
 8002b48:	bd80      	pop	{r7, pc}
 8002b4a:	bf00      	nop
 8002b4c:	3ef0a3d7 	.word	0x3ef0a3d7
 8002b50:	3f933333 	.word	0x3f933333
 8002b54:	00000000 	.word	0x00000000
 8002b58:	3f70a3d7 	.word	0x3f70a3d7

08002b5c <zero_current>:

void zero_current(ControllerStruct *controller){
 8002b5c:	b580      	push	{r7, lr}
 8002b5e:	b086      	sub	sp, #24
 8002b60:	af00      	add	r7, sp, #0
 8002b62:	6078      	str	r0, [r7, #4]
	/* Measure zero-current ADC offset */

    int adc_a_offset = 0;
 8002b64:	2300      	movs	r3, #0
 8002b66:	617b      	str	r3, [r7, #20]
    int adc_b_offset = 0;
 8002b68:	2300      	movs	r3, #0
 8002b6a:	613b      	str	r3, [r7, #16]
    int n = 1000;
 8002b6c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002b70:	60bb      	str	r3, [r7, #8]
    controller->dtc_u = 0.f;
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	f04f 0200 	mov.w	r2, #0
 8002b78:	65da      	str	r2, [r3, #92]	; 0x5c
    controller->dtc_v = 0.f;
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	f04f 0200 	mov.w	r2, #0
 8002b80:	661a      	str	r2, [r3, #96]	; 0x60
    controller->dtc_w = 0.f;
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	f04f 0200 	mov.w	r2, #0
 8002b88:	665a      	str	r2, [r3, #100]	; 0x64
    set_dtc(controller);
 8002b8a:	6878      	ldr	r0, [r7, #4]
 8002b8c:	f7ff fcf6 	bl	800257c <set_dtc>

    for (int i = 0; i<n; i++){               // Average n samples
 8002b90:	2300      	movs	r3, #0
 8002b92:	60fb      	str	r3, [r7, #12]
 8002b94:	e00f      	b.n	8002bb6 <zero_current+0x5a>
    	analog_sample(controller);
 8002b96:	6878      	ldr	r0, [r7, #4]
 8002b98:	f7ff fd94 	bl	80026c4 <analog_sample>
    	adc_a_offset +=  controller->adc_a_raw;
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	685b      	ldr	r3, [r3, #4]
 8002ba0:	697a      	ldr	r2, [r7, #20]
 8002ba2:	4413      	add	r3, r2
 8002ba4:	617b      	str	r3, [r7, #20]
    	adc_b_offset += controller->adc_b_raw;
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	689b      	ldr	r3, [r3, #8]
 8002baa:	693a      	ldr	r2, [r7, #16]
 8002bac:	4413      	add	r3, r2
 8002bae:	613b      	str	r3, [r7, #16]
    for (int i = 0; i<n; i++){               // Average n samples
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	3301      	adds	r3, #1
 8002bb4:	60fb      	str	r3, [r7, #12]
 8002bb6:	68fa      	ldr	r2, [r7, #12]
 8002bb8:	68bb      	ldr	r3, [r7, #8]
 8002bba:	429a      	cmp	r2, r3
 8002bbc:	dbeb      	blt.n	8002b96 <zero_current+0x3a>
     }
    controller->adc_a_offset = adc_a_offset/n;
 8002bbe:	697a      	ldr	r2, [r7, #20]
 8002bc0:	68bb      	ldr	r3, [r7, #8]
 8002bc2:	fb92 f2f3 	sdiv	r2, r2, r3
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
    controller->adc_b_offset = adc_b_offset/n;
 8002bcc:	693a      	ldr	r2, [r7, #16]
 8002bce:	68bb      	ldr	r3, [r7, #8]
 8002bd0:	fb92 f2f3 	sdiv	r2, r2, r3
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0

    }
 8002bda:	bf00      	nop
 8002bdc:	3718      	adds	r7, #24
 8002bde:	46bd      	mov	sp, r7
 8002be0:	bd80      	pop	{r7, pc}
	...

08002be4 <init_controller_params>:

void init_controller_params(ControllerStruct *controller){
 8002be4:	b580      	push	{r7, lr}
 8002be6:	b084      	sub	sp, #16
 8002be8:	af00      	add	r7, sp, #0
 8002bea:	6078      	str	r0, [r7, #4]

	controller->ki_d = KI_D;
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	4a53      	ldr	r2, [pc, #332]	; (8002d3c <init_controller_params+0x158>)
 8002bf0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    controller->ki_q = KI_Q;
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	4a51      	ldr	r2, [pc, #324]	; (8002d3c <init_controller_params+0x158>)
 8002bf8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    controller->k_d = K_SCALE*I_BW;
 8002bfc:	4b50      	ldr	r3, [pc, #320]	; (8002d40 <init_controller_params+0x15c>)
 8002bfe:	edd3 7a02 	vldr	s15, [r3, #8]
 8002c02:	ed9f 7a50 	vldr	s14, [pc, #320]	; 8002d44 <init_controller_params+0x160>
 8002c06:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	edc3 7a1e 	vstr	s15, [r3, #120]	; 0x78
    controller->k_q = K_SCALE*I_BW;
 8002c10:	4b4b      	ldr	r3, [pc, #300]	; (8002d40 <init_controller_params+0x15c>)
 8002c12:	edd3 7a02 	vldr	s15, [r3, #8]
 8002c16:	ed9f 7a4b 	vldr	s14, [pc, #300]	; 8002d44 <init_controller_params+0x160>
 8002c1a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	edc3 7a1f 	vstr	s15, [r3, #124]	; 0x7c
    controller->alpha = 1.0f - 1.0f/(1.0f - DT*I_BW*TWO_PI_F);
 8002c24:	4b46      	ldr	r3, [pc, #280]	; (8002d40 <init_controller_params+0x15c>)
 8002c26:	edd3 7a02 	vldr	s15, [r3, #8]
 8002c2a:	ed9f 7a47 	vldr	s14, [pc, #284]	; 8002d48 <init_controller_params+0x164>
 8002c2e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002c32:	ed9f 7a46 	vldr	s14, [pc, #280]	; 8002d4c <init_controller_params+0x168>
 8002c36:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002c3a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002c3e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002c42:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002c46:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002c4a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002c4e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	edc3 7a23 	vstr	s15, [r3, #140]	; 0x8c
    controller->ki_fw = .1f*controller->ki_d;
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	edd3 7a20 	vldr	s15, [r3, #128]	; 0x80
 8002c5e:	ed9f 7a3c 	vldr	s14, [pc, #240]	; 8002d50 <init_controller_params+0x16c>
 8002c62:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	edc3 7a22 	vstr	s15, [r3, #136]	; 0x88
    controller->phase_order = PHASE_ORDER;
 8002c6c:	4b39      	ldr	r3, [pc, #228]	; (8002d54 <init_controller_params+0x170>)
 8002c6e:	681a      	ldr	r2, [r3, #0]
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
    controller->flux_linkage = KT/(1.5f*PPAIRS);
 8002c76:	4b32      	ldr	r3, [pc, #200]	; (8002d40 <init_controller_params+0x15c>)
 8002c78:	edd3 6a0e 	vldr	s13, [r3, #56]	; 0x38
 8002c7c:	4b30      	ldr	r3, [pc, #192]	; (8002d40 <init_controller_params+0x15c>)
 8002c7e:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8002c82:	eeb7 7a08 	vmov.f32	s14, #120	; 0x3fc00000  1.5
 8002c86:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002c8a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	edc3 7a24 	vstr	s15, [r3, #144]	; 0x90
    if(I_MAX <= 40.0f){controller->i_scale = I_SCALE;}
 8002c94:	4b2a      	ldr	r3, [pc, #168]	; (8002d40 <init_controller_params+0x15c>)
 8002c96:	edd3 7a03 	vldr	s15, [r3, #12]
 8002c9a:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 8002d58 <init_controller_params+0x174>
 8002c9e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002ca2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ca6:	d803      	bhi.n	8002cb0 <init_controller_params+0xcc>
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	4a2c      	ldr	r2, [pc, #176]	; (8002d5c <init_controller_params+0x178>)
 8002cac:	675a      	str	r2, [r3, #116]	; 0x74
 8002cae:	e002      	b.n	8002cb6 <init_controller_params+0xd2>
    else{controller->i_scale = 2.0f*I_SCALE;}
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	4a2b      	ldr	r2, [pc, #172]	; (8002d60 <init_controller_params+0x17c>)
 8002cb4:	675a      	str	r2, [r3, #116]	; 0x74
    for(int i = 0; i<128; i++)	// Approximate duty cycle linearization
 8002cb6:	2300      	movs	r3, #0
 8002cb8:	60fb      	str	r3, [r7, #12]
 8002cba:	e036      	b.n	8002d2a <init_controller_params+0x146>
    {
        controller->inverter_tab[i] = 1.0f + 1.2f*exp(-0.0078125f*i/.032f);
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	ee07 3a90 	vmov	s15, r3
 8002cc2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002cc6:	ed9f 7a27 	vldr	s14, [pc, #156]	; 8002d64 <init_controller_params+0x180>
 8002cca:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002cce:	ed9f 7a26 	vldr	s14, [pc, #152]	; 8002d68 <init_controller_params+0x184>
 8002cd2:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002cd6:	ee16 0a90 	vmov	r0, s13
 8002cda:	f7fd fc55 	bl	8000588 <__aeabi_f2d>
 8002cde:	4602      	mov	r2, r0
 8002ce0:	460b      	mov	r3, r1
 8002ce2:	ec43 2b10 	vmov	d0, r2, r3
 8002ce6:	f009 f89b 	bl	800be20 <exp>
 8002cea:	ec51 0b10 	vmov	r0, r1, d0
 8002cee:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002cf2:	4b1e      	ldr	r3, [pc, #120]	; (8002d6c <init_controller_params+0x188>)
 8002cf4:	f7fd fca0 	bl	8000638 <__aeabi_dmul>
 8002cf8:	4602      	mov	r2, r0
 8002cfa:	460b      	mov	r3, r1
 8002cfc:	4610      	mov	r0, r2
 8002cfe:	4619      	mov	r1, r3
 8002d00:	f04f 0200 	mov.w	r2, #0
 8002d04:	4b1a      	ldr	r3, [pc, #104]	; (8002d70 <init_controller_params+0x18c>)
 8002d06:	f7fd fae1 	bl	80002cc <__adddf3>
 8002d0a:	4602      	mov	r2, r0
 8002d0c:	460b      	mov	r3, r1
 8002d0e:	4610      	mov	r0, r2
 8002d10:	4619      	mov	r1, r3
 8002d12:	f7fd ff89 	bl	8000c28 <__aeabi_d2f>
 8002d16:	4601      	mov	r1, r0
 8002d18:	687a      	ldr	r2, [r7, #4]
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	3342      	adds	r3, #66	; 0x42
 8002d1e:	009b      	lsls	r3, r3, #2
 8002d20:	4413      	add	r3, r2
 8002d22:	6019      	str	r1, [r3, #0]
    for(int i = 0; i<128; i++)	// Approximate duty cycle linearization
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	3301      	adds	r3, #1
 8002d28:	60fb      	str	r3, [r7, #12]
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	2b7f      	cmp	r3, #127	; 0x7f
 8002d2e:	ddc5      	ble.n	8002cbc <init_controller_params+0xd8>
    }

    }
 8002d30:	bf00      	nop
 8002d32:	bf00      	nop
 8002d34:	3710      	adds	r7, #16
 8002d36:	46bd      	mov	sp, r7
 8002d38:	bd80      	pop	{r7, pc}
 8002d3a:	bf00      	nop
 8002d3c:	3cd0e560 	.word	0x3cd0e560
 8002d40:	20000694 	.word	0x20000694
 8002d44:	38fba882 	.word	0x38fba882
 8002d48:	37d1b717 	.word	0x37d1b717
 8002d4c:	40c90fdb 	.word	0x40c90fdb
 8002d50:	3dcccccd 	.word	0x3dcccccd
 8002d54:	20008fac 	.word	0x20008fac
 8002d58:	42200000 	.word	0x42200000
 8002d5c:	3ca4ffff 	.word	0x3ca4ffff
 8002d60:	3d24ffff 	.word	0x3d24ffff
 8002d64:	bc000000 	.word	0xbc000000
 8002d68:	3d03126f 	.word	0x3d03126f
 8002d6c:	3ff33333 	.word	0x3ff33333
 8002d70:	3ff00000 	.word	0x3ff00000

08002d74 <reset_foc>:

void reset_foc(ControllerStruct *controller){
 8002d74:	b480      	push	{r7}
 8002d76:	b083      	sub	sp, #12
 8002d78:	af00      	add	r7, sp, #0
 8002d7a:	6078      	str	r0, [r7, #4]

	TIM_PWM.Instance->CCR3 = ((TIM_PWM.Instance->ARR))*(0.5f);
 8002d7c:	4b36      	ldr	r3, [pc, #216]	; (8002e58 <reset_foc+0xe4>)
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d82:	ee07 3a90 	vmov	s15, r3
 8002d86:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002d8a:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002d8e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002d92:	4b31      	ldr	r3, [pc, #196]	; (8002e58 <reset_foc+0xe4>)
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002d9a:	ee17 2a90 	vmov	r2, s15
 8002d9e:	63da      	str	r2, [r3, #60]	; 0x3c
	TIM_PWM.Instance->CCR1 = ((TIM_PWM.Instance->ARR))*(0.5f);
 8002da0:	4b2d      	ldr	r3, [pc, #180]	; (8002e58 <reset_foc+0xe4>)
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002da6:	ee07 3a90 	vmov	s15, r3
 8002daa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002dae:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002db2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002db6:	4b28      	ldr	r3, [pc, #160]	; (8002e58 <reset_foc+0xe4>)
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002dbe:	ee17 2a90 	vmov	r2, s15
 8002dc2:	635a      	str	r2, [r3, #52]	; 0x34
	TIM_PWM.Instance->CCR2 = ((TIM_PWM.Instance->ARR))*(0.5f);
 8002dc4:	4b24      	ldr	r3, [pc, #144]	; (8002e58 <reset_foc+0xe4>)
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002dca:	ee07 3a90 	vmov	s15, r3
 8002dce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002dd2:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002dd6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002dda:	4b1f      	ldr	r3, [pc, #124]	; (8002e58 <reset_foc+0xe4>)
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002de2:	ee17 2a90 	vmov	r2, s15
 8002de6:	639a      	str	r2, [r3, #56]	; 0x38
    controller->i_d_des = 0;
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	f04f 0200 	mov.w	r2, #0
 8002dee:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
    controller->i_q_des = 0;
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	f04f 0200 	mov.w	r2, #0
 8002df8:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
    controller->i_d = 0;
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	f04f 0200 	mov.w	r2, #0
 8002e02:	63da      	str	r2, [r3, #60]	; 0x3c
    controller->i_q = 0;
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	f04f 0200 	mov.w	r2, #0
 8002e0a:	641a      	str	r2, [r3, #64]	; 0x40
    controller->i_q_filt = 0;
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	f04f 0200 	mov.w	r2, #0
 8002e12:	645a      	str	r2, [r3, #68]	; 0x44
    controller->q_int = 0;
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	f04f 0200 	mov.w	r2, #0
 8002e1a:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
    controller->d_int = 0;
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	f04f 0200 	mov.w	r2, #0
 8002e24:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    controller->v_q = 0;
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	f04f 0200 	mov.w	r2, #0
 8002e2e:	659a      	str	r2, [r3, #88]	; 0x58
    controller->v_d = 0;
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	f04f 0200 	mov.w	r2, #0
 8002e36:	655a      	str	r2, [r3, #84]	; 0x54
    controller->fw_int = 0;
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	f04f 0200 	mov.w	r2, #0
 8002e3e:	f8c3 20f8 	str.w	r2, [r3, #248]	; 0xf8
    controller->otw_flag = 0;
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	2200      	movs	r2, #0
 8002e46:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100

    }
 8002e4a:	bf00      	nop
 8002e4c:	370c      	adds	r7, #12
 8002e4e:	46bd      	mov	sp, r7
 8002e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e54:	4770      	bx	lr
 8002e56:	bf00      	nop
 8002e58:	20009508 	.word	0x20009508

08002e5c <field_weaken>:
    float val2 = controller->inverter_tab[index+1];
    return val1 + (val2 - val1)*(duty*128.0f - (float)index);
}

void field_weaken(ControllerStruct *controller)
{
 8002e5c:	b580      	push	{r7, lr}
 8002e5e:	b084      	sub	sp, #16
 8002e60:	af00      	add	r7, sp, #0
 8002e62:	6078      	str	r0, [r7, #4]
       /// Field Weakening ///

       controller->fw_int += controller->ki_fw*(controller->v_max - 1.0f - controller->v_ref);
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	ed93 7a3e 	vldr	s14, [r3, #248]	; 0xf8
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	edd3 6a22 	vldr	s13, [r3, #136]	; 0x88
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	edd3 7a3c 	vldr	s15, [r3, #240]	; 0xf0
 8002e76:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8002e7a:	ee37 6ac6 	vsub.f32	s12, s15, s12
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	edd3 7a3d 	vldr	s15, [r3, #244]	; 0xf4
 8002e84:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002e88:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002e8c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	edc3 7a3e 	vstr	s15, [r3, #248]	; 0xf8
       controller->fw_int = fast_fmaxf(fast_fminf(controller->fw_int, 0.0f), -I_FW_MAX);
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	edd3 7a3e 	vldr	s15, [r3, #248]	; 0xf8
 8002e9c:	eddf 0a40 	vldr	s1, [pc, #256]	; 8002fa0 <field_weaken+0x144>
 8002ea0:	eeb0 0a67 	vmov.f32	s0, s15
 8002ea4:	f002 faed 	bl	8005482 <fast_fminf>
 8002ea8:	eeb0 7a40 	vmov.f32	s14, s0
 8002eac:	4b3d      	ldr	r3, [pc, #244]	; (8002fa4 <field_weaken+0x148>)
 8002eae:	edd3 7a06 	vldr	s15, [r3, #24]
 8002eb2:	eef1 7a67 	vneg.f32	s15, s15
 8002eb6:	eef0 0a67 	vmov.f32	s1, s15
 8002eba:	eeb0 0a47 	vmov.f32	s0, s14
 8002ebe:	f002 fac4 	bl	800544a <fast_fmaxf>
 8002ec2:	eef0 7a40 	vmov.f32	s15, s0
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	edc3 7a3e 	vstr	s15, [r3, #248]	; 0xf8
       controller->i_q_des = controller->i_q_des + (controller->i_q_des > 0)*controller->fw_int + (controller->i_q_des < 0)*controller->fw_int;
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	ed93 7a2c 	vldr	s14, [r3, #176]	; 0xb0
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	edd3 7a2c 	vldr	s15, [r3, #176]	; 0xb0
 8002ed8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002edc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ee0:	dd02      	ble.n	8002ee8 <field_weaken+0x8c>
 8002ee2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002ee6:	e001      	b.n	8002eec <field_weaken+0x90>
 8002ee8:	eddf 6a2d 	vldr	s13, [pc, #180]	; 8002fa0 <field_weaken+0x144>
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	edd3 7a3e 	vldr	s15, [r3, #248]	; 0xf8
 8002ef2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002ef6:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	edd3 7a2c 	vldr	s15, [r3, #176]	; 0xb0
 8002f00:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002f04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f08:	d502      	bpl.n	8002f10 <field_weaken+0xb4>
 8002f0a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002f0e:	e001      	b.n	8002f14 <field_weaken+0xb8>
 8002f10:	eddf 6a23 	vldr	s13, [pc, #140]	; 8002fa0 <field_weaken+0x144>
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	edd3 7a3e 	vldr	s15, [r3, #248]	; 0xf8
 8002f1a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002f1e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	edc3 7a2c 	vstr	s15, [r3, #176]	; 0xb0
       controller->i_d_des = controller->fw_int;
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	f8d3 20f8 	ldr.w	r2, [r3, #248]	; 0xf8
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
       float q_max = sqrtf(controller->i_max*controller->i_max - controller->i_d_des*controller->i_d_des);
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	ed93 7a41 	vldr	s14, [r3, #260]	; 0x104
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	edd3 7a41 	vldr	s15, [r3, #260]	; 0x104
 8002f40:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	edd3 6a2b 	vldr	s13, [r3, #172]	; 0xac
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	edd3 7a2b 	vldr	s15, [r3, #172]	; 0xac
 8002f50:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002f54:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002f58:	eeb0 0a67 	vmov.f32	s0, s15
 8002f5c:	f008 ffda 	bl	800bf14 <sqrtf>
 8002f60:	ed87 0a03 	vstr	s0, [r7, #12]
       controller->i_q_des = fast_fmaxf(fast_fminf(controller->i_q_des, q_max), -q_max);
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	edd3 7a2c 	vldr	s15, [r3, #176]	; 0xb0
 8002f6a:	edd7 0a03 	vldr	s1, [r7, #12]
 8002f6e:	eeb0 0a67 	vmov.f32	s0, s15
 8002f72:	f002 fa86 	bl	8005482 <fast_fminf>
 8002f76:	eeb0 7a40 	vmov.f32	s14, s0
 8002f7a:	edd7 7a03 	vldr	s15, [r7, #12]
 8002f7e:	eef1 7a67 	vneg.f32	s15, s15
 8002f82:	eef0 0a67 	vmov.f32	s1, s15
 8002f86:	eeb0 0a47 	vmov.f32	s0, s14
 8002f8a:	f002 fa5e 	bl	800544a <fast_fmaxf>
 8002f8e:	eef0 7a40 	vmov.f32	s15, s0
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	edc3 7a2c 	vstr	s15, [r3, #176]	; 0xb0


}
 8002f98:	bf00      	nop
 8002f9a:	3710      	adds	r7, #16
 8002f9c:	46bd      	mov	sp, r7
 8002f9e:	bd80      	pop	{r7, pc}
 8002fa0:	00000000 	.word	0x00000000
 8002fa4:	20000694 	.word	0x20000694

08002fa8 <commutate>:
void commutate(ControllerStruct *controller, EncoderStruct *encoder)
{
 8002fa8:	b580      	push	{r7, lr}
 8002faa:	b088      	sub	sp, #32
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	6078      	str	r0, [r7, #4]
 8002fb0:	6039      	str	r1, [r7, #0]
	/* Do Field Oriented Control */

		controller->theta_elec = encoder->elec_angle;
 8002fb2:	683b      	ldr	r3, [r7, #0]
 8002fb4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	62da      	str	r2, [r3, #44]	; 0x2c
		controller->dtheta_elec = encoder->elec_velocity;
 8002fba:	683b      	ldr	r3, [r7, #0]
 8002fbc:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	635a      	str	r2, [r3, #52]	; 0x34
		controller->dtheta_mech = encoder->velocity/GR;
 8002fc2:	683b      	ldr	r3, [r7, #0]
 8002fc4:	edd3 6a18 	vldr	s13, [r3, #96]	; 0x60
 8002fc8:	4b5e      	ldr	r3, [pc, #376]	; (8003144 <commutate+0x19c>)
 8002fca:	ed93 7a11 	vldr	s14, [r3, #68]	; 0x44
 8002fce:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30
		controller->theta_mech = encoder->angle_multiturn[0]/GR;
 8002fd8:	683b      	ldr	r3, [r7, #0]
 8002fda:	edd3 6a03 	vldr	s13, [r3, #12]
 8002fde:	4b59      	ldr	r3, [pc, #356]	; (8003144 <commutate+0x19c>)
 8002fe0:	ed93 7a11 	vldr	s14, [r3, #68]	; 0x44
 8002fe4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28

       /// Commutation  ///
       dq0(controller->theta_elec, controller->i_a, controller->i_b, controller->i_c, &controller->i_d, &controller->i_q);    //dq0 transform on currents - 3.8 us
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	ed93 7a05 	vldr	s14, [r3, #20]
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	edd3 6a06 	vldr	s13, [r3, #24]
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	ed93 6a07 	vldr	s12, [r3, #28]
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	f103 023c 	add.w	r2, r3, #60	; 0x3c
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	3340      	adds	r3, #64	; 0x40
 8003010:	4619      	mov	r1, r3
 8003012:	4610      	mov	r0, r2
 8003014:	eef0 1a46 	vmov.f32	s3, s12
 8003018:	eeb0 1a66 	vmov.f32	s2, s13
 800301c:	eef0 0a47 	vmov.f32	s1, s14
 8003020:	eeb0 0a67 	vmov.f32	s0, s15
 8003024:	f7ff fc52 	bl	80028cc <dq0>

       controller->i_q_filt = (1.0f-CURRENT_FILT_ALPHA)*controller->i_q_filt + CURRENT_FILT_ALPHA*controller->i_q;	// these aren't used for control but are sometimes nice for debugging
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 800302e:	ed9f 7a46 	vldr	s14, [pc, #280]	; 8003148 <commutate+0x1a0>
 8003032:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 800303c:	eddf 6a43 	vldr	s13, [pc, #268]	; 800314c <commutate+0x1a4>
 8003040:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003044:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	edc3 7a11 	vstr	s15, [r3, #68]	; 0x44
       controller->i_d_filt = (1.0f-CURRENT_FILT_ALPHA)*controller->i_d_filt + CURRENT_FILT_ALPHA*controller->i_d;
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
 8003054:	ed9f 7a3c 	vldr	s14, [pc, #240]	; 8003148 <commutate+0x1a0>
 8003058:	ee27 7a87 	vmul.f32	s14, s15, s14
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 8003062:	eddf 6a3a 	vldr	s13, [pc, #232]	; 800314c <commutate+0x1a4>
 8003066:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800306a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	edc3 7a12 	vstr	s15, [r3, #72]	; 0x48
       controller->v_bus_filt = (1.0f-VBUS_FILT_ALPHA)*controller->v_bus_filt + VBUS_FILT_ALPHA*controller->v_bus;	// used for voltage saturation
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 800307a:	ed9f 7a33 	vldr	s14, [pc, #204]	; 8003148 <commutate+0x1a0>
 800307e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	edd3 7a08 	vldr	s15, [r3, #32]
 8003088:	eddf 6a30 	vldr	s13, [pc, #192]	; 800314c <commutate+0x1a4>
 800308c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003090:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24

       controller->v_max = OVERMODULATION*controller->v_bus_filt*(DTC_MAX-DTC_MIN)*SQRT1_3;
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 80030a0:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 8003150 <commutate+0x1a8>
 80030a4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80030a8:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 8003154 <commutate+0x1ac>
 80030ac:	ee67 7a87 	vmul.f32	s15, s15, s14
 80030b0:	ed9f 7a29 	vldr	s14, [pc, #164]	; 8003158 <commutate+0x1b0>
 80030b4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	edc3 7a3c 	vstr	s15, [r3, #240]	; 0xf0
       controller->v_margin = controller->v_max - controller->v_ref;
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	ed93 7a3c 	vldr	s14, [r3, #240]	; 0xf0
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	edd3 7a3d 	vldr	s15, [r3, #244]	; 0xf4
 80030ca:	ee77 7a67 	vsub.f32	s15, s14, s15
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	edc3 7a3f 	vstr	s15, [r3, #252]	; 0xfc
       controller->i_max = I_MAX; //I_MAX*(!controller->otw_flag) + I_MAX_CONT*controller->otw_flag;
 80030d4:	4b1b      	ldr	r3, [pc, #108]	; (8003144 <commutate+0x19c>)
 80030d6:	68da      	ldr	r2, [r3, #12]
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104

       limit_norm(&controller->i_d_des, &controller->i_q_des, controller->i_max);	// 2.3 us
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	f103 02ac 	add.w	r2, r3, #172	; 0xac
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	f103 01b0 	add.w	r1, r3, #176	; 0xb0
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	edd3 7a41 	vldr	s15, [r3, #260]	; 0x104
 80030f0:	eeb0 0a67 	vmov.f32	s0, s15
 80030f4:	4610      	mov	r0, r2
 80030f6:	f002 fa48 	bl	800558a <limit_norm>

       /// PI Controller ///
       float i_d_error = controller->i_d_des - controller->i_d;
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	ed93 7a2b 	vldr	s14, [r3, #172]	; 0xac
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 8003106:	ee77 7a67 	vsub.f32	s15, s14, s15
 800310a:	edc7 7a07 	vstr	s15, [r7, #28]
       float i_q_error = controller->i_q_des - controller->i_q;
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	ed93 7a2c 	vldr	s14, [r3, #176]	; 0xb0
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 800311a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800311e:	edc7 7a06 	vstr	s15, [r7, #24]

       if(controller->i_q > controller->i_mag_max){
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	ed93 7a10 	vldr	s14, [r3, #64]	; 0x40
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 800312e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003132:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003136:	dd13      	ble.n	8003160 <commutate+0x1b8>
    	   controller->i_mag_max = controller->i_q;
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	651a      	str	r2, [r3, #80]	; 0x50
 8003140:	e00e      	b.n	8003160 <commutate+0x1b8>
 8003142:	bf00      	nop
 8003144:	20000694 	.word	0x20000694
 8003148:	3f666666 	.word	0x3f666666
 800314c:	3dcccccd 	.word	0x3dcccccd
 8003150:	3f933333 	.word	0x3f933333
 8003154:	3f70a3d7 	.word	0x3f70a3d7
 8003158:	3f13cd3a 	.word	0x3f13cd3a
 800315c:	381d4951 	.word	0x381d4951
       }


       // Calculate decoupling feed-forward voltages //

       float v_d_ff = 0.0f;//-SQRT3*controller->dtheta_elec*L_Q*controller->i_q;
 8003160:	f04f 0300 	mov.w	r3, #0
 8003164:	617b      	str	r3, [r7, #20]
       float v_q_ff = 0.0f;//SQRT3*controller->dtheta_elec*(0.0f*L_D*controller->i_d + controller->flux_linkage);
 8003166:	f04f 0300 	mov.w	r3, #0
 800316a:	613b      	str	r3, [r7, #16]

       controller->v_d = controller->k_d*i_d_error + controller->d_int + v_d_ff;
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	ed93 7a1e 	vldr	s14, [r3, #120]	; 0x78
 8003172:	edd7 7a07 	vldr	s15, [r7, #28]
 8003176:	ee27 7a27 	vmul.f32	s14, s14, s15
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	edd3 7a25 	vldr	s15, [r3, #148]	; 0x94
 8003180:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003184:	edd7 7a05 	vldr	s15, [r7, #20]
 8003188:	ee77 7a27 	vadd.f32	s15, s14, s15
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	edc3 7a15 	vstr	s15, [r3, #84]	; 0x54

       controller->v_d = fast_fmaxf(fast_fminf(controller->v_d, controller->v_max), -controller->v_max);
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	ed93 7a3c 	vldr	s14, [r3, #240]	; 0xf0
 800319e:	eef0 0a47 	vmov.f32	s1, s14
 80031a2:	eeb0 0a67 	vmov.f32	s0, s15
 80031a6:	f002 f96c 	bl	8005482 <fast_fminf>
 80031aa:	eeb0 7a40 	vmov.f32	s14, s0
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	edd3 7a3c 	vldr	s15, [r3, #240]	; 0xf0
 80031b4:	eef1 7a67 	vneg.f32	s15, s15
 80031b8:	eef0 0a67 	vmov.f32	s1, s15
 80031bc:	eeb0 0a47 	vmov.f32	s0, s14
 80031c0:	f002 f943 	bl	800544a <fast_fmaxf>
 80031c4:	eef0 7a40 	vmov.f32	s15, s0
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	edc3 7a15 	vstr	s15, [r3, #84]	; 0x54

       controller->d_int += controller->k_d*controller->ki_d*i_d_error;
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	ed93 7a25 	vldr	s14, [r3, #148]	; 0x94
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	edd3 6a1e 	vldr	s13, [r3, #120]	; 0x78
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	edd3 7a20 	vldr	s15, [r3, #128]	; 0x80
 80031e0:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80031e4:	edd7 7a07 	vldr	s15, [r7, #28]
 80031e8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80031ec:	ee77 7a27 	vadd.f32	s15, s14, s15
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	edc3 7a25 	vstr	s15, [r3, #148]	; 0x94
       controller->d_int = fast_fmaxf(fast_fminf(controller->d_int, controller->v_max), -controller->v_max);
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	edd3 7a25 	vldr	s15, [r3, #148]	; 0x94
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	ed93 7a3c 	vldr	s14, [r3, #240]	; 0xf0
 8003202:	eef0 0a47 	vmov.f32	s1, s14
 8003206:	eeb0 0a67 	vmov.f32	s0, s15
 800320a:	f002 f93a 	bl	8005482 <fast_fminf>
 800320e:	eeb0 7a40 	vmov.f32	s14, s0
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	edd3 7a3c 	vldr	s15, [r3, #240]	; 0xf0
 8003218:	eef1 7a67 	vneg.f32	s15, s15
 800321c:	eef0 0a67 	vmov.f32	s1, s15
 8003220:	eeb0 0a47 	vmov.f32	s0, s14
 8003224:	f002 f911 	bl	800544a <fast_fmaxf>
 8003228:	eef0 7a40 	vmov.f32	s15, s0
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	edc3 7a25 	vstr	s15, [r3, #148]	; 0x94
       float vq_max = controller->v_max;//sqrtf(controller->v_max*controller->v_max - controller->v_d*controller->v_d);
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8003238:	60fb      	str	r3, [r7, #12]

       controller->v_q = controller->k_q*i_q_error + controller->q_int + v_q_ff;
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	ed93 7a1f 	vldr	s14, [r3, #124]	; 0x7c
 8003240:	edd7 7a06 	vldr	s15, [r7, #24]
 8003244:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	edd3 7a26 	vldr	s15, [r3, #152]	; 0x98
 800324e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003252:	edd7 7a04 	vldr	s15, [r7, #16]
 8003256:	ee77 7a27 	vadd.f32	s15, s14, s15
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	edc3 7a16 	vstr	s15, [r3, #88]	; 0x58
       controller->q_int += controller->k_q*controller->ki_q*i_q_error;
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	ed93 7a26 	vldr	s14, [r3, #152]	; 0x98
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	edd3 6a1f 	vldr	s13, [r3, #124]	; 0x7c
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	edd3 7a21 	vldr	s15, [r3, #132]	; 0x84
 8003272:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8003276:	edd7 7a06 	vldr	s15, [r7, #24]
 800327a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800327e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	edc3 7a26 	vstr	s15, [r3, #152]	; 0x98
       controller->q_int = fast_fmaxf(fast_fminf(controller->q_int, controller->v_max), -controller->v_max);
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	edd3 7a26 	vldr	s15, [r3, #152]	; 0x98
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	ed93 7a3c 	vldr	s14, [r3, #240]	; 0xf0
 8003294:	eef0 0a47 	vmov.f32	s1, s14
 8003298:	eeb0 0a67 	vmov.f32	s0, s15
 800329c:	f002 f8f1 	bl	8005482 <fast_fminf>
 80032a0:	eeb0 7a40 	vmov.f32	s14, s0
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	edd3 7a3c 	vldr	s15, [r3, #240]	; 0xf0
 80032aa:	eef1 7a67 	vneg.f32	s15, s15
 80032ae:	eef0 0a67 	vmov.f32	s1, s15
 80032b2:	eeb0 0a47 	vmov.f32	s0, s14
 80032b6:	f002 f8c8 	bl	800544a <fast_fmaxf>
 80032ba:	eef0 7a40 	vmov.f32	s15, s0
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	edc3 7a26 	vstr	s15, [r3, #152]	; 0x98
       controller->v_ref = sqrtf(controller->v_d*controller->v_d + controller->v_q*controller->v_q);
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	ed93 7a15 	vldr	s14, [r3, #84]	; 0x54
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 80032d0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	edd3 6a16 	vldr	s13, [r3, #88]	; 0x58
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 80032e0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80032e4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80032e8:	eeb0 0a67 	vmov.f32	s0, s15
 80032ec:	f008 fe12 	bl	800bf14 <sqrtf>
 80032f0:	eef0 7a40 	vmov.f32	s15, s0
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	edc3 7a3d 	vstr	s15, [r3, #244]	; 0xf4
       controller->v_q = fast_fmaxf(fast_fminf(controller->v_q, vq_max), -vq_max);
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 8003300:	edd7 0a03 	vldr	s1, [r7, #12]
 8003304:	eeb0 0a67 	vmov.f32	s0, s15
 8003308:	f002 f8bb 	bl	8005482 <fast_fminf>
 800330c:	eeb0 7a40 	vmov.f32	s14, s0
 8003310:	edd7 7a03 	vldr	s15, [r7, #12]
 8003314:	eef1 7a67 	vneg.f32	s15, s15
 8003318:	eef0 0a67 	vmov.f32	s1, s15
 800331c:	eeb0 0a47 	vmov.f32	s0, s14
 8003320:	f002 f893 	bl	800544a <fast_fmaxf>
 8003324:	eef0 7a40 	vmov.f32	s15, s0
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	edc3 7a16 	vstr	s15, [r3, #88]	; 0x58

       limit_norm(&controller->v_d, &controller->v_q, controller->v_max);
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	f103 0254 	add.w	r2, r3, #84	; 0x54
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	f103 0158 	add.w	r1, r3, #88	; 0x58
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	edd3 7a3c 	vldr	s15, [r3, #240]	; 0xf0
 8003340:	eeb0 0a67 	vmov.f32	s0, s15
 8003344:	4610      	mov	r0, r2
 8003346:	f002 f920 	bl	800558a <limit_norm>

       abc(controller->theta_elec + 1.5f*DT*controller->dtheta_elec, controller->v_d, controller->v_q, &controller->v_u, &controller->v_v, &controller->v_w); //inverse dq0 transform on voltages
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 8003356:	ed5f 6a7f 	vldr	s13, [pc, #-508]	; 800315c <commutate+0x1b4>
 800335a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800335e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	ed93 7a15 	vldr	s14, [r3, #84]	; 0x54
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	edd3 6a16 	vldr	s13, [r3, #88]	; 0x58
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	f103 0068 	add.w	r0, r3, #104	; 0x68
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	f103 016c 	add.w	r1, r3, #108	; 0x6c
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	3370      	adds	r3, #112	; 0x70
 800337e:	461a      	mov	r2, r3
 8003380:	eeb0 1a66 	vmov.f32	s2, s13
 8003384:	eef0 0a47 	vmov.f32	s1, s14
 8003388:	eeb0 0a67 	vmov.f32	s0, s15
 800338c:	f7ff fa1a 	bl	80027c4 <abc>
       svm(controller->v_max, controller->v_u, controller->v_v, controller->v_w, &controller->dtc_u, &controller->dtc_v, &controller->dtc_w); //space vector modulation
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	edd3 7a3c 	vldr	s15, [r3, #240]	; 0xf0
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	ed93 7a1a 	vldr	s14, [r3, #104]	; 0x68
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	edd3 6a1b 	vldr	s13, [r3, #108]	; 0x6c
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	ed93 6a1c 	vldr	s12, [r3, #112]	; 0x70
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	f103 005c 	add.w	r0, r3, #92	; 0x5c
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	f103 0160 	add.w	r1, r3, #96	; 0x60
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	3364      	adds	r3, #100	; 0x64
 80033b8:	461a      	mov	r2, r3
 80033ba:	eef0 1a46 	vmov.f32	s3, s12
 80033be:	eeb0 1a66 	vmov.f32	s2, s13
 80033c2:	eef0 0a47 	vmov.f32	s1, s14
 80033c6:	eeb0 0a67 	vmov.f32	s0, s15
 80033ca:	f7ff fb0f 	bl	80029ec <svm>

       set_dtc(controller);
 80033ce:	6878      	ldr	r0, [r7, #4]
 80033d0:	f7ff f8d4 	bl	800257c <set_dtc>

    }
 80033d4:	bf00      	nop
 80033d6:	3720      	adds	r7, #32
 80033d8:	46bd      	mov	sp, r7
 80033da:	bd80      	pop	{r7, pc}

080033dc <torque_control>:


void torque_control(ControllerStruct *controller){
 80033dc:	b580      	push	{r7, lr}
 80033de:	b084      	sub	sp, #16
 80033e0:	af00      	add	r7, sp, #0
 80033e2:	6078      	str	r0, [r7, #4]
	/*----- convert theta_mech to 0~359.9999deg -----*/
	static float pos, round;
	pos = controller->theta_mech;
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033e8:	4a76      	ldr	r2, [pc, #472]	; (80035c4 <torque_control+0x1e8>)
 80033ea:	6013      	str	r3, [r2, #0]
	modff(pos/(2*PI_F),&round);
 80033ec:	4b75      	ldr	r3, [pc, #468]	; (80035c4 <torque_control+0x1e8>)
 80033ee:	edd3 7a00 	vldr	s15, [r3]
 80033f2:	eddf 6a75 	vldr	s13, [pc, #468]	; 80035c8 <torque_control+0x1ec>
 80033f6:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80033fa:	4874      	ldr	r0, [pc, #464]	; (80035cc <torque_control+0x1f0>)
 80033fc:	eeb0 0a47 	vmov.f32	s0, s14
 8003400:	f008 fce8 	bl	800bdd4 <modff>
	pos = pos - round*2*PI_F;
 8003404:	4b6f      	ldr	r3, [pc, #444]	; (80035c4 <torque_control+0x1e8>)
 8003406:	ed93 7a00 	vldr	s14, [r3]
 800340a:	4b70      	ldr	r3, [pc, #448]	; (80035cc <torque_control+0x1f0>)
 800340c:	edd3 7a00 	vldr	s15, [r3]
 8003410:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8003414:	eddf 6a6e 	vldr	s13, [pc, #440]	; 80035d0 <torque_control+0x1f4>
 8003418:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800341c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003420:	4b68      	ldr	r3, [pc, #416]	; (80035c4 <torque_control+0x1e8>)
 8003422:	edc3 7a00 	vstr	s15, [r3]
	if(pos < 0){
 8003426:	4b67      	ldr	r3, [pc, #412]	; (80035c4 <torque_control+0x1e8>)
 8003428:	edd3 7a00 	vldr	s15, [r3]
 800342c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003430:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003434:	d509      	bpl.n	800344a <torque_control+0x6e>
		pos = pos + 2*PI_F;
 8003436:	4b63      	ldr	r3, [pc, #396]	; (80035c4 <torque_control+0x1e8>)
 8003438:	edd3 7a00 	vldr	s15, [r3]
 800343c:	ed9f 7a62 	vldr	s14, [pc, #392]	; 80035c8 <torque_control+0x1ec>
 8003440:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003444:	4b5f      	ldr	r3, [pc, #380]	; (80035c4 <torque_control+0x1e8>)
 8003446:	edc3 7a00 	vstr	s15, [r3]
	}

	/*----- position PID control -----*/
	static float in_err = 0, err = 0; //integral of position error
	if(controller->p_des < pos){
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	ed93 7a36 	vldr	s14, [r3, #216]	; 0xd8
 8003450:	4b5c      	ldr	r3, [pc, #368]	; (80035c4 <torque_control+0x1e8>)
 8003452:	edd3 7a00 	vldr	s15, [r3]
 8003456:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800345a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800345e:	d534      	bpl.n	80034ca <torque_control+0xee>
		if((controller->p_des + 2*PI_F - pos) < (pos - controller->p_des)){
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	edd3 7a36 	vldr	s15, [r3, #216]	; 0xd8
 8003466:	ed9f 7a58 	vldr	s14, [pc, #352]	; 80035c8 <torque_control+0x1ec>
 800346a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800346e:	4b55      	ldr	r3, [pc, #340]	; (80035c4 <torque_control+0x1e8>)
 8003470:	edd3 7a00 	vldr	s15, [r3]
 8003474:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003478:	4b52      	ldr	r3, [pc, #328]	; (80035c4 <torque_control+0x1e8>)
 800347a:	edd3 6a00 	vldr	s13, [r3]
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	edd3 7a36 	vldr	s15, [r3, #216]	; 0xd8
 8003484:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8003488:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800348c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003490:	d50f      	bpl.n	80034b2 <torque_control+0xd6>
			err = 2*PI_F - pos + controller->p_des;
 8003492:	4b4c      	ldr	r3, [pc, #304]	; (80035c4 <torque_control+0x1e8>)
 8003494:	edd3 7a00 	vldr	s15, [r3]
 8003498:	ed9f 7a4b 	vldr	s14, [pc, #300]	; 80035c8 <torque_control+0x1ec>
 800349c:	ee37 7a67 	vsub.f32	s14, s14, s15
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	edd3 7a36 	vldr	s15, [r3, #216]	; 0xd8
 80034a6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80034aa:	4b4a      	ldr	r3, [pc, #296]	; (80035d4 <torque_control+0x1f8>)
 80034ac:	edc3 7a00 	vstr	s15, [r3]
 80034b0:	e03f      	b.n	8003532 <torque_control+0x156>
		}
		else{
			err = controller->p_des - pos;
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	ed93 7a36 	vldr	s14, [r3, #216]	; 0xd8
 80034b8:	4b42      	ldr	r3, [pc, #264]	; (80035c4 <torque_control+0x1e8>)
 80034ba:	edd3 7a00 	vldr	s15, [r3]
 80034be:	ee77 7a67 	vsub.f32	s15, s14, s15
 80034c2:	4b44      	ldr	r3, [pc, #272]	; (80035d4 <torque_control+0x1f8>)
 80034c4:	edc3 7a00 	vstr	s15, [r3]
 80034c8:	e033      	b.n	8003532 <torque_control+0x156>
		}
	}
	else{
		if((pos + 2*PI_F - controller->p_des) < (controller->p_des - pos)){
 80034ca:	4b3e      	ldr	r3, [pc, #248]	; (80035c4 <torque_control+0x1e8>)
 80034cc:	edd3 7a00 	vldr	s15, [r3]
 80034d0:	ed9f 7a3d 	vldr	s14, [pc, #244]	; 80035c8 <torque_control+0x1ec>
 80034d4:	ee37 7a87 	vadd.f32	s14, s15, s14
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	edd3 7a36 	vldr	s15, [r3, #216]	; 0xd8
 80034de:	ee37 7a67 	vsub.f32	s14, s14, s15
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	edd3 6a36 	vldr	s13, [r3, #216]	; 0xd8
 80034e8:	4b36      	ldr	r3, [pc, #216]	; (80035c4 <torque_control+0x1e8>)
 80034ea:	edd3 7a00 	vldr	s15, [r3]
 80034ee:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80034f2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80034f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80034fa:	d50f      	bpl.n	800351c <torque_control+0x140>
			err = controller->p_des - 2*PI_F - pos;
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	edd3 7a36 	vldr	s15, [r3, #216]	; 0xd8
 8003502:	ed9f 7a31 	vldr	s14, [pc, #196]	; 80035c8 <torque_control+0x1ec>
 8003506:	ee37 7ac7 	vsub.f32	s14, s15, s14
 800350a:	4b2e      	ldr	r3, [pc, #184]	; (80035c4 <torque_control+0x1e8>)
 800350c:	edd3 7a00 	vldr	s15, [r3]
 8003510:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003514:	4b2f      	ldr	r3, [pc, #188]	; (80035d4 <torque_control+0x1f8>)
 8003516:	edc3 7a00 	vstr	s15, [r3]
 800351a:	e00a      	b.n	8003532 <torque_control+0x156>
		}
		else{
			err = controller->p_des - pos;
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	ed93 7a36 	vldr	s14, [r3, #216]	; 0xd8
 8003522:	4b28      	ldr	r3, [pc, #160]	; (80035c4 <torque_control+0x1e8>)
 8003524:	edd3 7a00 	vldr	s15, [r3]
 8003528:	ee77 7a67 	vsub.f32	s15, s14, s15
 800352c:	4b29      	ldr	r3, [pc, #164]	; (80035d4 <torque_control+0x1f8>)
 800352e:	edc3 7a00 	vstr	s15, [r3]
		}
	}
	in_err = in_err + err;
 8003532:	4b29      	ldr	r3, [pc, #164]	; (80035d8 <torque_control+0x1fc>)
 8003534:	ed93 7a00 	vldr	s14, [r3]
 8003538:	4b26      	ldr	r3, [pc, #152]	; (80035d4 <torque_control+0x1f8>)
 800353a:	edd3 7a00 	vldr	s15, [r3]
 800353e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003542:	4b25      	ldr	r3, [pc, #148]	; (80035d8 <torque_control+0x1fc>)
 8003544:	edc3 7a00 	vstr	s15, [r3]

    float torque_ref = controller->kp*(err) + controller->t_ff + controller->ki*(in_err) + controller->kd*(-controller->dtheta_mech);
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	ed93 7a37 	vldr	s14, [r3, #220]	; 0xdc
 800354e:	4b21      	ldr	r3, [pc, #132]	; (80035d4 <torque_control+0x1f8>)
 8003550:	edd3 7a00 	vldr	s15, [r3]
 8003554:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	edd3 7a3a 	vldr	s15, [r3, #232]	; 0xe8
 800355e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	edd3 6a38 	vldr	s13, [r3, #224]	; 0xe0
 8003568:	4b1b      	ldr	r3, [pc, #108]	; (80035d8 <torque_control+0x1fc>)
 800356a:	edd3 7a00 	vldr	s15, [r3]
 800356e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003572:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	edd3 6a39 	vldr	s13, [r3, #228]	; 0xe4
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8003582:	eef1 7a67 	vneg.f32	s15, s15
 8003586:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800358a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800358e:	edc7 7a03 	vstr	s15, [r7, #12]
    controller->i_q_des = torque_ref/(KT*GR);
 8003592:	4b12      	ldr	r3, [pc, #72]	; (80035dc <torque_control+0x200>)
 8003594:	ed93 7a0e 	vldr	s14, [r3, #56]	; 0x38
 8003598:	4b10      	ldr	r3, [pc, #64]	; (80035dc <torque_control+0x200>)
 800359a:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 800359e:	ee27 7a27 	vmul.f32	s14, s14, s15
 80035a2:	edd7 6a03 	vldr	s13, [r7, #12]
 80035a6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	edc3 7a2c 	vstr	s15, [r3, #176]	; 0xb0
	controller->i_d_des = 0.0f;
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	f04f 0200 	mov.w	r2, #0
 80035b6:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
    
    }
 80035ba:	bf00      	nop
 80035bc:	3710      	adds	r7, #16
 80035be:	46bd      	mov	sp, r7
 80035c0:	bd80      	pop	{r7, pc}
 80035c2:	bf00      	nop
 80035c4:	2000023c 	.word	0x2000023c
 80035c8:	40c90fdb 	.word	0x40c90fdb
 80035cc:	20000240 	.word	0x20000240
 80035d0:	40490fdb 	.word	0x40490fdb
 80035d4:	20000244 	.word	0x20000244
 80035d8:	20000248 	.word	0x20000248
 80035dc:	20000694 	.word	0x20000694

080035e0 <zero_commands>:



void zero_commands(ControllerStruct * controller){
 80035e0:	b480      	push	{r7}
 80035e2:	b083      	sub	sp, #12
 80035e4:	af00      	add	r7, sp, #0
 80035e6:	6078      	str	r0, [r7, #4]
	controller->t_ff = 0;
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	f04f 0200 	mov.w	r2, #0
 80035ee:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
	controller->kp = 0;
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	f04f 0200 	mov.w	r2, #0
 80035f8:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
	controller->ki = 0;
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	f04f 0200 	mov.w	r2, #0
 8003602:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
	controller->kd = 0;
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	f04f 0200 	mov.w	r2, #0
 800360c:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
	controller->p_des = 0;
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	f04f 0200 	mov.w	r2, #0
 8003616:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
	controller->v_des = 0;
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	f04f 0200 	mov.w	r2, #0
 8003620:	f8c3 20ec 	str.w	r2, [r3, #236]	; 0xec
	controller->i_q_des = 0;
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	f04f 0200 	mov.w	r2, #0
 800362a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
}
 800362e:	bf00      	nop
 8003630:	370c      	adds	r7, #12
 8003632:	46bd      	mov	sp, r7
 8003634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003638:	4770      	bx	lr
	...

0800363c <run_fsm>:
#include "foc.h"
#include "math_ops.h"
#include "position_sensor.h"
#include "drv8323.h"

 void run_fsm(FSMStruct * fsmstate){
 800363c:	b590      	push	{r4, r7, lr}
 800363e:	b085      	sub	sp, #20
 8003640:	af02      	add	r7, sp, #8
 8003642:	6078      	str	r0, [r7, #4]
	 /* run_fsm is run every commutation interrupt cycle */

	 /* state transition management */
	 if(fsmstate->next_state != fsmstate->state){
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	785a      	ldrb	r2, [r3, #1]
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	781b      	ldrb	r3, [r3, #0]
 800364c:	429a      	cmp	r2, r3
 800364e:	d00d      	beq.n	800366c <run_fsm+0x30>
		 fsm_exit_state(fsmstate);		// safely exit the old state
 8003650:	6878      	ldr	r0, [r7, #4]
 8003652:	f000 f9a3 	bl	800399c <fsm_exit_state>
		 if(fsmstate->ready){			// if the previous state is ready, enter the new state
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	78db      	ldrb	r3, [r3, #3]
 800365a:	2b00      	cmp	r3, #0
 800365c:	d006      	beq.n	800366c <run_fsm+0x30>
			 fsmstate->state = fsmstate->next_state;
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	785a      	ldrb	r2, [r3, #1]
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	701a      	strb	r2, [r3, #0]
			 fsm_enter_state(fsmstate);
 8003666:	6878      	ldr	r0, [r7, #4]
 8003668:	f000 f8f2 	bl	8003850 <fsm_enter_state>
		 }
	 }

	 switch(fsmstate->state){
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	781b      	ldrb	r3, [r3, #0]
 8003670:	2b06      	cmp	r3, #6
 8003672:	f200 80d9 	bhi.w	8003828 <run_fsm+0x1ec>
 8003676:	a201      	add	r2, pc, #4	; (adr r2, 800367c <run_fsm+0x40>)
 8003678:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800367c:	08003827 	.word	0x08003827
 8003680:	080037e7 	.word	0x080037e7
 8003684:	0800379d 	.word	0x0800379d
 8003688:	08003829 	.word	0x08003829
 800368c:	08003827 	.word	0x08003827
 8003690:	08003699 	.word	0x08003699
 8003694:	080037dd 	.word	0x080037dd
		 case MENU_MODE:
			 break;

		 case ENCODER_CALIBRATE:
			 if(!comm_encoder_cal.done_ordering){
 8003698:	4b65      	ldr	r3, [pc, #404]	; (8003830 <run_fsm+0x1f4>)
 800369a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d108      	bne.n	80036b4 <run_fsm+0x78>
				 order_phases(&comm_encoder, &controller, &comm_encoder_cal, controller.loop_count);
 80036a2:	4b64      	ldr	r3, [pc, #400]	; (8003834 <run_fsm+0x1f8>)
 80036a4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80036a8:	4a61      	ldr	r2, [pc, #388]	; (8003830 <run_fsm+0x1f4>)
 80036aa:	4962      	ldr	r1, [pc, #392]	; (8003834 <run_fsm+0x1f8>)
 80036ac:	4862      	ldr	r0, [pc, #392]	; (8003838 <run_fsm+0x1fc>)
 80036ae:	f7fd fe61 	bl	8001374 <order_phases>
				 preference_writer_close(&prefs);
				 preference_writer_load(prefs);
				 update_fsm(fsmstate, 27);
			 }

			 break;
 80036b2:	e0b9      	b.n	8003828 <run_fsm+0x1ec>
			 else if(!comm_encoder_cal.done_cal){
 80036b4:	4b5e      	ldr	r3, [pc, #376]	; (8003830 <run_fsm+0x1f4>)
 80036b6:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d108      	bne.n	80036d0 <run_fsm+0x94>
				 calibrate_encoder(&comm_encoder, &controller, &comm_encoder_cal, controller.loop_count);
 80036be:	4b5d      	ldr	r3, [pc, #372]	; (8003834 <run_fsm+0x1f8>)
 80036c0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80036c4:	4a5a      	ldr	r2, [pc, #360]	; (8003830 <run_fsm+0x1f4>)
 80036c6:	495b      	ldr	r1, [pc, #364]	; (8003834 <run_fsm+0x1f8>)
 80036c8:	485b      	ldr	r0, [pc, #364]	; (8003838 <run_fsm+0x1fc>)
 80036ca:	f7fd ff5b 	bl	8001584 <calibrate_encoder>
			 break;
 80036ce:	e0ab      	b.n	8003828 <run_fsm+0x1ec>
				 E_ZERO = comm_encoder_cal.ezero;
 80036d0:	4b57      	ldr	r3, [pc, #348]	; (8003830 <run_fsm+0x1f4>)
 80036d2:	69db      	ldr	r3, [r3, #28]
 80036d4:	4a59      	ldr	r2, [pc, #356]	; (800383c <run_fsm+0x200>)
 80036d6:	6153      	str	r3, [r2, #20]
				 printf("E_ZERO: %d  %f\r\n", E_ZERO, TWO_PI_F*fmodf((comm_encoder.ppairs*(float)(-E_ZERO))/((float)ENC_CPR), 1.0f));
 80036d8:	4b58      	ldr	r3, [pc, #352]	; (800383c <run_fsm+0x200>)
 80036da:	695c      	ldr	r4, [r3, #20]
 80036dc:	4b56      	ldr	r3, [pc, #344]	; (8003838 <run_fsm+0x1fc>)
 80036de:	ed93 7a1a 	vldr	s14, [r3, #104]	; 0x68
 80036e2:	4b56      	ldr	r3, [pc, #344]	; (800383c <run_fsm+0x200>)
 80036e4:	695b      	ldr	r3, [r3, #20]
 80036e6:	425b      	negs	r3, r3
 80036e8:	ee07 3a90 	vmov	s15, r3
 80036ec:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80036f0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80036f4:	eddf 6a52 	vldr	s13, [pc, #328]	; 8003840 <run_fsm+0x204>
 80036f8:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80036fc:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 8003700:	eeb0 0a47 	vmov.f32	s0, s14
 8003704:	f008 fbda 	bl	800bebc <fmodf>
 8003708:	eef0 7a40 	vmov.f32	s15, s0
 800370c:	ed9f 7a4d 	vldr	s14, [pc, #308]	; 8003844 <run_fsm+0x208>
 8003710:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003714:	ee17 0a90 	vmov	r0, s15
 8003718:	f7fc ff36 	bl	8000588 <__aeabi_f2d>
 800371c:	4602      	mov	r2, r0
 800371e:	460b      	mov	r3, r1
 8003720:	4621      	mov	r1, r4
 8003722:	4849      	ldr	r0, [pc, #292]	; (8003848 <run_fsm+0x20c>)
 8003724:	f009 fad8 	bl	800ccd8 <iprintf>
				 memcpy(&comm_encoder.offset_lut, comm_encoder_cal.lut_arr, sizeof(comm_encoder.offset_lut));
 8003728:	4a43      	ldr	r2, [pc, #268]	; (8003838 <run_fsm+0x1fc>)
 800372a:	4b41      	ldr	r3, [pc, #260]	; (8003830 <run_fsm+0x1f4>)
 800372c:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8003730:	332c      	adds	r3, #44	; 0x2c
 8003732:	f102 00dc 	add.w	r0, r2, #220	; 0xdc
 8003736:	4619      	mov	r1, r3
 8003738:	f44f 7300 	mov.w	r3, #512	; 0x200
 800373c:	461a      	mov	r2, r3
 800373e:	f008 fe4b 	bl	800c3d8 <memcpy>
				 memcpy(&ENCODER_LUT, comm_encoder_cal.lut_arr, sizeof(comm_encoder_cal.lut_arr));
 8003742:	4a3e      	ldr	r2, [pc, #248]	; (800383c <run_fsm+0x200>)
 8003744:	4b3a      	ldr	r3, [pc, #232]	; (8003830 <run_fsm+0x1f4>)
 8003746:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800374a:	332c      	adds	r3, #44	; 0x2c
 800374c:	f102 001c 	add.w	r0, r2, #28
 8003750:	4619      	mov	r1, r3
 8003752:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003756:	461a      	mov	r2, r3
 8003758:	f008 fe3e 	bl	800c3d8 <memcpy>
				 if (!preference_writer_ready(prefs)){ preference_writer_open(&prefs);}
 800375c:	4b3b      	ldr	r3, [pc, #236]	; (800384c <run_fsm+0x210>)
 800375e:	691a      	ldr	r2, [r3, #16]
 8003760:	9200      	str	r2, [sp, #0]
 8003762:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003764:	f002 fa44 	bl	8005bf0 <preference_writer_ready>
 8003768:	4603      	mov	r3, r0
 800376a:	f083 0301 	eor.w	r3, r3, #1
 800376e:	b2db      	uxtb	r3, r3
 8003770:	2b00      	cmp	r3, #0
 8003772:	d002      	beq.n	800377a <run_fsm+0x13e>
 8003774:	4835      	ldr	r0, [pc, #212]	; (800384c <run_fsm+0x210>)
 8003776:	f002 fa2c 	bl	8005bd2 <preference_writer_open>
				 preference_writer_flush(&prefs);
 800377a:	4834      	ldr	r0, [pc, #208]	; (800384c <run_fsm+0x210>)
 800377c:	f002 fa46 	bl	8005c0c <preference_writer_flush>
				 preference_writer_close(&prefs);
 8003780:	4832      	ldr	r0, [pc, #200]	; (800384c <run_fsm+0x210>)
 8003782:	f002 fac1 	bl	8005d08 <preference_writer_close>
				 preference_writer_load(prefs);
 8003786:	4b31      	ldr	r3, [pc, #196]	; (800384c <run_fsm+0x210>)
 8003788:	691a      	ldr	r2, [r3, #16]
 800378a:	9200      	str	r2, [sp, #0]
 800378c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800378e:	f002 fa79 	bl	8005c84 <preference_writer_load>
				 update_fsm(fsmstate, 27);
 8003792:	211b      	movs	r1, #27
 8003794:	6878      	ldr	r0, [r7, #4]
 8003796:	f000 f9bb 	bl	8003b10 <update_fsm>
			 break;
 800379a:	e045      	b.n	8003828 <run_fsm+0x1ec>

		 case MOTOR_MODE:
			 /* If CAN has timed out, reset all commands */
			 if((CAN_TIMEOUT > 0 ) && (controller.timeout > CAN_TIMEOUT)){
 800379c:	4b27      	ldr	r3, [pc, #156]	; (800383c <run_fsm+0x200>)
 800379e:	68db      	ldr	r3, [r3, #12]
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	dd09      	ble.n	80037b8 <run_fsm+0x17c>
 80037a4:	4b23      	ldr	r3, [pc, #140]	; (8003834 <run_fsm+0x1f8>)
 80037a6:	f8d3 20c4 	ldr.w	r2, [r3, #196]	; 0xc4
 80037aa:	4b24      	ldr	r3, [pc, #144]	; (800383c <run_fsm+0x200>)
 80037ac:	68db      	ldr	r3, [r3, #12]
 80037ae:	429a      	cmp	r2, r3
 80037b0:	dd02      	ble.n	80037b8 <run_fsm+0x17c>
				 zero_commands(&controller);
 80037b2:	4820      	ldr	r0, [pc, #128]	; (8003834 <run_fsm+0x1f8>)
 80037b4:	f7ff ff14 	bl	80035e0 <zero_commands>
			 }
			 /* Otherwise, commutate */

			 torque_control(&controller);
 80037b8:	481e      	ldr	r0, [pc, #120]	; (8003834 <run_fsm+0x1f8>)
 80037ba:	f7ff fe0f 	bl	80033dc <torque_control>
			 field_weaken(&controller);
 80037be:	481d      	ldr	r0, [pc, #116]	; (8003834 <run_fsm+0x1f8>)
 80037c0:	f7ff fb4c 	bl	8002e5c <field_weaken>
			 commutate(&controller, &comm_encoder);
 80037c4:	491c      	ldr	r1, [pc, #112]	; (8003838 <run_fsm+0x1fc>)
 80037c6:	481b      	ldr	r0, [pc, #108]	; (8003834 <run_fsm+0x1f8>)
 80037c8:	f7ff fbee 	bl	8002fa8 <commutate>

			 controller.timeout ++;
 80037cc:	4b19      	ldr	r3, [pc, #100]	; (8003834 <run_fsm+0x1f8>)
 80037ce:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 80037d2:	3301      	adds	r3, #1
 80037d4:	4a17      	ldr	r2, [pc, #92]	; (8003834 <run_fsm+0x1f8>)
 80037d6:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4
			 break;
 80037da:	e025      	b.n	8003828 <run_fsm+0x1ec>

		 case SETUP_MODE:
			 break;

		 case ENCODER_MODE:
			 ps_print(&comm_encoder, 100);
 80037dc:	2164      	movs	r1, #100	; 0x64
 80037de:	4816      	ldr	r0, [pc, #88]	; (8003838 <run_fsm+0x1fc>)
 80037e0:	f002 f9a0 	bl	8005b24 <ps_print>
			 break;
 80037e4:	e020      	b.n	8003828 <run_fsm+0x1ec>

		 case HALL_CALIBRATE:
			 /* If CAN has timed out, reset all commands */
			 if((CAN_TIMEOUT > 0 ) && (controller.timeout > CAN_TIMEOUT)){
 80037e6:	4b15      	ldr	r3, [pc, #84]	; (800383c <run_fsm+0x200>)
 80037e8:	68db      	ldr	r3, [r3, #12]
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	dd09      	ble.n	8003802 <run_fsm+0x1c6>
 80037ee:	4b11      	ldr	r3, [pc, #68]	; (8003834 <run_fsm+0x1f8>)
 80037f0:	f8d3 20c4 	ldr.w	r2, [r3, #196]	; 0xc4
 80037f4:	4b11      	ldr	r3, [pc, #68]	; (800383c <run_fsm+0x200>)
 80037f6:	68db      	ldr	r3, [r3, #12]
 80037f8:	429a      	cmp	r2, r3
 80037fa:	dd02      	ble.n	8003802 <run_fsm+0x1c6>
				 zero_commands(&controller);
 80037fc:	480d      	ldr	r0, [pc, #52]	; (8003834 <run_fsm+0x1f8>)
 80037fe:	f7ff feef 	bl	80035e0 <zero_commands>
			 }
			 /* Otherwise, commutate */

			 /* Calibrate Hall Sensor */
			 hall_calibrate(fsmstate);
 8003802:	6878      	ldr	r0, [r7, #4]
 8003804:	f000 ffec 	bl	80047e0 <hall_calibrate>

			 torque_control(&controller);
 8003808:	480a      	ldr	r0, [pc, #40]	; (8003834 <run_fsm+0x1f8>)
 800380a:	f7ff fde7 	bl	80033dc <torque_control>
			 commutate(&controller, &comm_encoder);
 800380e:	490a      	ldr	r1, [pc, #40]	; (8003838 <run_fsm+0x1fc>)
 8003810:	4808      	ldr	r0, [pc, #32]	; (8003834 <run_fsm+0x1f8>)
 8003812:	f7ff fbc9 	bl	8002fa8 <commutate>

			 controller.timeout ++;
 8003816:	4b07      	ldr	r3, [pc, #28]	; (8003834 <run_fsm+0x1f8>)
 8003818:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 800381c:	3301      	adds	r3, #1
 800381e:	4a05      	ldr	r2, [pc, #20]	; (8003834 <run_fsm+0x1f8>)
 8003820:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4
			 break;
 8003824:	e000      	b.n	8003828 <run_fsm+0x1ec>
			 break;
 8003826:	bf00      	nop
	 }

 }
 8003828:	bf00      	nop
 800382a:	370c      	adds	r7, #12
 800382c:	46bd      	mov	sp, r7
 800382e:	bd90      	pop	{r4, r7, pc}
 8003830:	20000aa0 	.word	0x20000aa0
 8003834:	20000794 	.word	0x20000794
 8003838:	20000360 	.word	0x20000360
 800383c:	20008fac 	.word	0x20008fac
 8003840:	47800000 	.word	0x47800000
 8003844:	40c90fdb 	.word	0x40c90fdb
 8003848:	08010780 	.word	0x08010780
 800384c:	20000680 	.word	0x20000680

08003850 <fsm_enter_state>:

 void fsm_enter_state(FSMStruct * fsmstate){
 8003850:	b580      	push	{r7, lr}
 8003852:	b082      	sub	sp, #8
 8003854:	af00      	add	r7, sp, #0
 8003856:	6078      	str	r0, [r7, #4]
	 /* Called when entering a new state
	  * Do necessary setup   */

		switch(fsmstate->state){
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	781b      	ldrb	r3, [r3, #0]
 800385c:	2b06      	cmp	r3, #6
 800385e:	d87f      	bhi.n	8003960 <fsm_enter_state+0x110>
 8003860:	a201      	add	r2, pc, #4	; (adr r2, 8003868 <fsm_enter_state+0x18>)
 8003862:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003866:	bf00      	nop
 8003868:	08003885 	.word	0x08003885
 800386c:	0800392b 	.word	0x0800392b
 8003870:	080038b9 	.word	0x080038b9
 8003874:	08003961 	.word	0x08003961
 8003878:	08003895 	.word	0x08003895
 800387c:	080038cd 	.word	0x080038cd
 8003880:	080038a9 	.word	0x080038a9
			case MENU_MODE:
				if (fsmstate->print_uart_msg){
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	791b      	ldrb	r3, [r3, #4]
 8003888:	2b00      	cmp	r3, #0
 800388a:	d066      	beq.n	800395a <fsm_enter_state+0x10a>
					printf("\r\nEntering Main Menu\r\n");
 800388c:	4836      	ldr	r0, [pc, #216]	; (8003968 <fsm_enter_state+0x118>)
 800388e:	f009 faa9 	bl	800cde4 <puts>
				}
				break;
 8003892:	e062      	b.n	800395a <fsm_enter_state+0x10a>
			case SETUP_MODE:
				if (fsmstate->print_uart_msg){
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	791b      	ldrb	r3, [r3, #4]
 8003898:	2b00      	cmp	r3, #0
 800389a:	d002      	beq.n	80038a2 <fsm_enter_state+0x52>
					printf("\r\nEntering Setup\r\n");
 800389c:	4833      	ldr	r0, [pc, #204]	; (800396c <fsm_enter_state+0x11c>)
 800389e:	f009 faa1 	bl	800cde4 <puts>
				}
				enter_setup_state();
 80038a2:	f000 fa49 	bl	8003d38 <enter_setup_state>
				break;
 80038a6:	e05b      	b.n	8003960 <fsm_enter_state+0x110>
			case ENCODER_MODE:
				if (fsmstate->print_uart_msg){
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	791b      	ldrb	r3, [r3, #4]
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d056      	beq.n	800395e <fsm_enter_state+0x10e>
					printf("\r\nEntering Encoder Mode\r\n");
 80038b0:	482f      	ldr	r0, [pc, #188]	; (8003970 <fsm_enter_state+0x120>)
 80038b2:	f009 fa97 	bl	800cde4 <puts>
				}
				break;
 80038b6:	e052      	b.n	800395e <fsm_enter_state+0x10e>
			case MOTOR_MODE:
				if (fsmstate->print_uart_msg){
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	791b      	ldrb	r3, [r3, #4]
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d002      	beq.n	80038c6 <fsm_enter_state+0x76>
					printf("\r\nEntering Motor Mode\r\n");
 80038c0:	482c      	ldr	r0, [pc, #176]	; (8003974 <fsm_enter_state+0x124>)
 80038c2:	f009 fa8f 	bl	800cde4 <puts>
				}
				enter_motor_mode();
 80038c6:	f000 ff2d 	bl	8004724 <enter_motor_mode>
				break;
 80038ca:	e049      	b.n	8003960 <fsm_enter_state+0x110>
			case ENCODER_CALIBRATE:
				if (fsmstate->print_uart_msg){
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	791b      	ldrb	r3, [r3, #4]
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d002      	beq.n	80038da <fsm_enter_state+0x8a>
					printf("\r\nEntering Encoder Calibration Mode\r\n");
 80038d4:	4828      	ldr	r0, [pc, #160]	; (8003978 <fsm_enter_state+0x128>)
 80038d6:	f009 fa85 	bl	800cde4 <puts>
				}
				/* zero out all calibrations before starting */

				comm_encoder_cal.done_cal = 0;
 80038da:	4b28      	ldr	r3, [pc, #160]	; (800397c <fsm_enter_state+0x12c>)
 80038dc:	2200      	movs	r2, #0
 80038de:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
				comm_encoder_cal.done_ordering = 0;
 80038e2:	4b26      	ldr	r3, [pc, #152]	; (800397c <fsm_enter_state+0x12c>)
 80038e4:	2200      	movs	r2, #0
 80038e6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
				comm_encoder_cal.started = 0;
 80038ea:	4b24      	ldr	r3, [pc, #144]	; (800397c <fsm_enter_state+0x12c>)
 80038ec:	2200      	movs	r2, #0
 80038ee:	741a      	strb	r2, [r3, #16]
				comm_encoder.e_zero = 0;
 80038f0:	4b23      	ldr	r3, [pc, #140]	; (8003980 <fsm_enter_state+0x130>)
 80038f2:	2200      	movs	r2, #0
 80038f4:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
				memset(&comm_encoder.offset_lut, 0, sizeof(comm_encoder.offset_lut));
 80038f8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80038fc:	2100      	movs	r1, #0
 80038fe:	4821      	ldr	r0, [pc, #132]	; (8003984 <fsm_enter_state+0x134>)
 8003900:	f008 fd78 	bl	800c3f4 <memset>
				drv_enable_gd(drv);
 8003904:	4b20      	ldr	r3, [pc, #128]	; (8003988 <fsm_enter_state+0x138>)
 8003906:	681a      	ldr	r2, [r3, #0]
 8003908:	2100      	movs	r1, #0
 800390a:	4611      	mov	r1, r2
 800390c:	889a      	ldrh	r2, [r3, #4]
 800390e:	2300      	movs	r3, #0
 8003910:	f362 030f 	bfi	r3, r2, #0, #16
 8003914:	4608      	mov	r0, r1
 8003916:	4619      	mov	r1, r3
 8003918:	f7fe fc4f 	bl	80021ba <drv_enable_gd>
				GPIO_ENABLE;
 800391c:	2201      	movs	r2, #1
 800391e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003922:	481a      	ldr	r0, [pc, #104]	; (800398c <fsm_enter_state+0x13c>)
 8003924:	f005 f9fc 	bl	8008d20 <HAL_GPIO_WritePin>
				break;
 8003928:	e01a      	b.n	8003960 <fsm_enter_state+0x110>
			case HALL_CALIBRATE:
				if (fsmstate->print_uart_msg){
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	791b      	ldrb	r3, [r3, #4]
 800392e:	2b00      	cmp	r3, #0
 8003930:	d002      	beq.n	8003938 <fsm_enter_state+0xe8>
					printf("\r\nEntering Hall Calibration Mode\r\n");
 8003932:	4817      	ldr	r0, [pc, #92]	; (8003990 <fsm_enter_state+0x140>)
 8003934:	f009 fa56 	bl	800cde4 <puts>
				}
				controller.kp = 5.0f ;
 8003938:	4b16      	ldr	r3, [pc, #88]	; (8003994 <fsm_enter_state+0x144>)
 800393a:	4a17      	ldr	r2, [pc, #92]	; (8003998 <fsm_enter_state+0x148>)
 800393c:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
				controller.ki = 0.0f ;
 8003940:	4b14      	ldr	r3, [pc, #80]	; (8003994 <fsm_enter_state+0x144>)
 8003942:	f04f 0200 	mov.w	r2, #0
 8003946:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
				controller.kd = 1.0f ;
 800394a:	4b12      	ldr	r3, [pc, #72]	; (8003994 <fsm_enter_state+0x144>)
 800394c:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8003950:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
				enter_motor_mode();
 8003954:	f000 fee6 	bl	8004724 <enter_motor_mode>
				break;
 8003958:	e002      	b.n	8003960 <fsm_enter_state+0x110>
				break;
 800395a:	bf00      	nop
 800395c:	e000      	b.n	8003960 <fsm_enter_state+0x110>
				break;
 800395e:	bf00      	nop

		}
 }
 8003960:	bf00      	nop
 8003962:	3708      	adds	r7, #8
 8003964:	46bd      	mov	sp, r7
 8003966:	bd80      	pop	{r7, pc}
 8003968:	08010794 	.word	0x08010794
 800396c:	080107ac 	.word	0x080107ac
 8003970:	080107c0 	.word	0x080107c0
 8003974:	080107dc 	.word	0x080107dc
 8003978:	080107f4 	.word	0x080107f4
 800397c:	20000aa0 	.word	0x20000aa0
 8003980:	20000360 	.word	0x20000360
 8003984:	2000043c 	.word	0x2000043c
 8003988:	200093d0 	.word	0x200093d0
 800398c:	40020000 	.word	0x40020000
 8003990:	0801081c 	.word	0x0801081c
 8003994:	20000794 	.word	0x20000794
 8003998:	40a00000 	.word	0x40a00000

0800399c <fsm_exit_state>:

 void fsm_exit_state(FSMStruct * fsmstate){
 800399c:	b580      	push	{r7, lr}
 800399e:	b082      	sub	sp, #8
 80039a0:	af00      	add	r7, sp, #0
 80039a2:	6078      	str	r0, [r7, #4]
	 /* Called when exiting the current state
	  * Do necessary cleanup  */

		switch(fsmstate->state){
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	781b      	ldrb	r3, [r3, #0]
 80039a8:	2b06      	cmp	r3, #6
 80039aa:	f200 8099 	bhi.w	8003ae0 <fsm_exit_state+0x144>
 80039ae:	a201      	add	r2, pc, #4	; (adr r2, 80039b4 <fsm_exit_state+0x18>)
 80039b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039b4:	080039d1 	.word	0x080039d1
 80039b8:	08003a9d 	.word	0x08003a9d
 80039bc:	08003a13 	.word	0x08003a13
 80039c0:	08003ae1 	.word	0x08003ae1
 80039c4:	080039e7 	.word	0x080039e7
 80039c8:	08003a63 	.word	0x08003a63
 80039cc:	080039fd 	.word	0x080039fd
			case MENU_MODE:
				if (fsmstate->print_uart_msg){
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	791b      	ldrb	r3, [r3, #4]
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d002      	beq.n	80039de <fsm_exit_state+0x42>
					printf("\r\nLeaving Main Menu\r\n");
 80039d8:	4843      	ldr	r0, [pc, #268]	; (8003ae8 <fsm_exit_state+0x14c>)
 80039da:	f009 fa03 	bl	800cde4 <puts>
				}
				fsmstate->ready = 1;
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	2201      	movs	r2, #1
 80039e2:	70da      	strb	r2, [r3, #3]
				break;
 80039e4:	e07c      	b.n	8003ae0 <fsm_exit_state+0x144>
			case SETUP_MODE:
				if (fsmstate->print_uart_msg){
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	791b      	ldrb	r3, [r3, #4]
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d002      	beq.n	80039f4 <fsm_exit_state+0x58>
					printf("\r\nLeaving Setup Menu\r\n");
 80039ee:	483f      	ldr	r0, [pc, #252]	; (8003aec <fsm_exit_state+0x150>)
 80039f0:	f009 f9f8 	bl	800cde4 <puts>
				}
				fsmstate->ready = 1;
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	2201      	movs	r2, #1
 80039f8:	70da      	strb	r2, [r3, #3]
				break;
 80039fa:	e071      	b.n	8003ae0 <fsm_exit_state+0x144>
			case ENCODER_MODE:
				if (fsmstate->print_uart_msg){
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	791b      	ldrb	r3, [r3, #4]
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d002      	beq.n	8003a0a <fsm_exit_state+0x6e>
					printf("\r\nLeaving Encoder Mode\r\n");
 8003a04:	483a      	ldr	r0, [pc, #232]	; (8003af0 <fsm_exit_state+0x154>)
 8003a06:	f009 f9ed 	bl	800cde4 <puts>
				}
				fsmstate->ready = 1;
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	2201      	movs	r2, #1
 8003a0e:	70da      	strb	r2, [r3, #3]
				break;
 8003a10:	e066      	b.n	8003ae0 <fsm_exit_state+0x144>
			case MOTOR_MODE:
				/* Don't stop commutating if there are high currents or FW happening */
				//if( (fabs(controller.i_q_filt)<1.0f) && (fabs(controller.i_d_filt)<1.0f) ){
				if (fsmstate->print_uart_msg){
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	791b      	ldrb	r3, [r3, #4]
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d002      	beq.n	8003a20 <fsm_exit_state+0x84>
					printf("\r\nLeaving Motor Mode\r\n");
 8003a1a:	4836      	ldr	r0, [pc, #216]	; (8003af4 <fsm_exit_state+0x158>)
 8003a1c:	f009 f9e2 	bl	800cde4 <puts>
				}
				fsmstate->ready = 1;
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	2201      	movs	r2, #1
 8003a24:	70da      	strb	r2, [r3, #3]
				drv_disable_gd(drv);
 8003a26:	4b34      	ldr	r3, [pc, #208]	; (8003af8 <fsm_exit_state+0x15c>)
 8003a28:	681a      	ldr	r2, [r3, #0]
 8003a2a:	2100      	movs	r1, #0
 8003a2c:	4611      	mov	r1, r2
 8003a2e:	889a      	ldrh	r2, [r3, #4]
 8003a30:	2300      	movs	r3, #0
 8003a32:	f362 030f 	bfi	r3, r2, #0, #16
 8003a36:	4608      	mov	r0, r1
 8003a38:	4619      	mov	r1, r3
 8003a3a:	f7fe fbd8 	bl	80021ee <drv_disable_gd>
				reset_foc(&controller);
 8003a3e:	482f      	ldr	r0, [pc, #188]	; (8003afc <fsm_exit_state+0x160>)
 8003a40:	f7ff f998 	bl	8002d74 <reset_foc>
				GPIO_DISABLE;
 8003a44:	2200      	movs	r2, #0
 8003a46:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003a4a:	482d      	ldr	r0, [pc, #180]	; (8003b00 <fsm_exit_state+0x164>)
 8003a4c:	f005 f968 	bl	8008d20 <HAL_GPIO_WritePin>
				LED_LOW;
 8003a50:	2200      	movs	r2, #0
 8003a52:	2120      	movs	r1, #32
 8003a54:	482b      	ldr	r0, [pc, #172]	; (8003b04 <fsm_exit_state+0x168>)
 8003a56:	f005 f963 	bl	8008d20 <HAL_GPIO_WritePin>
				//}
				zero_commands(&controller);		// Set commands to zero
 8003a5a:	4828      	ldr	r0, [pc, #160]	; (8003afc <fsm_exit_state+0x160>)
 8003a5c:	f7ff fdc0 	bl	80035e0 <zero_commands>
				break;
 8003a60:	e03e      	b.n	8003ae0 <fsm_exit_state+0x144>
			case ENCODER_CALIBRATE:
				if (fsmstate->print_uart_msg){
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	791b      	ldrb	r3, [r3, #4]
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d002      	beq.n	8003a70 <fsm_exit_state+0xd4>
					printf("\r\nExiting Encoder Calibration Mode\r\n");
 8003a6a:	4827      	ldr	r0, [pc, #156]	; (8003b08 <fsm_exit_state+0x16c>)
 8003a6c:	f009 f9ba 	bl	800cde4 <puts>
				}
				GPIO_DISABLE;
 8003a70:	2200      	movs	r2, #0
 8003a72:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003a76:	4822      	ldr	r0, [pc, #136]	; (8003b00 <fsm_exit_state+0x164>)
 8003a78:	f005 f952 	bl	8008d20 <HAL_GPIO_WritePin>
				drv_disable_gd(drv);
 8003a7c:	4b1e      	ldr	r3, [pc, #120]	; (8003af8 <fsm_exit_state+0x15c>)
 8003a7e:	681a      	ldr	r2, [r3, #0]
 8003a80:	2100      	movs	r1, #0
 8003a82:	4611      	mov	r1, r2
 8003a84:	889a      	ldrh	r2, [r3, #4]
 8003a86:	2300      	movs	r3, #0
 8003a88:	f362 030f 	bfi	r3, r2, #0, #16
 8003a8c:	4608      	mov	r0, r1
 8003a8e:	4619      	mov	r1, r3
 8003a90:	f7fe fbad 	bl	80021ee <drv_disable_gd>
				//free(error_array);
				//free(lut_array);

				fsmstate->ready = 1;
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	2201      	movs	r2, #1
 8003a98:	70da      	strb	r2, [r3, #3]
				break;
 8003a9a:	e021      	b.n	8003ae0 <fsm_exit_state+0x144>
			case HALL_CALIBRATE:
				if (fsmstate->print_uart_msg){
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	791b      	ldrb	r3, [r3, #4]
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d002      	beq.n	8003aaa <fsm_exit_state+0x10e>
					printf("\r\nExiting Hall Calibration Mode\r\n");
 8003aa4:	4819      	ldr	r0, [pc, #100]	; (8003b0c <fsm_exit_state+0x170>)
 8003aa6:	f009 f99d 	bl	800cde4 <puts>
				}
				GPIO_DISABLE;
 8003aaa:	2200      	movs	r2, #0
 8003aac:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003ab0:	4813      	ldr	r0, [pc, #76]	; (8003b00 <fsm_exit_state+0x164>)
 8003ab2:	f005 f935 	bl	8008d20 <HAL_GPIO_WritePin>
				LED_LOW;
 8003ab6:	2200      	movs	r2, #0
 8003ab8:	2120      	movs	r1, #32
 8003aba:	4812      	ldr	r0, [pc, #72]	; (8003b04 <fsm_exit_state+0x168>)
 8003abc:	f005 f930 	bl	8008d20 <HAL_GPIO_WritePin>
				drv_disable_gd(drv);
 8003ac0:	4b0d      	ldr	r3, [pc, #52]	; (8003af8 <fsm_exit_state+0x15c>)
 8003ac2:	681a      	ldr	r2, [r3, #0]
 8003ac4:	2100      	movs	r1, #0
 8003ac6:	4611      	mov	r1, r2
 8003ac8:	889a      	ldrh	r2, [r3, #4]
 8003aca:	2300      	movs	r3, #0
 8003acc:	f362 030f 	bfi	r3, r2, #0, #16
 8003ad0:	4608      	mov	r0, r1
 8003ad2:	4619      	mov	r1, r3
 8003ad4:	f7fe fb8b 	bl	80021ee <drv_disable_gd>
				fsmstate->ready = 1;
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	2201      	movs	r2, #1
 8003adc:	70da      	strb	r2, [r3, #3]
				break;
 8003ade:	bf00      	nop
		}

 }
 8003ae0:	bf00      	nop
 8003ae2:	3708      	adds	r7, #8
 8003ae4:	46bd      	mov	sp, r7
 8003ae6:	bd80      	pop	{r7, pc}
 8003ae8:	08010840 	.word	0x08010840
 8003aec:	08010858 	.word	0x08010858
 8003af0:	08010870 	.word	0x08010870
 8003af4:	08010888 	.word	0x08010888
 8003af8:	200093d0 	.word	0x200093d0
 8003afc:	20000794 	.word	0x20000794
 8003b00:	40020000 	.word	0x40020000
 8003b04:	40020800 	.word	0x40020800
 8003b08:	080108a0 	.word	0x080108a0
 8003b0c:	080108c4 	.word	0x080108c4

08003b10 <update_fsm>:

 void update_fsm(FSMStruct * fsmstate, char fsm_input){
 8003b10:	b580      	push	{r7, lr}
 8003b12:	b086      	sub	sp, #24
 8003b14:	af02      	add	r7, sp, #8
 8003b16:	6078      	str	r0, [r7, #4]
 8003b18:	460b      	mov	r3, r1
 8003b1a:	70fb      	strb	r3, [r7, #3]
	 /*update_fsm is only run when new state-change information is received
	  * on serial terminal input or CAN input
	  */
	if(fsm_input == MENU_CMD){	// escape to exit to rest mode
 8003b1c:	78fb      	ldrb	r3, [r7, #3]
 8003b1e:	2b1b      	cmp	r3, #27
 8003b20:	d10d      	bne.n	8003b3e <update_fsm+0x2e>
		fsmstate->next_state = MENU_MODE;
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	2200      	movs	r2, #0
 8003b26:	705a      	strb	r2, [r3, #1]
		fsmstate->ready = 0;
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	2200      	movs	r2, #0
 8003b2c:	70da      	strb	r2, [r3, #3]
		if (fsmstate->print_uart_msg){
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	791b      	ldrb	r3, [r3, #4]
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	f000 80c4 	beq.w	8003cc0 <update_fsm+0x1b0>
			enter_menu_state();
 8003b38:	f000 f8d2 	bl	8003ce0 <enter_menu_state>
		}
		return;
 8003b3c:	e0c0      	b.n	8003cc0 <update_fsm+0x1b0>
	}
	switch(fsmstate->state){
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	781b      	ldrb	r3, [r3, #0]
 8003b42:	2b06      	cmp	r3, #6
 8003b44:	f200 80bf 	bhi.w	8003cc6 <update_fsm+0x1b6>
 8003b48:	a201      	add	r2, pc, #4	; (adr r2, 8003b50 <update_fsm+0x40>)
 8003b4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b4e:	bf00      	nop
 8003b50:	08003b6d 	.word	0x08003b6d
 8003b54:	08003cc7 	.word	0x08003cc7
 8003b58:	08003cc7 	.word	0x08003cc7
 8003b5c:	08003cc7 	.word	0x08003cc7
 8003b60:	08003c87 	.word	0x08003c87
 8003b64:	08003cc7 	.word	0x08003cc7
 8003b68:	08003cc7 	.word	0x08003cc7
		case MENU_MODE:
			switch (fsm_input){
 8003b6c:	78fb      	ldrb	r3, [r7, #3]
 8003b6e:	3b63      	subs	r3, #99	; 0x63
 8003b70:	2b17      	cmp	r3, #23
 8003b72:	f200 80a7 	bhi.w	8003cc4 <update_fsm+0x1b4>
 8003b76:	a201      	add	r2, pc, #4	; (adr r2, 8003b7c <update_fsm+0x6c>)
 8003b78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b7c:	08003bdd 	.word	0x08003bdd
 8003b80:	08003cc5 	.word	0x08003cc5
 8003b84:	08003bf9 	.word	0x08003bf9
 8003b88:	08003cc5 	.word	0x08003cc5
 8003b8c:	08003cc5 	.word	0x08003cc5
 8003b90:	08003c77 	.word	0x08003c77
 8003b94:	08003cc5 	.word	0x08003cc5
 8003b98:	08003cc5 	.word	0x08003cc5
 8003b9c:	08003cc5 	.word	0x08003cc5
 8003ba0:	08003cc5 	.word	0x08003cc5
 8003ba4:	08003beb 	.word	0x08003beb
 8003ba8:	08003cc5 	.word	0x08003cc5
 8003bac:	08003cc5 	.word	0x08003cc5
 8003bb0:	08003cc5 	.word	0x08003cc5
 8003bb4:	08003cc5 	.word	0x08003cc5
 8003bb8:	08003cc5 	.word	0x08003cc5
 8003bbc:	08003c07 	.word	0x08003c07
 8003bc0:	08003cc5 	.word	0x08003cc5
 8003bc4:	08003cc5 	.word	0x08003cc5
 8003bc8:	08003cc5 	.word	0x08003cc5
 8003bcc:	08003cc5 	.word	0x08003cc5
 8003bd0:	08003cc5 	.word	0x08003cc5
 8003bd4:	08003cc5 	.word	0x08003cc5
 8003bd8:	08003c15 	.word	0x08003c15
				case ENCODER_CAL_CMD:
					fsmstate->next_state = ENCODER_CALIBRATE;
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	2205      	movs	r2, #5
 8003be0:	705a      	strb	r2, [r3, #1]
					fsmstate->ready = 0;
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	2200      	movs	r2, #0
 8003be6:	70da      	strb	r2, [r3, #3]
					break;
 8003be8:	e04c      	b.n	8003c84 <update_fsm+0x174>
				case MOTOR_CMD:
					fsmstate->next_state = MOTOR_MODE;
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	2202      	movs	r2, #2
 8003bee:	705a      	strb	r2, [r3, #1]
					fsmstate->ready = 0;
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	2200      	movs	r2, #0
 8003bf4:	70da      	strb	r2, [r3, #3]
					break;
 8003bf6:	e045      	b.n	8003c84 <update_fsm+0x174>
				case ENCODER_CMD:
					fsmstate->next_state = ENCODER_MODE;
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	2206      	movs	r2, #6
 8003bfc:	705a      	strb	r2, [r3, #1]
					fsmstate->ready = 0;
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	2200      	movs	r2, #0
 8003c02:	70da      	strb	r2, [r3, #3]
					break;
 8003c04:	e03e      	b.n	8003c84 <update_fsm+0x174>
				case SETUP_CMD:
					fsmstate->next_state = SETUP_MODE;
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	2204      	movs	r2, #4
 8003c0a:	705a      	strb	r2, [r3, #1]
					fsmstate->ready = 0;
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	2200      	movs	r2, #0
 8003c10:	70da      	strb	r2, [r3, #3]
					break;
 8003c12:	e037      	b.n	8003c84 <update_fsm+0x174>
				case ZERO_CMD:
					comm_encoder.m_zero = 0;
 8003c14:	4b2d      	ldr	r3, [pc, #180]	; (8003ccc <update_fsm+0x1bc>)
 8003c16:	2200      	movs	r2, #0
 8003c18:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
					ps_sample(&comm_encoder, DT);
 8003c1c:	ed9f 0a2c 	vldr	s0, [pc, #176]	; 8003cd0 <update_fsm+0x1c0>
 8003c20:	482a      	ldr	r0, [pc, #168]	; (8003ccc <update_fsm+0x1bc>)
 8003c22:	f001 fdeb 	bl	80057fc <ps_sample>
					int zero_count = comm_encoder.count;
 8003c26:	4b29      	ldr	r3, [pc, #164]	; (8003ccc <update_fsm+0x1bc>)
 8003c28:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003c2a:	60fb      	str	r3, [r7, #12]
					M_ZERO = zero_count;
 8003c2c:	4a29      	ldr	r2, [pc, #164]	; (8003cd4 <update_fsm+0x1c4>)
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	6113      	str	r3, [r2, #16]
					if (!preference_writer_ready(prefs)){ preference_writer_open(&prefs);}
 8003c32:	4b29      	ldr	r3, [pc, #164]	; (8003cd8 <update_fsm+0x1c8>)
 8003c34:	691a      	ldr	r2, [r3, #16]
 8003c36:	9200      	str	r2, [sp, #0]
 8003c38:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003c3a:	f001 ffd9 	bl	8005bf0 <preference_writer_ready>
 8003c3e:	4603      	mov	r3, r0
 8003c40:	f083 0301 	eor.w	r3, r3, #1
 8003c44:	b2db      	uxtb	r3, r3
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d002      	beq.n	8003c50 <update_fsm+0x140>
 8003c4a:	4823      	ldr	r0, [pc, #140]	; (8003cd8 <update_fsm+0x1c8>)
 8003c4c:	f001 ffc1 	bl	8005bd2 <preference_writer_open>
					preference_writer_flush(&prefs);
 8003c50:	4821      	ldr	r0, [pc, #132]	; (8003cd8 <update_fsm+0x1c8>)
 8003c52:	f001 ffdb 	bl	8005c0c <preference_writer_flush>
					preference_writer_close(&prefs);
 8003c56:	4820      	ldr	r0, [pc, #128]	; (8003cd8 <update_fsm+0x1c8>)
 8003c58:	f002 f856 	bl	8005d08 <preference_writer_close>
					preference_writer_load(prefs);
 8003c5c:	4b1e      	ldr	r3, [pc, #120]	; (8003cd8 <update_fsm+0x1c8>)
 8003c5e:	691a      	ldr	r2, [r3, #16]
 8003c60:	9200      	str	r2, [sp, #0]
 8003c62:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003c64:	f002 f80e 	bl	8005c84 <preference_writer_load>
					printf("\n\r  Saved new zero position:  %d\n\r\n\r", M_ZERO);
 8003c68:	4b1a      	ldr	r3, [pc, #104]	; (8003cd4 <update_fsm+0x1c4>)
 8003c6a:	691b      	ldr	r3, [r3, #16]
 8003c6c:	4619      	mov	r1, r3
 8003c6e:	481b      	ldr	r0, [pc, #108]	; (8003cdc <update_fsm+0x1cc>)
 8003c70:	f009 f832 	bl	800ccd8 <iprintf>
					break;
 8003c74:	e006      	b.n	8003c84 <update_fsm+0x174>
				case HALL_CAL_CMD:
					fsmstate->next_state = HALL_CALIBRATE;
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	2201      	movs	r2, #1
 8003c7a:	705a      	strb	r2, [r3, #1]
					fsmstate->ready = 0;
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	2200      	movs	r2, #0
 8003c80:	70da      	strb	r2, [r3, #3]
					break;
 8003c82:	bf00      	nop
				}
			break;
 8003c84:	e01e      	b.n	8003cc4 <update_fsm+0x1b4>
		case SETUP_MODE:
			if(fsm_input == ENTER_CMD){
 8003c86:	78fb      	ldrb	r3, [r7, #3]
 8003c88:	2b0d      	cmp	r3, #13
 8003c8a:	d103      	bne.n	8003c94 <update_fsm+0x184>
				process_user_input(fsmstate);
 8003c8c:	6878      	ldr	r0, [r7, #4]
 8003c8e:	f000 fa21 	bl	80040d4 <process_user_input>
				break;
 8003c92:	e018      	b.n	8003cc6 <update_fsm+0x1b6>
			}
			if(fsmstate->bytecount == 0){fsmstate->cmd_id = fsm_input;}
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	7b5b      	ldrb	r3, [r3, #13]
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d103      	bne.n	8003ca4 <update_fsm+0x194>
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	78fa      	ldrb	r2, [r7, #3]
 8003ca0:	739a      	strb	r2, [r3, #14]
 8003ca2:	e006      	b.n	8003cb2 <update_fsm+0x1a2>
			else{
				fsmstate->cmd_buff[fsmstate->bytecount-1] = fsm_input;
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	7b5b      	ldrb	r3, [r3, #13]
 8003ca8:	3b01      	subs	r3, #1
 8003caa:	687a      	ldr	r2, [r7, #4]
 8003cac:	4413      	add	r3, r2
 8003cae:	78fa      	ldrb	r2, [r7, #3]
 8003cb0:	715a      	strb	r2, [r3, #5]
				//fsmstate->bytecount = fsmstate->bytecount%(sizeof(fsmstate->cmd_buff)/sizeof(fsmstate->cmd_buff[0])); // reset when buffer is full
			}
			fsmstate->bytecount++;
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	7b5b      	ldrb	r3, [r3, #13]
 8003cb6:	3301      	adds	r3, #1
 8003cb8:	b2da      	uxtb	r2, r3
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	735a      	strb	r2, [r3, #13]
			/* If enter is typed, process user input */

			break;
 8003cbe:	e002      	b.n	8003cc6 <update_fsm+0x1b6>
		return;
 8003cc0:	bf00      	nop
 8003cc2:	e000      	b.n	8003cc6 <update_fsm+0x1b6>
			break;
 8003cc4:	bf00      	nop
			break;
		case MOTOR_MODE:
			break;
	}
	//printf("FSM State: %d  %d\r\n", fsmstate.state, fsmstate.state_change);
 }
 8003cc6:	3710      	adds	r7, #16
 8003cc8:	46bd      	mov	sp, r7
 8003cca:	bd80      	pop	{r7, pc}
 8003ccc:	20000360 	.word	0x20000360
 8003cd0:	37d1b717 	.word	0x37d1b717
 8003cd4:	20008fac 	.word	0x20008fac
 8003cd8:	20000680 	.word	0x20000680
 8003cdc:	080108e8 	.word	0x080108e8

08003ce0 <enter_menu_state>:


 void enter_menu_state(void){
 8003ce0:	b580      	push	{r7, lr}
 8003ce2:	af00      	add	r7, sp, #0
	    //drv.disable_gd();
	    //reset_foc(&controller);
	    //gpio.enable->write(0);
	    printf("\n\r");
 8003ce4:	480c      	ldr	r0, [pc, #48]	; (8003d18 <enter_menu_state+0x38>)
 8003ce6:	f008 fff7 	bl	800ccd8 <iprintf>
	    printf(" Commands:\n\r");
 8003cea:	480c      	ldr	r0, [pc, #48]	; (8003d1c <enter_menu_state+0x3c>)
 8003cec:	f008 fff4 	bl	800ccd8 <iprintf>
	    printf(" m - Motor Mode\n\r");
 8003cf0:	480b      	ldr	r0, [pc, #44]	; (8003d20 <enter_menu_state+0x40>)
 8003cf2:	f008 fff1 	bl	800ccd8 <iprintf>
	    printf(" c - Calibrate Encoder\n\r");
 8003cf6:	480b      	ldr	r0, [pc, #44]	; (8003d24 <enter_menu_state+0x44>)
 8003cf8:	f008 ffee 	bl	800ccd8 <iprintf>
	    printf(" s - Setup\n\r");
 8003cfc:	480a      	ldr	r0, [pc, #40]	; (8003d28 <enter_menu_state+0x48>)
 8003cfe:	f008 ffeb 	bl	800ccd8 <iprintf>
	    printf(" e - Display Encoder\n\r");
 8003d02:	480a      	ldr	r0, [pc, #40]	; (8003d2c <enter_menu_state+0x4c>)
 8003d04:	f008 ffe8 	bl	800ccd8 <iprintf>
	    printf(" z - Set Zero Position\n\r");
 8003d08:	4809      	ldr	r0, [pc, #36]	; (8003d30 <enter_menu_state+0x50>)
 8003d0a:	f008 ffe5 	bl	800ccd8 <iprintf>
	    printf(" esc - Exit to Menu\n\r");
 8003d0e:	4809      	ldr	r0, [pc, #36]	; (8003d34 <enter_menu_state+0x54>)
 8003d10:	f008 ffe2 	bl	800ccd8 <iprintf>

	    //gpio.led->write(0);
 }
 8003d14:	bf00      	nop
 8003d16:	bd80      	pop	{r7, pc}
 8003d18:	08010910 	.word	0x08010910
 8003d1c:	08010914 	.word	0x08010914
 8003d20:	08010924 	.word	0x08010924
 8003d24:	08010938 	.word	0x08010938
 8003d28:	08010954 	.word	0x08010954
 8003d2c:	08010964 	.word	0x08010964
 8003d30:	0801097c 	.word	0x0801097c
 8003d34:	08010998 	.word	0x08010998

08003d38 <enter_setup_state>:

 void enter_setup_state(void){
 8003d38:	b580      	push	{r7, lr}
 8003d3a:	b084      	sub	sp, #16
 8003d3c:	af04      	add	r7, sp, #16
	    printf("\r\n Configuration Options \n\r");
 8003d3e:	4898      	ldr	r0, [pc, #608]	; (8003fa0 <enter_setup_state+0x268>)
 8003d40:	f008 ffca 	bl	800ccd8 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %-2s\r\n", "prefix", "parameter", "min", "max", "current value");
 8003d44:	4b97      	ldr	r3, [pc, #604]	; (8003fa4 <enter_setup_state+0x26c>)
 8003d46:	9301      	str	r3, [sp, #4]
 8003d48:	4b97      	ldr	r3, [pc, #604]	; (8003fa8 <enter_setup_state+0x270>)
 8003d4a:	9300      	str	r3, [sp, #0]
 8003d4c:	4b97      	ldr	r3, [pc, #604]	; (8003fac <enter_setup_state+0x274>)
 8003d4e:	4a98      	ldr	r2, [pc, #608]	; (8003fb0 <enter_setup_state+0x278>)
 8003d50:	4998      	ldr	r1, [pc, #608]	; (8003fb4 <enter_setup_state+0x27c>)
 8003d52:	4899      	ldr	r0, [pc, #612]	; (8003fb8 <enter_setup_state+0x280>)
 8003d54:	f008 ffc0 	bl	800ccd8 <iprintf>
	    printf("\r\n Motor:\r\n");
 8003d58:	4898      	ldr	r0, [pc, #608]	; (8003fbc <enter_setup_state+0x284>)
 8003d5a:	f009 f843 	bl	800cde4 <puts>
	    printf(" %-4s %-31s %-5s %-6s %.3f\n\r", "g", "Gear Ratio",                                "0",   "-",      GR);
 8003d5e:	4b98      	ldr	r3, [pc, #608]	; (8003fc0 <enter_setup_state+0x288>)
 8003d60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d62:	4618      	mov	r0, r3
 8003d64:	f7fc fc10 	bl	8000588 <__aeabi_f2d>
 8003d68:	4602      	mov	r2, r0
 8003d6a:	460b      	mov	r3, r1
 8003d6c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003d70:	4b94      	ldr	r3, [pc, #592]	; (8003fc4 <enter_setup_state+0x28c>)
 8003d72:	9300      	str	r3, [sp, #0]
 8003d74:	4b94      	ldr	r3, [pc, #592]	; (8003fc8 <enter_setup_state+0x290>)
 8003d76:	4a95      	ldr	r2, [pc, #596]	; (8003fcc <enter_setup_state+0x294>)
 8003d78:	4995      	ldr	r1, [pc, #596]	; (8003fd0 <enter_setup_state+0x298>)
 8003d7a:	4896      	ldr	r0, [pc, #600]	; (8003fd4 <enter_setup_state+0x29c>)
 8003d7c:	f008 ffac 	bl	800ccd8 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.5f\n\r", "t", "Torque Constant (N-m/A)",                   "0",   "-",      KT);
 8003d80:	4b8f      	ldr	r3, [pc, #572]	; (8003fc0 <enter_setup_state+0x288>)
 8003d82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d84:	4618      	mov	r0, r3
 8003d86:	f7fc fbff 	bl	8000588 <__aeabi_f2d>
 8003d8a:	4602      	mov	r2, r0
 8003d8c:	460b      	mov	r3, r1
 8003d8e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003d92:	4b8c      	ldr	r3, [pc, #560]	; (8003fc4 <enter_setup_state+0x28c>)
 8003d94:	9300      	str	r3, [sp, #0]
 8003d96:	4b8c      	ldr	r3, [pc, #560]	; (8003fc8 <enter_setup_state+0x290>)
 8003d98:	4a8f      	ldr	r2, [pc, #572]	; (8003fd8 <enter_setup_state+0x2a0>)
 8003d9a:	4990      	ldr	r1, [pc, #576]	; (8003fdc <enter_setup_state+0x2a4>)
 8003d9c:	4890      	ldr	r0, [pc, #576]	; (8003fe0 <enter_setup_state+0x2a8>)
 8003d9e:	f008 ff9b 	bl	800ccd8 <iprintf>
	    printf("\r\n Control:\r\n");
 8003da2:	4890      	ldr	r0, [pc, #576]	; (8003fe4 <enter_setup_state+0x2ac>)
 8003da4:	f009 f81e 	bl	800cde4 <puts>
	    printf(" %-4s %-31s %-5s %-6s %.3f\n\r", "b", "Current Bandwidth (Hz)",                    "100", "2000",   I_BW);
 8003da8:	4b85      	ldr	r3, [pc, #532]	; (8003fc0 <enter_setup_state+0x288>)
 8003daa:	689b      	ldr	r3, [r3, #8]
 8003dac:	4618      	mov	r0, r3
 8003dae:	f7fc fbeb 	bl	8000588 <__aeabi_f2d>
 8003db2:	4602      	mov	r2, r0
 8003db4:	460b      	mov	r3, r1
 8003db6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003dba:	4b8b      	ldr	r3, [pc, #556]	; (8003fe8 <enter_setup_state+0x2b0>)
 8003dbc:	9300      	str	r3, [sp, #0]
 8003dbe:	4b8b      	ldr	r3, [pc, #556]	; (8003fec <enter_setup_state+0x2b4>)
 8003dc0:	4a8b      	ldr	r2, [pc, #556]	; (8003ff0 <enter_setup_state+0x2b8>)
 8003dc2:	498c      	ldr	r1, [pc, #560]	; (8003ff4 <enter_setup_state+0x2bc>)
 8003dc4:	4883      	ldr	r0, [pc, #524]	; (8003fd4 <enter_setup_state+0x29c>)
 8003dc6:	f008 ff87 	bl	800ccd8 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.3f\n\r", "l", "Current Limit (A)",                         "0.0", "75.0",   I_MAX);
 8003dca:	4b7d      	ldr	r3, [pc, #500]	; (8003fc0 <enter_setup_state+0x288>)
 8003dcc:	68db      	ldr	r3, [r3, #12]
 8003dce:	4618      	mov	r0, r3
 8003dd0:	f7fc fbda 	bl	8000588 <__aeabi_f2d>
 8003dd4:	4602      	mov	r2, r0
 8003dd6:	460b      	mov	r3, r1
 8003dd8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003ddc:	4b86      	ldr	r3, [pc, #536]	; (8003ff8 <enter_setup_state+0x2c0>)
 8003dde:	9300      	str	r3, [sp, #0]
 8003de0:	4b86      	ldr	r3, [pc, #536]	; (8003ffc <enter_setup_state+0x2c4>)
 8003de2:	4a87      	ldr	r2, [pc, #540]	; (8004000 <enter_setup_state+0x2c8>)
 8003de4:	4987      	ldr	r1, [pc, #540]	; (8004004 <enter_setup_state+0x2cc>)
 8003de6:	487b      	ldr	r0, [pc, #492]	; (8003fd4 <enter_setup_state+0x29c>)
 8003de8:	f008 ff76 	bl	800ccd8 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.3f\n\r", "p", "Max Position Setpoint (rad)",               "-",   "-",      P_MAX);
 8003dec:	4b74      	ldr	r3, [pc, #464]	; (8003fc0 <enter_setup_state+0x288>)
 8003dee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003df0:	4618      	mov	r0, r3
 8003df2:	f7fc fbc9 	bl	8000588 <__aeabi_f2d>
 8003df6:	4602      	mov	r2, r0
 8003df8:	460b      	mov	r3, r1
 8003dfa:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003dfe:	4b71      	ldr	r3, [pc, #452]	; (8003fc4 <enter_setup_state+0x28c>)
 8003e00:	9300      	str	r3, [sp, #0]
 8003e02:	4b70      	ldr	r3, [pc, #448]	; (8003fc4 <enter_setup_state+0x28c>)
 8003e04:	4a80      	ldr	r2, [pc, #512]	; (8004008 <enter_setup_state+0x2d0>)
 8003e06:	4981      	ldr	r1, [pc, #516]	; (800400c <enter_setup_state+0x2d4>)
 8003e08:	4872      	ldr	r0, [pc, #456]	; (8003fd4 <enter_setup_state+0x29c>)
 8003e0a:	f008 ff65 	bl	800ccd8 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.3f\n\r", "v", "Max Velocity Setpoint (rad)/s",             "-",   "-",      V_MAX);
 8003e0e:	4b6c      	ldr	r3, [pc, #432]	; (8003fc0 <enter_setup_state+0x288>)
 8003e10:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e12:	4618      	mov	r0, r3
 8003e14:	f7fc fbb8 	bl	8000588 <__aeabi_f2d>
 8003e18:	4602      	mov	r2, r0
 8003e1a:	460b      	mov	r3, r1
 8003e1c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003e20:	4b68      	ldr	r3, [pc, #416]	; (8003fc4 <enter_setup_state+0x28c>)
 8003e22:	9300      	str	r3, [sp, #0]
 8003e24:	4b67      	ldr	r3, [pc, #412]	; (8003fc4 <enter_setup_state+0x28c>)
 8003e26:	4a7a      	ldr	r2, [pc, #488]	; (8004010 <enter_setup_state+0x2d8>)
 8003e28:	497a      	ldr	r1, [pc, #488]	; (8004014 <enter_setup_state+0x2dc>)
 8003e2a:	486a      	ldr	r0, [pc, #424]	; (8003fd4 <enter_setup_state+0x29c>)
 8003e2c:	f008 ff54 	bl	800ccd8 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.3f\n\r", "k", "Max Gain for Position (N-m/rad)",           "0.0", "1000.0", KP_MAX);
 8003e30:	4b63      	ldr	r3, [pc, #396]	; (8003fc0 <enter_setup_state+0x288>)
 8003e32:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e34:	4618      	mov	r0, r3
 8003e36:	f7fc fba7 	bl	8000588 <__aeabi_f2d>
 8003e3a:	4602      	mov	r2, r0
 8003e3c:	460b      	mov	r3, r1
 8003e3e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003e42:	4b75      	ldr	r3, [pc, #468]	; (8004018 <enter_setup_state+0x2e0>)
 8003e44:	9300      	str	r3, [sp, #0]
 8003e46:	4b6d      	ldr	r3, [pc, #436]	; (8003ffc <enter_setup_state+0x2c4>)
 8003e48:	4a74      	ldr	r2, [pc, #464]	; (800401c <enter_setup_state+0x2e4>)
 8003e4a:	4975      	ldr	r1, [pc, #468]	; (8004020 <enter_setup_state+0x2e8>)
 8003e4c:	4861      	ldr	r0, [pc, #388]	; (8003fd4 <enter_setup_state+0x29c>)
 8003e4e:	f008 ff43 	bl	800ccd8 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.3f\n\r", "i", "Max Integral Gain for Position (N-m*s/rad)","0.0", "10.0",   KI_MAX);
 8003e52:	4b5b      	ldr	r3, [pc, #364]	; (8003fc0 <enter_setup_state+0x288>)
 8003e54:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003e56:	4618      	mov	r0, r3
 8003e58:	f7fc fb96 	bl	8000588 <__aeabi_f2d>
 8003e5c:	4602      	mov	r2, r0
 8003e5e:	460b      	mov	r3, r1
 8003e60:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003e64:	4b6f      	ldr	r3, [pc, #444]	; (8004024 <enter_setup_state+0x2ec>)
 8003e66:	9300      	str	r3, [sp, #0]
 8003e68:	4b64      	ldr	r3, [pc, #400]	; (8003ffc <enter_setup_state+0x2c4>)
 8003e6a:	4a6f      	ldr	r2, [pc, #444]	; (8004028 <enter_setup_state+0x2f0>)
 8003e6c:	496f      	ldr	r1, [pc, #444]	; (800402c <enter_setup_state+0x2f4>)
 8003e6e:	4859      	ldr	r0, [pc, #356]	; (8003fd4 <enter_setup_state+0x29c>)
 8003e70:	f008 ff32 	bl	800ccd8 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.3f\n\r", "d", "Max Gain for Velocity (N-m/rad/s)",         "0.0", "5.0",    KD_MAX);
 8003e74:	4b52      	ldr	r3, [pc, #328]	; (8003fc0 <enter_setup_state+0x288>)
 8003e76:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003e78:	4618      	mov	r0, r3
 8003e7a:	f7fc fb85 	bl	8000588 <__aeabi_f2d>
 8003e7e:	4602      	mov	r2, r0
 8003e80:	460b      	mov	r3, r1
 8003e82:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003e86:	4b6a      	ldr	r3, [pc, #424]	; (8004030 <enter_setup_state+0x2f8>)
 8003e88:	9300      	str	r3, [sp, #0]
 8003e8a:	4b5c      	ldr	r3, [pc, #368]	; (8003ffc <enter_setup_state+0x2c4>)
 8003e8c:	4a69      	ldr	r2, [pc, #420]	; (8004034 <enter_setup_state+0x2fc>)
 8003e8e:	496a      	ldr	r1, [pc, #424]	; (8004038 <enter_setup_state+0x300>)
 8003e90:	4850      	ldr	r0, [pc, #320]	; (8003fd4 <enter_setup_state+0x29c>)
 8003e92:	f008 ff21 	bl	800ccd8 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.3f\n\r", "f", "FW Current Limit (A)",                      "0.0", "33.0",   I_FW_MAX);
 8003e96:	4b4a      	ldr	r3, [pc, #296]	; (8003fc0 <enter_setup_state+0x288>)
 8003e98:	699b      	ldr	r3, [r3, #24]
 8003e9a:	4618      	mov	r0, r3
 8003e9c:	f7fc fb74 	bl	8000588 <__aeabi_f2d>
 8003ea0:	4602      	mov	r2, r0
 8003ea2:	460b      	mov	r3, r1
 8003ea4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003ea8:	4b64      	ldr	r3, [pc, #400]	; (800403c <enter_setup_state+0x304>)
 8003eaa:	9300      	str	r3, [sp, #0]
 8003eac:	4b53      	ldr	r3, [pc, #332]	; (8003ffc <enter_setup_state+0x2c4>)
 8003eae:	4a64      	ldr	r2, [pc, #400]	; (8004040 <enter_setup_state+0x308>)
 8003eb0:	4964      	ldr	r1, [pc, #400]	; (8004044 <enter_setup_state+0x30c>)
 8003eb2:	4848      	ldr	r0, [pc, #288]	; (8003fd4 <enter_setup_state+0x29c>)
 8003eb4:	f008 ff10 	bl	800ccd8 <iprintf>
//	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "h", "Temp Cutoff (C) (0 = none)",                "0",   "150",    TEMP_MAX);
	    printf(" %-4s %-31s %-5s %-6s %.3f\n\r", "c", "Continuous Current (A)",                    "0.0", "40.0",   I_MAX_CONT);
 8003eb8:	4b41      	ldr	r3, [pc, #260]	; (8003fc0 <enter_setup_state+0x288>)
 8003eba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ebc:	4618      	mov	r0, r3
 8003ebe:	f7fc fb63 	bl	8000588 <__aeabi_f2d>
 8003ec2:	4602      	mov	r2, r0
 8003ec4:	460b      	mov	r3, r1
 8003ec6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003eca:	4b5f      	ldr	r3, [pc, #380]	; (8004048 <enter_setup_state+0x310>)
 8003ecc:	9300      	str	r3, [sp, #0]
 8003ece:	4b4b      	ldr	r3, [pc, #300]	; (8003ffc <enter_setup_state+0x2c4>)
 8003ed0:	4a5e      	ldr	r2, [pc, #376]	; (800404c <enter_setup_state+0x314>)
 8003ed2:	495f      	ldr	r1, [pc, #380]	; (8004050 <enter_setup_state+0x318>)
 8003ed4:	483f      	ldr	r0, [pc, #252]	; (8003fd4 <enter_setup_state+0x29c>)
 8003ed6:	f008 feff 	bl	800ccd8 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.3f\n\r", "a", "Calibration Current (A)",                   "0.0", "20.0",   I_CAL);
 8003eda:	4b39      	ldr	r3, [pc, #228]	; (8003fc0 <enter_setup_state+0x288>)
 8003edc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003ede:	4618      	mov	r0, r3
 8003ee0:	f7fc fb52 	bl	8000588 <__aeabi_f2d>
 8003ee4:	4602      	mov	r2, r0
 8003ee6:	460b      	mov	r3, r1
 8003ee8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003eec:	4b59      	ldr	r3, [pc, #356]	; (8004054 <enter_setup_state+0x31c>)
 8003eee:	9300      	str	r3, [sp, #0]
 8003ef0:	4b42      	ldr	r3, [pc, #264]	; (8003ffc <enter_setup_state+0x2c4>)
 8003ef2:	4a59      	ldr	r2, [pc, #356]	; (8004058 <enter_setup_state+0x320>)
 8003ef4:	4959      	ldr	r1, [pc, #356]	; (800405c <enter_setup_state+0x324>)
 8003ef6:	4837      	ldr	r0, [pc, #220]	; (8003fd4 <enter_setup_state+0x29c>)
 8003ef8:	f008 feee 	bl	800ccd8 <iprintf>
		printf(" %-4s %-31s %-5s %-6s %d\n\r",   "r", "Hall Calibration Direction",                "-1",  "1",      HALL_CAL_DIR);
 8003efc:	4b58      	ldr	r3, [pc, #352]	; (8004060 <enter_setup_state+0x328>)
 8003efe:	699b      	ldr	r3, [r3, #24]
 8003f00:	9301      	str	r3, [sp, #4]
 8003f02:	4b58      	ldr	r3, [pc, #352]	; (8004064 <enter_setup_state+0x32c>)
 8003f04:	9300      	str	r3, [sp, #0]
 8003f06:	4b58      	ldr	r3, [pc, #352]	; (8004068 <enter_setup_state+0x330>)
 8003f08:	4a58      	ldr	r2, [pc, #352]	; (800406c <enter_setup_state+0x334>)
 8003f0a:	4959      	ldr	r1, [pc, #356]	; (8004070 <enter_setup_state+0x338>)
 8003f0c:	4859      	ldr	r0, [pc, #356]	; (8004074 <enter_setup_state+0x33c>)
 8003f0e:	f008 fee3 	bl	800ccd8 <iprintf>
		printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "e", "Hall Calibration offset",                   "0.0", "143.0",  HALL_CAL_OFFSET);
 8003f12:	4b2b      	ldr	r3, [pc, #172]	; (8003fc0 <enter_setup_state+0x288>)
 8003f14:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003f16:	4618      	mov	r0, r3
 8003f18:	f7fc fb36 	bl	8000588 <__aeabi_f2d>
 8003f1c:	4602      	mov	r2, r0
 8003f1e:	460b      	mov	r3, r1
 8003f20:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003f24:	4b54      	ldr	r3, [pc, #336]	; (8004078 <enter_setup_state+0x340>)
 8003f26:	9300      	str	r3, [sp, #0]
 8003f28:	4b34      	ldr	r3, [pc, #208]	; (8003ffc <enter_setup_state+0x2c4>)
 8003f2a:	4a54      	ldr	r2, [pc, #336]	; (800407c <enter_setup_state+0x344>)
 8003f2c:	4954      	ldr	r1, [pc, #336]	; (8004080 <enter_setup_state+0x348>)
 8003f2e:	4855      	ldr	r0, [pc, #340]	; (8004084 <enter_setup_state+0x34c>)
 8003f30:	f008 fed2 	bl	800ccd8 <iprintf>
		printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "s", "Hall Calibration Speed",                    "0.0", "10.0",   HALL_CAL_SPEED);
 8003f34:	4b22      	ldr	r3, [pc, #136]	; (8003fc0 <enter_setup_state+0x288>)
 8003f36:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003f38:	4618      	mov	r0, r3
 8003f3a:	f7fc fb25 	bl	8000588 <__aeabi_f2d>
 8003f3e:	4602      	mov	r2, r0
 8003f40:	460b      	mov	r3, r1
 8003f42:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003f46:	4b37      	ldr	r3, [pc, #220]	; (8004024 <enter_setup_state+0x2ec>)
 8003f48:	9300      	str	r3, [sp, #0]
 8003f4a:	4b2c      	ldr	r3, [pc, #176]	; (8003ffc <enter_setup_state+0x2c4>)
 8003f4c:	4a4e      	ldr	r2, [pc, #312]	; (8004088 <enter_setup_state+0x350>)
 8003f4e:	494f      	ldr	r1, [pc, #316]	; (800408c <enter_setup_state+0x354>)
 8003f50:	484c      	ldr	r0, [pc, #304]	; (8004084 <enter_setup_state+0x34c>)
 8003f52:	f008 fec1 	bl	800ccd8 <iprintf>
	    printf("\r\n CAN:\r\n");
 8003f56:	484e      	ldr	r0, [pc, #312]	; (8004090 <enter_setup_state+0x358>)
 8003f58:	f008 ff44 	bl	800cde4 <puts>
	    printf(" %-4s %-31s %-5s %-6s %-5i\n\r", "n", "CAN ID",                                    "0",   "127",    CAN_ID);
 8003f5c:	4b40      	ldr	r3, [pc, #256]	; (8004060 <enter_setup_state+0x328>)
 8003f5e:	685b      	ldr	r3, [r3, #4]
 8003f60:	9301      	str	r3, [sp, #4]
 8003f62:	4b4c      	ldr	r3, [pc, #304]	; (8004094 <enter_setup_state+0x35c>)
 8003f64:	9300      	str	r3, [sp, #0]
 8003f66:	4b18      	ldr	r3, [pc, #96]	; (8003fc8 <enter_setup_state+0x290>)
 8003f68:	4a4b      	ldr	r2, [pc, #300]	; (8004098 <enter_setup_state+0x360>)
 8003f6a:	494c      	ldr	r1, [pc, #304]	; (800409c <enter_setup_state+0x364>)
 8003f6c:	484c      	ldr	r0, [pc, #304]	; (80040a0 <enter_setup_state+0x368>)
 8003f6e:	f008 feb3 	bl	800ccd8 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %-5i\n\r", "m", "CAN TX ID",                                 "0",   "127",    CAN_MASTER);
 8003f72:	4b3b      	ldr	r3, [pc, #236]	; (8004060 <enter_setup_state+0x328>)
 8003f74:	689b      	ldr	r3, [r3, #8]
 8003f76:	9301      	str	r3, [sp, #4]
 8003f78:	4b46      	ldr	r3, [pc, #280]	; (8004094 <enter_setup_state+0x35c>)
 8003f7a:	9300      	str	r3, [sp, #0]
 8003f7c:	4b12      	ldr	r3, [pc, #72]	; (8003fc8 <enter_setup_state+0x290>)
 8003f7e:	4a49      	ldr	r2, [pc, #292]	; (80040a4 <enter_setup_state+0x36c>)
 8003f80:	4949      	ldr	r1, [pc, #292]	; (80040a8 <enter_setup_state+0x370>)
 8003f82:	4847      	ldr	r0, [pc, #284]	; (80040a0 <enter_setup_state+0x368>)
 8003f84:	f008 fea8 	bl	800ccd8 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %d\n\r",   "o", "CAN Timeout (cycles)(0 = none)",            "0",   "100000", CAN_TIMEOUT);
 8003f88:	4b35      	ldr	r3, [pc, #212]	; (8004060 <enter_setup_state+0x328>)
 8003f8a:	68db      	ldr	r3, [r3, #12]
 8003f8c:	9301      	str	r3, [sp, #4]
 8003f8e:	4b47      	ldr	r3, [pc, #284]	; (80040ac <enter_setup_state+0x374>)
 8003f90:	9300      	str	r3, [sp, #0]
 8003f92:	4b0d      	ldr	r3, [pc, #52]	; (8003fc8 <enter_setup_state+0x290>)
 8003f94:	4a46      	ldr	r2, [pc, #280]	; (80040b0 <enter_setup_state+0x378>)
 8003f96:	4947      	ldr	r1, [pc, #284]	; (80040b4 <enter_setup_state+0x37c>)
 8003f98:	4836      	ldr	r0, [pc, #216]	; (8004074 <enter_setup_state+0x33c>)
 8003f9a:	f008 fe9d 	bl	800ccd8 <iprintf>
 8003f9e:	e08b      	b.n	80040b8 <enter_setup_state+0x380>
 8003fa0:	080109b0 	.word	0x080109b0
 8003fa4:	08010a04 	.word	0x08010a04
 8003fa8:	08010a14 	.word	0x08010a14
 8003fac:	080109cc 	.word	0x080109cc
 8003fb0:	080109d0 	.word	0x080109d0
 8003fb4:	080109dc 	.word	0x080109dc
 8003fb8:	080109e4 	.word	0x080109e4
 8003fbc:	08010a18 	.word	0x08010a18
 8003fc0:	20000694 	.word	0x20000694
 8003fc4:	08010a58 	.word	0x08010a58
 8003fc8:	08010a24 	.word	0x08010a24
 8003fcc:	08010a28 	.word	0x08010a28
 8003fd0:	08010a34 	.word	0x08010a34
 8003fd4:	08010a38 	.word	0x08010a38
 8003fd8:	08010a5c 	.word	0x08010a5c
 8003fdc:	08010a74 	.word	0x08010a74
 8003fe0:	08010a78 	.word	0x08010a78
 8003fe4:	08010a98 	.word	0x08010a98
 8003fe8:	08010ac8 	.word	0x08010ac8
 8003fec:	08010aa8 	.word	0x08010aa8
 8003ff0:	08010aac 	.word	0x08010aac
 8003ff4:	08010ac4 	.word	0x08010ac4
 8003ff8:	08010aec 	.word	0x08010aec
 8003ffc:	08010ad0 	.word	0x08010ad0
 8004000:	08010ad4 	.word	0x08010ad4
 8004004:	08010ae8 	.word	0x08010ae8
 8004008:	08010af4 	.word	0x08010af4
 800400c:	08010b10 	.word	0x08010b10
 8004010:	08010b14 	.word	0x08010b14
 8004014:	08010b34 	.word	0x08010b34
 8004018:	08010b5c 	.word	0x08010b5c
 800401c:	08010b38 	.word	0x08010b38
 8004020:	08010b58 	.word	0x08010b58
 8004024:	08010b94 	.word	0x08010b94
 8004028:	08010b64 	.word	0x08010b64
 800402c:	08010b90 	.word	0x08010b90
 8004030:	08010bc4 	.word	0x08010bc4
 8004034:	08010b9c 	.word	0x08010b9c
 8004038:	08010bc0 	.word	0x08010bc0
 800403c:	08010be4 	.word	0x08010be4
 8004040:	08010bc8 	.word	0x08010bc8
 8004044:	08010be0 	.word	0x08010be0
 8004048:	08010c08 	.word	0x08010c08
 800404c:	08010bec 	.word	0x08010bec
 8004050:	08010c04 	.word	0x08010c04
 8004054:	08010c2c 	.word	0x08010c2c
 8004058:	08010c10 	.word	0x08010c10
 800405c:	08010c28 	.word	0x08010c28
 8004060:	20008fac 	.word	0x20008fac
 8004064:	08010c74 	.word	0x08010c74
 8004068:	08010c34 	.word	0x08010c34
 800406c:	08010c38 	.word	0x08010c38
 8004070:	08010c54 	.word	0x08010c54
 8004074:	08010c58 	.word	0x08010c58
 8004078:	08010cb4 	.word	0x08010cb4
 800407c:	08010c78 	.word	0x08010c78
 8004080:	08010c90 	.word	0x08010c90
 8004084:	08010c94 	.word	0x08010c94
 8004088:	08010cbc 	.word	0x08010cbc
 800408c:	08010cd4 	.word	0x08010cd4
 8004090:	08010cd8 	.word	0x08010cd8
 8004094:	08010d10 	.word	0x08010d10
 8004098:	08010ce4 	.word	0x08010ce4
 800409c:	08010cec 	.word	0x08010cec
 80040a0:	08010cf0 	.word	0x08010cf0
 80040a4:	08010d14 	.word	0x08010d14
 80040a8:	08010d20 	.word	0x08010d20
 80040ac:	08010d48 	.word	0x08010d48
 80040b0:	08010d24 	.word	0x08010d24
 80040b4:	08010d44 	.word	0x08010d44
	    printf(" \n\r To change a value, type 'prefix''value''ENTER'\n\r e.g. 'b1000''ENTER'\r\n ");
 80040b8:	4804      	ldr	r0, [pc, #16]	; (80040cc <enter_setup_state+0x394>)
 80040ba:	f008 fe0d 	bl	800ccd8 <iprintf>
	    printf("VALUES NOT ACTIVE UNTIL POWER CYCLE! \n\r\n\r");
 80040be:	4804      	ldr	r0, [pc, #16]	; (80040d0 <enter_setup_state+0x398>)
 80040c0:	f008 fe0a 	bl	800ccd8 <iprintf>
 }
 80040c4:	bf00      	nop
 80040c6:	46bd      	mov	sp, r7
 80040c8:	bd80      	pop	{r7, pc}
 80040ca:	bf00      	nop
 80040cc:	08010d50 	.word	0x08010d50
 80040d0:	08010d9c 	.word	0x08010d9c

080040d4 <process_user_input>:

 void process_user_input(FSMStruct * fsmstate){
 80040d4:	b580      	push	{r7, lr}
 80040d6:	b084      	sub	sp, #16
 80040d8:	af02      	add	r7, sp, #8
 80040da:	6078      	str	r0, [r7, #4]
	 /* Collects user input from serial (maybe eventually CAN) and updates settings */

	 switch (fsmstate->cmd_id){
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	7b9b      	ldrb	r3, [r3, #14]
 80040e0:	3b61      	subs	r3, #97	; 0x61
 80040e2:	2b15      	cmp	r3, #21
 80040e4:	f200 82ce 	bhi.w	8004684 <process_user_input+0x5b0>
 80040e8:	a201      	add	r2, pc, #4	; (adr r2, 80040f0 <process_user_input+0x1c>)
 80040ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80040ee:	bf00      	nop
 80040f0:	080044dd 	.word	0x080044dd
 80040f4:	080041d1 	.word	0x080041d1
 80040f8:	08004439 	.word	0x08004439
 80040fc:	080043a1 	.word	0x080043a1
 8004100:	08004583 	.word	0x08004583
 8004104:	080043e5 	.word	0x080043e5
 8004108:	08004149 	.word	0x08004149
 800410c:	08004685 	.word	0x08004685
 8004110:	0800435d 	.word	0x0800435d
 8004114:	08004685 	.word	0x08004685
 8004118:	08004319 	.word	0x08004319
 800411c:	08004225 	.word	0x08004225
 8004120:	08004649 	.word	0x08004649
 8004124:	0800462b 	.word	0x0800462b
 8004128:	08004667 	.word	0x08004667
 800412c:	08004279 	.word	0x08004279
 8004130:	08004685 	.word	0x08004685
 8004134:	08004531 	.word	0x08004531
 8004138:	080045d7 	.word	0x080045d7
 800413c:	0800418d 	.word	0x0800418d
 8004140:	08004685 	.word	0x08004685
 8004144:	080042c5 	.word	0x080042c5
		 case 'g':
			 GR = fmaxf(atof(fsmstate->cmd_buff), .001f);	// Limit prevents divide by zero if user tries to enter zero
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	3305      	adds	r3, #5
 800414c:	4618      	mov	r0, r3
 800414e:	f008 f911 	bl	800c374 <atof>
 8004152:	ec53 2b10 	vmov	r2, r3, d0
 8004156:	4610      	mov	r0, r2
 8004158:	4619      	mov	r1, r3
 800415a:	f7fc fd65 	bl	8000c28 <__aeabi_d2f>
 800415e:	4603      	mov	r3, r0
 8004160:	eddf 0aca 	vldr	s1, [pc, #808]	; 800448c <process_user_input+0x3b8>
 8004164:	ee00 3a10 	vmov	s0, r3
 8004168:	f007 fde2 	bl	800bd30 <fmaxf>
 800416c:	eef0 7a40 	vmov.f32	s15, s0
 8004170:	4bc7      	ldr	r3, [pc, #796]	; (8004490 <process_user_input+0x3bc>)
 8004172:	edc3 7a11 	vstr	s15, [r3, #68]	; 0x44
			 printf("GR set to %f\r\n", GR);
 8004176:	4bc6      	ldr	r3, [pc, #792]	; (8004490 <process_user_input+0x3bc>)
 8004178:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800417a:	4618      	mov	r0, r3
 800417c:	f7fc fa04 	bl	8000588 <__aeabi_f2d>
 8004180:	4602      	mov	r2, r0
 8004182:	460b      	mov	r3, r1
 8004184:	48c3      	ldr	r0, [pc, #780]	; (8004494 <process_user_input+0x3c0>)
 8004186:	f008 fda7 	bl	800ccd8 <iprintf>
			 break;
 800418a:	e282      	b.n	8004692 <process_user_input+0x5be>
		 case 't':
			 KT = fmaxf(atof(fsmstate->cmd_buff), 0.0001f);	// Limit prevents divide by zero.  Seems like a reasonable LB?
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	3305      	adds	r3, #5
 8004190:	4618      	mov	r0, r3
 8004192:	f008 f8ef 	bl	800c374 <atof>
 8004196:	ec53 2b10 	vmov	r2, r3, d0
 800419a:	4610      	mov	r0, r2
 800419c:	4619      	mov	r1, r3
 800419e:	f7fc fd43 	bl	8000c28 <__aeabi_d2f>
 80041a2:	4603      	mov	r3, r0
 80041a4:	eddf 0abc 	vldr	s1, [pc, #752]	; 8004498 <process_user_input+0x3c4>
 80041a8:	ee00 3a10 	vmov	s0, r3
 80041ac:	f007 fdc0 	bl	800bd30 <fmaxf>
 80041b0:	eef0 7a40 	vmov.f32	s15, s0
 80041b4:	4bb6      	ldr	r3, [pc, #728]	; (8004490 <process_user_input+0x3bc>)
 80041b6:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38
			 printf("KT set to %f\r\n", KT);
 80041ba:	4bb5      	ldr	r3, [pc, #724]	; (8004490 <process_user_input+0x3bc>)
 80041bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041be:	4618      	mov	r0, r3
 80041c0:	f7fc f9e2 	bl	8000588 <__aeabi_f2d>
 80041c4:	4602      	mov	r2, r0
 80041c6:	460b      	mov	r3, r1
 80041c8:	48b4      	ldr	r0, [pc, #720]	; (800449c <process_user_input+0x3c8>)
 80041ca:	f008 fd85 	bl	800ccd8 <iprintf>
			 break;
 80041ce:	e260      	b.n	8004692 <process_user_input+0x5be>
		 case 'b':
			 I_BW = fmaxf(fminf(atof(fsmstate->cmd_buff), 2000.0f), 100.0f);
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	3305      	adds	r3, #5
 80041d4:	4618      	mov	r0, r3
 80041d6:	f008 f8cd 	bl	800c374 <atof>
 80041da:	ec53 2b10 	vmov	r2, r3, d0
 80041de:	4610      	mov	r0, r2
 80041e0:	4619      	mov	r1, r3
 80041e2:	f7fc fd21 	bl	8000c28 <__aeabi_d2f>
 80041e6:	4603      	mov	r3, r0
 80041e8:	eddf 0aad 	vldr	s1, [pc, #692]	; 80044a0 <process_user_input+0x3cc>
 80041ec:	ee00 3a10 	vmov	s0, r3
 80041f0:	f007 fdb9 	bl	800bd66 <fminf>
 80041f4:	eef0 7a40 	vmov.f32	s15, s0
 80041f8:	eddf 0aaa 	vldr	s1, [pc, #680]	; 80044a4 <process_user_input+0x3d0>
 80041fc:	eeb0 0a67 	vmov.f32	s0, s15
 8004200:	f007 fd96 	bl	800bd30 <fmaxf>
 8004204:	eef0 7a40 	vmov.f32	s15, s0
 8004208:	4ba1      	ldr	r3, [pc, #644]	; (8004490 <process_user_input+0x3bc>)
 800420a:	edc3 7a02 	vstr	s15, [r3, #8]
			 printf("I_BW set to %f\r\n", I_BW);
 800420e:	4ba0      	ldr	r3, [pc, #640]	; (8004490 <process_user_input+0x3bc>)
 8004210:	689b      	ldr	r3, [r3, #8]
 8004212:	4618      	mov	r0, r3
 8004214:	f7fc f9b8 	bl	8000588 <__aeabi_f2d>
 8004218:	4602      	mov	r2, r0
 800421a:	460b      	mov	r3, r1
 800421c:	48a2      	ldr	r0, [pc, #648]	; (80044a8 <process_user_input+0x3d4>)
 800421e:	f008 fd5b 	bl	800ccd8 <iprintf>
			 break;
 8004222:	e236      	b.n	8004692 <process_user_input+0x5be>
		 case 'l':
			 I_MAX = fmaxf(fminf(atof(fsmstate->cmd_buff), 75.0f), 0.0f);
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	3305      	adds	r3, #5
 8004228:	4618      	mov	r0, r3
 800422a:	f008 f8a3 	bl	800c374 <atof>
 800422e:	ec53 2b10 	vmov	r2, r3, d0
 8004232:	4610      	mov	r0, r2
 8004234:	4619      	mov	r1, r3
 8004236:	f7fc fcf7 	bl	8000c28 <__aeabi_d2f>
 800423a:	4603      	mov	r3, r0
 800423c:	eddf 0a9b 	vldr	s1, [pc, #620]	; 80044ac <process_user_input+0x3d8>
 8004240:	ee00 3a10 	vmov	s0, r3
 8004244:	f007 fd8f 	bl	800bd66 <fminf>
 8004248:	eef0 7a40 	vmov.f32	s15, s0
 800424c:	eddf 0aa2 	vldr	s1, [pc, #648]	; 80044d8 <process_user_input+0x404>
 8004250:	eeb0 0a67 	vmov.f32	s0, s15
 8004254:	f007 fd6c 	bl	800bd30 <fmaxf>
 8004258:	eef0 7a40 	vmov.f32	s15, s0
 800425c:	4b8c      	ldr	r3, [pc, #560]	; (8004490 <process_user_input+0x3bc>)
 800425e:	edc3 7a03 	vstr	s15, [r3, #12]
			 printf("I_MAX set to %f\r\n", I_MAX);
 8004262:	4b8b      	ldr	r3, [pc, #556]	; (8004490 <process_user_input+0x3bc>)
 8004264:	68db      	ldr	r3, [r3, #12]
 8004266:	4618      	mov	r0, r3
 8004268:	f7fc f98e 	bl	8000588 <__aeabi_f2d>
 800426c:	4602      	mov	r2, r0
 800426e:	460b      	mov	r3, r1
 8004270:	488f      	ldr	r0, [pc, #572]	; (80044b0 <process_user_input+0x3dc>)
 8004272:	f008 fd31 	bl	800ccd8 <iprintf>
			 break;
 8004276:	e20c      	b.n	8004692 <process_user_input+0x5be>
		 case 'p':
			 P_MAX = fmaxf(atof(fsmstate->cmd_buff), 0.0f);
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	3305      	adds	r3, #5
 800427c:	4618      	mov	r0, r3
 800427e:	f008 f879 	bl	800c374 <atof>
 8004282:	ec53 2b10 	vmov	r2, r3, d0
 8004286:	4610      	mov	r0, r2
 8004288:	4619      	mov	r1, r3
 800428a:	f7fc fccd 	bl	8000c28 <__aeabi_d2f>
 800428e:	4603      	mov	r3, r0
 8004290:	eddf 0a91 	vldr	s1, [pc, #580]	; 80044d8 <process_user_input+0x404>
 8004294:	ee00 3a10 	vmov	s0, r3
 8004298:	f007 fd4a 	bl	800bd30 <fmaxf>
 800429c:	eef0 7a40 	vmov.f32	s15, s0
 80042a0:	4b7b      	ldr	r3, [pc, #492]	; (8004490 <process_user_input+0x3bc>)
 80042a2:	edc3 7a14 	vstr	s15, [r3, #80]	; 0x50
			 P_MIN = 0;
 80042a6:	4b7a      	ldr	r3, [pc, #488]	; (8004490 <process_user_input+0x3bc>)
 80042a8:	f04f 0200 	mov.w	r2, #0
 80042ac:	64da      	str	r2, [r3, #76]	; 0x4c
			 printf("P_MAX set to %f\r\n", P_MAX);
 80042ae:	4b78      	ldr	r3, [pc, #480]	; (8004490 <process_user_input+0x3bc>)
 80042b0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80042b2:	4618      	mov	r0, r3
 80042b4:	f7fc f968 	bl	8000588 <__aeabi_f2d>
 80042b8:	4602      	mov	r2, r0
 80042ba:	460b      	mov	r3, r1
 80042bc:	487d      	ldr	r0, [pc, #500]	; (80044b4 <process_user_input+0x3e0>)
 80042be:	f008 fd0b 	bl	800ccd8 <iprintf>
			 break;
 80042c2:	e1e6      	b.n	8004692 <process_user_input+0x5be>
		 case 'v':
			 V_MAX = fmaxf(atof(fsmstate->cmd_buff), 0.0f);
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	3305      	adds	r3, #5
 80042c8:	4618      	mov	r0, r3
 80042ca:	f008 f853 	bl	800c374 <atof>
 80042ce:	ec53 2b10 	vmov	r2, r3, d0
 80042d2:	4610      	mov	r0, r2
 80042d4:	4619      	mov	r1, r3
 80042d6:	f7fc fca7 	bl	8000c28 <__aeabi_d2f>
 80042da:	4603      	mov	r3, r0
 80042dc:	eddf 0a7e 	vldr	s1, [pc, #504]	; 80044d8 <process_user_input+0x404>
 80042e0:	ee00 3a10 	vmov	s0, r3
 80042e4:	f007 fd24 	bl	800bd30 <fmaxf>
 80042e8:	eef0 7a40 	vmov.f32	s15, s0
 80042ec:	4b68      	ldr	r3, [pc, #416]	; (8004490 <process_user_input+0x3bc>)
 80042ee:	edc3 7a16 	vstr	s15, [r3, #88]	; 0x58
			 V_MIN = -V_MAX;
 80042f2:	4b67      	ldr	r3, [pc, #412]	; (8004490 <process_user_input+0x3bc>)
 80042f4:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 80042f8:	eef1 7a67 	vneg.f32	s15, s15
 80042fc:	4b64      	ldr	r3, [pc, #400]	; (8004490 <process_user_input+0x3bc>)
 80042fe:	edc3 7a15 	vstr	s15, [r3, #84]	; 0x54
			 printf("V_MAX set to %f\r\n", V_MAX);
 8004302:	4b63      	ldr	r3, [pc, #396]	; (8004490 <process_user_input+0x3bc>)
 8004304:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004306:	4618      	mov	r0, r3
 8004308:	f7fc f93e 	bl	8000588 <__aeabi_f2d>
 800430c:	4602      	mov	r2, r0
 800430e:	460b      	mov	r3, r1
 8004310:	4869      	ldr	r0, [pc, #420]	; (80044b8 <process_user_input+0x3e4>)
 8004312:	f008 fce1 	bl	800ccd8 <iprintf>
			 break;
 8004316:	e1bc      	b.n	8004692 <process_user_input+0x5be>
		 case 'k':
			 KP_MAX = fmaxf(atof(fsmstate->cmd_buff), 0.0f);
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	3305      	adds	r3, #5
 800431c:	4618      	mov	r0, r3
 800431e:	f008 f829 	bl	800c374 <atof>
 8004322:	ec53 2b10 	vmov	r2, r3, d0
 8004326:	4610      	mov	r0, r2
 8004328:	4619      	mov	r1, r3
 800432a:	f7fc fc7d 	bl	8000c28 <__aeabi_d2f>
 800432e:	4603      	mov	r3, r0
 8004330:	eddf 0a69 	vldr	s1, [pc, #420]	; 80044d8 <process_user_input+0x404>
 8004334:	ee00 3a10 	vmov	s0, r3
 8004338:	f007 fcfa 	bl	800bd30 <fmaxf>
 800433c:	eef0 7a40 	vmov.f32	s15, s0
 8004340:	4b53      	ldr	r3, [pc, #332]	; (8004490 <process_user_input+0x3bc>)
 8004342:	edc3 7a17 	vstr	s15, [r3, #92]	; 0x5c
			 printf("KP_MAX set to %f\r\n", KP_MAX);
 8004346:	4b52      	ldr	r3, [pc, #328]	; (8004490 <process_user_input+0x3bc>)
 8004348:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800434a:	4618      	mov	r0, r3
 800434c:	f7fc f91c 	bl	8000588 <__aeabi_f2d>
 8004350:	4602      	mov	r2, r0
 8004352:	460b      	mov	r3, r1
 8004354:	4859      	ldr	r0, [pc, #356]	; (80044bc <process_user_input+0x3e8>)
 8004356:	f008 fcbf 	bl	800ccd8 <iprintf>
			 break;
 800435a:	e19a      	b.n	8004692 <process_user_input+0x5be>
		 case 'i':
			 KI_MAX = fmaxf(atof(fsmstate->cmd_buff), 0.0f);
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	3305      	adds	r3, #5
 8004360:	4618      	mov	r0, r3
 8004362:	f008 f807 	bl	800c374 <atof>
 8004366:	ec53 2b10 	vmov	r2, r3, d0
 800436a:	4610      	mov	r0, r2
 800436c:	4619      	mov	r1, r3
 800436e:	f7fc fc5b 	bl	8000c28 <__aeabi_d2f>
 8004372:	4603      	mov	r3, r0
 8004374:	eddf 0a58 	vldr	s1, [pc, #352]	; 80044d8 <process_user_input+0x404>
 8004378:	ee00 3a10 	vmov	s0, r3
 800437c:	f007 fcd8 	bl	800bd30 <fmaxf>
 8004380:	eef0 7a40 	vmov.f32	s15, s0
 8004384:	4b42      	ldr	r3, [pc, #264]	; (8004490 <process_user_input+0x3bc>)
 8004386:	edc3 7a18 	vstr	s15, [r3, #96]	; 0x60
			 printf("KI_MAX set to %f\r\n", KI_MAX);
 800438a:	4b41      	ldr	r3, [pc, #260]	; (8004490 <process_user_input+0x3bc>)
 800438c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800438e:	4618      	mov	r0, r3
 8004390:	f7fc f8fa 	bl	8000588 <__aeabi_f2d>
 8004394:	4602      	mov	r2, r0
 8004396:	460b      	mov	r3, r1
 8004398:	4849      	ldr	r0, [pc, #292]	; (80044c0 <process_user_input+0x3ec>)
 800439a:	f008 fc9d 	bl	800ccd8 <iprintf>
			 break;
 800439e:	e178      	b.n	8004692 <process_user_input+0x5be>
		 case 'd':
			 KD_MAX = fmaxf(atof(fsmstate->cmd_buff), 0.0f);
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	3305      	adds	r3, #5
 80043a4:	4618      	mov	r0, r3
 80043a6:	f007 ffe5 	bl	800c374 <atof>
 80043aa:	ec53 2b10 	vmov	r2, r3, d0
 80043ae:	4610      	mov	r0, r2
 80043b0:	4619      	mov	r1, r3
 80043b2:	f7fc fc39 	bl	8000c28 <__aeabi_d2f>
 80043b6:	4603      	mov	r3, r0
 80043b8:	eddf 0a47 	vldr	s1, [pc, #284]	; 80044d8 <process_user_input+0x404>
 80043bc:	ee00 3a10 	vmov	s0, r3
 80043c0:	f007 fcb6 	bl	800bd30 <fmaxf>
 80043c4:	eef0 7a40 	vmov.f32	s15, s0
 80043c8:	4b31      	ldr	r3, [pc, #196]	; (8004490 <process_user_input+0x3bc>)
 80043ca:	edc3 7a19 	vstr	s15, [r3, #100]	; 0x64
			 printf("KD_MAX set to %f\r\n", KD_MAX);
 80043ce:	4b30      	ldr	r3, [pc, #192]	; (8004490 <process_user_input+0x3bc>)
 80043d0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80043d2:	4618      	mov	r0, r3
 80043d4:	f7fc f8d8 	bl	8000588 <__aeabi_f2d>
 80043d8:	4602      	mov	r2, r0
 80043da:	460b      	mov	r3, r1
 80043dc:	4839      	ldr	r0, [pc, #228]	; (80044c4 <process_user_input+0x3f0>)
 80043de:	f008 fc7b 	bl	800ccd8 <iprintf>
			 break;
 80043e2:	e156      	b.n	8004692 <process_user_input+0x5be>
		 case 'f':
			 I_FW_MAX = fmaxf(fminf(atof(fsmstate->cmd_buff), 33.0f), 0.0f);
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	3305      	adds	r3, #5
 80043e8:	4618      	mov	r0, r3
 80043ea:	f007 ffc3 	bl	800c374 <atof>
 80043ee:	ec53 2b10 	vmov	r2, r3, d0
 80043f2:	4610      	mov	r0, r2
 80043f4:	4619      	mov	r1, r3
 80043f6:	f7fc fc17 	bl	8000c28 <__aeabi_d2f>
 80043fa:	4603      	mov	r3, r0
 80043fc:	eddf 0a32 	vldr	s1, [pc, #200]	; 80044c8 <process_user_input+0x3f4>
 8004400:	ee00 3a10 	vmov	s0, r3
 8004404:	f007 fcaf 	bl	800bd66 <fminf>
 8004408:	eef0 7a40 	vmov.f32	s15, s0
 800440c:	eddf 0a32 	vldr	s1, [pc, #200]	; 80044d8 <process_user_input+0x404>
 8004410:	eeb0 0a67 	vmov.f32	s0, s15
 8004414:	f007 fc8c 	bl	800bd30 <fmaxf>
 8004418:	eef0 7a40 	vmov.f32	s15, s0
 800441c:	4b1c      	ldr	r3, [pc, #112]	; (8004490 <process_user_input+0x3bc>)
 800441e:	edc3 7a06 	vstr	s15, [r3, #24]
			 printf("I_FW_MAX set to %f\r\n", I_FW_MAX);
 8004422:	4b1b      	ldr	r3, [pc, #108]	; (8004490 <process_user_input+0x3bc>)
 8004424:	699b      	ldr	r3, [r3, #24]
 8004426:	4618      	mov	r0, r3
 8004428:	f7fc f8ae 	bl	8000588 <__aeabi_f2d>
 800442c:	4602      	mov	r2, r0
 800442e:	460b      	mov	r3, r1
 8004430:	4826      	ldr	r0, [pc, #152]	; (80044cc <process_user_input+0x3f8>)
 8004432:	f008 fc51 	bl	800ccd8 <iprintf>
			 break;
 8004436:	e12c      	b.n	8004692 <process_user_input+0x5be>
		 case 'c':
			 I_MAX_CONT = fmaxf(fminf(atof(fsmstate->cmd_buff), 40.0f), 0.0f);
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	3305      	adds	r3, #5
 800443c:	4618      	mov	r0, r3
 800443e:	f007 ff99 	bl	800c374 <atof>
 8004442:	ec53 2b10 	vmov	r2, r3, d0
 8004446:	4610      	mov	r0, r2
 8004448:	4619      	mov	r1, r3
 800444a:	f7fc fbed 	bl	8000c28 <__aeabi_d2f>
 800444e:	4603      	mov	r3, r0
 8004450:	eddf 0a1f 	vldr	s1, [pc, #124]	; 80044d0 <process_user_input+0x3fc>
 8004454:	ee00 3a10 	vmov	s0, r3
 8004458:	f007 fc85 	bl	800bd66 <fminf>
 800445c:	eef0 7a40 	vmov.f32	s15, s0
 8004460:	eddf 0a1d 	vldr	s1, [pc, #116]	; 80044d8 <process_user_input+0x404>
 8004464:	eeb0 0a67 	vmov.f32	s0, s15
 8004468:	f007 fc62 	bl	800bd30 <fmaxf>
 800446c:	eef0 7a40 	vmov.f32	s15, s0
 8004470:	4b07      	ldr	r3, [pc, #28]	; (8004490 <process_user_input+0x3bc>)
 8004472:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
			 printf("I_MAX_CONT set to %f\r\n", I_MAX_CONT);
 8004476:	4b06      	ldr	r3, [pc, #24]	; (8004490 <process_user_input+0x3bc>)
 8004478:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800447a:	4618      	mov	r0, r3
 800447c:	f7fc f884 	bl	8000588 <__aeabi_f2d>
 8004480:	4602      	mov	r2, r0
 8004482:	460b      	mov	r3, r1
 8004484:	4813      	ldr	r0, [pc, #76]	; (80044d4 <process_user_input+0x400>)
 8004486:	f008 fc27 	bl	800ccd8 <iprintf>
			 break;
 800448a:	e102      	b.n	8004692 <process_user_input+0x5be>
 800448c:	3a83126f 	.word	0x3a83126f
 8004490:	20000694 	.word	0x20000694
 8004494:	08010dc8 	.word	0x08010dc8
 8004498:	38d1b717 	.word	0x38d1b717
 800449c:	08010dd8 	.word	0x08010dd8
 80044a0:	44fa0000 	.word	0x44fa0000
 80044a4:	42c80000 	.word	0x42c80000
 80044a8:	08010de8 	.word	0x08010de8
 80044ac:	42960000 	.word	0x42960000
 80044b0:	08010dfc 	.word	0x08010dfc
 80044b4:	08010e10 	.word	0x08010e10
 80044b8:	08010e24 	.word	0x08010e24
 80044bc:	08010e38 	.word	0x08010e38
 80044c0:	08010e4c 	.word	0x08010e4c
 80044c4:	08010e60 	.word	0x08010e60
 80044c8:	42040000 	.word	0x42040000
 80044cc:	08010e74 	.word	0x08010e74
 80044d0:	42200000 	.word	0x42200000
 80044d4:	08010e8c 	.word	0x08010e8c
 80044d8:	00000000 	.word	0x00000000
		 case 'a':
			 I_CAL = fmaxf(fminf(atof(fsmstate->cmd_buff), 20.0f), 0.0f);
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	3305      	adds	r3, #5
 80044e0:	4618      	mov	r0, r3
 80044e2:	f007 ff47 	bl	800c374 <atof>
 80044e6:	ec53 2b10 	vmov	r2, r3, d0
 80044ea:	4610      	mov	r0, r2
 80044ec:	4619      	mov	r1, r3
 80044ee:	f7fc fb9b 	bl	8000c28 <__aeabi_d2f>
 80044f2:	4603      	mov	r3, r0
 80044f4:	eef3 0a04 	vmov.f32	s1, #52	; 0x41a00000  20.0
 80044f8:	ee00 3a10 	vmov	s0, r3
 80044fc:	f007 fc33 	bl	800bd66 <fminf>
 8004500:	eef0 7a40 	vmov.f32	s15, s0
 8004504:	ed5f 0a0c 	vldr	s1, [pc, #-48]	; 80044d8 <process_user_input+0x404>
 8004508:	eeb0 0a67 	vmov.f32	s0, s15
 800450c:	f007 fc10 	bl	800bd30 <fmaxf>
 8004510:	eef0 7a40 	vmov.f32	s15, s0
 8004514:	4b76      	ldr	r3, [pc, #472]	; (80046f0 <process_user_input+0x61c>)
 8004516:	edc3 7a12 	vstr	s15, [r3, #72]	; 0x48
			 printf("I_CAL set to %f\r\n", I_CAL);
 800451a:	4b75      	ldr	r3, [pc, #468]	; (80046f0 <process_user_input+0x61c>)
 800451c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800451e:	4618      	mov	r0, r3
 8004520:	f7fc f832 	bl	8000588 <__aeabi_f2d>
 8004524:	4602      	mov	r2, r0
 8004526:	460b      	mov	r3, r1
 8004528:	4872      	ldr	r0, [pc, #456]	; (80046f4 <process_user_input+0x620>)
 800452a:	f008 fbd5 	bl	800ccd8 <iprintf>
			 break;
 800452e:	e0b0      	b.n	8004692 <process_user_input+0x5be>
		 case 'r':
			 HALL_CAL_DIR = fmaxf(fminf(atof(fsmstate->cmd_buff), 1.0f), -1.0f);
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	3305      	adds	r3, #5
 8004534:	4618      	mov	r0, r3
 8004536:	f007 ff1d 	bl	800c374 <atof>
 800453a:	ec53 2b10 	vmov	r2, r3, d0
 800453e:	4610      	mov	r0, r2
 8004540:	4619      	mov	r1, r3
 8004542:	f7fc fb71 	bl	8000c28 <__aeabi_d2f>
 8004546:	4603      	mov	r3, r0
 8004548:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 800454c:	ee00 3a10 	vmov	s0, r3
 8004550:	f007 fc09 	bl	800bd66 <fminf>
 8004554:	eef0 7a40 	vmov.f32	s15, s0
 8004558:	eeff 0a00 	vmov.f32	s1, #240	; 0xbf800000 -1.0
 800455c:	eeb0 0a67 	vmov.f32	s0, s15
 8004560:	f007 fbe6 	bl	800bd30 <fmaxf>
 8004564:	eef0 7a40 	vmov.f32	s15, s0
 8004568:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800456c:	ee17 2a90 	vmov	r2, s15
 8004570:	4b61      	ldr	r3, [pc, #388]	; (80046f8 <process_user_input+0x624>)
 8004572:	619a      	str	r2, [r3, #24]
			 printf("HALL_CAL_DIR set to %d\r\n", HALL_CAL_DIR);
 8004574:	4b60      	ldr	r3, [pc, #384]	; (80046f8 <process_user_input+0x624>)
 8004576:	699b      	ldr	r3, [r3, #24]
 8004578:	4619      	mov	r1, r3
 800457a:	4860      	ldr	r0, [pc, #384]	; (80046fc <process_user_input+0x628>)
 800457c:	f008 fbac 	bl	800ccd8 <iprintf>
			 break;
 8004580:	e087      	b.n	8004692 <process_user_input+0x5be>
		 case 'e':
			 HALL_CAL_OFFSET = fmaxf(fminf(atof(fsmstate->cmd_buff), 143.0f), 0.0f);
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	3305      	adds	r3, #5
 8004586:	4618      	mov	r0, r3
 8004588:	f007 fef4 	bl	800c374 <atof>
 800458c:	ec53 2b10 	vmov	r2, r3, d0
 8004590:	4610      	mov	r0, r2
 8004592:	4619      	mov	r1, r3
 8004594:	f7fc fb48 	bl	8000c28 <__aeabi_d2f>
 8004598:	4603      	mov	r3, r0
 800459a:	eddf 0a59 	vldr	s1, [pc, #356]	; 8004700 <process_user_input+0x62c>
 800459e:	ee00 3a10 	vmov	s0, r3
 80045a2:	f007 fbe0 	bl	800bd66 <fminf>
 80045a6:	eef0 7a40 	vmov.f32	s15, s0
 80045aa:	eddf 0a56 	vldr	s1, [pc, #344]	; 8004704 <process_user_input+0x630>
 80045ae:	eeb0 0a67 	vmov.f32	s0, s15
 80045b2:	f007 fbbd 	bl	800bd30 <fmaxf>
 80045b6:	eef0 7a40 	vmov.f32	s15, s0
 80045ba:	4b4d      	ldr	r3, [pc, #308]	; (80046f0 <process_user_input+0x61c>)
 80045bc:	edc3 7a1a 	vstr	s15, [r3, #104]	; 0x68
			 printf("HALL_CAL_OFFSET set to %f\r\n", HALL_CAL_OFFSET);
 80045c0:	4b4b      	ldr	r3, [pc, #300]	; (80046f0 <process_user_input+0x61c>)
 80045c2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80045c4:	4618      	mov	r0, r3
 80045c6:	f7fb ffdf 	bl	8000588 <__aeabi_f2d>
 80045ca:	4602      	mov	r2, r0
 80045cc:	460b      	mov	r3, r1
 80045ce:	484e      	ldr	r0, [pc, #312]	; (8004708 <process_user_input+0x634>)
 80045d0:	f008 fb82 	bl	800ccd8 <iprintf>
			 break;
 80045d4:	e05d      	b.n	8004692 <process_user_input+0x5be>
		 case 's':
			 HALL_CAL_SPEED = fmaxf(fminf(atof(fsmstate->cmd_buff), 10.0f), 0.0f);
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	3305      	adds	r3, #5
 80045da:	4618      	mov	r0, r3
 80045dc:	f007 feca 	bl	800c374 <atof>
 80045e0:	ec53 2b10 	vmov	r2, r3, d0
 80045e4:	4610      	mov	r0, r2
 80045e6:	4619      	mov	r1, r3
 80045e8:	f7fc fb1e 	bl	8000c28 <__aeabi_d2f>
 80045ec:	4603      	mov	r3, r0
 80045ee:	eef2 0a04 	vmov.f32	s1, #36	; 0x41200000  10.0
 80045f2:	ee00 3a10 	vmov	s0, r3
 80045f6:	f007 fbb6 	bl	800bd66 <fminf>
 80045fa:	eef0 7a40 	vmov.f32	s15, s0
 80045fe:	eddf 0a41 	vldr	s1, [pc, #260]	; 8004704 <process_user_input+0x630>
 8004602:	eeb0 0a67 	vmov.f32	s0, s15
 8004606:	f007 fb93 	bl	800bd30 <fmaxf>
 800460a:	eef0 7a40 	vmov.f32	s15, s0
 800460e:	4b38      	ldr	r3, [pc, #224]	; (80046f0 <process_user_input+0x61c>)
 8004610:	edc3 7a1b 	vstr	s15, [r3, #108]	; 0x6c
			 printf("HALL_CAL_SPEED set to %f\r\n", HALL_CAL_SPEED);
 8004614:	4b36      	ldr	r3, [pc, #216]	; (80046f0 <process_user_input+0x61c>)
 8004616:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004618:	4618      	mov	r0, r3
 800461a:	f7fb ffb5 	bl	8000588 <__aeabi_f2d>
 800461e:	4602      	mov	r2, r0
 8004620:	460b      	mov	r3, r1
 8004622:	483a      	ldr	r0, [pc, #232]	; (800470c <process_user_input+0x638>)
 8004624:	f008 fb58 	bl	800ccd8 <iprintf>
			 break;
 8004628:	e033      	b.n	8004692 <process_user_input+0x5be>
		 case 'n':
			 CAN_ID = atoi(fsmstate->cmd_buff);
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	3305      	adds	r3, #5
 800462e:	4618      	mov	r0, r3
 8004630:	f007 fea3 	bl	800c37a <atoi>
 8004634:	4603      	mov	r3, r0
 8004636:	4a30      	ldr	r2, [pc, #192]	; (80046f8 <process_user_input+0x624>)
 8004638:	6053      	str	r3, [r2, #4]
			 printf("CAN_ID set to %d\r\n", CAN_ID);
 800463a:	4b2f      	ldr	r3, [pc, #188]	; (80046f8 <process_user_input+0x624>)
 800463c:	685b      	ldr	r3, [r3, #4]
 800463e:	4619      	mov	r1, r3
 8004640:	4833      	ldr	r0, [pc, #204]	; (8004710 <process_user_input+0x63c>)
 8004642:	f008 fb49 	bl	800ccd8 <iprintf>
			 break;
 8004646:	e024      	b.n	8004692 <process_user_input+0x5be>
		 case 'm':
			 CAN_MASTER = atoi(fsmstate->cmd_buff);
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	3305      	adds	r3, #5
 800464c:	4618      	mov	r0, r3
 800464e:	f007 fe94 	bl	800c37a <atoi>
 8004652:	4603      	mov	r3, r0
 8004654:	4a28      	ldr	r2, [pc, #160]	; (80046f8 <process_user_input+0x624>)
 8004656:	6093      	str	r3, [r2, #8]
			 printf("CAN_TX_ID set to %d\r\n", CAN_MASTER);
 8004658:	4b27      	ldr	r3, [pc, #156]	; (80046f8 <process_user_input+0x624>)
 800465a:	689b      	ldr	r3, [r3, #8]
 800465c:	4619      	mov	r1, r3
 800465e:	482d      	ldr	r0, [pc, #180]	; (8004714 <process_user_input+0x640>)
 8004660:	f008 fb3a 	bl	800ccd8 <iprintf>
			 break;
 8004664:	e015      	b.n	8004692 <process_user_input+0x5be>
		 case 'o':
			 CAN_TIMEOUT = atoi(fsmstate->cmd_buff);
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	3305      	adds	r3, #5
 800466a:	4618      	mov	r0, r3
 800466c:	f007 fe85 	bl	800c37a <atoi>
 8004670:	4603      	mov	r3, r0
 8004672:	4a21      	ldr	r2, [pc, #132]	; (80046f8 <process_user_input+0x624>)
 8004674:	60d3      	str	r3, [r2, #12]
			 printf("CAN_TIMEOUT set to %d\r\n", CAN_TIMEOUT);
 8004676:	4b20      	ldr	r3, [pc, #128]	; (80046f8 <process_user_input+0x624>)
 8004678:	68db      	ldr	r3, [r3, #12]
 800467a:	4619      	mov	r1, r3
 800467c:	4826      	ldr	r0, [pc, #152]	; (8004718 <process_user_input+0x644>)
 800467e:	f008 fb2b 	bl	800ccd8 <iprintf>
			 break;
 8004682:	e006      	b.n	8004692 <process_user_input+0x5be>
//		 case 'h':
//			 TEMP_MAX = fmaxf(fminf(atof(fsmstate->cmd_buff), 150.0f), 0.0f);
//			 printf("TEMP_MAX set to %f\r\n", TEMP_MAX);
//			 break;
		 default:
			 printf("\n\r '%s' Not a valid command prefix\n\r\n\r", fsmstate->cmd_buff);
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	3305      	adds	r3, #5
 8004688:	4619      	mov	r1, r3
 800468a:	4824      	ldr	r0, [pc, #144]	; (800471c <process_user_input+0x648>)
 800468c:	f008 fb24 	bl	800ccd8 <iprintf>
			 break;
 8004690:	bf00      	nop

		 }

	 /* Write new settings to flash */

	 if (!preference_writer_ready(prefs)){ preference_writer_open(&prefs);}
 8004692:	4b23      	ldr	r3, [pc, #140]	; (8004720 <process_user_input+0x64c>)
 8004694:	691a      	ldr	r2, [r3, #16]
 8004696:	9200      	str	r2, [sp, #0]
 8004698:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800469a:	f001 faa9 	bl	8005bf0 <preference_writer_ready>
 800469e:	4603      	mov	r3, r0
 80046a0:	f083 0301 	eor.w	r3, r3, #1
 80046a4:	b2db      	uxtb	r3, r3
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d002      	beq.n	80046b0 <process_user_input+0x5dc>
 80046aa:	481d      	ldr	r0, [pc, #116]	; (8004720 <process_user_input+0x64c>)
 80046ac:	f001 fa91 	bl	8005bd2 <preference_writer_open>
	 preference_writer_flush(&prefs);
 80046b0:	481b      	ldr	r0, [pc, #108]	; (8004720 <process_user_input+0x64c>)
 80046b2:	f001 faab 	bl	8005c0c <preference_writer_flush>
	 preference_writer_close(&prefs);
 80046b6:	481a      	ldr	r0, [pc, #104]	; (8004720 <process_user_input+0x64c>)
 80046b8:	f001 fb26 	bl	8005d08 <preference_writer_close>
	 preference_writer_load(prefs);
 80046bc:	4b18      	ldr	r3, [pc, #96]	; (8004720 <process_user_input+0x64c>)
 80046be:	691a      	ldr	r2, [r3, #16]
 80046c0:	9200      	str	r2, [sp, #0]
 80046c2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80046c4:	f001 fade 	bl	8005c84 <preference_writer_load>

	 enter_setup_state();
 80046c8:	f7ff fb36 	bl	8003d38 <enter_setup_state>

	 fsmstate->bytecount = 0;
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	2200      	movs	r2, #0
 80046d0:	735a      	strb	r2, [r3, #13]
	 fsmstate->cmd_id = 0;
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	2200      	movs	r2, #0
 80046d6:	739a      	strb	r2, [r3, #14]
	 memset(&fsmstate->cmd_buff, 0, sizeof(fsmstate->cmd_buff));
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	3305      	adds	r3, #5
 80046dc:	2208      	movs	r2, #8
 80046de:	2100      	movs	r1, #0
 80046e0:	4618      	mov	r0, r3
 80046e2:	f007 fe87 	bl	800c3f4 <memset>
 }
 80046e6:	bf00      	nop
 80046e8:	3708      	adds	r7, #8
 80046ea:	46bd      	mov	sp, r7
 80046ec:	bd80      	pop	{r7, pc}
 80046ee:	bf00      	nop
 80046f0:	20000694 	.word	0x20000694
 80046f4:	08010ea4 	.word	0x08010ea4
 80046f8:	20008fac 	.word	0x20008fac
 80046fc:	08010eb8 	.word	0x08010eb8
 8004700:	430f0000 	.word	0x430f0000
 8004704:	00000000 	.word	0x00000000
 8004708:	08010ed4 	.word	0x08010ed4
 800470c:	08010ef0 	.word	0x08010ef0
 8004710:	08010f0c 	.word	0x08010f0c
 8004714:	08010f20 	.word	0x08010f20
 8004718:	08010f38 	.word	0x08010f38
 800471c:	08010f50 	.word	0x08010f50
 8004720:	20000680 	.word	0x20000680

08004724 <enter_motor_mode>:

 void enter_motor_mode(void){
 8004724:	b580      	push	{r7, lr}
 8004726:	b082      	sub	sp, #8
 8004728:	af00      	add	r7, sp, #0
	float _f_round, _f_p_des;
	_f_p_des = controller.theta_mech;
 800472a:	4b27      	ldr	r3, [pc, #156]	; (80047c8 <enter_motor_mode+0xa4>)
 800472c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800472e:	607b      	str	r3, [r7, #4]
	modff(_f_p_des/(2*PI_F),&_f_round);
 8004730:	edd7 7a01 	vldr	s15, [r7, #4]
 8004734:	eddf 6a25 	vldr	s13, [pc, #148]	; 80047cc <enter_motor_mode+0xa8>
 8004738:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800473c:	463b      	mov	r3, r7
 800473e:	4618      	mov	r0, r3
 8004740:	eeb0 0a47 	vmov.f32	s0, s14
 8004744:	f007 fb46 	bl	800bdd4 <modff>
	_f_p_des = _f_p_des - _f_round*2*PI_F;
 8004748:	edd7 7a00 	vldr	s15, [r7]
 800474c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8004750:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 80047d0 <enter_motor_mode+0xac>
 8004754:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004758:	ed97 7a01 	vldr	s14, [r7, #4]
 800475c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004760:	edc7 7a01 	vstr	s15, [r7, #4]
	if(_f_p_des < 0) _f_p_des = _f_p_des + 2*PI_F;
 8004764:	edd7 7a01 	vldr	s15, [r7, #4]
 8004768:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800476c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004770:	d507      	bpl.n	8004782 <enter_motor_mode+0x5e>
 8004772:	edd7 7a01 	vldr	s15, [r7, #4]
 8004776:	ed9f 7a15 	vldr	s14, [pc, #84]	; 80047cc <enter_motor_mode+0xa8>
 800477a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800477e:	edc7 7a01 	vstr	s15, [r7, #4]
	controller.p_des = _f_p_des;
 8004782:	4a11      	ldr	r2, [pc, #68]	; (80047c8 <enter_motor_mode+0xa4>)
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8

	GPIO_ENABLE;
 800478a:	2201      	movs	r2, #1
 800478c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004790:	4810      	ldr	r0, [pc, #64]	; (80047d4 <enter_motor_mode+0xb0>)
 8004792:	f004 fac5 	bl	8008d20 <HAL_GPIO_WritePin>
	LED_HIGH;
 8004796:	2201      	movs	r2, #1
 8004798:	2120      	movs	r1, #32
 800479a:	480f      	ldr	r0, [pc, #60]	; (80047d8 <enter_motor_mode+0xb4>)
 800479c:	f004 fac0 	bl	8008d20 <HAL_GPIO_WritePin>
	reset_foc(&controller);
 80047a0:	4809      	ldr	r0, [pc, #36]	; (80047c8 <enter_motor_mode+0xa4>)
 80047a2:	f7fe fae7 	bl	8002d74 <reset_foc>
	drv_enable_gd(drv);
 80047a6:	4b0d      	ldr	r3, [pc, #52]	; (80047dc <enter_motor_mode+0xb8>)
 80047a8:	681a      	ldr	r2, [r3, #0]
 80047aa:	2100      	movs	r1, #0
 80047ac:	4611      	mov	r1, r2
 80047ae:	889a      	ldrh	r2, [r3, #4]
 80047b0:	2300      	movs	r3, #0
 80047b2:	f362 030f 	bfi	r3, r2, #0, #16
 80047b6:	4608      	mov	r0, r1
 80047b8:	4619      	mov	r1, r3
 80047ba:	f7fd fcfe 	bl	80021ba <drv_enable_gd>
 }
 80047be:	bf00      	nop
 80047c0:	3708      	adds	r7, #8
 80047c2:	46bd      	mov	sp, r7
 80047c4:	bd80      	pop	{r7, pc}
 80047c6:	bf00      	nop
 80047c8:	20000794 	.word	0x20000794
 80047cc:	40c90fdb 	.word	0x40c90fdb
 80047d0:	40490fdb 	.word	0x40490fdb
 80047d4:	40020000 	.word	0x40020000
 80047d8:	40020800 	.word	0x40020800
 80047dc:	200093d0 	.word	0x200093d0

080047e0 <hall_calibrate>:


 void hall_calibrate(FSMStruct * fsmstate){
 80047e0:	b580      	push	{r7, lr}
 80047e2:	b082      	sub	sp, #8
 80047e4:	af00      	add	r7, sp, #0
 80047e6:	6078      	str	r0, [r7, #4]
     if(hall_cal.hall_cal_state == 0 || hall_cal.hall_cal_state >= 2 );
 80047e8:	4bb6      	ldr	r3, [pc, #728]	; (8004ac4 <hall_calibrate+0x2e4>)
 80047ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	f000 81c7 	beq.w	8004b80 <hall_calibrate+0x3a0>
 80047f2:	4bb4      	ldr	r3, [pc, #720]	; (8004ac4 <hall_calibrate+0x2e4>)
 80047f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047f6:	2b01      	cmp	r3, #1
 80047f8:	f300 81c2 	bgt.w	8004b80 <hall_calibrate+0x3a0>
     else{
    	 // read hall sensor
    	 hall_cal.hall_input = HAL_GPIO_ReadPin(HALL_IO);
 80047fc:	2140      	movs	r1, #64	; 0x40
 80047fe:	48b2      	ldr	r0, [pc, #712]	; (8004ac8 <hall_calibrate+0x2e8>)
 8004800:	f004 fa76 	bl	8008cf0 <HAL_GPIO_ReadPin>
 8004804:	4603      	mov	r3, r0
 8004806:	461a      	mov	r2, r3
 8004808:	4bae      	ldr	r3, [pc, #696]	; (8004ac4 <hall_calibrate+0x2e4>)
 800480a:	601a      	str	r2, [r3, #0]
    	 // calculate new position
    	 if((HALL_CAL_DIR == 1 && controller.theta_mech >= hall_cal.hall_present_pos + 2*PI_F) || (HALL_CAL_DIR == -1 && controller.theta_mech <= hall_cal.hall_present_pos - 2*PI_F)){
 800480c:	4baf      	ldr	r3, [pc, #700]	; (8004acc <hall_calibrate+0x2ec>)
 800480e:	699b      	ldr	r3, [r3, #24]
 8004810:	2b01      	cmp	r3, #1
 8004812:	d10e      	bne.n	8004832 <hall_calibrate+0x52>
 8004814:	4bae      	ldr	r3, [pc, #696]	; (8004ad0 <hall_calibrate+0x2f0>)
 8004816:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 800481a:	4baa      	ldr	r3, [pc, #680]	; (8004ac4 <hall_calibrate+0x2e4>)
 800481c:	edd3 7a04 	vldr	s15, [r3, #16]
 8004820:	eddf 6aac 	vldr	s13, [pc, #688]	; 8004ad4 <hall_calibrate+0x2f4>
 8004824:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004828:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800482c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004830:	da13      	bge.n	800485a <hall_calibrate+0x7a>
 8004832:	4ba6      	ldr	r3, [pc, #664]	; (8004acc <hall_calibrate+0x2ec>)
 8004834:	699b      	ldr	r3, [r3, #24]
 8004836:	f1b3 3fff 	cmp.w	r3, #4294967295
 800483a:	d115      	bne.n	8004868 <hall_calibrate+0x88>
 800483c:	4ba4      	ldr	r3, [pc, #656]	; (8004ad0 <hall_calibrate+0x2f0>)
 800483e:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 8004842:	4ba0      	ldr	r3, [pc, #640]	; (8004ac4 <hall_calibrate+0x2e4>)
 8004844:	edd3 7a04 	vldr	s15, [r3, #16]
 8004848:	eddf 6aa2 	vldr	s13, [pc, #648]	; 8004ad4 <hall_calibrate+0x2f4>
 800484c:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8004850:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004854:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004858:	d806      	bhi.n	8004868 <hall_calibrate+0x88>
    		 hall_cal.hall_cal_state = 3 ;
 800485a:	4b9a      	ldr	r3, [pc, #616]	; (8004ac4 <hall_calibrate+0x2e4>)
 800485c:	2203      	movs	r2, #3
 800485e:	629a      	str	r2, [r3, #40]	; 0x28
    		 fsmstate->next_state = MENU_MODE ;
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	2200      	movs	r2, #0
 8004864:	705a      	strb	r2, [r3, #1]
 8004866:	e187      	b.n	8004b78 <hall_calibrate+0x398>
         else{
        	 // rotate the motor forward and backward to read the hall sensor (1: no magnet detected, 0: magnet detected)
        	 // record the position at the moment from 1 to 0 (in_pos), and keep rotating
        	 // record the position at the moment from 0 to 1 (out_pos), and stop rotating.
        	 // calculate the average value of in_pos and out_pos, and rotate the motor to that position slowly
        	 if(hall_cal.hall_input != hall_cal.hall_preinput ) {
 8004868:	4b96      	ldr	r3, [pc, #600]	; (8004ac4 <hall_calibrate+0x2e4>)
 800486a:	681a      	ldr	r2, [r3, #0]
 800486c:	4b95      	ldr	r3, [pc, #596]	; (8004ac4 <hall_calibrate+0x2e4>)
 800486e:	685b      	ldr	r3, [r3, #4]
 8004870:	429a      	cmp	r2, r3
 8004872:	d020      	beq.n	80048b6 <hall_calibrate+0xd6>
        		 hall_cal.hall_cal_count += 1 ;
 8004874:	4b93      	ldr	r3, [pc, #588]	; (8004ac4 <hall_calibrate+0x2e4>)
 8004876:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004878:	3301      	adds	r3, #1
 800487a:	4a92      	ldr	r2, [pc, #584]	; (8004ac4 <hall_calibrate+0x2e4>)
 800487c:	6253      	str	r3, [r2, #36]	; 0x24
        		 if(hall_cal.hall_input == 0) hall_cal.hall_in_pos = controller.theta_mech ;
 800487e:	4b91      	ldr	r3, [pc, #580]	; (8004ac4 <hall_calibrate+0x2e4>)
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	2b00      	cmp	r3, #0
 8004884:	d104      	bne.n	8004890 <hall_calibrate+0xb0>
 8004886:	4b92      	ldr	r3, [pc, #584]	; (8004ad0 <hall_calibrate+0x2f0>)
 8004888:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800488a:	4a8e      	ldr	r2, [pc, #568]	; (8004ac4 <hall_calibrate+0x2e4>)
 800488c:	6153      	str	r3, [r2, #20]
 800488e:	e012      	b.n	80048b6 <hall_calibrate+0xd6>
        		 else{
        			 hall_cal.hall_out_pos = controller.theta_mech ;
 8004890:	4b8f      	ldr	r3, [pc, #572]	; (8004ad0 <hall_calibrate+0x2f0>)
 8004892:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004894:	4a8b      	ldr	r2, [pc, #556]	; (8004ac4 <hall_calibrate+0x2e4>)
 8004896:	6193      	str	r3, [r2, #24]
        			 hall_cal.hall_mid_pos = (hall_cal.hall_in_pos + hall_cal.hall_out_pos)/2.0f ;
 8004898:	4b8a      	ldr	r3, [pc, #552]	; (8004ac4 <hall_calibrate+0x2e4>)
 800489a:	ed93 7a05 	vldr	s14, [r3, #20]
 800489e:	4b89      	ldr	r3, [pc, #548]	; (8004ac4 <hall_calibrate+0x2e4>)
 80048a0:	edd3 7a06 	vldr	s15, [r3, #24]
 80048a4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80048a8:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80048ac:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80048b0:	4b84      	ldr	r3, [pc, #528]	; (8004ac4 <hall_calibrate+0x2e4>)
 80048b2:	edc3 7a07 	vstr	s15, [r3, #28]
                 }
             }
             if(hall_cal.hall_cal_count <= 1) hall_cal.hall_cal_pcmd = hall_cal.hall_cal_pcmd + HALL_CAL_DIR*(1.0f/(40000.0f)*HALL_CAL_SPEED ) ;
 80048b6:	4b83      	ldr	r3, [pc, #524]	; (8004ac4 <hall_calibrate+0x2e4>)
 80048b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048ba:	2b01      	cmp	r3, #1
 80048bc:	dc17      	bgt.n	80048ee <hall_calibrate+0x10e>
 80048be:	4b81      	ldr	r3, [pc, #516]	; (8004ac4 <hall_calibrate+0x2e4>)
 80048c0:	ed93 7a02 	vldr	s14, [r3, #8]
 80048c4:	4b81      	ldr	r3, [pc, #516]	; (8004acc <hall_calibrate+0x2ec>)
 80048c6:	699b      	ldr	r3, [r3, #24]
 80048c8:	ee07 3a90 	vmov	s15, r3
 80048cc:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80048d0:	4b81      	ldr	r3, [pc, #516]	; (8004ad8 <hall_calibrate+0x2f8>)
 80048d2:	edd3 7a1b 	vldr	s15, [r3, #108]	; 0x6c
 80048d6:	ed9f 6a81 	vldr	s12, [pc, #516]	; 8004adc <hall_calibrate+0x2fc>
 80048da:	ee67 7a86 	vmul.f32	s15, s15, s12
 80048de:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80048e2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80048e6:	4b77      	ldr	r3, [pc, #476]	; (8004ac4 <hall_calibrate+0x2e4>)
 80048e8:	edc3 7a02 	vstr	s15, [r3, #8]
 80048ec:	e10b      	b.n	8004b06 <hall_calibrate+0x326>
             else{
                 if(HALL_CAL_DIR == 1 ){
 80048ee:	4b77      	ldr	r3, [pc, #476]	; (8004acc <hall_calibrate+0x2ec>)
 80048f0:	699b      	ldr	r3, [r3, #24]
 80048f2:	2b01      	cmp	r3, #1
 80048f4:	d176      	bne.n	80049e4 <hall_calibrate+0x204>
                     if(HALL_CAL_OFFSET == 0){
 80048f6:	4b78      	ldr	r3, [pc, #480]	; (8004ad8 <hall_calibrate+0x2f8>)
 80048f8:	edd3 7a1a 	vldr	s15, [r3, #104]	; 0x68
 80048fc:	eef5 7a40 	vcmp.f32	s15, #0.0
 8004900:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004904:	d130      	bne.n	8004968 <hall_calibrate+0x188>
                    	 // keep turning
                    	 if(controller.theta_mech >= hall_cal.hall_mid_pos) hall_cal.hall_cal_pcmd = hall_cal.hall_cal_pcmd - HALL_CAL_DIR*1.0f/40000.0f*HALL_CAL_SPEED ;
 8004906:	4b72      	ldr	r3, [pc, #456]	; (8004ad0 <hall_calibrate+0x2f0>)
 8004908:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 800490c:	4b6d      	ldr	r3, [pc, #436]	; (8004ac4 <hall_calibrate+0x2e4>)
 800490e:	edd3 7a07 	vldr	s15, [r3, #28]
 8004912:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004916:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800491a:	db17      	blt.n	800494c <hall_calibrate+0x16c>
 800491c:	4b69      	ldr	r3, [pc, #420]	; (8004ac4 <hall_calibrate+0x2e4>)
 800491e:	ed93 7a02 	vldr	s14, [r3, #8]
 8004922:	4b6a      	ldr	r3, [pc, #424]	; (8004acc <hall_calibrate+0x2ec>)
 8004924:	699b      	ldr	r3, [r3, #24]
 8004926:	ee07 3a90 	vmov	s15, r3
 800492a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800492e:	ed9f 6a6c 	vldr	s12, [pc, #432]	; 8004ae0 <hall_calibrate+0x300>
 8004932:	eec7 6a86 	vdiv.f32	s13, s15, s12
 8004936:	4b68      	ldr	r3, [pc, #416]	; (8004ad8 <hall_calibrate+0x2f8>)
 8004938:	edd3 7a1b 	vldr	s15, [r3, #108]	; 0x6c
 800493c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004940:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004944:	4b5f      	ldr	r3, [pc, #380]	; (8004ac4 <hall_calibrate+0x2e4>)
 8004946:	edc3 7a02 	vstr	s15, [r3, #8]
 800494a:	e0dc      	b.n	8004b06 <hall_calibrate+0x326>
                    	 else{
                    		 // stop
                    		 hall_cal.hall_cal_pcmd = 0.0f;
 800494c:	4b5d      	ldr	r3, [pc, #372]	; (8004ac4 <hall_calibrate+0x2e4>)
 800494e:	f04f 0200 	mov.w	r2, #0
 8004952:	609a      	str	r2, [r3, #8]
                    		 hall_cal.hall_cal_state = 2; // success
 8004954:	4b5b      	ldr	r3, [pc, #364]	; (8004ac4 <hall_calibrate+0x2e4>)
 8004956:	2202      	movs	r2, #2
 8004958:	629a      	str	r2, [r3, #40]	; 0x28
                             // zero
                    		 hall_cal.hall_cal_count = 0 ;
 800495a:	4b5a      	ldr	r3, [pc, #360]	; (8004ac4 <hall_calibrate+0x2e4>)
 800495c:	2200      	movs	r2, #0
 800495e:	625a      	str	r2, [r3, #36]	; 0x24
                    		 fsmstate->next_state = MOTOR_MODE ;
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	2202      	movs	r2, #2
 8004964:	705a      	strb	r2, [r3, #1]
 8004966:	e0ce      	b.n	8004b06 <hall_calibrate+0x326>
                         }
                     }
                     else{
                         if(controller.theta_mech <= hall_cal.hall_mid_pos + HALL_CAL_OFFSET*PI_F/180)  hall_cal.hall_cal_pcmd = hall_cal.hall_cal_pcmd + HALL_CAL_DIR*1.0f/40000.0f*HALL_CAL_SPEED ;
 8004968:	4b59      	ldr	r3, [pc, #356]	; (8004ad0 <hall_calibrate+0x2f0>)
 800496a:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 800496e:	4b55      	ldr	r3, [pc, #340]	; (8004ac4 <hall_calibrate+0x2e4>)
 8004970:	edd3 6a07 	vldr	s13, [r3, #28]
 8004974:	4b58      	ldr	r3, [pc, #352]	; (8004ad8 <hall_calibrate+0x2f8>)
 8004976:	edd3 7a1a 	vldr	s15, [r3, #104]	; 0x68
 800497a:	ed9f 6a5a 	vldr	s12, [pc, #360]	; 8004ae4 <hall_calibrate+0x304>
 800497e:	ee27 6a86 	vmul.f32	s12, s15, s12
 8004982:	eddf 5a59 	vldr	s11, [pc, #356]	; 8004ae8 <hall_calibrate+0x308>
 8004986:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800498a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800498e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004992:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004996:	d817      	bhi.n	80049c8 <hall_calibrate+0x1e8>
 8004998:	4b4a      	ldr	r3, [pc, #296]	; (8004ac4 <hall_calibrate+0x2e4>)
 800499a:	ed93 7a02 	vldr	s14, [r3, #8]
 800499e:	4b4b      	ldr	r3, [pc, #300]	; (8004acc <hall_calibrate+0x2ec>)
 80049a0:	699b      	ldr	r3, [r3, #24]
 80049a2:	ee07 3a90 	vmov	s15, r3
 80049a6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80049aa:	ed9f 6a4d 	vldr	s12, [pc, #308]	; 8004ae0 <hall_calibrate+0x300>
 80049ae:	eec7 6a86 	vdiv.f32	s13, s15, s12
 80049b2:	4b49      	ldr	r3, [pc, #292]	; (8004ad8 <hall_calibrate+0x2f8>)
 80049b4:	edd3 7a1b 	vldr	s15, [r3, #108]	; 0x6c
 80049b8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80049bc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80049c0:	4b40      	ldr	r3, [pc, #256]	; (8004ac4 <hall_calibrate+0x2e4>)
 80049c2:	edc3 7a02 	vstr	s15, [r3, #8]
 80049c6:	e09e      	b.n	8004b06 <hall_calibrate+0x326>
                         else{
                        	 // stop
                        	 hall_cal.hall_cal_pcmd = 0.0f;
 80049c8:	4b3e      	ldr	r3, [pc, #248]	; (8004ac4 <hall_calibrate+0x2e4>)
 80049ca:	f04f 0200 	mov.w	r2, #0
 80049ce:	609a      	str	r2, [r3, #8]
                        	 hall_cal.hall_cal_state = 2; // success
 80049d0:	4b3c      	ldr	r3, [pc, #240]	; (8004ac4 <hall_calibrate+0x2e4>)
 80049d2:	2202      	movs	r2, #2
 80049d4:	629a      	str	r2, [r3, #40]	; 0x28
                             // zero
                             hall_cal.hall_cal_count = 0 ;
 80049d6:	4b3b      	ldr	r3, [pc, #236]	; (8004ac4 <hall_calibrate+0x2e4>)
 80049d8:	2200      	movs	r2, #0
 80049da:	625a      	str	r2, [r3, #36]	; 0x24
                    		 fsmstate->next_state = MOTOR_MODE ;
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	2202      	movs	r2, #2
 80049e0:	705a      	strb	r2, [r3, #1]
 80049e2:	e090      	b.n	8004b06 <hall_calibrate+0x326>
                         }
                     }
                 }
                 else if(HALL_CAL_DIR == -1){
 80049e4:	4b39      	ldr	r3, [pc, #228]	; (8004acc <hall_calibrate+0x2ec>)
 80049e6:	699b      	ldr	r3, [r3, #24]
 80049e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049ec:	f040 808b 	bne.w	8004b06 <hall_calibrate+0x326>
                     if(HALL_CAL_OFFSET == 0){
 80049f0:	4b39      	ldr	r3, [pc, #228]	; (8004ad8 <hall_calibrate+0x2f8>)
 80049f2:	edd3 7a1a 	vldr	s15, [r3, #104]	; 0x68
 80049f6:	eef5 7a40 	vcmp.f32	s15, #0.0
 80049fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80049fe:	d130      	bne.n	8004a62 <hall_calibrate+0x282>
                    	 // keep turning
                         if(controller.theta_mech <= hall_cal.hall_mid_pos) hall_cal.hall_cal_pcmd = hall_cal.hall_cal_pcmd - HALL_CAL_DIR*1.0f/40000.0f*HALL_CAL_SPEED ;
 8004a00:	4b33      	ldr	r3, [pc, #204]	; (8004ad0 <hall_calibrate+0x2f0>)
 8004a02:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 8004a06:	4b2f      	ldr	r3, [pc, #188]	; (8004ac4 <hall_calibrate+0x2e4>)
 8004a08:	edd3 7a07 	vldr	s15, [r3, #28]
 8004a0c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004a10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004a14:	d817      	bhi.n	8004a46 <hall_calibrate+0x266>
 8004a16:	4b2b      	ldr	r3, [pc, #172]	; (8004ac4 <hall_calibrate+0x2e4>)
 8004a18:	ed93 7a02 	vldr	s14, [r3, #8]
 8004a1c:	4b2b      	ldr	r3, [pc, #172]	; (8004acc <hall_calibrate+0x2ec>)
 8004a1e:	699b      	ldr	r3, [r3, #24]
 8004a20:	ee07 3a90 	vmov	s15, r3
 8004a24:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004a28:	ed9f 6a2d 	vldr	s12, [pc, #180]	; 8004ae0 <hall_calibrate+0x300>
 8004a2c:	eec7 6a86 	vdiv.f32	s13, s15, s12
 8004a30:	4b29      	ldr	r3, [pc, #164]	; (8004ad8 <hall_calibrate+0x2f8>)
 8004a32:	edd3 7a1b 	vldr	s15, [r3, #108]	; 0x6c
 8004a36:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004a3a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004a3e:	4b21      	ldr	r3, [pc, #132]	; (8004ac4 <hall_calibrate+0x2e4>)
 8004a40:	edc3 7a02 	vstr	s15, [r3, #8]
 8004a44:	e05f      	b.n	8004b06 <hall_calibrate+0x326>
                         else{
                        	 // stop
                        	 hall_cal.hall_cal_pcmd = 0.0f;
 8004a46:	4b1f      	ldr	r3, [pc, #124]	; (8004ac4 <hall_calibrate+0x2e4>)
 8004a48:	f04f 0200 	mov.w	r2, #0
 8004a4c:	609a      	str	r2, [r3, #8]
                        	 hall_cal.hall_cal_state = 2; // success
 8004a4e:	4b1d      	ldr	r3, [pc, #116]	; (8004ac4 <hall_calibrate+0x2e4>)
 8004a50:	2202      	movs	r2, #2
 8004a52:	629a      	str	r2, [r3, #40]	; 0x28
                             // zero
                             hall_cal.hall_cal_count = 0 ;
 8004a54:	4b1b      	ldr	r3, [pc, #108]	; (8004ac4 <hall_calibrate+0x2e4>)
 8004a56:	2200      	movs	r2, #0
 8004a58:	625a      	str	r2, [r3, #36]	; 0x24
                    		 fsmstate->next_state = MOTOR_MODE ;
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	2202      	movs	r2, #2
 8004a5e:	705a      	strb	r2, [r3, #1]
 8004a60:	e051      	b.n	8004b06 <hall_calibrate+0x326>
                         }
                     }
                     else{
                    	 // calibrate_offset != 0
                         if(controller.theta_mech >= hall_cal.hall_mid_pos - HALL_CAL_OFFSET*PI_F/180)  hall_cal.hall_cal_pcmd = hall_cal.hall_cal_pcmd + HALL_CAL_DIR*1.0f/40000.0f*HALL_CAL_SPEED ;
 8004a62:	4b1b      	ldr	r3, [pc, #108]	; (8004ad0 <hall_calibrate+0x2f0>)
 8004a64:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 8004a68:	4b16      	ldr	r3, [pc, #88]	; (8004ac4 <hall_calibrate+0x2e4>)
 8004a6a:	edd3 6a07 	vldr	s13, [r3, #28]
 8004a6e:	4b1a      	ldr	r3, [pc, #104]	; (8004ad8 <hall_calibrate+0x2f8>)
 8004a70:	edd3 7a1a 	vldr	s15, [r3, #104]	; 0x68
 8004a74:	ed9f 6a1b 	vldr	s12, [pc, #108]	; 8004ae4 <hall_calibrate+0x304>
 8004a78:	ee27 6a86 	vmul.f32	s12, s15, s12
 8004a7c:	eddf 5a1a 	vldr	s11, [pc, #104]	; 8004ae8 <hall_calibrate+0x308>
 8004a80:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004a84:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8004a88:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004a8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004a90:	db2c      	blt.n	8004aec <hall_calibrate+0x30c>
 8004a92:	4b0c      	ldr	r3, [pc, #48]	; (8004ac4 <hall_calibrate+0x2e4>)
 8004a94:	ed93 7a02 	vldr	s14, [r3, #8]
 8004a98:	4b0c      	ldr	r3, [pc, #48]	; (8004acc <hall_calibrate+0x2ec>)
 8004a9a:	699b      	ldr	r3, [r3, #24]
 8004a9c:	ee07 3a90 	vmov	s15, r3
 8004aa0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004aa4:	ed9f 6a0e 	vldr	s12, [pc, #56]	; 8004ae0 <hall_calibrate+0x300>
 8004aa8:	eec7 6a86 	vdiv.f32	s13, s15, s12
 8004aac:	4b0a      	ldr	r3, [pc, #40]	; (8004ad8 <hall_calibrate+0x2f8>)
 8004aae:	edd3 7a1b 	vldr	s15, [r3, #108]	; 0x6c
 8004ab2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004ab6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004aba:	4b02      	ldr	r3, [pc, #8]	; (8004ac4 <hall_calibrate+0x2e4>)
 8004abc:	edc3 7a02 	vstr	s15, [r3, #8]
 8004ac0:	e021      	b.n	8004b06 <hall_calibrate+0x326>
 8004ac2:	bf00      	nop
 8004ac4:	20000640 	.word	0x20000640
 8004ac8:	40020800 	.word	0x40020800
 8004acc:	20008fac 	.word	0x20008fac
 8004ad0:	20000794 	.word	0x20000794
 8004ad4:	40c90fdb 	.word	0x40c90fdb
 8004ad8:	20000694 	.word	0x20000694
 8004adc:	37d1b717 	.word	0x37d1b717
 8004ae0:	471c4000 	.word	0x471c4000
 8004ae4:	40490fdb 	.word	0x40490fdb
 8004ae8:	43340000 	.word	0x43340000
                         else{
                        	 // stop
                        	 hall_cal.hall_cal_pcmd = 0.0f;
 8004aec:	4b26      	ldr	r3, [pc, #152]	; (8004b88 <hall_calibrate+0x3a8>)
 8004aee:	f04f 0200 	mov.w	r2, #0
 8004af2:	609a      	str	r2, [r3, #8]
                        	 hall_cal.hall_cal_state = 2; // success
 8004af4:	4b24      	ldr	r3, [pc, #144]	; (8004b88 <hall_calibrate+0x3a8>)
 8004af6:	2202      	movs	r2, #2
 8004af8:	629a      	str	r2, [r3, #40]	; 0x28
                             // zero
                             hall_cal.hall_cal_count = 0 ;
 8004afa:	4b23      	ldr	r3, [pc, #140]	; (8004b88 <hall_calibrate+0x3a8>)
 8004afc:	2200      	movs	r2, #0
 8004afe:	625a      	str	r2, [r3, #36]	; 0x24
                    		 fsmstate->next_state = MOTOR_MODE ;
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	2202      	movs	r2, #2
 8004b04:	705a      	strb	r2, [r3, #1]
                         }
                     }
                 }
             }
             hall_cal.hall_cal_pcmd = (hall_cal.hall_cal_pcmd>2*PI_F) ? hall_cal.hall_cal_pcmd-=2*PI_F : hall_cal.hall_cal_pcmd ;
 8004b06:	4b20      	ldr	r3, [pc, #128]	; (8004b88 <hall_calibrate+0x3a8>)
 8004b08:	edd3 7a02 	vldr	s15, [r3, #8]
 8004b0c:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 8004b8c <hall_calibrate+0x3ac>
 8004b10:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004b14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004b18:	dd0c      	ble.n	8004b34 <hall_calibrate+0x354>
 8004b1a:	4b1b      	ldr	r3, [pc, #108]	; (8004b88 <hall_calibrate+0x3a8>)
 8004b1c:	edd3 7a02 	vldr	s15, [r3, #8]
 8004b20:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 8004b8c <hall_calibrate+0x3ac>
 8004b24:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004b28:	4b17      	ldr	r3, [pc, #92]	; (8004b88 <hall_calibrate+0x3a8>)
 8004b2a:	edc3 7a02 	vstr	s15, [r3, #8]
 8004b2e:	4b16      	ldr	r3, [pc, #88]	; (8004b88 <hall_calibrate+0x3a8>)
 8004b30:	689b      	ldr	r3, [r3, #8]
 8004b32:	e001      	b.n	8004b38 <hall_calibrate+0x358>
 8004b34:	4b14      	ldr	r3, [pc, #80]	; (8004b88 <hall_calibrate+0x3a8>)
 8004b36:	689b      	ldr	r3, [r3, #8]
 8004b38:	4a13      	ldr	r2, [pc, #76]	; (8004b88 <hall_calibrate+0x3a8>)
 8004b3a:	6093      	str	r3, [r2, #8]
             hall_cal.hall_cal_pcmd = (hall_cal.hall_cal_pcmd < 0)  ? hall_cal.hall_cal_pcmd+=2*PI_F : hall_cal.hall_cal_pcmd ;
 8004b3c:	4b12      	ldr	r3, [pc, #72]	; (8004b88 <hall_calibrate+0x3a8>)
 8004b3e:	edd3 7a02 	vldr	s15, [r3, #8]
 8004b42:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004b46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004b4a:	d50c      	bpl.n	8004b66 <hall_calibrate+0x386>
 8004b4c:	4b0e      	ldr	r3, [pc, #56]	; (8004b88 <hall_calibrate+0x3a8>)
 8004b4e:	edd3 7a02 	vldr	s15, [r3, #8]
 8004b52:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 8004b8c <hall_calibrate+0x3ac>
 8004b56:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004b5a:	4b0b      	ldr	r3, [pc, #44]	; (8004b88 <hall_calibrate+0x3a8>)
 8004b5c:	edc3 7a02 	vstr	s15, [r3, #8]
 8004b60:	4b09      	ldr	r3, [pc, #36]	; (8004b88 <hall_calibrate+0x3a8>)
 8004b62:	689b      	ldr	r3, [r3, #8]
 8004b64:	e001      	b.n	8004b6a <hall_calibrate+0x38a>
 8004b66:	4b08      	ldr	r3, [pc, #32]	; (8004b88 <hall_calibrate+0x3a8>)
 8004b68:	689b      	ldr	r3, [r3, #8]
 8004b6a:	4a07      	ldr	r2, [pc, #28]	; (8004b88 <hall_calibrate+0x3a8>)
 8004b6c:	6093      	str	r3, [r2, #8]
             controller.p_des = hall_cal.hall_cal_pcmd ;
 8004b6e:	4b06      	ldr	r3, [pc, #24]	; (8004b88 <hall_calibrate+0x3a8>)
 8004b70:	689b      	ldr	r3, [r3, #8]
 8004b72:	4a07      	ldr	r2, [pc, #28]	; (8004b90 <hall_calibrate+0x3b0>)
 8004b74:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
         }
         hall_cal.hall_preinput = hall_cal.hall_input ;
 8004b78:	4b03      	ldr	r3, [pc, #12]	; (8004b88 <hall_calibrate+0x3a8>)
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	4a02      	ldr	r2, [pc, #8]	; (8004b88 <hall_calibrate+0x3a8>)
 8004b7e:	6053      	str	r3, [r2, #4]
     }
 }
 8004b80:	bf00      	nop
 8004b82:	3708      	adds	r7, #8
 8004b84:	46bd      	mov	sp, r7
 8004b86:	bd80      	pop	{r7, pc}
 8004b88:	20000640 	.word	0x20000640
 8004b8c:	40c90fdb 	.word	0x40c90fdb
 8004b90:	20000794 	.word	0x20000794

08004b94 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8004b94:	b580      	push	{r7, lr}
 8004b96:	b08a      	sub	sp, #40	; 0x28
 8004b98:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004b9a:	f107 0314 	add.w	r3, r7, #20
 8004b9e:	2200      	movs	r2, #0
 8004ba0:	601a      	str	r2, [r3, #0]
 8004ba2:	605a      	str	r2, [r3, #4]
 8004ba4:	609a      	str	r2, [r3, #8]
 8004ba6:	60da      	str	r2, [r3, #12]
 8004ba8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004baa:	2300      	movs	r3, #0
 8004bac:	613b      	str	r3, [r7, #16]
 8004bae:	4b3d      	ldr	r3, [pc, #244]	; (8004ca4 <MX_GPIO_Init+0x110>)
 8004bb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bb2:	4a3c      	ldr	r2, [pc, #240]	; (8004ca4 <MX_GPIO_Init+0x110>)
 8004bb4:	f043 0304 	orr.w	r3, r3, #4
 8004bb8:	6313      	str	r3, [r2, #48]	; 0x30
 8004bba:	4b3a      	ldr	r3, [pc, #232]	; (8004ca4 <MX_GPIO_Init+0x110>)
 8004bbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bbe:	f003 0304 	and.w	r3, r3, #4
 8004bc2:	613b      	str	r3, [r7, #16]
 8004bc4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8004bc6:	2300      	movs	r3, #0
 8004bc8:	60fb      	str	r3, [r7, #12]
 8004bca:	4b36      	ldr	r3, [pc, #216]	; (8004ca4 <MX_GPIO_Init+0x110>)
 8004bcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bce:	4a35      	ldr	r2, [pc, #212]	; (8004ca4 <MX_GPIO_Init+0x110>)
 8004bd0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004bd4:	6313      	str	r3, [r2, #48]	; 0x30
 8004bd6:	4b33      	ldr	r3, [pc, #204]	; (8004ca4 <MX_GPIO_Init+0x110>)
 8004bd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bda:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004bde:	60fb      	str	r3, [r7, #12]
 8004be0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004be2:	2300      	movs	r3, #0
 8004be4:	60bb      	str	r3, [r7, #8]
 8004be6:	4b2f      	ldr	r3, [pc, #188]	; (8004ca4 <MX_GPIO_Init+0x110>)
 8004be8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bea:	4a2e      	ldr	r2, [pc, #184]	; (8004ca4 <MX_GPIO_Init+0x110>)
 8004bec:	f043 0301 	orr.w	r3, r3, #1
 8004bf0:	6313      	str	r3, [r2, #48]	; 0x30
 8004bf2:	4b2c      	ldr	r3, [pc, #176]	; (8004ca4 <MX_GPIO_Init+0x110>)
 8004bf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bf6:	f003 0301 	and.w	r3, r3, #1
 8004bfa:	60bb      	str	r3, [r7, #8]
 8004bfc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004bfe:	2300      	movs	r3, #0
 8004c00:	607b      	str	r3, [r7, #4]
 8004c02:	4b28      	ldr	r3, [pc, #160]	; (8004ca4 <MX_GPIO_Init+0x110>)
 8004c04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c06:	4a27      	ldr	r2, [pc, #156]	; (8004ca4 <MX_GPIO_Init+0x110>)
 8004c08:	f043 0302 	orr.w	r3, r3, #2
 8004c0c:	6313      	str	r3, [r2, #48]	; 0x30
 8004c0e:	4b25      	ldr	r3, [pc, #148]	; (8004ca4 <MX_GPIO_Init+0x110>)
 8004c10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c12:	f003 0302 	and.w	r3, r3, #2
 8004c16:	607b      	str	r3, [r7, #4]
 8004c18:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|GPIO_PIN_11|GPIO_PIN_15, GPIO_PIN_RESET);
 8004c1a:	2200      	movs	r2, #0
 8004c1c:	f648 0110 	movw	r1, #34832	; 0x8810
 8004c20:	4821      	ldr	r0, [pc, #132]	; (8004ca8 <MX_GPIO_Init+0x114>)
 8004c22:	f004 f87d 	bl	8008d20 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, GPIO_PIN_RESET);
 8004c26:	2200      	movs	r2, #0
 8004c28:	2120      	movs	r1, #32
 8004c2a:	4820      	ldr	r0, [pc, #128]	; (8004cac <MX_GPIO_Init+0x118>)
 8004c2c:	f004 f878 	bl	8008d20 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8004c30:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004c34:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8004c36:	4b1e      	ldr	r3, [pc, #120]	; (8004cb0 <MX_GPIO_Init+0x11c>)
 8004c38:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c3a:	2300      	movs	r3, #0
 8004c3c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8004c3e:	f107 0314 	add.w	r3, r7, #20
 8004c42:	4619      	mov	r1, r3
 8004c44:	4819      	ldr	r0, [pc, #100]	; (8004cac <MX_GPIO_Init+0x118>)
 8004c46:	f003 febf 	bl	80089c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 PA11 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_11|GPIO_PIN_15;
 8004c4a:	f648 0310 	movw	r3, #34832	; 0x8810
 8004c4e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004c50:	2301      	movs	r3, #1
 8004c52:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c54:	2300      	movs	r3, #0
 8004c56:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004c58:	2303      	movs	r3, #3
 8004c5a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004c5c:	f107 0314 	add.w	r3, r7, #20
 8004c60:	4619      	mov	r1, r3
 8004c62:	4811      	ldr	r0, [pc, #68]	; (8004ca8 <MX_GPIO_Init+0x114>)
 8004c64:	f003 feb0 	bl	80089c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8004c68:	2320      	movs	r3, #32
 8004c6a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004c6c:	2301      	movs	r3, #1
 8004c6e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c70:	2300      	movs	r3, #0
 8004c72:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004c74:	2303      	movs	r3, #3
 8004c76:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004c78:	f107 0314 	add.w	r3, r7, #20
 8004c7c:	4619      	mov	r1, r3
 8004c7e:	480b      	ldr	r0, [pc, #44]	; (8004cac <MX_GPIO_Init+0x118>)
 8004c80:	f003 fea2 	bl	80089c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8004c84:	2340      	movs	r3, #64	; 0x40
 8004c86:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004c88:	2300      	movs	r3, #0
 8004c8a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c8c:	2300      	movs	r3, #0
 8004c8e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004c90:	f107 0314 	add.w	r3, r7, #20
 8004c94:	4619      	mov	r1, r3
 8004c96:	4805      	ldr	r0, [pc, #20]	; (8004cac <MX_GPIO_Init+0x118>)
 8004c98:	f003 fe96 	bl	80089c8 <HAL_GPIO_Init>

}
 8004c9c:	bf00      	nop
 8004c9e:	3728      	adds	r7, #40	; 0x28
 8004ca0:	46bd      	mov	sp, r7
 8004ca2:	bd80      	pop	{r7, pc}
 8004ca4:	40023800 	.word	0x40023800
 8004ca8:	40020000 	.word	0x40020000
 8004cac:	40020800 	.word	0x40020800
 8004cb0:	10210000 	.word	0x10210000

08004cb4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8004cb4:	b580      	push	{r7, lr}
 8004cb6:	b088      	sub	sp, #32
 8004cb8:	af08      	add	r7, sp, #32
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8004cba:	f002 f9e3 	bl	8007084 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8004cbe:	f000 fb4b 	bl	8005358 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8004cc2:	f7ff ff67 	bl	8004b94 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8004cc6:	f002 f915 	bl	8006ef4 <MX_USART2_UART_Init>
  MX_TIM1_Init();
 8004cca:	f001 fff9 	bl	8006cc0 <MX_TIM1_Init>
  MX_CAN1_Init();
 8004cce:	f7fc ff1d 	bl	8001b0c <MX_CAN1_Init>
  MX_SPI1_Init();
 8004cd2:	f001 f829 	bl	8005d28 <MX_SPI1_Init>
  MX_SPI3_Init();
 8004cd6:	f001 f85f 	bl	8005d98 <MX_SPI3_Init>
  MX_ADC1_Init();
 8004cda:	f7fc f9a7 	bl	800102c <MX_ADC1_Init>
  MX_ADC2_Init();
 8004cde:	f7fc fa0f 	bl	8001100 <MX_ADC2_Init>
  MX_ADC3_Init();
 8004ce2:	f7fc fa57 	bl	8001194 <MX_ADC3_Init>
  /* USER CODE BEGIN 2 */

  /* Load settings from flash */
  preference_writer_init(&prefs, 6);
 8004ce6:	2106      	movs	r1, #6
 8004ce8:	48b8      	ldr	r0, [pc, #736]	; (8004fcc <main+0x318>)
 8004cea:	f000 ff61 	bl	8005bb0 <preference_writer_init>
  preference_writer_load(prefs);
 8004cee:	4bb7      	ldr	r3, [pc, #732]	; (8004fcc <main+0x318>)
 8004cf0:	691a      	ldr	r2, [r3, #16]
 8004cf2:	9200      	str	r2, [sp, #0]
 8004cf4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004cf6:	f000 ffc5 	bl	8005c84 <preference_writer_load>

  /* Sanitize configs in case flash is empty*/
  if(E_ZERO==-1)                                   {E_ZERO = 0;}
 8004cfa:	4bb5      	ldr	r3, [pc, #724]	; (8004fd0 <main+0x31c>)
 8004cfc:	695b      	ldr	r3, [r3, #20]
 8004cfe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d02:	d102      	bne.n	8004d0a <main+0x56>
 8004d04:	4bb2      	ldr	r3, [pc, #712]	; (8004fd0 <main+0x31c>)
 8004d06:	2200      	movs	r2, #0
 8004d08:	615a      	str	r2, [r3, #20]
  if(M_ZERO==-1)                                   {M_ZERO = 0;}
 8004d0a:	4bb1      	ldr	r3, [pc, #708]	; (8004fd0 <main+0x31c>)
 8004d0c:	691b      	ldr	r3, [r3, #16]
 8004d0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d12:	d102      	bne.n	8004d1a <main+0x66>
 8004d14:	4bae      	ldr	r3, [pc, #696]	; (8004fd0 <main+0x31c>)
 8004d16:	2200      	movs	r2, #0
 8004d18:	611a      	str	r2, [r3, #16]
  if(isnan(GR) || GR==-1)                          {GR = 6.0f;}
 8004d1a:	4bae      	ldr	r3, [pc, #696]	; (8004fd4 <main+0x320>)
 8004d1c:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8004d20:	eef4 7a67 	vcmp.f32	s15, s15
 8004d24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d28:	d609      	bvs.n	8004d3e <main+0x8a>
 8004d2a:	4baa      	ldr	r3, [pc, #680]	; (8004fd4 <main+0x320>)
 8004d2c:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8004d30:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8004d34:	eef4 7a47 	vcmp.f32	s15, s14
 8004d38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d3c:	d102      	bne.n	8004d44 <main+0x90>
 8004d3e:	4ba5      	ldr	r3, [pc, #660]	; (8004fd4 <main+0x320>)
 8004d40:	4aa5      	ldr	r2, [pc, #660]	; (8004fd8 <main+0x324>)
 8004d42:	645a      	str	r2, [r3, #68]	; 0x44
  if(isnan(KT) || KT==-1)                          {KT = 0.08f;}
 8004d44:	4ba3      	ldr	r3, [pc, #652]	; (8004fd4 <main+0x320>)
 8004d46:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 8004d4a:	eef4 7a67 	vcmp.f32	s15, s15
 8004d4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d52:	d609      	bvs.n	8004d68 <main+0xb4>
 8004d54:	4b9f      	ldr	r3, [pc, #636]	; (8004fd4 <main+0x320>)
 8004d56:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 8004d5a:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8004d5e:	eef4 7a47 	vcmp.f32	s15, s14
 8004d62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d66:	d102      	bne.n	8004d6e <main+0xba>
 8004d68:	4b9a      	ldr	r3, [pc, #616]	; (8004fd4 <main+0x320>)
 8004d6a:	4a9c      	ldr	r2, [pc, #624]	; (8004fdc <main+0x328>)
 8004d6c:	639a      	str	r2, [r3, #56]	; 0x38
  if(isnan(I_BW) || I_BW==-1)                      {I_BW = 1000;}
 8004d6e:	4b99      	ldr	r3, [pc, #612]	; (8004fd4 <main+0x320>)
 8004d70:	edd3 7a02 	vldr	s15, [r3, #8]
 8004d74:	eef4 7a67 	vcmp.f32	s15, s15
 8004d78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d7c:	d609      	bvs.n	8004d92 <main+0xde>
 8004d7e:	4b95      	ldr	r3, [pc, #596]	; (8004fd4 <main+0x320>)
 8004d80:	edd3 7a02 	vldr	s15, [r3, #8]
 8004d84:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8004d88:	eef4 7a47 	vcmp.f32	s15, s14
 8004d8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d90:	d102      	bne.n	8004d98 <main+0xe4>
 8004d92:	4b90      	ldr	r3, [pc, #576]	; (8004fd4 <main+0x320>)
 8004d94:	4a92      	ldr	r2, [pc, #584]	; (8004fe0 <main+0x32c>)
 8004d96:	609a      	str	r2, [r3, #8]
  if(isnan(I_MAX) || I_MAX ==-1)                   {I_MAX = 40;}
 8004d98:	4b8e      	ldr	r3, [pc, #568]	; (8004fd4 <main+0x320>)
 8004d9a:	edd3 7a03 	vldr	s15, [r3, #12]
 8004d9e:	eef4 7a67 	vcmp.f32	s15, s15
 8004da2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004da6:	d609      	bvs.n	8004dbc <main+0x108>
 8004da8:	4b8a      	ldr	r3, [pc, #552]	; (8004fd4 <main+0x320>)
 8004daa:	edd3 7a03 	vldr	s15, [r3, #12]
 8004dae:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8004db2:	eef4 7a47 	vcmp.f32	s15, s14
 8004db6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004dba:	d102      	bne.n	8004dc2 <main+0x10e>
 8004dbc:	4b85      	ldr	r3, [pc, #532]	; (8004fd4 <main+0x320>)
 8004dbe:	4a89      	ldr	r2, [pc, #548]	; (8004fe4 <main+0x330>)
 8004dc0:	60da      	str	r2, [r3, #12]
  if(isnan(P_MAX))                                 {P_MAX = 6.283f;}
 8004dc2:	4b84      	ldr	r3, [pc, #528]	; (8004fd4 <main+0x320>)
 8004dc4:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 8004dc8:	eef4 7a67 	vcmp.f32	s15, s15
 8004dcc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004dd0:	d702      	bvc.n	8004dd8 <main+0x124>
 8004dd2:	4b80      	ldr	r3, [pc, #512]	; (8004fd4 <main+0x320>)
 8004dd4:	4a84      	ldr	r2, [pc, #528]	; (8004fe8 <main+0x334>)
 8004dd6:	651a      	str	r2, [r3, #80]	; 0x50
  if(isnan(P_MIN))                                 {P_MIN = 0.0f;}
 8004dd8:	4b7e      	ldr	r3, [pc, #504]	; (8004fd4 <main+0x320>)
 8004dda:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 8004dde:	eef4 7a67 	vcmp.f32	s15, s15
 8004de2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004de6:	d703      	bvc.n	8004df0 <main+0x13c>
 8004de8:	4b7a      	ldr	r3, [pc, #488]	; (8004fd4 <main+0x320>)
 8004dea:	f04f 0200 	mov.w	r2, #0
 8004dee:	64da      	str	r2, [r3, #76]	; 0x4c
  if(isnan(V_MAX))                                 {V_MAX = 45.0f;}
 8004df0:	4b78      	ldr	r3, [pc, #480]	; (8004fd4 <main+0x320>)
 8004df2:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 8004df6:	eef4 7a67 	vcmp.f32	s15, s15
 8004dfa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004dfe:	d702      	bvc.n	8004e06 <main+0x152>
 8004e00:	4b74      	ldr	r3, [pc, #464]	; (8004fd4 <main+0x320>)
 8004e02:	4a7a      	ldr	r2, [pc, #488]	; (8004fec <main+0x338>)
 8004e04:	659a      	str	r2, [r3, #88]	; 0x58
  if(isnan(V_MIN))                                 {V_MIN = -45.0f;}
 8004e06:	4b73      	ldr	r3, [pc, #460]	; (8004fd4 <main+0x320>)
 8004e08:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 8004e0c:	eef4 7a67 	vcmp.f32	s15, s15
 8004e10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004e14:	d702      	bvc.n	8004e1c <main+0x168>
 8004e16:	4b6f      	ldr	r3, [pc, #444]	; (8004fd4 <main+0x320>)
 8004e18:	4a75      	ldr	r2, [pc, #468]	; (8004ff0 <main+0x33c>)
 8004e1a:	655a      	str	r2, [r3, #84]	; 0x54
  if(isnan(KP_MAX) || KP_MAX==-1)                  {KP_MAX = 500.0f;}
 8004e1c:	4b6d      	ldr	r3, [pc, #436]	; (8004fd4 <main+0x320>)
 8004e1e:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 8004e22:	eef4 7a67 	vcmp.f32	s15, s15
 8004e26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004e2a:	d609      	bvs.n	8004e40 <main+0x18c>
 8004e2c:	4b69      	ldr	r3, [pc, #420]	; (8004fd4 <main+0x320>)
 8004e2e:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 8004e32:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8004e36:	eef4 7a47 	vcmp.f32	s15, s14
 8004e3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004e3e:	d102      	bne.n	8004e46 <main+0x192>
 8004e40:	4b64      	ldr	r3, [pc, #400]	; (8004fd4 <main+0x320>)
 8004e42:	4a6c      	ldr	r2, [pc, #432]	; (8004ff4 <main+0x340>)
 8004e44:	65da      	str	r2, [r3, #92]	; 0x5c
  if(isnan(KI_MAX) || KI_MAX==-1)                  {KI_MAX = 0.0f;}
 8004e46:	4b63      	ldr	r3, [pc, #396]	; (8004fd4 <main+0x320>)
 8004e48:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 8004e4c:	eef4 7a67 	vcmp.f32	s15, s15
 8004e50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004e54:	d609      	bvs.n	8004e6a <main+0x1b6>
 8004e56:	4b5f      	ldr	r3, [pc, #380]	; (8004fd4 <main+0x320>)
 8004e58:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 8004e5c:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8004e60:	eef4 7a47 	vcmp.f32	s15, s14
 8004e64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004e68:	d103      	bne.n	8004e72 <main+0x1be>
 8004e6a:	4b5a      	ldr	r3, [pc, #360]	; (8004fd4 <main+0x320>)
 8004e6c:	f04f 0200 	mov.w	r2, #0
 8004e70:	661a      	str	r2, [r3, #96]	; 0x60
  if(isnan(KD_MAX) || KD_MAX==-1)                  {KD_MAX = 5.0f;}
 8004e72:	4b58      	ldr	r3, [pc, #352]	; (8004fd4 <main+0x320>)
 8004e74:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 8004e78:	eef4 7a67 	vcmp.f32	s15, s15
 8004e7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004e80:	d609      	bvs.n	8004e96 <main+0x1e2>
 8004e82:	4b54      	ldr	r3, [pc, #336]	; (8004fd4 <main+0x320>)
 8004e84:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 8004e88:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8004e8c:	eef4 7a47 	vcmp.f32	s15, s14
 8004e90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004e94:	d102      	bne.n	8004e9c <main+0x1e8>
 8004e96:	4b4f      	ldr	r3, [pc, #316]	; (8004fd4 <main+0x320>)
 8004e98:	4a57      	ldr	r2, [pc, #348]	; (8004ff8 <main+0x344>)
 8004e9a:	665a      	str	r2, [r3, #100]	; 0x64
  if(isnan(I_FW_MAX) || I_FW_MAX ==-1)             {I_FW_MAX = 0.0f;}
 8004e9c:	4b4d      	ldr	r3, [pc, #308]	; (8004fd4 <main+0x320>)
 8004e9e:	edd3 7a06 	vldr	s15, [r3, #24]
 8004ea2:	eef4 7a67 	vcmp.f32	s15, s15
 8004ea6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004eaa:	d609      	bvs.n	8004ec0 <main+0x20c>
 8004eac:	4b49      	ldr	r3, [pc, #292]	; (8004fd4 <main+0x320>)
 8004eae:	edd3 7a06 	vldr	s15, [r3, #24]
 8004eb2:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8004eb6:	eef4 7a47 	vcmp.f32	s15, s14
 8004eba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004ebe:	d103      	bne.n	8004ec8 <main+0x214>
 8004ec0:	4b44      	ldr	r3, [pc, #272]	; (8004fd4 <main+0x320>)
 8004ec2:	f04f 0200 	mov.w	r2, #0
 8004ec6:	619a      	str	r2, [r3, #24]
  if(isnan(I_MAX_CONT) || I_MAX_CONT==-1)          {I_MAX_CONT = 14.0f;}
 8004ec8:	4b42      	ldr	r3, [pc, #264]	; (8004fd4 <main+0x320>)
 8004eca:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8004ece:	eef4 7a67 	vcmp.f32	s15, s15
 8004ed2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004ed6:	d609      	bvs.n	8004eec <main+0x238>
 8004ed8:	4b3e      	ldr	r3, [pc, #248]	; (8004fd4 <main+0x320>)
 8004eda:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8004ede:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8004ee2:	eef4 7a47 	vcmp.f32	s15, s14
 8004ee6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004eea:	d102      	bne.n	8004ef2 <main+0x23e>
 8004eec:	4b39      	ldr	r3, [pc, #228]	; (8004fd4 <main+0x320>)
 8004eee:	4a43      	ldr	r2, [pc, #268]	; (8004ffc <main+0x348>)
 8004ef0:	625a      	str	r2, [r3, #36]	; 0x24
  if(isnan(I_CAL) || I_CAL==-1)                    {I_CAL = 5.0f;}
 8004ef2:	4b38      	ldr	r3, [pc, #224]	; (8004fd4 <main+0x320>)
 8004ef4:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
 8004ef8:	eef4 7a67 	vcmp.f32	s15, s15
 8004efc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f00:	d609      	bvs.n	8004f16 <main+0x262>
 8004f02:	4b34      	ldr	r3, [pc, #208]	; (8004fd4 <main+0x320>)
 8004f04:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
 8004f08:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8004f0c:	eef4 7a47 	vcmp.f32	s15, s14
 8004f10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f14:	d102      	bne.n	8004f1c <main+0x268>
 8004f16:	4b2f      	ldr	r3, [pc, #188]	; (8004fd4 <main+0x320>)
 8004f18:	4a37      	ldr	r2, [pc, #220]	; (8004ff8 <main+0x344>)
 8004f1a:	649a      	str	r2, [r3, #72]	; 0x48
  if(HALL_CAL_DIR != 1 && HALL_CAL_DIR != -1)      {HALL_CAL_DIR = 1;}
 8004f1c:	4b2c      	ldr	r3, [pc, #176]	; (8004fd0 <main+0x31c>)
 8004f1e:	699b      	ldr	r3, [r3, #24]
 8004f20:	2b01      	cmp	r3, #1
 8004f22:	d007      	beq.n	8004f34 <main+0x280>
 8004f24:	4b2a      	ldr	r3, [pc, #168]	; (8004fd0 <main+0x31c>)
 8004f26:	699b      	ldr	r3, [r3, #24]
 8004f28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f2c:	d002      	beq.n	8004f34 <main+0x280>
 8004f2e:	4b28      	ldr	r3, [pc, #160]	; (8004fd0 <main+0x31c>)
 8004f30:	2201      	movs	r2, #1
 8004f32:	619a      	str	r2, [r3, #24]
  if(isnan(HALL_CAL_OFFSET) || HALL_CAL_OFFSET==-1){HALL_CAL_OFFSET = 0.0f;}
 8004f34:	4b27      	ldr	r3, [pc, #156]	; (8004fd4 <main+0x320>)
 8004f36:	edd3 7a1a 	vldr	s15, [r3, #104]	; 0x68
 8004f3a:	eef4 7a67 	vcmp.f32	s15, s15
 8004f3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f42:	d609      	bvs.n	8004f58 <main+0x2a4>
 8004f44:	4b23      	ldr	r3, [pc, #140]	; (8004fd4 <main+0x320>)
 8004f46:	edd3 7a1a 	vldr	s15, [r3, #104]	; 0x68
 8004f4a:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8004f4e:	eef4 7a47 	vcmp.f32	s15, s14
 8004f52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f56:	d103      	bne.n	8004f60 <main+0x2ac>
 8004f58:	4b1e      	ldr	r3, [pc, #120]	; (8004fd4 <main+0x320>)
 8004f5a:	f04f 0200 	mov.w	r2, #0
 8004f5e:	669a      	str	r2, [r3, #104]	; 0x68
  if(isnan(HALL_CAL_SPEED) || HALL_CAL_SPEED==-1)  {HALL_CAL_SPEED = 0.25f;}
 8004f60:	4b1c      	ldr	r3, [pc, #112]	; (8004fd4 <main+0x320>)
 8004f62:	edd3 7a1b 	vldr	s15, [r3, #108]	; 0x6c
 8004f66:	eef4 7a67 	vcmp.f32	s15, s15
 8004f6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f6e:	d609      	bvs.n	8004f84 <main+0x2d0>
 8004f70:	4b18      	ldr	r3, [pc, #96]	; (8004fd4 <main+0x320>)
 8004f72:	edd3 7a1b 	vldr	s15, [r3, #108]	; 0x6c
 8004f76:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8004f7a:	eef4 7a47 	vcmp.f32	s15, s14
 8004f7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f82:	d103      	bne.n	8004f8c <main+0x2d8>
 8004f84:	4b13      	ldr	r3, [pc, #76]	; (8004fd4 <main+0x320>)
 8004f86:	f04f 527a 	mov.w	r2, #1048576000	; 0x3e800000
 8004f8a:	66da      	str	r2, [r3, #108]	; 0x6c
  if(CAN_ID==-1)                                   {CAN_ID = 1;}
 8004f8c:	4b10      	ldr	r3, [pc, #64]	; (8004fd0 <main+0x31c>)
 8004f8e:	685b      	ldr	r3, [r3, #4]
 8004f90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f94:	d102      	bne.n	8004f9c <main+0x2e8>
 8004f96:	4b0e      	ldr	r3, [pc, #56]	; (8004fd0 <main+0x31c>)
 8004f98:	2201      	movs	r2, #1
 8004f9a:	605a      	str	r2, [r3, #4]
  if(CAN_MASTER==-1)                               {CAN_MASTER = 0;}
 8004f9c:	4b0c      	ldr	r3, [pc, #48]	; (8004fd0 <main+0x31c>)
 8004f9e:	689b      	ldr	r3, [r3, #8]
 8004fa0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004fa4:	d102      	bne.n	8004fac <main+0x2f8>
 8004fa6:	4b0a      	ldr	r3, [pc, #40]	; (8004fd0 <main+0x31c>)
 8004fa8:	2200      	movs	r2, #0
 8004faa:	609a      	str	r2, [r3, #8]
  if(CAN_TIMEOUT==-1)                              {CAN_TIMEOUT = 0;}
 8004fac:	4b08      	ldr	r3, [pc, #32]	; (8004fd0 <main+0x31c>)
 8004fae:	68db      	ldr	r3, [r3, #12]
 8004fb0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004fb4:	d102      	bne.n	8004fbc <main+0x308>
 8004fb6:	4b06      	ldr	r3, [pc, #24]	; (8004fd0 <main+0x31c>)
 8004fb8:	2200      	movs	r2, #0
 8004fba:	60da      	str	r2, [r3, #12]
  if(isnan(R_NOMINAL) || R_NOMINAL==-1)            {R_NOMINAL = 0.0f;}
 8004fbc:	4b05      	ldr	r3, [pc, #20]	; (8004fd4 <main+0x320>)
 8004fbe:	edd3 7a07 	vldr	s15, [r3, #28]
 8004fc2:	eef4 7a67 	vcmp.f32	s15, s15
 8004fc6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004fca:	e019      	b.n	8005000 <main+0x34c>
 8004fcc:	20000680 	.word	0x20000680
 8004fd0:	20008fac 	.word	0x20008fac
 8004fd4:	20000694 	.word	0x20000694
 8004fd8:	40c00000 	.word	0x40c00000
 8004fdc:	3da3d70a 	.word	0x3da3d70a
 8004fe0:	447a0000 	.word	0x447a0000
 8004fe4:	42200000 	.word	0x42200000
 8004fe8:	40c90e56 	.word	0x40c90e56
 8004fec:	42340000 	.word	0x42340000
 8004ff0:	c2340000 	.word	0xc2340000
 8004ff4:	43fa0000 	.word	0x43fa0000
 8004ff8:	40a00000 	.word	0x40a00000
 8004ffc:	41600000 	.word	0x41600000
 8005000:	d609      	bvs.n	8005016 <main+0x362>
 8005002:	4bb5      	ldr	r3, [pc, #724]	; (80052d8 <main+0x624>)
 8005004:	edd3 7a07 	vldr	s15, [r3, #28]
 8005008:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 800500c:	eef4 7a47 	vcmp.f32	s15, s14
 8005010:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005014:	d103      	bne.n	800501e <main+0x36a>
 8005016:	4bb0      	ldr	r3, [pc, #704]	; (80052d8 <main+0x624>)
 8005018:	f04f 0200 	mov.w	r2, #0
 800501c:	61da      	str	r2, [r3, #28]
  if(isnan(TEMP_MAX) || TEMP_MAX==-1)              {TEMP_MAX = 125.0f;}
 800501e:	4bae      	ldr	r3, [pc, #696]	; (80052d8 <main+0x624>)
 8005020:	edd3 7a08 	vldr	s15, [r3, #32]
 8005024:	eef4 7a67 	vcmp.f32	s15, s15
 8005028:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800502c:	d609      	bvs.n	8005042 <main+0x38e>
 800502e:	4baa      	ldr	r3, [pc, #680]	; (80052d8 <main+0x624>)
 8005030:	edd3 7a08 	vldr	s15, [r3, #32]
 8005034:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8005038:	eef4 7a47 	vcmp.f32	s15, s14
 800503c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005040:	d102      	bne.n	8005048 <main+0x394>
 8005042:	4ba5      	ldr	r3, [pc, #660]	; (80052d8 <main+0x624>)
 8005044:	4aa5      	ldr	r2, [pc, #660]	; (80052dc <main+0x628>)
 8005046:	621a      	str	r2, [r3, #32]
  if(isnan(PPAIRS) || PPAIRS==-1)                  {PPAIRS = 21.0f;}
 8005048:	4ba3      	ldr	r3, [pc, #652]	; (80052d8 <main+0x624>)
 800504a:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 800504e:	eef4 7a67 	vcmp.f32	s15, s15
 8005052:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005056:	d609      	bvs.n	800506c <main+0x3b8>
 8005058:	4b9f      	ldr	r3, [pc, #636]	; (80052d8 <main+0x624>)
 800505a:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 800505e:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8005062:	eef4 7a47 	vcmp.f32	s15, s14
 8005066:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800506a:	d102      	bne.n	8005072 <main+0x3be>
 800506c:	4b9a      	ldr	r3, [pc, #616]	; (80052d8 <main+0x624>)
 800506e:	4a9c      	ldr	r2, [pc, #624]	; (80052e0 <main+0x62c>)
 8005070:	629a      	str	r2, [r3, #40]	; 0x28

//  printf("\r\nFirmware Version Number: %.2f\r\n", VERSION_NUM);
  printf("\r\n= = = = = Version Information = = = = =\r\n");
 8005072:	489c      	ldr	r0, [pc, #624]	; (80052e4 <main+0x630>)
 8005074:	f007 feb6 	bl	800cde4 <puts>
  printf("\r\nFirmware Version:  %s\r\n", FIRMWARE_VERSION);
 8005078:	499b      	ldr	r1, [pc, #620]	; (80052e8 <main+0x634>)
 800507a:	489c      	ldr	r0, [pc, #624]	; (80052ec <main+0x638>)
 800507c:	f007 fe2c 	bl	800ccd8 <iprintf>
  printf("\r\nBuild Date:  %s\r\n", FIRMWARE_DATE);
 8005080:	499b      	ldr	r1, [pc, #620]	; (80052f0 <main+0x63c>)
 8005082:	489c      	ldr	r0, [pc, #624]	; (80052f4 <main+0x640>)
 8005084:	f007 fe28 	bl	800ccd8 <iprintf>
  printf("Build Time:  %s\r\n", FIRMWARE_TIME);
 8005088:	499b      	ldr	r1, [pc, #620]	; (80052f8 <main+0x644>)
 800508a:	489c      	ldr	r0, [pc, #624]	; (80052fc <main+0x648>)
 800508c:	f007 fe24 	bl	800ccd8 <iprintf>
  printf("\r\nAuthor:  %s\r\n", AUTHOR_NAME);
 8005090:	499b      	ldr	r1, [pc, #620]	; (8005300 <main+0x64c>)
 8005092:	489c      	ldr	r0, [pc, #624]	; (8005304 <main+0x650>)
 8005094:	f007 fe20 	bl	800ccd8 <iprintf>
  printf("\r\nModification Info:  %s\r\n", MODIFICATION_INFO);
 8005098:	499b      	ldr	r1, [pc, #620]	; (8005308 <main+0x654>)
 800509a:	489c      	ldr	r0, [pc, #624]	; (800530c <main+0x658>)
 800509c:	f007 fe1c 	bl	800ccd8 <iprintf>
  printf("\r\n= = = = = Program Started = = = = =\r\n");
 80050a0:	489b      	ldr	r0, [pc, #620]	; (8005310 <main+0x65c>)
 80050a2:	f007 fe9f 	bl	800cde4 <puts>
  }
  else{

  }

  init_controller_params(&controller);
 80050a6:	489b      	ldr	r0, [pc, #620]	; (8005314 <main+0x660>)
 80050a8:	f7fd fd9c 	bl	8002be4 <init_controller_params>

  /* calibration "encoder" zeroing */
  memset(&comm_encoder_cal.cal_position, 0, sizeof(EncoderStruct));
 80050ac:	f44f 7238 	mov.w	r2, #736	; 0x2e0
 80050b0:	2100      	movs	r1, #0
 80050b2:	4899      	ldr	r0, [pc, #612]	; (8005318 <main+0x664>)
 80050b4:	f007 f99e 	bl	800c3f4 <memset>

  /* initialize the parameters of hall sensor */
  hall_cal.hall_input = 1;
 80050b8:	4b98      	ldr	r3, [pc, #608]	; (800531c <main+0x668>)
 80050ba:	2201      	movs	r2, #1
 80050bc:	601a      	str	r2, [r3, #0]
  hall_cal.hall_preinput = 1;
 80050be:	4b97      	ldr	r3, [pc, #604]	; (800531c <main+0x668>)
 80050c0:	2201      	movs	r2, #1
 80050c2:	605a      	str	r2, [r3, #4]
  hall_cal.hall_cal_pcmd = 0;
 80050c4:	4b95      	ldr	r3, [pc, #596]	; (800531c <main+0x668>)
 80050c6:	f04f 0200 	mov.w	r2, #0
 80050ca:	609a      	str	r2, [r3, #8]
  hall_cal.hall_cal_speed = 0.25; // rad/s
 80050cc:	4b93      	ldr	r3, [pc, #588]	; (800531c <main+0x668>)
 80050ce:	f04f 527a 	mov.w	r2, #1048576000	; 0x3e800000
 80050d2:	60da      	str	r2, [r3, #12]
  hall_cal.hall_present_pos = 0; // calibrate the previous position of encoder
 80050d4:	4b91      	ldr	r3, [pc, #580]	; (800531c <main+0x668>)
 80050d6:	f04f 0200 	mov.w	r2, #0
 80050da:	611a      	str	r2, [r3, #16]
  hall_cal.hall_in_pos = 0;  // read the position from 1 to 0 (magnet enters the area of hall sensor)
 80050dc:	4b8f      	ldr	r3, [pc, #572]	; (800531c <main+0x668>)
 80050de:	f04f 0200 	mov.w	r2, #0
 80050e2:	615a      	str	r2, [r3, #20]
  hall_cal.hall_out_pos = 0; // read the position from 0 to 1 (magnet exits the area of hall sensor)
 80050e4:	4b8d      	ldr	r3, [pc, #564]	; (800531c <main+0x668>)
 80050e6:	f04f 0200 	mov.w	r2, #0
 80050ea:	619a      	str	r2, [r3, #24]
  hall_cal.hall_mid_pos = 0;
 80050ec:	4b8b      	ldr	r3, [pc, #556]	; (800531c <main+0x668>)
 80050ee:	f04f 0200 	mov.w	r2, #0
 80050f2:	61da      	str	r2, [r3, #28]
  hall_cal. hall_cal_offset = 0; // rad
 80050f4:	4b89      	ldr	r3, [pc, #548]	; (800531c <main+0x668>)
 80050f6:	f04f 0200 	mov.w	r2, #0
 80050fa:	621a      	str	r2, [r3, #32]
  hall_cal.hall_cal_count = 0;
 80050fc:	4b87      	ldr	r3, [pc, #540]	; (800531c <main+0x668>)
 80050fe:	2200      	movs	r2, #0
 8005100:	625a      	str	r2, [r3, #36]	; 0x24
  hall_cal.hall_cal_state = 0;
 8005102:	4b86      	ldr	r3, [pc, #536]	; (800531c <main+0x668>)
 8005104:	2200      	movs	r2, #0
 8005106:	629a      	str	r2, [r3, #40]	; 0x28

  /* commutation encoder setup */
  comm_encoder.m_zero = M_ZERO;
 8005108:	4b85      	ldr	r3, [pc, #532]	; (8005320 <main+0x66c>)
 800510a:	691b      	ldr	r3, [r3, #16]
 800510c:	4a85      	ldr	r2, [pc, #532]	; (8005324 <main+0x670>)
 800510e:	f8c2 30d4 	str.w	r3, [r2, #212]	; 0xd4
  comm_encoder.e_zero = E_ZERO;
 8005112:	4b83      	ldr	r3, [pc, #524]	; (8005320 <main+0x66c>)
 8005114:	695b      	ldr	r3, [r3, #20]
 8005116:	4a83      	ldr	r2, [pc, #524]	; (8005324 <main+0x670>)
 8005118:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
  comm_encoder.ppairs = PPAIRS;
 800511c:	4b6e      	ldr	r3, [pc, #440]	; (80052d8 <main+0x624>)
 800511e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005120:	4a80      	ldr	r2, [pc, #512]	; (8005324 <main+0x670>)
 8005122:	6693      	str	r3, [r2, #104]	; 0x68

  if(EN_ENC_LINEARIZATION){memcpy(&comm_encoder.offset_lut, &ENCODER_LUT, sizeof(comm_encoder.offset_lut));}	// Copy the linearization lookup table
 8005124:	4b7f      	ldr	r3, [pc, #508]	; (8005324 <main+0x670>)
 8005126:	4a7e      	ldr	r2, [pc, #504]	; (8005320 <main+0x66c>)
 8005128:	33dc      	adds	r3, #220	; 0xdc
 800512a:	f102 011c 	add.w	r1, r2, #28
 800512e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005132:	4618      	mov	r0, r3
 8005134:	f007 f950 	bl	800c3d8 <memcpy>
  else{memset(&comm_encoder.offset_lut, 0, sizeof(comm_encoder.offset_lut));}
  ps_warmup(&comm_encoder, 100);			// clear the noisy data when the encoder first turns on
 8005138:	2164      	movs	r1, #100	; 0x64
 800513a:	487a      	ldr	r0, [pc, #488]	; (8005324 <main+0x670>)
 800513c:	f000 fb26 	bl	800578c <ps_warmup>

  //for(int i = 0; i<128; i++){printf("%d\r\n", comm_encoder.offset_lut[i]);}

  /* Turn on ADCs */
  HAL_ADC_Start(&hadc1);
 8005140:	4879      	ldr	r0, [pc, #484]	; (8005328 <main+0x674>)
 8005142:	f002 f879 	bl	8007238 <HAL_ADC_Start>
  HAL_ADC_Start(&hadc2);
 8005146:	4879      	ldr	r0, [pc, #484]	; (800532c <main+0x678>)
 8005148:	f002 f876 	bl	8007238 <HAL_ADC_Start>
  HAL_ADC_Start(&hadc3);
 800514c:	4878      	ldr	r0, [pc, #480]	; (8005330 <main+0x67c>)
 800514e:	f002 f873 	bl	8007238 <HAL_ADC_Start>

  /* DRV8323 setup */
  DRV_CS_HIGH; 	// CS high
 8005152:	2201      	movs	r2, #1
 8005154:	2110      	movs	r1, #16
 8005156:	4877      	ldr	r0, [pc, #476]	; (8005334 <main+0x680>)
 8005158:	f003 fde2 	bl	8008d20 <HAL_GPIO_WritePin>
  GPIO_ENABLE;   // GPIO ENABLE_PIN HIGH
 800515c:	2201      	movs	r2, #1
 800515e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005162:	4874      	ldr	r0, [pc, #464]	; (8005334 <main+0x680>)
 8005164:	f003 fddc 	bl	8008d20 <HAL_GPIO_WritePin>
  HAL_Delay(1);
 8005168:	2001      	movs	r0, #1
 800516a:	f001 fffd 	bl	8007168 <HAL_Delay>
  drv_calibrate(drv);
 800516e:	4b72      	ldr	r3, [pc, #456]	; (8005338 <main+0x684>)
 8005170:	681a      	ldr	r2, [r3, #0]
 8005172:	2100      	movs	r1, #0
 8005174:	4611      	mov	r1, r2
 8005176:	889a      	ldrh	r2, [r3, #4]
 8005178:	2300      	movs	r3, #0
 800517a:	f362 030f 	bfi	r3, r2, #0, #16
 800517e:	4608      	mov	r0, r1
 8005180:	4619      	mov	r1, r3
 8005182:	f7fd f84e 	bl	8002222 <drv_calibrate>
  HAL_Delay(1);
 8005186:	2001      	movs	r0, #1
 8005188:	f001 ffee 	bl	8007168 <HAL_Delay>
  drv_write_DCR(drv, 0x0, 0x0, 0x0, PWM_MODE_3X, 0x0, 0x0, 0x0, 0x0, 0x1);
 800518c:	4b6a      	ldr	r3, [pc, #424]	; (8005338 <main+0x684>)
 800518e:	2201      	movs	r2, #1
 8005190:	9206      	str	r2, [sp, #24]
 8005192:	2200      	movs	r2, #0
 8005194:	9205      	str	r2, [sp, #20]
 8005196:	2200      	movs	r2, #0
 8005198:	9204      	str	r2, [sp, #16]
 800519a:	2200      	movs	r2, #0
 800519c:	9203      	str	r2, [sp, #12]
 800519e:	2200      	movs	r2, #0
 80051a0:	9202      	str	r2, [sp, #8]
 80051a2:	2201      	movs	r2, #1
 80051a4:	9201      	str	r2, [sp, #4]
 80051a6:	2200      	movs	r2, #0
 80051a8:	9200      	str	r2, [sp, #0]
 80051aa:	681a      	ldr	r2, [r3, #0]
 80051ac:	2000      	movs	r0, #0
 80051ae:	4610      	mov	r0, r2
 80051b0:	889b      	ldrh	r3, [r3, #4]
 80051b2:	2100      	movs	r1, #0
 80051b4:	f363 010f 	bfi	r1, r3, #0, #16
 80051b8:	2300      	movs	r3, #0
 80051ba:	2200      	movs	r2, #0
 80051bc:	f7fc ff4b 	bl	8002056 <drv_write_DCR>
  HAL_Delay(1);
 80051c0:	2001      	movs	r0, #1
 80051c2:	f001 ffd1 	bl	8007168 <HAL_Delay>
  drv_write_CSACR(drv, 0x0, 0x1, 0x0, CSA_GAIN_40, 0x0, 0x0, 0x0, 0x0, SEN_LVL_1_0);
 80051c6:	4b5c      	ldr	r3, [pc, #368]	; (8005338 <main+0x684>)
 80051c8:	2203      	movs	r2, #3
 80051ca:	9206      	str	r2, [sp, #24]
 80051cc:	2200      	movs	r2, #0
 80051ce:	9205      	str	r2, [sp, #20]
 80051d0:	2200      	movs	r2, #0
 80051d2:	9204      	str	r2, [sp, #16]
 80051d4:	2200      	movs	r2, #0
 80051d6:	9203      	str	r2, [sp, #12]
 80051d8:	2200      	movs	r2, #0
 80051da:	9202      	str	r2, [sp, #8]
 80051dc:	2203      	movs	r2, #3
 80051de:	9201      	str	r2, [sp, #4]
 80051e0:	2200      	movs	r2, #0
 80051e2:	9200      	str	r2, [sp, #0]
 80051e4:	681a      	ldr	r2, [r3, #0]
 80051e6:	2000      	movs	r0, #0
 80051e8:	4610      	mov	r0, r2
 80051ea:	889b      	ldrh	r3, [r3, #4]
 80051ec:	2100      	movs	r1, #0
 80051ee:	f363 010f 	bfi	r1, r3, #0, #16
 80051f2:	2301      	movs	r3, #1
 80051f4:	2200      	movs	r2, #0
 80051f6:	f7fc ff9e 	bl	8002136 <drv_write_CSACR>
  HAL_Delay(1);
 80051fa:	2001      	movs	r0, #1
 80051fc:	f001 ffb4 	bl	8007168 <HAL_Delay>
  drv_write_OCPCR(drv, TRETRY_4MS, DEADTIME_200NS, OCP_RETRY, OCP_DEG_8US, VDS_LVL_1_88);
 8005200:	4b4d      	ldr	r3, [pc, #308]	; (8005338 <main+0x684>)
 8005202:	220f      	movs	r2, #15
 8005204:	9202      	str	r2, [sp, #8]
 8005206:	2203      	movs	r2, #3
 8005208:	9201      	str	r2, [sp, #4]
 800520a:	2201      	movs	r2, #1
 800520c:	9200      	str	r2, [sp, #0]
 800520e:	681a      	ldr	r2, [r3, #0]
 8005210:	2000      	movs	r0, #0
 8005212:	4610      	mov	r0, r2
 8005214:	889b      	ldrh	r3, [r3, #4]
 8005216:	2100      	movs	r1, #0
 8005218:	f363 010f 	bfi	r1, r3, #0, #16
 800521c:	2302      	movs	r3, #2
 800521e:	2200      	movs	r2, #0
 8005220:	f7fc ff5b 	bl	80020da <drv_write_OCPCR>
  zero_current(&controller);
 8005224:	483b      	ldr	r0, [pc, #236]	; (8005314 <main+0x660>)
 8005226:	f7fd fc99 	bl	8002b5c <zero_current>
  drv_enable_gd(drv);
 800522a:	4b43      	ldr	r3, [pc, #268]	; (8005338 <main+0x684>)
 800522c:	681a      	ldr	r2, [r3, #0]
 800522e:	2100      	movs	r1, #0
 8005230:	4611      	mov	r1, r2
 8005232:	889a      	ldrh	r2, [r3, #4]
 8005234:	2300      	movs	r3, #0
 8005236:	f362 030f 	bfi	r3, r2, #0, #16
 800523a:	4608      	mov	r0, r1
 800523c:	4619      	mov	r1, r3
 800523e:	f7fc ffbc 	bl	80021ba <drv_enable_gd>
  GPIO_DISABLE;
 8005242:	2200      	movs	r2, #0
 8005244:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005248:	483a      	ldr	r0, [pc, #232]	; (8005334 <main+0x680>)
 800524a:	f003 fd69 	bl	8008d20 <HAL_GPIO_WritePin>
//  printf("ADC A OFFSET: %d     ADC B OFFSET: %d\r\n", controller.adc_a_offset, controller.adc_b_offset);

  /* Turn on PWM */
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 800524e:	2100      	movs	r1, #0
 8005250:	483a      	ldr	r0, [pc, #232]	; (800533c <main+0x688>)
 8005252:	f004 ff49 	bl	800a0e8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8005256:	2104      	movs	r1, #4
 8005258:	4838      	ldr	r0, [pc, #224]	; (800533c <main+0x688>)
 800525a:	f004 ff45 	bl	800a0e8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 800525e:	2108      	movs	r1, #8
 8005260:	4836      	ldr	r0, [pc, #216]	; (800533c <main+0x688>)
 8005262:	f004 ff41 	bl	800a0e8 <HAL_TIM_PWM_Start>

  /* CAN setup */
  can_rx_init(&can_rx);
 8005266:	4836      	ldr	r0, [pc, #216]	; (8005340 <main+0x68c>)
 8005268:	f7fc fcd6 	bl	8001c18 <can_rx_init>
  can_tx_init(&can_tx);
 800526c:	4835      	ldr	r0, [pc, #212]	; (8005344 <main+0x690>)
 800526e:	f7fc fd03 	bl	8001c78 <can_tx_init>
  HAL_CAN_Start(&CAN_H); //start CAN
 8005272:	4835      	ldr	r0, [pc, #212]	; (8005348 <main+0x694>)
 8005274:	f002 fd9a 	bl	8007dac <HAL_CAN_Start>
  //__HAL_CAN_ENABLE_IT(&CAN_H, CAN_IT_RX_FIFO0_MSG_PENDING); // Start can interrupt

  /* Set Interrupt Priorities */
  HAL_NVIC_SetPriority(PWM_ISR, 0x0,0x0); // commutation > communication
 8005278:	2200      	movs	r2, #0
 800527a:	2100      	movs	r1, #0
 800527c:	2019      	movs	r0, #25
 800527e:	f003 fada 	bl	8008836 <HAL_NVIC_SetPriority>
  HAL_NVIC_SetPriority(CAN_ISR, 0x01, 0x01);
 8005282:	2201      	movs	r2, #1
 8005284:	2101      	movs	r1, #1
 8005286:	2014      	movs	r0, #20
 8005288:	f003 fad5 	bl	8008836 <HAL_NVIC_SetPriority>

  /* Start the FSM */
  state.state = MENU_MODE;
 800528c:	4b2f      	ldr	r3, [pc, #188]	; (800534c <main+0x698>)
 800528e:	2200      	movs	r2, #0
 8005290:	701a      	strb	r2, [r3, #0]
  state.next_state = MENU_MODE;
 8005292:	4b2e      	ldr	r3, [pc, #184]	; (800534c <main+0x698>)
 8005294:	2200      	movs	r2, #0
 8005296:	705a      	strb	r2, [r3, #1]
  state.ready = 1;
 8005298:	4b2c      	ldr	r3, [pc, #176]	; (800534c <main+0x698>)
 800529a:	2201      	movs	r2, #1
 800529c:	70da      	strb	r2, [r3, #3]
  state.print_uart_msg = 1;
 800529e:	4b2b      	ldr	r3, [pc, #172]	; (800534c <main+0x698>)
 80052a0:	2201      	movs	r2, #1
 80052a2:	711a      	strb	r2, [r3, #4]
  enter_menu_state();
 80052a4:	f7fe fd1c 	bl	8003ce0 <enter_menu_state>


  /* Turn on interrupts */
  HAL_UART_Receive_IT(&huart2, (uint8_t *)Serial2RxBuffer, 1);
 80052a8:	2201      	movs	r2, #1
 80052aa:	4929      	ldr	r1, [pc, #164]	; (8005350 <main+0x69c>)
 80052ac:	4829      	ldr	r0, [pc, #164]	; (8005354 <main+0x6a0>)
 80052ae:	f005 ff70 	bl	800b192 <HAL_UART_Receive_IT>
  HAL_TIM_Base_Start_IT(&htim1);
 80052b2:	4822      	ldr	r0, [pc, #136]	; (800533c <main+0x688>)
 80052b4:	f004 fe4e 	bl	8009f54 <HAL_TIM_Base_Start_IT>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  HAL_Delay(100);
 80052b8:	2064      	movs	r0, #100	; 0x64
 80052ba:	f001 ff55 	bl	8007168 <HAL_Delay>
	  drv_print_faults(drv);
 80052be:	4b1e      	ldr	r3, [pc, #120]	; (8005338 <main+0x684>)
 80052c0:	681a      	ldr	r2, [r3, #0]
 80052c2:	2100      	movs	r1, #0
 80052c4:	4611      	mov	r1, r2
 80052c6:	889a      	ldrh	r2, [r3, #4]
 80052c8:	2300      	movs	r3, #0
 80052ca:	f362 030f 	bfi	r3, r2, #0, #16
 80052ce:	4608      	mov	r0, r1
 80052d0:	4619      	mov	r1, r3
 80052d2:	f7fc ffb9 	bl	8002248 <drv_print_faults>
	  HAL_Delay(100);
 80052d6:	e7ef      	b.n	80052b8 <main+0x604>
 80052d8:	20000694 	.word	0x20000694
 80052dc:	42fa0000 	.word	0x42fa0000
 80052e0:	41a80000 	.word	0x41a80000
 80052e4:	08010f78 	.word	0x08010f78
 80052e8:	08010fa4 	.word	0x08010fa4
 80052ec:	08010fac 	.word	0x08010fac
 80052f0:	08010fc8 	.word	0x08010fc8
 80052f4:	08010fd4 	.word	0x08010fd4
 80052f8:	08010fe8 	.word	0x08010fe8
 80052fc:	08010ff4 	.word	0x08010ff4
 8005300:	08011008 	.word	0x08011008
 8005304:	08011024 	.word	0x08011024
 8005308:	08011034 	.word	0x08011034
 800530c:	08011070 	.word	0x08011070
 8005310:	0801108c 	.word	0x0801108c
 8005314:	20000794 	.word	0x20000794
 8005318:	20008ccc 	.word	0x20008ccc
 800531c:	20000640 	.word	0x20000640
 8005320:	20008fac 	.word	0x20008fac
 8005324:	20000360 	.word	0x20000360
 8005328:	200002a8 	.word	0x200002a8
 800532c:	20000260 	.word	0x20000260
 8005330:	200002f0 	.word	0x200002f0
 8005334:	40020000 	.word	0x40020000
 8005338:	200093d0 	.word	0x200093d0
 800533c:	20009508 	.word	0x20009508
 8005340:	200093d8 	.word	0x200093d8
 8005344:	200093ac 	.word	0x200093ac
 8005348:	20000338 	.word	0x20000338
 800534c:	20000670 	.word	0x20000670
 8005350:	2000066c 	.word	0x2000066c
 8005354:	20009550 	.word	0x20009550

08005358 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8005358:	b580      	push	{r7, lr}
 800535a:	b094      	sub	sp, #80	; 0x50
 800535c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800535e:	f107 031c 	add.w	r3, r7, #28
 8005362:	2234      	movs	r2, #52	; 0x34
 8005364:	2100      	movs	r1, #0
 8005366:	4618      	mov	r0, r3
 8005368:	f007 f844 	bl	800c3f4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800536c:	f107 0308 	add.w	r3, r7, #8
 8005370:	2200      	movs	r2, #0
 8005372:	601a      	str	r2, [r3, #0]
 8005374:	605a      	str	r2, [r3, #4]
 8005376:	609a      	str	r2, [r3, #8]
 8005378:	60da      	str	r2, [r3, #12]
 800537a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800537c:	2300      	movs	r3, #0
 800537e:	607b      	str	r3, [r7, #4]
 8005380:	4b2c      	ldr	r3, [pc, #176]	; (8005434 <SystemClock_Config+0xdc>)
 8005382:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005384:	4a2b      	ldr	r2, [pc, #172]	; (8005434 <SystemClock_Config+0xdc>)
 8005386:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800538a:	6413      	str	r3, [r2, #64]	; 0x40
 800538c:	4b29      	ldr	r3, [pc, #164]	; (8005434 <SystemClock_Config+0xdc>)
 800538e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005390:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005394:	607b      	str	r3, [r7, #4]
 8005396:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8005398:	2300      	movs	r3, #0
 800539a:	603b      	str	r3, [r7, #0]
 800539c:	4b26      	ldr	r3, [pc, #152]	; (8005438 <SystemClock_Config+0xe0>)
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	4a25      	ldr	r2, [pc, #148]	; (8005438 <SystemClock_Config+0xe0>)
 80053a2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80053a6:	6013      	str	r3, [r2, #0]
 80053a8:	4b23      	ldr	r3, [pc, #140]	; (8005438 <SystemClock_Config+0xe0>)
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80053b0:	603b      	str	r3, [r7, #0]
 80053b2:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80053b4:	2301      	movs	r3, #1
 80053b6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80053b8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80053bc:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80053be:	2302      	movs	r3, #2
 80053c0:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80053c2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80053c6:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 80053c8:	2304      	movs	r3, #4
 80053ca:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 80053cc:	23b4      	movs	r3, #180	; 0xb4
 80053ce:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80053d0:	2302      	movs	r3, #2
 80053d2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80053d4:	2302      	movs	r3, #2
 80053d6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80053d8:	2302      	movs	r3, #2
 80053da:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80053dc:	f107 031c 	add.w	r3, r7, #28
 80053e0:	4618      	mov	r0, r3
 80053e2:	f003 ffd3 	bl	800938c <HAL_RCC_OscConfig>
 80053e6:	4603      	mov	r3, r0
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d001      	beq.n	80053f0 <SystemClock_Config+0x98>
  {
    Error_Handler();
 80053ec:	f000 f826 	bl	800543c <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80053f0:	f003 fcb0 	bl	8008d54 <HAL_PWREx_EnableOverDrive>
 80053f4:	4603      	mov	r3, r0
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d001      	beq.n	80053fe <SystemClock_Config+0xa6>
  {
    Error_Handler();
 80053fa:	f000 f81f 	bl	800543c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80053fe:	230f      	movs	r3, #15
 8005400:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8005402:	2302      	movs	r3, #2
 8005404:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8005406:	2300      	movs	r3, #0
 8005408:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800540a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800540e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8005410:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005414:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8005416:	f107 0308 	add.w	r3, r7, #8
 800541a:	2105      	movs	r1, #5
 800541c:	4618      	mov	r0, r3
 800541e:	f003 fce9 	bl	8008df4 <HAL_RCC_ClockConfig>
 8005422:	4603      	mov	r3, r0
 8005424:	2b00      	cmp	r3, #0
 8005426:	d001      	beq.n	800542c <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8005428:	f000 f808 	bl	800543c <Error_Handler>
  }
}
 800542c:	bf00      	nop
 800542e:	3750      	adds	r7, #80	; 0x50
 8005430:	46bd      	mov	sp, r7
 8005432:	bd80      	pop	{r7, pc}
 8005434:	40023800 	.word	0x40023800
 8005438:	40007000 	.word	0x40007000

0800543c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800543c:	b480      	push	{r7}
 800543e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8005440:	bf00      	nop
 8005442:	46bd      	mov	sp, r7
 8005444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005448:	4770      	bx	lr

0800544a <fast_fmaxf>:

#include "math_ops.h"
#include "lookup.h"


float fast_fmaxf(float x, float y){
 800544a:	b480      	push	{r7}
 800544c:	b083      	sub	sp, #12
 800544e:	af00      	add	r7, sp, #0
 8005450:	ed87 0a01 	vstr	s0, [r7, #4]
 8005454:	edc7 0a00 	vstr	s1, [r7]
    /// Returns maximum of x, y ///
    return (((x)>(y))?(x):(y));
 8005458:	ed97 7a01 	vldr	s14, [r7, #4]
 800545c:	edd7 7a00 	vldr	s15, [r7]
 8005460:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005464:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005468:	dd01      	ble.n	800546e <fast_fmaxf+0x24>
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	e000      	b.n	8005470 <fast_fmaxf+0x26>
 800546e:	683b      	ldr	r3, [r7, #0]
 8005470:	ee07 3a90 	vmov	s15, r3
    }
 8005474:	eeb0 0a67 	vmov.f32	s0, s15
 8005478:	370c      	adds	r7, #12
 800547a:	46bd      	mov	sp, r7
 800547c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005480:	4770      	bx	lr

08005482 <fast_fminf>:

float fast_fminf(float x, float y){
 8005482:	b480      	push	{r7}
 8005484:	b083      	sub	sp, #12
 8005486:	af00      	add	r7, sp, #0
 8005488:	ed87 0a01 	vstr	s0, [r7, #4]
 800548c:	edc7 0a00 	vstr	s1, [r7]
    /// Returns minimum of x, y ///
    return (((x)<(y))?(x):(y));
 8005490:	ed97 7a01 	vldr	s14, [r7, #4]
 8005494:	edd7 7a00 	vldr	s15, [r7]
 8005498:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800549c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80054a0:	d501      	bpl.n	80054a6 <fast_fminf+0x24>
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	e000      	b.n	80054a8 <fast_fminf+0x26>
 80054a6:	683b      	ldr	r3, [r7, #0]
 80054a8:	ee07 3a90 	vmov	s15, r3
    }
 80054ac:	eeb0 0a67 	vmov.f32	s0, s15
 80054b0:	370c      	adds	r7, #12
 80054b2:	46bd      	mov	sp, r7
 80054b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054b8:	4770      	bx	lr

080054ba <fmaxf3>:

float fmaxf3(float x, float y, float z){
 80054ba:	b480      	push	{r7}
 80054bc:	b085      	sub	sp, #20
 80054be:	af00      	add	r7, sp, #0
 80054c0:	ed87 0a03 	vstr	s0, [r7, #12]
 80054c4:	edc7 0a02 	vstr	s1, [r7, #8]
 80054c8:	ed87 1a01 	vstr	s2, [r7, #4]
    /// Returns maximum of x, y, z ///
    return (x > y ? (x > z ? x : z) : (y > z ? y : z));
 80054cc:	ed97 7a03 	vldr	s14, [r7, #12]
 80054d0:	edd7 7a02 	vldr	s15, [r7, #8]
 80054d4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80054d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80054dc:	dd0c      	ble.n	80054f8 <fmaxf3+0x3e>
 80054de:	ed97 7a03 	vldr	s14, [r7, #12]
 80054e2:	edd7 7a01 	vldr	s15, [r7, #4]
 80054e6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80054ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80054ee:	dd01      	ble.n	80054f4 <fmaxf3+0x3a>
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	e00d      	b.n	8005510 <fmaxf3+0x56>
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	e00b      	b.n	8005510 <fmaxf3+0x56>
 80054f8:	ed97 7a02 	vldr	s14, [r7, #8]
 80054fc:	edd7 7a01 	vldr	s15, [r7, #4]
 8005500:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005504:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005508:	dd01      	ble.n	800550e <fmaxf3+0x54>
 800550a:	68bb      	ldr	r3, [r7, #8]
 800550c:	e000      	b.n	8005510 <fmaxf3+0x56>
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	ee07 3a90 	vmov	s15, r3
    }
 8005514:	eeb0 0a67 	vmov.f32	s0, s15
 8005518:	3714      	adds	r7, #20
 800551a:	46bd      	mov	sp, r7
 800551c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005520:	4770      	bx	lr

08005522 <fminf3>:

float fminf3(float x, float y, float z){
 8005522:	b480      	push	{r7}
 8005524:	b085      	sub	sp, #20
 8005526:	af00      	add	r7, sp, #0
 8005528:	ed87 0a03 	vstr	s0, [r7, #12]
 800552c:	edc7 0a02 	vstr	s1, [r7, #8]
 8005530:	ed87 1a01 	vstr	s2, [r7, #4]
    /// Returns minimum of x, y, z ///
    return (x < y ? (x < z ? x : z) : (y < z ? y : z));
 8005534:	ed97 7a03 	vldr	s14, [r7, #12]
 8005538:	edd7 7a02 	vldr	s15, [r7, #8]
 800553c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005540:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005544:	d50c      	bpl.n	8005560 <fminf3+0x3e>
 8005546:	ed97 7a03 	vldr	s14, [r7, #12]
 800554a:	edd7 7a01 	vldr	s15, [r7, #4]
 800554e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005552:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005556:	d501      	bpl.n	800555c <fminf3+0x3a>
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	e00d      	b.n	8005578 <fminf3+0x56>
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	e00b      	b.n	8005578 <fminf3+0x56>
 8005560:	ed97 7a02 	vldr	s14, [r7, #8]
 8005564:	edd7 7a01 	vldr	s15, [r7, #4]
 8005568:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800556c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005570:	d501      	bpl.n	8005576 <fminf3+0x54>
 8005572:	68bb      	ldr	r3, [r7, #8]
 8005574:	e000      	b.n	8005578 <fminf3+0x56>
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	ee07 3a90 	vmov	s15, r3
    }
 800557c:	eeb0 0a67 	vmov.f32	s0, s15
 8005580:	3714      	adds	r7, #20
 8005582:	46bd      	mov	sp, r7
 8005584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005588:	4770      	bx	lr

0800558a <limit_norm>:
float roundf(float x){
    /// Returns nearest integer ///
    return x < 0.0f ? ceilf(x - 0.5f) : floorf(x + 0.5f);
    }
  */
void limit_norm(float *x, float *y, float limit){
 800558a:	b580      	push	{r7, lr}
 800558c:	b086      	sub	sp, #24
 800558e:	af00      	add	r7, sp, #0
 8005590:	60f8      	str	r0, [r7, #12]
 8005592:	60b9      	str	r1, [r7, #8]
 8005594:	ed87 0a01 	vstr	s0, [r7, #4]
    /// Scales the lenght of vector (x, y) to be <= limit ///
    float norm = sqrtf(*x * *x + *y * *y);
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	ed93 7a00 	vldr	s14, [r3]
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	edd3 7a00 	vldr	s15, [r3]
 80055a4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80055a8:	68bb      	ldr	r3, [r7, #8]
 80055aa:	edd3 6a00 	vldr	s13, [r3]
 80055ae:	68bb      	ldr	r3, [r7, #8]
 80055b0:	edd3 7a00 	vldr	s15, [r3]
 80055b4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80055b8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80055bc:	eeb0 0a67 	vmov.f32	s0, s15
 80055c0:	f006 fca8 	bl	800bf14 <sqrtf>
 80055c4:	ed87 0a05 	vstr	s0, [r7, #20]
    if(norm > limit){
 80055c8:	ed97 7a05 	vldr	s14, [r7, #20]
 80055cc:	edd7 7a01 	vldr	s15, [r7, #4]
 80055d0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80055d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80055d8:	dc00      	bgt.n	80055dc <limit_norm+0x52>
        *x = *x * limit/norm;
        *y = *y * limit/norm;
        }
    }
 80055da:	e01b      	b.n	8005614 <limit_norm+0x8a>
        *x = *x * limit/norm;
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	ed93 7a00 	vldr	s14, [r3]
 80055e2:	edd7 7a01 	vldr	s15, [r7, #4]
 80055e6:	ee67 6a27 	vmul.f32	s13, s14, s15
 80055ea:	ed97 7a05 	vldr	s14, [r7, #20]
 80055ee:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	edc3 7a00 	vstr	s15, [r3]
        *y = *y * limit/norm;
 80055f8:	68bb      	ldr	r3, [r7, #8]
 80055fa:	ed93 7a00 	vldr	s14, [r3]
 80055fe:	edd7 7a01 	vldr	s15, [r7, #4]
 8005602:	ee67 6a27 	vmul.f32	s13, s14, s15
 8005606:	ed97 7a05 	vldr	s14, [r7, #20]
 800560a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800560e:	68bb      	ldr	r3, [r7, #8]
 8005610:	edc3 7a00 	vstr	s15, [r3]
    }
 8005614:	bf00      	nop
 8005616:	3718      	adds	r7, #24
 8005618:	46bd      	mov	sp, r7
 800561a:	bd80      	pop	{r7, pc}

0800561c <float_to_uint>:
    
void limit(float *x, float min, float max){
    *x = fast_fmaxf(fast_fminf(*x, max), min);
    }

int float_to_uint(float x, float x_min, float x_max, int bits){
 800561c:	b480      	push	{r7}
 800561e:	b087      	sub	sp, #28
 8005620:	af00      	add	r7, sp, #0
 8005622:	ed87 0a03 	vstr	s0, [r7, #12]
 8005626:	edc7 0a02 	vstr	s1, [r7, #8]
 800562a:	ed87 1a01 	vstr	s2, [r7, #4]
 800562e:	6038      	str	r0, [r7, #0]
    /// Converts a float to an unsigned int, given range and number of bits ///
    float span = x_max - x_min;
 8005630:	ed97 7a01 	vldr	s14, [r7, #4]
 8005634:	edd7 7a02 	vldr	s15, [r7, #8]
 8005638:	ee77 7a67 	vsub.f32	s15, s14, s15
 800563c:	edc7 7a05 	vstr	s15, [r7, #20]
    float offset = x_min;
 8005640:	68bb      	ldr	r3, [r7, #8]
 8005642:	613b      	str	r3, [r7, #16]
    return (int) ((x-offset)*((float)((1<<bits)-1))/span);
 8005644:	ed97 7a03 	vldr	s14, [r7, #12]
 8005648:	edd7 7a04 	vldr	s15, [r7, #16]
 800564c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005650:	2201      	movs	r2, #1
 8005652:	683b      	ldr	r3, [r7, #0]
 8005654:	fa02 f303 	lsl.w	r3, r2, r3
 8005658:	3b01      	subs	r3, #1
 800565a:	ee07 3a90 	vmov	s15, r3
 800565e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005662:	ee67 6a27 	vmul.f32	s13, s14, s15
 8005666:	ed97 7a05 	vldr	s14, [r7, #20]
 800566a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800566e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005672:	ee17 3a90 	vmov	r3, s15
    }
 8005676:	4618      	mov	r0, r3
 8005678:	371c      	adds	r7, #28
 800567a:	46bd      	mov	sp, r7
 800567c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005680:	4770      	bx	lr

08005682 <uint_to_float>:
    
    
float uint_to_float(int x_int, float x_min, float x_max, int bits){
 8005682:	b480      	push	{r7}
 8005684:	b087      	sub	sp, #28
 8005686:	af00      	add	r7, sp, #0
 8005688:	60f8      	str	r0, [r7, #12]
 800568a:	ed87 0a02 	vstr	s0, [r7, #8]
 800568e:	edc7 0a01 	vstr	s1, [r7, #4]
 8005692:	6039      	str	r1, [r7, #0]
    /// converts unsigned int to float, given range and number of bits ///
    float span = x_max - x_min;
 8005694:	ed97 7a01 	vldr	s14, [r7, #4]
 8005698:	edd7 7a02 	vldr	s15, [r7, #8]
 800569c:	ee77 7a67 	vsub.f32	s15, s14, s15
 80056a0:	edc7 7a05 	vstr	s15, [r7, #20]
    float offset = x_min;
 80056a4:	68bb      	ldr	r3, [r7, #8]
 80056a6:	613b      	str	r3, [r7, #16]
    return ((float)x_int)*span/((float)((1<<bits)-1)) + offset;
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	ee07 3a90 	vmov	s15, r3
 80056ae:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80056b2:	edd7 7a05 	vldr	s15, [r7, #20]
 80056b6:	ee67 6a27 	vmul.f32	s13, s14, s15
 80056ba:	2201      	movs	r2, #1
 80056bc:	683b      	ldr	r3, [r7, #0]
 80056be:	fa02 f303 	lsl.w	r3, r2, r3
 80056c2:	3b01      	subs	r3, #1
 80056c4:	ee07 3a90 	vmov	s15, r3
 80056c8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80056cc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80056d0:	edd7 7a04 	vldr	s15, [r7, #16]
 80056d4:	ee77 7a27 	vadd.f32	s15, s14, s15
    }
 80056d8:	eeb0 0a67 	vmov.f32	s0, s15
 80056dc:	371c      	adds	r7, #28
 80056de:	46bd      	mov	sp, r7
 80056e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056e4:	4770      	bx	lr
	...

080056e8 <sin_lut>:

float sin_lut(float theta){
 80056e8:	b580      	push	{r7, lr}
 80056ea:	b082      	sub	sp, #8
 80056ec:	af00      	add	r7, sp, #0
 80056ee:	ed87 0a01 	vstr	s0, [r7, #4]
	theta = fmodf(theta, TWO_PI_F);
 80056f2:	eddf 0a17 	vldr	s1, [pc, #92]	; 8005750 <sin_lut+0x68>
 80056f6:	ed97 0a01 	vldr	s0, [r7, #4]
 80056fa:	f006 fbdf 	bl	800bebc <fmodf>
 80056fe:	ed87 0a01 	vstr	s0, [r7, #4]
	theta = theta<0 ? theta + TWO_PI_F : theta;
 8005702:	edd7 7a01 	vldr	s15, [r7, #4]
 8005706:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800570a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800570e:	d506      	bpl.n	800571e <sin_lut+0x36>
 8005710:	edd7 7a01 	vldr	s15, [r7, #4]
 8005714:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 8005750 <sin_lut+0x68>
 8005718:	ee77 7a87 	vadd.f32	s15, s15, s14
 800571c:	e001      	b.n	8005722 <sin_lut+0x3a>
 800571e:	edd7 7a01 	vldr	s15, [r7, #4]
 8005722:	edc7 7a01 	vstr	s15, [r7, #4]

	return sin_tab[(int) (LUT_MULT*theta)];
 8005726:	edd7 7a01 	vldr	s15, [r7, #4]
 800572a:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 8005754 <sin_lut+0x6c>
 800572e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005732:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005736:	ee17 3a90 	vmov	r3, s15
 800573a:	4a07      	ldr	r2, [pc, #28]	; (8005758 <sin_lut+0x70>)
 800573c:	009b      	lsls	r3, r3, #2
 800573e:	4413      	add	r3, r2
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	ee07 3a90 	vmov	s15, r3
}
 8005746:	eeb0 0a67 	vmov.f32	s0, s15
 800574a:	3708      	adds	r7, #8
 800574c:	46bd      	mov	sp, r7
 800574e:	bd80      	pop	{r7, pc}
 8005750:	40c90fdb 	.word	0x40c90fdb
 8005754:	42a2f983 	.word	0x42a2f983
 8005758:	08011120 	.word	0x08011120

0800575c <cos_lut>:

float cos_lut(float theta){
 800575c:	b580      	push	{r7, lr}
 800575e:	b082      	sub	sp, #8
 8005760:	af00      	add	r7, sp, #0
 8005762:	ed87 0a01 	vstr	s0, [r7, #4]
	return sin_lut(PI_OVER_2_F - theta);
 8005766:	ed9f 7a08 	vldr	s14, [pc, #32]	; 8005788 <cos_lut+0x2c>
 800576a:	edd7 7a01 	vldr	s15, [r7, #4]
 800576e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005772:	eeb0 0a67 	vmov.f32	s0, s15
 8005776:	f7ff ffb7 	bl	80056e8 <sin_lut>
 800577a:	eef0 7a40 	vmov.f32	s15, s0
}
 800577e:	eeb0 0a67 	vmov.f32	s0, s15
 8005782:	3708      	adds	r7, #8
 8005784:	46bd      	mov	sp, r7
 8005786:	bd80      	pop	{r7, pc}
 8005788:	3fc90fdb 	.word	0x3fc90fdb

0800578c <ps_warmup>:
#include "position_sensor.h"
#include "math_ops.h"
#include "hw_config.h"
#include "user_config.h"

void ps_warmup(EncoderStruct * encoder, int n){
 800578c:	b580      	push	{r7, lr}
 800578e:	b086      	sub	sp, #24
 8005790:	af02      	add	r7, sp, #8
 8005792:	6078      	str	r0, [r7, #4]
 8005794:	6039      	str	r1, [r7, #0]
	/* Hall position sensors noisy on startup.  Take a bunch of samples to clear this data */
	for(int i = 0; i<n; i++){
 8005796:	2300      	movs	r3, #0
 8005798:	60fb      	str	r3, [r7, #12]
 800579a:	e021      	b.n	80057e0 <ps_warmup+0x54>
		encoder->spi_tx_word = 0x0000;
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	2200      	movs	r2, #0
 80057a0:	801a      	strh	r2, [r3, #0]
		ENC_CS_LOW; 	// CS low
 80057a2:	2200      	movs	r2, #0
 80057a4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80057a8:	4812      	ldr	r0, [pc, #72]	; (80057f4 <ps_warmup+0x68>)
 80057aa:	f003 fab9 	bl	8008d20 <HAL_GPIO_WritePin>
		HAL_SPI_TransmitReceive(&ENC_SPI, (uint8_t*)encoder->spi_tx_buff, (uint8_t *)encoder->spi_rx_buff, 1, 100);
 80057ae:	6879      	ldr	r1, [r7, #4]
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	1c9a      	adds	r2, r3, #2
 80057b4:	2364      	movs	r3, #100	; 0x64
 80057b6:	9300      	str	r3, [sp, #0]
 80057b8:	2301      	movs	r3, #1
 80057ba:	480f      	ldr	r0, [pc, #60]	; (80057f8 <ps_warmup+0x6c>)
 80057bc:	f004 f90d 	bl	80099da <HAL_SPI_TransmitReceive>
		while( ENC_SPI.State == HAL_SPI_STATE_BUSY );  					// wait for transmission complete
 80057c0:	bf00      	nop
 80057c2:	4b0d      	ldr	r3, [pc, #52]	; (80057f8 <ps_warmup+0x6c>)
 80057c4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80057c8:	b2db      	uxtb	r3, r3
 80057ca:	2b02      	cmp	r3, #2
 80057cc:	d0f9      	beq.n	80057c2 <ps_warmup+0x36>
		ENC_CS_HIGH; 	// CS high
 80057ce:	2201      	movs	r2, #1
 80057d0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80057d4:	4807      	ldr	r0, [pc, #28]	; (80057f4 <ps_warmup+0x68>)
 80057d6:	f003 faa3 	bl	8008d20 <HAL_GPIO_WritePin>
	for(int i = 0; i<n; i++){
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	3301      	adds	r3, #1
 80057de:	60fb      	str	r3, [r7, #12]
 80057e0:	68fa      	ldr	r2, [r7, #12]
 80057e2:	683b      	ldr	r3, [r7, #0]
 80057e4:	429a      	cmp	r2, r3
 80057e6:	dbd9      	blt.n	800579c <ps_warmup+0x10>
	}
}
 80057e8:	bf00      	nop
 80057ea:	bf00      	nop
 80057ec:	3710      	adds	r7, #16
 80057ee:	46bd      	mov	sp, r7
 80057f0:	bd80      	pop	{r7, pc}
 80057f2:	bf00      	nop
 80057f4:	40020000 	.word	0x40020000
 80057f8:	20009458 	.word	0x20009458

080057fc <ps_sample>:

void ps_sample(EncoderStruct * encoder, float dt){
 80057fc:	b580      	push	{r7, lr}
 80057fe:	b08c      	sub	sp, #48	; 0x30
 8005800:	af02      	add	r7, sp, #8
 8005802:	6078      	str	r0, [r7, #4]
 8005804:	ed87 0a00 	vstr	s0, [r7]
	/* updates EncoderStruct encoder with the latest sample
	 * after elapsed time dt */

	/* Shift around previous samples */
	encoder->old_angle = encoder->angle_singleturn;
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	685a      	ldr	r2, [r3, #4]
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	609a      	str	r2, [r3, #8]
	for(int i = N_POS_SAMPLES-1; i>0; i--){encoder->angle_multiturn[i] = encoder->angle_multiturn[i-1];}
 8005810:	2313      	movs	r3, #19
 8005812:	627b      	str	r3, [r7, #36]	; 0x24
 8005814:	e011      	b.n	800583a <ps_sample+0x3e>
 8005816:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005818:	3b01      	subs	r3, #1
 800581a:	687a      	ldr	r2, [r7, #4]
 800581c:	3302      	adds	r3, #2
 800581e:	009b      	lsls	r3, r3, #2
 8005820:	4413      	add	r3, r2
 8005822:	3304      	adds	r3, #4
 8005824:	681a      	ldr	r2, [r3, #0]
 8005826:	6879      	ldr	r1, [r7, #4]
 8005828:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800582a:	3302      	adds	r3, #2
 800582c:	009b      	lsls	r3, r3, #2
 800582e:	440b      	add	r3, r1
 8005830:	3304      	adds	r3, #4
 8005832:	601a      	str	r2, [r3, #0]
 8005834:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005836:	3b01      	subs	r3, #1
 8005838:	627b      	str	r3, [r7, #36]	; 0x24
 800583a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800583c:	2b00      	cmp	r3, #0
 800583e:	dcea      	bgt.n	8005816 <ps_sample+0x1a>
	//for(int i = N_POS_SAMPLES-1; i>0; i--){encoder->count_buff[i] = encoder->count_buff[i-1];}
	//memmove(&encoder->angle_multiturn[1], &encoder->angle_multiturn[0], (N_POS_SAMPLES-1)*sizeof(float)); // this is much slower for some reason

	/* SPI read/write */
	encoder->spi_tx_word = ENC_READ_WORD;
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	2200      	movs	r2, #0
 8005844:	801a      	strh	r2, [r3, #0]
	ENC_CS_LOW; 	// CS low
 8005846:	2200      	movs	r2, #0
 8005848:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800584c:	48ac      	ldr	r0, [pc, #688]	; (8005b00 <ps_sample+0x304>)
 800584e:	f003 fa67 	bl	8008d20 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&ENC_SPI, (uint8_t*)encoder->spi_tx_buff, (uint8_t *)encoder->spi_rx_buff, 1, 100);
 8005852:	6879      	ldr	r1, [r7, #4]
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	1c9a      	adds	r2, r3, #2
 8005858:	2364      	movs	r3, #100	; 0x64
 800585a:	9300      	str	r3, [sp, #0]
 800585c:	2301      	movs	r3, #1
 800585e:	48a9      	ldr	r0, [pc, #676]	; (8005b04 <ps_sample+0x308>)
 8005860:	f004 f8bb 	bl	80099da <HAL_SPI_TransmitReceive>
	while( ENC_SPI.State == HAL_SPI_STATE_BUSY );  					// wait for transmission complete
 8005864:	bf00      	nop
 8005866:	4ba7      	ldr	r3, [pc, #668]	; (8005b04 <ps_sample+0x308>)
 8005868:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800586c:	b2db      	uxtb	r3, r3
 800586e:	2b02      	cmp	r3, #2
 8005870:	d0f9      	beq.n	8005866 <ps_sample+0x6a>
	ENC_CS_HIGH; 	// CS high
 8005872:	2201      	movs	r2, #1
 8005874:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005878:	48a1      	ldr	r0, [pc, #644]	; (8005b00 <ps_sample+0x304>)
 800587a:	f003 fa51 	bl	8008d20 <HAL_GPIO_WritePin>
	encoder->raw = encoder ->spi_rx_word;
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	885b      	ldrh	r3, [r3, #2]
 8005882:	461a      	mov	r2, r3
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	675a      	str	r2, [r3, #116]	; 0x74

	/* Linearization */
	int off_1 = encoder->offset_lut[(encoder->raw)>>9];				// lookup table lower entry
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800588c:	125b      	asrs	r3, r3, #9
 800588e:	687a      	ldr	r2, [r7, #4]
 8005890:	3336      	adds	r3, #54	; 0x36
 8005892:	009b      	lsls	r3, r3, #2
 8005894:	4413      	add	r3, r2
 8005896:	685b      	ldr	r3, [r3, #4]
 8005898:	61fb      	str	r3, [r7, #28]
	int off_2 = encoder->offset_lut[((encoder->raw>>9)+1)%128];		// lookup table higher entry
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800589e:	125b      	asrs	r3, r3, #9
 80058a0:	3301      	adds	r3, #1
 80058a2:	425a      	negs	r2, r3
 80058a4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80058a8:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80058ac:	bf58      	it	pl
 80058ae:	4253      	negpl	r3, r2
 80058b0:	687a      	ldr	r2, [r7, #4]
 80058b2:	3336      	adds	r3, #54	; 0x36
 80058b4:	009b      	lsls	r3, r3, #2
 80058b6:	4413      	add	r3, r2
 80058b8:	685b      	ldr	r3, [r3, #4]
 80058ba:	61bb      	str	r3, [r7, #24]
	int off_interp = off_1 + ((off_2 - off_1)*(encoder->raw - ((encoder->raw>>9)<<9))>>9);     // Interpolate between lookup table entries
 80058bc:	69ba      	ldr	r2, [r7, #24]
 80058be:	69fb      	ldr	r3, [r7, #28]
 80058c0:	1ad3      	subs	r3, r2, r3
 80058c2:	687a      	ldr	r2, [r7, #4]
 80058c4:	6f52      	ldr	r2, [r2, #116]	; 0x74
 80058c6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80058ca:	fb02 f303 	mul.w	r3, r2, r3
 80058ce:	125b      	asrs	r3, r3, #9
 80058d0:	69fa      	ldr	r2, [r7, #28]
 80058d2:	4413      	add	r3, r2
 80058d4:	617b      	str	r3, [r7, #20]
	encoder->count = encoder->raw + off_interp;
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 80058da:	697b      	ldr	r3, [r7, #20]
 80058dc:	441a      	add	r2, r3
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	679a      	str	r2, [r3, #120]	; 0x78


	/* Real angles in radians */
	encoder->angle_singleturn = ((float)(encoder->count-M_ZERO))/((float)ENC_CPR);
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	6f9a      	ldr	r2, [r3, #120]	; 0x78
 80058e6:	4b88      	ldr	r3, [pc, #544]	; (8005b08 <ps_sample+0x30c>)
 80058e8:	691b      	ldr	r3, [r3, #16]
 80058ea:	1ad3      	subs	r3, r2, r3
 80058ec:	ee07 3a90 	vmov	s15, r3
 80058f0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80058f4:	eddf 6a85 	vldr	s13, [pc, #532]	; 8005b0c <ps_sample+0x310>
 80058f8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	edc3 7a01 	vstr	s15, [r3, #4]
	int int_angle = encoder->angle_singleturn;
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	edd3 7a01 	vldr	s15, [r3, #4]
 8005908:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800590c:	ee17 3a90 	vmov	r3, s15
 8005910:	613b      	str	r3, [r7, #16]
	encoder->angle_singleturn = TWO_PI_F*(encoder->angle_singleturn - (float)int_angle);
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	ed93 7a01 	vldr	s14, [r3, #4]
 8005918:	693b      	ldr	r3, [r7, #16]
 800591a:	ee07 3a90 	vmov	s15, r3
 800591e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005922:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005926:	ed9f 7a7a 	vldr	s14, [pc, #488]	; 8005b10 <ps_sample+0x314>
 800592a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	edc3 7a01 	vstr	s15, [r3, #4]
	//encoder->angle_singleturn = TWO_PI_F*fmodf(((float)(encoder->count-M_ZERO))/((float)ENC_CPR), 1.0f);
	encoder->angle_singleturn = encoder->angle_singleturn<0 ? encoder->angle_singleturn + TWO_PI_F : encoder->angle_singleturn;
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	edd3 7a01 	vldr	s15, [r3, #4]
 800593a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800593e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005942:	d507      	bpl.n	8005954 <ps_sample+0x158>
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	edd3 7a01 	vldr	s15, [r3, #4]
 800594a:	ed9f 7a71 	vldr	s14, [pc, #452]	; 8005b10 <ps_sample+0x314>
 800594e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005952:	e002      	b.n	800595a <ps_sample+0x15e>
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	edd3 7a01 	vldr	s15, [r3, #4]
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	edc3 7a01 	vstr	s15, [r3, #4]

	encoder->elec_angle = (encoder->ppairs*(float)(encoder->count-E_ZERO))/((float)ENC_CPR);
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	ed93 7a1a 	vldr	s14, [r3, #104]	; 0x68
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	6f9a      	ldr	r2, [r3, #120]	; 0x78
 800596a:	4b67      	ldr	r3, [pc, #412]	; (8005b08 <ps_sample+0x30c>)
 800596c:	695b      	ldr	r3, [r3, #20]
 800596e:	1ad3      	subs	r3, r2, r3
 8005970:	ee07 3a90 	vmov	s15, r3
 8005974:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005978:	ee27 7a27 	vmul.f32	s14, s14, s15
 800597c:	eddf 6a63 	vldr	s13, [pc, #396]	; 8005b0c <ps_sample+0x310>
 8005980:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	edc3 7a17 	vstr	s15, [r3, #92]	; 0x5c
	int_angle = (int)encoder->elec_angle;
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 8005990:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005994:	ee17 3a90 	vmov	r3, s15
 8005998:	613b      	str	r3, [r7, #16]
	encoder->elec_angle = TWO_PI_F*(encoder->elec_angle - (float)int_angle);
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	ed93 7a17 	vldr	s14, [r3, #92]	; 0x5c
 80059a0:	693b      	ldr	r3, [r7, #16]
 80059a2:	ee07 3a90 	vmov	s15, r3
 80059a6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80059aa:	ee77 7a67 	vsub.f32	s15, s14, s15
 80059ae:	ed9f 7a58 	vldr	s14, [pc, #352]	; 8005b10 <ps_sample+0x314>
 80059b2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	edc3 7a17 	vstr	s15, [r3, #92]	; 0x5c
	//encoder->elec_angle = TWO_PI_F*fmodf((encoder->ppairs*(float)(encoder->count-E_ZERO))/((float)ENC_CPR), 1.0f);
	encoder->elec_angle = encoder->elec_angle<0 ? encoder->elec_angle + TWO_PI_F : encoder->elec_angle;	// Add 2*pi to negative numbers
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 80059c2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80059c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80059ca:	d507      	bpl.n	80059dc <ps_sample+0x1e0>
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 80059d2:	ed9f 7a4f 	vldr	s14, [pc, #316]	; 8005b10 <ps_sample+0x314>
 80059d6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80059da:	e002      	b.n	80059e2 <ps_sample+0x1e6>
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	edc3 7a17 	vstr	s15, [r3, #92]	; 0x5c
	/* Rollover */
	int rollover = 0;
 80059e8:	2300      	movs	r3, #0
 80059ea:	623b      	str	r3, [r7, #32]
	float angle_diff = encoder->angle_singleturn - encoder->old_angle;
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	ed93 7a01 	vldr	s14, [r3, #4]
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	edd3 7a02 	vldr	s15, [r3, #8]
 80059f8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80059fc:	edc7 7a03 	vstr	s15, [r7, #12]
	if(angle_diff > PI_F){rollover = -1;}
 8005a00:	edd7 7a03 	vldr	s15, [r7, #12]
 8005a04:	ed9f 7a43 	vldr	s14, [pc, #268]	; 8005b14 <ps_sample+0x318>
 8005a08:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005a0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005a10:	dd03      	ble.n	8005a1a <ps_sample+0x21e>
 8005a12:	f04f 33ff 	mov.w	r3, #4294967295
 8005a16:	623b      	str	r3, [r7, #32]
 8005a18:	e00a      	b.n	8005a30 <ps_sample+0x234>
	else if(angle_diff < -PI_F){rollover = 1;}
 8005a1a:	edd7 7a03 	vldr	s15, [r7, #12]
 8005a1e:	ed9f 7a3e 	vldr	s14, [pc, #248]	; 8005b18 <ps_sample+0x31c>
 8005a22:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005a26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005a2a:	d501      	bpl.n	8005a30 <ps_sample+0x234>
 8005a2c:	2301      	movs	r3, #1
 8005a2e:	623b      	str	r3, [r7, #32]
	encoder->turns += rollover;
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8005a36:	6a3b      	ldr	r3, [r7, #32]
 8005a38:	441a      	add	r2, r3
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	if(!encoder->first_sample){
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	f893 32dc 	ldrb.w	r3, [r3, #732]	; 0x2dc
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d125      	bne.n	8005a96 <ps_sample+0x29a>
		encoder->turns = 0;
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	2200      	movs	r2, #0
 8005a4e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		if(encoder->angle_singleturn > PI_OVER_2_F){encoder->turns = -1;}
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	edd3 7a01 	vldr	s15, [r3, #4]
 8005a58:	ed9f 7a30 	vldr	s14, [pc, #192]	; 8005b1c <ps_sample+0x320>
 8005a5c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005a60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005a64:	dd05      	ble.n	8005a72 <ps_sample+0x276>
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	f04f 32ff 	mov.w	r2, #4294967295
 8005a6c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
 8005a70:	e00d      	b.n	8005a8e <ps_sample+0x292>
		else if(encoder->angle_singleturn < -PI_OVER_2_F){encoder->turns = 1;}
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	edd3 7a01 	vldr	s15, [r3, #4]
 8005a78:	ed9f 7a29 	vldr	s14, [pc, #164]	; 8005b20 <ps_sample+0x324>
 8005a7c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005a80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005a84:	d503      	bpl.n	8005a8e <ps_sample+0x292>
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	2201      	movs	r2, #1
 8005a8a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		encoder->first_sample = 1;
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	2201      	movs	r2, #1
 8005a92:	f883 22dc 	strb.w	r2, [r3, #732]	; 0x2dc
	}



	/* Multi-turn position */
	encoder->angle_multiturn[0] = encoder->angle_singleturn + TWO_PI_F*(float)encoder->turns;
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	ed93 7a01 	vldr	s14, [r3, #4]
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005aa2:	ee07 3a90 	vmov	s15, r3
 8005aa6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005aaa:	eddf 6a19 	vldr	s13, [pc, #100]	; 8005b10 <ps_sample+0x314>
 8005aae:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8005ab2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	edc3 7a03 	vstr	s15, [r3, #12]
			c1 += encoder->angle_multiturn[i]*q*(i - ibar);
		}
		encoder->vel2 = -c1/dt;
*/
	//encoder->velocity = vel2
	encoder->velocity = (encoder->angle_multiturn[0] - encoder->angle_multiturn[N_POS_SAMPLES-1])/(dt*(float)(N_POS_SAMPLES-1));
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	ed93 7a03 	vldr	s14, [r3, #12]
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 8005ac8:	ee77 6a67 	vsub.f32	s13, s14, s15
 8005acc:	edd7 7a00 	vldr	s15, [r7]
 8005ad0:	eeb3 7a03 	vmov.f32	s14, #51	; 0x41980000  19.0
 8005ad4:	ee27 7a87 	vmul.f32	s14, s15, s14
 8005ad8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	edc3 7a18 	vstr	s15, [r3, #96]	; 0x60
	encoder->elec_velocity = encoder->ppairs*encoder->velocity;
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	ed93 7a1a 	vldr	s14, [r3, #104]	; 0x68
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 8005aee:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	edc3 7a19 	vstr	s15, [r3, #100]	; 0x64

}
 8005af8:	bf00      	nop
 8005afa:	3728      	adds	r7, #40	; 0x28
 8005afc:	46bd      	mov	sp, r7
 8005afe:	bd80      	pop	{r7, pc}
 8005b00:	40020000 	.word	0x40020000
 8005b04:	20009458 	.word	0x20009458
 8005b08:	20008fac 	.word	0x20008fac
 8005b0c:	47800000 	.word	0x47800000
 8005b10:	40c90fdb 	.word	0x40c90fdb
 8005b14:	40490fdb 	.word	0x40490fdb
 8005b18:	c0490fdb 	.word	0xc0490fdb
 8005b1c:	3fc90fdb 	.word	0x3fc90fdb
 8005b20:	bfc90fdb 	.word	0xbfc90fdb

08005b24 <ps_print>:

void ps_print(EncoderStruct * encoder, int dt_ms){
 8005b24:	b580      	push	{r7, lr}
 8005b26:	b082      	sub	sp, #8
 8005b28:	af00      	add	r7, sp, #0
 8005b2a:	6078      	str	r0, [r7, #4]
 8005b2c:	6039      	str	r1, [r7, #0]
	printf("Raw: %d", encoder->raw);
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005b32:	4619      	mov	r1, r3
 8005b34:	4818      	ldr	r0, [pc, #96]	; (8005b98 <ps_print+0x74>)
 8005b36:	f007 f8cf 	bl	800ccd8 <iprintf>
	printf("   Linearized Count: %d", encoder->count);
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005b3e:	4619      	mov	r1, r3
 8005b40:	4816      	ldr	r0, [pc, #88]	; (8005b9c <ps_print+0x78>)
 8005b42:	f007 f8c9 	bl	800ccd8 <iprintf>
	printf("   Single Turn: %f", encoder->angle_singleturn);
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	685b      	ldr	r3, [r3, #4]
 8005b4a:	4618      	mov	r0, r3
 8005b4c:	f7fa fd1c 	bl	8000588 <__aeabi_f2d>
 8005b50:	4602      	mov	r2, r0
 8005b52:	460b      	mov	r3, r1
 8005b54:	4812      	ldr	r0, [pc, #72]	; (8005ba0 <ps_print+0x7c>)
 8005b56:	f007 f8bf 	bl	800ccd8 <iprintf>
	printf("   Multiturn: %f", encoder->angle_multiturn[0]);
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	68db      	ldr	r3, [r3, #12]
 8005b5e:	4618      	mov	r0, r3
 8005b60:	f7fa fd12 	bl	8000588 <__aeabi_f2d>
 8005b64:	4602      	mov	r2, r0
 8005b66:	460b      	mov	r3, r1
 8005b68:	480e      	ldr	r0, [pc, #56]	; (8005ba4 <ps_print+0x80>)
 8005b6a:	f007 f8b5 	bl	800ccd8 <iprintf>
	printf("   Electrical: %f", encoder->elec_angle);
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005b72:	4618      	mov	r0, r3
 8005b74:	f7fa fd08 	bl	8000588 <__aeabi_f2d>
 8005b78:	4602      	mov	r2, r0
 8005b7a:	460b      	mov	r3, r1
 8005b7c:	480a      	ldr	r0, [pc, #40]	; (8005ba8 <ps_print+0x84>)
 8005b7e:	f007 f8ab 	bl	800ccd8 <iprintf>
	printf("   Turns:  %d\r\n", encoder->turns);
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005b88:	4619      	mov	r1, r3
 8005b8a:	4808      	ldr	r0, [pc, #32]	; (8005bac <ps_print+0x88>)
 8005b8c:	f007 f8a4 	bl	800ccd8 <iprintf>
	//HAL_Delay(dt_ms);
}
 8005b90:	bf00      	nop
 8005b92:	3708      	adds	r7, #8
 8005b94:	46bd      	mov	sp, r7
 8005b96:	bd80      	pop	{r7, pc}
 8005b98:	080110b4 	.word	0x080110b4
 8005b9c:	080110bc 	.word	0x080110bc
 8005ba0:	080110d4 	.word	0x080110d4
 8005ba4:	080110e8 	.word	0x080110e8
 8005ba8:	080110fc 	.word	0x080110fc
 8005bac:	08011110 	.word	0x08011110

08005bb0 <preference_writer_init>:
    __sector = sector;
    __ready = false;
}
*/

void preference_writer_init(PreferenceWriter * pr, uint32_t sector){
 8005bb0:	b580      	push	{r7, lr}
 8005bb2:	b082      	sub	sp, #8
 8005bb4:	af00      	add	r7, sp, #0
 8005bb6:	6078      	str	r0, [r7, #4]
 8005bb8:	6039      	str	r1, [r7, #0]
	flash_writer_init(&pr->fw, sector);
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	6839      	ldr	r1, [r7, #0]
 8005bbe:	4618      	mov	r0, r3
 8005bc0:	f7fc fc36 	bl	8002430 <flash_writer_init>
	pr->sector = sector;
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	683a      	ldr	r2, [r7, #0]
 8005bc8:	60da      	str	r2, [r3, #12]
}
 8005bca:	bf00      	nop
 8005bcc:	3708      	adds	r7, #8
 8005bce:	46bd      	mov	sp, r7
 8005bd0:	bd80      	pop	{r7, pc}

08005bd2 <preference_writer_open>:


void preference_writer_open(PreferenceWriter * pr) {
 8005bd2:	b580      	push	{r7, lr}
 8005bd4:	b082      	sub	sp, #8
 8005bd6:	af00      	add	r7, sp, #0
 8005bd8:	6078      	str	r0, [r7, #4]
    flash_writer_open(&pr->fw);
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	4618      	mov	r0, r3
 8005bde:	f7fc fc45 	bl	800246c <flash_writer_open>
    pr->ready = true;
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	2201      	movs	r2, #1
 8005be6:	741a      	strb	r2, [r3, #16]
}
 8005be8:	bf00      	nop
 8005bea:	3708      	adds	r7, #8
 8005bec:	46bd      	mov	sp, r7
 8005bee:	bd80      	pop	{r7, pc}

08005bf0 <preference_writer_ready>:

bool  preference_writer_ready(PreferenceWriter pr) {
 8005bf0:	b084      	sub	sp, #16
 8005bf2:	b490      	push	{r4, r7}
 8005bf4:	af00      	add	r7, sp, #0
 8005bf6:	f107 0408 	add.w	r4, r7, #8
 8005bfa:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    return pr.ready;
 8005bfe:	7e3b      	ldrb	r3, [r7, #24]
}
 8005c00:	4618      	mov	r0, r3
 8005c02:	46bd      	mov	sp, r7
 8005c04:	bc90      	pop	{r4, r7}
 8005c06:	b004      	add	sp, #16
 8005c08:	4770      	bx	lr
	...

08005c0c <preference_writer_flush>:

void preference_writer_write_float(float x, int index) {
    __float_reg[index] = x;
}

void preference_writer_flush(PreferenceWriter * pr) {
 8005c0c:	b580      	push	{r7, lr}
 8005c0e:	b086      	sub	sp, #24
 8005c10:	af02      	add	r7, sp, #8
 8005c12:	6078      	str	r0, [r7, #4]
    int offs;
    for (offs = 0; offs < 256; offs++) {
 8005c14:	2300      	movs	r3, #0
 8005c16:	60fb      	str	r3, [r7, #12]
 8005c18:	e00d      	b.n	8005c36 <preference_writer_flush+0x2a>
        flash_writer_write_int(pr->fw, offs, __int_reg[offs]);
 8005c1a:	68f9      	ldr	r1, [r7, #12]
 8005c1c:	4a17      	ldr	r2, [pc, #92]	; (8005c7c <preference_writer_flush+0x70>)
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005c24:	687a      	ldr	r2, [r7, #4]
 8005c26:	9300      	str	r3, [sp, #0]
 8005c28:	460b      	mov	r3, r1
 8005c2a:	ca07      	ldmia	r2, {r0, r1, r2}
 8005c2c:	f7fc fc3a 	bl	80024a4 <flash_writer_write_int>
    for (offs = 0; offs < 256; offs++) {
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	3301      	adds	r3, #1
 8005c34:	60fb      	str	r3, [r7, #12]
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	2bff      	cmp	r3, #255	; 0xff
 8005c3a:	ddee      	ble.n	8005c1a <preference_writer_flush+0xe>
    }
    for (; offs < 320; offs++) {
 8005c3c:	e012      	b.n	8005c64 <preference_writer_flush+0x58>
        flash_writer_write_float(pr->fw, offs, __float_reg[offs - 256]);
 8005c3e:	68f9      	ldr	r1, [r7, #12]
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8005c46:	4a0e      	ldr	r2, [pc, #56]	; (8005c80 <preference_writer_flush+0x74>)
 8005c48:	009b      	lsls	r3, r3, #2
 8005c4a:	4413      	add	r3, r2
 8005c4c:	edd3 7a00 	vldr	s15, [r3]
 8005c50:	687a      	ldr	r2, [r7, #4]
 8005c52:	eeb0 0a67 	vmov.f32	s0, s15
 8005c56:	460b      	mov	r3, r1
 8005c58:	ca07      	ldmia	r2, {r0, r1, r2}
 8005c5a:	f7fc fc39 	bl	80024d0 <flash_writer_write_float>
    for (; offs < 320; offs++) {
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	3301      	adds	r3, #1
 8005c62:	60fb      	str	r3, [r7, #12]
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8005c6a:	dbe8      	blt.n	8005c3e <preference_writer_flush+0x32>
    }
    pr->ready = false;
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	2200      	movs	r2, #0
 8005c70:	741a      	strb	r2, [r3, #16]
}
 8005c72:	bf00      	nop
 8005c74:	3710      	adds	r7, #16
 8005c76:	46bd      	mov	sp, r7
 8005c78:	bd80      	pop	{r7, pc}
 8005c7a:	bf00      	nop
 8005c7c:	20008fac 	.word	0x20008fac
 8005c80:	20000694 	.word	0x20000694

08005c84 <preference_writer_load>:

void preference_writer_load(PreferenceWriter pr) {
 8005c84:	b084      	sub	sp, #16
 8005c86:	b590      	push	{r4, r7, lr}
 8005c88:	b083      	sub	sp, #12
 8005c8a:	af00      	add	r7, sp, #0
 8005c8c:	f107 0418 	add.w	r4, r7, #24
 8005c90:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    int offs;
    for (offs = 0; offs < 256; offs++) {
 8005c94:	2300      	movs	r3, #0
 8005c96:	607b      	str	r3, [r7, #4]
 8005c98:	e00d      	b.n	8005cb6 <preference_writer_load+0x32>
        __int_reg[offs] = flash_read_int(pr.fw, offs);
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	f107 0218 	add.w	r2, r7, #24
 8005ca0:	ca07      	ldmia	r2, {r0, r1, r2}
 8005ca2:	f7fc fc3b 	bl	800251c <flash_read_int>
 8005ca6:	4602      	mov	r2, r0
 8005ca8:	4915      	ldr	r1, [pc, #84]	; (8005d00 <preference_writer_load+0x7c>)
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    for (offs = 0; offs < 256; offs++) {
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	3301      	adds	r3, #1
 8005cb4:	607b      	str	r3, [r7, #4]
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	2bff      	cmp	r3, #255	; 0xff
 8005cba:	ddee      	ble.n	8005c9a <preference_writer_load+0x16>
    }
    for(; offs < 320; offs++) {
 8005cbc:	e013      	b.n	8005ce6 <preference_writer_load+0x62>
        __float_reg[offs - 256] = flash_read_float(pr.fw, offs);
 8005cbe:	687a      	ldr	r2, [r7, #4]
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	f5a3 7480 	sub.w	r4, r3, #256	; 0x100
 8005cc6:	4613      	mov	r3, r2
 8005cc8:	f107 0218 	add.w	r2, r7, #24
 8005ccc:	ca07      	ldmia	r2, {r0, r1, r2}
 8005cce:	f7fc fc3b 	bl	8002548 <flash_read_float>
 8005cd2:	eef0 7a40 	vmov.f32	s15, s0
 8005cd6:	4a0b      	ldr	r2, [pc, #44]	; (8005d04 <preference_writer_load+0x80>)
 8005cd8:	00a3      	lsls	r3, r4, #2
 8005cda:	4413      	add	r3, r2
 8005cdc:	edc3 7a00 	vstr	s15, [r3]
    for(; offs < 320; offs++) {
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	3301      	adds	r3, #1
 8005ce4:	607b      	str	r3, [r7, #4]
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8005cec:	dbe7      	blt.n	8005cbe <preference_writer_load+0x3a>
    }
}
 8005cee:	bf00      	nop
 8005cf0:	bf00      	nop
 8005cf2:	370c      	adds	r7, #12
 8005cf4:	46bd      	mov	sp, r7
 8005cf6:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8005cfa:	b004      	add	sp, #16
 8005cfc:	4770      	bx	lr
 8005cfe:	bf00      	nop
 8005d00:	20008fac 	.word	0x20008fac
 8005d04:	20000694 	.word	0x20000694

08005d08 <preference_writer_close>:

void preference_writer_close(PreferenceWriter *pr) {
 8005d08:	b580      	push	{r7, lr}
 8005d0a:	b082      	sub	sp, #8
 8005d0c:	af00      	add	r7, sp, #0
 8005d0e:	6078      	str	r0, [r7, #4]
    pr->ready = false;
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	2200      	movs	r2, #0
 8005d14:	741a      	strb	r2, [r3, #16]
    flash_writer_close(&pr->fw);
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	4618      	mov	r0, r3
 8005d1a:	f7fc fbf2 	bl	8002502 <flash_writer_close>
}
 8005d1e:	bf00      	nop
 8005d20:	3708      	adds	r7, #8
 8005d22:	46bd      	mov	sp, r7
 8005d24:	bd80      	pop	{r7, pc}
	...

08005d28 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
SPI_HandleTypeDef hspi3;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8005d28:	b580      	push	{r7, lr}
 8005d2a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8005d2c:	4b18      	ldr	r3, [pc, #96]	; (8005d90 <MX_SPI1_Init+0x68>)
 8005d2e:	4a19      	ldr	r2, [pc, #100]	; (8005d94 <MX_SPI1_Init+0x6c>)
 8005d30:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8005d32:	4b17      	ldr	r3, [pc, #92]	; (8005d90 <MX_SPI1_Init+0x68>)
 8005d34:	f44f 7282 	mov.w	r2, #260	; 0x104
 8005d38:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8005d3a:	4b15      	ldr	r3, [pc, #84]	; (8005d90 <MX_SPI1_Init+0x68>)
 8005d3c:	2200      	movs	r2, #0
 8005d3e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 8005d40:	4b13      	ldr	r3, [pc, #76]	; (8005d90 <MX_SPI1_Init+0x68>)
 8005d42:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005d46:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8005d48:	4b11      	ldr	r3, [pc, #68]	; (8005d90 <MX_SPI1_Init+0x68>)
 8005d4a:	2200      	movs	r2, #0
 8005d4c:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8005d4e:	4b10      	ldr	r3, [pc, #64]	; (8005d90 <MX_SPI1_Init+0x68>)
 8005d50:	2201      	movs	r2, #1
 8005d52:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8005d54:	4b0e      	ldr	r3, [pc, #56]	; (8005d90 <MX_SPI1_Init+0x68>)
 8005d56:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005d5a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8005d5c:	4b0c      	ldr	r3, [pc, #48]	; (8005d90 <MX_SPI1_Init+0x68>)
 8005d5e:	2228      	movs	r2, #40	; 0x28
 8005d60:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8005d62:	4b0b      	ldr	r3, [pc, #44]	; (8005d90 <MX_SPI1_Init+0x68>)
 8005d64:	2200      	movs	r2, #0
 8005d66:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8005d68:	4b09      	ldr	r3, [pc, #36]	; (8005d90 <MX_SPI1_Init+0x68>)
 8005d6a:	2200      	movs	r2, #0
 8005d6c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005d6e:	4b08      	ldr	r3, [pc, #32]	; (8005d90 <MX_SPI1_Init+0x68>)
 8005d70:	2200      	movs	r2, #0
 8005d72:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8005d74:	4b06      	ldr	r3, [pc, #24]	; (8005d90 <MX_SPI1_Init+0x68>)
 8005d76:	220a      	movs	r2, #10
 8005d78:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8005d7a:	4805      	ldr	r0, [pc, #20]	; (8005d90 <MX_SPI1_Init+0x68>)
 8005d7c:	f003 fda4 	bl	80098c8 <HAL_SPI_Init>
 8005d80:	4603      	mov	r3, r0
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d001      	beq.n	8005d8a <MX_SPI1_Init+0x62>
  {
    Error_Handler();
 8005d86:	f7ff fb59 	bl	800543c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8005d8a:	bf00      	nop
 8005d8c:	bd80      	pop	{r7, pc}
 8005d8e:	bf00      	nop
 8005d90:	200094b0 	.word	0x200094b0
 8005d94:	40013000 	.word	0x40013000

08005d98 <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8005d98:	b580      	push	{r7, lr}
 8005d9a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8005d9c:	4b18      	ldr	r3, [pc, #96]	; (8005e00 <MX_SPI3_Init+0x68>)
 8005d9e:	4a19      	ldr	r2, [pc, #100]	; (8005e04 <MX_SPI3_Init+0x6c>)
 8005da0:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8005da2:	4b17      	ldr	r3, [pc, #92]	; (8005e00 <MX_SPI3_Init+0x68>)
 8005da4:	f44f 7282 	mov.w	r2, #260	; 0x104
 8005da8:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8005daa:	4b15      	ldr	r3, [pc, #84]	; (8005e00 <MX_SPI3_Init+0x68>)
 8005dac:	2200      	movs	r2, #0
 8005dae:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_16BIT;
 8005db0:	4b13      	ldr	r3, [pc, #76]	; (8005e00 <MX_SPI3_Init+0x68>)
 8005db2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005db6:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8005db8:	4b11      	ldr	r3, [pc, #68]	; (8005e00 <MX_SPI3_Init+0x68>)
 8005dba:	2200      	movs	r2, #0
 8005dbc:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8005dbe:	4b10      	ldr	r3, [pc, #64]	; (8005e00 <MX_SPI3_Init+0x68>)
 8005dc0:	2200      	movs	r2, #0
 8005dc2:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8005dc4:	4b0e      	ldr	r3, [pc, #56]	; (8005e00 <MX_SPI3_Init+0x68>)
 8005dc6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005dca:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005dcc:	4b0c      	ldr	r3, [pc, #48]	; (8005e00 <MX_SPI3_Init+0x68>)
 8005dce:	2200      	movs	r2, #0
 8005dd0:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8005dd2:	4b0b      	ldr	r3, [pc, #44]	; (8005e00 <MX_SPI3_Init+0x68>)
 8005dd4:	2200      	movs	r2, #0
 8005dd6:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8005dd8:	4b09      	ldr	r3, [pc, #36]	; (8005e00 <MX_SPI3_Init+0x68>)
 8005dda:	2200      	movs	r2, #0
 8005ddc:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005dde:	4b08      	ldr	r3, [pc, #32]	; (8005e00 <MX_SPI3_Init+0x68>)
 8005de0:	2200      	movs	r2, #0
 8005de2:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 8005de4:	4b06      	ldr	r3, [pc, #24]	; (8005e00 <MX_SPI3_Init+0x68>)
 8005de6:	220a      	movs	r2, #10
 8005de8:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8005dea:	4805      	ldr	r0, [pc, #20]	; (8005e00 <MX_SPI3_Init+0x68>)
 8005dec:	f003 fd6c 	bl	80098c8 <HAL_SPI_Init>
 8005df0:	4603      	mov	r3, r0
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d001      	beq.n	8005dfa <MX_SPI3_Init+0x62>
  {
    Error_Handler();
 8005df6:	f7ff fb21 	bl	800543c <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8005dfa:	bf00      	nop
 8005dfc:	bd80      	pop	{r7, pc}
 8005dfe:	bf00      	nop
 8005e00:	20009458 	.word	0x20009458
 8005e04:	40003c00 	.word	0x40003c00

08005e08 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8005e08:	b580      	push	{r7, lr}
 8005e0a:	b08c      	sub	sp, #48	; 0x30
 8005e0c:	af00      	add	r7, sp, #0
 8005e0e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005e10:	f107 031c 	add.w	r3, r7, #28
 8005e14:	2200      	movs	r2, #0
 8005e16:	601a      	str	r2, [r3, #0]
 8005e18:	605a      	str	r2, [r3, #4]
 8005e1a:	609a      	str	r2, [r3, #8]
 8005e1c:	60da      	str	r2, [r3, #12]
 8005e1e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	4a32      	ldr	r2, [pc, #200]	; (8005ef0 <HAL_SPI_MspInit+0xe8>)
 8005e26:	4293      	cmp	r3, r2
 8005e28:	d12c      	bne.n	8005e84 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8005e2a:	2300      	movs	r3, #0
 8005e2c:	61bb      	str	r3, [r7, #24]
 8005e2e:	4b31      	ldr	r3, [pc, #196]	; (8005ef4 <HAL_SPI_MspInit+0xec>)
 8005e30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e32:	4a30      	ldr	r2, [pc, #192]	; (8005ef4 <HAL_SPI_MspInit+0xec>)
 8005e34:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8005e38:	6453      	str	r3, [r2, #68]	; 0x44
 8005e3a:	4b2e      	ldr	r3, [pc, #184]	; (8005ef4 <HAL_SPI_MspInit+0xec>)
 8005e3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e3e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005e42:	61bb      	str	r3, [r7, #24]
 8005e44:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005e46:	2300      	movs	r3, #0
 8005e48:	617b      	str	r3, [r7, #20]
 8005e4a:	4b2a      	ldr	r3, [pc, #168]	; (8005ef4 <HAL_SPI_MspInit+0xec>)
 8005e4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e4e:	4a29      	ldr	r2, [pc, #164]	; (8005ef4 <HAL_SPI_MspInit+0xec>)
 8005e50:	f043 0301 	orr.w	r3, r3, #1
 8005e54:	6313      	str	r3, [r2, #48]	; 0x30
 8005e56:	4b27      	ldr	r3, [pc, #156]	; (8005ef4 <HAL_SPI_MspInit+0xec>)
 8005e58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e5a:	f003 0301 	and.w	r3, r3, #1
 8005e5e:	617b      	str	r3, [r7, #20]
 8005e60:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8005e62:	23e0      	movs	r3, #224	; 0xe0
 8005e64:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005e66:	2302      	movs	r3, #2
 8005e68:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005e6a:	2300      	movs	r3, #0
 8005e6c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005e6e:	2303      	movs	r3, #3
 8005e70:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8005e72:	2305      	movs	r3, #5
 8005e74:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005e76:	f107 031c 	add.w	r3, r7, #28
 8005e7a:	4619      	mov	r1, r3
 8005e7c:	481e      	ldr	r0, [pc, #120]	; (8005ef8 <HAL_SPI_MspInit+0xf0>)
 8005e7e:	f002 fda3 	bl	80089c8 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8005e82:	e031      	b.n	8005ee8 <HAL_SPI_MspInit+0xe0>
  else if(spiHandle->Instance==SPI3)
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	4a1c      	ldr	r2, [pc, #112]	; (8005efc <HAL_SPI_MspInit+0xf4>)
 8005e8a:	4293      	cmp	r3, r2
 8005e8c:	d12c      	bne.n	8005ee8 <HAL_SPI_MspInit+0xe0>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8005e8e:	2300      	movs	r3, #0
 8005e90:	613b      	str	r3, [r7, #16]
 8005e92:	4b18      	ldr	r3, [pc, #96]	; (8005ef4 <HAL_SPI_MspInit+0xec>)
 8005e94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e96:	4a17      	ldr	r2, [pc, #92]	; (8005ef4 <HAL_SPI_MspInit+0xec>)
 8005e98:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005e9c:	6413      	str	r3, [r2, #64]	; 0x40
 8005e9e:	4b15      	ldr	r3, [pc, #84]	; (8005ef4 <HAL_SPI_MspInit+0xec>)
 8005ea0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ea2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005ea6:	613b      	str	r3, [r7, #16]
 8005ea8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005eaa:	2300      	movs	r3, #0
 8005eac:	60fb      	str	r3, [r7, #12]
 8005eae:	4b11      	ldr	r3, [pc, #68]	; (8005ef4 <HAL_SPI_MspInit+0xec>)
 8005eb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005eb2:	4a10      	ldr	r2, [pc, #64]	; (8005ef4 <HAL_SPI_MspInit+0xec>)
 8005eb4:	f043 0304 	orr.w	r3, r3, #4
 8005eb8:	6313      	str	r3, [r2, #48]	; 0x30
 8005eba:	4b0e      	ldr	r3, [pc, #56]	; (8005ef4 <HAL_SPI_MspInit+0xec>)
 8005ebc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ebe:	f003 0304 	and.w	r3, r3, #4
 8005ec2:	60fb      	str	r3, [r7, #12]
 8005ec4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8005ec6:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8005eca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005ecc:	2302      	movs	r3, #2
 8005ece:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005ed0:	2300      	movs	r3, #0
 8005ed2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005ed4:	2303      	movs	r3, #3
 8005ed6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8005ed8:	2306      	movs	r3, #6
 8005eda:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005edc:	f107 031c 	add.w	r3, r7, #28
 8005ee0:	4619      	mov	r1, r3
 8005ee2:	4807      	ldr	r0, [pc, #28]	; (8005f00 <HAL_SPI_MspInit+0xf8>)
 8005ee4:	f002 fd70 	bl	80089c8 <HAL_GPIO_Init>
}
 8005ee8:	bf00      	nop
 8005eea:	3730      	adds	r7, #48	; 0x30
 8005eec:	46bd      	mov	sp, r7
 8005eee:	bd80      	pop	{r7, pc}
 8005ef0:	40013000 	.word	0x40013000
 8005ef4:	40023800 	.word	0x40023800
 8005ef8:	40020000 	.word	0x40020000
 8005efc:	40003c00 	.word	0x40003c00
 8005f00:	40020800 	.word	0x40020800

08005f04 <FLASH_Unlock>:
  * @brief  Unlocks the FLASH control register access
  * @param  None
  * @retval None
  */
void FLASH_Unlock(void)
{
 8005f04:	b480      	push	{r7}
 8005f06:	af00      	add	r7, sp, #0
  if((FLASH->CR & FLASH_CR_LOCK) != RESET)
 8005f08:	4b07      	ldr	r3, [pc, #28]	; (8005f28 <FLASH_Unlock+0x24>)
 8005f0a:	691b      	ldr	r3, [r3, #16]
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	da05      	bge.n	8005f1c <FLASH_Unlock+0x18>
  {
    /* Authorize the FLASH Registers access */
    FLASH->KEYR = FLASH_KEY1;
 8005f10:	4b05      	ldr	r3, [pc, #20]	; (8005f28 <FLASH_Unlock+0x24>)
 8005f12:	4a06      	ldr	r2, [pc, #24]	; (8005f2c <FLASH_Unlock+0x28>)
 8005f14:	605a      	str	r2, [r3, #4]
    FLASH->KEYR = FLASH_KEY2;
 8005f16:	4b04      	ldr	r3, [pc, #16]	; (8005f28 <FLASH_Unlock+0x24>)
 8005f18:	4a05      	ldr	r2, [pc, #20]	; (8005f30 <FLASH_Unlock+0x2c>)
 8005f1a:	605a      	str	r2, [r3, #4]
  }  
}
 8005f1c:	bf00      	nop
 8005f1e:	46bd      	mov	sp, r7
 8005f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f24:	4770      	bx	lr
 8005f26:	bf00      	nop
 8005f28:	40023c00 	.word	0x40023c00
 8005f2c:	45670123 	.word	0x45670123
 8005f30:	cdef89ab 	.word	0xcdef89ab

08005f34 <FLASH_Lock>:
  * @brief  Locks the FLASH control register access
  * @param  None
  * @retval None
  */
void FLASH_Lock(void)
{
 8005f34:	b480      	push	{r7}
 8005f36:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8005f38:	4b05      	ldr	r3, [pc, #20]	; (8005f50 <FLASH_Lock+0x1c>)
 8005f3a:	691b      	ldr	r3, [r3, #16]
 8005f3c:	4a04      	ldr	r2, [pc, #16]	; (8005f50 <FLASH_Lock+0x1c>)
 8005f3e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005f42:	6113      	str	r3, [r2, #16]
}
 8005f44:	bf00      	nop
 8005f46:	46bd      	mov	sp, r7
 8005f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f4c:	4770      	bx	lr
 8005f4e:	bf00      	nop
 8005f50:	40023c00 	.word	0x40023c00

08005f54 <FLASH_EraseSector>:
  *       
  * @retval FLASH Status: The returned value can be: FLASH_BUSY2, FLASH_ERROR_PROGRAM2,
  *                       FLASH_ERROR_WRP2, FLASH_ERROR_OPERATION2 or FLASH_COMPLETE2.
  */
FLASH_Status FLASH_EraseSector(uint32_t FLASH_Sector, uint8_t VoltageRange)
{
 8005f54:	b580      	push	{r7, lr}
 8005f56:	b084      	sub	sp, #16
 8005f58:	af00      	add	r7, sp, #0
 8005f5a:	6078      	str	r0, [r7, #4]
 8005f5c:	460b      	mov	r3, r1
 8005f5e:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0x0;
 8005f60:	2300      	movs	r3, #0
 8005f62:	60fb      	str	r3, [r7, #12]
  FLASH_Status status = FLASH_COMPLETE2;
 8005f64:	2309      	movs	r3, #9
 8005f66:	72fb      	strb	r3, [r7, #11]
 
  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(FLASH_Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  
  if(VoltageRange == VoltageRange_1)
 8005f68:	78fb      	ldrb	r3, [r7, #3]
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d102      	bne.n	8005f74 <FLASH_EraseSector+0x20>
  {
     tmp_psize = FLASH_PSIZE_BYTE;
 8005f6e:	2300      	movs	r3, #0
 8005f70:	60fb      	str	r3, [r7, #12]
 8005f72:	e010      	b.n	8005f96 <FLASH_EraseSector+0x42>
  }
  else if(VoltageRange == VoltageRange_2)
 8005f74:	78fb      	ldrb	r3, [r7, #3]
 8005f76:	2b01      	cmp	r3, #1
 8005f78:	d103      	bne.n	8005f82 <FLASH_EraseSector+0x2e>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8005f7a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005f7e:	60fb      	str	r3, [r7, #12]
 8005f80:	e009      	b.n	8005f96 <FLASH_EraseSector+0x42>
  }
  else if(VoltageRange == VoltageRange_3)
 8005f82:	78fb      	ldrb	r3, [r7, #3]
 8005f84:	2b02      	cmp	r3, #2
 8005f86:	d103      	bne.n	8005f90 <FLASH_EraseSector+0x3c>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8005f88:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005f8c:	60fb      	str	r3, [r7, #12]
 8005f8e:	e002      	b.n	8005f96 <FLASH_EraseSector+0x42>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8005f90:	f44f 7340 	mov.w	r3, #768	; 0x300
 8005f94:	60fb      	str	r3, [r7, #12]
  }
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation2();
 8005f96:	f000 f8bf 	bl	8006118 <FLASH_WaitForLastOperation2>
 8005f9a:	4603      	mov	r3, r0
 8005f9c:	72fb      	strb	r3, [r7, #11]
  
  if(status == FLASH_COMPLETE2)
 8005f9e:	7afb      	ldrb	r3, [r7, #11]
 8005fa0:	2b09      	cmp	r3, #9
 8005fa2:	d12f      	bne.n	8006004 <FLASH_EraseSector+0xb0>
  { 
    /* if the previous operation is completed, proceed to erase the sector */
    FLASH->CR &= CR_PSIZE_MASK;
 8005fa4:	4b1a      	ldr	r3, [pc, #104]	; (8006010 <FLASH_EraseSector+0xbc>)
 8005fa6:	691b      	ldr	r3, [r3, #16]
 8005fa8:	4a19      	ldr	r2, [pc, #100]	; (8006010 <FLASH_EraseSector+0xbc>)
 8005faa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005fae:	6113      	str	r3, [r2, #16]
    FLASH->CR |= tmp_psize;
 8005fb0:	4b17      	ldr	r3, [pc, #92]	; (8006010 <FLASH_EraseSector+0xbc>)
 8005fb2:	691a      	ldr	r2, [r3, #16]
 8005fb4:	4916      	ldr	r1, [pc, #88]	; (8006010 <FLASH_EraseSector+0xbc>)
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	4313      	orrs	r3, r2
 8005fba:	610b      	str	r3, [r1, #16]
    FLASH->CR &= SECTOR_MASK;
 8005fbc:	4b14      	ldr	r3, [pc, #80]	; (8006010 <FLASH_EraseSector+0xbc>)
 8005fbe:	691b      	ldr	r3, [r3, #16]
 8005fc0:	4a13      	ldr	r2, [pc, #76]	; (8006010 <FLASH_EraseSector+0xbc>)
 8005fc2:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8005fc6:	6113      	str	r3, [r2, #16]
    FLASH->CR |= FLASH_CR_SER | FLASH_Sector;
 8005fc8:	4b11      	ldr	r3, [pc, #68]	; (8006010 <FLASH_EraseSector+0xbc>)
 8005fca:	691a      	ldr	r2, [r3, #16]
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	4313      	orrs	r3, r2
 8005fd0:	4a0f      	ldr	r2, [pc, #60]	; (8006010 <FLASH_EraseSector+0xbc>)
 8005fd2:	f043 0302 	orr.w	r3, r3, #2
 8005fd6:	6113      	str	r3, [r2, #16]
    FLASH->CR |= FLASH_CR_STRT;
 8005fd8:	4b0d      	ldr	r3, [pc, #52]	; (8006010 <FLASH_EraseSector+0xbc>)
 8005fda:	691b      	ldr	r3, [r3, #16]
 8005fdc:	4a0c      	ldr	r2, [pc, #48]	; (8006010 <FLASH_EraseSector+0xbc>)
 8005fde:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005fe2:	6113      	str	r3, [r2, #16]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation2();
 8005fe4:	f000 f898 	bl	8006118 <FLASH_WaitForLastOperation2>
 8005fe8:	4603      	mov	r3, r0
 8005fea:	72fb      	strb	r3, [r7, #11]
    
    /* if the erase operation is completed, disable the SER Bit */
    FLASH->CR &= (~FLASH_CR_SER);
 8005fec:	4b08      	ldr	r3, [pc, #32]	; (8006010 <FLASH_EraseSector+0xbc>)
 8005fee:	691b      	ldr	r3, [r3, #16]
 8005ff0:	4a07      	ldr	r2, [pc, #28]	; (8006010 <FLASH_EraseSector+0xbc>)
 8005ff2:	f023 0302 	bic.w	r3, r3, #2
 8005ff6:	6113      	str	r3, [r2, #16]
    FLASH->CR &= SECTOR_MASK; 
 8005ff8:	4b05      	ldr	r3, [pc, #20]	; (8006010 <FLASH_EraseSector+0xbc>)
 8005ffa:	691b      	ldr	r3, [r3, #16]
 8005ffc:	4a04      	ldr	r2, [pc, #16]	; (8006010 <FLASH_EraseSector+0xbc>)
 8005ffe:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8006002:	6113      	str	r3, [r2, #16]
  }
  /* Return the Erase Status */
  return status;
 8006004:	7afb      	ldrb	r3, [r7, #11]
}
 8006006:	4618      	mov	r0, r3
 8006008:	3710      	adds	r7, #16
 800600a:	46bd      	mov	sp, r7
 800600c:	bd80      	pop	{r7, pc}
 800600e:	bf00      	nop
 8006010:	40023c00 	.word	0x40023c00

08006014 <FLASH_ProgramWord>:
  * @param  Data: specifies the data to be programmed.
  * @retval FLASH Status: The returned value can be: FLASH_BUSY2, FLASH_ERROR_PROGRAM2,
  *                       FLASH_ERROR_WRP2, FLASH_ERROR_OPERATION2 or FLASH_COMPLETE2.
  */
FLASH_Status FLASH_ProgramWord(uint32_t Address, uint32_t Data)
{
 8006014:	b580      	push	{r7, lr}
 8006016:	b084      	sub	sp, #16
 8006018:	af00      	add	r7, sp, #0
 800601a:	6078      	str	r0, [r7, #4]
 800601c:	6039      	str	r1, [r7, #0]
  FLASH_Status status = FLASH_COMPLETE2;
 800601e:	2309      	movs	r3, #9
 8006020:	73fb      	strb	r3, [r7, #15]
 
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
 
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation2();
 8006022:	f000 f879 	bl	8006118 <FLASH_WaitForLastOperation2>
 8006026:	4603      	mov	r3, r0
 8006028:	73fb      	strb	r3, [r7, #15]
  
  if(status == FLASH_COMPLETE2)
 800602a:	7bfb      	ldrb	r3, [r7, #15]
 800602c:	2b09      	cmp	r3, #9
 800602e:	d11e      	bne.n	800606e <FLASH_ProgramWord+0x5a>
  {
    /* if the previous operation is completed, proceed to program the new data */
    FLASH->CR &= CR_PSIZE_MASK;
 8006030:	4b11      	ldr	r3, [pc, #68]	; (8006078 <FLASH_ProgramWord+0x64>)
 8006032:	691b      	ldr	r3, [r3, #16]
 8006034:	4a10      	ldr	r2, [pc, #64]	; (8006078 <FLASH_ProgramWord+0x64>)
 8006036:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800603a:	6113      	str	r3, [r2, #16]
    FLASH->CR |= FLASH_PSIZE_WORD;
 800603c:	4b0e      	ldr	r3, [pc, #56]	; (8006078 <FLASH_ProgramWord+0x64>)
 800603e:	691b      	ldr	r3, [r3, #16]
 8006040:	4a0d      	ldr	r2, [pc, #52]	; (8006078 <FLASH_ProgramWord+0x64>)
 8006042:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006046:	6113      	str	r3, [r2, #16]
    FLASH->CR |= FLASH_CR_PG;
 8006048:	4b0b      	ldr	r3, [pc, #44]	; (8006078 <FLASH_ProgramWord+0x64>)
 800604a:	691b      	ldr	r3, [r3, #16]
 800604c:	4a0a      	ldr	r2, [pc, #40]	; (8006078 <FLASH_ProgramWord+0x64>)
 800604e:	f043 0301 	orr.w	r3, r3, #1
 8006052:	6113      	str	r3, [r2, #16]
  
    *(__IO uint32_t*)Address = Data;
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	683a      	ldr	r2, [r7, #0]
 8006058:	601a      	str	r2, [r3, #0]
        
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation2();
 800605a:	f000 f85d 	bl	8006118 <FLASH_WaitForLastOperation2>
 800605e:	4603      	mov	r3, r0
 8006060:	73fb      	strb	r3, [r7, #15]
 
    /* if the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);
 8006062:	4b05      	ldr	r3, [pc, #20]	; (8006078 <FLASH_ProgramWord+0x64>)
 8006064:	691b      	ldr	r3, [r3, #16]
 8006066:	4a04      	ldr	r2, [pc, #16]	; (8006078 <FLASH_ProgramWord+0x64>)
 8006068:	f023 0301 	bic.w	r3, r3, #1
 800606c:	6113      	str	r3, [r2, #16]
  } 
  /* Return the Program Status */
  return status;
 800606e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006070:	4618      	mov	r0, r3
 8006072:	3710      	adds	r7, #16
 8006074:	46bd      	mov	sp, r7
 8006076:	bd80      	pop	{r7, pc}
 8006078:	40023c00 	.word	0x40023c00

0800607c <FLASH_ClearFlag>:
  *            @arg FLASH_FLAG_PGSERR: FLASH Programming Sequence error flag
  *            @arg FLASH_FLAG_RDERR: FLASH Read Protection error flag (STM32F42xx/43xxx and STM32F401xx/411xE devices)   
  * @retval None
  */
void FLASH_ClearFlag(uint32_t FLASH_FLAG)
{
 800607c:	b480      	push	{r7}
 800607e:	b083      	sub	sp, #12
 8006080:	af00      	add	r7, sp, #0
 8006082:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_CLEAR_FLAG(FLASH_FLAG));
  
  /* Clear the flags */
  FLASH->SR = FLASH_FLAG;
 8006084:	4a04      	ldr	r2, [pc, #16]	; (8006098 <FLASH_ClearFlag+0x1c>)
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	60d3      	str	r3, [r2, #12]
}
 800608a:	bf00      	nop
 800608c:	370c      	adds	r7, #12
 800608e:	46bd      	mov	sp, r7
 8006090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006094:	4770      	bx	lr
 8006096:	bf00      	nop
 8006098:	40023c00 	.word	0x40023c00

0800609c <FLASH_GetStatus>:
  * @param  None
  * @retval FLASH Status: The returned value can be: FLASH_BUSY2, FLASH_ERROR_PROGRAM2,
  *                       FLASH_ERROR_WRP2, FLASH_ERROR_RD2, FLASH_ERROR_OPERATION2 or FLASH_COMPLETE2.
  */
FLASH_Status FLASH_GetStatus(void)
{
 800609c:	b480      	push	{r7}
 800609e:	b083      	sub	sp, #12
 80060a0:	af00      	add	r7, sp, #0
  FLASH_Status flashstatus = FLASH_COMPLETE2;
 80060a2:	2309      	movs	r3, #9
 80060a4:	71fb      	strb	r3, [r7, #7]
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
 80060a6:	4b1b      	ldr	r3, [pc, #108]	; (8006114 <FLASH_GetStatus+0x78>)
 80060a8:	68db      	ldr	r3, [r3, #12]
 80060aa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80060ae:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80060b2:	d102      	bne.n	80060ba <FLASH_GetStatus+0x1e>
  {
    flashstatus = FLASH_BUSY2;
 80060b4:	2301      	movs	r3, #1
 80060b6:	71fb      	strb	r3, [r7, #7]
 80060b8:	e025      	b.n	8006106 <FLASH_GetStatus+0x6a>
  }
  else 
  {  
    if((FLASH->SR & FLASH_FLAG_WRPERR) != (uint32_t)0x00)
 80060ba:	4b16      	ldr	r3, [pc, #88]	; (8006114 <FLASH_GetStatus+0x78>)
 80060bc:	68db      	ldr	r3, [r3, #12]
 80060be:	f003 0310 	and.w	r3, r3, #16
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d002      	beq.n	80060cc <FLASH_GetStatus+0x30>
    { 
      flashstatus = FLASH_ERROR_WRP2;
 80060c6:	2306      	movs	r3, #6
 80060c8:	71fb      	strb	r3, [r7, #7]
 80060ca:	e01c      	b.n	8006106 <FLASH_GetStatus+0x6a>
    }
    else
    {
      if((FLASH->SR & FLASH_FLAG_RDERR) != (uint32_t)0x00)
 80060cc:	4b11      	ldr	r3, [pc, #68]	; (8006114 <FLASH_GetStatus+0x78>)
 80060ce:	68db      	ldr	r3, [r3, #12]
 80060d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d002      	beq.n	80060de <FLASH_GetStatus+0x42>
      { 
        flashstatus = FLASH_ERROR_RD2;
 80060d8:	2302      	movs	r3, #2
 80060da:	71fb      	strb	r3, [r7, #7]
 80060dc:	e013      	b.n	8006106 <FLASH_GetStatus+0x6a>
      } 
      else 
      {
        if((FLASH->SR & (uint32_t)0xE0) != (uint32_t)0x00)
 80060de:	4b0d      	ldr	r3, [pc, #52]	; (8006114 <FLASH_GetStatus+0x78>)
 80060e0:	68db      	ldr	r3, [r3, #12]
 80060e2:	f003 03e0 	and.w	r3, r3, #224	; 0xe0
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d002      	beq.n	80060f0 <FLASH_GetStatus+0x54>
        {
          flashstatus = FLASH_ERROR_PROGRAM2; 
 80060ea:	2307      	movs	r3, #7
 80060ec:	71fb      	strb	r3, [r7, #7]
 80060ee:	e00a      	b.n	8006106 <FLASH_GetStatus+0x6a>
        }
        else
        {
          if((FLASH->SR & FLASH_FLAG_OPERR) != (uint32_t)0x00)
 80060f0:	4b08      	ldr	r3, [pc, #32]	; (8006114 <FLASH_GetStatus+0x78>)
 80060f2:	68db      	ldr	r3, [r3, #12]
 80060f4:	f003 0302 	and.w	r3, r3, #2
 80060f8:	2b00      	cmp	r3, #0
 80060fa:	d002      	beq.n	8006102 <FLASH_GetStatus+0x66>
          {
            flashstatus = FLASH_ERROR_OPERATION2;
 80060fc:	2308      	movs	r3, #8
 80060fe:	71fb      	strb	r3, [r7, #7]
 8006100:	e001      	b.n	8006106 <FLASH_GetStatus+0x6a>
          }
          else
          {
            flashstatus = FLASH_COMPLETE2;
 8006102:	2309      	movs	r3, #9
 8006104:	71fb      	strb	r3, [r7, #7]
        }
      }
    }
  }
  /* Return the FLASH Status */
  return flashstatus;
 8006106:	79fb      	ldrb	r3, [r7, #7]
}
 8006108:	4618      	mov	r0, r3
 800610a:	370c      	adds	r7, #12
 800610c:	46bd      	mov	sp, r7
 800610e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006112:	4770      	bx	lr
 8006114:	40023c00 	.word	0x40023c00

08006118 <FLASH_WaitForLastOperation2>:
  * @param  None
  * @retval FLASH Status: The returned value can be: FLASH_BUSY2, FLASH_ERROR_PROGRAM2,
  *                       FLASH_ERROR_WRP2, FLASH_ERROR_OPERATION2 or FLASH_COMPLETE2.
  */
FLASH_Status FLASH_WaitForLastOperation2(void)
{ 
 8006118:	b580      	push	{r7, lr}
 800611a:	b082      	sub	sp, #8
 800611c:	af00      	add	r7, sp, #0
  __IO FLASH_Status status = FLASH_COMPLETE2;
 800611e:	2309      	movs	r3, #9
 8006120:	71fb      	strb	r3, [r7, #7]
   
  /* Check for the FLASH Status */
  status = FLASH_GetStatus();
 8006122:	f7ff ffbb 	bl	800609c <FLASH_GetStatus>
 8006126:	4603      	mov	r3, r0
 8006128:	71fb      	strb	r3, [r7, #7]
 
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  while(status == FLASH_BUSY2)
 800612a:	e003      	b.n	8006134 <FLASH_WaitForLastOperation2+0x1c>
  {
    status = FLASH_GetStatus();
 800612c:	f7ff ffb6 	bl	800609c <FLASH_GetStatus>
 8006130:	4603      	mov	r3, r0
 8006132:	71fb      	strb	r3, [r7, #7]
  while(status == FLASH_BUSY2)
 8006134:	79fb      	ldrb	r3, [r7, #7]
 8006136:	b2db      	uxtb	r3, r3
 8006138:	2b01      	cmp	r3, #1
 800613a:	d0f7      	beq.n	800612c <FLASH_WaitForLastOperation2+0x14>
  }
  /* Return the operation status */
  return status;
 800613c:	79fb      	ldrb	r3, [r7, #7]
 800613e:	b2db      	uxtb	r3, r3
}
 8006140:	4618      	mov	r0, r3
 8006142:	3708      	adds	r7, #8
 8006144:	46bd      	mov	sp, r7
 8006146:	bd80      	pop	{r7, pc}

08006148 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8006148:	b580      	push	{r7, lr}
 800614a:	b082      	sub	sp, #8
 800614c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800614e:	2300      	movs	r3, #0
 8006150:	607b      	str	r3, [r7, #4]
 8006152:	4b10      	ldr	r3, [pc, #64]	; (8006194 <HAL_MspInit+0x4c>)
 8006154:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006156:	4a0f      	ldr	r2, [pc, #60]	; (8006194 <HAL_MspInit+0x4c>)
 8006158:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800615c:	6453      	str	r3, [r2, #68]	; 0x44
 800615e:	4b0d      	ldr	r3, [pc, #52]	; (8006194 <HAL_MspInit+0x4c>)
 8006160:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006162:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006166:	607b      	str	r3, [r7, #4]
 8006168:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800616a:	2300      	movs	r3, #0
 800616c:	603b      	str	r3, [r7, #0]
 800616e:	4b09      	ldr	r3, [pc, #36]	; (8006194 <HAL_MspInit+0x4c>)
 8006170:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006172:	4a08      	ldr	r2, [pc, #32]	; (8006194 <HAL_MspInit+0x4c>)
 8006174:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006178:	6413      	str	r3, [r2, #64]	; 0x40
 800617a:	4b06      	ldr	r3, [pc, #24]	; (8006194 <HAL_MspInit+0x4c>)
 800617c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800617e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006182:	603b      	str	r3, [r7, #0]
 8006184:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8006186:	2007      	movs	r0, #7
 8006188:	f002 fb4a 	bl	8008820 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800618c:	bf00      	nop
 800618e:	3708      	adds	r7, #8
 8006190:	46bd      	mov	sp, r7
 8006192:	bd80      	pop	{r7, pc}
 8006194:	40023800 	.word	0x40023800

08006198 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8006198:	b480      	push	{r7}
 800619a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800619c:	bf00      	nop
 800619e:	46bd      	mov	sp, r7
 80061a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061a4:	4770      	bx	lr

080061a6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80061a6:	b480      	push	{r7}
 80061a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80061aa:	e7fe      	b.n	80061aa <HardFault_Handler+0x4>

080061ac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80061ac:	b480      	push	{r7}
 80061ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80061b0:	e7fe      	b.n	80061b0 <MemManage_Handler+0x4>

080061b2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80061b2:	b480      	push	{r7}
 80061b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80061b6:	e7fe      	b.n	80061b6 <BusFault_Handler+0x4>

080061b8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80061b8:	b480      	push	{r7}
 80061ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80061bc:	e7fe      	b.n	80061bc <UsageFault_Handler+0x4>

080061be <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80061be:	b480      	push	{r7}
 80061c0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80061c2:	bf00      	nop
 80061c4:	46bd      	mov	sp, r7
 80061c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ca:	4770      	bx	lr

080061cc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80061cc:	b480      	push	{r7}
 80061ce:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80061d0:	bf00      	nop
 80061d2:	46bd      	mov	sp, r7
 80061d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061d8:	4770      	bx	lr

080061da <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80061da:	b480      	push	{r7}
 80061dc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80061de:	bf00      	nop
 80061e0:	46bd      	mov	sp, r7
 80061e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061e6:	4770      	bx	lr

080061e8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80061e8:	b580      	push	{r7, lr}
 80061ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80061ec:	f000 ff9c 	bl	8007128 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80061f0:	bf00      	nop
 80061f2:	bd80      	pop	{r7, pc}

080061f4 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupt.
  */
void CAN1_RX0_IRQHandler(void)
{
 80061f4:	b590      	push	{r4, r7, lr}
 80061f6:	b097      	sub	sp, #92	; 0x5c
 80061f8:	af14      	add	r7, sp, #80	; 0x50
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 80061fa:	48b6      	ldr	r0, [pc, #728]	; (80064d4 <CAN1_RX0_IRQHandler+0x2e0>)
 80061fc:	f002 f807 	bl	800820e <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  HAL_CAN_GetRxMessage(&CAN_H, CAN_RX_FIFO0, &can_rx.rx_header, can_rx.data);	// Read CAN
 8006200:	4bb5      	ldr	r3, [pc, #724]	; (80064d8 <CAN1_RX0_IRQHandler+0x2e4>)
 8006202:	4ab6      	ldr	r2, [pc, #728]	; (80064dc <CAN1_RX0_IRQHandler+0x2e8>)
 8006204:	2100      	movs	r1, #0
 8006206:	48b3      	ldr	r0, [pc, #716]	; (80064d4 <CAN1_RX0_IRQHandler+0x2e0>)
 8006208:	f001 feef 	bl	8007fea <HAL_CAN_GetRxMessage>
  state.print_uart_msg = 0;
 800620c:	4bb4      	ldr	r3, [pc, #720]	; (80064e0 <CAN1_RX0_IRQHandler+0x2ec>)
 800620e:	2200      	movs	r2, #0
 8006210:	711a      	strb	r2, [r3, #4]
  uint32_t TxMailbox;

	/* Check for special commands by function code*/
	switch (can_rx.rx_header.StdId >> 7)
 8006212:	4bb4      	ldr	r3, [pc, #720]	; (80064e4 <CAN1_RX0_IRQHandler+0x2f0>)
 8006214:	691b      	ldr	r3, [r3, #16]
 8006216:	09db      	lsrs	r3, r3, #7
 8006218:	2b05      	cmp	r3, #5
 800621a:	f200 81be 	bhi.w	800659a <CAN1_RX0_IRQHandler+0x3a6>
 800621e:	a201      	add	r2, pc, #4	; (adr r2, 8006224 <CAN1_RX0_IRQHandler+0x30>)
 8006220:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006224:	0800623d 	.word	0x0800623d
 8006228:	080062ab 	.word	0x080062ab
 800622c:	08006311 	.word	0x08006311
 8006230:	0800637f 	.word	0x0800637f
 8006234:	08006467 	.word	0x08006467
 8006238:	08006509 	.word	0x08006509
		{
			case 0:  // REST Mode
				pack_reply(&can_tx, comm_encoder.angle_multiturn[0]/GR, comm_encoder.velocity/GR, controller.i_q_filt*KT*GR, VERSION_NUM, hall_cal.hall_cal_state, state.state, controller.i_q_des);	// Pack response
 800623c:	4baa      	ldr	r3, [pc, #680]	; (80064e8 <CAN1_RX0_IRQHandler+0x2f4>)
 800623e:	ed93 7a03 	vldr	s14, [r3, #12]
 8006242:	4baa      	ldr	r3, [pc, #680]	; (80064ec <CAN1_RX0_IRQHandler+0x2f8>)
 8006244:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8006248:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800624c:	4ba6      	ldr	r3, [pc, #664]	; (80064e8 <CAN1_RX0_IRQHandler+0x2f4>)
 800624e:	ed93 7a18 	vldr	s14, [r3, #96]	; 0x60
 8006252:	4ba6      	ldr	r3, [pc, #664]	; (80064ec <CAN1_RX0_IRQHandler+0x2f8>)
 8006254:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8006258:	ee87 6a27 	vdiv.f32	s12, s14, s15
 800625c:	4ba4      	ldr	r3, [pc, #656]	; (80064f0 <CAN1_RX0_IRQHandler+0x2fc>)
 800625e:	ed93 7a11 	vldr	s14, [r3, #68]	; 0x44
 8006262:	4ba2      	ldr	r3, [pc, #648]	; (80064ec <CAN1_RX0_IRQHandler+0x2f8>)
 8006264:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 8006268:	ee27 7a27 	vmul.f32	s14, s14, s15
 800626c:	4b9f      	ldr	r3, [pc, #636]	; (80064ec <CAN1_RX0_IRQHandler+0x2f8>)
 800626e:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8006272:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006276:	4b9f      	ldr	r3, [pc, #636]	; (80064f4 <CAN1_RX0_IRQHandler+0x300>)
 8006278:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800627a:	4b99      	ldr	r3, [pc, #612]	; (80064e0 <CAN1_RX0_IRQHandler+0x2ec>)
 800627c:	781b      	ldrb	r3, [r3, #0]
 800627e:	4619      	mov	r1, r3
 8006280:	4b9b      	ldr	r3, [pc, #620]	; (80064f0 <CAN1_RX0_IRQHandler+0x2fc>)
 8006282:	ed93 7a2c 	vldr	s14, [r3, #176]	; 0xb0
 8006286:	eef0 1a47 	vmov.f32	s3, s14
 800628a:	460b      	mov	r3, r1
 800628c:	2105      	movs	r1, #5
 800628e:	eeb0 1a67 	vmov.f32	s2, s15
 8006292:	eef0 0a46 	vmov.f32	s1, s12
 8006296:	eeb0 0a66 	vmov.f32	s0, s13
 800629a:	4897      	ldr	r0, [pc, #604]	; (80064f8 <CAN1_RX0_IRQHandler+0x304>)
 800629c:	f7fb fd06 	bl	8001cac <pack_reply>
				update_fsm(&state, MENU_CMD);
 80062a0:	211b      	movs	r1, #27
 80062a2:	488f      	ldr	r0, [pc, #572]	; (80064e0 <CAN1_RX0_IRQHandler+0x2ec>)
 80062a4:	f7fd fc34 	bl	8003b10 <update_fsm>
				break;
 80062a8:	e1aa      	b.n	8006600 <CAN1_RX0_IRQHandler+0x40c>
			case 1:  // READ_INFO Mode
				pack_reply(&can_tx, comm_encoder.angle_multiturn[0]/GR, comm_encoder.velocity/GR, controller.i_q_filt*KT*GR, VERSION_NUM, hall_cal.hall_cal_state, state.state, controller.i_q_des);	// Pack response
 80062aa:	4b8f      	ldr	r3, [pc, #572]	; (80064e8 <CAN1_RX0_IRQHandler+0x2f4>)
 80062ac:	ed93 7a03 	vldr	s14, [r3, #12]
 80062b0:	4b8e      	ldr	r3, [pc, #568]	; (80064ec <CAN1_RX0_IRQHandler+0x2f8>)
 80062b2:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 80062b6:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80062ba:	4b8b      	ldr	r3, [pc, #556]	; (80064e8 <CAN1_RX0_IRQHandler+0x2f4>)
 80062bc:	ed93 7a18 	vldr	s14, [r3, #96]	; 0x60
 80062c0:	4b8a      	ldr	r3, [pc, #552]	; (80064ec <CAN1_RX0_IRQHandler+0x2f8>)
 80062c2:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 80062c6:	ee87 6a27 	vdiv.f32	s12, s14, s15
 80062ca:	4b89      	ldr	r3, [pc, #548]	; (80064f0 <CAN1_RX0_IRQHandler+0x2fc>)
 80062cc:	ed93 7a11 	vldr	s14, [r3, #68]	; 0x44
 80062d0:	4b86      	ldr	r3, [pc, #536]	; (80064ec <CAN1_RX0_IRQHandler+0x2f8>)
 80062d2:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 80062d6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80062da:	4b84      	ldr	r3, [pc, #528]	; (80064ec <CAN1_RX0_IRQHandler+0x2f8>)
 80062dc:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 80062e0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80062e4:	4b83      	ldr	r3, [pc, #524]	; (80064f4 <CAN1_RX0_IRQHandler+0x300>)
 80062e6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80062e8:	4b7d      	ldr	r3, [pc, #500]	; (80064e0 <CAN1_RX0_IRQHandler+0x2ec>)
 80062ea:	781b      	ldrb	r3, [r3, #0]
 80062ec:	4619      	mov	r1, r3
 80062ee:	4b80      	ldr	r3, [pc, #512]	; (80064f0 <CAN1_RX0_IRQHandler+0x2fc>)
 80062f0:	ed93 7a2c 	vldr	s14, [r3, #176]	; 0xb0
 80062f4:	eef0 1a47 	vmov.f32	s3, s14
 80062f8:	460b      	mov	r3, r1
 80062fa:	2105      	movs	r1, #5
 80062fc:	eeb0 1a67 	vmov.f32	s2, s15
 8006300:	eef0 0a46 	vmov.f32	s1, s12
 8006304:	eeb0 0a66 	vmov.f32	s0, s13
 8006308:	487b      	ldr	r0, [pc, #492]	; (80064f8 <CAN1_RX0_IRQHandler+0x304>)
 800630a:	f7fb fccf 	bl	8001cac <pack_reply>
				break;
 800630e:	e177      	b.n	8006600 <CAN1_RX0_IRQHandler+0x40c>
			case 2:  // SET_ZERO Mode
				pack_reply(&can_tx, comm_encoder.angle_multiturn[0]/GR, comm_encoder.velocity/GR, controller.i_q_filt*KT*GR, VERSION_NUM, hall_cal.hall_cal_state, state.state, controller.i_q_des);	// Pack response
 8006310:	4b75      	ldr	r3, [pc, #468]	; (80064e8 <CAN1_RX0_IRQHandler+0x2f4>)
 8006312:	ed93 7a03 	vldr	s14, [r3, #12]
 8006316:	4b75      	ldr	r3, [pc, #468]	; (80064ec <CAN1_RX0_IRQHandler+0x2f8>)
 8006318:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 800631c:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8006320:	4b71      	ldr	r3, [pc, #452]	; (80064e8 <CAN1_RX0_IRQHandler+0x2f4>)
 8006322:	ed93 7a18 	vldr	s14, [r3, #96]	; 0x60
 8006326:	4b71      	ldr	r3, [pc, #452]	; (80064ec <CAN1_RX0_IRQHandler+0x2f8>)
 8006328:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 800632c:	ee87 6a27 	vdiv.f32	s12, s14, s15
 8006330:	4b6f      	ldr	r3, [pc, #444]	; (80064f0 <CAN1_RX0_IRQHandler+0x2fc>)
 8006332:	ed93 7a11 	vldr	s14, [r3, #68]	; 0x44
 8006336:	4b6d      	ldr	r3, [pc, #436]	; (80064ec <CAN1_RX0_IRQHandler+0x2f8>)
 8006338:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 800633c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006340:	4b6a      	ldr	r3, [pc, #424]	; (80064ec <CAN1_RX0_IRQHandler+0x2f8>)
 8006342:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8006346:	ee67 7a27 	vmul.f32	s15, s14, s15
 800634a:	4b6a      	ldr	r3, [pc, #424]	; (80064f4 <CAN1_RX0_IRQHandler+0x300>)
 800634c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800634e:	4b64      	ldr	r3, [pc, #400]	; (80064e0 <CAN1_RX0_IRQHandler+0x2ec>)
 8006350:	781b      	ldrb	r3, [r3, #0]
 8006352:	4619      	mov	r1, r3
 8006354:	4b66      	ldr	r3, [pc, #408]	; (80064f0 <CAN1_RX0_IRQHandler+0x2fc>)
 8006356:	ed93 7a2c 	vldr	s14, [r3, #176]	; 0xb0
 800635a:	eef0 1a47 	vmov.f32	s3, s14
 800635e:	460b      	mov	r3, r1
 8006360:	2105      	movs	r1, #5
 8006362:	eeb0 1a67 	vmov.f32	s2, s15
 8006366:	eef0 0a46 	vmov.f32	s1, s12
 800636a:	eeb0 0a66 	vmov.f32	s0, s13
 800636e:	4862      	ldr	r0, [pc, #392]	; (80064f8 <CAN1_RX0_IRQHandler+0x304>)
 8006370:	f7fb fc9c 	bl	8001cac <pack_reply>
				update_fsm(&state, ZERO_CMD);
 8006374:	217a      	movs	r1, #122	; 0x7a
 8006376:	485a      	ldr	r0, [pc, #360]	; (80064e0 <CAN1_RX0_IRQHandler+0x2ec>)
 8006378:	f7fd fbca 	bl	8003b10 <update_fsm>
				break;
 800637c:	e140      	b.n	8006600 <CAN1_RX0_IRQHandler+0x40c>
			case 3:  // HALL_CAL Mode
				pack_reply(&can_tx, comm_encoder.angle_multiturn[0]/GR, comm_encoder.velocity/GR, controller.i_q_filt*KT*GR, VERSION_NUM, hall_cal.hall_cal_state, state.state, controller.i_q_des);	// Pack response
 800637e:	4b5a      	ldr	r3, [pc, #360]	; (80064e8 <CAN1_RX0_IRQHandler+0x2f4>)
 8006380:	ed93 7a03 	vldr	s14, [r3, #12]
 8006384:	4b59      	ldr	r3, [pc, #356]	; (80064ec <CAN1_RX0_IRQHandler+0x2f8>)
 8006386:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 800638a:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800638e:	4b56      	ldr	r3, [pc, #344]	; (80064e8 <CAN1_RX0_IRQHandler+0x2f4>)
 8006390:	ed93 7a18 	vldr	s14, [r3, #96]	; 0x60
 8006394:	4b55      	ldr	r3, [pc, #340]	; (80064ec <CAN1_RX0_IRQHandler+0x2f8>)
 8006396:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 800639a:	ee87 6a27 	vdiv.f32	s12, s14, s15
 800639e:	4b54      	ldr	r3, [pc, #336]	; (80064f0 <CAN1_RX0_IRQHandler+0x2fc>)
 80063a0:	ed93 7a11 	vldr	s14, [r3, #68]	; 0x44
 80063a4:	4b51      	ldr	r3, [pc, #324]	; (80064ec <CAN1_RX0_IRQHandler+0x2f8>)
 80063a6:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 80063aa:	ee27 7a27 	vmul.f32	s14, s14, s15
 80063ae:	4b4f      	ldr	r3, [pc, #316]	; (80064ec <CAN1_RX0_IRQHandler+0x2f8>)
 80063b0:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 80063b4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80063b8:	4b4e      	ldr	r3, [pc, #312]	; (80064f4 <CAN1_RX0_IRQHandler+0x300>)
 80063ba:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80063bc:	4b48      	ldr	r3, [pc, #288]	; (80064e0 <CAN1_RX0_IRQHandler+0x2ec>)
 80063be:	781b      	ldrb	r3, [r3, #0]
 80063c0:	4619      	mov	r1, r3
 80063c2:	4b4b      	ldr	r3, [pc, #300]	; (80064f0 <CAN1_RX0_IRQHandler+0x2fc>)
 80063c4:	ed93 7a2c 	vldr	s14, [r3, #176]	; 0xb0
 80063c8:	eef0 1a47 	vmov.f32	s3, s14
 80063cc:	460b      	mov	r3, r1
 80063ce:	2105      	movs	r1, #5
 80063d0:	eeb0 1a67 	vmov.f32	s2, s15
 80063d4:	eef0 0a46 	vmov.f32	s1, s12
 80063d8:	eeb0 0a66 	vmov.f32	s0, s13
 80063dc:	4846      	ldr	r0, [pc, #280]	; (80064f8 <CAN1_RX0_IRQHandler+0x304>)
 80063de:	f7fb fc65 	bl	8001cac <pack_reply>
				hall_cal.hall_cal_count = 0;
 80063e2:	4b44      	ldr	r3, [pc, #272]	; (80064f4 <CAN1_RX0_IRQHandler+0x300>)
 80063e4:	2200      	movs	r2, #0
 80063e6:	625a      	str	r2, [r3, #36]	; 0x24
				hall_cal.hall_cal_state = 1; // calibrating
 80063e8:	4b42      	ldr	r3, [pc, #264]	; (80064f4 <CAN1_RX0_IRQHandler+0x300>)
 80063ea:	2201      	movs	r2, #1
 80063ec:	629a      	str	r2, [r3, #40]	; 0x28
				/*----- convert theta_mech to 0~359.9999deg -----*/
				hall_cal.hall_present_pos = controller.theta_mech;
 80063ee:	4b40      	ldr	r3, [pc, #256]	; (80064f0 <CAN1_RX0_IRQHandler+0x2fc>)
 80063f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80063f2:	4a40      	ldr	r2, [pc, #256]	; (80064f4 <CAN1_RX0_IRQHandler+0x300>)
 80063f4:	6113      	str	r3, [r2, #16]
				hall_cal.hall_cal_pcmd = controller.theta_mech;
 80063f6:	4b3e      	ldr	r3, [pc, #248]	; (80064f0 <CAN1_RX0_IRQHandler+0x2fc>)
 80063f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80063fa:	4a3e      	ldr	r2, [pc, #248]	; (80064f4 <CAN1_RX0_IRQHandler+0x300>)
 80063fc:	6093      	str	r3, [r2, #8]
				static float _f_cal_round;
				modff(hall_cal.hall_cal_pcmd/(2*PI_F),&_f_cal_round);
 80063fe:	4b3d      	ldr	r3, [pc, #244]	; (80064f4 <CAN1_RX0_IRQHandler+0x300>)
 8006400:	edd3 7a02 	vldr	s15, [r3, #8]
 8006404:	eddf 6a3d 	vldr	s13, [pc, #244]	; 80064fc <CAN1_RX0_IRQHandler+0x308>
 8006408:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800640c:	483c      	ldr	r0, [pc, #240]	; (8006500 <CAN1_RX0_IRQHandler+0x30c>)
 800640e:	eeb0 0a47 	vmov.f32	s0, s14
 8006412:	f005 fcdf 	bl	800bdd4 <modff>
				hall_cal.hall_cal_pcmd = hall_cal.hall_cal_pcmd - _f_cal_round*2*PI_F;
 8006416:	4b37      	ldr	r3, [pc, #220]	; (80064f4 <CAN1_RX0_IRQHandler+0x300>)
 8006418:	ed93 7a02 	vldr	s14, [r3, #8]
 800641c:	4b38      	ldr	r3, [pc, #224]	; (8006500 <CAN1_RX0_IRQHandler+0x30c>)
 800641e:	edd3 7a00 	vldr	s15, [r3]
 8006422:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8006426:	eddf 6a37 	vldr	s13, [pc, #220]	; 8006504 <CAN1_RX0_IRQHandler+0x310>
 800642a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800642e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006432:	4b30      	ldr	r3, [pc, #192]	; (80064f4 <CAN1_RX0_IRQHandler+0x300>)
 8006434:	edc3 7a02 	vstr	s15, [r3, #8]
				if(hall_cal.hall_cal_pcmd < 0) hall_cal.hall_cal_pcmd = hall_cal.hall_cal_pcmd + 2*PI_F;
 8006438:	4b2e      	ldr	r3, [pc, #184]	; (80064f4 <CAN1_RX0_IRQHandler+0x300>)
 800643a:	edd3 7a02 	vldr	s15, [r3, #8]
 800643e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006442:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006446:	d509      	bpl.n	800645c <CAN1_RX0_IRQHandler+0x268>
 8006448:	4b2a      	ldr	r3, [pc, #168]	; (80064f4 <CAN1_RX0_IRQHandler+0x300>)
 800644a:	edd3 7a02 	vldr	s15, [r3, #8]
 800644e:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 80064fc <CAN1_RX0_IRQHandler+0x308>
 8006452:	ee77 7a87 	vadd.f32	s15, s15, s14
 8006456:	4b27      	ldr	r3, [pc, #156]	; (80064f4 <CAN1_RX0_IRQHandler+0x300>)
 8006458:	edc3 7a02 	vstr	s15, [r3, #8]
				update_fsm(&state, HALL_CAL_CMD);
 800645c:	2168      	movs	r1, #104	; 0x68
 800645e:	4820      	ldr	r0, [pc, #128]	; (80064e0 <CAN1_RX0_IRQHandler+0x2ec>)
 8006460:	f7fd fb56 	bl	8003b10 <update_fsm>
				break;
 8006464:	e0cc      	b.n	8006600 <CAN1_RX0_IRQHandler+0x40c>
			case 4:  // Only enter MOTOR Mode
				pack_reply(&can_tx, comm_encoder.angle_multiturn[0]/GR, comm_encoder.velocity/GR, controller.i_q_filt*KT*GR, VERSION_NUM, hall_cal.hall_cal_state, state.state, controller.i_q_des);	// Pack response
 8006466:	4b20      	ldr	r3, [pc, #128]	; (80064e8 <CAN1_RX0_IRQHandler+0x2f4>)
 8006468:	ed93 7a03 	vldr	s14, [r3, #12]
 800646c:	4b1f      	ldr	r3, [pc, #124]	; (80064ec <CAN1_RX0_IRQHandler+0x2f8>)
 800646e:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8006472:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8006476:	4b1c      	ldr	r3, [pc, #112]	; (80064e8 <CAN1_RX0_IRQHandler+0x2f4>)
 8006478:	ed93 7a18 	vldr	s14, [r3, #96]	; 0x60
 800647c:	4b1b      	ldr	r3, [pc, #108]	; (80064ec <CAN1_RX0_IRQHandler+0x2f8>)
 800647e:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8006482:	ee87 6a27 	vdiv.f32	s12, s14, s15
 8006486:	4b1a      	ldr	r3, [pc, #104]	; (80064f0 <CAN1_RX0_IRQHandler+0x2fc>)
 8006488:	ed93 7a11 	vldr	s14, [r3, #68]	; 0x44
 800648c:	4b17      	ldr	r3, [pc, #92]	; (80064ec <CAN1_RX0_IRQHandler+0x2f8>)
 800648e:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 8006492:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006496:	4b15      	ldr	r3, [pc, #84]	; (80064ec <CAN1_RX0_IRQHandler+0x2f8>)
 8006498:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 800649c:	ee67 7a27 	vmul.f32	s15, s14, s15
 80064a0:	4b14      	ldr	r3, [pc, #80]	; (80064f4 <CAN1_RX0_IRQHandler+0x300>)
 80064a2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80064a4:	4b0e      	ldr	r3, [pc, #56]	; (80064e0 <CAN1_RX0_IRQHandler+0x2ec>)
 80064a6:	781b      	ldrb	r3, [r3, #0]
 80064a8:	4619      	mov	r1, r3
 80064aa:	4b11      	ldr	r3, [pc, #68]	; (80064f0 <CAN1_RX0_IRQHandler+0x2fc>)
 80064ac:	ed93 7a2c 	vldr	s14, [r3, #176]	; 0xb0
 80064b0:	eef0 1a47 	vmov.f32	s3, s14
 80064b4:	460b      	mov	r3, r1
 80064b6:	2105      	movs	r1, #5
 80064b8:	eeb0 1a67 	vmov.f32	s2, s15
 80064bc:	eef0 0a46 	vmov.f32	s1, s12
 80064c0:	eeb0 0a66 	vmov.f32	s0, s13
 80064c4:	480c      	ldr	r0, [pc, #48]	; (80064f8 <CAN1_RX0_IRQHandler+0x304>)
 80064c6:	f7fb fbf1 	bl	8001cac <pack_reply>
				update_fsm(&state, MOTOR_CMD);
 80064ca:	216d      	movs	r1, #109	; 0x6d
 80064cc:	4804      	ldr	r0, [pc, #16]	; (80064e0 <CAN1_RX0_IRQHandler+0x2ec>)
 80064ce:	f7fd fb1f 	bl	8003b10 <update_fsm>
				break;
 80064d2:	e095      	b.n	8006600 <CAN1_RX0_IRQHandler+0x40c>
 80064d4:	20000338 	.word	0x20000338
 80064d8:	200093e0 	.word	0x200093e0
 80064dc:	200093e8 	.word	0x200093e8
 80064e0:	20000670 	.word	0x20000670
 80064e4:	200093d8 	.word	0x200093d8
 80064e8:	20000360 	.word	0x20000360
 80064ec:	20000694 	.word	0x20000694
 80064f0:	20000794 	.word	0x20000794
 80064f4:	20000640 	.word	0x20000640
 80064f8:	200093ac 	.word	0x200093ac
 80064fc:	40c90fdb 	.word	0x40c90fdb
 8006500:	2000024c 	.word	0x2000024c
 8006504:	40490fdb 	.word	0x40490fdb
			case 5:  // Enter Motor Mode and send controller commands
				pack_reply(&can_tx, comm_encoder.angle_multiturn[0]/GR, comm_encoder.velocity/GR, controller.i_q_filt*KT*GR, VERSION_NUM, hall_cal.hall_cal_state, state.state, controller.i_q_des);	// Pack response
 8006508:	4b42      	ldr	r3, [pc, #264]	; (8006614 <CAN1_RX0_IRQHandler+0x420>)
 800650a:	ed93 7a03 	vldr	s14, [r3, #12]
 800650e:	4b42      	ldr	r3, [pc, #264]	; (8006618 <CAN1_RX0_IRQHandler+0x424>)
 8006510:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8006514:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8006518:	4b3e      	ldr	r3, [pc, #248]	; (8006614 <CAN1_RX0_IRQHandler+0x420>)
 800651a:	ed93 7a18 	vldr	s14, [r3, #96]	; 0x60
 800651e:	4b3e      	ldr	r3, [pc, #248]	; (8006618 <CAN1_RX0_IRQHandler+0x424>)
 8006520:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8006524:	ee87 6a27 	vdiv.f32	s12, s14, s15
 8006528:	4b3c      	ldr	r3, [pc, #240]	; (800661c <CAN1_RX0_IRQHandler+0x428>)
 800652a:	ed93 7a11 	vldr	s14, [r3, #68]	; 0x44
 800652e:	4b3a      	ldr	r3, [pc, #232]	; (8006618 <CAN1_RX0_IRQHandler+0x424>)
 8006530:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 8006534:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006538:	4b37      	ldr	r3, [pc, #220]	; (8006618 <CAN1_RX0_IRQHandler+0x424>)
 800653a:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 800653e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006542:	4b37      	ldr	r3, [pc, #220]	; (8006620 <CAN1_RX0_IRQHandler+0x42c>)
 8006544:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006546:	4b37      	ldr	r3, [pc, #220]	; (8006624 <CAN1_RX0_IRQHandler+0x430>)
 8006548:	781b      	ldrb	r3, [r3, #0]
 800654a:	4619      	mov	r1, r3
 800654c:	4b33      	ldr	r3, [pc, #204]	; (800661c <CAN1_RX0_IRQHandler+0x428>)
 800654e:	ed93 7a2c 	vldr	s14, [r3, #176]	; 0xb0
 8006552:	eef0 1a47 	vmov.f32	s3, s14
 8006556:	460b      	mov	r3, r1
 8006558:	2105      	movs	r1, #5
 800655a:	eeb0 1a67 	vmov.f32	s2, s15
 800655e:	eef0 0a46 	vmov.f32	s1, s12
 8006562:	eeb0 0a66 	vmov.f32	s0, s13
 8006566:	4830      	ldr	r0, [pc, #192]	; (8006628 <CAN1_RX0_IRQHandler+0x434>)
 8006568:	f7fb fba0 	bl	8001cac <pack_reply>
				unpack_cmd(can_rx, controller.commands);	// Unpack commands
 800656c:	4c2f      	ldr	r4, [pc, #188]	; (800662c <CAN1_RX0_IRQHandler+0x438>)
 800656e:	4b30      	ldr	r3, [pc, #192]	; (8006630 <CAN1_RX0_IRQHandler+0x43c>)
 8006570:	9312      	str	r3, [sp, #72]	; 0x48
 8006572:	4668      	mov	r0, sp
 8006574:	f104 0310 	add.w	r3, r4, #16
 8006578:	2248      	movs	r2, #72	; 0x48
 800657a:	4619      	mov	r1, r3
 800657c:	f005 ff2c 	bl	800c3d8 <memcpy>
 8006580:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8006584:	f7fb fc2a 	bl	8001ddc <unpack_cmd>
				controller.timeout = 0;					    // Reset timeout counter
 8006588:	4b24      	ldr	r3, [pc, #144]	; (800661c <CAN1_RX0_IRQHandler+0x428>)
 800658a:	2200      	movs	r2, #0
 800658c:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
				controller.i_mag_max = controller.i_q;
 8006590:	4b22      	ldr	r3, [pc, #136]	; (800661c <CAN1_RX0_IRQHandler+0x428>)
 8006592:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006594:	4a21      	ldr	r2, [pc, #132]	; (800661c <CAN1_RX0_IRQHandler+0x428>)
 8006596:	6513      	str	r3, [r2, #80]	; 0x50
				break;
 8006598:	e032      	b.n	8006600 <CAN1_RX0_IRQHandler+0x40c>
			default:
				pack_reply(&can_tx, comm_encoder.angle_multiturn[0]/GR, comm_encoder.velocity/GR, controller.i_q_filt*KT*GR, VERSION_NUM, hall_cal.hall_cal_state, state.state, controller.i_q_des);	// Pack response
 800659a:	4b1e      	ldr	r3, [pc, #120]	; (8006614 <CAN1_RX0_IRQHandler+0x420>)
 800659c:	ed93 7a03 	vldr	s14, [r3, #12]
 80065a0:	4b1d      	ldr	r3, [pc, #116]	; (8006618 <CAN1_RX0_IRQHandler+0x424>)
 80065a2:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 80065a6:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80065aa:	4b1a      	ldr	r3, [pc, #104]	; (8006614 <CAN1_RX0_IRQHandler+0x420>)
 80065ac:	ed93 7a18 	vldr	s14, [r3, #96]	; 0x60
 80065b0:	4b19      	ldr	r3, [pc, #100]	; (8006618 <CAN1_RX0_IRQHandler+0x424>)
 80065b2:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 80065b6:	ee87 6a27 	vdiv.f32	s12, s14, s15
 80065ba:	4b18      	ldr	r3, [pc, #96]	; (800661c <CAN1_RX0_IRQHandler+0x428>)
 80065bc:	ed93 7a11 	vldr	s14, [r3, #68]	; 0x44
 80065c0:	4b15      	ldr	r3, [pc, #84]	; (8006618 <CAN1_RX0_IRQHandler+0x424>)
 80065c2:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 80065c6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80065ca:	4b13      	ldr	r3, [pc, #76]	; (8006618 <CAN1_RX0_IRQHandler+0x424>)
 80065cc:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 80065d0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80065d4:	4b12      	ldr	r3, [pc, #72]	; (8006620 <CAN1_RX0_IRQHandler+0x42c>)
 80065d6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80065d8:	4b12      	ldr	r3, [pc, #72]	; (8006624 <CAN1_RX0_IRQHandler+0x430>)
 80065da:	781b      	ldrb	r3, [r3, #0]
 80065dc:	4619      	mov	r1, r3
 80065de:	4b0f      	ldr	r3, [pc, #60]	; (800661c <CAN1_RX0_IRQHandler+0x428>)
 80065e0:	ed93 7a2c 	vldr	s14, [r3, #176]	; 0xb0
 80065e4:	eef0 1a47 	vmov.f32	s3, s14
 80065e8:	460b      	mov	r3, r1
 80065ea:	2105      	movs	r1, #5
 80065ec:	eeb0 1a67 	vmov.f32	s2, s15
 80065f0:	eef0 0a46 	vmov.f32	s1, s12
 80065f4:	eeb0 0a66 	vmov.f32	s0, s13
 80065f8:	480b      	ldr	r0, [pc, #44]	; (8006628 <CAN1_RX0_IRQHandler+0x434>)
 80065fa:	f7fb fb57 	bl	8001cac <pack_reply>
				break;
 80065fe:	bf00      	nop
		}
	HAL_CAN_AddTxMessage(&CAN_H, &can_tx.tx_header, can_tx.data, &TxMailbox);	// Send response
 8006600:	1d3b      	adds	r3, r7, #4
 8006602:	4a0c      	ldr	r2, [pc, #48]	; (8006634 <CAN1_RX0_IRQHandler+0x440>)
 8006604:	490c      	ldr	r1, [pc, #48]	; (8006638 <CAN1_RX0_IRQHandler+0x444>)
 8006606:	480d      	ldr	r0, [pc, #52]	; (800663c <CAN1_RX0_IRQHandler+0x448>)
 8006608:	f001 fc14 	bl	8007e34 <HAL_CAN_AddTxMessage>

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 800660c:	bf00      	nop
 800660e:	370c      	adds	r7, #12
 8006610:	46bd      	mov	sp, r7
 8006612:	bd90      	pop	{r4, r7, pc}
 8006614:	20000360 	.word	0x20000360
 8006618:	20000694 	.word	0x20000694
 800661c:	20000794 	.word	0x20000794
 8006620:	20000640 	.word	0x20000640
 8006624:	20000670 	.word	0x20000670
 8006628:	200093ac 	.word	0x200093ac
 800662c:	200093d8 	.word	0x200093d8
 8006630:	2000086c 	.word	0x2000086c
 8006634:	200093ad 	.word	0x200093ad
 8006638:	200093b8 	.word	0x200093b8
 800663c:	20000338 	.word	0x20000338

08006640 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8006640:	b580      	push	{r7, lr}
 8006642:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */
	//LED_HIGH	// Useful for timing

	/* Sample ADCs */
	analog_sample(&controller);
 8006644:	480c      	ldr	r0, [pc, #48]	; (8006678 <TIM1_UP_TIM10_IRQHandler+0x38>)
 8006646:	f7fc f83d 	bl	80026c4 <analog_sample>

	/* Sample position sensor */
	ps_sample(&comm_encoder, DT);
 800664a:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 800667c <TIM1_UP_TIM10_IRQHandler+0x3c>
 800664e:	480c      	ldr	r0, [pc, #48]	; (8006680 <TIM1_UP_TIM10_IRQHandler+0x40>)
 8006650:	f7ff f8d4 	bl	80057fc <ps_sample>

	/* Run Finite State Machine */
	run_fsm(&state);
 8006654:	480b      	ldr	r0, [pc, #44]	; (8006684 <TIM1_UP_TIM10_IRQHandler+0x44>)
 8006656:	f7fc fff1 	bl	800363c <run_fsm>

	/* Check for CAN messages */
	can_tx_rx();
 800665a:	f000 f835 	bl	80066c8 <can_tx_rx>

	/* increment loop count */
	controller.loop_count++;
 800665e:	4b06      	ldr	r3, [pc, #24]	; (8006678 <TIM1_UP_TIM10_IRQHandler+0x38>)
 8006660:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8006664:	3301      	adds	r3, #1
 8006666:	4a04      	ldr	r2, [pc, #16]	; (8006678 <TIM1_UP_TIM10_IRQHandler+0x38>)
 8006668:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
	//LED_LOW;

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800666c:	4806      	ldr	r0, [pc, #24]	; (8006688 <TIM1_UP_TIM10_IRQHandler+0x48>)
 800666e:	f003 fe03 	bl	800a278 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */
  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8006672:	bf00      	nop
 8006674:	bd80      	pop	{r7, pc}
 8006676:	bf00      	nop
 8006678:	20000794 	.word	0x20000794
 800667c:	37d1b717 	.word	0x37d1b717
 8006680:	20000360 	.word	0x20000360
 8006684:	20000670 	.word	0x20000670
 8006688:	20009508 	.word	0x20009508

0800668c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800668c:	b580      	push	{r7, lr}
 800668e:	b082      	sub	sp, #8
 8006690:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */
	HAL_UART_IRQHandler(&huart2);
 8006692:	480a      	ldr	r0, [pc, #40]	; (80066bc <USART2_IRQHandler+0x30>)
 8006694:	f004 fdae 	bl	800b1f4 <HAL_UART_IRQHandler>
	state.print_uart_msg = 1;
 8006698:	4b09      	ldr	r3, [pc, #36]	; (80066c0 <USART2_IRQHandler+0x34>)
 800669a:	2201      	movs	r2, #1
 800669c:	711a      	strb	r2, [r3, #4]

	char c = Serial2RxBuffer[0];
 800669e:	4b09      	ldr	r3, [pc, #36]	; (80066c4 <USART2_IRQHandler+0x38>)
 80066a0:	781b      	ldrb	r3, [r3, #0]
 80066a2:	71fb      	strb	r3, [r7, #7]
	update_fsm(&state, c);
 80066a4:	79fb      	ldrb	r3, [r7, #7]
 80066a6:	4619      	mov	r1, r3
 80066a8:	4805      	ldr	r0, [pc, #20]	; (80066c0 <USART2_IRQHandler+0x34>)
 80066aa:	f7fd fa31 	bl	8003b10 <update_fsm>

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80066ae:	4803      	ldr	r0, [pc, #12]	; (80066bc <USART2_IRQHandler+0x30>)
 80066b0:	f004 fda0 	bl	800b1f4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */
  /* USER CODE END USART2_IRQn 1 */
}
 80066b4:	bf00      	nop
 80066b6:	3708      	adds	r7, #8
 80066b8:	46bd      	mov	sp, r7
 80066ba:	bd80      	pop	{r7, pc}
 80066bc:	20009550 	.word	0x20009550
 80066c0:	20000670 	.word	0x20000670
 80066c4:	2000066c 	.word	0x2000066c

080066c8 <can_tx_rx>:

/* USER CODE BEGIN 1 */

void can_tx_rx(void){
 80066c8:	b590      	push	{r4, r7, lr}
 80066ca:	b097      	sub	sp, #92	; 0x5c
 80066cc:	af14      	add	r7, sp, #80	; 0x50

	int no_mesage = HAL_CAN_GetRxMessage(&CAN_H, CAN_RX_FIFO0, &can_rx.rx_header, can_rx.data);	// Read CAN
 80066ce:	4bb8      	ldr	r3, [pc, #736]	; (80069b0 <can_tx_rx+0x2e8>)
 80066d0:	4ab8      	ldr	r2, [pc, #736]	; (80069b4 <can_tx_rx+0x2ec>)
 80066d2:	2100      	movs	r1, #0
 80066d4:	48b8      	ldr	r0, [pc, #736]	; (80069b8 <can_tx_rx+0x2f0>)
 80066d6:	f001 fc88 	bl	8007fea <HAL_CAN_GetRxMessage>
 80066da:	4603      	mov	r3, r0
 80066dc:	607b      	str	r3, [r7, #4]
	if(!no_mesage){
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	f040 8201 	bne.w	8006ae8 <can_tx_rx+0x420>
		state.print_uart_msg = 0;
 80066e6:	4bb5      	ldr	r3, [pc, #724]	; (80069bc <can_tx_rx+0x2f4>)
 80066e8:	2200      	movs	r2, #0
 80066ea:	711a      	strb	r2, [r3, #4]
		uint32_t TxMailbox;

		/* Check for special commands by function code*/
		switch (can_rx.rx_header.StdId >> 7)
 80066ec:	4bb4      	ldr	r3, [pc, #720]	; (80069c0 <can_tx_rx+0x2f8>)
 80066ee:	691b      	ldr	r3, [r3, #16]
 80066f0:	09db      	lsrs	r3, r3, #7
 80066f2:	2b05      	cmp	r3, #5
 80066f4:	f200 81bf 	bhi.w	8006a76 <can_tx_rx+0x3ae>
 80066f8:	a201      	add	r2, pc, #4	; (adr r2, 8006700 <can_tx_rx+0x38>)
 80066fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80066fe:	bf00      	nop
 8006700:	08006719 	.word	0x08006719
 8006704:	08006787 	.word	0x08006787
 8006708:	080067ed 	.word	0x080067ed
 800670c:	0800685b 	.word	0x0800685b
 8006710:	08006943 	.word	0x08006943
 8006714:	080069e5 	.word	0x080069e5
			{
				case 0:  // REST Mode
					pack_reply(&can_tx, comm_encoder.angle_multiturn[0]/GR, comm_encoder.velocity/GR, controller.i_q_filt*KT*GR, VERSION_NUM, hall_cal.hall_cal_state, state.state, controller.i_q_des);	// Pack response
 8006718:	4baa      	ldr	r3, [pc, #680]	; (80069c4 <can_tx_rx+0x2fc>)
 800671a:	ed93 7a03 	vldr	s14, [r3, #12]
 800671e:	4baa      	ldr	r3, [pc, #680]	; (80069c8 <can_tx_rx+0x300>)
 8006720:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8006724:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8006728:	4ba6      	ldr	r3, [pc, #664]	; (80069c4 <can_tx_rx+0x2fc>)
 800672a:	ed93 7a18 	vldr	s14, [r3, #96]	; 0x60
 800672e:	4ba6      	ldr	r3, [pc, #664]	; (80069c8 <can_tx_rx+0x300>)
 8006730:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8006734:	ee87 6a27 	vdiv.f32	s12, s14, s15
 8006738:	4ba4      	ldr	r3, [pc, #656]	; (80069cc <can_tx_rx+0x304>)
 800673a:	ed93 7a11 	vldr	s14, [r3, #68]	; 0x44
 800673e:	4ba2      	ldr	r3, [pc, #648]	; (80069c8 <can_tx_rx+0x300>)
 8006740:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 8006744:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006748:	4b9f      	ldr	r3, [pc, #636]	; (80069c8 <can_tx_rx+0x300>)
 800674a:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 800674e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006752:	4b9f      	ldr	r3, [pc, #636]	; (80069d0 <can_tx_rx+0x308>)
 8006754:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006756:	4b99      	ldr	r3, [pc, #612]	; (80069bc <can_tx_rx+0x2f4>)
 8006758:	781b      	ldrb	r3, [r3, #0]
 800675a:	4619      	mov	r1, r3
 800675c:	4b9b      	ldr	r3, [pc, #620]	; (80069cc <can_tx_rx+0x304>)
 800675e:	ed93 7a2c 	vldr	s14, [r3, #176]	; 0xb0
 8006762:	eef0 1a47 	vmov.f32	s3, s14
 8006766:	460b      	mov	r3, r1
 8006768:	2105      	movs	r1, #5
 800676a:	eeb0 1a67 	vmov.f32	s2, s15
 800676e:	eef0 0a46 	vmov.f32	s1, s12
 8006772:	eeb0 0a66 	vmov.f32	s0, s13
 8006776:	4897      	ldr	r0, [pc, #604]	; (80069d4 <can_tx_rx+0x30c>)
 8006778:	f7fb fa98 	bl	8001cac <pack_reply>
					update_fsm(&state, MENU_CMD);
 800677c:	211b      	movs	r1, #27
 800677e:	488f      	ldr	r0, [pc, #572]	; (80069bc <can_tx_rx+0x2f4>)
 8006780:	f7fd f9c6 	bl	8003b10 <update_fsm>
					break;
 8006784:	e1aa      	b.n	8006adc <can_tx_rx+0x414>
				case 1:  // READ_INFO Mode
					pack_reply(&can_tx, comm_encoder.angle_multiturn[0]/GR, comm_encoder.velocity/GR, controller.i_q_filt*KT*GR, VERSION_NUM, hall_cal.hall_cal_state, state.state, controller.i_q_des);	// Pack response
 8006786:	4b8f      	ldr	r3, [pc, #572]	; (80069c4 <can_tx_rx+0x2fc>)
 8006788:	ed93 7a03 	vldr	s14, [r3, #12]
 800678c:	4b8e      	ldr	r3, [pc, #568]	; (80069c8 <can_tx_rx+0x300>)
 800678e:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8006792:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8006796:	4b8b      	ldr	r3, [pc, #556]	; (80069c4 <can_tx_rx+0x2fc>)
 8006798:	ed93 7a18 	vldr	s14, [r3, #96]	; 0x60
 800679c:	4b8a      	ldr	r3, [pc, #552]	; (80069c8 <can_tx_rx+0x300>)
 800679e:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 80067a2:	ee87 6a27 	vdiv.f32	s12, s14, s15
 80067a6:	4b89      	ldr	r3, [pc, #548]	; (80069cc <can_tx_rx+0x304>)
 80067a8:	ed93 7a11 	vldr	s14, [r3, #68]	; 0x44
 80067ac:	4b86      	ldr	r3, [pc, #536]	; (80069c8 <can_tx_rx+0x300>)
 80067ae:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 80067b2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80067b6:	4b84      	ldr	r3, [pc, #528]	; (80069c8 <can_tx_rx+0x300>)
 80067b8:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 80067bc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80067c0:	4b83      	ldr	r3, [pc, #524]	; (80069d0 <can_tx_rx+0x308>)
 80067c2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80067c4:	4b7d      	ldr	r3, [pc, #500]	; (80069bc <can_tx_rx+0x2f4>)
 80067c6:	781b      	ldrb	r3, [r3, #0]
 80067c8:	4619      	mov	r1, r3
 80067ca:	4b80      	ldr	r3, [pc, #512]	; (80069cc <can_tx_rx+0x304>)
 80067cc:	ed93 7a2c 	vldr	s14, [r3, #176]	; 0xb0
 80067d0:	eef0 1a47 	vmov.f32	s3, s14
 80067d4:	460b      	mov	r3, r1
 80067d6:	2105      	movs	r1, #5
 80067d8:	eeb0 1a67 	vmov.f32	s2, s15
 80067dc:	eef0 0a46 	vmov.f32	s1, s12
 80067e0:	eeb0 0a66 	vmov.f32	s0, s13
 80067e4:	487b      	ldr	r0, [pc, #492]	; (80069d4 <can_tx_rx+0x30c>)
 80067e6:	f7fb fa61 	bl	8001cac <pack_reply>
					break;
 80067ea:	e177      	b.n	8006adc <can_tx_rx+0x414>
				case 2:  // SET_ZERO Mode
					pack_reply(&can_tx, comm_encoder.angle_multiturn[0]/GR, comm_encoder.velocity/GR, controller.i_q_filt*KT*GR, VERSION_NUM, hall_cal.hall_cal_state, state.state, controller.i_q_des);	// Pack response
 80067ec:	4b75      	ldr	r3, [pc, #468]	; (80069c4 <can_tx_rx+0x2fc>)
 80067ee:	ed93 7a03 	vldr	s14, [r3, #12]
 80067f2:	4b75      	ldr	r3, [pc, #468]	; (80069c8 <can_tx_rx+0x300>)
 80067f4:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 80067f8:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80067fc:	4b71      	ldr	r3, [pc, #452]	; (80069c4 <can_tx_rx+0x2fc>)
 80067fe:	ed93 7a18 	vldr	s14, [r3, #96]	; 0x60
 8006802:	4b71      	ldr	r3, [pc, #452]	; (80069c8 <can_tx_rx+0x300>)
 8006804:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8006808:	ee87 6a27 	vdiv.f32	s12, s14, s15
 800680c:	4b6f      	ldr	r3, [pc, #444]	; (80069cc <can_tx_rx+0x304>)
 800680e:	ed93 7a11 	vldr	s14, [r3, #68]	; 0x44
 8006812:	4b6d      	ldr	r3, [pc, #436]	; (80069c8 <can_tx_rx+0x300>)
 8006814:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 8006818:	ee27 7a27 	vmul.f32	s14, s14, s15
 800681c:	4b6a      	ldr	r3, [pc, #424]	; (80069c8 <can_tx_rx+0x300>)
 800681e:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8006822:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006826:	4b6a      	ldr	r3, [pc, #424]	; (80069d0 <can_tx_rx+0x308>)
 8006828:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800682a:	4b64      	ldr	r3, [pc, #400]	; (80069bc <can_tx_rx+0x2f4>)
 800682c:	781b      	ldrb	r3, [r3, #0]
 800682e:	4619      	mov	r1, r3
 8006830:	4b66      	ldr	r3, [pc, #408]	; (80069cc <can_tx_rx+0x304>)
 8006832:	ed93 7a2c 	vldr	s14, [r3, #176]	; 0xb0
 8006836:	eef0 1a47 	vmov.f32	s3, s14
 800683a:	460b      	mov	r3, r1
 800683c:	2105      	movs	r1, #5
 800683e:	eeb0 1a67 	vmov.f32	s2, s15
 8006842:	eef0 0a46 	vmov.f32	s1, s12
 8006846:	eeb0 0a66 	vmov.f32	s0, s13
 800684a:	4862      	ldr	r0, [pc, #392]	; (80069d4 <can_tx_rx+0x30c>)
 800684c:	f7fb fa2e 	bl	8001cac <pack_reply>
					update_fsm(&state, ZERO_CMD);
 8006850:	217a      	movs	r1, #122	; 0x7a
 8006852:	485a      	ldr	r0, [pc, #360]	; (80069bc <can_tx_rx+0x2f4>)
 8006854:	f7fd f95c 	bl	8003b10 <update_fsm>
					break;
 8006858:	e140      	b.n	8006adc <can_tx_rx+0x414>
				case 3:  // HALL_CAL Mode
					pack_reply(&can_tx, comm_encoder.angle_multiturn[0]/GR, comm_encoder.velocity/GR, controller.i_q_filt*KT*GR, VERSION_NUM, hall_cal.hall_cal_state, state.state, controller.i_q_des);	// Pack response
 800685a:	4b5a      	ldr	r3, [pc, #360]	; (80069c4 <can_tx_rx+0x2fc>)
 800685c:	ed93 7a03 	vldr	s14, [r3, #12]
 8006860:	4b59      	ldr	r3, [pc, #356]	; (80069c8 <can_tx_rx+0x300>)
 8006862:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8006866:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800686a:	4b56      	ldr	r3, [pc, #344]	; (80069c4 <can_tx_rx+0x2fc>)
 800686c:	ed93 7a18 	vldr	s14, [r3, #96]	; 0x60
 8006870:	4b55      	ldr	r3, [pc, #340]	; (80069c8 <can_tx_rx+0x300>)
 8006872:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8006876:	ee87 6a27 	vdiv.f32	s12, s14, s15
 800687a:	4b54      	ldr	r3, [pc, #336]	; (80069cc <can_tx_rx+0x304>)
 800687c:	ed93 7a11 	vldr	s14, [r3, #68]	; 0x44
 8006880:	4b51      	ldr	r3, [pc, #324]	; (80069c8 <can_tx_rx+0x300>)
 8006882:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 8006886:	ee27 7a27 	vmul.f32	s14, s14, s15
 800688a:	4b4f      	ldr	r3, [pc, #316]	; (80069c8 <can_tx_rx+0x300>)
 800688c:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8006890:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006894:	4b4e      	ldr	r3, [pc, #312]	; (80069d0 <can_tx_rx+0x308>)
 8006896:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006898:	4b48      	ldr	r3, [pc, #288]	; (80069bc <can_tx_rx+0x2f4>)
 800689a:	781b      	ldrb	r3, [r3, #0]
 800689c:	4619      	mov	r1, r3
 800689e:	4b4b      	ldr	r3, [pc, #300]	; (80069cc <can_tx_rx+0x304>)
 80068a0:	ed93 7a2c 	vldr	s14, [r3, #176]	; 0xb0
 80068a4:	eef0 1a47 	vmov.f32	s3, s14
 80068a8:	460b      	mov	r3, r1
 80068aa:	2105      	movs	r1, #5
 80068ac:	eeb0 1a67 	vmov.f32	s2, s15
 80068b0:	eef0 0a46 	vmov.f32	s1, s12
 80068b4:	eeb0 0a66 	vmov.f32	s0, s13
 80068b8:	4846      	ldr	r0, [pc, #280]	; (80069d4 <can_tx_rx+0x30c>)
 80068ba:	f7fb f9f7 	bl	8001cac <pack_reply>
					hall_cal.hall_cal_count = 0;
 80068be:	4b44      	ldr	r3, [pc, #272]	; (80069d0 <can_tx_rx+0x308>)
 80068c0:	2200      	movs	r2, #0
 80068c2:	625a      	str	r2, [r3, #36]	; 0x24
					hall_cal.hall_cal_state = 1; // calibrating
 80068c4:	4b42      	ldr	r3, [pc, #264]	; (80069d0 <can_tx_rx+0x308>)
 80068c6:	2201      	movs	r2, #1
 80068c8:	629a      	str	r2, [r3, #40]	; 0x28
					/*----- convert theta_mech to 0~359.9999deg -----*/
					hall_cal.hall_present_pos = controller.theta_mech;
 80068ca:	4b40      	ldr	r3, [pc, #256]	; (80069cc <can_tx_rx+0x304>)
 80068cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80068ce:	4a40      	ldr	r2, [pc, #256]	; (80069d0 <can_tx_rx+0x308>)
 80068d0:	6113      	str	r3, [r2, #16]
					hall_cal.hall_cal_pcmd = controller.theta_mech;
 80068d2:	4b3e      	ldr	r3, [pc, #248]	; (80069cc <can_tx_rx+0x304>)
 80068d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80068d6:	4a3e      	ldr	r2, [pc, #248]	; (80069d0 <can_tx_rx+0x308>)
 80068d8:	6093      	str	r3, [r2, #8]
					static float _f_cal_round;
					modff(hall_cal.hall_cal_pcmd/(2*PI_F),&_f_cal_round);
 80068da:	4b3d      	ldr	r3, [pc, #244]	; (80069d0 <can_tx_rx+0x308>)
 80068dc:	edd3 7a02 	vldr	s15, [r3, #8]
 80068e0:	eddf 6a3d 	vldr	s13, [pc, #244]	; 80069d8 <can_tx_rx+0x310>
 80068e4:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80068e8:	483c      	ldr	r0, [pc, #240]	; (80069dc <can_tx_rx+0x314>)
 80068ea:	eeb0 0a47 	vmov.f32	s0, s14
 80068ee:	f005 fa71 	bl	800bdd4 <modff>
					hall_cal.hall_cal_pcmd = hall_cal.hall_cal_pcmd - _f_cal_round*2*PI_F;
 80068f2:	4b37      	ldr	r3, [pc, #220]	; (80069d0 <can_tx_rx+0x308>)
 80068f4:	ed93 7a02 	vldr	s14, [r3, #8]
 80068f8:	4b38      	ldr	r3, [pc, #224]	; (80069dc <can_tx_rx+0x314>)
 80068fa:	edd3 7a00 	vldr	s15, [r3]
 80068fe:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8006902:	eddf 6a37 	vldr	s13, [pc, #220]	; 80069e0 <can_tx_rx+0x318>
 8006906:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800690a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800690e:	4b30      	ldr	r3, [pc, #192]	; (80069d0 <can_tx_rx+0x308>)
 8006910:	edc3 7a02 	vstr	s15, [r3, #8]
					if(hall_cal.hall_cal_pcmd < 0) hall_cal.hall_cal_pcmd = hall_cal.hall_cal_pcmd + 2*PI_F;
 8006914:	4b2e      	ldr	r3, [pc, #184]	; (80069d0 <can_tx_rx+0x308>)
 8006916:	edd3 7a02 	vldr	s15, [r3, #8]
 800691a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800691e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006922:	d509      	bpl.n	8006938 <can_tx_rx+0x270>
 8006924:	4b2a      	ldr	r3, [pc, #168]	; (80069d0 <can_tx_rx+0x308>)
 8006926:	edd3 7a02 	vldr	s15, [r3, #8]
 800692a:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 80069d8 <can_tx_rx+0x310>
 800692e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8006932:	4b27      	ldr	r3, [pc, #156]	; (80069d0 <can_tx_rx+0x308>)
 8006934:	edc3 7a02 	vstr	s15, [r3, #8]
					update_fsm(&state, HALL_CAL_CMD);
 8006938:	2168      	movs	r1, #104	; 0x68
 800693a:	4820      	ldr	r0, [pc, #128]	; (80069bc <can_tx_rx+0x2f4>)
 800693c:	f7fd f8e8 	bl	8003b10 <update_fsm>
					break;
 8006940:	e0cc      	b.n	8006adc <can_tx_rx+0x414>
				case 4:  // Only enter MOTOR Mode
					pack_reply(&can_tx, comm_encoder.angle_multiturn[0]/GR, comm_encoder.velocity/GR, controller.i_q_filt*KT*GR, VERSION_NUM, hall_cal.hall_cal_state, state.state, controller.i_q_des);	// Pack response
 8006942:	4b20      	ldr	r3, [pc, #128]	; (80069c4 <can_tx_rx+0x2fc>)
 8006944:	ed93 7a03 	vldr	s14, [r3, #12]
 8006948:	4b1f      	ldr	r3, [pc, #124]	; (80069c8 <can_tx_rx+0x300>)
 800694a:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 800694e:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8006952:	4b1c      	ldr	r3, [pc, #112]	; (80069c4 <can_tx_rx+0x2fc>)
 8006954:	ed93 7a18 	vldr	s14, [r3, #96]	; 0x60
 8006958:	4b1b      	ldr	r3, [pc, #108]	; (80069c8 <can_tx_rx+0x300>)
 800695a:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 800695e:	ee87 6a27 	vdiv.f32	s12, s14, s15
 8006962:	4b1a      	ldr	r3, [pc, #104]	; (80069cc <can_tx_rx+0x304>)
 8006964:	ed93 7a11 	vldr	s14, [r3, #68]	; 0x44
 8006968:	4b17      	ldr	r3, [pc, #92]	; (80069c8 <can_tx_rx+0x300>)
 800696a:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 800696e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006972:	4b15      	ldr	r3, [pc, #84]	; (80069c8 <can_tx_rx+0x300>)
 8006974:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8006978:	ee67 7a27 	vmul.f32	s15, s14, s15
 800697c:	4b14      	ldr	r3, [pc, #80]	; (80069d0 <can_tx_rx+0x308>)
 800697e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006980:	4b0e      	ldr	r3, [pc, #56]	; (80069bc <can_tx_rx+0x2f4>)
 8006982:	781b      	ldrb	r3, [r3, #0]
 8006984:	4619      	mov	r1, r3
 8006986:	4b11      	ldr	r3, [pc, #68]	; (80069cc <can_tx_rx+0x304>)
 8006988:	ed93 7a2c 	vldr	s14, [r3, #176]	; 0xb0
 800698c:	eef0 1a47 	vmov.f32	s3, s14
 8006990:	460b      	mov	r3, r1
 8006992:	2105      	movs	r1, #5
 8006994:	eeb0 1a67 	vmov.f32	s2, s15
 8006998:	eef0 0a46 	vmov.f32	s1, s12
 800699c:	eeb0 0a66 	vmov.f32	s0, s13
 80069a0:	480c      	ldr	r0, [pc, #48]	; (80069d4 <can_tx_rx+0x30c>)
 80069a2:	f7fb f983 	bl	8001cac <pack_reply>
					update_fsm(&state, MOTOR_CMD);
 80069a6:	216d      	movs	r1, #109	; 0x6d
 80069a8:	4804      	ldr	r0, [pc, #16]	; (80069bc <can_tx_rx+0x2f4>)
 80069aa:	f7fd f8b1 	bl	8003b10 <update_fsm>
					break;
 80069ae:	e095      	b.n	8006adc <can_tx_rx+0x414>
 80069b0:	200093e0 	.word	0x200093e0
 80069b4:	200093e8 	.word	0x200093e8
 80069b8:	20000338 	.word	0x20000338
 80069bc:	20000670 	.word	0x20000670
 80069c0:	200093d8 	.word	0x200093d8
 80069c4:	20000360 	.word	0x20000360
 80069c8:	20000694 	.word	0x20000694
 80069cc:	20000794 	.word	0x20000794
 80069d0:	20000640 	.word	0x20000640
 80069d4:	200093ac 	.word	0x200093ac
 80069d8:	40c90fdb 	.word	0x40c90fdb
 80069dc:	20000250 	.word	0x20000250
 80069e0:	40490fdb 	.word	0x40490fdb
				case 5:  // Enter Motor Mode and send controller commands
					pack_reply(&can_tx, comm_encoder.angle_multiturn[0]/GR, comm_encoder.velocity/GR, controller.i_q_filt*KT*GR, VERSION_NUM, hall_cal.hall_cal_state, state.state, controller.i_q_des);	// Pack response
 80069e4:	4b42      	ldr	r3, [pc, #264]	; (8006af0 <can_tx_rx+0x428>)
 80069e6:	ed93 7a03 	vldr	s14, [r3, #12]
 80069ea:	4b42      	ldr	r3, [pc, #264]	; (8006af4 <can_tx_rx+0x42c>)
 80069ec:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 80069f0:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80069f4:	4b3e      	ldr	r3, [pc, #248]	; (8006af0 <can_tx_rx+0x428>)
 80069f6:	ed93 7a18 	vldr	s14, [r3, #96]	; 0x60
 80069fa:	4b3e      	ldr	r3, [pc, #248]	; (8006af4 <can_tx_rx+0x42c>)
 80069fc:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8006a00:	ee87 6a27 	vdiv.f32	s12, s14, s15
 8006a04:	4b3c      	ldr	r3, [pc, #240]	; (8006af8 <can_tx_rx+0x430>)
 8006a06:	ed93 7a11 	vldr	s14, [r3, #68]	; 0x44
 8006a0a:	4b3a      	ldr	r3, [pc, #232]	; (8006af4 <can_tx_rx+0x42c>)
 8006a0c:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 8006a10:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006a14:	4b37      	ldr	r3, [pc, #220]	; (8006af4 <can_tx_rx+0x42c>)
 8006a16:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8006a1a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006a1e:	4b37      	ldr	r3, [pc, #220]	; (8006afc <can_tx_rx+0x434>)
 8006a20:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006a22:	4b37      	ldr	r3, [pc, #220]	; (8006b00 <can_tx_rx+0x438>)
 8006a24:	781b      	ldrb	r3, [r3, #0]
 8006a26:	4619      	mov	r1, r3
 8006a28:	4b33      	ldr	r3, [pc, #204]	; (8006af8 <can_tx_rx+0x430>)
 8006a2a:	ed93 7a2c 	vldr	s14, [r3, #176]	; 0xb0
 8006a2e:	eef0 1a47 	vmov.f32	s3, s14
 8006a32:	460b      	mov	r3, r1
 8006a34:	2105      	movs	r1, #5
 8006a36:	eeb0 1a67 	vmov.f32	s2, s15
 8006a3a:	eef0 0a46 	vmov.f32	s1, s12
 8006a3e:	eeb0 0a66 	vmov.f32	s0, s13
 8006a42:	4830      	ldr	r0, [pc, #192]	; (8006b04 <can_tx_rx+0x43c>)
 8006a44:	f7fb f932 	bl	8001cac <pack_reply>
					unpack_cmd(can_rx, controller.commands);	// Unpack commands
 8006a48:	4c2f      	ldr	r4, [pc, #188]	; (8006b08 <can_tx_rx+0x440>)
 8006a4a:	4b30      	ldr	r3, [pc, #192]	; (8006b0c <can_tx_rx+0x444>)
 8006a4c:	9312      	str	r3, [sp, #72]	; 0x48
 8006a4e:	4668      	mov	r0, sp
 8006a50:	f104 0310 	add.w	r3, r4, #16
 8006a54:	2248      	movs	r2, #72	; 0x48
 8006a56:	4619      	mov	r1, r3
 8006a58:	f005 fcbe 	bl	800c3d8 <memcpy>
 8006a5c:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8006a60:	f7fb f9bc 	bl	8001ddc <unpack_cmd>
					controller.timeout = 0;					    // Reset timeout counter
 8006a64:	4b24      	ldr	r3, [pc, #144]	; (8006af8 <can_tx_rx+0x430>)
 8006a66:	2200      	movs	r2, #0
 8006a68:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
					controller.i_mag_max = controller.i_q;
 8006a6c:	4b22      	ldr	r3, [pc, #136]	; (8006af8 <can_tx_rx+0x430>)
 8006a6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a70:	4a21      	ldr	r2, [pc, #132]	; (8006af8 <can_tx_rx+0x430>)
 8006a72:	6513      	str	r3, [r2, #80]	; 0x50
					break;
 8006a74:	e032      	b.n	8006adc <can_tx_rx+0x414>
				default:
					pack_reply(&can_tx, comm_encoder.angle_multiturn[0]/GR, comm_encoder.velocity/GR, controller.i_q_filt*KT*GR, VERSION_NUM, hall_cal.hall_cal_state, state.state, controller.i_q_des);	// Pack response
 8006a76:	4b1e      	ldr	r3, [pc, #120]	; (8006af0 <can_tx_rx+0x428>)
 8006a78:	ed93 7a03 	vldr	s14, [r3, #12]
 8006a7c:	4b1d      	ldr	r3, [pc, #116]	; (8006af4 <can_tx_rx+0x42c>)
 8006a7e:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8006a82:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8006a86:	4b1a      	ldr	r3, [pc, #104]	; (8006af0 <can_tx_rx+0x428>)
 8006a88:	ed93 7a18 	vldr	s14, [r3, #96]	; 0x60
 8006a8c:	4b19      	ldr	r3, [pc, #100]	; (8006af4 <can_tx_rx+0x42c>)
 8006a8e:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8006a92:	ee87 6a27 	vdiv.f32	s12, s14, s15
 8006a96:	4b18      	ldr	r3, [pc, #96]	; (8006af8 <can_tx_rx+0x430>)
 8006a98:	ed93 7a11 	vldr	s14, [r3, #68]	; 0x44
 8006a9c:	4b15      	ldr	r3, [pc, #84]	; (8006af4 <can_tx_rx+0x42c>)
 8006a9e:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 8006aa2:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006aa6:	4b13      	ldr	r3, [pc, #76]	; (8006af4 <can_tx_rx+0x42c>)
 8006aa8:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8006aac:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006ab0:	4b12      	ldr	r3, [pc, #72]	; (8006afc <can_tx_rx+0x434>)
 8006ab2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006ab4:	4b12      	ldr	r3, [pc, #72]	; (8006b00 <can_tx_rx+0x438>)
 8006ab6:	781b      	ldrb	r3, [r3, #0]
 8006ab8:	4619      	mov	r1, r3
 8006aba:	4b0f      	ldr	r3, [pc, #60]	; (8006af8 <can_tx_rx+0x430>)
 8006abc:	ed93 7a2c 	vldr	s14, [r3, #176]	; 0xb0
 8006ac0:	eef0 1a47 	vmov.f32	s3, s14
 8006ac4:	460b      	mov	r3, r1
 8006ac6:	2105      	movs	r1, #5
 8006ac8:	eeb0 1a67 	vmov.f32	s2, s15
 8006acc:	eef0 0a46 	vmov.f32	s1, s12
 8006ad0:	eeb0 0a66 	vmov.f32	s0, s13
 8006ad4:	480b      	ldr	r0, [pc, #44]	; (8006b04 <can_tx_rx+0x43c>)
 8006ad6:	f7fb f8e9 	bl	8001cac <pack_reply>
					break;
 8006ada:	bf00      	nop
			}
		HAL_CAN_AddTxMessage(&CAN_H, &can_tx.tx_header, can_tx.data, &TxMailbox);	// Send response
 8006adc:	463b      	mov	r3, r7
 8006ade:	4a0c      	ldr	r2, [pc, #48]	; (8006b10 <can_tx_rx+0x448>)
 8006ae0:	490c      	ldr	r1, [pc, #48]	; (8006b14 <can_tx_rx+0x44c>)
 8006ae2:	480d      	ldr	r0, [pc, #52]	; (8006b18 <can_tx_rx+0x450>)
 8006ae4:	f001 f9a6 	bl	8007e34 <HAL_CAN_AddTxMessage>
	}

}
 8006ae8:	bf00      	nop
 8006aea:	370c      	adds	r7, #12
 8006aec:	46bd      	mov	sp, r7
 8006aee:	bd90      	pop	{r4, r7, pc}
 8006af0:	20000360 	.word	0x20000360
 8006af4:	20000694 	.word	0x20000694
 8006af8:	20000794 	.word	0x20000794
 8006afc:	20000640 	.word	0x20000640
 8006b00:	20000670 	.word	0x20000670
 8006b04:	200093ac 	.word	0x200093ac
 8006b08:	200093d8 	.word	0x200093d8
 8006b0c:	2000086c 	.word	0x2000086c
 8006b10:	200093ad 	.word	0x200093ad
 8006b14:	200093b8 	.word	0x200093b8
 8006b18:	20000338 	.word	0x20000338

08006b1c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8006b1c:	b480      	push	{r7}
 8006b1e:	af00      	add	r7, sp, #0
	return 1;
 8006b20:	2301      	movs	r3, #1
}
 8006b22:	4618      	mov	r0, r3
 8006b24:	46bd      	mov	sp, r7
 8006b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b2a:	4770      	bx	lr

08006b2c <_kill>:

int _kill(int pid, int sig)
{
 8006b2c:	b580      	push	{r7, lr}
 8006b2e:	b082      	sub	sp, #8
 8006b30:	af00      	add	r7, sp, #0
 8006b32:	6078      	str	r0, [r7, #4]
 8006b34:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8006b36:	f005 fc25 	bl	800c384 <__errno>
 8006b3a:	4603      	mov	r3, r0
 8006b3c:	2216      	movs	r2, #22
 8006b3e:	601a      	str	r2, [r3, #0]
	return -1;
 8006b40:	f04f 33ff 	mov.w	r3, #4294967295
}
 8006b44:	4618      	mov	r0, r3
 8006b46:	3708      	adds	r7, #8
 8006b48:	46bd      	mov	sp, r7
 8006b4a:	bd80      	pop	{r7, pc}

08006b4c <_exit>:

void _exit (int status)
{
 8006b4c:	b580      	push	{r7, lr}
 8006b4e:	b082      	sub	sp, #8
 8006b50:	af00      	add	r7, sp, #0
 8006b52:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8006b54:	f04f 31ff 	mov.w	r1, #4294967295
 8006b58:	6878      	ldr	r0, [r7, #4]
 8006b5a:	f7ff ffe7 	bl	8006b2c <_kill>
	while (1) {}		/* Make sure we hang here */
 8006b5e:	e7fe      	b.n	8006b5e <_exit+0x12>

08006b60 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8006b60:	b580      	push	{r7, lr}
 8006b62:	b086      	sub	sp, #24
 8006b64:	af00      	add	r7, sp, #0
 8006b66:	60f8      	str	r0, [r7, #12]
 8006b68:	60b9      	str	r1, [r7, #8]
 8006b6a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006b6c:	2300      	movs	r3, #0
 8006b6e:	617b      	str	r3, [r7, #20]
 8006b70:	e00a      	b.n	8006b88 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8006b72:	f3af 8000 	nop.w
 8006b76:	4601      	mov	r1, r0
 8006b78:	68bb      	ldr	r3, [r7, #8]
 8006b7a:	1c5a      	adds	r2, r3, #1
 8006b7c:	60ba      	str	r2, [r7, #8]
 8006b7e:	b2ca      	uxtb	r2, r1
 8006b80:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006b82:	697b      	ldr	r3, [r7, #20]
 8006b84:	3301      	adds	r3, #1
 8006b86:	617b      	str	r3, [r7, #20]
 8006b88:	697a      	ldr	r2, [r7, #20]
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	429a      	cmp	r2, r3
 8006b8e:	dbf0      	blt.n	8006b72 <_read+0x12>
	}

return len;
 8006b90:	687b      	ldr	r3, [r7, #4]
}
 8006b92:	4618      	mov	r0, r3
 8006b94:	3718      	adds	r7, #24
 8006b96:	46bd      	mov	sp, r7
 8006b98:	bd80      	pop	{r7, pc}

08006b9a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8006b9a:	b580      	push	{r7, lr}
 8006b9c:	b086      	sub	sp, #24
 8006b9e:	af00      	add	r7, sp, #0
 8006ba0:	60f8      	str	r0, [r7, #12]
 8006ba2:	60b9      	str	r1, [r7, #8]
 8006ba4:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006ba6:	2300      	movs	r3, #0
 8006ba8:	617b      	str	r3, [r7, #20]
 8006baa:	e009      	b.n	8006bc0 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8006bac:	68bb      	ldr	r3, [r7, #8]
 8006bae:	1c5a      	adds	r2, r3, #1
 8006bb0:	60ba      	str	r2, [r7, #8]
 8006bb2:	781b      	ldrb	r3, [r3, #0]
 8006bb4:	4618      	mov	r0, r3
 8006bb6:	f000 fa17 	bl	8006fe8 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006bba:	697b      	ldr	r3, [r7, #20]
 8006bbc:	3301      	adds	r3, #1
 8006bbe:	617b      	str	r3, [r7, #20]
 8006bc0:	697a      	ldr	r2, [r7, #20]
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	429a      	cmp	r2, r3
 8006bc6:	dbf1      	blt.n	8006bac <_write+0x12>
	}
	return len;
 8006bc8:	687b      	ldr	r3, [r7, #4]
}
 8006bca:	4618      	mov	r0, r3
 8006bcc:	3718      	adds	r7, #24
 8006bce:	46bd      	mov	sp, r7
 8006bd0:	bd80      	pop	{r7, pc}

08006bd2 <_close>:

int _close(int file)
{
 8006bd2:	b480      	push	{r7}
 8006bd4:	b083      	sub	sp, #12
 8006bd6:	af00      	add	r7, sp, #0
 8006bd8:	6078      	str	r0, [r7, #4]
	return -1;
 8006bda:	f04f 33ff 	mov.w	r3, #4294967295
}
 8006bde:	4618      	mov	r0, r3
 8006be0:	370c      	adds	r7, #12
 8006be2:	46bd      	mov	sp, r7
 8006be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006be8:	4770      	bx	lr

08006bea <_fstat>:


int _fstat(int file, struct stat *st)
{
 8006bea:	b480      	push	{r7}
 8006bec:	b083      	sub	sp, #12
 8006bee:	af00      	add	r7, sp, #0
 8006bf0:	6078      	str	r0, [r7, #4]
 8006bf2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8006bf4:	683b      	ldr	r3, [r7, #0]
 8006bf6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8006bfa:	605a      	str	r2, [r3, #4]
	return 0;
 8006bfc:	2300      	movs	r3, #0
}
 8006bfe:	4618      	mov	r0, r3
 8006c00:	370c      	adds	r7, #12
 8006c02:	46bd      	mov	sp, r7
 8006c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c08:	4770      	bx	lr

08006c0a <_isatty>:

int _isatty(int file)
{
 8006c0a:	b480      	push	{r7}
 8006c0c:	b083      	sub	sp, #12
 8006c0e:	af00      	add	r7, sp, #0
 8006c10:	6078      	str	r0, [r7, #4]
	return 1;
 8006c12:	2301      	movs	r3, #1
}
 8006c14:	4618      	mov	r0, r3
 8006c16:	370c      	adds	r7, #12
 8006c18:	46bd      	mov	sp, r7
 8006c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c1e:	4770      	bx	lr

08006c20 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8006c20:	b480      	push	{r7}
 8006c22:	b085      	sub	sp, #20
 8006c24:	af00      	add	r7, sp, #0
 8006c26:	60f8      	str	r0, [r7, #12]
 8006c28:	60b9      	str	r1, [r7, #8]
 8006c2a:	607a      	str	r2, [r7, #4]
	return 0;
 8006c2c:	2300      	movs	r3, #0
}
 8006c2e:	4618      	mov	r0, r3
 8006c30:	3714      	adds	r7, #20
 8006c32:	46bd      	mov	sp, r7
 8006c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c38:	4770      	bx	lr
	...

08006c3c <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8006c3c:	b580      	push	{r7, lr}
 8006c3e:	b084      	sub	sp, #16
 8006c40:	af00      	add	r7, sp, #0
 8006c42:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8006c44:	4b11      	ldr	r3, [pc, #68]	; (8006c8c <_sbrk+0x50>)
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	d102      	bne.n	8006c52 <_sbrk+0x16>
		heap_end = &end;
 8006c4c:	4b0f      	ldr	r3, [pc, #60]	; (8006c8c <_sbrk+0x50>)
 8006c4e:	4a10      	ldr	r2, [pc, #64]	; (8006c90 <_sbrk+0x54>)
 8006c50:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8006c52:	4b0e      	ldr	r3, [pc, #56]	; (8006c8c <_sbrk+0x50>)
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8006c58:	4b0c      	ldr	r3, [pc, #48]	; (8006c8c <_sbrk+0x50>)
 8006c5a:	681a      	ldr	r2, [r3, #0]
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	4413      	add	r3, r2
 8006c60:	466a      	mov	r2, sp
 8006c62:	4293      	cmp	r3, r2
 8006c64:	d907      	bls.n	8006c76 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8006c66:	f005 fb8d 	bl	800c384 <__errno>
 8006c6a:	4603      	mov	r3, r0
 8006c6c:	220c      	movs	r2, #12
 8006c6e:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8006c70:	f04f 33ff 	mov.w	r3, #4294967295
 8006c74:	e006      	b.n	8006c84 <_sbrk+0x48>
	}

	heap_end += incr;
 8006c76:	4b05      	ldr	r3, [pc, #20]	; (8006c8c <_sbrk+0x50>)
 8006c78:	681a      	ldr	r2, [r3, #0]
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	4413      	add	r3, r2
 8006c7e:	4a03      	ldr	r2, [pc, #12]	; (8006c8c <_sbrk+0x50>)
 8006c80:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8006c82:	68fb      	ldr	r3, [r7, #12]
}
 8006c84:	4618      	mov	r0, r3
 8006c86:	3710      	adds	r7, #16
 8006c88:	46bd      	mov	sp, r7
 8006c8a:	bd80      	pop	{r7, pc}
 8006c8c:	20000254 	.word	0x20000254
 8006c90:	200095a8 	.word	0x200095a8

08006c94 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8006c94:	b480      	push	{r7}
 8006c96:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8006c98:	4b08      	ldr	r3, [pc, #32]	; (8006cbc <SystemInit+0x28>)
 8006c9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006c9e:	4a07      	ldr	r2, [pc, #28]	; (8006cbc <SystemInit+0x28>)
 8006ca0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8006ca4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8006ca8:	4b04      	ldr	r3, [pc, #16]	; (8006cbc <SystemInit+0x28>)
 8006caa:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8006cae:	609a      	str	r2, [r3, #8]
#endif
}
 8006cb0:	bf00      	nop
 8006cb2:	46bd      	mov	sp, r7
 8006cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cb8:	4770      	bx	lr
 8006cba:	bf00      	nop
 8006cbc:	e000ed00 	.word	0xe000ed00

08006cc0 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8006cc0:	b580      	push	{r7, lr}
 8006cc2:	b096      	sub	sp, #88	; 0x58
 8006cc4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8006cc6:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8006cca:	2200      	movs	r2, #0
 8006ccc:	601a      	str	r2, [r3, #0]
 8006cce:	605a      	str	r2, [r3, #4]
 8006cd0:	609a      	str	r2, [r3, #8]
 8006cd2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006cd4:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8006cd8:	2200      	movs	r2, #0
 8006cda:	601a      	str	r2, [r3, #0]
 8006cdc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8006cde:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006ce2:	2200      	movs	r2, #0
 8006ce4:	601a      	str	r2, [r3, #0]
 8006ce6:	605a      	str	r2, [r3, #4]
 8006ce8:	609a      	str	r2, [r3, #8]
 8006cea:	60da      	str	r2, [r3, #12]
 8006cec:	611a      	str	r2, [r3, #16]
 8006cee:	615a      	str	r2, [r3, #20]
 8006cf0:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8006cf2:	1d3b      	adds	r3, r7, #4
 8006cf4:	2220      	movs	r2, #32
 8006cf6:	2100      	movs	r1, #0
 8006cf8:	4618      	mov	r0, r3
 8006cfa:	f005 fb7b 	bl	800c3f4 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8006cfe:	4b4a      	ldr	r3, [pc, #296]	; (8006e28 <MX_TIM1_Init+0x168>)
 8006d00:	4a4a      	ldr	r2, [pc, #296]	; (8006e2c <MX_TIM1_Init+0x16c>)
 8006d02:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8006d04:	4b48      	ldr	r3, [pc, #288]	; (8006e28 <MX_TIM1_Init+0x168>)
 8006d06:	2200      	movs	r2, #0
 8006d08:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8006d0a:	4b47      	ldr	r3, [pc, #284]	; (8006e28 <MX_TIM1_Init+0x168>)
 8006d0c:	2220      	movs	r2, #32
 8006d0e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 0x8CA;
 8006d10:	4b45      	ldr	r3, [pc, #276]	; (8006e28 <MX_TIM1_Init+0x168>)
 8006d12:	f640 02ca 	movw	r2, #2250	; 0x8ca
 8006d16:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006d18:	4b43      	ldr	r3, [pc, #268]	; (8006e28 <MX_TIM1_Init+0x168>)
 8006d1a:	2200      	movs	r2, #0
 8006d1c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 1;
 8006d1e:	4b42      	ldr	r3, [pc, #264]	; (8006e28 <MX_TIM1_Init+0x168>)
 8006d20:	2201      	movs	r2, #1
 8006d22:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8006d24:	4b40      	ldr	r3, [pc, #256]	; (8006e28 <MX_TIM1_Init+0x168>)
 8006d26:	2280      	movs	r2, #128	; 0x80
 8006d28:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8006d2a:	483f      	ldr	r0, [pc, #252]	; (8006e28 <MX_TIM1_Init+0x168>)
 8006d2c:	f003 f8c2 	bl	8009eb4 <HAL_TIM_Base_Init>
 8006d30:	4603      	mov	r3, r0
 8006d32:	2b00      	cmp	r3, #0
 8006d34:	d001      	beq.n	8006d3a <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8006d36:	f7fe fb81 	bl	800543c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8006d3a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006d3e:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8006d40:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8006d44:	4619      	mov	r1, r3
 8006d46:	4838      	ldr	r0, [pc, #224]	; (8006e28 <MX_TIM1_Init+0x168>)
 8006d48:	f003 fc5c 	bl	800a604 <HAL_TIM_ConfigClockSource>
 8006d4c:	4603      	mov	r3, r0
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d001      	beq.n	8006d56 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8006d52:	f7fe fb73 	bl	800543c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8006d56:	4834      	ldr	r0, [pc, #208]	; (8006e28 <MX_TIM1_Init+0x168>)
 8006d58:	f003 f96c 	bl	800a034 <HAL_TIM_PWM_Init>
 8006d5c:	4603      	mov	r3, r0
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d001      	beq.n	8006d66 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8006d62:	f7fe fb6b 	bl	800543c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006d66:	2300      	movs	r3, #0
 8006d68:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006d6a:	2300      	movs	r3, #0
 8006d6c:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8006d6e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8006d72:	4619      	mov	r1, r3
 8006d74:	482c      	ldr	r0, [pc, #176]	; (8006e28 <MX_TIM1_Init+0x168>)
 8006d76:	f004 f84b 	bl	800ae10 <HAL_TIMEx_MasterConfigSynchronization>
 8006d7a:	4603      	mov	r3, r0
 8006d7c:	2b00      	cmp	r3, #0
 8006d7e:	d001      	beq.n	8006d84 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8006d80:	f7fe fb5c 	bl	800543c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8006d84:	2360      	movs	r3, #96	; 0x60
 8006d86:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8006d88:	2300      	movs	r3, #0
 8006d8a:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 8006d8c:	2302      	movs	r3, #2
 8006d8e:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8006d90:	2300      	movs	r3, #0
 8006d92:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8006d94:	2304      	movs	r3, #4
 8006d96:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8006d98:	2300      	movs	r3, #0
 8006d9a:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8006d9c:	2300      	movs	r3, #0
 8006d9e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8006da0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006da4:	2200      	movs	r2, #0
 8006da6:	4619      	mov	r1, r3
 8006da8:	481f      	ldr	r0, [pc, #124]	; (8006e28 <MX_TIM1_Init+0x168>)
 8006daa:	f003 fb6d 	bl	800a488 <HAL_TIM_PWM_ConfigChannel>
 8006dae:	4603      	mov	r3, r0
 8006db0:	2b00      	cmp	r3, #0
 8006db2:	d001      	beq.n	8006db8 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8006db4:	f7fe fb42 	bl	800543c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8006db8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006dbc:	2204      	movs	r2, #4
 8006dbe:	4619      	mov	r1, r3
 8006dc0:	4819      	ldr	r0, [pc, #100]	; (8006e28 <MX_TIM1_Init+0x168>)
 8006dc2:	f003 fb61 	bl	800a488 <HAL_TIM_PWM_ConfigChannel>
 8006dc6:	4603      	mov	r3, r0
 8006dc8:	2b00      	cmp	r3, #0
 8006dca:	d001      	beq.n	8006dd0 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 8006dcc:	f7fe fb36 	bl	800543c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8006dd0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006dd4:	2208      	movs	r2, #8
 8006dd6:	4619      	mov	r1, r3
 8006dd8:	4813      	ldr	r0, [pc, #76]	; (8006e28 <MX_TIM1_Init+0x168>)
 8006dda:	f003 fb55 	bl	800a488 <HAL_TIM_PWM_ConfigChannel>
 8006dde:	4603      	mov	r3, r0
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	d001      	beq.n	8006de8 <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 8006de4:	f7fe fb2a 	bl	800543c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8006de8:	2300      	movs	r3, #0
 8006dea:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8006dec:	2300      	movs	r3, #0
 8006dee:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8006df0:	2300      	movs	r3, #0
 8006df2:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8006df4:	2300      	movs	r3, #0
 8006df6:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8006df8:	2300      	movs	r3, #0
 8006dfa:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8006dfc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8006e00:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8006e02:	2300      	movs	r3, #0
 8006e04:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8006e06:	1d3b      	adds	r3, r7, #4
 8006e08:	4619      	mov	r1, r3
 8006e0a:	4807      	ldr	r0, [pc, #28]	; (8006e28 <MX_TIM1_Init+0x168>)
 8006e0c:	f004 f87c 	bl	800af08 <HAL_TIMEx_ConfigBreakDeadTime>
 8006e10:	4603      	mov	r3, r0
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	d001      	beq.n	8006e1a <MX_TIM1_Init+0x15a>
  {
    Error_Handler();
 8006e16:	f7fe fb11 	bl	800543c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8006e1a:	4803      	ldr	r0, [pc, #12]	; (8006e28 <MX_TIM1_Init+0x168>)
 8006e1c:	f000 f830 	bl	8006e80 <HAL_TIM_MspPostInit>

}
 8006e20:	bf00      	nop
 8006e22:	3758      	adds	r7, #88	; 0x58
 8006e24:	46bd      	mov	sp, r7
 8006e26:	bd80      	pop	{r7, pc}
 8006e28:	20009508 	.word	0x20009508
 8006e2c:	40010000 	.word	0x40010000

08006e30 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8006e30:	b580      	push	{r7, lr}
 8006e32:	b084      	sub	sp, #16
 8006e34:	af00      	add	r7, sp, #0
 8006e36:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	4a0e      	ldr	r2, [pc, #56]	; (8006e78 <HAL_TIM_Base_MspInit+0x48>)
 8006e3e:	4293      	cmp	r3, r2
 8006e40:	d115      	bne.n	8006e6e <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8006e42:	2300      	movs	r3, #0
 8006e44:	60fb      	str	r3, [r7, #12]
 8006e46:	4b0d      	ldr	r3, [pc, #52]	; (8006e7c <HAL_TIM_Base_MspInit+0x4c>)
 8006e48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006e4a:	4a0c      	ldr	r2, [pc, #48]	; (8006e7c <HAL_TIM_Base_MspInit+0x4c>)
 8006e4c:	f043 0301 	orr.w	r3, r3, #1
 8006e50:	6453      	str	r3, [r2, #68]	; 0x44
 8006e52:	4b0a      	ldr	r3, [pc, #40]	; (8006e7c <HAL_TIM_Base_MspInit+0x4c>)
 8006e54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006e56:	f003 0301 	and.w	r3, r3, #1
 8006e5a:	60fb      	str	r3, [r7, #12]
 8006e5c:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8006e5e:	2200      	movs	r2, #0
 8006e60:	2100      	movs	r1, #0
 8006e62:	2019      	movs	r0, #25
 8006e64:	f001 fce7 	bl	8008836 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8006e68:	2019      	movs	r0, #25
 8006e6a:	f001 fd00 	bl	800886e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8006e6e:	bf00      	nop
 8006e70:	3710      	adds	r7, #16
 8006e72:	46bd      	mov	sp, r7
 8006e74:	bd80      	pop	{r7, pc}
 8006e76:	bf00      	nop
 8006e78:	40010000 	.word	0x40010000
 8006e7c:	40023800 	.word	0x40023800

08006e80 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8006e80:	b580      	push	{r7, lr}
 8006e82:	b088      	sub	sp, #32
 8006e84:	af00      	add	r7, sp, #0
 8006e86:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006e88:	f107 030c 	add.w	r3, r7, #12
 8006e8c:	2200      	movs	r2, #0
 8006e8e:	601a      	str	r2, [r3, #0]
 8006e90:	605a      	str	r2, [r3, #4]
 8006e92:	609a      	str	r2, [r3, #8]
 8006e94:	60da      	str	r2, [r3, #12]
 8006e96:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	4a12      	ldr	r2, [pc, #72]	; (8006ee8 <HAL_TIM_MspPostInit+0x68>)
 8006e9e:	4293      	cmp	r3, r2
 8006ea0:	d11e      	bne.n	8006ee0 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006ea2:	2300      	movs	r3, #0
 8006ea4:	60bb      	str	r3, [r7, #8]
 8006ea6:	4b11      	ldr	r3, [pc, #68]	; (8006eec <HAL_TIM_MspPostInit+0x6c>)
 8006ea8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006eaa:	4a10      	ldr	r2, [pc, #64]	; (8006eec <HAL_TIM_MspPostInit+0x6c>)
 8006eac:	f043 0301 	orr.w	r3, r3, #1
 8006eb0:	6313      	str	r3, [r2, #48]	; 0x30
 8006eb2:	4b0e      	ldr	r3, [pc, #56]	; (8006eec <HAL_TIM_MspPostInit+0x6c>)
 8006eb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006eb6:	f003 0301 	and.w	r3, r3, #1
 8006eba:	60bb      	str	r3, [r7, #8]
 8006ebc:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 8006ebe:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8006ec2:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006ec4:	2302      	movs	r3, #2
 8006ec6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006ec8:	2300      	movs	r3, #0
 8006eca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006ecc:	2303      	movs	r3, #3
 8006ece:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8006ed0:	2301      	movs	r3, #1
 8006ed2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006ed4:	f107 030c 	add.w	r3, r7, #12
 8006ed8:	4619      	mov	r1, r3
 8006eda:	4805      	ldr	r0, [pc, #20]	; (8006ef0 <HAL_TIM_MspPostInit+0x70>)
 8006edc:	f001 fd74 	bl	80089c8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8006ee0:	bf00      	nop
 8006ee2:	3720      	adds	r7, #32
 8006ee4:	46bd      	mov	sp, r7
 8006ee6:	bd80      	pop	{r7, pc}
 8006ee8:	40010000 	.word	0x40010000
 8006eec:	40023800 	.word	0x40023800
 8006ef0:	40020000 	.word	0x40020000

08006ef4 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8006ef4:	b580      	push	{r7, lr}
 8006ef6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8006ef8:	4b11      	ldr	r3, [pc, #68]	; (8006f40 <MX_USART2_UART_Init+0x4c>)
 8006efa:	4a12      	ldr	r2, [pc, #72]	; (8006f44 <MX_USART2_UART_Init+0x50>)
 8006efc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8006efe:	4b10      	ldr	r3, [pc, #64]	; (8006f40 <MX_USART2_UART_Init+0x4c>)
 8006f00:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8006f04:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8006f06:	4b0e      	ldr	r3, [pc, #56]	; (8006f40 <MX_USART2_UART_Init+0x4c>)
 8006f08:	2200      	movs	r2, #0
 8006f0a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8006f0c:	4b0c      	ldr	r3, [pc, #48]	; (8006f40 <MX_USART2_UART_Init+0x4c>)
 8006f0e:	2200      	movs	r2, #0
 8006f10:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8006f12:	4b0b      	ldr	r3, [pc, #44]	; (8006f40 <MX_USART2_UART_Init+0x4c>)
 8006f14:	2200      	movs	r2, #0
 8006f16:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8006f18:	4b09      	ldr	r3, [pc, #36]	; (8006f40 <MX_USART2_UART_Init+0x4c>)
 8006f1a:	220c      	movs	r2, #12
 8006f1c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8006f1e:	4b08      	ldr	r3, [pc, #32]	; (8006f40 <MX_USART2_UART_Init+0x4c>)
 8006f20:	2200      	movs	r2, #0
 8006f22:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8006f24:	4b06      	ldr	r3, [pc, #24]	; (8006f40 <MX_USART2_UART_Init+0x4c>)
 8006f26:	2200      	movs	r2, #0
 8006f28:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8006f2a:	4805      	ldr	r0, [pc, #20]	; (8006f40 <MX_USART2_UART_Init+0x4c>)
 8006f2c:	f004 f852 	bl	800afd4 <HAL_UART_Init>
 8006f30:	4603      	mov	r3, r0
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d001      	beq.n	8006f3a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8006f36:	f7fe fa81 	bl	800543c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8006f3a:	bf00      	nop
 8006f3c:	bd80      	pop	{r7, pc}
 8006f3e:	bf00      	nop
 8006f40:	20009550 	.word	0x20009550
 8006f44:	40004400 	.word	0x40004400

08006f48 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8006f48:	b580      	push	{r7, lr}
 8006f4a:	b08a      	sub	sp, #40	; 0x28
 8006f4c:	af00      	add	r7, sp, #0
 8006f4e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006f50:	f107 0314 	add.w	r3, r7, #20
 8006f54:	2200      	movs	r2, #0
 8006f56:	601a      	str	r2, [r3, #0]
 8006f58:	605a      	str	r2, [r3, #4]
 8006f5a:	609a      	str	r2, [r3, #8]
 8006f5c:	60da      	str	r2, [r3, #12]
 8006f5e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	4a1d      	ldr	r2, [pc, #116]	; (8006fdc <HAL_UART_MspInit+0x94>)
 8006f66:	4293      	cmp	r3, r2
 8006f68:	d133      	bne.n	8006fd2 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8006f6a:	2300      	movs	r3, #0
 8006f6c:	613b      	str	r3, [r7, #16]
 8006f6e:	4b1c      	ldr	r3, [pc, #112]	; (8006fe0 <HAL_UART_MspInit+0x98>)
 8006f70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f72:	4a1b      	ldr	r2, [pc, #108]	; (8006fe0 <HAL_UART_MspInit+0x98>)
 8006f74:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006f78:	6413      	str	r3, [r2, #64]	; 0x40
 8006f7a:	4b19      	ldr	r3, [pc, #100]	; (8006fe0 <HAL_UART_MspInit+0x98>)
 8006f7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006f82:	613b      	str	r3, [r7, #16]
 8006f84:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006f86:	2300      	movs	r3, #0
 8006f88:	60fb      	str	r3, [r7, #12]
 8006f8a:	4b15      	ldr	r3, [pc, #84]	; (8006fe0 <HAL_UART_MspInit+0x98>)
 8006f8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f8e:	4a14      	ldr	r2, [pc, #80]	; (8006fe0 <HAL_UART_MspInit+0x98>)
 8006f90:	f043 0301 	orr.w	r3, r3, #1
 8006f94:	6313      	str	r3, [r2, #48]	; 0x30
 8006f96:	4b12      	ldr	r3, [pc, #72]	; (8006fe0 <HAL_UART_MspInit+0x98>)
 8006f98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f9a:	f003 0301 	and.w	r3, r3, #1
 8006f9e:	60fb      	str	r3, [r7, #12]
 8006fa0:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8006fa2:	230c      	movs	r3, #12
 8006fa4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006fa6:	2302      	movs	r3, #2
 8006fa8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006faa:	2300      	movs	r3, #0
 8006fac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006fae:	2303      	movs	r3, #3
 8006fb0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8006fb2:	2307      	movs	r3, #7
 8006fb4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006fb6:	f107 0314 	add.w	r3, r7, #20
 8006fba:	4619      	mov	r1, r3
 8006fbc:	4809      	ldr	r0, [pc, #36]	; (8006fe4 <HAL_UART_MspInit+0x9c>)
 8006fbe:	f001 fd03 	bl	80089c8 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8006fc2:	2200      	movs	r2, #0
 8006fc4:	2100      	movs	r1, #0
 8006fc6:	2026      	movs	r0, #38	; 0x26
 8006fc8:	f001 fc35 	bl	8008836 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8006fcc:	2026      	movs	r0, #38	; 0x26
 8006fce:	f001 fc4e 	bl	800886e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8006fd2:	bf00      	nop
 8006fd4:	3728      	adds	r7, #40	; 0x28
 8006fd6:	46bd      	mov	sp, r7
 8006fd8:	bd80      	pop	{r7, pc}
 8006fda:	bf00      	nop
 8006fdc:	40004400 	.word	0x40004400
 8006fe0:	40023800 	.word	0x40023800
 8006fe4:	40020000 	.word	0x40020000

08006fe8 <__io_putchar>:
  /* USER CODE END USART2_MspDeInit 1 */
  }
}

/* USER CODE BEGIN 1 */
int __io_putchar(int ch) {
 8006fe8:	b580      	push	{r7, lr}
 8006fea:	b082      	sub	sp, #8
 8006fec:	af00      	add	r7, sp, #0
 8006fee:	6078      	str	r0, [r7, #4]
HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, 0xffff);
 8006ff0:	1d39      	adds	r1, r7, #4
 8006ff2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006ff6:	2201      	movs	r2, #1
 8006ff8:	4803      	ldr	r0, [pc, #12]	; (8007008 <__io_putchar+0x20>)
 8006ffa:	f004 f838 	bl	800b06e <HAL_UART_Transmit>
return 0;
 8006ffe:	2300      	movs	r3, #0
}
 8007000:	4618      	mov	r0, r3
 8007002:	3708      	adds	r7, #8
 8007004:	46bd      	mov	sp, r7
 8007006:	bd80      	pop	{r7, pc}
 8007008:	20009550 	.word	0x20009550

0800700c <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800700c:	b580      	push	{r7, lr}
 800700e:	b082      	sub	sp, #8
 8007010:	af00      	add	r7, sp, #0
 8007012:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
	HAL_UART_Receive_IT(&huart2, (uint8_t *)Serial2RxBuffer, 1);
 8007014:	2201      	movs	r2, #1
 8007016:	4904      	ldr	r1, [pc, #16]	; (8007028 <HAL_UART_RxCpltCallback+0x1c>)
 8007018:	4804      	ldr	r0, [pc, #16]	; (800702c <HAL_UART_RxCpltCallback+0x20>)
 800701a:	f004 f8ba 	bl	800b192 <HAL_UART_Receive_IT>
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800701e:	bf00      	nop
 8007020:	3708      	adds	r7, #8
 8007022:	46bd      	mov	sp, r7
 8007024:	bd80      	pop	{r7, pc}
 8007026:	bf00      	nop
 8007028:	2000066c 	.word	0x2000066c
 800702c:	20009550 	.word	0x20009550

08007030 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8007030:	f8df d034 	ldr.w	sp, [pc, #52]	; 8007068 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8007034:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8007036:	e003      	b.n	8007040 <LoopCopyDataInit>

08007038 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8007038:	4b0c      	ldr	r3, [pc, #48]	; (800706c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800703a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800703c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800703e:	3104      	adds	r1, #4

08007040 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8007040:	480b      	ldr	r0, [pc, #44]	; (8007070 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8007042:	4b0c      	ldr	r3, [pc, #48]	; (8007074 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8007044:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8007046:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8007048:	d3f6      	bcc.n	8007038 <CopyDataInit>
  ldr  r2, =_sbss
 800704a:	4a0b      	ldr	r2, [pc, #44]	; (8007078 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800704c:	e002      	b.n	8007054 <LoopFillZerobss>

0800704e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800704e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8007050:	f842 3b04 	str.w	r3, [r2], #4

08007054 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8007054:	4b09      	ldr	r3, [pc, #36]	; (800707c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8007056:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8007058:	d3f9      	bcc.n	800704e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800705a:	f7ff fe1b 	bl	8006c94 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800705e:	f005 f997 	bl	800c390 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8007062:	f7fd fe27 	bl	8004cb4 <main>
  bx  lr    
 8007066:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8007068:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 800706c:	08011e2c 	.word	0x08011e2c
  ldr  r0, =_sdata
 8007070:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8007074:	20000220 	.word	0x20000220
  ldr  r2, =_sbss
 8007078:	20000220 	.word	0x20000220
  ldr  r3, = _ebss
 800707c:	200095a8 	.word	0x200095a8

08007080 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8007080:	e7fe      	b.n	8007080 <ADC_IRQHandler>
	...

08007084 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8007084:	b580      	push	{r7, lr}
 8007086:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8007088:	4b0e      	ldr	r3, [pc, #56]	; (80070c4 <HAL_Init+0x40>)
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	4a0d      	ldr	r2, [pc, #52]	; (80070c4 <HAL_Init+0x40>)
 800708e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8007092:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8007094:	4b0b      	ldr	r3, [pc, #44]	; (80070c4 <HAL_Init+0x40>)
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	4a0a      	ldr	r2, [pc, #40]	; (80070c4 <HAL_Init+0x40>)
 800709a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800709e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80070a0:	4b08      	ldr	r3, [pc, #32]	; (80070c4 <HAL_Init+0x40>)
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	4a07      	ldr	r2, [pc, #28]	; (80070c4 <HAL_Init+0x40>)
 80070a6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80070aa:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80070ac:	2003      	movs	r0, #3
 80070ae:	f001 fbb7 	bl	8008820 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80070b2:	2000      	movs	r0, #0
 80070b4:	f000 f808 	bl	80070c8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80070b8:	f7ff f846 	bl	8006148 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80070bc:	2300      	movs	r3, #0
}
 80070be:	4618      	mov	r0, r3
 80070c0:	bd80      	pop	{r7, pc}
 80070c2:	bf00      	nop
 80070c4:	40023c00 	.word	0x40023c00

080070c8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80070c8:	b580      	push	{r7, lr}
 80070ca:	b082      	sub	sp, #8
 80070cc:	af00      	add	r7, sp, #0
 80070ce:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80070d0:	4b12      	ldr	r3, [pc, #72]	; (800711c <HAL_InitTick+0x54>)
 80070d2:	681a      	ldr	r2, [r3, #0]
 80070d4:	4b12      	ldr	r3, [pc, #72]	; (8007120 <HAL_InitTick+0x58>)
 80070d6:	781b      	ldrb	r3, [r3, #0]
 80070d8:	4619      	mov	r1, r3
 80070da:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80070de:	fbb3 f3f1 	udiv	r3, r3, r1
 80070e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80070e6:	4618      	mov	r0, r3
 80070e8:	f001 fbcf 	bl	800888a <HAL_SYSTICK_Config>
 80070ec:	4603      	mov	r3, r0
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	d001      	beq.n	80070f6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80070f2:	2301      	movs	r3, #1
 80070f4:	e00e      	b.n	8007114 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	2b0f      	cmp	r3, #15
 80070fa:	d80a      	bhi.n	8007112 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80070fc:	2200      	movs	r2, #0
 80070fe:	6879      	ldr	r1, [r7, #4]
 8007100:	f04f 30ff 	mov.w	r0, #4294967295
 8007104:	f001 fb97 	bl	8008836 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8007108:	4a06      	ldr	r2, [pc, #24]	; (8007124 <HAL_InitTick+0x5c>)
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800710e:	2300      	movs	r3, #0
 8007110:	e000      	b.n	8007114 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8007112:	2301      	movs	r3, #1
}
 8007114:	4618      	mov	r0, r3
 8007116:	3708      	adds	r7, #8
 8007118:	46bd      	mov	sp, r7
 800711a:	bd80      	pop	{r7, pc}
 800711c:	20000040 	.word	0x20000040
 8007120:	20000048 	.word	0x20000048
 8007124:	20000044 	.word	0x20000044

08007128 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8007128:	b480      	push	{r7}
 800712a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800712c:	4b06      	ldr	r3, [pc, #24]	; (8007148 <HAL_IncTick+0x20>)
 800712e:	781b      	ldrb	r3, [r3, #0]
 8007130:	461a      	mov	r2, r3
 8007132:	4b06      	ldr	r3, [pc, #24]	; (800714c <HAL_IncTick+0x24>)
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	4413      	add	r3, r2
 8007138:	4a04      	ldr	r2, [pc, #16]	; (800714c <HAL_IncTick+0x24>)
 800713a:	6013      	str	r3, [r2, #0]
}
 800713c:	bf00      	nop
 800713e:	46bd      	mov	sp, r7
 8007140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007144:	4770      	bx	lr
 8007146:	bf00      	nop
 8007148:	20000048 	.word	0x20000048
 800714c:	20009594 	.word	0x20009594

08007150 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8007150:	b480      	push	{r7}
 8007152:	af00      	add	r7, sp, #0
  return uwTick;
 8007154:	4b03      	ldr	r3, [pc, #12]	; (8007164 <HAL_GetTick+0x14>)
 8007156:	681b      	ldr	r3, [r3, #0]
}
 8007158:	4618      	mov	r0, r3
 800715a:	46bd      	mov	sp, r7
 800715c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007160:	4770      	bx	lr
 8007162:	bf00      	nop
 8007164:	20009594 	.word	0x20009594

08007168 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8007168:	b580      	push	{r7, lr}
 800716a:	b084      	sub	sp, #16
 800716c:	af00      	add	r7, sp, #0
 800716e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8007170:	f7ff ffee 	bl	8007150 <HAL_GetTick>
 8007174:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800717a:	68fb      	ldr	r3, [r7, #12]
 800717c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007180:	d005      	beq.n	800718e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8007182:	4b0a      	ldr	r3, [pc, #40]	; (80071ac <HAL_Delay+0x44>)
 8007184:	781b      	ldrb	r3, [r3, #0]
 8007186:	461a      	mov	r2, r3
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	4413      	add	r3, r2
 800718c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800718e:	bf00      	nop
 8007190:	f7ff ffde 	bl	8007150 <HAL_GetTick>
 8007194:	4602      	mov	r2, r0
 8007196:	68bb      	ldr	r3, [r7, #8]
 8007198:	1ad3      	subs	r3, r2, r3
 800719a:	68fa      	ldr	r2, [r7, #12]
 800719c:	429a      	cmp	r2, r3
 800719e:	d8f7      	bhi.n	8007190 <HAL_Delay+0x28>
  {
  }
}
 80071a0:	bf00      	nop
 80071a2:	bf00      	nop
 80071a4:	3710      	adds	r7, #16
 80071a6:	46bd      	mov	sp, r7
 80071a8:	bd80      	pop	{r7, pc}
 80071aa:	bf00      	nop
 80071ac:	20000048 	.word	0x20000048

080071b0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80071b0:	b580      	push	{r7, lr}
 80071b2:	b084      	sub	sp, #16
 80071b4:	af00      	add	r7, sp, #0
 80071b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80071b8:	2300      	movs	r3, #0
 80071ba:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	2b00      	cmp	r3, #0
 80071c0:	d101      	bne.n	80071c6 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80071c2:	2301      	movs	r3, #1
 80071c4:	e033      	b.n	800722e <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071ca:	2b00      	cmp	r3, #0
 80071cc:	d109      	bne.n	80071e2 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80071ce:	6878      	ldr	r0, [r7, #4]
 80071d0:	f7fa f82a 	bl	8001228 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	2200      	movs	r2, #0
 80071d8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	2200      	movs	r2, #0
 80071de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071e6:	f003 0310 	and.w	r3, r3, #16
 80071ea:	2b00      	cmp	r3, #0
 80071ec:	d118      	bne.n	8007220 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071f2:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80071f6:	f023 0302 	bic.w	r3, r3, #2
 80071fa:	f043 0202 	orr.w	r2, r3, #2
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8007202:	6878      	ldr	r0, [r7, #4]
 8007204:	f000 fab4 	bl	8007770 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	2200      	movs	r2, #0
 800720c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007212:	f023 0303 	bic.w	r3, r3, #3
 8007216:	f043 0201 	orr.w	r2, r3, #1
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	641a      	str	r2, [r3, #64]	; 0x40
 800721e:	e001      	b.n	8007224 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8007220:	2301      	movs	r3, #1
 8007222:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	2200      	movs	r2, #0
 8007228:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 800722c:	7bfb      	ldrb	r3, [r7, #15]
}
 800722e:	4618      	mov	r0, r3
 8007230:	3710      	adds	r7, #16
 8007232:	46bd      	mov	sp, r7
 8007234:	bd80      	pop	{r7, pc}
	...

08007238 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8007238:	b480      	push	{r7}
 800723a:	b085      	sub	sp, #20
 800723c:	af00      	add	r7, sp, #0
 800723e:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8007240:	2300      	movs	r3, #0
 8007242:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800724a:	2b01      	cmp	r3, #1
 800724c:	d101      	bne.n	8007252 <HAL_ADC_Start+0x1a>
 800724e:	2302      	movs	r3, #2
 8007250:	e0b2      	b.n	80073b8 <HAL_ADC_Start+0x180>
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	2201      	movs	r2, #1
 8007256:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	689b      	ldr	r3, [r3, #8]
 8007260:	f003 0301 	and.w	r3, r3, #1
 8007264:	2b01      	cmp	r3, #1
 8007266:	d018      	beq.n	800729a <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	689a      	ldr	r2, [r3, #8]
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	f042 0201 	orr.w	r2, r2, #1
 8007276:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8007278:	4b52      	ldr	r3, [pc, #328]	; (80073c4 <HAL_ADC_Start+0x18c>)
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	4a52      	ldr	r2, [pc, #328]	; (80073c8 <HAL_ADC_Start+0x190>)
 800727e:	fba2 2303 	umull	r2, r3, r2, r3
 8007282:	0c9a      	lsrs	r2, r3, #18
 8007284:	4613      	mov	r3, r2
 8007286:	005b      	lsls	r3, r3, #1
 8007288:	4413      	add	r3, r2
 800728a:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 800728c:	e002      	b.n	8007294 <HAL_ADC_Start+0x5c>
    {
      counter--;
 800728e:	68bb      	ldr	r3, [r7, #8]
 8007290:	3b01      	subs	r3, #1
 8007292:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8007294:	68bb      	ldr	r3, [r7, #8]
 8007296:	2b00      	cmp	r3, #0
 8007298:	d1f9      	bne.n	800728e <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	689b      	ldr	r3, [r3, #8]
 80072a0:	f003 0301 	and.w	r3, r3, #1
 80072a4:	2b01      	cmp	r3, #1
 80072a6:	d17a      	bne.n	800739e <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072ac:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80072b0:	f023 0301 	bic.w	r3, r3, #1
 80072b4:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	685b      	ldr	r3, [r3, #4]
 80072c2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d007      	beq.n	80072da <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072ce:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80072d2:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072de:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80072e2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80072e6:	d106      	bne.n	80072f6 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80072ec:	f023 0206 	bic.w	r2, r3, #6
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	645a      	str	r2, [r3, #68]	; 0x44
 80072f4:	e002      	b.n	80072fc <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	2200      	movs	r2, #0
 80072fa:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	2200      	movs	r2, #0
 8007300:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8007304:	4b31      	ldr	r3, [pc, #196]	; (80073cc <HAL_ADC_Start+0x194>)
 8007306:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8007310:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8007312:	68fb      	ldr	r3, [r7, #12]
 8007314:	685b      	ldr	r3, [r3, #4]
 8007316:	f003 031f 	and.w	r3, r3, #31
 800731a:	2b00      	cmp	r3, #0
 800731c:	d12a      	bne.n	8007374 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	4a2b      	ldr	r2, [pc, #172]	; (80073d0 <HAL_ADC_Start+0x198>)
 8007324:	4293      	cmp	r3, r2
 8007326:	d015      	beq.n	8007354 <HAL_ADC_Start+0x11c>
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	4a29      	ldr	r2, [pc, #164]	; (80073d4 <HAL_ADC_Start+0x19c>)
 800732e:	4293      	cmp	r3, r2
 8007330:	d105      	bne.n	800733e <HAL_ADC_Start+0x106>
 8007332:	4b26      	ldr	r3, [pc, #152]	; (80073cc <HAL_ADC_Start+0x194>)
 8007334:	685b      	ldr	r3, [r3, #4]
 8007336:	f003 031f 	and.w	r3, r3, #31
 800733a:	2b00      	cmp	r3, #0
 800733c:	d00a      	beq.n	8007354 <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	4a25      	ldr	r2, [pc, #148]	; (80073d8 <HAL_ADC_Start+0x1a0>)
 8007344:	4293      	cmp	r3, r2
 8007346:	d136      	bne.n	80073b6 <HAL_ADC_Start+0x17e>
 8007348:	4b20      	ldr	r3, [pc, #128]	; (80073cc <HAL_ADC_Start+0x194>)
 800734a:	685b      	ldr	r3, [r3, #4]
 800734c:	f003 0310 	and.w	r3, r3, #16
 8007350:	2b00      	cmp	r3, #0
 8007352:	d130      	bne.n	80073b6 <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	689b      	ldr	r3, [r3, #8]
 800735a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800735e:	2b00      	cmp	r3, #0
 8007360:	d129      	bne.n	80073b6 <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	689a      	ldr	r2, [r3, #8]
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8007370:	609a      	str	r2, [r3, #8]
 8007372:	e020      	b.n	80073b6 <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	4a15      	ldr	r2, [pc, #84]	; (80073d0 <HAL_ADC_Start+0x198>)
 800737a:	4293      	cmp	r3, r2
 800737c:	d11b      	bne.n	80073b6 <HAL_ADC_Start+0x17e>
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	689b      	ldr	r3, [r3, #8]
 8007384:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8007388:	2b00      	cmp	r3, #0
 800738a:	d114      	bne.n	80073b6 <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	689a      	ldr	r2, [r3, #8]
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800739a:	609a      	str	r2, [r3, #8]
 800739c:	e00b      	b.n	80073b6 <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80073a2:	f043 0210 	orr.w	r2, r3, #16
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80073ae:	f043 0201 	orr.w	r2, r3, #1
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 80073b6:	2300      	movs	r3, #0
}
 80073b8:	4618      	mov	r0, r3
 80073ba:	3714      	adds	r7, #20
 80073bc:	46bd      	mov	sp, r7
 80073be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073c2:	4770      	bx	lr
 80073c4:	20000040 	.word	0x20000040
 80073c8:	431bde83 	.word	0x431bde83
 80073cc:	40012300 	.word	0x40012300
 80073d0:	40012000 	.word	0x40012000
 80073d4:	40012100 	.word	0x40012100
 80073d8:	40012200 	.word	0x40012200

080073dc <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80073dc:	b580      	push	{r7, lr}
 80073de:	b084      	sub	sp, #16
 80073e0:	af00      	add	r7, sp, #0
 80073e2:	6078      	str	r0, [r7, #4]
 80073e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80073e6:	2300      	movs	r3, #0
 80073e8:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	689b      	ldr	r3, [r3, #8]
 80073f0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80073f4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80073f8:	d113      	bne.n	8007422 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	689b      	ldr	r3, [r3, #8]
 8007400:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8007404:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007408:	d10b      	bne.n	8007422 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800740e:	f043 0220 	orr.w	r2, r3, #32
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	2200      	movs	r2, #0
 800741a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 800741e:	2301      	movs	r3, #1
 8007420:	e063      	b.n	80074ea <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8007422:	f7ff fe95 	bl	8007150 <HAL_GetTick>
 8007426:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8007428:	e021      	b.n	800746e <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 800742a:	683b      	ldr	r3, [r7, #0]
 800742c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007430:	d01d      	beq.n	800746e <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8007432:	683b      	ldr	r3, [r7, #0]
 8007434:	2b00      	cmp	r3, #0
 8007436:	d007      	beq.n	8007448 <HAL_ADC_PollForConversion+0x6c>
 8007438:	f7ff fe8a 	bl	8007150 <HAL_GetTick>
 800743c:	4602      	mov	r2, r0
 800743e:	68fb      	ldr	r3, [r7, #12]
 8007440:	1ad3      	subs	r3, r2, r3
 8007442:	683a      	ldr	r2, [r7, #0]
 8007444:	429a      	cmp	r2, r3
 8007446:	d212      	bcs.n	800746e <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	f003 0302 	and.w	r3, r3, #2
 8007452:	2b02      	cmp	r3, #2
 8007454:	d00b      	beq.n	800746e <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800745a:	f043 0204 	orr.w	r2, r3, #4
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	2200      	movs	r2, #0
 8007466:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 800746a:	2303      	movs	r3, #3
 800746c:	e03d      	b.n	80074ea <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	f003 0302 	and.w	r3, r3, #2
 8007478:	2b02      	cmp	r3, #2
 800747a:	d1d6      	bne.n	800742a <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	f06f 0212 	mvn.w	r2, #18
 8007484:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800748a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	689b      	ldr	r3, [r3, #8]
 8007498:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800749c:	2b00      	cmp	r3, #0
 800749e:	d123      	bne.n	80074e8 <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80074a4:	2b00      	cmp	r3, #0
 80074a6:	d11f      	bne.n	80074e8 <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80074ae:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	d006      	beq.n	80074c4 <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	689b      	ldr	r3, [r3, #8]
 80074bc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80074c0:	2b00      	cmp	r3, #0
 80074c2:	d111      	bne.n	80074e8 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80074c8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80074d4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80074d8:	2b00      	cmp	r3, #0
 80074da:	d105      	bne.n	80074e8 <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80074e0:	f043 0201 	orr.w	r2, r3, #1
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 80074e8:	2300      	movs	r3, #0
}
 80074ea:	4618      	mov	r0, r3
 80074ec:	3710      	adds	r7, #16
 80074ee:	46bd      	mov	sp, r7
 80074f0:	bd80      	pop	{r7, pc}

080074f2 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 80074f2:	b480      	push	{r7}
 80074f4:	b083      	sub	sp, #12
 80074f6:	af00      	add	r7, sp, #0
 80074f8:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8007500:	4618      	mov	r0, r3
 8007502:	370c      	adds	r7, #12
 8007504:	46bd      	mov	sp, r7
 8007506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800750a:	4770      	bx	lr

0800750c <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800750c:	b480      	push	{r7}
 800750e:	b085      	sub	sp, #20
 8007510:	af00      	add	r7, sp, #0
 8007512:	6078      	str	r0, [r7, #4]
 8007514:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8007516:	2300      	movs	r3, #0
 8007518:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007520:	2b01      	cmp	r3, #1
 8007522:	d101      	bne.n	8007528 <HAL_ADC_ConfigChannel+0x1c>
 8007524:	2302      	movs	r3, #2
 8007526:	e113      	b.n	8007750 <HAL_ADC_ConfigChannel+0x244>
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	2201      	movs	r2, #1
 800752c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8007530:	683b      	ldr	r3, [r7, #0]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	2b09      	cmp	r3, #9
 8007536:	d925      	bls.n	8007584 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	68d9      	ldr	r1, [r3, #12]
 800753e:	683b      	ldr	r3, [r7, #0]
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	b29b      	uxth	r3, r3
 8007544:	461a      	mov	r2, r3
 8007546:	4613      	mov	r3, r2
 8007548:	005b      	lsls	r3, r3, #1
 800754a:	4413      	add	r3, r2
 800754c:	3b1e      	subs	r3, #30
 800754e:	2207      	movs	r2, #7
 8007550:	fa02 f303 	lsl.w	r3, r2, r3
 8007554:	43da      	mvns	r2, r3
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	400a      	ands	r2, r1
 800755c:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	68d9      	ldr	r1, [r3, #12]
 8007564:	683b      	ldr	r3, [r7, #0]
 8007566:	689a      	ldr	r2, [r3, #8]
 8007568:	683b      	ldr	r3, [r7, #0]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	b29b      	uxth	r3, r3
 800756e:	4618      	mov	r0, r3
 8007570:	4603      	mov	r3, r0
 8007572:	005b      	lsls	r3, r3, #1
 8007574:	4403      	add	r3, r0
 8007576:	3b1e      	subs	r3, #30
 8007578:	409a      	lsls	r2, r3
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	430a      	orrs	r2, r1
 8007580:	60da      	str	r2, [r3, #12]
 8007582:	e022      	b.n	80075ca <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	6919      	ldr	r1, [r3, #16]
 800758a:	683b      	ldr	r3, [r7, #0]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	b29b      	uxth	r3, r3
 8007590:	461a      	mov	r2, r3
 8007592:	4613      	mov	r3, r2
 8007594:	005b      	lsls	r3, r3, #1
 8007596:	4413      	add	r3, r2
 8007598:	2207      	movs	r2, #7
 800759a:	fa02 f303 	lsl.w	r3, r2, r3
 800759e:	43da      	mvns	r2, r3
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	400a      	ands	r2, r1
 80075a6:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	6919      	ldr	r1, [r3, #16]
 80075ae:	683b      	ldr	r3, [r7, #0]
 80075b0:	689a      	ldr	r2, [r3, #8]
 80075b2:	683b      	ldr	r3, [r7, #0]
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	b29b      	uxth	r3, r3
 80075b8:	4618      	mov	r0, r3
 80075ba:	4603      	mov	r3, r0
 80075bc:	005b      	lsls	r3, r3, #1
 80075be:	4403      	add	r3, r0
 80075c0:	409a      	lsls	r2, r3
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	430a      	orrs	r2, r1
 80075c8:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80075ca:	683b      	ldr	r3, [r7, #0]
 80075cc:	685b      	ldr	r3, [r3, #4]
 80075ce:	2b06      	cmp	r3, #6
 80075d0:	d824      	bhi.n	800761c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80075d8:	683b      	ldr	r3, [r7, #0]
 80075da:	685a      	ldr	r2, [r3, #4]
 80075dc:	4613      	mov	r3, r2
 80075de:	009b      	lsls	r3, r3, #2
 80075e0:	4413      	add	r3, r2
 80075e2:	3b05      	subs	r3, #5
 80075e4:	221f      	movs	r2, #31
 80075e6:	fa02 f303 	lsl.w	r3, r2, r3
 80075ea:	43da      	mvns	r2, r3
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	400a      	ands	r2, r1
 80075f2:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80075fa:	683b      	ldr	r3, [r7, #0]
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	b29b      	uxth	r3, r3
 8007600:	4618      	mov	r0, r3
 8007602:	683b      	ldr	r3, [r7, #0]
 8007604:	685a      	ldr	r2, [r3, #4]
 8007606:	4613      	mov	r3, r2
 8007608:	009b      	lsls	r3, r3, #2
 800760a:	4413      	add	r3, r2
 800760c:	3b05      	subs	r3, #5
 800760e:	fa00 f203 	lsl.w	r2, r0, r3
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	430a      	orrs	r2, r1
 8007618:	635a      	str	r2, [r3, #52]	; 0x34
 800761a:	e04c      	b.n	80076b6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800761c:	683b      	ldr	r3, [r7, #0]
 800761e:	685b      	ldr	r3, [r3, #4]
 8007620:	2b0c      	cmp	r3, #12
 8007622:	d824      	bhi.n	800766e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800762a:	683b      	ldr	r3, [r7, #0]
 800762c:	685a      	ldr	r2, [r3, #4]
 800762e:	4613      	mov	r3, r2
 8007630:	009b      	lsls	r3, r3, #2
 8007632:	4413      	add	r3, r2
 8007634:	3b23      	subs	r3, #35	; 0x23
 8007636:	221f      	movs	r2, #31
 8007638:	fa02 f303 	lsl.w	r3, r2, r3
 800763c:	43da      	mvns	r2, r3
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	400a      	ands	r2, r1
 8007644:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800764c:	683b      	ldr	r3, [r7, #0]
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	b29b      	uxth	r3, r3
 8007652:	4618      	mov	r0, r3
 8007654:	683b      	ldr	r3, [r7, #0]
 8007656:	685a      	ldr	r2, [r3, #4]
 8007658:	4613      	mov	r3, r2
 800765a:	009b      	lsls	r3, r3, #2
 800765c:	4413      	add	r3, r2
 800765e:	3b23      	subs	r3, #35	; 0x23
 8007660:	fa00 f203 	lsl.w	r2, r0, r3
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	430a      	orrs	r2, r1
 800766a:	631a      	str	r2, [r3, #48]	; 0x30
 800766c:	e023      	b.n	80076b6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8007674:	683b      	ldr	r3, [r7, #0]
 8007676:	685a      	ldr	r2, [r3, #4]
 8007678:	4613      	mov	r3, r2
 800767a:	009b      	lsls	r3, r3, #2
 800767c:	4413      	add	r3, r2
 800767e:	3b41      	subs	r3, #65	; 0x41
 8007680:	221f      	movs	r2, #31
 8007682:	fa02 f303 	lsl.w	r3, r2, r3
 8007686:	43da      	mvns	r2, r3
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	400a      	ands	r2, r1
 800768e:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8007696:	683b      	ldr	r3, [r7, #0]
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	b29b      	uxth	r3, r3
 800769c:	4618      	mov	r0, r3
 800769e:	683b      	ldr	r3, [r7, #0]
 80076a0:	685a      	ldr	r2, [r3, #4]
 80076a2:	4613      	mov	r3, r2
 80076a4:	009b      	lsls	r3, r3, #2
 80076a6:	4413      	add	r3, r2
 80076a8:	3b41      	subs	r3, #65	; 0x41
 80076aa:	fa00 f203 	lsl.w	r2, r0, r3
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	430a      	orrs	r2, r1
 80076b4:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80076b6:	4b29      	ldr	r3, [pc, #164]	; (800775c <HAL_ADC_ConfigChannel+0x250>)
 80076b8:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	4a28      	ldr	r2, [pc, #160]	; (8007760 <HAL_ADC_ConfigChannel+0x254>)
 80076c0:	4293      	cmp	r3, r2
 80076c2:	d10f      	bne.n	80076e4 <HAL_ADC_ConfigChannel+0x1d8>
 80076c4:	683b      	ldr	r3, [r7, #0]
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	2b12      	cmp	r3, #18
 80076ca:	d10b      	bne.n	80076e4 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80076cc:	68fb      	ldr	r3, [r7, #12]
 80076ce:	685b      	ldr	r3, [r3, #4]
 80076d0:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80076d8:	68fb      	ldr	r3, [r7, #12]
 80076da:	685b      	ldr	r3, [r3, #4]
 80076dc:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	4a1d      	ldr	r2, [pc, #116]	; (8007760 <HAL_ADC_ConfigChannel+0x254>)
 80076ea:	4293      	cmp	r3, r2
 80076ec:	d12b      	bne.n	8007746 <HAL_ADC_ConfigChannel+0x23a>
 80076ee:	683b      	ldr	r3, [r7, #0]
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	4a1c      	ldr	r2, [pc, #112]	; (8007764 <HAL_ADC_ConfigChannel+0x258>)
 80076f4:	4293      	cmp	r3, r2
 80076f6:	d003      	beq.n	8007700 <HAL_ADC_ConfigChannel+0x1f4>
 80076f8:	683b      	ldr	r3, [r7, #0]
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	2b11      	cmp	r3, #17
 80076fe:	d122      	bne.n	8007746 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8007700:	68fb      	ldr	r3, [r7, #12]
 8007702:	685b      	ldr	r3, [r3, #4]
 8007704:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800770c:	68fb      	ldr	r3, [r7, #12]
 800770e:	685b      	ldr	r3, [r3, #4]
 8007710:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8007714:	68fb      	ldr	r3, [r7, #12]
 8007716:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8007718:	683b      	ldr	r3, [r7, #0]
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	4a11      	ldr	r2, [pc, #68]	; (8007764 <HAL_ADC_ConfigChannel+0x258>)
 800771e:	4293      	cmp	r3, r2
 8007720:	d111      	bne.n	8007746 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8007722:	4b11      	ldr	r3, [pc, #68]	; (8007768 <HAL_ADC_ConfigChannel+0x25c>)
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	4a11      	ldr	r2, [pc, #68]	; (800776c <HAL_ADC_ConfigChannel+0x260>)
 8007728:	fba2 2303 	umull	r2, r3, r2, r3
 800772c:	0c9a      	lsrs	r2, r3, #18
 800772e:	4613      	mov	r3, r2
 8007730:	009b      	lsls	r3, r3, #2
 8007732:	4413      	add	r3, r2
 8007734:	005b      	lsls	r3, r3, #1
 8007736:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8007738:	e002      	b.n	8007740 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 800773a:	68bb      	ldr	r3, [r7, #8]
 800773c:	3b01      	subs	r3, #1
 800773e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8007740:	68bb      	ldr	r3, [r7, #8]
 8007742:	2b00      	cmp	r3, #0
 8007744:	d1f9      	bne.n	800773a <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	2200      	movs	r2, #0
 800774a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800774e:	2300      	movs	r3, #0
}
 8007750:	4618      	mov	r0, r3
 8007752:	3714      	adds	r7, #20
 8007754:	46bd      	mov	sp, r7
 8007756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800775a:	4770      	bx	lr
 800775c:	40012300 	.word	0x40012300
 8007760:	40012000 	.word	0x40012000
 8007764:	10000012 	.word	0x10000012
 8007768:	20000040 	.word	0x20000040
 800776c:	431bde83 	.word	0x431bde83

08007770 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8007770:	b480      	push	{r7}
 8007772:	b085      	sub	sp, #20
 8007774:	af00      	add	r7, sp, #0
 8007776:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8007778:	4b79      	ldr	r3, [pc, #484]	; (8007960 <ADC_Init+0x1f0>)
 800777a:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800777c:	68fb      	ldr	r3, [r7, #12]
 800777e:	685b      	ldr	r3, [r3, #4]
 8007780:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8007788:	68fb      	ldr	r3, [r7, #12]
 800778a:	685a      	ldr	r2, [r3, #4]
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	685b      	ldr	r3, [r3, #4]
 8007790:	431a      	orrs	r2, r3
 8007792:	68fb      	ldr	r3, [r7, #12]
 8007794:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	685a      	ldr	r2, [r3, #4]
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80077a4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	6859      	ldr	r1, [r3, #4]
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	691b      	ldr	r3, [r3, #16]
 80077b0:	021a      	lsls	r2, r3, #8
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	430a      	orrs	r2, r1
 80077b8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	685a      	ldr	r2, [r3, #4]
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	681b      	ldr	r3, [r3, #0]
 80077c4:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80077c8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	6859      	ldr	r1, [r3, #4]
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	689a      	ldr	r2, [r3, #8]
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	430a      	orrs	r2, r1
 80077da:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	689a      	ldr	r2, [r3, #8]
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80077ea:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	6899      	ldr	r1, [r3, #8]
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	68da      	ldr	r2, [r3, #12]
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	430a      	orrs	r2, r1
 80077fc:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007802:	4a58      	ldr	r2, [pc, #352]	; (8007964 <ADC_Init+0x1f4>)
 8007804:	4293      	cmp	r3, r2
 8007806:	d022      	beq.n	800784e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	689a      	ldr	r2, [r3, #8]
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8007816:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	6899      	ldr	r1, [r3, #8]
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	430a      	orrs	r2, r1
 8007828:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	689a      	ldr	r2, [r3, #8]
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8007838:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	6899      	ldr	r1, [r3, #8]
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	430a      	orrs	r2, r1
 800784a:	609a      	str	r2, [r3, #8]
 800784c:	e00f      	b.n	800786e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	681b      	ldr	r3, [r3, #0]
 8007852:	689a      	ldr	r2, [r3, #8]
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	681b      	ldr	r3, [r3, #0]
 8007858:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800785c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	689a      	ldr	r2, [r3, #8]
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800786c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	689a      	ldr	r2, [r3, #8]
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	f022 0202 	bic.w	r2, r2, #2
 800787c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	6899      	ldr	r1, [r3, #8]
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	7e1b      	ldrb	r3, [r3, #24]
 8007888:	005a      	lsls	r2, r3, #1
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	430a      	orrs	r2, r1
 8007890:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007898:	2b00      	cmp	r3, #0
 800789a:	d01b      	beq.n	80078d4 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	685a      	ldr	r2, [r3, #4]
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80078aa:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	685a      	ldr	r2, [r3, #4]
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80078ba:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	6859      	ldr	r1, [r3, #4]
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078c6:	3b01      	subs	r3, #1
 80078c8:	035a      	lsls	r2, r3, #13
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	430a      	orrs	r2, r1
 80078d0:	605a      	str	r2, [r3, #4]
 80078d2:	e007      	b.n	80078e4 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	685a      	ldr	r2, [r3, #4]
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80078e2:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80078f2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	69db      	ldr	r3, [r3, #28]
 80078fe:	3b01      	subs	r3, #1
 8007900:	051a      	lsls	r2, r3, #20
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	681b      	ldr	r3, [r3, #0]
 8007906:	430a      	orrs	r2, r1
 8007908:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	689a      	ldr	r2, [r3, #8]
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8007918:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	6899      	ldr	r1, [r3, #8]
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8007926:	025a      	lsls	r2, r3, #9
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	681b      	ldr	r3, [r3, #0]
 800792c:	430a      	orrs	r2, r1
 800792e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	689a      	ldr	r2, [r3, #8]
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800793e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	6899      	ldr	r1, [r3, #8]
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	695b      	ldr	r3, [r3, #20]
 800794a:	029a      	lsls	r2, r3, #10
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	430a      	orrs	r2, r1
 8007952:	609a      	str	r2, [r3, #8]
}
 8007954:	bf00      	nop
 8007956:	3714      	adds	r7, #20
 8007958:	46bd      	mov	sp, r7
 800795a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800795e:	4770      	bx	lr
 8007960:	40012300 	.word	0x40012300
 8007964:	0f000001 	.word	0x0f000001

08007968 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  multimode  pointer to an ADC_MultiModeTypeDef structure that contains 
  *                     the configuration information for  multimode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 8007968:	b480      	push	{r7}
 800796a:	b085      	sub	sp, #20
 800796c:	af00      	add	r7, sp, #0
 800796e:	6078      	str	r0, [r7, #4]
 8007970:	6039      	str	r1, [r7, #0]
  assert_param(IS_ADC_MODE(multimode->Mode));
  assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
  assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007978:	2b01      	cmp	r3, #1
 800797a:	d101      	bne.n	8007980 <HAL_ADCEx_MultiModeConfigChannel+0x18>
 800797c:	2302      	movs	r3, #2
 800797e:	e031      	b.n	80079e4 <HAL_ADCEx_MultiModeConfigChannel+0x7c>
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	2201      	movs	r2, #1
 8007984:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADC and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8007988:	4b19      	ldr	r3, [pc, #100]	; (80079f0 <HAL_ADCEx_MultiModeConfigChannel+0x88>)
 800798a:	60fb      	str	r3, [r7, #12]

  /* Set ADC mode */
  tmpADC_Common->CCR &= ~(ADC_CCR_MULTI);
 800798c:	68fb      	ldr	r3, [r7, #12]
 800798e:	685b      	ldr	r3, [r3, #4]
 8007990:	f023 021f 	bic.w	r2, r3, #31
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |= multimode->Mode;
 8007998:	68fb      	ldr	r3, [r7, #12]
 800799a:	685a      	ldr	r2, [r3, #4]
 800799c:	683b      	ldr	r3, [r7, #0]
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	431a      	orrs	r2, r3
 80079a2:	68fb      	ldr	r3, [r7, #12]
 80079a4:	605a      	str	r2, [r3, #4]
  
  /* Set the ADC DMA access mode */
  tmpADC_Common->CCR &= ~(ADC_CCR_DMA);
 80079a6:	68fb      	ldr	r3, [r7, #12]
 80079a8:	685b      	ldr	r3, [r3, #4]
 80079aa:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80079ae:	68fb      	ldr	r3, [r7, #12]
 80079b0:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |= multimode->DMAAccessMode;
 80079b2:	68fb      	ldr	r3, [r7, #12]
 80079b4:	685a      	ldr	r2, [r3, #4]
 80079b6:	683b      	ldr	r3, [r7, #0]
 80079b8:	685b      	ldr	r3, [r3, #4]
 80079ba:	431a      	orrs	r2, r3
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	605a      	str	r2, [r3, #4]
  
  /* Set delay between two sampling phases */
  tmpADC_Common->CCR &= ~(ADC_CCR_DELAY);
 80079c0:	68fb      	ldr	r3, [r7, #12]
 80079c2:	685b      	ldr	r3, [r3, #4]
 80079c4:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 80079c8:	68fb      	ldr	r3, [r7, #12]
 80079ca:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |= multimode->TwoSamplingDelay;
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	685a      	ldr	r2, [r3, #4]
 80079d0:	683b      	ldr	r3, [r7, #0]
 80079d2:	689b      	ldr	r3, [r3, #8]
 80079d4:	431a      	orrs	r2, r3
 80079d6:	68fb      	ldr	r3, [r7, #12]
 80079d8:	605a      	str	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	2200      	movs	r2, #0
 80079de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80079e2:	2300      	movs	r3, #0
}
 80079e4:	4618      	mov	r0, r3
 80079e6:	3714      	adds	r7, #20
 80079e8:	46bd      	mov	sp, r7
 80079ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ee:	4770      	bx	lr
 80079f0:	40012300 	.word	0x40012300

080079f4 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80079f4:	b580      	push	{r7, lr}
 80079f6:	b084      	sub	sp, #16
 80079f8:	af00      	add	r7, sp, #0
 80079fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	d101      	bne.n	8007a06 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8007a02:	2301      	movs	r3, #1
 8007a04:	e0ed      	b.n	8007be2 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007a0c:	b2db      	uxtb	r3, r3
 8007a0e:	2b00      	cmp	r3, #0
 8007a10:	d102      	bne.n	8007a18 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8007a12:	6878      	ldr	r0, [r7, #4]
 8007a14:	f7fa f8b0 	bl	8001b78 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	681a      	ldr	r2, [r3, #0]
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	f022 0202 	bic.w	r2, r2, #2
 8007a26:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007a28:	f7ff fb92 	bl	8007150 <HAL_GetTick>
 8007a2c:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8007a2e:	e012      	b.n	8007a56 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8007a30:	f7ff fb8e 	bl	8007150 <HAL_GetTick>
 8007a34:	4602      	mov	r2, r0
 8007a36:	68fb      	ldr	r3, [r7, #12]
 8007a38:	1ad3      	subs	r3, r2, r3
 8007a3a:	2b0a      	cmp	r3, #10
 8007a3c:	d90b      	bls.n	8007a56 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a42:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	2205      	movs	r2, #5
 8007a4e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8007a52:	2301      	movs	r3, #1
 8007a54:	e0c5      	b.n	8007be2 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	685b      	ldr	r3, [r3, #4]
 8007a5c:	f003 0302 	and.w	r3, r3, #2
 8007a60:	2b00      	cmp	r3, #0
 8007a62:	d1e5      	bne.n	8007a30 <HAL_CAN_Init+0x3c>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	681a      	ldr	r2, [r3, #0]
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	f042 0201 	orr.w	r2, r2, #1
 8007a72:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007a74:	f7ff fb6c 	bl	8007150 <HAL_GetTick>
 8007a78:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8007a7a:	e012      	b.n	8007aa2 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8007a7c:	f7ff fb68 	bl	8007150 <HAL_GetTick>
 8007a80:	4602      	mov	r2, r0
 8007a82:	68fb      	ldr	r3, [r7, #12]
 8007a84:	1ad3      	subs	r3, r2, r3
 8007a86:	2b0a      	cmp	r3, #10
 8007a88:	d90b      	bls.n	8007aa2 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a8e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	2205      	movs	r2, #5
 8007a9a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8007a9e:	2301      	movs	r3, #1
 8007aa0:	e09f      	b.n	8007be2 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	685b      	ldr	r3, [r3, #4]
 8007aa8:	f003 0301 	and.w	r3, r3, #1
 8007aac:	2b00      	cmp	r3, #0
 8007aae:	d0e5      	beq.n	8007a7c <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	7e1b      	ldrb	r3, [r3, #24]
 8007ab4:	2b01      	cmp	r3, #1
 8007ab6:	d108      	bne.n	8007aca <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	681b      	ldr	r3, [r3, #0]
 8007abc:	681a      	ldr	r2, [r3, #0]
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8007ac6:	601a      	str	r2, [r3, #0]
 8007ac8:	e007      	b.n	8007ada <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	681a      	ldr	r2, [r3, #0]
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	681b      	ldr	r3, [r3, #0]
 8007ad4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007ad8:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	7e5b      	ldrb	r3, [r3, #25]
 8007ade:	2b01      	cmp	r3, #1
 8007ae0:	d108      	bne.n	8007af4 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	681a      	ldr	r2, [r3, #0]
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007af0:	601a      	str	r2, [r3, #0]
 8007af2:	e007      	b.n	8007b04 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	681a      	ldr	r2, [r3, #0]
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	681b      	ldr	r3, [r3, #0]
 8007afe:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007b02:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	7e9b      	ldrb	r3, [r3, #26]
 8007b08:	2b01      	cmp	r3, #1
 8007b0a:	d108      	bne.n	8007b1e <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	681a      	ldr	r2, [r3, #0]
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	f042 0220 	orr.w	r2, r2, #32
 8007b1a:	601a      	str	r2, [r3, #0]
 8007b1c:	e007      	b.n	8007b2e <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	681a      	ldr	r2, [r3, #0]
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	f022 0220 	bic.w	r2, r2, #32
 8007b2c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	7edb      	ldrb	r3, [r3, #27]
 8007b32:	2b01      	cmp	r3, #1
 8007b34:	d108      	bne.n	8007b48 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	681a      	ldr	r2, [r3, #0]
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	f022 0210 	bic.w	r2, r2, #16
 8007b44:	601a      	str	r2, [r3, #0]
 8007b46:	e007      	b.n	8007b58 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	681a      	ldr	r2, [r3, #0]
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	f042 0210 	orr.w	r2, r2, #16
 8007b56:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	7f1b      	ldrb	r3, [r3, #28]
 8007b5c:	2b01      	cmp	r3, #1
 8007b5e:	d108      	bne.n	8007b72 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	681b      	ldr	r3, [r3, #0]
 8007b64:	681a      	ldr	r2, [r3, #0]
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	f042 0208 	orr.w	r2, r2, #8
 8007b6e:	601a      	str	r2, [r3, #0]
 8007b70:	e007      	b.n	8007b82 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	681a      	ldr	r2, [r3, #0]
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	f022 0208 	bic.w	r2, r2, #8
 8007b80:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	7f5b      	ldrb	r3, [r3, #29]
 8007b86:	2b01      	cmp	r3, #1
 8007b88:	d108      	bne.n	8007b9c <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	681a      	ldr	r2, [r3, #0]
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	f042 0204 	orr.w	r2, r2, #4
 8007b98:	601a      	str	r2, [r3, #0]
 8007b9a:	e007      	b.n	8007bac <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	681a      	ldr	r2, [r3, #0]
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	f022 0204 	bic.w	r2, r2, #4
 8007baa:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	689a      	ldr	r2, [r3, #8]
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	68db      	ldr	r3, [r3, #12]
 8007bb4:	431a      	orrs	r2, r3
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	691b      	ldr	r3, [r3, #16]
 8007bba:	431a      	orrs	r2, r3
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	695b      	ldr	r3, [r3, #20]
 8007bc0:	ea42 0103 	orr.w	r1, r2, r3
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	685b      	ldr	r3, [r3, #4]
 8007bc8:	1e5a      	subs	r2, r3, #1
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	430a      	orrs	r2, r1
 8007bd0:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	2200      	movs	r2, #0
 8007bd6:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	2201      	movs	r2, #1
 8007bdc:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8007be0:	2300      	movs	r3, #0
}
 8007be2:	4618      	mov	r0, r3
 8007be4:	3710      	adds	r7, #16
 8007be6:	46bd      	mov	sp, r7
 8007be8:	bd80      	pop	{r7, pc}
	...

08007bec <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8007bec:	b480      	push	{r7}
 8007bee:	b087      	sub	sp, #28
 8007bf0:	af00      	add	r7, sp, #0
 8007bf2:	6078      	str	r0, [r7, #4]
 8007bf4:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007c02:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8007c04:	7cfb      	ldrb	r3, [r7, #19]
 8007c06:	2b01      	cmp	r3, #1
 8007c08:	d003      	beq.n	8007c12 <HAL_CAN_ConfigFilter+0x26>
 8007c0a:	7cfb      	ldrb	r3, [r7, #19]
 8007c0c:	2b02      	cmp	r3, #2
 8007c0e:	f040 80be 	bne.w	8007d8e <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8007c12:	4b65      	ldr	r3, [pc, #404]	; (8007da8 <HAL_CAN_ConfigFilter+0x1bc>)
 8007c14:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8007c16:	697b      	ldr	r3, [r7, #20]
 8007c18:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8007c1c:	f043 0201 	orr.w	r2, r3, #1
 8007c20:	697b      	ldr	r3, [r7, #20]
 8007c22:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8007c26:	697b      	ldr	r3, [r7, #20]
 8007c28:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8007c2c:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8007c30:	697b      	ldr	r3, [r7, #20]
 8007c32:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8007c36:	697b      	ldr	r3, [r7, #20]
 8007c38:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8007c3c:	683b      	ldr	r3, [r7, #0]
 8007c3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c40:	021b      	lsls	r3, r3, #8
 8007c42:	431a      	orrs	r2, r3
 8007c44:	697b      	ldr	r3, [r7, #20]
 8007c46:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8007c4a:	683b      	ldr	r3, [r7, #0]
 8007c4c:	695b      	ldr	r3, [r3, #20]
 8007c4e:	f003 031f 	and.w	r3, r3, #31
 8007c52:	2201      	movs	r2, #1
 8007c54:	fa02 f303 	lsl.w	r3, r2, r3
 8007c58:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8007c5a:	697b      	ldr	r3, [r7, #20]
 8007c5c:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8007c60:	68fb      	ldr	r3, [r7, #12]
 8007c62:	43db      	mvns	r3, r3
 8007c64:	401a      	ands	r2, r3
 8007c66:	697b      	ldr	r3, [r7, #20]
 8007c68:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8007c6c:	683b      	ldr	r3, [r7, #0]
 8007c6e:	69db      	ldr	r3, [r3, #28]
 8007c70:	2b00      	cmp	r3, #0
 8007c72:	d123      	bne.n	8007cbc <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8007c74:	697b      	ldr	r3, [r7, #20]
 8007c76:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8007c7a:	68fb      	ldr	r3, [r7, #12]
 8007c7c:	43db      	mvns	r3, r3
 8007c7e:	401a      	ands	r2, r3
 8007c80:	697b      	ldr	r3, [r7, #20]
 8007c82:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8007c86:	683b      	ldr	r3, [r7, #0]
 8007c88:	68db      	ldr	r3, [r3, #12]
 8007c8a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8007c8c:	683b      	ldr	r3, [r7, #0]
 8007c8e:	685b      	ldr	r3, [r3, #4]
 8007c90:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8007c92:	683a      	ldr	r2, [r7, #0]
 8007c94:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8007c96:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8007c98:	697b      	ldr	r3, [r7, #20]
 8007c9a:	3248      	adds	r2, #72	; 0x48
 8007c9c:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8007ca0:	683b      	ldr	r3, [r7, #0]
 8007ca2:	689b      	ldr	r3, [r3, #8]
 8007ca4:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8007ca6:	683b      	ldr	r3, [r7, #0]
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8007cac:	683b      	ldr	r3, [r7, #0]
 8007cae:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8007cb0:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8007cb2:	6979      	ldr	r1, [r7, #20]
 8007cb4:	3348      	adds	r3, #72	; 0x48
 8007cb6:	00db      	lsls	r3, r3, #3
 8007cb8:	440b      	add	r3, r1
 8007cba:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8007cbc:	683b      	ldr	r3, [r7, #0]
 8007cbe:	69db      	ldr	r3, [r3, #28]
 8007cc0:	2b01      	cmp	r3, #1
 8007cc2:	d122      	bne.n	8007d0a <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8007cc4:	697b      	ldr	r3, [r7, #20]
 8007cc6:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8007cca:	68fb      	ldr	r3, [r7, #12]
 8007ccc:	431a      	orrs	r2, r3
 8007cce:	697b      	ldr	r3, [r7, #20]
 8007cd0:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8007cd4:	683b      	ldr	r3, [r7, #0]
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8007cda:	683b      	ldr	r3, [r7, #0]
 8007cdc:	685b      	ldr	r3, [r3, #4]
 8007cde:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8007ce0:	683a      	ldr	r2, [r7, #0]
 8007ce2:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8007ce4:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8007ce6:	697b      	ldr	r3, [r7, #20]
 8007ce8:	3248      	adds	r2, #72	; 0x48
 8007cea:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8007cee:	683b      	ldr	r3, [r7, #0]
 8007cf0:	689b      	ldr	r3, [r3, #8]
 8007cf2:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8007cf4:	683b      	ldr	r3, [r7, #0]
 8007cf6:	68db      	ldr	r3, [r3, #12]
 8007cf8:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8007cfa:	683b      	ldr	r3, [r7, #0]
 8007cfc:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8007cfe:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8007d00:	6979      	ldr	r1, [r7, #20]
 8007d02:	3348      	adds	r3, #72	; 0x48
 8007d04:	00db      	lsls	r3, r3, #3
 8007d06:	440b      	add	r3, r1
 8007d08:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8007d0a:	683b      	ldr	r3, [r7, #0]
 8007d0c:	699b      	ldr	r3, [r3, #24]
 8007d0e:	2b00      	cmp	r3, #0
 8007d10:	d109      	bne.n	8007d26 <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8007d12:	697b      	ldr	r3, [r7, #20]
 8007d14:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8007d18:	68fb      	ldr	r3, [r7, #12]
 8007d1a:	43db      	mvns	r3, r3
 8007d1c:	401a      	ands	r2, r3
 8007d1e:	697b      	ldr	r3, [r7, #20]
 8007d20:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8007d24:	e007      	b.n	8007d36 <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8007d26:	697b      	ldr	r3, [r7, #20]
 8007d28:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	431a      	orrs	r2, r3
 8007d30:	697b      	ldr	r3, [r7, #20]
 8007d32:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8007d36:	683b      	ldr	r3, [r7, #0]
 8007d38:	691b      	ldr	r3, [r3, #16]
 8007d3a:	2b00      	cmp	r3, #0
 8007d3c:	d109      	bne.n	8007d52 <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8007d3e:	697b      	ldr	r3, [r7, #20]
 8007d40:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8007d44:	68fb      	ldr	r3, [r7, #12]
 8007d46:	43db      	mvns	r3, r3
 8007d48:	401a      	ands	r2, r3
 8007d4a:	697b      	ldr	r3, [r7, #20]
 8007d4c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8007d50:	e007      	b.n	8007d62 <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8007d52:	697b      	ldr	r3, [r7, #20]
 8007d54:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	431a      	orrs	r2, r3
 8007d5c:	697b      	ldr	r3, [r7, #20]
 8007d5e:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8007d62:	683b      	ldr	r3, [r7, #0]
 8007d64:	6a1b      	ldr	r3, [r3, #32]
 8007d66:	2b01      	cmp	r3, #1
 8007d68:	d107      	bne.n	8007d7a <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8007d6a:	697b      	ldr	r3, [r7, #20]
 8007d6c:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8007d70:	68fb      	ldr	r3, [r7, #12]
 8007d72:	431a      	orrs	r2, r3
 8007d74:	697b      	ldr	r3, [r7, #20]
 8007d76:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8007d7a:	697b      	ldr	r3, [r7, #20]
 8007d7c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8007d80:	f023 0201 	bic.w	r2, r3, #1
 8007d84:	697b      	ldr	r3, [r7, #20]
 8007d86:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8007d8a:	2300      	movs	r3, #0
 8007d8c:	e006      	b.n	8007d9c <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d92:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8007d9a:	2301      	movs	r3, #1
  }
}
 8007d9c:	4618      	mov	r0, r3
 8007d9e:	371c      	adds	r7, #28
 8007da0:	46bd      	mov	sp, r7
 8007da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007da6:	4770      	bx	lr
 8007da8:	40006400 	.word	0x40006400

08007dac <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8007dac:	b580      	push	{r7, lr}
 8007dae:	b084      	sub	sp, #16
 8007db0:	af00      	add	r7, sp, #0
 8007db2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007dba:	b2db      	uxtb	r3, r3
 8007dbc:	2b01      	cmp	r3, #1
 8007dbe:	d12e      	bne.n	8007e1e <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	2202      	movs	r2, #2
 8007dc4:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	681a      	ldr	r2, [r3, #0]
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	f022 0201 	bic.w	r2, r2, #1
 8007dd6:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8007dd8:	f7ff f9ba 	bl	8007150 <HAL_GetTick>
 8007ddc:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8007dde:	e012      	b.n	8007e06 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8007de0:	f7ff f9b6 	bl	8007150 <HAL_GetTick>
 8007de4:	4602      	mov	r2, r0
 8007de6:	68fb      	ldr	r3, [r7, #12]
 8007de8:	1ad3      	subs	r3, r2, r3
 8007dea:	2b0a      	cmp	r3, #10
 8007dec:	d90b      	bls.n	8007e06 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007df2:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	2205      	movs	r2, #5
 8007dfe:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8007e02:	2301      	movs	r3, #1
 8007e04:	e012      	b.n	8007e2c <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	685b      	ldr	r3, [r3, #4]
 8007e0c:	f003 0301 	and.w	r3, r3, #1
 8007e10:	2b00      	cmp	r3, #0
 8007e12:	d1e5      	bne.n	8007de0 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	2200      	movs	r2, #0
 8007e18:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8007e1a:	2300      	movs	r3, #0
 8007e1c:	e006      	b.n	8007e2c <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e22:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8007e2a:	2301      	movs	r3, #1
  }
}
 8007e2c:	4618      	mov	r0, r3
 8007e2e:	3710      	adds	r7, #16
 8007e30:	46bd      	mov	sp, r7
 8007e32:	bd80      	pop	{r7, pc}

08007e34 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8007e34:	b480      	push	{r7}
 8007e36:	b089      	sub	sp, #36	; 0x24
 8007e38:	af00      	add	r7, sp, #0
 8007e3a:	60f8      	str	r0, [r7, #12]
 8007e3c:	60b9      	str	r1, [r7, #8]
 8007e3e:	607a      	str	r2, [r7, #4]
 8007e40:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8007e42:	68fb      	ldr	r3, [r7, #12]
 8007e44:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007e48:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	689b      	ldr	r3, [r3, #8]
 8007e50:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8007e52:	7ffb      	ldrb	r3, [r7, #31]
 8007e54:	2b01      	cmp	r3, #1
 8007e56:	d003      	beq.n	8007e60 <HAL_CAN_AddTxMessage+0x2c>
 8007e58:	7ffb      	ldrb	r3, [r7, #31]
 8007e5a:	2b02      	cmp	r3, #2
 8007e5c:	f040 80b8 	bne.w	8007fd0 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8007e60:	69bb      	ldr	r3, [r7, #24]
 8007e62:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8007e66:	2b00      	cmp	r3, #0
 8007e68:	d10a      	bne.n	8007e80 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8007e6a:	69bb      	ldr	r3, [r7, #24]
 8007e6c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8007e70:	2b00      	cmp	r3, #0
 8007e72:	d105      	bne.n	8007e80 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8007e74:	69bb      	ldr	r3, [r7, #24]
 8007e76:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8007e7a:	2b00      	cmp	r3, #0
 8007e7c:	f000 80a0 	beq.w	8007fc0 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8007e80:	69bb      	ldr	r3, [r7, #24]
 8007e82:	0e1b      	lsrs	r3, r3, #24
 8007e84:	f003 0303 	and.w	r3, r3, #3
 8007e88:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8007e8a:	697b      	ldr	r3, [r7, #20]
 8007e8c:	2b02      	cmp	r3, #2
 8007e8e:	d907      	bls.n	8007ea0 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e94:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8007e9c:	2301      	movs	r3, #1
 8007e9e:	e09e      	b.n	8007fde <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8007ea0:	2201      	movs	r2, #1
 8007ea2:	697b      	ldr	r3, [r7, #20]
 8007ea4:	409a      	lsls	r2, r3
 8007ea6:	683b      	ldr	r3, [r7, #0]
 8007ea8:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8007eaa:	68bb      	ldr	r3, [r7, #8]
 8007eac:	689b      	ldr	r3, [r3, #8]
 8007eae:	2b00      	cmp	r3, #0
 8007eb0:	d10d      	bne.n	8007ece <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8007eb2:	68bb      	ldr	r3, [r7, #8]
 8007eb4:	681b      	ldr	r3, [r3, #0]
 8007eb6:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8007eb8:	68bb      	ldr	r3, [r7, #8]
 8007eba:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8007ebc:	68f9      	ldr	r1, [r7, #12]
 8007ebe:	6809      	ldr	r1, [r1, #0]
 8007ec0:	431a      	orrs	r2, r3
 8007ec2:	697b      	ldr	r3, [r7, #20]
 8007ec4:	3318      	adds	r3, #24
 8007ec6:	011b      	lsls	r3, r3, #4
 8007ec8:	440b      	add	r3, r1
 8007eca:	601a      	str	r2, [r3, #0]
 8007ecc:	e00f      	b.n	8007eee <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8007ece:	68bb      	ldr	r3, [r7, #8]
 8007ed0:	685b      	ldr	r3, [r3, #4]
 8007ed2:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8007ed4:	68bb      	ldr	r3, [r7, #8]
 8007ed6:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8007ed8:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8007eda:	68bb      	ldr	r3, [r7, #8]
 8007edc:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8007ede:	68f9      	ldr	r1, [r7, #12]
 8007ee0:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8007ee2:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8007ee4:	697b      	ldr	r3, [r7, #20]
 8007ee6:	3318      	adds	r3, #24
 8007ee8:	011b      	lsls	r3, r3, #4
 8007eea:	440b      	add	r3, r1
 8007eec:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	6819      	ldr	r1, [r3, #0]
 8007ef2:	68bb      	ldr	r3, [r7, #8]
 8007ef4:	691a      	ldr	r2, [r3, #16]
 8007ef6:	697b      	ldr	r3, [r7, #20]
 8007ef8:	3318      	adds	r3, #24
 8007efa:	011b      	lsls	r3, r3, #4
 8007efc:	440b      	add	r3, r1
 8007efe:	3304      	adds	r3, #4
 8007f00:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8007f02:	68bb      	ldr	r3, [r7, #8]
 8007f04:	7d1b      	ldrb	r3, [r3, #20]
 8007f06:	2b01      	cmp	r3, #1
 8007f08:	d111      	bne.n	8007f2e <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8007f0a:	68fb      	ldr	r3, [r7, #12]
 8007f0c:	681a      	ldr	r2, [r3, #0]
 8007f0e:	697b      	ldr	r3, [r7, #20]
 8007f10:	3318      	adds	r3, #24
 8007f12:	011b      	lsls	r3, r3, #4
 8007f14:	4413      	add	r3, r2
 8007f16:	3304      	adds	r3, #4
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	68fa      	ldr	r2, [r7, #12]
 8007f1c:	6811      	ldr	r1, [r2, #0]
 8007f1e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8007f22:	697b      	ldr	r3, [r7, #20]
 8007f24:	3318      	adds	r3, #24
 8007f26:	011b      	lsls	r3, r3, #4
 8007f28:	440b      	add	r3, r1
 8007f2a:	3304      	adds	r3, #4
 8007f2c:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	3307      	adds	r3, #7
 8007f32:	781b      	ldrb	r3, [r3, #0]
 8007f34:	061a      	lsls	r2, r3, #24
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	3306      	adds	r3, #6
 8007f3a:	781b      	ldrb	r3, [r3, #0]
 8007f3c:	041b      	lsls	r3, r3, #16
 8007f3e:	431a      	orrs	r2, r3
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	3305      	adds	r3, #5
 8007f44:	781b      	ldrb	r3, [r3, #0]
 8007f46:	021b      	lsls	r3, r3, #8
 8007f48:	4313      	orrs	r3, r2
 8007f4a:	687a      	ldr	r2, [r7, #4]
 8007f4c:	3204      	adds	r2, #4
 8007f4e:	7812      	ldrb	r2, [r2, #0]
 8007f50:	4610      	mov	r0, r2
 8007f52:	68fa      	ldr	r2, [r7, #12]
 8007f54:	6811      	ldr	r1, [r2, #0]
 8007f56:	ea43 0200 	orr.w	r2, r3, r0
 8007f5a:	697b      	ldr	r3, [r7, #20]
 8007f5c:	011b      	lsls	r3, r3, #4
 8007f5e:	440b      	add	r3, r1
 8007f60:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8007f64:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	3303      	adds	r3, #3
 8007f6a:	781b      	ldrb	r3, [r3, #0]
 8007f6c:	061a      	lsls	r2, r3, #24
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	3302      	adds	r3, #2
 8007f72:	781b      	ldrb	r3, [r3, #0]
 8007f74:	041b      	lsls	r3, r3, #16
 8007f76:	431a      	orrs	r2, r3
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	3301      	adds	r3, #1
 8007f7c:	781b      	ldrb	r3, [r3, #0]
 8007f7e:	021b      	lsls	r3, r3, #8
 8007f80:	4313      	orrs	r3, r2
 8007f82:	687a      	ldr	r2, [r7, #4]
 8007f84:	7812      	ldrb	r2, [r2, #0]
 8007f86:	4610      	mov	r0, r2
 8007f88:	68fa      	ldr	r2, [r7, #12]
 8007f8a:	6811      	ldr	r1, [r2, #0]
 8007f8c:	ea43 0200 	orr.w	r2, r3, r0
 8007f90:	697b      	ldr	r3, [r7, #20]
 8007f92:	011b      	lsls	r3, r3, #4
 8007f94:	440b      	add	r3, r1
 8007f96:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8007f9a:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8007f9c:	68fb      	ldr	r3, [r7, #12]
 8007f9e:	681a      	ldr	r2, [r3, #0]
 8007fa0:	697b      	ldr	r3, [r7, #20]
 8007fa2:	3318      	adds	r3, #24
 8007fa4:	011b      	lsls	r3, r3, #4
 8007fa6:	4413      	add	r3, r2
 8007fa8:	681b      	ldr	r3, [r3, #0]
 8007faa:	68fa      	ldr	r2, [r7, #12]
 8007fac:	6811      	ldr	r1, [r2, #0]
 8007fae:	f043 0201 	orr.w	r2, r3, #1
 8007fb2:	697b      	ldr	r3, [r7, #20]
 8007fb4:	3318      	adds	r3, #24
 8007fb6:	011b      	lsls	r3, r3, #4
 8007fb8:	440b      	add	r3, r1
 8007fba:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8007fbc:	2300      	movs	r3, #0
 8007fbe:	e00e      	b.n	8007fde <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8007fc0:	68fb      	ldr	r3, [r7, #12]
 8007fc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007fc4:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8007fc8:	68fb      	ldr	r3, [r7, #12]
 8007fca:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8007fcc:	2301      	movs	r3, #1
 8007fce:	e006      	b.n	8007fde <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8007fd0:	68fb      	ldr	r3, [r7, #12]
 8007fd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007fd4:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8007fd8:	68fb      	ldr	r3, [r7, #12]
 8007fda:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8007fdc:	2301      	movs	r3, #1
  }
}
 8007fde:	4618      	mov	r0, r3
 8007fe0:	3724      	adds	r7, #36	; 0x24
 8007fe2:	46bd      	mov	sp, r7
 8007fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fe8:	4770      	bx	lr

08007fea <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8007fea:	b480      	push	{r7}
 8007fec:	b087      	sub	sp, #28
 8007fee:	af00      	add	r7, sp, #0
 8007ff0:	60f8      	str	r0, [r7, #12]
 8007ff2:	60b9      	str	r1, [r7, #8]
 8007ff4:	607a      	str	r2, [r7, #4]
 8007ff6:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8007ff8:	68fb      	ldr	r3, [r7, #12]
 8007ffa:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007ffe:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8008000:	7dfb      	ldrb	r3, [r7, #23]
 8008002:	2b01      	cmp	r3, #1
 8008004:	d003      	beq.n	800800e <HAL_CAN_GetRxMessage+0x24>
 8008006:	7dfb      	ldrb	r3, [r7, #23]
 8008008:	2b02      	cmp	r3, #2
 800800a:	f040 80f3 	bne.w	80081f4 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800800e:	68bb      	ldr	r3, [r7, #8]
 8008010:	2b00      	cmp	r3, #0
 8008012:	d10e      	bne.n	8008032 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8008014:	68fb      	ldr	r3, [r7, #12]
 8008016:	681b      	ldr	r3, [r3, #0]
 8008018:	68db      	ldr	r3, [r3, #12]
 800801a:	f003 0303 	and.w	r3, r3, #3
 800801e:	2b00      	cmp	r3, #0
 8008020:	d116      	bne.n	8008050 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8008022:	68fb      	ldr	r3, [r7, #12]
 8008024:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008026:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800802a:	68fb      	ldr	r3, [r7, #12]
 800802c:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 800802e:	2301      	movs	r3, #1
 8008030:	e0e7      	b.n	8008202 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8008032:	68fb      	ldr	r3, [r7, #12]
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	691b      	ldr	r3, [r3, #16]
 8008038:	f003 0303 	and.w	r3, r3, #3
 800803c:	2b00      	cmp	r3, #0
 800803e:	d107      	bne.n	8008050 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8008040:	68fb      	ldr	r3, [r7, #12]
 8008042:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008044:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8008048:	68fb      	ldr	r3, [r7, #12]
 800804a:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 800804c:	2301      	movs	r3, #1
 800804e:	e0d8      	b.n	8008202 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8008050:	68fb      	ldr	r3, [r7, #12]
 8008052:	681a      	ldr	r2, [r3, #0]
 8008054:	68bb      	ldr	r3, [r7, #8]
 8008056:	331b      	adds	r3, #27
 8008058:	011b      	lsls	r3, r3, #4
 800805a:	4413      	add	r3, r2
 800805c:	681b      	ldr	r3, [r3, #0]
 800805e:	f003 0204 	and.w	r2, r3, #4
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	689b      	ldr	r3, [r3, #8]
 800806a:	2b00      	cmp	r3, #0
 800806c:	d10c      	bne.n	8008088 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 800806e:	68fb      	ldr	r3, [r7, #12]
 8008070:	681a      	ldr	r2, [r3, #0]
 8008072:	68bb      	ldr	r3, [r7, #8]
 8008074:	331b      	adds	r3, #27
 8008076:	011b      	lsls	r3, r3, #4
 8008078:	4413      	add	r3, r2
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	0d5b      	lsrs	r3, r3, #21
 800807e:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	601a      	str	r2, [r3, #0]
 8008086:	e00b      	b.n	80080a0 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8008088:	68fb      	ldr	r3, [r7, #12]
 800808a:	681a      	ldr	r2, [r3, #0]
 800808c:	68bb      	ldr	r3, [r7, #8]
 800808e:	331b      	adds	r3, #27
 8008090:	011b      	lsls	r3, r3, #4
 8008092:	4413      	add	r3, r2
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	08db      	lsrs	r3, r3, #3
 8008098:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 80080a0:	68fb      	ldr	r3, [r7, #12]
 80080a2:	681a      	ldr	r2, [r3, #0]
 80080a4:	68bb      	ldr	r3, [r7, #8]
 80080a6:	331b      	adds	r3, #27
 80080a8:	011b      	lsls	r3, r3, #4
 80080aa:	4413      	add	r3, r2
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	f003 0202 	and.w	r2, r3, #2
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80080b6:	68fb      	ldr	r3, [r7, #12]
 80080b8:	681a      	ldr	r2, [r3, #0]
 80080ba:	68bb      	ldr	r3, [r7, #8]
 80080bc:	331b      	adds	r3, #27
 80080be:	011b      	lsls	r3, r3, #4
 80080c0:	4413      	add	r3, r2
 80080c2:	3304      	adds	r3, #4
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	f003 020f 	and.w	r2, r3, #15
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 80080ce:	68fb      	ldr	r3, [r7, #12]
 80080d0:	681a      	ldr	r2, [r3, #0]
 80080d2:	68bb      	ldr	r3, [r7, #8]
 80080d4:	331b      	adds	r3, #27
 80080d6:	011b      	lsls	r3, r3, #4
 80080d8:	4413      	add	r3, r2
 80080da:	3304      	adds	r3, #4
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	0a1b      	lsrs	r3, r3, #8
 80080e0:	b2da      	uxtb	r2, r3
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 80080e6:	68fb      	ldr	r3, [r7, #12]
 80080e8:	681a      	ldr	r2, [r3, #0]
 80080ea:	68bb      	ldr	r3, [r7, #8]
 80080ec:	331b      	adds	r3, #27
 80080ee:	011b      	lsls	r3, r3, #4
 80080f0:	4413      	add	r3, r2
 80080f2:	3304      	adds	r3, #4
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	0c1b      	lsrs	r3, r3, #16
 80080f8:	b29a      	uxth	r2, r3
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 80080fe:	68fb      	ldr	r3, [r7, #12]
 8008100:	681a      	ldr	r2, [r3, #0]
 8008102:	68bb      	ldr	r3, [r7, #8]
 8008104:	011b      	lsls	r3, r3, #4
 8008106:	4413      	add	r3, r2
 8008108:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	b2da      	uxtb	r2, r3
 8008110:	683b      	ldr	r3, [r7, #0]
 8008112:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	681a      	ldr	r2, [r3, #0]
 8008118:	68bb      	ldr	r3, [r7, #8]
 800811a:	011b      	lsls	r3, r3, #4
 800811c:	4413      	add	r3, r2
 800811e:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	0a1a      	lsrs	r2, r3, #8
 8008126:	683b      	ldr	r3, [r7, #0]
 8008128:	3301      	adds	r3, #1
 800812a:	b2d2      	uxtb	r2, r2
 800812c:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 800812e:	68fb      	ldr	r3, [r7, #12]
 8008130:	681a      	ldr	r2, [r3, #0]
 8008132:	68bb      	ldr	r3, [r7, #8]
 8008134:	011b      	lsls	r3, r3, #4
 8008136:	4413      	add	r3, r2
 8008138:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	0c1a      	lsrs	r2, r3, #16
 8008140:	683b      	ldr	r3, [r7, #0]
 8008142:	3302      	adds	r3, #2
 8008144:	b2d2      	uxtb	r2, r2
 8008146:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8008148:	68fb      	ldr	r3, [r7, #12]
 800814a:	681a      	ldr	r2, [r3, #0]
 800814c:	68bb      	ldr	r3, [r7, #8]
 800814e:	011b      	lsls	r3, r3, #4
 8008150:	4413      	add	r3, r2
 8008152:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8008156:	681b      	ldr	r3, [r3, #0]
 8008158:	0e1a      	lsrs	r2, r3, #24
 800815a:	683b      	ldr	r3, [r7, #0]
 800815c:	3303      	adds	r3, #3
 800815e:	b2d2      	uxtb	r2, r2
 8008160:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8008162:	68fb      	ldr	r3, [r7, #12]
 8008164:	681a      	ldr	r2, [r3, #0]
 8008166:	68bb      	ldr	r3, [r7, #8]
 8008168:	011b      	lsls	r3, r3, #4
 800816a:	4413      	add	r3, r2
 800816c:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8008170:	681a      	ldr	r2, [r3, #0]
 8008172:	683b      	ldr	r3, [r7, #0]
 8008174:	3304      	adds	r3, #4
 8008176:	b2d2      	uxtb	r2, r2
 8008178:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 800817a:	68fb      	ldr	r3, [r7, #12]
 800817c:	681a      	ldr	r2, [r3, #0]
 800817e:	68bb      	ldr	r3, [r7, #8]
 8008180:	011b      	lsls	r3, r3, #4
 8008182:	4413      	add	r3, r2
 8008184:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8008188:	681b      	ldr	r3, [r3, #0]
 800818a:	0a1a      	lsrs	r2, r3, #8
 800818c:	683b      	ldr	r3, [r7, #0]
 800818e:	3305      	adds	r3, #5
 8008190:	b2d2      	uxtb	r2, r2
 8008192:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8008194:	68fb      	ldr	r3, [r7, #12]
 8008196:	681a      	ldr	r2, [r3, #0]
 8008198:	68bb      	ldr	r3, [r7, #8]
 800819a:	011b      	lsls	r3, r3, #4
 800819c:	4413      	add	r3, r2
 800819e:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	0c1a      	lsrs	r2, r3, #16
 80081a6:	683b      	ldr	r3, [r7, #0]
 80081a8:	3306      	adds	r3, #6
 80081aa:	b2d2      	uxtb	r2, r2
 80081ac:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80081ae:	68fb      	ldr	r3, [r7, #12]
 80081b0:	681a      	ldr	r2, [r3, #0]
 80081b2:	68bb      	ldr	r3, [r7, #8]
 80081b4:	011b      	lsls	r3, r3, #4
 80081b6:	4413      	add	r3, r2
 80081b8:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	0e1a      	lsrs	r2, r3, #24
 80081c0:	683b      	ldr	r3, [r7, #0]
 80081c2:	3307      	adds	r3, #7
 80081c4:	b2d2      	uxtb	r2, r2
 80081c6:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80081c8:	68bb      	ldr	r3, [r7, #8]
 80081ca:	2b00      	cmp	r3, #0
 80081cc:	d108      	bne.n	80081e0 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 80081ce:	68fb      	ldr	r3, [r7, #12]
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	68da      	ldr	r2, [r3, #12]
 80081d4:	68fb      	ldr	r3, [r7, #12]
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	f042 0220 	orr.w	r2, r2, #32
 80081dc:	60da      	str	r2, [r3, #12]
 80081de:	e007      	b.n	80081f0 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	691a      	ldr	r2, [r3, #16]
 80081e6:	68fb      	ldr	r3, [r7, #12]
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	f042 0220 	orr.w	r2, r2, #32
 80081ee:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 80081f0:	2300      	movs	r3, #0
 80081f2:	e006      	b.n	8008202 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80081f4:	68fb      	ldr	r3, [r7, #12]
 80081f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081f8:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80081fc:	68fb      	ldr	r3, [r7, #12]
 80081fe:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8008200:	2301      	movs	r3, #1
  }
}
 8008202:	4618      	mov	r0, r3
 8008204:	371c      	adds	r7, #28
 8008206:	46bd      	mov	sp, r7
 8008208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800820c:	4770      	bx	lr

0800820e <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 800820e:	b580      	push	{r7, lr}
 8008210:	b08a      	sub	sp, #40	; 0x28
 8008212:	af00      	add	r7, sp, #0
 8008214:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8008216:	2300      	movs	r3, #0
 8008218:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	681b      	ldr	r3, [r3, #0]
 800821e:	695b      	ldr	r3, [r3, #20]
 8008220:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	681b      	ldr	r3, [r3, #0]
 8008226:	685b      	ldr	r3, [r3, #4]
 8008228:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	689b      	ldr	r3, [r3, #8]
 8008230:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	68db      	ldr	r3, [r3, #12]
 8008238:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	681b      	ldr	r3, [r3, #0]
 800823e:	691b      	ldr	r3, [r3, #16]
 8008240:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	699b      	ldr	r3, [r3, #24]
 8008248:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 800824a:	6a3b      	ldr	r3, [r7, #32]
 800824c:	f003 0301 	and.w	r3, r3, #1
 8008250:	2b00      	cmp	r3, #0
 8008252:	d07c      	beq.n	800834e <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8008254:	69bb      	ldr	r3, [r7, #24]
 8008256:	f003 0301 	and.w	r3, r3, #1
 800825a:	2b00      	cmp	r3, #0
 800825c:	d023      	beq.n	80082a6 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	681b      	ldr	r3, [r3, #0]
 8008262:	2201      	movs	r2, #1
 8008264:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8008266:	69bb      	ldr	r3, [r7, #24]
 8008268:	f003 0302 	and.w	r3, r3, #2
 800826c:	2b00      	cmp	r3, #0
 800826e:	d003      	beq.n	8008278 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8008270:	6878      	ldr	r0, [r7, #4]
 8008272:	f000 f983 	bl	800857c <HAL_CAN_TxMailbox0CompleteCallback>
 8008276:	e016      	b.n	80082a6 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8008278:	69bb      	ldr	r3, [r7, #24]
 800827a:	f003 0304 	and.w	r3, r3, #4
 800827e:	2b00      	cmp	r3, #0
 8008280:	d004      	beq.n	800828c <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8008282:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008284:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8008288:	627b      	str	r3, [r7, #36]	; 0x24
 800828a:	e00c      	b.n	80082a6 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 800828c:	69bb      	ldr	r3, [r7, #24]
 800828e:	f003 0308 	and.w	r3, r3, #8
 8008292:	2b00      	cmp	r3, #0
 8008294:	d004      	beq.n	80082a0 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8008296:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008298:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800829c:	627b      	str	r3, [r7, #36]	; 0x24
 800829e:	e002      	b.n	80082a6 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 80082a0:	6878      	ldr	r0, [r7, #4]
 80082a2:	f000 f989 	bl	80085b8 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 80082a6:	69bb      	ldr	r3, [r7, #24]
 80082a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80082ac:	2b00      	cmp	r3, #0
 80082ae:	d024      	beq.n	80082fa <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	681b      	ldr	r3, [r3, #0]
 80082b4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80082b8:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 80082ba:	69bb      	ldr	r3, [r7, #24]
 80082bc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80082c0:	2b00      	cmp	r3, #0
 80082c2:	d003      	beq.n	80082cc <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 80082c4:	6878      	ldr	r0, [r7, #4]
 80082c6:	f000 f963 	bl	8008590 <HAL_CAN_TxMailbox1CompleteCallback>
 80082ca:	e016      	b.n	80082fa <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 80082cc:	69bb      	ldr	r3, [r7, #24]
 80082ce:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80082d2:	2b00      	cmp	r3, #0
 80082d4:	d004      	beq.n	80082e0 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 80082d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082d8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80082dc:	627b      	str	r3, [r7, #36]	; 0x24
 80082de:	e00c      	b.n	80082fa <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 80082e0:	69bb      	ldr	r3, [r7, #24]
 80082e2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80082e6:	2b00      	cmp	r3, #0
 80082e8:	d004      	beq.n	80082f4 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 80082ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082ec:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80082f0:	627b      	str	r3, [r7, #36]	; 0x24
 80082f2:	e002      	b.n	80082fa <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 80082f4:	6878      	ldr	r0, [r7, #4]
 80082f6:	f000 f969 	bl	80085cc <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 80082fa:	69bb      	ldr	r3, [r7, #24]
 80082fc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008300:	2b00      	cmp	r3, #0
 8008302:	d024      	beq.n	800834e <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800830c:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 800830e:	69bb      	ldr	r3, [r7, #24]
 8008310:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008314:	2b00      	cmp	r3, #0
 8008316:	d003      	beq.n	8008320 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8008318:	6878      	ldr	r0, [r7, #4]
 800831a:	f000 f943 	bl	80085a4 <HAL_CAN_TxMailbox2CompleteCallback>
 800831e:	e016      	b.n	800834e <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8008320:	69bb      	ldr	r3, [r7, #24]
 8008322:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008326:	2b00      	cmp	r3, #0
 8008328:	d004      	beq.n	8008334 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 800832a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800832c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008330:	627b      	str	r3, [r7, #36]	; 0x24
 8008332:	e00c      	b.n	800834e <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8008334:	69bb      	ldr	r3, [r7, #24]
 8008336:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800833a:	2b00      	cmp	r3, #0
 800833c:	d004      	beq.n	8008348 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 800833e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008340:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008344:	627b      	str	r3, [r7, #36]	; 0x24
 8008346:	e002      	b.n	800834e <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8008348:	6878      	ldr	r0, [r7, #4]
 800834a:	f000 f949 	bl	80085e0 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 800834e:	6a3b      	ldr	r3, [r7, #32]
 8008350:	f003 0308 	and.w	r3, r3, #8
 8008354:	2b00      	cmp	r3, #0
 8008356:	d00c      	beq.n	8008372 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8008358:	697b      	ldr	r3, [r7, #20]
 800835a:	f003 0310 	and.w	r3, r3, #16
 800835e:	2b00      	cmp	r3, #0
 8008360:	d007      	beq.n	8008372 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8008362:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008364:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8008368:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	2210      	movs	r2, #16
 8008370:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8008372:	6a3b      	ldr	r3, [r7, #32]
 8008374:	f003 0304 	and.w	r3, r3, #4
 8008378:	2b00      	cmp	r3, #0
 800837a:	d00b      	beq.n	8008394 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 800837c:	697b      	ldr	r3, [r7, #20]
 800837e:	f003 0308 	and.w	r3, r3, #8
 8008382:	2b00      	cmp	r3, #0
 8008384:	d006      	beq.n	8008394 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	2208      	movs	r2, #8
 800838c:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 800838e:	6878      	ldr	r0, [r7, #4]
 8008390:	f000 f93a 	bl	8008608 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8008394:	6a3b      	ldr	r3, [r7, #32]
 8008396:	f003 0302 	and.w	r3, r3, #2
 800839a:	2b00      	cmp	r3, #0
 800839c:	d009      	beq.n	80083b2 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	681b      	ldr	r3, [r3, #0]
 80083a2:	68db      	ldr	r3, [r3, #12]
 80083a4:	f003 0303 	and.w	r3, r3, #3
 80083a8:	2b00      	cmp	r3, #0
 80083aa:	d002      	beq.n	80083b2 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 80083ac:	6878      	ldr	r0, [r7, #4]
 80083ae:	f000 f921 	bl	80085f4 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 80083b2:	6a3b      	ldr	r3, [r7, #32]
 80083b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80083b8:	2b00      	cmp	r3, #0
 80083ba:	d00c      	beq.n	80083d6 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 80083bc:	693b      	ldr	r3, [r7, #16]
 80083be:	f003 0310 	and.w	r3, r3, #16
 80083c2:	2b00      	cmp	r3, #0
 80083c4:	d007      	beq.n	80083d6 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 80083c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083c8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80083cc:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	681b      	ldr	r3, [r3, #0]
 80083d2:	2210      	movs	r2, #16
 80083d4:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 80083d6:	6a3b      	ldr	r3, [r7, #32]
 80083d8:	f003 0320 	and.w	r3, r3, #32
 80083dc:	2b00      	cmp	r3, #0
 80083de:	d00b      	beq.n	80083f8 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 80083e0:	693b      	ldr	r3, [r7, #16]
 80083e2:	f003 0308 	and.w	r3, r3, #8
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	d006      	beq.n	80083f8 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	681b      	ldr	r3, [r3, #0]
 80083ee:	2208      	movs	r2, #8
 80083f0:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 80083f2:	6878      	ldr	r0, [r7, #4]
 80083f4:	f000 f91c 	bl	8008630 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 80083f8:	6a3b      	ldr	r3, [r7, #32]
 80083fa:	f003 0310 	and.w	r3, r3, #16
 80083fe:	2b00      	cmp	r3, #0
 8008400:	d009      	beq.n	8008416 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	681b      	ldr	r3, [r3, #0]
 8008406:	691b      	ldr	r3, [r3, #16]
 8008408:	f003 0303 	and.w	r3, r3, #3
 800840c:	2b00      	cmp	r3, #0
 800840e:	d002      	beq.n	8008416 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8008410:	6878      	ldr	r0, [r7, #4]
 8008412:	f000 f903 	bl	800861c <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8008416:	6a3b      	ldr	r3, [r7, #32]
 8008418:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800841c:	2b00      	cmp	r3, #0
 800841e:	d00b      	beq.n	8008438 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8008420:	69fb      	ldr	r3, [r7, #28]
 8008422:	f003 0310 	and.w	r3, r3, #16
 8008426:	2b00      	cmp	r3, #0
 8008428:	d006      	beq.n	8008438 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	681b      	ldr	r3, [r3, #0]
 800842e:	2210      	movs	r2, #16
 8008430:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8008432:	6878      	ldr	r0, [r7, #4]
 8008434:	f000 f906 	bl	8008644 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8008438:	6a3b      	ldr	r3, [r7, #32]
 800843a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800843e:	2b00      	cmp	r3, #0
 8008440:	d00b      	beq.n	800845a <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8008442:	69fb      	ldr	r3, [r7, #28]
 8008444:	f003 0308 	and.w	r3, r3, #8
 8008448:	2b00      	cmp	r3, #0
 800844a:	d006      	beq.n	800845a <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	2208      	movs	r2, #8
 8008452:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8008454:	6878      	ldr	r0, [r7, #4]
 8008456:	f000 f8ff 	bl	8008658 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 800845a:	6a3b      	ldr	r3, [r7, #32]
 800845c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008460:	2b00      	cmp	r3, #0
 8008462:	d07b      	beq.n	800855c <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8008464:	69fb      	ldr	r3, [r7, #28]
 8008466:	f003 0304 	and.w	r3, r3, #4
 800846a:	2b00      	cmp	r3, #0
 800846c:	d072      	beq.n	8008554 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800846e:	6a3b      	ldr	r3, [r7, #32]
 8008470:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008474:	2b00      	cmp	r3, #0
 8008476:	d008      	beq.n	800848a <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8008478:	68fb      	ldr	r3, [r7, #12]
 800847a:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800847e:	2b00      	cmp	r3, #0
 8008480:	d003      	beq.n	800848a <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8008482:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008484:	f043 0301 	orr.w	r3, r3, #1
 8008488:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800848a:	6a3b      	ldr	r3, [r7, #32]
 800848c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008490:	2b00      	cmp	r3, #0
 8008492:	d008      	beq.n	80084a6 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8008494:	68fb      	ldr	r3, [r7, #12]
 8008496:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800849a:	2b00      	cmp	r3, #0
 800849c:	d003      	beq.n	80084a6 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 800849e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80084a0:	f043 0302 	orr.w	r3, r3, #2
 80084a4:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80084a6:	6a3b      	ldr	r3, [r7, #32]
 80084a8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80084ac:	2b00      	cmp	r3, #0
 80084ae:	d008      	beq.n	80084c2 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 80084b0:	68fb      	ldr	r3, [r7, #12]
 80084b2:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80084b6:	2b00      	cmp	r3, #0
 80084b8:	d003      	beq.n	80084c2 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 80084ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80084bc:	f043 0304 	orr.w	r3, r3, #4
 80084c0:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80084c2:	6a3b      	ldr	r3, [r7, #32]
 80084c4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	d043      	beq.n	8008554 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 80084cc:	68fb      	ldr	r3, [r7, #12]
 80084ce:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80084d2:	2b00      	cmp	r3, #0
 80084d4:	d03e      	beq.n	8008554 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 80084d6:	68fb      	ldr	r3, [r7, #12]
 80084d8:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80084dc:	2b60      	cmp	r3, #96	; 0x60
 80084de:	d02b      	beq.n	8008538 <HAL_CAN_IRQHandler+0x32a>
 80084e0:	2b60      	cmp	r3, #96	; 0x60
 80084e2:	d82e      	bhi.n	8008542 <HAL_CAN_IRQHandler+0x334>
 80084e4:	2b50      	cmp	r3, #80	; 0x50
 80084e6:	d022      	beq.n	800852e <HAL_CAN_IRQHandler+0x320>
 80084e8:	2b50      	cmp	r3, #80	; 0x50
 80084ea:	d82a      	bhi.n	8008542 <HAL_CAN_IRQHandler+0x334>
 80084ec:	2b40      	cmp	r3, #64	; 0x40
 80084ee:	d019      	beq.n	8008524 <HAL_CAN_IRQHandler+0x316>
 80084f0:	2b40      	cmp	r3, #64	; 0x40
 80084f2:	d826      	bhi.n	8008542 <HAL_CAN_IRQHandler+0x334>
 80084f4:	2b30      	cmp	r3, #48	; 0x30
 80084f6:	d010      	beq.n	800851a <HAL_CAN_IRQHandler+0x30c>
 80084f8:	2b30      	cmp	r3, #48	; 0x30
 80084fa:	d822      	bhi.n	8008542 <HAL_CAN_IRQHandler+0x334>
 80084fc:	2b10      	cmp	r3, #16
 80084fe:	d002      	beq.n	8008506 <HAL_CAN_IRQHandler+0x2f8>
 8008500:	2b20      	cmp	r3, #32
 8008502:	d005      	beq.n	8008510 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8008504:	e01d      	b.n	8008542 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8008506:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008508:	f043 0308 	orr.w	r3, r3, #8
 800850c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800850e:	e019      	b.n	8008544 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8008510:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008512:	f043 0310 	orr.w	r3, r3, #16
 8008516:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8008518:	e014      	b.n	8008544 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 800851a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800851c:	f043 0320 	orr.w	r3, r3, #32
 8008520:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8008522:	e00f      	b.n	8008544 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8008524:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008526:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800852a:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800852c:	e00a      	b.n	8008544 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 800852e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008530:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008534:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8008536:	e005      	b.n	8008544 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8008538:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800853a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800853e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8008540:	e000      	b.n	8008544 <HAL_CAN_IRQHandler+0x336>
            break;
 8008542:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	681b      	ldr	r3, [r3, #0]
 8008548:	699a      	ldr	r2, [r3, #24]
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8008552:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	681b      	ldr	r3, [r3, #0]
 8008558:	2204      	movs	r2, #4
 800855a:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 800855c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800855e:	2b00      	cmp	r3, #0
 8008560:	d008      	beq.n	8008574 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008566:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008568:	431a      	orrs	r2, r3
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 800856e:	6878      	ldr	r0, [r7, #4]
 8008570:	f000 f87c 	bl	800866c <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8008574:	bf00      	nop
 8008576:	3728      	adds	r7, #40	; 0x28
 8008578:	46bd      	mov	sp, r7
 800857a:	bd80      	pop	{r7, pc}

0800857c <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800857c:	b480      	push	{r7}
 800857e:	b083      	sub	sp, #12
 8008580:	af00      	add	r7, sp, #0
 8008582:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8008584:	bf00      	nop
 8008586:	370c      	adds	r7, #12
 8008588:	46bd      	mov	sp, r7
 800858a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800858e:	4770      	bx	lr

08008590 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8008590:	b480      	push	{r7}
 8008592:	b083      	sub	sp, #12
 8008594:	af00      	add	r7, sp, #0
 8008596:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8008598:	bf00      	nop
 800859a:	370c      	adds	r7, #12
 800859c:	46bd      	mov	sp, r7
 800859e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085a2:	4770      	bx	lr

080085a4 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80085a4:	b480      	push	{r7}
 80085a6:	b083      	sub	sp, #12
 80085a8:	af00      	add	r7, sp, #0
 80085aa:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 80085ac:	bf00      	nop
 80085ae:	370c      	adds	r7, #12
 80085b0:	46bd      	mov	sp, r7
 80085b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085b6:	4770      	bx	lr

080085b8 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 80085b8:	b480      	push	{r7}
 80085ba:	b083      	sub	sp, #12
 80085bc:	af00      	add	r7, sp, #0
 80085be:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 80085c0:	bf00      	nop
 80085c2:	370c      	adds	r7, #12
 80085c4:	46bd      	mov	sp, r7
 80085c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085ca:	4770      	bx	lr

080085cc <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 80085cc:	b480      	push	{r7}
 80085ce:	b083      	sub	sp, #12
 80085d0:	af00      	add	r7, sp, #0
 80085d2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 80085d4:	bf00      	nop
 80085d6:	370c      	adds	r7, #12
 80085d8:	46bd      	mov	sp, r7
 80085da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085de:	4770      	bx	lr

080085e0 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 80085e0:	b480      	push	{r7}
 80085e2:	b083      	sub	sp, #12
 80085e4:	af00      	add	r7, sp, #0
 80085e6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 80085e8:	bf00      	nop
 80085ea:	370c      	adds	r7, #12
 80085ec:	46bd      	mov	sp, r7
 80085ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085f2:	4770      	bx	lr

080085f4 <HAL_CAN_RxFifo0MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80085f4:	b480      	push	{r7}
 80085f6:	b083      	sub	sp, #12
 80085f8:	af00      	add	r7, sp, #0
 80085fa:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0MsgPendingCallback could be implemented in the
            user file
   */
}
 80085fc:	bf00      	nop
 80085fe:	370c      	adds	r7, #12
 8008600:	46bd      	mov	sp, r7
 8008602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008606:	4770      	bx	lr

08008608 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8008608:	b480      	push	{r7}
 800860a:	b083      	sub	sp, #12
 800860c:	af00      	add	r7, sp, #0
 800860e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8008610:	bf00      	nop
 8008612:	370c      	adds	r7, #12
 8008614:	46bd      	mov	sp, r7
 8008616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800861a:	4770      	bx	lr

0800861c <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800861c:	b480      	push	{r7}
 800861e:	b083      	sub	sp, #12
 8008620:	af00      	add	r7, sp, #0
 8008622:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8008624:	bf00      	nop
 8008626:	370c      	adds	r7, #12
 8008628:	46bd      	mov	sp, r7
 800862a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800862e:	4770      	bx	lr

08008630 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8008630:	b480      	push	{r7}
 8008632:	b083      	sub	sp, #12
 8008634:	af00      	add	r7, sp, #0
 8008636:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8008638:	bf00      	nop
 800863a:	370c      	adds	r7, #12
 800863c:	46bd      	mov	sp, r7
 800863e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008642:	4770      	bx	lr

08008644 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8008644:	b480      	push	{r7}
 8008646:	b083      	sub	sp, #12
 8008648:	af00      	add	r7, sp, #0
 800864a:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 800864c:	bf00      	nop
 800864e:	370c      	adds	r7, #12
 8008650:	46bd      	mov	sp, r7
 8008652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008656:	4770      	bx	lr

08008658 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8008658:	b480      	push	{r7}
 800865a:	b083      	sub	sp, #12
 800865c:	af00      	add	r7, sp, #0
 800865e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8008660:	bf00      	nop
 8008662:	370c      	adds	r7, #12
 8008664:	46bd      	mov	sp, r7
 8008666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800866a:	4770      	bx	lr

0800866c <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 800866c:	b480      	push	{r7}
 800866e:	b083      	sub	sp, #12
 8008670:	af00      	add	r7, sp, #0
 8008672:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8008674:	bf00      	nop
 8008676:	370c      	adds	r7, #12
 8008678:	46bd      	mov	sp, r7
 800867a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800867e:	4770      	bx	lr

08008680 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8008680:	b480      	push	{r7}
 8008682:	b085      	sub	sp, #20
 8008684:	af00      	add	r7, sp, #0
 8008686:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	f003 0307 	and.w	r3, r3, #7
 800868e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8008690:	4b0c      	ldr	r3, [pc, #48]	; (80086c4 <__NVIC_SetPriorityGrouping+0x44>)
 8008692:	68db      	ldr	r3, [r3, #12]
 8008694:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8008696:	68ba      	ldr	r2, [r7, #8]
 8008698:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800869c:	4013      	ands	r3, r2
 800869e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80086a0:	68fb      	ldr	r3, [r7, #12]
 80086a2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80086a4:	68bb      	ldr	r3, [r7, #8]
 80086a6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80086a8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80086ac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80086b0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80086b2:	4a04      	ldr	r2, [pc, #16]	; (80086c4 <__NVIC_SetPriorityGrouping+0x44>)
 80086b4:	68bb      	ldr	r3, [r7, #8]
 80086b6:	60d3      	str	r3, [r2, #12]
}
 80086b8:	bf00      	nop
 80086ba:	3714      	adds	r7, #20
 80086bc:	46bd      	mov	sp, r7
 80086be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086c2:	4770      	bx	lr
 80086c4:	e000ed00 	.word	0xe000ed00

080086c8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80086c8:	b480      	push	{r7}
 80086ca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80086cc:	4b04      	ldr	r3, [pc, #16]	; (80086e0 <__NVIC_GetPriorityGrouping+0x18>)
 80086ce:	68db      	ldr	r3, [r3, #12]
 80086d0:	0a1b      	lsrs	r3, r3, #8
 80086d2:	f003 0307 	and.w	r3, r3, #7
}
 80086d6:	4618      	mov	r0, r3
 80086d8:	46bd      	mov	sp, r7
 80086da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086de:	4770      	bx	lr
 80086e0:	e000ed00 	.word	0xe000ed00

080086e4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80086e4:	b480      	push	{r7}
 80086e6:	b083      	sub	sp, #12
 80086e8:	af00      	add	r7, sp, #0
 80086ea:	4603      	mov	r3, r0
 80086ec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80086ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80086f2:	2b00      	cmp	r3, #0
 80086f4:	db0b      	blt.n	800870e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80086f6:	79fb      	ldrb	r3, [r7, #7]
 80086f8:	f003 021f 	and.w	r2, r3, #31
 80086fc:	4907      	ldr	r1, [pc, #28]	; (800871c <__NVIC_EnableIRQ+0x38>)
 80086fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008702:	095b      	lsrs	r3, r3, #5
 8008704:	2001      	movs	r0, #1
 8008706:	fa00 f202 	lsl.w	r2, r0, r2
 800870a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800870e:	bf00      	nop
 8008710:	370c      	adds	r7, #12
 8008712:	46bd      	mov	sp, r7
 8008714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008718:	4770      	bx	lr
 800871a:	bf00      	nop
 800871c:	e000e100 	.word	0xe000e100

08008720 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8008720:	b480      	push	{r7}
 8008722:	b083      	sub	sp, #12
 8008724:	af00      	add	r7, sp, #0
 8008726:	4603      	mov	r3, r0
 8008728:	6039      	str	r1, [r7, #0]
 800872a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800872c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008730:	2b00      	cmp	r3, #0
 8008732:	db0a      	blt.n	800874a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008734:	683b      	ldr	r3, [r7, #0]
 8008736:	b2da      	uxtb	r2, r3
 8008738:	490c      	ldr	r1, [pc, #48]	; (800876c <__NVIC_SetPriority+0x4c>)
 800873a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800873e:	0112      	lsls	r2, r2, #4
 8008740:	b2d2      	uxtb	r2, r2
 8008742:	440b      	add	r3, r1
 8008744:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8008748:	e00a      	b.n	8008760 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800874a:	683b      	ldr	r3, [r7, #0]
 800874c:	b2da      	uxtb	r2, r3
 800874e:	4908      	ldr	r1, [pc, #32]	; (8008770 <__NVIC_SetPriority+0x50>)
 8008750:	79fb      	ldrb	r3, [r7, #7]
 8008752:	f003 030f 	and.w	r3, r3, #15
 8008756:	3b04      	subs	r3, #4
 8008758:	0112      	lsls	r2, r2, #4
 800875a:	b2d2      	uxtb	r2, r2
 800875c:	440b      	add	r3, r1
 800875e:	761a      	strb	r2, [r3, #24]
}
 8008760:	bf00      	nop
 8008762:	370c      	adds	r7, #12
 8008764:	46bd      	mov	sp, r7
 8008766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800876a:	4770      	bx	lr
 800876c:	e000e100 	.word	0xe000e100
 8008770:	e000ed00 	.word	0xe000ed00

08008774 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8008774:	b480      	push	{r7}
 8008776:	b089      	sub	sp, #36	; 0x24
 8008778:	af00      	add	r7, sp, #0
 800877a:	60f8      	str	r0, [r7, #12]
 800877c:	60b9      	str	r1, [r7, #8]
 800877e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8008780:	68fb      	ldr	r3, [r7, #12]
 8008782:	f003 0307 	and.w	r3, r3, #7
 8008786:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8008788:	69fb      	ldr	r3, [r7, #28]
 800878a:	f1c3 0307 	rsb	r3, r3, #7
 800878e:	2b04      	cmp	r3, #4
 8008790:	bf28      	it	cs
 8008792:	2304      	movcs	r3, #4
 8008794:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8008796:	69fb      	ldr	r3, [r7, #28]
 8008798:	3304      	adds	r3, #4
 800879a:	2b06      	cmp	r3, #6
 800879c:	d902      	bls.n	80087a4 <NVIC_EncodePriority+0x30>
 800879e:	69fb      	ldr	r3, [r7, #28]
 80087a0:	3b03      	subs	r3, #3
 80087a2:	e000      	b.n	80087a6 <NVIC_EncodePriority+0x32>
 80087a4:	2300      	movs	r3, #0
 80087a6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80087a8:	f04f 32ff 	mov.w	r2, #4294967295
 80087ac:	69bb      	ldr	r3, [r7, #24]
 80087ae:	fa02 f303 	lsl.w	r3, r2, r3
 80087b2:	43da      	mvns	r2, r3
 80087b4:	68bb      	ldr	r3, [r7, #8]
 80087b6:	401a      	ands	r2, r3
 80087b8:	697b      	ldr	r3, [r7, #20]
 80087ba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80087bc:	f04f 31ff 	mov.w	r1, #4294967295
 80087c0:	697b      	ldr	r3, [r7, #20]
 80087c2:	fa01 f303 	lsl.w	r3, r1, r3
 80087c6:	43d9      	mvns	r1, r3
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80087cc:	4313      	orrs	r3, r2
         );
}
 80087ce:	4618      	mov	r0, r3
 80087d0:	3724      	adds	r7, #36	; 0x24
 80087d2:	46bd      	mov	sp, r7
 80087d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087d8:	4770      	bx	lr
	...

080087dc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80087dc:	b580      	push	{r7, lr}
 80087de:	b082      	sub	sp, #8
 80087e0:	af00      	add	r7, sp, #0
 80087e2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	3b01      	subs	r3, #1
 80087e8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80087ec:	d301      	bcc.n	80087f2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80087ee:	2301      	movs	r3, #1
 80087f0:	e00f      	b.n	8008812 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80087f2:	4a0a      	ldr	r2, [pc, #40]	; (800881c <SysTick_Config+0x40>)
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	3b01      	subs	r3, #1
 80087f8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80087fa:	210f      	movs	r1, #15
 80087fc:	f04f 30ff 	mov.w	r0, #4294967295
 8008800:	f7ff ff8e 	bl	8008720 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8008804:	4b05      	ldr	r3, [pc, #20]	; (800881c <SysTick_Config+0x40>)
 8008806:	2200      	movs	r2, #0
 8008808:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800880a:	4b04      	ldr	r3, [pc, #16]	; (800881c <SysTick_Config+0x40>)
 800880c:	2207      	movs	r2, #7
 800880e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8008810:	2300      	movs	r3, #0
}
 8008812:	4618      	mov	r0, r3
 8008814:	3708      	adds	r7, #8
 8008816:	46bd      	mov	sp, r7
 8008818:	bd80      	pop	{r7, pc}
 800881a:	bf00      	nop
 800881c:	e000e010 	.word	0xe000e010

08008820 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8008820:	b580      	push	{r7, lr}
 8008822:	b082      	sub	sp, #8
 8008824:	af00      	add	r7, sp, #0
 8008826:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8008828:	6878      	ldr	r0, [r7, #4]
 800882a:	f7ff ff29 	bl	8008680 <__NVIC_SetPriorityGrouping>
}
 800882e:	bf00      	nop
 8008830:	3708      	adds	r7, #8
 8008832:	46bd      	mov	sp, r7
 8008834:	bd80      	pop	{r7, pc}

08008836 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8008836:	b580      	push	{r7, lr}
 8008838:	b086      	sub	sp, #24
 800883a:	af00      	add	r7, sp, #0
 800883c:	4603      	mov	r3, r0
 800883e:	60b9      	str	r1, [r7, #8]
 8008840:	607a      	str	r2, [r7, #4]
 8008842:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8008844:	2300      	movs	r3, #0
 8008846:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8008848:	f7ff ff3e 	bl	80086c8 <__NVIC_GetPriorityGrouping>
 800884c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800884e:	687a      	ldr	r2, [r7, #4]
 8008850:	68b9      	ldr	r1, [r7, #8]
 8008852:	6978      	ldr	r0, [r7, #20]
 8008854:	f7ff ff8e 	bl	8008774 <NVIC_EncodePriority>
 8008858:	4602      	mov	r2, r0
 800885a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800885e:	4611      	mov	r1, r2
 8008860:	4618      	mov	r0, r3
 8008862:	f7ff ff5d 	bl	8008720 <__NVIC_SetPriority>
}
 8008866:	bf00      	nop
 8008868:	3718      	adds	r7, #24
 800886a:	46bd      	mov	sp, r7
 800886c:	bd80      	pop	{r7, pc}

0800886e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800886e:	b580      	push	{r7, lr}
 8008870:	b082      	sub	sp, #8
 8008872:	af00      	add	r7, sp, #0
 8008874:	4603      	mov	r3, r0
 8008876:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8008878:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800887c:	4618      	mov	r0, r3
 800887e:	f7ff ff31 	bl	80086e4 <__NVIC_EnableIRQ>
}
 8008882:	bf00      	nop
 8008884:	3708      	adds	r7, #8
 8008886:	46bd      	mov	sp, r7
 8008888:	bd80      	pop	{r7, pc}

0800888a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800888a:	b580      	push	{r7, lr}
 800888c:	b082      	sub	sp, #8
 800888e:	af00      	add	r7, sp, #0
 8008890:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8008892:	6878      	ldr	r0, [r7, #4]
 8008894:	f7ff ffa2 	bl	80087dc <SysTick_Config>
 8008898:	4603      	mov	r3, r0
}
 800889a:	4618      	mov	r0, r3
 800889c:	3708      	adds	r7, #8
 800889e:	46bd      	mov	sp, r7
 80088a0:	bd80      	pop	{r7, pc}

080088a2 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80088a2:	b580      	push	{r7, lr}
 80088a4:	b084      	sub	sp, #16
 80088a6:	af00      	add	r7, sp, #0
 80088a8:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80088ae:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80088b0:	f7fe fc4e 	bl	8007150 <HAL_GetTick>
 80088b4:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80088bc:	b2db      	uxtb	r3, r3
 80088be:	2b02      	cmp	r3, #2
 80088c0:	d008      	beq.n	80088d4 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	2280      	movs	r2, #128	; 0x80
 80088c6:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	2200      	movs	r2, #0
 80088cc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80088d0:	2301      	movs	r3, #1
 80088d2:	e052      	b.n	800897a <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	681a      	ldr	r2, [r3, #0]
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	681b      	ldr	r3, [r3, #0]
 80088de:	f022 0216 	bic.w	r2, r2, #22
 80088e2:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	681b      	ldr	r3, [r3, #0]
 80088e8:	695a      	ldr	r2, [r3, #20]
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80088f2:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80088f8:	2b00      	cmp	r3, #0
 80088fa:	d103      	bne.n	8008904 <HAL_DMA_Abort+0x62>
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008900:	2b00      	cmp	r3, #0
 8008902:	d007      	beq.n	8008914 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	681b      	ldr	r3, [r3, #0]
 8008908:	681a      	ldr	r2, [r3, #0]
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	f022 0208 	bic.w	r2, r2, #8
 8008912:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	681a      	ldr	r2, [r3, #0]
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	f022 0201 	bic.w	r2, r2, #1
 8008922:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8008924:	e013      	b.n	800894e <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8008926:	f7fe fc13 	bl	8007150 <HAL_GetTick>
 800892a:	4602      	mov	r2, r0
 800892c:	68bb      	ldr	r3, [r7, #8]
 800892e:	1ad3      	subs	r3, r2, r3
 8008930:	2b05      	cmp	r3, #5
 8008932:	d90c      	bls.n	800894e <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	2220      	movs	r2, #32
 8008938:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	2200      	movs	r2, #0
 800893e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	2203      	movs	r2, #3
 8008946:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 800894a:	2303      	movs	r3, #3
 800894c:	e015      	b.n	800897a <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	681b      	ldr	r3, [r3, #0]
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	f003 0301 	and.w	r3, r3, #1
 8008958:	2b00      	cmp	r3, #0
 800895a:	d1e4      	bne.n	8008926 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008960:	223f      	movs	r2, #63	; 0x3f
 8008962:	409a      	lsls	r2, r3
 8008964:	68fb      	ldr	r3, [r7, #12]
 8008966:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	2200      	movs	r2, #0
 800896c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	2201      	movs	r2, #1
 8008974:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 8008978:	2300      	movs	r3, #0
}
 800897a:	4618      	mov	r0, r3
 800897c:	3710      	adds	r7, #16
 800897e:	46bd      	mov	sp, r7
 8008980:	bd80      	pop	{r7, pc}

08008982 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8008982:	b480      	push	{r7}
 8008984:	b083      	sub	sp, #12
 8008986:	af00      	add	r7, sp, #0
 8008988:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8008990:	b2db      	uxtb	r3, r3
 8008992:	2b02      	cmp	r3, #2
 8008994:	d004      	beq.n	80089a0 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	2280      	movs	r2, #128	; 0x80
 800899a:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800899c:	2301      	movs	r3, #1
 800899e:	e00c      	b.n	80089ba <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	2205      	movs	r2, #5
 80089a4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	681b      	ldr	r3, [r3, #0]
 80089ac:	681a      	ldr	r2, [r3, #0]
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	681b      	ldr	r3, [r3, #0]
 80089b2:	f022 0201 	bic.w	r2, r2, #1
 80089b6:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80089b8:	2300      	movs	r3, #0
}
 80089ba:	4618      	mov	r0, r3
 80089bc:	370c      	adds	r7, #12
 80089be:	46bd      	mov	sp, r7
 80089c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089c4:	4770      	bx	lr
	...

080089c8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80089c8:	b480      	push	{r7}
 80089ca:	b089      	sub	sp, #36	; 0x24
 80089cc:	af00      	add	r7, sp, #0
 80089ce:	6078      	str	r0, [r7, #4]
 80089d0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80089d2:	2300      	movs	r3, #0
 80089d4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80089d6:	2300      	movs	r3, #0
 80089d8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80089da:	2300      	movs	r3, #0
 80089dc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80089de:	2300      	movs	r3, #0
 80089e0:	61fb      	str	r3, [r7, #28]
 80089e2:	e165      	b.n	8008cb0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80089e4:	2201      	movs	r2, #1
 80089e6:	69fb      	ldr	r3, [r7, #28]
 80089e8:	fa02 f303 	lsl.w	r3, r2, r3
 80089ec:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80089ee:	683b      	ldr	r3, [r7, #0]
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	697a      	ldr	r2, [r7, #20]
 80089f4:	4013      	ands	r3, r2
 80089f6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80089f8:	693a      	ldr	r2, [r7, #16]
 80089fa:	697b      	ldr	r3, [r7, #20]
 80089fc:	429a      	cmp	r2, r3
 80089fe:	f040 8154 	bne.w	8008caa <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8008a02:	683b      	ldr	r3, [r7, #0]
 8008a04:	685b      	ldr	r3, [r3, #4]
 8008a06:	f003 0303 	and.w	r3, r3, #3
 8008a0a:	2b01      	cmp	r3, #1
 8008a0c:	d005      	beq.n	8008a1a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8008a0e:	683b      	ldr	r3, [r7, #0]
 8008a10:	685b      	ldr	r3, [r3, #4]
 8008a12:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8008a16:	2b02      	cmp	r3, #2
 8008a18:	d130      	bne.n	8008a7c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	689b      	ldr	r3, [r3, #8]
 8008a1e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8008a20:	69fb      	ldr	r3, [r7, #28]
 8008a22:	005b      	lsls	r3, r3, #1
 8008a24:	2203      	movs	r2, #3
 8008a26:	fa02 f303 	lsl.w	r3, r2, r3
 8008a2a:	43db      	mvns	r3, r3
 8008a2c:	69ba      	ldr	r2, [r7, #24]
 8008a2e:	4013      	ands	r3, r2
 8008a30:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8008a32:	683b      	ldr	r3, [r7, #0]
 8008a34:	68da      	ldr	r2, [r3, #12]
 8008a36:	69fb      	ldr	r3, [r7, #28]
 8008a38:	005b      	lsls	r3, r3, #1
 8008a3a:	fa02 f303 	lsl.w	r3, r2, r3
 8008a3e:	69ba      	ldr	r2, [r7, #24]
 8008a40:	4313      	orrs	r3, r2
 8008a42:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	69ba      	ldr	r2, [r7, #24]
 8008a48:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	685b      	ldr	r3, [r3, #4]
 8008a4e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8008a50:	2201      	movs	r2, #1
 8008a52:	69fb      	ldr	r3, [r7, #28]
 8008a54:	fa02 f303 	lsl.w	r3, r2, r3
 8008a58:	43db      	mvns	r3, r3
 8008a5a:	69ba      	ldr	r2, [r7, #24]
 8008a5c:	4013      	ands	r3, r2
 8008a5e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8008a60:	683b      	ldr	r3, [r7, #0]
 8008a62:	685b      	ldr	r3, [r3, #4]
 8008a64:	091b      	lsrs	r3, r3, #4
 8008a66:	f003 0201 	and.w	r2, r3, #1
 8008a6a:	69fb      	ldr	r3, [r7, #28]
 8008a6c:	fa02 f303 	lsl.w	r3, r2, r3
 8008a70:	69ba      	ldr	r2, [r7, #24]
 8008a72:	4313      	orrs	r3, r2
 8008a74:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	69ba      	ldr	r2, [r7, #24]
 8008a7a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8008a7c:	683b      	ldr	r3, [r7, #0]
 8008a7e:	685b      	ldr	r3, [r3, #4]
 8008a80:	f003 0303 	and.w	r3, r3, #3
 8008a84:	2b03      	cmp	r3, #3
 8008a86:	d017      	beq.n	8008ab8 <HAL_GPIO_Init+0xf0>
      {
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	68db      	ldr	r3, [r3, #12]
 8008a8c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8008a8e:	69fb      	ldr	r3, [r7, #28]
 8008a90:	005b      	lsls	r3, r3, #1
 8008a92:	2203      	movs	r2, #3
 8008a94:	fa02 f303 	lsl.w	r3, r2, r3
 8008a98:	43db      	mvns	r3, r3
 8008a9a:	69ba      	ldr	r2, [r7, #24]
 8008a9c:	4013      	ands	r3, r2
 8008a9e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8008aa0:	683b      	ldr	r3, [r7, #0]
 8008aa2:	689a      	ldr	r2, [r3, #8]
 8008aa4:	69fb      	ldr	r3, [r7, #28]
 8008aa6:	005b      	lsls	r3, r3, #1
 8008aa8:	fa02 f303 	lsl.w	r3, r2, r3
 8008aac:	69ba      	ldr	r2, [r7, #24]
 8008aae:	4313      	orrs	r3, r2
 8008ab0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	69ba      	ldr	r2, [r7, #24]
 8008ab6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8008ab8:	683b      	ldr	r3, [r7, #0]
 8008aba:	685b      	ldr	r3, [r3, #4]
 8008abc:	f003 0303 	and.w	r3, r3, #3
 8008ac0:	2b02      	cmp	r3, #2
 8008ac2:	d123      	bne.n	8008b0c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8008ac4:	69fb      	ldr	r3, [r7, #28]
 8008ac6:	08da      	lsrs	r2, r3, #3
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	3208      	adds	r2, #8
 8008acc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008ad0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8008ad2:	69fb      	ldr	r3, [r7, #28]
 8008ad4:	f003 0307 	and.w	r3, r3, #7
 8008ad8:	009b      	lsls	r3, r3, #2
 8008ada:	220f      	movs	r2, #15
 8008adc:	fa02 f303 	lsl.w	r3, r2, r3
 8008ae0:	43db      	mvns	r3, r3
 8008ae2:	69ba      	ldr	r2, [r7, #24]
 8008ae4:	4013      	ands	r3, r2
 8008ae6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8008ae8:	683b      	ldr	r3, [r7, #0]
 8008aea:	691a      	ldr	r2, [r3, #16]
 8008aec:	69fb      	ldr	r3, [r7, #28]
 8008aee:	f003 0307 	and.w	r3, r3, #7
 8008af2:	009b      	lsls	r3, r3, #2
 8008af4:	fa02 f303 	lsl.w	r3, r2, r3
 8008af8:	69ba      	ldr	r2, [r7, #24]
 8008afa:	4313      	orrs	r3, r2
 8008afc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8008afe:	69fb      	ldr	r3, [r7, #28]
 8008b00:	08da      	lsrs	r2, r3, #3
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	3208      	adds	r2, #8
 8008b06:	69b9      	ldr	r1, [r7, #24]
 8008b08:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8008b12:	69fb      	ldr	r3, [r7, #28]
 8008b14:	005b      	lsls	r3, r3, #1
 8008b16:	2203      	movs	r2, #3
 8008b18:	fa02 f303 	lsl.w	r3, r2, r3
 8008b1c:	43db      	mvns	r3, r3
 8008b1e:	69ba      	ldr	r2, [r7, #24]
 8008b20:	4013      	ands	r3, r2
 8008b22:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8008b24:	683b      	ldr	r3, [r7, #0]
 8008b26:	685b      	ldr	r3, [r3, #4]
 8008b28:	f003 0203 	and.w	r2, r3, #3
 8008b2c:	69fb      	ldr	r3, [r7, #28]
 8008b2e:	005b      	lsls	r3, r3, #1
 8008b30:	fa02 f303 	lsl.w	r3, r2, r3
 8008b34:	69ba      	ldr	r2, [r7, #24]
 8008b36:	4313      	orrs	r3, r2
 8008b38:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	69ba      	ldr	r2, [r7, #24]
 8008b3e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8008b40:	683b      	ldr	r3, [r7, #0]
 8008b42:	685b      	ldr	r3, [r3, #4]
 8008b44:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008b48:	2b00      	cmp	r3, #0
 8008b4a:	f000 80ae 	beq.w	8008caa <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008b4e:	2300      	movs	r3, #0
 8008b50:	60fb      	str	r3, [r7, #12]
 8008b52:	4b5d      	ldr	r3, [pc, #372]	; (8008cc8 <HAL_GPIO_Init+0x300>)
 8008b54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008b56:	4a5c      	ldr	r2, [pc, #368]	; (8008cc8 <HAL_GPIO_Init+0x300>)
 8008b58:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8008b5c:	6453      	str	r3, [r2, #68]	; 0x44
 8008b5e:	4b5a      	ldr	r3, [pc, #360]	; (8008cc8 <HAL_GPIO_Init+0x300>)
 8008b60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008b62:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008b66:	60fb      	str	r3, [r7, #12]
 8008b68:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8008b6a:	4a58      	ldr	r2, [pc, #352]	; (8008ccc <HAL_GPIO_Init+0x304>)
 8008b6c:	69fb      	ldr	r3, [r7, #28]
 8008b6e:	089b      	lsrs	r3, r3, #2
 8008b70:	3302      	adds	r3, #2
 8008b72:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008b76:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8008b78:	69fb      	ldr	r3, [r7, #28]
 8008b7a:	f003 0303 	and.w	r3, r3, #3
 8008b7e:	009b      	lsls	r3, r3, #2
 8008b80:	220f      	movs	r2, #15
 8008b82:	fa02 f303 	lsl.w	r3, r2, r3
 8008b86:	43db      	mvns	r3, r3
 8008b88:	69ba      	ldr	r2, [r7, #24]
 8008b8a:	4013      	ands	r3, r2
 8008b8c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	4a4f      	ldr	r2, [pc, #316]	; (8008cd0 <HAL_GPIO_Init+0x308>)
 8008b92:	4293      	cmp	r3, r2
 8008b94:	d025      	beq.n	8008be2 <HAL_GPIO_Init+0x21a>
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	4a4e      	ldr	r2, [pc, #312]	; (8008cd4 <HAL_GPIO_Init+0x30c>)
 8008b9a:	4293      	cmp	r3, r2
 8008b9c:	d01f      	beq.n	8008bde <HAL_GPIO_Init+0x216>
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	4a4d      	ldr	r2, [pc, #308]	; (8008cd8 <HAL_GPIO_Init+0x310>)
 8008ba2:	4293      	cmp	r3, r2
 8008ba4:	d019      	beq.n	8008bda <HAL_GPIO_Init+0x212>
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	4a4c      	ldr	r2, [pc, #304]	; (8008cdc <HAL_GPIO_Init+0x314>)
 8008baa:	4293      	cmp	r3, r2
 8008bac:	d013      	beq.n	8008bd6 <HAL_GPIO_Init+0x20e>
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	4a4b      	ldr	r2, [pc, #300]	; (8008ce0 <HAL_GPIO_Init+0x318>)
 8008bb2:	4293      	cmp	r3, r2
 8008bb4:	d00d      	beq.n	8008bd2 <HAL_GPIO_Init+0x20a>
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	4a4a      	ldr	r2, [pc, #296]	; (8008ce4 <HAL_GPIO_Init+0x31c>)
 8008bba:	4293      	cmp	r3, r2
 8008bbc:	d007      	beq.n	8008bce <HAL_GPIO_Init+0x206>
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	4a49      	ldr	r2, [pc, #292]	; (8008ce8 <HAL_GPIO_Init+0x320>)
 8008bc2:	4293      	cmp	r3, r2
 8008bc4:	d101      	bne.n	8008bca <HAL_GPIO_Init+0x202>
 8008bc6:	2306      	movs	r3, #6
 8008bc8:	e00c      	b.n	8008be4 <HAL_GPIO_Init+0x21c>
 8008bca:	2307      	movs	r3, #7
 8008bcc:	e00a      	b.n	8008be4 <HAL_GPIO_Init+0x21c>
 8008bce:	2305      	movs	r3, #5
 8008bd0:	e008      	b.n	8008be4 <HAL_GPIO_Init+0x21c>
 8008bd2:	2304      	movs	r3, #4
 8008bd4:	e006      	b.n	8008be4 <HAL_GPIO_Init+0x21c>
 8008bd6:	2303      	movs	r3, #3
 8008bd8:	e004      	b.n	8008be4 <HAL_GPIO_Init+0x21c>
 8008bda:	2302      	movs	r3, #2
 8008bdc:	e002      	b.n	8008be4 <HAL_GPIO_Init+0x21c>
 8008bde:	2301      	movs	r3, #1
 8008be0:	e000      	b.n	8008be4 <HAL_GPIO_Init+0x21c>
 8008be2:	2300      	movs	r3, #0
 8008be4:	69fa      	ldr	r2, [r7, #28]
 8008be6:	f002 0203 	and.w	r2, r2, #3
 8008bea:	0092      	lsls	r2, r2, #2
 8008bec:	4093      	lsls	r3, r2
 8008bee:	69ba      	ldr	r2, [r7, #24]
 8008bf0:	4313      	orrs	r3, r2
 8008bf2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8008bf4:	4935      	ldr	r1, [pc, #212]	; (8008ccc <HAL_GPIO_Init+0x304>)
 8008bf6:	69fb      	ldr	r3, [r7, #28]
 8008bf8:	089b      	lsrs	r3, r3, #2
 8008bfa:	3302      	adds	r3, #2
 8008bfc:	69ba      	ldr	r2, [r7, #24]
 8008bfe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8008c02:	4b3a      	ldr	r3, [pc, #232]	; (8008cec <HAL_GPIO_Init+0x324>)
 8008c04:	681b      	ldr	r3, [r3, #0]
 8008c06:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008c08:	693b      	ldr	r3, [r7, #16]
 8008c0a:	43db      	mvns	r3, r3
 8008c0c:	69ba      	ldr	r2, [r7, #24]
 8008c0e:	4013      	ands	r3, r2
 8008c10:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8008c12:	683b      	ldr	r3, [r7, #0]
 8008c14:	685b      	ldr	r3, [r3, #4]
 8008c16:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008c1a:	2b00      	cmp	r3, #0
 8008c1c:	d003      	beq.n	8008c26 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8008c1e:	69ba      	ldr	r2, [r7, #24]
 8008c20:	693b      	ldr	r3, [r7, #16]
 8008c22:	4313      	orrs	r3, r2
 8008c24:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8008c26:	4a31      	ldr	r2, [pc, #196]	; (8008cec <HAL_GPIO_Init+0x324>)
 8008c28:	69bb      	ldr	r3, [r7, #24]
 8008c2a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8008c2c:	4b2f      	ldr	r3, [pc, #188]	; (8008cec <HAL_GPIO_Init+0x324>)
 8008c2e:	685b      	ldr	r3, [r3, #4]
 8008c30:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008c32:	693b      	ldr	r3, [r7, #16]
 8008c34:	43db      	mvns	r3, r3
 8008c36:	69ba      	ldr	r2, [r7, #24]
 8008c38:	4013      	ands	r3, r2
 8008c3a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8008c3c:	683b      	ldr	r3, [r7, #0]
 8008c3e:	685b      	ldr	r3, [r3, #4]
 8008c40:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008c44:	2b00      	cmp	r3, #0
 8008c46:	d003      	beq.n	8008c50 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8008c48:	69ba      	ldr	r2, [r7, #24]
 8008c4a:	693b      	ldr	r3, [r7, #16]
 8008c4c:	4313      	orrs	r3, r2
 8008c4e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8008c50:	4a26      	ldr	r2, [pc, #152]	; (8008cec <HAL_GPIO_Init+0x324>)
 8008c52:	69bb      	ldr	r3, [r7, #24]
 8008c54:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8008c56:	4b25      	ldr	r3, [pc, #148]	; (8008cec <HAL_GPIO_Init+0x324>)
 8008c58:	689b      	ldr	r3, [r3, #8]
 8008c5a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008c5c:	693b      	ldr	r3, [r7, #16]
 8008c5e:	43db      	mvns	r3, r3
 8008c60:	69ba      	ldr	r2, [r7, #24]
 8008c62:	4013      	ands	r3, r2
 8008c64:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8008c66:	683b      	ldr	r3, [r7, #0]
 8008c68:	685b      	ldr	r3, [r3, #4]
 8008c6a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008c6e:	2b00      	cmp	r3, #0
 8008c70:	d003      	beq.n	8008c7a <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8008c72:	69ba      	ldr	r2, [r7, #24]
 8008c74:	693b      	ldr	r3, [r7, #16]
 8008c76:	4313      	orrs	r3, r2
 8008c78:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8008c7a:	4a1c      	ldr	r2, [pc, #112]	; (8008cec <HAL_GPIO_Init+0x324>)
 8008c7c:	69bb      	ldr	r3, [r7, #24]
 8008c7e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8008c80:	4b1a      	ldr	r3, [pc, #104]	; (8008cec <HAL_GPIO_Init+0x324>)
 8008c82:	68db      	ldr	r3, [r3, #12]
 8008c84:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008c86:	693b      	ldr	r3, [r7, #16]
 8008c88:	43db      	mvns	r3, r3
 8008c8a:	69ba      	ldr	r2, [r7, #24]
 8008c8c:	4013      	ands	r3, r2
 8008c8e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8008c90:	683b      	ldr	r3, [r7, #0]
 8008c92:	685b      	ldr	r3, [r3, #4]
 8008c94:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008c98:	2b00      	cmp	r3, #0
 8008c9a:	d003      	beq.n	8008ca4 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8008c9c:	69ba      	ldr	r2, [r7, #24]
 8008c9e:	693b      	ldr	r3, [r7, #16]
 8008ca0:	4313      	orrs	r3, r2
 8008ca2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8008ca4:	4a11      	ldr	r2, [pc, #68]	; (8008cec <HAL_GPIO_Init+0x324>)
 8008ca6:	69bb      	ldr	r3, [r7, #24]
 8008ca8:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8008caa:	69fb      	ldr	r3, [r7, #28]
 8008cac:	3301      	adds	r3, #1
 8008cae:	61fb      	str	r3, [r7, #28]
 8008cb0:	69fb      	ldr	r3, [r7, #28]
 8008cb2:	2b0f      	cmp	r3, #15
 8008cb4:	f67f ae96 	bls.w	80089e4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8008cb8:	bf00      	nop
 8008cba:	bf00      	nop
 8008cbc:	3724      	adds	r7, #36	; 0x24
 8008cbe:	46bd      	mov	sp, r7
 8008cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cc4:	4770      	bx	lr
 8008cc6:	bf00      	nop
 8008cc8:	40023800 	.word	0x40023800
 8008ccc:	40013800 	.word	0x40013800
 8008cd0:	40020000 	.word	0x40020000
 8008cd4:	40020400 	.word	0x40020400
 8008cd8:	40020800 	.word	0x40020800
 8008cdc:	40020c00 	.word	0x40020c00
 8008ce0:	40021000 	.word	0x40021000
 8008ce4:	40021400 	.word	0x40021400
 8008ce8:	40021800 	.word	0x40021800
 8008cec:	40013c00 	.word	0x40013c00

08008cf0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8008cf0:	b480      	push	{r7}
 8008cf2:	b085      	sub	sp, #20
 8008cf4:	af00      	add	r7, sp, #0
 8008cf6:	6078      	str	r0, [r7, #4]
 8008cf8:	460b      	mov	r3, r1
 8008cfa:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	691a      	ldr	r2, [r3, #16]
 8008d00:	887b      	ldrh	r3, [r7, #2]
 8008d02:	4013      	ands	r3, r2
 8008d04:	2b00      	cmp	r3, #0
 8008d06:	d002      	beq.n	8008d0e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8008d08:	2301      	movs	r3, #1
 8008d0a:	73fb      	strb	r3, [r7, #15]
 8008d0c:	e001      	b.n	8008d12 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8008d0e:	2300      	movs	r3, #0
 8008d10:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8008d12:	7bfb      	ldrb	r3, [r7, #15]
}
 8008d14:	4618      	mov	r0, r3
 8008d16:	3714      	adds	r7, #20
 8008d18:	46bd      	mov	sp, r7
 8008d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d1e:	4770      	bx	lr

08008d20 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8008d20:	b480      	push	{r7}
 8008d22:	b083      	sub	sp, #12
 8008d24:	af00      	add	r7, sp, #0
 8008d26:	6078      	str	r0, [r7, #4]
 8008d28:	460b      	mov	r3, r1
 8008d2a:	807b      	strh	r3, [r7, #2]
 8008d2c:	4613      	mov	r3, r2
 8008d2e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8008d30:	787b      	ldrb	r3, [r7, #1]
 8008d32:	2b00      	cmp	r3, #0
 8008d34:	d003      	beq.n	8008d3e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8008d36:	887a      	ldrh	r2, [r7, #2]
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8008d3c:	e003      	b.n	8008d46 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8008d3e:	887b      	ldrh	r3, [r7, #2]
 8008d40:	041a      	lsls	r2, r3, #16
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	619a      	str	r2, [r3, #24]
}
 8008d46:	bf00      	nop
 8008d48:	370c      	adds	r7, #12
 8008d4a:	46bd      	mov	sp, r7
 8008d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d50:	4770      	bx	lr
	...

08008d54 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8008d54:	b580      	push	{r7, lr}
 8008d56:	b082      	sub	sp, #8
 8008d58:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8008d5a:	2300      	movs	r3, #0
 8008d5c:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8008d5e:	2300      	movs	r3, #0
 8008d60:	603b      	str	r3, [r7, #0]
 8008d62:	4b20      	ldr	r3, [pc, #128]	; (8008de4 <HAL_PWREx_EnableOverDrive+0x90>)
 8008d64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008d66:	4a1f      	ldr	r2, [pc, #124]	; (8008de4 <HAL_PWREx_EnableOverDrive+0x90>)
 8008d68:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008d6c:	6413      	str	r3, [r2, #64]	; 0x40
 8008d6e:	4b1d      	ldr	r3, [pc, #116]	; (8008de4 <HAL_PWREx_EnableOverDrive+0x90>)
 8008d70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008d72:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008d76:	603b      	str	r3, [r7, #0]
 8008d78:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8008d7a:	4b1b      	ldr	r3, [pc, #108]	; (8008de8 <HAL_PWREx_EnableOverDrive+0x94>)
 8008d7c:	2201      	movs	r2, #1
 8008d7e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8008d80:	f7fe f9e6 	bl	8007150 <HAL_GetTick>
 8008d84:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8008d86:	e009      	b.n	8008d9c <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8008d88:	f7fe f9e2 	bl	8007150 <HAL_GetTick>
 8008d8c:	4602      	mov	r2, r0
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	1ad3      	subs	r3, r2, r3
 8008d92:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008d96:	d901      	bls.n	8008d9c <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8008d98:	2303      	movs	r3, #3
 8008d9a:	e01f      	b.n	8008ddc <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8008d9c:	4b13      	ldr	r3, [pc, #76]	; (8008dec <HAL_PWREx_EnableOverDrive+0x98>)
 8008d9e:	685b      	ldr	r3, [r3, #4]
 8008da0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008da4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008da8:	d1ee      	bne.n	8008d88 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8008daa:	4b11      	ldr	r3, [pc, #68]	; (8008df0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8008dac:	2201      	movs	r2, #1
 8008dae:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8008db0:	f7fe f9ce 	bl	8007150 <HAL_GetTick>
 8008db4:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8008db6:	e009      	b.n	8008dcc <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8008db8:	f7fe f9ca 	bl	8007150 <HAL_GetTick>
 8008dbc:	4602      	mov	r2, r0
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	1ad3      	subs	r3, r2, r3
 8008dc2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008dc6:	d901      	bls.n	8008dcc <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8008dc8:	2303      	movs	r3, #3
 8008dca:	e007      	b.n	8008ddc <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8008dcc:	4b07      	ldr	r3, [pc, #28]	; (8008dec <HAL_PWREx_EnableOverDrive+0x98>)
 8008dce:	685b      	ldr	r3, [r3, #4]
 8008dd0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008dd4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008dd8:	d1ee      	bne.n	8008db8 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8008dda:	2300      	movs	r3, #0
}
 8008ddc:	4618      	mov	r0, r3
 8008dde:	3708      	adds	r7, #8
 8008de0:	46bd      	mov	sp, r7
 8008de2:	bd80      	pop	{r7, pc}
 8008de4:	40023800 	.word	0x40023800
 8008de8:	420e0040 	.word	0x420e0040
 8008dec:	40007000 	.word	0x40007000
 8008df0:	420e0044 	.word	0x420e0044

08008df4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008df4:	b580      	push	{r7, lr}
 8008df6:	b084      	sub	sp, #16
 8008df8:	af00      	add	r7, sp, #0
 8008dfa:	6078      	str	r0, [r7, #4]
 8008dfc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	2b00      	cmp	r3, #0
 8008e02:	d101      	bne.n	8008e08 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8008e04:	2301      	movs	r3, #1
 8008e06:	e0cc      	b.n	8008fa2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8008e08:	4b68      	ldr	r3, [pc, #416]	; (8008fac <HAL_RCC_ClockConfig+0x1b8>)
 8008e0a:	681b      	ldr	r3, [r3, #0]
 8008e0c:	f003 030f 	and.w	r3, r3, #15
 8008e10:	683a      	ldr	r2, [r7, #0]
 8008e12:	429a      	cmp	r2, r3
 8008e14:	d90c      	bls.n	8008e30 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008e16:	4b65      	ldr	r3, [pc, #404]	; (8008fac <HAL_RCC_ClockConfig+0x1b8>)
 8008e18:	683a      	ldr	r2, [r7, #0]
 8008e1a:	b2d2      	uxtb	r2, r2
 8008e1c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008e1e:	4b63      	ldr	r3, [pc, #396]	; (8008fac <HAL_RCC_ClockConfig+0x1b8>)
 8008e20:	681b      	ldr	r3, [r3, #0]
 8008e22:	f003 030f 	and.w	r3, r3, #15
 8008e26:	683a      	ldr	r2, [r7, #0]
 8008e28:	429a      	cmp	r2, r3
 8008e2a:	d001      	beq.n	8008e30 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8008e2c:	2301      	movs	r3, #1
 8008e2e:	e0b8      	b.n	8008fa2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	681b      	ldr	r3, [r3, #0]
 8008e34:	f003 0302 	and.w	r3, r3, #2
 8008e38:	2b00      	cmp	r3, #0
 8008e3a:	d020      	beq.n	8008e7e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	681b      	ldr	r3, [r3, #0]
 8008e40:	f003 0304 	and.w	r3, r3, #4
 8008e44:	2b00      	cmp	r3, #0
 8008e46:	d005      	beq.n	8008e54 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8008e48:	4b59      	ldr	r3, [pc, #356]	; (8008fb0 <HAL_RCC_ClockConfig+0x1bc>)
 8008e4a:	689b      	ldr	r3, [r3, #8]
 8008e4c:	4a58      	ldr	r2, [pc, #352]	; (8008fb0 <HAL_RCC_ClockConfig+0x1bc>)
 8008e4e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8008e52:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	681b      	ldr	r3, [r3, #0]
 8008e58:	f003 0308 	and.w	r3, r3, #8
 8008e5c:	2b00      	cmp	r3, #0
 8008e5e:	d005      	beq.n	8008e6c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8008e60:	4b53      	ldr	r3, [pc, #332]	; (8008fb0 <HAL_RCC_ClockConfig+0x1bc>)
 8008e62:	689b      	ldr	r3, [r3, #8]
 8008e64:	4a52      	ldr	r2, [pc, #328]	; (8008fb0 <HAL_RCC_ClockConfig+0x1bc>)
 8008e66:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8008e6a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008e6c:	4b50      	ldr	r3, [pc, #320]	; (8008fb0 <HAL_RCC_ClockConfig+0x1bc>)
 8008e6e:	689b      	ldr	r3, [r3, #8]
 8008e70:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	689b      	ldr	r3, [r3, #8]
 8008e78:	494d      	ldr	r1, [pc, #308]	; (8008fb0 <HAL_RCC_ClockConfig+0x1bc>)
 8008e7a:	4313      	orrs	r3, r2
 8008e7c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	681b      	ldr	r3, [r3, #0]
 8008e82:	f003 0301 	and.w	r3, r3, #1
 8008e86:	2b00      	cmp	r3, #0
 8008e88:	d044      	beq.n	8008f14 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	685b      	ldr	r3, [r3, #4]
 8008e8e:	2b01      	cmp	r3, #1
 8008e90:	d107      	bne.n	8008ea2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008e92:	4b47      	ldr	r3, [pc, #284]	; (8008fb0 <HAL_RCC_ClockConfig+0x1bc>)
 8008e94:	681b      	ldr	r3, [r3, #0]
 8008e96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008e9a:	2b00      	cmp	r3, #0
 8008e9c:	d119      	bne.n	8008ed2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008e9e:	2301      	movs	r3, #1
 8008ea0:	e07f      	b.n	8008fa2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	685b      	ldr	r3, [r3, #4]
 8008ea6:	2b02      	cmp	r3, #2
 8008ea8:	d003      	beq.n	8008eb2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8008eae:	2b03      	cmp	r3, #3
 8008eb0:	d107      	bne.n	8008ec2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008eb2:	4b3f      	ldr	r3, [pc, #252]	; (8008fb0 <HAL_RCC_ClockConfig+0x1bc>)
 8008eb4:	681b      	ldr	r3, [r3, #0]
 8008eb6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008eba:	2b00      	cmp	r3, #0
 8008ebc:	d109      	bne.n	8008ed2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008ebe:	2301      	movs	r3, #1
 8008ec0:	e06f      	b.n	8008fa2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008ec2:	4b3b      	ldr	r3, [pc, #236]	; (8008fb0 <HAL_RCC_ClockConfig+0x1bc>)
 8008ec4:	681b      	ldr	r3, [r3, #0]
 8008ec6:	f003 0302 	and.w	r3, r3, #2
 8008eca:	2b00      	cmp	r3, #0
 8008ecc:	d101      	bne.n	8008ed2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008ece:	2301      	movs	r3, #1
 8008ed0:	e067      	b.n	8008fa2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8008ed2:	4b37      	ldr	r3, [pc, #220]	; (8008fb0 <HAL_RCC_ClockConfig+0x1bc>)
 8008ed4:	689b      	ldr	r3, [r3, #8]
 8008ed6:	f023 0203 	bic.w	r2, r3, #3
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	685b      	ldr	r3, [r3, #4]
 8008ede:	4934      	ldr	r1, [pc, #208]	; (8008fb0 <HAL_RCC_ClockConfig+0x1bc>)
 8008ee0:	4313      	orrs	r3, r2
 8008ee2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8008ee4:	f7fe f934 	bl	8007150 <HAL_GetTick>
 8008ee8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008eea:	e00a      	b.n	8008f02 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008eec:	f7fe f930 	bl	8007150 <HAL_GetTick>
 8008ef0:	4602      	mov	r2, r0
 8008ef2:	68fb      	ldr	r3, [r7, #12]
 8008ef4:	1ad3      	subs	r3, r2, r3
 8008ef6:	f241 3288 	movw	r2, #5000	; 0x1388
 8008efa:	4293      	cmp	r3, r2
 8008efc:	d901      	bls.n	8008f02 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8008efe:	2303      	movs	r3, #3
 8008f00:	e04f      	b.n	8008fa2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008f02:	4b2b      	ldr	r3, [pc, #172]	; (8008fb0 <HAL_RCC_ClockConfig+0x1bc>)
 8008f04:	689b      	ldr	r3, [r3, #8]
 8008f06:	f003 020c 	and.w	r2, r3, #12
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	685b      	ldr	r3, [r3, #4]
 8008f0e:	009b      	lsls	r3, r3, #2
 8008f10:	429a      	cmp	r2, r3
 8008f12:	d1eb      	bne.n	8008eec <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8008f14:	4b25      	ldr	r3, [pc, #148]	; (8008fac <HAL_RCC_ClockConfig+0x1b8>)
 8008f16:	681b      	ldr	r3, [r3, #0]
 8008f18:	f003 030f 	and.w	r3, r3, #15
 8008f1c:	683a      	ldr	r2, [r7, #0]
 8008f1e:	429a      	cmp	r2, r3
 8008f20:	d20c      	bcs.n	8008f3c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008f22:	4b22      	ldr	r3, [pc, #136]	; (8008fac <HAL_RCC_ClockConfig+0x1b8>)
 8008f24:	683a      	ldr	r2, [r7, #0]
 8008f26:	b2d2      	uxtb	r2, r2
 8008f28:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008f2a:	4b20      	ldr	r3, [pc, #128]	; (8008fac <HAL_RCC_ClockConfig+0x1b8>)
 8008f2c:	681b      	ldr	r3, [r3, #0]
 8008f2e:	f003 030f 	and.w	r3, r3, #15
 8008f32:	683a      	ldr	r2, [r7, #0]
 8008f34:	429a      	cmp	r2, r3
 8008f36:	d001      	beq.n	8008f3c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8008f38:	2301      	movs	r3, #1
 8008f3a:	e032      	b.n	8008fa2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	681b      	ldr	r3, [r3, #0]
 8008f40:	f003 0304 	and.w	r3, r3, #4
 8008f44:	2b00      	cmp	r3, #0
 8008f46:	d008      	beq.n	8008f5a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008f48:	4b19      	ldr	r3, [pc, #100]	; (8008fb0 <HAL_RCC_ClockConfig+0x1bc>)
 8008f4a:	689b      	ldr	r3, [r3, #8]
 8008f4c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	68db      	ldr	r3, [r3, #12]
 8008f54:	4916      	ldr	r1, [pc, #88]	; (8008fb0 <HAL_RCC_ClockConfig+0x1bc>)
 8008f56:	4313      	orrs	r3, r2
 8008f58:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	681b      	ldr	r3, [r3, #0]
 8008f5e:	f003 0308 	and.w	r3, r3, #8
 8008f62:	2b00      	cmp	r3, #0
 8008f64:	d009      	beq.n	8008f7a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8008f66:	4b12      	ldr	r3, [pc, #72]	; (8008fb0 <HAL_RCC_ClockConfig+0x1bc>)
 8008f68:	689b      	ldr	r3, [r3, #8]
 8008f6a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	691b      	ldr	r3, [r3, #16]
 8008f72:	00db      	lsls	r3, r3, #3
 8008f74:	490e      	ldr	r1, [pc, #56]	; (8008fb0 <HAL_RCC_ClockConfig+0x1bc>)
 8008f76:	4313      	orrs	r3, r2
 8008f78:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8008f7a:	f000 f855 	bl	8009028 <HAL_RCC_GetSysClockFreq>
 8008f7e:	4602      	mov	r2, r0
 8008f80:	4b0b      	ldr	r3, [pc, #44]	; (8008fb0 <HAL_RCC_ClockConfig+0x1bc>)
 8008f82:	689b      	ldr	r3, [r3, #8]
 8008f84:	091b      	lsrs	r3, r3, #4
 8008f86:	f003 030f 	and.w	r3, r3, #15
 8008f8a:	490a      	ldr	r1, [pc, #40]	; (8008fb4 <HAL_RCC_ClockConfig+0x1c0>)
 8008f8c:	5ccb      	ldrb	r3, [r1, r3]
 8008f8e:	fa22 f303 	lsr.w	r3, r2, r3
 8008f92:	4a09      	ldr	r2, [pc, #36]	; (8008fb8 <HAL_RCC_ClockConfig+0x1c4>)
 8008f94:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8008f96:	4b09      	ldr	r3, [pc, #36]	; (8008fbc <HAL_RCC_ClockConfig+0x1c8>)
 8008f98:	681b      	ldr	r3, [r3, #0]
 8008f9a:	4618      	mov	r0, r3
 8008f9c:	f7fe f894 	bl	80070c8 <HAL_InitTick>

  return HAL_OK;
 8008fa0:	2300      	movs	r3, #0
}
 8008fa2:	4618      	mov	r0, r3
 8008fa4:	3710      	adds	r7, #16
 8008fa6:	46bd      	mov	sp, r7
 8008fa8:	bd80      	pop	{r7, pc}
 8008faa:	bf00      	nop
 8008fac:	40023c00 	.word	0x40023c00
 8008fb0:	40023800 	.word	0x40023800
 8008fb4:	08011920 	.word	0x08011920
 8008fb8:	20000040 	.word	0x20000040
 8008fbc:	20000044 	.word	0x20000044

08008fc0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008fc0:	b480      	push	{r7}
 8008fc2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008fc4:	4b03      	ldr	r3, [pc, #12]	; (8008fd4 <HAL_RCC_GetHCLKFreq+0x14>)
 8008fc6:	681b      	ldr	r3, [r3, #0]
}
 8008fc8:	4618      	mov	r0, r3
 8008fca:	46bd      	mov	sp, r7
 8008fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fd0:	4770      	bx	lr
 8008fd2:	bf00      	nop
 8008fd4:	20000040 	.word	0x20000040

08008fd8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008fd8:	b580      	push	{r7, lr}
 8008fda:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8008fdc:	f7ff fff0 	bl	8008fc0 <HAL_RCC_GetHCLKFreq>
 8008fe0:	4602      	mov	r2, r0
 8008fe2:	4b05      	ldr	r3, [pc, #20]	; (8008ff8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8008fe4:	689b      	ldr	r3, [r3, #8]
 8008fe6:	0a9b      	lsrs	r3, r3, #10
 8008fe8:	f003 0307 	and.w	r3, r3, #7
 8008fec:	4903      	ldr	r1, [pc, #12]	; (8008ffc <HAL_RCC_GetPCLK1Freq+0x24>)
 8008fee:	5ccb      	ldrb	r3, [r1, r3]
 8008ff0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008ff4:	4618      	mov	r0, r3
 8008ff6:	bd80      	pop	{r7, pc}
 8008ff8:	40023800 	.word	0x40023800
 8008ffc:	08011930 	.word	0x08011930

08009000 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8009000:	b580      	push	{r7, lr}
 8009002:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8009004:	f7ff ffdc 	bl	8008fc0 <HAL_RCC_GetHCLKFreq>
 8009008:	4602      	mov	r2, r0
 800900a:	4b05      	ldr	r3, [pc, #20]	; (8009020 <HAL_RCC_GetPCLK2Freq+0x20>)
 800900c:	689b      	ldr	r3, [r3, #8]
 800900e:	0b5b      	lsrs	r3, r3, #13
 8009010:	f003 0307 	and.w	r3, r3, #7
 8009014:	4903      	ldr	r1, [pc, #12]	; (8009024 <HAL_RCC_GetPCLK2Freq+0x24>)
 8009016:	5ccb      	ldrb	r3, [r1, r3]
 8009018:	fa22 f303 	lsr.w	r3, r2, r3
}
 800901c:	4618      	mov	r0, r3
 800901e:	bd80      	pop	{r7, pc}
 8009020:	40023800 	.word	0x40023800
 8009024:	08011930 	.word	0x08011930

08009028 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8009028:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800902c:	b088      	sub	sp, #32
 800902e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8009030:	2300      	movs	r3, #0
 8009032:	617b      	str	r3, [r7, #20]
  uint32_t pllvco = 0U;
 8009034:	2300      	movs	r3, #0
 8009036:	61fb      	str	r3, [r7, #28]
  uint32_t pllp = 0U;
 8009038:	2300      	movs	r3, #0
 800903a:	613b      	str	r3, [r7, #16]
  uint32_t pllr = 0U;
 800903c:	2300      	movs	r3, #0
 800903e:	60fb      	str	r3, [r7, #12]
  uint32_t sysclockfreq = 0U;
 8009040:	2300      	movs	r3, #0
 8009042:	61bb      	str	r3, [r7, #24]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8009044:	4bce      	ldr	r3, [pc, #824]	; (8009380 <HAL_RCC_GetSysClockFreq+0x358>)
 8009046:	689b      	ldr	r3, [r3, #8]
 8009048:	f003 030c 	and.w	r3, r3, #12
 800904c:	2b0c      	cmp	r3, #12
 800904e:	f200 818d 	bhi.w	800936c <HAL_RCC_GetSysClockFreq+0x344>
 8009052:	a201      	add	r2, pc, #4	; (adr r2, 8009058 <HAL_RCC_GetSysClockFreq+0x30>)
 8009054:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009058:	0800908d 	.word	0x0800908d
 800905c:	0800936d 	.word	0x0800936d
 8009060:	0800936d 	.word	0x0800936d
 8009064:	0800936d 	.word	0x0800936d
 8009068:	08009093 	.word	0x08009093
 800906c:	0800936d 	.word	0x0800936d
 8009070:	0800936d 	.word	0x0800936d
 8009074:	0800936d 	.word	0x0800936d
 8009078:	08009099 	.word	0x08009099
 800907c:	0800936d 	.word	0x0800936d
 8009080:	0800936d 	.word	0x0800936d
 8009084:	0800936d 	.word	0x0800936d
 8009088:	0800920d 	.word	0x0800920d
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800908c:	4bbd      	ldr	r3, [pc, #756]	; (8009384 <HAL_RCC_GetSysClockFreq+0x35c>)
 800908e:	61bb      	str	r3, [r7, #24]
       break;
 8009090:	e16f      	b.n	8009372 <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8009092:	4bbd      	ldr	r3, [pc, #756]	; (8009388 <HAL_RCC_GetSysClockFreq+0x360>)
 8009094:	61bb      	str	r3, [r7, #24]
      break;
 8009096:	e16c      	b.n	8009372 <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8009098:	4bb9      	ldr	r3, [pc, #740]	; (8009380 <HAL_RCC_GetSysClockFreq+0x358>)
 800909a:	685b      	ldr	r3, [r3, #4]
 800909c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80090a0:	617b      	str	r3, [r7, #20]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80090a2:	4bb7      	ldr	r3, [pc, #732]	; (8009380 <HAL_RCC_GetSysClockFreq+0x358>)
 80090a4:	685b      	ldr	r3, [r3, #4]
 80090a6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80090aa:	2b00      	cmp	r3, #0
 80090ac:	d053      	beq.n	8009156 <HAL_RCC_GetSysClockFreq+0x12e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80090ae:	4bb4      	ldr	r3, [pc, #720]	; (8009380 <HAL_RCC_GetSysClockFreq+0x358>)
 80090b0:	685b      	ldr	r3, [r3, #4]
 80090b2:	099b      	lsrs	r3, r3, #6
 80090b4:	461a      	mov	r2, r3
 80090b6:	f04f 0300 	mov.w	r3, #0
 80090ba:	f240 10ff 	movw	r0, #511	; 0x1ff
 80090be:	f04f 0100 	mov.w	r1, #0
 80090c2:	ea02 0400 	and.w	r4, r2, r0
 80090c6:	603c      	str	r4, [r7, #0]
 80090c8:	400b      	ands	r3, r1
 80090ca:	607b      	str	r3, [r7, #4]
 80090cc:	e9d7 4500 	ldrd	r4, r5, [r7]
 80090d0:	4620      	mov	r0, r4
 80090d2:	4629      	mov	r1, r5
 80090d4:	f04f 0200 	mov.w	r2, #0
 80090d8:	f04f 0300 	mov.w	r3, #0
 80090dc:	014b      	lsls	r3, r1, #5
 80090de:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80090e2:	0142      	lsls	r2, r0, #5
 80090e4:	4610      	mov	r0, r2
 80090e6:	4619      	mov	r1, r3
 80090e8:	4623      	mov	r3, r4
 80090ea:	1ac0      	subs	r0, r0, r3
 80090ec:	462b      	mov	r3, r5
 80090ee:	eb61 0103 	sbc.w	r1, r1, r3
 80090f2:	f04f 0200 	mov.w	r2, #0
 80090f6:	f04f 0300 	mov.w	r3, #0
 80090fa:	018b      	lsls	r3, r1, #6
 80090fc:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8009100:	0182      	lsls	r2, r0, #6
 8009102:	1a12      	subs	r2, r2, r0
 8009104:	eb63 0301 	sbc.w	r3, r3, r1
 8009108:	f04f 0000 	mov.w	r0, #0
 800910c:	f04f 0100 	mov.w	r1, #0
 8009110:	00d9      	lsls	r1, r3, #3
 8009112:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8009116:	00d0      	lsls	r0, r2, #3
 8009118:	4602      	mov	r2, r0
 800911a:	460b      	mov	r3, r1
 800911c:	4621      	mov	r1, r4
 800911e:	1852      	adds	r2, r2, r1
 8009120:	4629      	mov	r1, r5
 8009122:	eb43 0101 	adc.w	r1, r3, r1
 8009126:	460b      	mov	r3, r1
 8009128:	f04f 0000 	mov.w	r0, #0
 800912c:	f04f 0100 	mov.w	r1, #0
 8009130:	0259      	lsls	r1, r3, #9
 8009132:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8009136:	0250      	lsls	r0, r2, #9
 8009138:	4602      	mov	r2, r0
 800913a:	460b      	mov	r3, r1
 800913c:	4610      	mov	r0, r2
 800913e:	4619      	mov	r1, r3
 8009140:	697b      	ldr	r3, [r7, #20]
 8009142:	461a      	mov	r2, r3
 8009144:	f04f 0300 	mov.w	r3, #0
 8009148:	f7f7 fdbe 	bl	8000cc8 <__aeabi_uldivmod>
 800914c:	4602      	mov	r2, r0
 800914e:	460b      	mov	r3, r1
 8009150:	4613      	mov	r3, r2
 8009152:	61fb      	str	r3, [r7, #28]
 8009154:	e04c      	b.n	80091f0 <HAL_RCC_GetSysClockFreq+0x1c8>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8009156:	4b8a      	ldr	r3, [pc, #552]	; (8009380 <HAL_RCC_GetSysClockFreq+0x358>)
 8009158:	685b      	ldr	r3, [r3, #4]
 800915a:	099b      	lsrs	r3, r3, #6
 800915c:	461a      	mov	r2, r3
 800915e:	f04f 0300 	mov.w	r3, #0
 8009162:	f240 10ff 	movw	r0, #511	; 0x1ff
 8009166:	f04f 0100 	mov.w	r1, #0
 800916a:	ea02 0a00 	and.w	sl, r2, r0
 800916e:	ea03 0b01 	and.w	fp, r3, r1
 8009172:	4650      	mov	r0, sl
 8009174:	4659      	mov	r1, fp
 8009176:	f04f 0200 	mov.w	r2, #0
 800917a:	f04f 0300 	mov.w	r3, #0
 800917e:	014b      	lsls	r3, r1, #5
 8009180:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8009184:	0142      	lsls	r2, r0, #5
 8009186:	4610      	mov	r0, r2
 8009188:	4619      	mov	r1, r3
 800918a:	ebb0 000a 	subs.w	r0, r0, sl
 800918e:	eb61 010b 	sbc.w	r1, r1, fp
 8009192:	f04f 0200 	mov.w	r2, #0
 8009196:	f04f 0300 	mov.w	r3, #0
 800919a:	018b      	lsls	r3, r1, #6
 800919c:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80091a0:	0182      	lsls	r2, r0, #6
 80091a2:	1a12      	subs	r2, r2, r0
 80091a4:	eb63 0301 	sbc.w	r3, r3, r1
 80091a8:	f04f 0000 	mov.w	r0, #0
 80091ac:	f04f 0100 	mov.w	r1, #0
 80091b0:	00d9      	lsls	r1, r3, #3
 80091b2:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80091b6:	00d0      	lsls	r0, r2, #3
 80091b8:	4602      	mov	r2, r0
 80091ba:	460b      	mov	r3, r1
 80091bc:	eb12 020a 	adds.w	r2, r2, sl
 80091c0:	eb43 030b 	adc.w	r3, r3, fp
 80091c4:	f04f 0000 	mov.w	r0, #0
 80091c8:	f04f 0100 	mov.w	r1, #0
 80091cc:	0299      	lsls	r1, r3, #10
 80091ce:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80091d2:	0290      	lsls	r0, r2, #10
 80091d4:	4602      	mov	r2, r0
 80091d6:	460b      	mov	r3, r1
 80091d8:	4610      	mov	r0, r2
 80091da:	4619      	mov	r1, r3
 80091dc:	697b      	ldr	r3, [r7, #20]
 80091de:	461a      	mov	r2, r3
 80091e0:	f04f 0300 	mov.w	r3, #0
 80091e4:	f7f7 fd70 	bl	8000cc8 <__aeabi_uldivmod>
 80091e8:	4602      	mov	r2, r0
 80091ea:	460b      	mov	r3, r1
 80091ec:	4613      	mov	r3, r2
 80091ee:	61fb      	str	r3, [r7, #28]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80091f0:	4b63      	ldr	r3, [pc, #396]	; (8009380 <HAL_RCC_GetSysClockFreq+0x358>)
 80091f2:	685b      	ldr	r3, [r3, #4]
 80091f4:	0c1b      	lsrs	r3, r3, #16
 80091f6:	f003 0303 	and.w	r3, r3, #3
 80091fa:	3301      	adds	r3, #1
 80091fc:	005b      	lsls	r3, r3, #1
 80091fe:	613b      	str	r3, [r7, #16]

      sysclockfreq = pllvco/pllp;
 8009200:	69fa      	ldr	r2, [r7, #28]
 8009202:	693b      	ldr	r3, [r7, #16]
 8009204:	fbb2 f3f3 	udiv	r3, r2, r3
 8009208:	61bb      	str	r3, [r7, #24]
      break;
 800920a:	e0b2      	b.n	8009372 <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800920c:	4b5c      	ldr	r3, [pc, #368]	; (8009380 <HAL_RCC_GetSysClockFreq+0x358>)
 800920e:	685b      	ldr	r3, [r3, #4]
 8009210:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8009214:	617b      	str	r3, [r7, #20]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8009216:	4b5a      	ldr	r3, [pc, #360]	; (8009380 <HAL_RCC_GetSysClockFreq+0x358>)
 8009218:	685b      	ldr	r3, [r3, #4]
 800921a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800921e:	2b00      	cmp	r3, #0
 8009220:	d04d      	beq.n	80092be <HAL_RCC_GetSysClockFreq+0x296>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8009222:	4b57      	ldr	r3, [pc, #348]	; (8009380 <HAL_RCC_GetSysClockFreq+0x358>)
 8009224:	685b      	ldr	r3, [r3, #4]
 8009226:	099b      	lsrs	r3, r3, #6
 8009228:	461a      	mov	r2, r3
 800922a:	f04f 0300 	mov.w	r3, #0
 800922e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8009232:	f04f 0100 	mov.w	r1, #0
 8009236:	ea02 0800 	and.w	r8, r2, r0
 800923a:	ea03 0901 	and.w	r9, r3, r1
 800923e:	4640      	mov	r0, r8
 8009240:	4649      	mov	r1, r9
 8009242:	f04f 0200 	mov.w	r2, #0
 8009246:	f04f 0300 	mov.w	r3, #0
 800924a:	014b      	lsls	r3, r1, #5
 800924c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8009250:	0142      	lsls	r2, r0, #5
 8009252:	4610      	mov	r0, r2
 8009254:	4619      	mov	r1, r3
 8009256:	ebb0 0008 	subs.w	r0, r0, r8
 800925a:	eb61 0109 	sbc.w	r1, r1, r9
 800925e:	f04f 0200 	mov.w	r2, #0
 8009262:	f04f 0300 	mov.w	r3, #0
 8009266:	018b      	lsls	r3, r1, #6
 8009268:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800926c:	0182      	lsls	r2, r0, #6
 800926e:	1a12      	subs	r2, r2, r0
 8009270:	eb63 0301 	sbc.w	r3, r3, r1
 8009274:	f04f 0000 	mov.w	r0, #0
 8009278:	f04f 0100 	mov.w	r1, #0
 800927c:	00d9      	lsls	r1, r3, #3
 800927e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8009282:	00d0      	lsls	r0, r2, #3
 8009284:	4602      	mov	r2, r0
 8009286:	460b      	mov	r3, r1
 8009288:	eb12 0208 	adds.w	r2, r2, r8
 800928c:	eb43 0309 	adc.w	r3, r3, r9
 8009290:	f04f 0000 	mov.w	r0, #0
 8009294:	f04f 0100 	mov.w	r1, #0
 8009298:	0259      	lsls	r1, r3, #9
 800929a:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 800929e:	0250      	lsls	r0, r2, #9
 80092a0:	4602      	mov	r2, r0
 80092a2:	460b      	mov	r3, r1
 80092a4:	4610      	mov	r0, r2
 80092a6:	4619      	mov	r1, r3
 80092a8:	697b      	ldr	r3, [r7, #20]
 80092aa:	461a      	mov	r2, r3
 80092ac:	f04f 0300 	mov.w	r3, #0
 80092b0:	f7f7 fd0a 	bl	8000cc8 <__aeabi_uldivmod>
 80092b4:	4602      	mov	r2, r0
 80092b6:	460b      	mov	r3, r1
 80092b8:	4613      	mov	r3, r2
 80092ba:	61fb      	str	r3, [r7, #28]
 80092bc:	e04a      	b.n	8009354 <HAL_RCC_GetSysClockFreq+0x32c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80092be:	4b30      	ldr	r3, [pc, #192]	; (8009380 <HAL_RCC_GetSysClockFreq+0x358>)
 80092c0:	685b      	ldr	r3, [r3, #4]
 80092c2:	099b      	lsrs	r3, r3, #6
 80092c4:	461a      	mov	r2, r3
 80092c6:	f04f 0300 	mov.w	r3, #0
 80092ca:	f240 10ff 	movw	r0, #511	; 0x1ff
 80092ce:	f04f 0100 	mov.w	r1, #0
 80092d2:	ea02 0400 	and.w	r4, r2, r0
 80092d6:	ea03 0501 	and.w	r5, r3, r1
 80092da:	4620      	mov	r0, r4
 80092dc:	4629      	mov	r1, r5
 80092de:	f04f 0200 	mov.w	r2, #0
 80092e2:	f04f 0300 	mov.w	r3, #0
 80092e6:	014b      	lsls	r3, r1, #5
 80092e8:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80092ec:	0142      	lsls	r2, r0, #5
 80092ee:	4610      	mov	r0, r2
 80092f0:	4619      	mov	r1, r3
 80092f2:	1b00      	subs	r0, r0, r4
 80092f4:	eb61 0105 	sbc.w	r1, r1, r5
 80092f8:	f04f 0200 	mov.w	r2, #0
 80092fc:	f04f 0300 	mov.w	r3, #0
 8009300:	018b      	lsls	r3, r1, #6
 8009302:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8009306:	0182      	lsls	r2, r0, #6
 8009308:	1a12      	subs	r2, r2, r0
 800930a:	eb63 0301 	sbc.w	r3, r3, r1
 800930e:	f04f 0000 	mov.w	r0, #0
 8009312:	f04f 0100 	mov.w	r1, #0
 8009316:	00d9      	lsls	r1, r3, #3
 8009318:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800931c:	00d0      	lsls	r0, r2, #3
 800931e:	4602      	mov	r2, r0
 8009320:	460b      	mov	r3, r1
 8009322:	1912      	adds	r2, r2, r4
 8009324:	eb45 0303 	adc.w	r3, r5, r3
 8009328:	f04f 0000 	mov.w	r0, #0
 800932c:	f04f 0100 	mov.w	r1, #0
 8009330:	0299      	lsls	r1, r3, #10
 8009332:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8009336:	0290      	lsls	r0, r2, #10
 8009338:	4602      	mov	r2, r0
 800933a:	460b      	mov	r3, r1
 800933c:	4610      	mov	r0, r2
 800933e:	4619      	mov	r1, r3
 8009340:	697b      	ldr	r3, [r7, #20]
 8009342:	461a      	mov	r2, r3
 8009344:	f04f 0300 	mov.w	r3, #0
 8009348:	f7f7 fcbe 	bl	8000cc8 <__aeabi_uldivmod>
 800934c:	4602      	mov	r2, r0
 800934e:	460b      	mov	r3, r1
 8009350:	4613      	mov	r3, r2
 8009352:	61fb      	str	r3, [r7, #28]
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8009354:	4b0a      	ldr	r3, [pc, #40]	; (8009380 <HAL_RCC_GetSysClockFreq+0x358>)
 8009356:	685b      	ldr	r3, [r3, #4]
 8009358:	0f1b      	lsrs	r3, r3, #28
 800935a:	f003 0307 	and.w	r3, r3, #7
 800935e:	60fb      	str	r3, [r7, #12]

      sysclockfreq = pllvco/pllr;
 8009360:	69fa      	ldr	r2, [r7, #28]
 8009362:	68fb      	ldr	r3, [r7, #12]
 8009364:	fbb2 f3f3 	udiv	r3, r2, r3
 8009368:	61bb      	str	r3, [r7, #24]
      break;
 800936a:	e002      	b.n	8009372 <HAL_RCC_GetSysClockFreq+0x34a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800936c:	4b05      	ldr	r3, [pc, #20]	; (8009384 <HAL_RCC_GetSysClockFreq+0x35c>)
 800936e:	61bb      	str	r3, [r7, #24]
      break;
 8009370:	bf00      	nop
    }
  }
  return sysclockfreq;
 8009372:	69bb      	ldr	r3, [r7, #24]
}
 8009374:	4618      	mov	r0, r3
 8009376:	3720      	adds	r7, #32
 8009378:	46bd      	mov	sp, r7
 800937a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800937e:	bf00      	nop
 8009380:	40023800 	.word	0x40023800
 8009384:	00f42400 	.word	0x00f42400
 8009388:	007a1200 	.word	0x007a1200

0800938c <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800938c:	b580      	push	{r7, lr}
 800938e:	b086      	sub	sp, #24
 8009390:	af00      	add	r7, sp, #0
 8009392:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	2b00      	cmp	r3, #0
 8009398:	d101      	bne.n	800939e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800939a:	2301      	movs	r3, #1
 800939c:	e28d      	b.n	80098ba <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	681b      	ldr	r3, [r3, #0]
 80093a2:	f003 0301 	and.w	r3, r3, #1
 80093a6:	2b00      	cmp	r3, #0
 80093a8:	f000 8083 	beq.w	80094b2 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80093ac:	4b94      	ldr	r3, [pc, #592]	; (8009600 <HAL_RCC_OscConfig+0x274>)
 80093ae:	689b      	ldr	r3, [r3, #8]
 80093b0:	f003 030c 	and.w	r3, r3, #12
 80093b4:	2b04      	cmp	r3, #4
 80093b6:	d019      	beq.n	80093ec <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80093b8:	4b91      	ldr	r3, [pc, #580]	; (8009600 <HAL_RCC_OscConfig+0x274>)
 80093ba:	689b      	ldr	r3, [r3, #8]
 80093bc:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80093c0:	2b08      	cmp	r3, #8
 80093c2:	d106      	bne.n	80093d2 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80093c4:	4b8e      	ldr	r3, [pc, #568]	; (8009600 <HAL_RCC_OscConfig+0x274>)
 80093c6:	685b      	ldr	r3, [r3, #4]
 80093c8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80093cc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80093d0:	d00c      	beq.n	80093ec <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80093d2:	4b8b      	ldr	r3, [pc, #556]	; (8009600 <HAL_RCC_OscConfig+0x274>)
 80093d4:	689b      	ldr	r3, [r3, #8]
 80093d6:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80093da:	2b0c      	cmp	r3, #12
 80093dc:	d112      	bne.n	8009404 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80093de:	4b88      	ldr	r3, [pc, #544]	; (8009600 <HAL_RCC_OscConfig+0x274>)
 80093e0:	685b      	ldr	r3, [r3, #4]
 80093e2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80093e6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80093ea:	d10b      	bne.n	8009404 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80093ec:	4b84      	ldr	r3, [pc, #528]	; (8009600 <HAL_RCC_OscConfig+0x274>)
 80093ee:	681b      	ldr	r3, [r3, #0]
 80093f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80093f4:	2b00      	cmp	r3, #0
 80093f6:	d05b      	beq.n	80094b0 <HAL_RCC_OscConfig+0x124>
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	685b      	ldr	r3, [r3, #4]
 80093fc:	2b00      	cmp	r3, #0
 80093fe:	d157      	bne.n	80094b0 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8009400:	2301      	movs	r3, #1
 8009402:	e25a      	b.n	80098ba <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	685b      	ldr	r3, [r3, #4]
 8009408:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800940c:	d106      	bne.n	800941c <HAL_RCC_OscConfig+0x90>
 800940e:	4b7c      	ldr	r3, [pc, #496]	; (8009600 <HAL_RCC_OscConfig+0x274>)
 8009410:	681b      	ldr	r3, [r3, #0]
 8009412:	4a7b      	ldr	r2, [pc, #492]	; (8009600 <HAL_RCC_OscConfig+0x274>)
 8009414:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009418:	6013      	str	r3, [r2, #0]
 800941a:	e01d      	b.n	8009458 <HAL_RCC_OscConfig+0xcc>
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	685b      	ldr	r3, [r3, #4]
 8009420:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8009424:	d10c      	bne.n	8009440 <HAL_RCC_OscConfig+0xb4>
 8009426:	4b76      	ldr	r3, [pc, #472]	; (8009600 <HAL_RCC_OscConfig+0x274>)
 8009428:	681b      	ldr	r3, [r3, #0]
 800942a:	4a75      	ldr	r2, [pc, #468]	; (8009600 <HAL_RCC_OscConfig+0x274>)
 800942c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8009430:	6013      	str	r3, [r2, #0]
 8009432:	4b73      	ldr	r3, [pc, #460]	; (8009600 <HAL_RCC_OscConfig+0x274>)
 8009434:	681b      	ldr	r3, [r3, #0]
 8009436:	4a72      	ldr	r2, [pc, #456]	; (8009600 <HAL_RCC_OscConfig+0x274>)
 8009438:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800943c:	6013      	str	r3, [r2, #0]
 800943e:	e00b      	b.n	8009458 <HAL_RCC_OscConfig+0xcc>
 8009440:	4b6f      	ldr	r3, [pc, #444]	; (8009600 <HAL_RCC_OscConfig+0x274>)
 8009442:	681b      	ldr	r3, [r3, #0]
 8009444:	4a6e      	ldr	r2, [pc, #440]	; (8009600 <HAL_RCC_OscConfig+0x274>)
 8009446:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800944a:	6013      	str	r3, [r2, #0]
 800944c:	4b6c      	ldr	r3, [pc, #432]	; (8009600 <HAL_RCC_OscConfig+0x274>)
 800944e:	681b      	ldr	r3, [r3, #0]
 8009450:	4a6b      	ldr	r2, [pc, #428]	; (8009600 <HAL_RCC_OscConfig+0x274>)
 8009452:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8009456:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	685b      	ldr	r3, [r3, #4]
 800945c:	2b00      	cmp	r3, #0
 800945e:	d013      	beq.n	8009488 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009460:	f7fd fe76 	bl	8007150 <HAL_GetTick>
 8009464:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009466:	e008      	b.n	800947a <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8009468:	f7fd fe72 	bl	8007150 <HAL_GetTick>
 800946c:	4602      	mov	r2, r0
 800946e:	693b      	ldr	r3, [r7, #16]
 8009470:	1ad3      	subs	r3, r2, r3
 8009472:	2b64      	cmp	r3, #100	; 0x64
 8009474:	d901      	bls.n	800947a <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8009476:	2303      	movs	r3, #3
 8009478:	e21f      	b.n	80098ba <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800947a:	4b61      	ldr	r3, [pc, #388]	; (8009600 <HAL_RCC_OscConfig+0x274>)
 800947c:	681b      	ldr	r3, [r3, #0]
 800947e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009482:	2b00      	cmp	r3, #0
 8009484:	d0f0      	beq.n	8009468 <HAL_RCC_OscConfig+0xdc>
 8009486:	e014      	b.n	80094b2 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009488:	f7fd fe62 	bl	8007150 <HAL_GetTick>
 800948c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800948e:	e008      	b.n	80094a2 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8009490:	f7fd fe5e 	bl	8007150 <HAL_GetTick>
 8009494:	4602      	mov	r2, r0
 8009496:	693b      	ldr	r3, [r7, #16]
 8009498:	1ad3      	subs	r3, r2, r3
 800949a:	2b64      	cmp	r3, #100	; 0x64
 800949c:	d901      	bls.n	80094a2 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 800949e:	2303      	movs	r3, #3
 80094a0:	e20b      	b.n	80098ba <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80094a2:	4b57      	ldr	r3, [pc, #348]	; (8009600 <HAL_RCC_OscConfig+0x274>)
 80094a4:	681b      	ldr	r3, [r3, #0]
 80094a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80094aa:	2b00      	cmp	r3, #0
 80094ac:	d1f0      	bne.n	8009490 <HAL_RCC_OscConfig+0x104>
 80094ae:	e000      	b.n	80094b2 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80094b0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	681b      	ldr	r3, [r3, #0]
 80094b6:	f003 0302 	and.w	r3, r3, #2
 80094ba:	2b00      	cmp	r3, #0
 80094bc:	d06f      	beq.n	800959e <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80094be:	4b50      	ldr	r3, [pc, #320]	; (8009600 <HAL_RCC_OscConfig+0x274>)
 80094c0:	689b      	ldr	r3, [r3, #8]
 80094c2:	f003 030c 	and.w	r3, r3, #12
 80094c6:	2b00      	cmp	r3, #0
 80094c8:	d017      	beq.n	80094fa <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80094ca:	4b4d      	ldr	r3, [pc, #308]	; (8009600 <HAL_RCC_OscConfig+0x274>)
 80094cc:	689b      	ldr	r3, [r3, #8]
 80094ce:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80094d2:	2b08      	cmp	r3, #8
 80094d4:	d105      	bne.n	80094e2 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80094d6:	4b4a      	ldr	r3, [pc, #296]	; (8009600 <HAL_RCC_OscConfig+0x274>)
 80094d8:	685b      	ldr	r3, [r3, #4]
 80094da:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80094de:	2b00      	cmp	r3, #0
 80094e0:	d00b      	beq.n	80094fa <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80094e2:	4b47      	ldr	r3, [pc, #284]	; (8009600 <HAL_RCC_OscConfig+0x274>)
 80094e4:	689b      	ldr	r3, [r3, #8]
 80094e6:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80094ea:	2b0c      	cmp	r3, #12
 80094ec:	d11c      	bne.n	8009528 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80094ee:	4b44      	ldr	r3, [pc, #272]	; (8009600 <HAL_RCC_OscConfig+0x274>)
 80094f0:	685b      	ldr	r3, [r3, #4]
 80094f2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80094f6:	2b00      	cmp	r3, #0
 80094f8:	d116      	bne.n	8009528 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80094fa:	4b41      	ldr	r3, [pc, #260]	; (8009600 <HAL_RCC_OscConfig+0x274>)
 80094fc:	681b      	ldr	r3, [r3, #0]
 80094fe:	f003 0302 	and.w	r3, r3, #2
 8009502:	2b00      	cmp	r3, #0
 8009504:	d005      	beq.n	8009512 <HAL_RCC_OscConfig+0x186>
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	68db      	ldr	r3, [r3, #12]
 800950a:	2b01      	cmp	r3, #1
 800950c:	d001      	beq.n	8009512 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800950e:	2301      	movs	r3, #1
 8009510:	e1d3      	b.n	80098ba <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009512:	4b3b      	ldr	r3, [pc, #236]	; (8009600 <HAL_RCC_OscConfig+0x274>)
 8009514:	681b      	ldr	r3, [r3, #0]
 8009516:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	691b      	ldr	r3, [r3, #16]
 800951e:	00db      	lsls	r3, r3, #3
 8009520:	4937      	ldr	r1, [pc, #220]	; (8009600 <HAL_RCC_OscConfig+0x274>)
 8009522:	4313      	orrs	r3, r2
 8009524:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8009526:	e03a      	b.n	800959e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	68db      	ldr	r3, [r3, #12]
 800952c:	2b00      	cmp	r3, #0
 800952e:	d020      	beq.n	8009572 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8009530:	4b34      	ldr	r3, [pc, #208]	; (8009604 <HAL_RCC_OscConfig+0x278>)
 8009532:	2201      	movs	r2, #1
 8009534:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009536:	f7fd fe0b 	bl	8007150 <HAL_GetTick>
 800953a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800953c:	e008      	b.n	8009550 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800953e:	f7fd fe07 	bl	8007150 <HAL_GetTick>
 8009542:	4602      	mov	r2, r0
 8009544:	693b      	ldr	r3, [r7, #16]
 8009546:	1ad3      	subs	r3, r2, r3
 8009548:	2b02      	cmp	r3, #2
 800954a:	d901      	bls.n	8009550 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 800954c:	2303      	movs	r3, #3
 800954e:	e1b4      	b.n	80098ba <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009550:	4b2b      	ldr	r3, [pc, #172]	; (8009600 <HAL_RCC_OscConfig+0x274>)
 8009552:	681b      	ldr	r3, [r3, #0]
 8009554:	f003 0302 	and.w	r3, r3, #2
 8009558:	2b00      	cmp	r3, #0
 800955a:	d0f0      	beq.n	800953e <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800955c:	4b28      	ldr	r3, [pc, #160]	; (8009600 <HAL_RCC_OscConfig+0x274>)
 800955e:	681b      	ldr	r3, [r3, #0]
 8009560:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	691b      	ldr	r3, [r3, #16]
 8009568:	00db      	lsls	r3, r3, #3
 800956a:	4925      	ldr	r1, [pc, #148]	; (8009600 <HAL_RCC_OscConfig+0x274>)
 800956c:	4313      	orrs	r3, r2
 800956e:	600b      	str	r3, [r1, #0]
 8009570:	e015      	b.n	800959e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8009572:	4b24      	ldr	r3, [pc, #144]	; (8009604 <HAL_RCC_OscConfig+0x278>)
 8009574:	2200      	movs	r2, #0
 8009576:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009578:	f7fd fdea 	bl	8007150 <HAL_GetTick>
 800957c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800957e:	e008      	b.n	8009592 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8009580:	f7fd fde6 	bl	8007150 <HAL_GetTick>
 8009584:	4602      	mov	r2, r0
 8009586:	693b      	ldr	r3, [r7, #16]
 8009588:	1ad3      	subs	r3, r2, r3
 800958a:	2b02      	cmp	r3, #2
 800958c:	d901      	bls.n	8009592 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800958e:	2303      	movs	r3, #3
 8009590:	e193      	b.n	80098ba <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009592:	4b1b      	ldr	r3, [pc, #108]	; (8009600 <HAL_RCC_OscConfig+0x274>)
 8009594:	681b      	ldr	r3, [r3, #0]
 8009596:	f003 0302 	and.w	r3, r3, #2
 800959a:	2b00      	cmp	r3, #0
 800959c:	d1f0      	bne.n	8009580 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	681b      	ldr	r3, [r3, #0]
 80095a2:	f003 0308 	and.w	r3, r3, #8
 80095a6:	2b00      	cmp	r3, #0
 80095a8:	d036      	beq.n	8009618 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	695b      	ldr	r3, [r3, #20]
 80095ae:	2b00      	cmp	r3, #0
 80095b0:	d016      	beq.n	80095e0 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80095b2:	4b15      	ldr	r3, [pc, #84]	; (8009608 <HAL_RCC_OscConfig+0x27c>)
 80095b4:	2201      	movs	r2, #1
 80095b6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80095b8:	f7fd fdca 	bl	8007150 <HAL_GetTick>
 80095bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80095be:	e008      	b.n	80095d2 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80095c0:	f7fd fdc6 	bl	8007150 <HAL_GetTick>
 80095c4:	4602      	mov	r2, r0
 80095c6:	693b      	ldr	r3, [r7, #16]
 80095c8:	1ad3      	subs	r3, r2, r3
 80095ca:	2b02      	cmp	r3, #2
 80095cc:	d901      	bls.n	80095d2 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80095ce:	2303      	movs	r3, #3
 80095d0:	e173      	b.n	80098ba <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80095d2:	4b0b      	ldr	r3, [pc, #44]	; (8009600 <HAL_RCC_OscConfig+0x274>)
 80095d4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80095d6:	f003 0302 	and.w	r3, r3, #2
 80095da:	2b00      	cmp	r3, #0
 80095dc:	d0f0      	beq.n	80095c0 <HAL_RCC_OscConfig+0x234>
 80095de:	e01b      	b.n	8009618 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80095e0:	4b09      	ldr	r3, [pc, #36]	; (8009608 <HAL_RCC_OscConfig+0x27c>)
 80095e2:	2200      	movs	r2, #0
 80095e4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80095e6:	f7fd fdb3 	bl	8007150 <HAL_GetTick>
 80095ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80095ec:	e00e      	b.n	800960c <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80095ee:	f7fd fdaf 	bl	8007150 <HAL_GetTick>
 80095f2:	4602      	mov	r2, r0
 80095f4:	693b      	ldr	r3, [r7, #16]
 80095f6:	1ad3      	subs	r3, r2, r3
 80095f8:	2b02      	cmp	r3, #2
 80095fa:	d907      	bls.n	800960c <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 80095fc:	2303      	movs	r3, #3
 80095fe:	e15c      	b.n	80098ba <HAL_RCC_OscConfig+0x52e>
 8009600:	40023800 	.word	0x40023800
 8009604:	42470000 	.word	0x42470000
 8009608:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800960c:	4b8a      	ldr	r3, [pc, #552]	; (8009838 <HAL_RCC_OscConfig+0x4ac>)
 800960e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009610:	f003 0302 	and.w	r3, r3, #2
 8009614:	2b00      	cmp	r3, #0
 8009616:	d1ea      	bne.n	80095ee <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	681b      	ldr	r3, [r3, #0]
 800961c:	f003 0304 	and.w	r3, r3, #4
 8009620:	2b00      	cmp	r3, #0
 8009622:	f000 8097 	beq.w	8009754 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009626:	2300      	movs	r3, #0
 8009628:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800962a:	4b83      	ldr	r3, [pc, #524]	; (8009838 <HAL_RCC_OscConfig+0x4ac>)
 800962c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800962e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009632:	2b00      	cmp	r3, #0
 8009634:	d10f      	bne.n	8009656 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009636:	2300      	movs	r3, #0
 8009638:	60bb      	str	r3, [r7, #8]
 800963a:	4b7f      	ldr	r3, [pc, #508]	; (8009838 <HAL_RCC_OscConfig+0x4ac>)
 800963c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800963e:	4a7e      	ldr	r2, [pc, #504]	; (8009838 <HAL_RCC_OscConfig+0x4ac>)
 8009640:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009644:	6413      	str	r3, [r2, #64]	; 0x40
 8009646:	4b7c      	ldr	r3, [pc, #496]	; (8009838 <HAL_RCC_OscConfig+0x4ac>)
 8009648:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800964a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800964e:	60bb      	str	r3, [r7, #8]
 8009650:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8009652:	2301      	movs	r3, #1
 8009654:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009656:	4b79      	ldr	r3, [pc, #484]	; (800983c <HAL_RCC_OscConfig+0x4b0>)
 8009658:	681b      	ldr	r3, [r3, #0]
 800965a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800965e:	2b00      	cmp	r3, #0
 8009660:	d118      	bne.n	8009694 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8009662:	4b76      	ldr	r3, [pc, #472]	; (800983c <HAL_RCC_OscConfig+0x4b0>)
 8009664:	681b      	ldr	r3, [r3, #0]
 8009666:	4a75      	ldr	r2, [pc, #468]	; (800983c <HAL_RCC_OscConfig+0x4b0>)
 8009668:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800966c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800966e:	f7fd fd6f 	bl	8007150 <HAL_GetTick>
 8009672:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009674:	e008      	b.n	8009688 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009676:	f7fd fd6b 	bl	8007150 <HAL_GetTick>
 800967a:	4602      	mov	r2, r0
 800967c:	693b      	ldr	r3, [r7, #16]
 800967e:	1ad3      	subs	r3, r2, r3
 8009680:	2b02      	cmp	r3, #2
 8009682:	d901      	bls.n	8009688 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8009684:	2303      	movs	r3, #3
 8009686:	e118      	b.n	80098ba <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009688:	4b6c      	ldr	r3, [pc, #432]	; (800983c <HAL_RCC_OscConfig+0x4b0>)
 800968a:	681b      	ldr	r3, [r3, #0]
 800968c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009690:	2b00      	cmp	r3, #0
 8009692:	d0f0      	beq.n	8009676 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	689b      	ldr	r3, [r3, #8]
 8009698:	2b01      	cmp	r3, #1
 800969a:	d106      	bne.n	80096aa <HAL_RCC_OscConfig+0x31e>
 800969c:	4b66      	ldr	r3, [pc, #408]	; (8009838 <HAL_RCC_OscConfig+0x4ac>)
 800969e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80096a0:	4a65      	ldr	r2, [pc, #404]	; (8009838 <HAL_RCC_OscConfig+0x4ac>)
 80096a2:	f043 0301 	orr.w	r3, r3, #1
 80096a6:	6713      	str	r3, [r2, #112]	; 0x70
 80096a8:	e01c      	b.n	80096e4 <HAL_RCC_OscConfig+0x358>
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	689b      	ldr	r3, [r3, #8]
 80096ae:	2b05      	cmp	r3, #5
 80096b0:	d10c      	bne.n	80096cc <HAL_RCC_OscConfig+0x340>
 80096b2:	4b61      	ldr	r3, [pc, #388]	; (8009838 <HAL_RCC_OscConfig+0x4ac>)
 80096b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80096b6:	4a60      	ldr	r2, [pc, #384]	; (8009838 <HAL_RCC_OscConfig+0x4ac>)
 80096b8:	f043 0304 	orr.w	r3, r3, #4
 80096bc:	6713      	str	r3, [r2, #112]	; 0x70
 80096be:	4b5e      	ldr	r3, [pc, #376]	; (8009838 <HAL_RCC_OscConfig+0x4ac>)
 80096c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80096c2:	4a5d      	ldr	r2, [pc, #372]	; (8009838 <HAL_RCC_OscConfig+0x4ac>)
 80096c4:	f043 0301 	orr.w	r3, r3, #1
 80096c8:	6713      	str	r3, [r2, #112]	; 0x70
 80096ca:	e00b      	b.n	80096e4 <HAL_RCC_OscConfig+0x358>
 80096cc:	4b5a      	ldr	r3, [pc, #360]	; (8009838 <HAL_RCC_OscConfig+0x4ac>)
 80096ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80096d0:	4a59      	ldr	r2, [pc, #356]	; (8009838 <HAL_RCC_OscConfig+0x4ac>)
 80096d2:	f023 0301 	bic.w	r3, r3, #1
 80096d6:	6713      	str	r3, [r2, #112]	; 0x70
 80096d8:	4b57      	ldr	r3, [pc, #348]	; (8009838 <HAL_RCC_OscConfig+0x4ac>)
 80096da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80096dc:	4a56      	ldr	r2, [pc, #344]	; (8009838 <HAL_RCC_OscConfig+0x4ac>)
 80096de:	f023 0304 	bic.w	r3, r3, #4
 80096e2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	689b      	ldr	r3, [r3, #8]
 80096e8:	2b00      	cmp	r3, #0
 80096ea:	d015      	beq.n	8009718 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80096ec:	f7fd fd30 	bl	8007150 <HAL_GetTick>
 80096f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80096f2:	e00a      	b.n	800970a <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80096f4:	f7fd fd2c 	bl	8007150 <HAL_GetTick>
 80096f8:	4602      	mov	r2, r0
 80096fa:	693b      	ldr	r3, [r7, #16]
 80096fc:	1ad3      	subs	r3, r2, r3
 80096fe:	f241 3288 	movw	r2, #5000	; 0x1388
 8009702:	4293      	cmp	r3, r2
 8009704:	d901      	bls.n	800970a <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8009706:	2303      	movs	r3, #3
 8009708:	e0d7      	b.n	80098ba <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800970a:	4b4b      	ldr	r3, [pc, #300]	; (8009838 <HAL_RCC_OscConfig+0x4ac>)
 800970c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800970e:	f003 0302 	and.w	r3, r3, #2
 8009712:	2b00      	cmp	r3, #0
 8009714:	d0ee      	beq.n	80096f4 <HAL_RCC_OscConfig+0x368>
 8009716:	e014      	b.n	8009742 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009718:	f7fd fd1a 	bl	8007150 <HAL_GetTick>
 800971c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800971e:	e00a      	b.n	8009736 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8009720:	f7fd fd16 	bl	8007150 <HAL_GetTick>
 8009724:	4602      	mov	r2, r0
 8009726:	693b      	ldr	r3, [r7, #16]
 8009728:	1ad3      	subs	r3, r2, r3
 800972a:	f241 3288 	movw	r2, #5000	; 0x1388
 800972e:	4293      	cmp	r3, r2
 8009730:	d901      	bls.n	8009736 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8009732:	2303      	movs	r3, #3
 8009734:	e0c1      	b.n	80098ba <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8009736:	4b40      	ldr	r3, [pc, #256]	; (8009838 <HAL_RCC_OscConfig+0x4ac>)
 8009738:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800973a:	f003 0302 	and.w	r3, r3, #2
 800973e:	2b00      	cmp	r3, #0
 8009740:	d1ee      	bne.n	8009720 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8009742:	7dfb      	ldrb	r3, [r7, #23]
 8009744:	2b01      	cmp	r3, #1
 8009746:	d105      	bne.n	8009754 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009748:	4b3b      	ldr	r3, [pc, #236]	; (8009838 <HAL_RCC_OscConfig+0x4ac>)
 800974a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800974c:	4a3a      	ldr	r2, [pc, #232]	; (8009838 <HAL_RCC_OscConfig+0x4ac>)
 800974e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009752:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	699b      	ldr	r3, [r3, #24]
 8009758:	2b00      	cmp	r3, #0
 800975a:	f000 80ad 	beq.w	80098b8 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800975e:	4b36      	ldr	r3, [pc, #216]	; (8009838 <HAL_RCC_OscConfig+0x4ac>)
 8009760:	689b      	ldr	r3, [r3, #8]
 8009762:	f003 030c 	and.w	r3, r3, #12
 8009766:	2b08      	cmp	r3, #8
 8009768:	d060      	beq.n	800982c <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	699b      	ldr	r3, [r3, #24]
 800976e:	2b02      	cmp	r3, #2
 8009770:	d145      	bne.n	80097fe <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009772:	4b33      	ldr	r3, [pc, #204]	; (8009840 <HAL_RCC_OscConfig+0x4b4>)
 8009774:	2200      	movs	r2, #0
 8009776:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009778:	f7fd fcea 	bl	8007150 <HAL_GetTick>
 800977c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800977e:	e008      	b.n	8009792 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009780:	f7fd fce6 	bl	8007150 <HAL_GetTick>
 8009784:	4602      	mov	r2, r0
 8009786:	693b      	ldr	r3, [r7, #16]
 8009788:	1ad3      	subs	r3, r2, r3
 800978a:	2b02      	cmp	r3, #2
 800978c:	d901      	bls.n	8009792 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800978e:	2303      	movs	r3, #3
 8009790:	e093      	b.n	80098ba <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009792:	4b29      	ldr	r3, [pc, #164]	; (8009838 <HAL_RCC_OscConfig+0x4ac>)
 8009794:	681b      	ldr	r3, [r3, #0]
 8009796:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800979a:	2b00      	cmp	r3, #0
 800979c:	d1f0      	bne.n	8009780 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	69da      	ldr	r2, [r3, #28]
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	6a1b      	ldr	r3, [r3, #32]
 80097a6:	431a      	orrs	r2, r3
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80097ac:	019b      	lsls	r3, r3, #6
 80097ae:	431a      	orrs	r2, r3
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80097b4:	085b      	lsrs	r3, r3, #1
 80097b6:	3b01      	subs	r3, #1
 80097b8:	041b      	lsls	r3, r3, #16
 80097ba:	431a      	orrs	r2, r3
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80097c0:	061b      	lsls	r3, r3, #24
 80097c2:	431a      	orrs	r2, r3
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80097c8:	071b      	lsls	r3, r3, #28
 80097ca:	491b      	ldr	r1, [pc, #108]	; (8009838 <HAL_RCC_OscConfig+0x4ac>)
 80097cc:	4313      	orrs	r3, r2
 80097ce:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80097d0:	4b1b      	ldr	r3, [pc, #108]	; (8009840 <HAL_RCC_OscConfig+0x4b4>)
 80097d2:	2201      	movs	r2, #1
 80097d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80097d6:	f7fd fcbb 	bl	8007150 <HAL_GetTick>
 80097da:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80097dc:	e008      	b.n	80097f0 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80097de:	f7fd fcb7 	bl	8007150 <HAL_GetTick>
 80097e2:	4602      	mov	r2, r0
 80097e4:	693b      	ldr	r3, [r7, #16]
 80097e6:	1ad3      	subs	r3, r2, r3
 80097e8:	2b02      	cmp	r3, #2
 80097ea:	d901      	bls.n	80097f0 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 80097ec:	2303      	movs	r3, #3
 80097ee:	e064      	b.n	80098ba <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80097f0:	4b11      	ldr	r3, [pc, #68]	; (8009838 <HAL_RCC_OscConfig+0x4ac>)
 80097f2:	681b      	ldr	r3, [r3, #0]
 80097f4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80097f8:	2b00      	cmp	r3, #0
 80097fa:	d0f0      	beq.n	80097de <HAL_RCC_OscConfig+0x452>
 80097fc:	e05c      	b.n	80098b8 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80097fe:	4b10      	ldr	r3, [pc, #64]	; (8009840 <HAL_RCC_OscConfig+0x4b4>)
 8009800:	2200      	movs	r2, #0
 8009802:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009804:	f7fd fca4 	bl	8007150 <HAL_GetTick>
 8009808:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800980a:	e008      	b.n	800981e <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800980c:	f7fd fca0 	bl	8007150 <HAL_GetTick>
 8009810:	4602      	mov	r2, r0
 8009812:	693b      	ldr	r3, [r7, #16]
 8009814:	1ad3      	subs	r3, r2, r3
 8009816:	2b02      	cmp	r3, #2
 8009818:	d901      	bls.n	800981e <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 800981a:	2303      	movs	r3, #3
 800981c:	e04d      	b.n	80098ba <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800981e:	4b06      	ldr	r3, [pc, #24]	; (8009838 <HAL_RCC_OscConfig+0x4ac>)
 8009820:	681b      	ldr	r3, [r3, #0]
 8009822:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009826:	2b00      	cmp	r3, #0
 8009828:	d1f0      	bne.n	800980c <HAL_RCC_OscConfig+0x480>
 800982a:	e045      	b.n	80098b8 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	699b      	ldr	r3, [r3, #24]
 8009830:	2b01      	cmp	r3, #1
 8009832:	d107      	bne.n	8009844 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8009834:	2301      	movs	r3, #1
 8009836:	e040      	b.n	80098ba <HAL_RCC_OscConfig+0x52e>
 8009838:	40023800 	.word	0x40023800
 800983c:	40007000 	.word	0x40007000
 8009840:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8009844:	4b1f      	ldr	r3, [pc, #124]	; (80098c4 <HAL_RCC_OscConfig+0x538>)
 8009846:	685b      	ldr	r3, [r3, #4]
 8009848:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	699b      	ldr	r3, [r3, #24]
 800984e:	2b01      	cmp	r3, #1
 8009850:	d030      	beq.n	80098b4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009852:	68fb      	ldr	r3, [r7, #12]
 8009854:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800985c:	429a      	cmp	r2, r3
 800985e:	d129      	bne.n	80098b4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8009860:	68fb      	ldr	r3, [r7, #12]
 8009862:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800986a:	429a      	cmp	r2, r3
 800986c:	d122      	bne.n	80098b4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800986e:	68fa      	ldr	r2, [r7, #12]
 8009870:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8009874:	4013      	ands	r3, r2
 8009876:	687a      	ldr	r2, [r7, #4]
 8009878:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800987a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800987c:	4293      	cmp	r3, r2
 800987e:	d119      	bne.n	80098b4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8009880:	68fb      	ldr	r3, [r7, #12]
 8009882:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800988a:	085b      	lsrs	r3, r3, #1
 800988c:	3b01      	subs	r3, #1
 800988e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8009890:	429a      	cmp	r2, r3
 8009892:	d10f      	bne.n	80098b4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8009894:	68fb      	ldr	r3, [r7, #12]
 8009896:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800989e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80098a0:	429a      	cmp	r2, r3
 80098a2:	d107      	bne.n	80098b4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80098a4:	68fb      	ldr	r3, [r7, #12]
 80098a6:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80098ae:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80098b0:	429a      	cmp	r2, r3
 80098b2:	d001      	beq.n	80098b8 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 80098b4:	2301      	movs	r3, #1
 80098b6:	e000      	b.n	80098ba <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80098b8:	2300      	movs	r3, #0
}
 80098ba:	4618      	mov	r0, r3
 80098bc:	3718      	adds	r7, #24
 80098be:	46bd      	mov	sp, r7
 80098c0:	bd80      	pop	{r7, pc}
 80098c2:	bf00      	nop
 80098c4:	40023800 	.word	0x40023800

080098c8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80098c8:	b580      	push	{r7, lr}
 80098ca:	b082      	sub	sp, #8
 80098cc:	af00      	add	r7, sp, #0
 80098ce:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	2b00      	cmp	r3, #0
 80098d4:	d101      	bne.n	80098da <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80098d6:	2301      	movs	r3, #1
 80098d8:	e07b      	b.n	80099d2 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80098de:	2b00      	cmp	r3, #0
 80098e0:	d108      	bne.n	80098f4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	685b      	ldr	r3, [r3, #4]
 80098e6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80098ea:	d009      	beq.n	8009900 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	2200      	movs	r2, #0
 80098f0:	61da      	str	r2, [r3, #28]
 80098f2:	e005      	b.n	8009900 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	2200      	movs	r2, #0
 80098f8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	2200      	movs	r2, #0
 80098fe:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	2200      	movs	r2, #0
 8009904:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800990c:	b2db      	uxtb	r3, r3
 800990e:	2b00      	cmp	r3, #0
 8009910:	d106      	bne.n	8009920 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	2200      	movs	r2, #0
 8009916:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800991a:	6878      	ldr	r0, [r7, #4]
 800991c:	f7fc fa74 	bl	8005e08 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	2202      	movs	r2, #2
 8009924:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	681b      	ldr	r3, [r3, #0]
 800992c:	681a      	ldr	r2, [r3, #0]
 800992e:	687b      	ldr	r3, [r7, #4]
 8009930:	681b      	ldr	r3, [r3, #0]
 8009932:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009936:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	685b      	ldr	r3, [r3, #4]
 800993c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	689b      	ldr	r3, [r3, #8]
 8009944:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8009948:	431a      	orrs	r2, r3
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	68db      	ldr	r3, [r3, #12]
 800994e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009952:	431a      	orrs	r2, r3
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	691b      	ldr	r3, [r3, #16]
 8009958:	f003 0302 	and.w	r3, r3, #2
 800995c:	431a      	orrs	r2, r3
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	695b      	ldr	r3, [r3, #20]
 8009962:	f003 0301 	and.w	r3, r3, #1
 8009966:	431a      	orrs	r2, r3
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	699b      	ldr	r3, [r3, #24]
 800996c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009970:	431a      	orrs	r2, r3
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	69db      	ldr	r3, [r3, #28]
 8009976:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800997a:	431a      	orrs	r2, r3
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	6a1b      	ldr	r3, [r3, #32]
 8009980:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009984:	ea42 0103 	orr.w	r1, r2, r3
 8009988:	687b      	ldr	r3, [r7, #4]
 800998a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800998c:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	681b      	ldr	r3, [r3, #0]
 8009994:	430a      	orrs	r2, r1
 8009996:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	699b      	ldr	r3, [r3, #24]
 800999c:	0c1b      	lsrs	r3, r3, #16
 800999e:	f003 0104 	and.w	r1, r3, #4
 80099a2:	687b      	ldr	r3, [r7, #4]
 80099a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80099a6:	f003 0210 	and.w	r2, r3, #16
 80099aa:	687b      	ldr	r3, [r7, #4]
 80099ac:	681b      	ldr	r3, [r3, #0]
 80099ae:	430a      	orrs	r2, r1
 80099b0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	681b      	ldr	r3, [r3, #0]
 80099b6:	69da      	ldr	r2, [r3, #28]
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	681b      	ldr	r3, [r3, #0]
 80099bc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80099c0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	2200      	movs	r2, #0
 80099c6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	2201      	movs	r2, #1
 80099cc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80099d0:	2300      	movs	r3, #0
}
 80099d2:	4618      	mov	r0, r3
 80099d4:	3708      	adds	r7, #8
 80099d6:	46bd      	mov	sp, r7
 80099d8:	bd80      	pop	{r7, pc}

080099da <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80099da:	b580      	push	{r7, lr}
 80099dc:	b08c      	sub	sp, #48	; 0x30
 80099de:	af00      	add	r7, sp, #0
 80099e0:	60f8      	str	r0, [r7, #12]
 80099e2:	60b9      	str	r1, [r7, #8]
 80099e4:	607a      	str	r2, [r7, #4]
 80099e6:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80099e8:	2301      	movs	r3, #1
 80099ea:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80099ec:	2300      	movs	r3, #0
 80099ee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80099f2:	68fb      	ldr	r3, [r7, #12]
 80099f4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80099f8:	2b01      	cmp	r3, #1
 80099fa:	d101      	bne.n	8009a00 <HAL_SPI_TransmitReceive+0x26>
 80099fc:	2302      	movs	r3, #2
 80099fe:	e18a      	b.n	8009d16 <HAL_SPI_TransmitReceive+0x33c>
 8009a00:	68fb      	ldr	r3, [r7, #12]
 8009a02:	2201      	movs	r2, #1
 8009a04:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009a08:	f7fd fba2 	bl	8007150 <HAL_GetTick>
 8009a0c:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8009a0e:	68fb      	ldr	r3, [r7, #12]
 8009a10:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8009a14:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8009a18:	68fb      	ldr	r3, [r7, #12]
 8009a1a:	685b      	ldr	r3, [r3, #4]
 8009a1c:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8009a1e:	887b      	ldrh	r3, [r7, #2]
 8009a20:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8009a22:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8009a26:	2b01      	cmp	r3, #1
 8009a28:	d00f      	beq.n	8009a4a <HAL_SPI_TransmitReceive+0x70>
 8009a2a:	69fb      	ldr	r3, [r7, #28]
 8009a2c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009a30:	d107      	bne.n	8009a42 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8009a32:	68fb      	ldr	r3, [r7, #12]
 8009a34:	689b      	ldr	r3, [r3, #8]
 8009a36:	2b00      	cmp	r3, #0
 8009a38:	d103      	bne.n	8009a42 <HAL_SPI_TransmitReceive+0x68>
 8009a3a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8009a3e:	2b04      	cmp	r3, #4
 8009a40:	d003      	beq.n	8009a4a <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8009a42:	2302      	movs	r3, #2
 8009a44:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8009a48:	e15b      	b.n	8009d02 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8009a4a:	68bb      	ldr	r3, [r7, #8]
 8009a4c:	2b00      	cmp	r3, #0
 8009a4e:	d005      	beq.n	8009a5c <HAL_SPI_TransmitReceive+0x82>
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	2b00      	cmp	r3, #0
 8009a54:	d002      	beq.n	8009a5c <HAL_SPI_TransmitReceive+0x82>
 8009a56:	887b      	ldrh	r3, [r7, #2]
 8009a58:	2b00      	cmp	r3, #0
 8009a5a:	d103      	bne.n	8009a64 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8009a5c:	2301      	movs	r3, #1
 8009a5e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8009a62:	e14e      	b.n	8009d02 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8009a64:	68fb      	ldr	r3, [r7, #12]
 8009a66:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8009a6a:	b2db      	uxtb	r3, r3
 8009a6c:	2b04      	cmp	r3, #4
 8009a6e:	d003      	beq.n	8009a78 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8009a70:	68fb      	ldr	r3, [r7, #12]
 8009a72:	2205      	movs	r2, #5
 8009a74:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009a78:	68fb      	ldr	r3, [r7, #12]
 8009a7a:	2200      	movs	r2, #0
 8009a7c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8009a7e:	68fb      	ldr	r3, [r7, #12]
 8009a80:	687a      	ldr	r2, [r7, #4]
 8009a82:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8009a84:	68fb      	ldr	r3, [r7, #12]
 8009a86:	887a      	ldrh	r2, [r7, #2]
 8009a88:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8009a8a:	68fb      	ldr	r3, [r7, #12]
 8009a8c:	887a      	ldrh	r2, [r7, #2]
 8009a8e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8009a90:	68fb      	ldr	r3, [r7, #12]
 8009a92:	68ba      	ldr	r2, [r7, #8]
 8009a94:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8009a96:	68fb      	ldr	r3, [r7, #12]
 8009a98:	887a      	ldrh	r2, [r7, #2]
 8009a9a:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8009a9c:	68fb      	ldr	r3, [r7, #12]
 8009a9e:	887a      	ldrh	r2, [r7, #2]
 8009aa0:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8009aa2:	68fb      	ldr	r3, [r7, #12]
 8009aa4:	2200      	movs	r2, #0
 8009aa6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8009aa8:	68fb      	ldr	r3, [r7, #12]
 8009aaa:	2200      	movs	r2, #0
 8009aac:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009aae:	68fb      	ldr	r3, [r7, #12]
 8009ab0:	681b      	ldr	r3, [r3, #0]
 8009ab2:	681b      	ldr	r3, [r3, #0]
 8009ab4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009ab8:	2b40      	cmp	r3, #64	; 0x40
 8009aba:	d007      	beq.n	8009acc <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009abc:	68fb      	ldr	r3, [r7, #12]
 8009abe:	681b      	ldr	r3, [r3, #0]
 8009ac0:	681a      	ldr	r2, [r3, #0]
 8009ac2:	68fb      	ldr	r3, [r7, #12]
 8009ac4:	681b      	ldr	r3, [r3, #0]
 8009ac6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009aca:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8009acc:	68fb      	ldr	r3, [r7, #12]
 8009ace:	68db      	ldr	r3, [r3, #12]
 8009ad0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009ad4:	d178      	bne.n	8009bc8 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009ad6:	68fb      	ldr	r3, [r7, #12]
 8009ad8:	685b      	ldr	r3, [r3, #4]
 8009ada:	2b00      	cmp	r3, #0
 8009adc:	d002      	beq.n	8009ae4 <HAL_SPI_TransmitReceive+0x10a>
 8009ade:	8b7b      	ldrh	r3, [r7, #26]
 8009ae0:	2b01      	cmp	r3, #1
 8009ae2:	d166      	bne.n	8009bb2 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009ae4:	68fb      	ldr	r3, [r7, #12]
 8009ae6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009ae8:	881a      	ldrh	r2, [r3, #0]
 8009aea:	68fb      	ldr	r3, [r7, #12]
 8009aec:	681b      	ldr	r3, [r3, #0]
 8009aee:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8009af0:	68fb      	ldr	r3, [r7, #12]
 8009af2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009af4:	1c9a      	adds	r2, r3, #2
 8009af6:	68fb      	ldr	r3, [r7, #12]
 8009af8:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8009afa:	68fb      	ldr	r3, [r7, #12]
 8009afc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009afe:	b29b      	uxth	r3, r3
 8009b00:	3b01      	subs	r3, #1
 8009b02:	b29a      	uxth	r2, r3
 8009b04:	68fb      	ldr	r3, [r7, #12]
 8009b06:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009b08:	e053      	b.n	8009bb2 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8009b0a:	68fb      	ldr	r3, [r7, #12]
 8009b0c:	681b      	ldr	r3, [r3, #0]
 8009b0e:	689b      	ldr	r3, [r3, #8]
 8009b10:	f003 0302 	and.w	r3, r3, #2
 8009b14:	2b02      	cmp	r3, #2
 8009b16:	d11b      	bne.n	8009b50 <HAL_SPI_TransmitReceive+0x176>
 8009b18:	68fb      	ldr	r3, [r7, #12]
 8009b1a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009b1c:	b29b      	uxth	r3, r3
 8009b1e:	2b00      	cmp	r3, #0
 8009b20:	d016      	beq.n	8009b50 <HAL_SPI_TransmitReceive+0x176>
 8009b22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009b24:	2b01      	cmp	r3, #1
 8009b26:	d113      	bne.n	8009b50 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009b28:	68fb      	ldr	r3, [r7, #12]
 8009b2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009b2c:	881a      	ldrh	r2, [r3, #0]
 8009b2e:	68fb      	ldr	r3, [r7, #12]
 8009b30:	681b      	ldr	r3, [r3, #0]
 8009b32:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009b34:	68fb      	ldr	r3, [r7, #12]
 8009b36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009b38:	1c9a      	adds	r2, r3, #2
 8009b3a:	68fb      	ldr	r3, [r7, #12]
 8009b3c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8009b3e:	68fb      	ldr	r3, [r7, #12]
 8009b40:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009b42:	b29b      	uxth	r3, r3
 8009b44:	3b01      	subs	r3, #1
 8009b46:	b29a      	uxth	r2, r3
 8009b48:	68fb      	ldr	r3, [r7, #12]
 8009b4a:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8009b4c:	2300      	movs	r3, #0
 8009b4e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8009b50:	68fb      	ldr	r3, [r7, #12]
 8009b52:	681b      	ldr	r3, [r3, #0]
 8009b54:	689b      	ldr	r3, [r3, #8]
 8009b56:	f003 0301 	and.w	r3, r3, #1
 8009b5a:	2b01      	cmp	r3, #1
 8009b5c:	d119      	bne.n	8009b92 <HAL_SPI_TransmitReceive+0x1b8>
 8009b5e:	68fb      	ldr	r3, [r7, #12]
 8009b60:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009b62:	b29b      	uxth	r3, r3
 8009b64:	2b00      	cmp	r3, #0
 8009b66:	d014      	beq.n	8009b92 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8009b68:	68fb      	ldr	r3, [r7, #12]
 8009b6a:	681b      	ldr	r3, [r3, #0]
 8009b6c:	68da      	ldr	r2, [r3, #12]
 8009b6e:	68fb      	ldr	r3, [r7, #12]
 8009b70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009b72:	b292      	uxth	r2, r2
 8009b74:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8009b76:	68fb      	ldr	r3, [r7, #12]
 8009b78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009b7a:	1c9a      	adds	r2, r3, #2
 8009b7c:	68fb      	ldr	r3, [r7, #12]
 8009b7e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8009b80:	68fb      	ldr	r3, [r7, #12]
 8009b82:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009b84:	b29b      	uxth	r3, r3
 8009b86:	3b01      	subs	r3, #1
 8009b88:	b29a      	uxth	r2, r3
 8009b8a:	68fb      	ldr	r3, [r7, #12]
 8009b8c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8009b8e:	2301      	movs	r3, #1
 8009b90:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8009b92:	f7fd fadd 	bl	8007150 <HAL_GetTick>
 8009b96:	4602      	mov	r2, r0
 8009b98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b9a:	1ad3      	subs	r3, r2, r3
 8009b9c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009b9e:	429a      	cmp	r2, r3
 8009ba0:	d807      	bhi.n	8009bb2 <HAL_SPI_TransmitReceive+0x1d8>
 8009ba2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ba4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009ba8:	d003      	beq.n	8009bb2 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8009baa:	2303      	movs	r3, #3
 8009bac:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8009bb0:	e0a7      	b.n	8009d02 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009bb2:	68fb      	ldr	r3, [r7, #12]
 8009bb4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009bb6:	b29b      	uxth	r3, r3
 8009bb8:	2b00      	cmp	r3, #0
 8009bba:	d1a6      	bne.n	8009b0a <HAL_SPI_TransmitReceive+0x130>
 8009bbc:	68fb      	ldr	r3, [r7, #12]
 8009bbe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009bc0:	b29b      	uxth	r3, r3
 8009bc2:	2b00      	cmp	r3, #0
 8009bc4:	d1a1      	bne.n	8009b0a <HAL_SPI_TransmitReceive+0x130>
 8009bc6:	e07c      	b.n	8009cc2 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009bc8:	68fb      	ldr	r3, [r7, #12]
 8009bca:	685b      	ldr	r3, [r3, #4]
 8009bcc:	2b00      	cmp	r3, #0
 8009bce:	d002      	beq.n	8009bd6 <HAL_SPI_TransmitReceive+0x1fc>
 8009bd0:	8b7b      	ldrh	r3, [r7, #26]
 8009bd2:	2b01      	cmp	r3, #1
 8009bd4:	d16b      	bne.n	8009cae <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8009bd6:	68fb      	ldr	r3, [r7, #12]
 8009bd8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009bda:	68fb      	ldr	r3, [r7, #12]
 8009bdc:	681b      	ldr	r3, [r3, #0]
 8009bde:	330c      	adds	r3, #12
 8009be0:	7812      	ldrb	r2, [r2, #0]
 8009be2:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8009be4:	68fb      	ldr	r3, [r7, #12]
 8009be6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009be8:	1c5a      	adds	r2, r3, #1
 8009bea:	68fb      	ldr	r3, [r7, #12]
 8009bec:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8009bee:	68fb      	ldr	r3, [r7, #12]
 8009bf0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009bf2:	b29b      	uxth	r3, r3
 8009bf4:	3b01      	subs	r3, #1
 8009bf6:	b29a      	uxth	r2, r3
 8009bf8:	68fb      	ldr	r3, [r7, #12]
 8009bfa:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009bfc:	e057      	b.n	8009cae <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8009bfe:	68fb      	ldr	r3, [r7, #12]
 8009c00:	681b      	ldr	r3, [r3, #0]
 8009c02:	689b      	ldr	r3, [r3, #8]
 8009c04:	f003 0302 	and.w	r3, r3, #2
 8009c08:	2b02      	cmp	r3, #2
 8009c0a:	d11c      	bne.n	8009c46 <HAL_SPI_TransmitReceive+0x26c>
 8009c0c:	68fb      	ldr	r3, [r7, #12]
 8009c0e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009c10:	b29b      	uxth	r3, r3
 8009c12:	2b00      	cmp	r3, #0
 8009c14:	d017      	beq.n	8009c46 <HAL_SPI_TransmitReceive+0x26c>
 8009c16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009c18:	2b01      	cmp	r3, #1
 8009c1a:	d114      	bne.n	8009c46 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8009c1c:	68fb      	ldr	r3, [r7, #12]
 8009c1e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009c20:	68fb      	ldr	r3, [r7, #12]
 8009c22:	681b      	ldr	r3, [r3, #0]
 8009c24:	330c      	adds	r3, #12
 8009c26:	7812      	ldrb	r2, [r2, #0]
 8009c28:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8009c2a:	68fb      	ldr	r3, [r7, #12]
 8009c2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009c2e:	1c5a      	adds	r2, r3, #1
 8009c30:	68fb      	ldr	r3, [r7, #12]
 8009c32:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8009c34:	68fb      	ldr	r3, [r7, #12]
 8009c36:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009c38:	b29b      	uxth	r3, r3
 8009c3a:	3b01      	subs	r3, #1
 8009c3c:	b29a      	uxth	r2, r3
 8009c3e:	68fb      	ldr	r3, [r7, #12]
 8009c40:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8009c42:	2300      	movs	r3, #0
 8009c44:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8009c46:	68fb      	ldr	r3, [r7, #12]
 8009c48:	681b      	ldr	r3, [r3, #0]
 8009c4a:	689b      	ldr	r3, [r3, #8]
 8009c4c:	f003 0301 	and.w	r3, r3, #1
 8009c50:	2b01      	cmp	r3, #1
 8009c52:	d119      	bne.n	8009c88 <HAL_SPI_TransmitReceive+0x2ae>
 8009c54:	68fb      	ldr	r3, [r7, #12]
 8009c56:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009c58:	b29b      	uxth	r3, r3
 8009c5a:	2b00      	cmp	r3, #0
 8009c5c:	d014      	beq.n	8009c88 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8009c5e:	68fb      	ldr	r3, [r7, #12]
 8009c60:	681b      	ldr	r3, [r3, #0]
 8009c62:	68da      	ldr	r2, [r3, #12]
 8009c64:	68fb      	ldr	r3, [r7, #12]
 8009c66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009c68:	b2d2      	uxtb	r2, r2
 8009c6a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8009c6c:	68fb      	ldr	r3, [r7, #12]
 8009c6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009c70:	1c5a      	adds	r2, r3, #1
 8009c72:	68fb      	ldr	r3, [r7, #12]
 8009c74:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8009c76:	68fb      	ldr	r3, [r7, #12]
 8009c78:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009c7a:	b29b      	uxth	r3, r3
 8009c7c:	3b01      	subs	r3, #1
 8009c7e:	b29a      	uxth	r2, r3
 8009c80:	68fb      	ldr	r3, [r7, #12]
 8009c82:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8009c84:	2301      	movs	r3, #1
 8009c86:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8009c88:	f7fd fa62 	bl	8007150 <HAL_GetTick>
 8009c8c:	4602      	mov	r2, r0
 8009c8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c90:	1ad3      	subs	r3, r2, r3
 8009c92:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009c94:	429a      	cmp	r2, r3
 8009c96:	d803      	bhi.n	8009ca0 <HAL_SPI_TransmitReceive+0x2c6>
 8009c98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009c9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009c9e:	d102      	bne.n	8009ca6 <HAL_SPI_TransmitReceive+0x2cc>
 8009ca0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ca2:	2b00      	cmp	r3, #0
 8009ca4:	d103      	bne.n	8009cae <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8009ca6:	2303      	movs	r3, #3
 8009ca8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8009cac:	e029      	b.n	8009d02 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009cae:	68fb      	ldr	r3, [r7, #12]
 8009cb0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009cb2:	b29b      	uxth	r3, r3
 8009cb4:	2b00      	cmp	r3, #0
 8009cb6:	d1a2      	bne.n	8009bfe <HAL_SPI_TransmitReceive+0x224>
 8009cb8:	68fb      	ldr	r3, [r7, #12]
 8009cba:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009cbc:	b29b      	uxth	r3, r3
 8009cbe:	2b00      	cmp	r3, #0
 8009cc0:	d19d      	bne.n	8009bfe <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009cc2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009cc4:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8009cc6:	68f8      	ldr	r0, [r7, #12]
 8009cc8:	f000 f8b2 	bl	8009e30 <SPI_EndRxTxTransaction>
 8009ccc:	4603      	mov	r3, r0
 8009cce:	2b00      	cmp	r3, #0
 8009cd0:	d006      	beq.n	8009ce0 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8009cd2:	2301      	movs	r3, #1
 8009cd4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009cd8:	68fb      	ldr	r3, [r7, #12]
 8009cda:	2220      	movs	r2, #32
 8009cdc:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8009cde:	e010      	b.n	8009d02 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8009ce0:	68fb      	ldr	r3, [r7, #12]
 8009ce2:	689b      	ldr	r3, [r3, #8]
 8009ce4:	2b00      	cmp	r3, #0
 8009ce6:	d10b      	bne.n	8009d00 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009ce8:	2300      	movs	r3, #0
 8009cea:	617b      	str	r3, [r7, #20]
 8009cec:	68fb      	ldr	r3, [r7, #12]
 8009cee:	681b      	ldr	r3, [r3, #0]
 8009cf0:	68db      	ldr	r3, [r3, #12]
 8009cf2:	617b      	str	r3, [r7, #20]
 8009cf4:	68fb      	ldr	r3, [r7, #12]
 8009cf6:	681b      	ldr	r3, [r3, #0]
 8009cf8:	689b      	ldr	r3, [r3, #8]
 8009cfa:	617b      	str	r3, [r7, #20]
 8009cfc:	697b      	ldr	r3, [r7, #20]
 8009cfe:	e000      	b.n	8009d02 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8009d00:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8009d02:	68fb      	ldr	r3, [r7, #12]
 8009d04:	2201      	movs	r2, #1
 8009d06:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8009d0a:	68fb      	ldr	r3, [r7, #12]
 8009d0c:	2200      	movs	r2, #0
 8009d0e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8009d12:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8009d16:	4618      	mov	r0, r3
 8009d18:	3730      	adds	r7, #48	; 0x30
 8009d1a:	46bd      	mov	sp, r7
 8009d1c:	bd80      	pop	{r7, pc}
	...

08009d20 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8009d20:	b580      	push	{r7, lr}
 8009d22:	b088      	sub	sp, #32
 8009d24:	af00      	add	r7, sp, #0
 8009d26:	60f8      	str	r0, [r7, #12]
 8009d28:	60b9      	str	r1, [r7, #8]
 8009d2a:	603b      	str	r3, [r7, #0]
 8009d2c:	4613      	mov	r3, r2
 8009d2e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8009d30:	f7fd fa0e 	bl	8007150 <HAL_GetTick>
 8009d34:	4602      	mov	r2, r0
 8009d36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009d38:	1a9b      	subs	r3, r3, r2
 8009d3a:	683a      	ldr	r2, [r7, #0]
 8009d3c:	4413      	add	r3, r2
 8009d3e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8009d40:	f7fd fa06 	bl	8007150 <HAL_GetTick>
 8009d44:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8009d46:	4b39      	ldr	r3, [pc, #228]	; (8009e2c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8009d48:	681b      	ldr	r3, [r3, #0]
 8009d4a:	015b      	lsls	r3, r3, #5
 8009d4c:	0d1b      	lsrs	r3, r3, #20
 8009d4e:	69fa      	ldr	r2, [r7, #28]
 8009d50:	fb02 f303 	mul.w	r3, r2, r3
 8009d54:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009d56:	e054      	b.n	8009e02 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8009d58:	683b      	ldr	r3, [r7, #0]
 8009d5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009d5e:	d050      	beq.n	8009e02 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8009d60:	f7fd f9f6 	bl	8007150 <HAL_GetTick>
 8009d64:	4602      	mov	r2, r0
 8009d66:	69bb      	ldr	r3, [r7, #24]
 8009d68:	1ad3      	subs	r3, r2, r3
 8009d6a:	69fa      	ldr	r2, [r7, #28]
 8009d6c:	429a      	cmp	r2, r3
 8009d6e:	d902      	bls.n	8009d76 <SPI_WaitFlagStateUntilTimeout+0x56>
 8009d70:	69fb      	ldr	r3, [r7, #28]
 8009d72:	2b00      	cmp	r3, #0
 8009d74:	d13d      	bne.n	8009df2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8009d76:	68fb      	ldr	r3, [r7, #12]
 8009d78:	681b      	ldr	r3, [r3, #0]
 8009d7a:	685a      	ldr	r2, [r3, #4]
 8009d7c:	68fb      	ldr	r3, [r7, #12]
 8009d7e:	681b      	ldr	r3, [r3, #0]
 8009d80:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8009d84:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009d86:	68fb      	ldr	r3, [r7, #12]
 8009d88:	685b      	ldr	r3, [r3, #4]
 8009d8a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009d8e:	d111      	bne.n	8009db4 <SPI_WaitFlagStateUntilTimeout+0x94>
 8009d90:	68fb      	ldr	r3, [r7, #12]
 8009d92:	689b      	ldr	r3, [r3, #8]
 8009d94:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009d98:	d004      	beq.n	8009da4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009d9a:	68fb      	ldr	r3, [r7, #12]
 8009d9c:	689b      	ldr	r3, [r3, #8]
 8009d9e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009da2:	d107      	bne.n	8009db4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8009da4:	68fb      	ldr	r3, [r7, #12]
 8009da6:	681b      	ldr	r3, [r3, #0]
 8009da8:	681a      	ldr	r2, [r3, #0]
 8009daa:	68fb      	ldr	r3, [r7, #12]
 8009dac:	681b      	ldr	r3, [r3, #0]
 8009dae:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009db2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8009db4:	68fb      	ldr	r3, [r7, #12]
 8009db6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009db8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009dbc:	d10f      	bne.n	8009dde <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8009dbe:	68fb      	ldr	r3, [r7, #12]
 8009dc0:	681b      	ldr	r3, [r3, #0]
 8009dc2:	681a      	ldr	r2, [r3, #0]
 8009dc4:	68fb      	ldr	r3, [r7, #12]
 8009dc6:	681b      	ldr	r3, [r3, #0]
 8009dc8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8009dcc:	601a      	str	r2, [r3, #0]
 8009dce:	68fb      	ldr	r3, [r7, #12]
 8009dd0:	681b      	ldr	r3, [r3, #0]
 8009dd2:	681a      	ldr	r2, [r3, #0]
 8009dd4:	68fb      	ldr	r3, [r7, #12]
 8009dd6:	681b      	ldr	r3, [r3, #0]
 8009dd8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8009ddc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8009dde:	68fb      	ldr	r3, [r7, #12]
 8009de0:	2201      	movs	r2, #1
 8009de2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8009de6:	68fb      	ldr	r3, [r7, #12]
 8009de8:	2200      	movs	r2, #0
 8009dea:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8009dee:	2303      	movs	r3, #3
 8009df0:	e017      	b.n	8009e22 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8009df2:	697b      	ldr	r3, [r7, #20]
 8009df4:	2b00      	cmp	r3, #0
 8009df6:	d101      	bne.n	8009dfc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8009df8:	2300      	movs	r3, #0
 8009dfa:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8009dfc:	697b      	ldr	r3, [r7, #20]
 8009dfe:	3b01      	subs	r3, #1
 8009e00:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009e02:	68fb      	ldr	r3, [r7, #12]
 8009e04:	681b      	ldr	r3, [r3, #0]
 8009e06:	689a      	ldr	r2, [r3, #8]
 8009e08:	68bb      	ldr	r3, [r7, #8]
 8009e0a:	4013      	ands	r3, r2
 8009e0c:	68ba      	ldr	r2, [r7, #8]
 8009e0e:	429a      	cmp	r2, r3
 8009e10:	bf0c      	ite	eq
 8009e12:	2301      	moveq	r3, #1
 8009e14:	2300      	movne	r3, #0
 8009e16:	b2db      	uxtb	r3, r3
 8009e18:	461a      	mov	r2, r3
 8009e1a:	79fb      	ldrb	r3, [r7, #7]
 8009e1c:	429a      	cmp	r2, r3
 8009e1e:	d19b      	bne.n	8009d58 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8009e20:	2300      	movs	r3, #0
}
 8009e22:	4618      	mov	r0, r3
 8009e24:	3720      	adds	r7, #32
 8009e26:	46bd      	mov	sp, r7
 8009e28:	bd80      	pop	{r7, pc}
 8009e2a:	bf00      	nop
 8009e2c:	20000040 	.word	0x20000040

08009e30 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8009e30:	b580      	push	{r7, lr}
 8009e32:	b088      	sub	sp, #32
 8009e34:	af02      	add	r7, sp, #8
 8009e36:	60f8      	str	r0, [r7, #12]
 8009e38:	60b9      	str	r1, [r7, #8]
 8009e3a:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8009e3c:	4b1b      	ldr	r3, [pc, #108]	; (8009eac <SPI_EndRxTxTransaction+0x7c>)
 8009e3e:	681b      	ldr	r3, [r3, #0]
 8009e40:	4a1b      	ldr	r2, [pc, #108]	; (8009eb0 <SPI_EndRxTxTransaction+0x80>)
 8009e42:	fba2 2303 	umull	r2, r3, r2, r3
 8009e46:	0d5b      	lsrs	r3, r3, #21
 8009e48:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8009e4c:	fb02 f303 	mul.w	r3, r2, r3
 8009e50:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009e52:	68fb      	ldr	r3, [r7, #12]
 8009e54:	685b      	ldr	r3, [r3, #4]
 8009e56:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009e5a:	d112      	bne.n	8009e82 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	9300      	str	r3, [sp, #0]
 8009e60:	68bb      	ldr	r3, [r7, #8]
 8009e62:	2200      	movs	r2, #0
 8009e64:	2180      	movs	r1, #128	; 0x80
 8009e66:	68f8      	ldr	r0, [r7, #12]
 8009e68:	f7ff ff5a 	bl	8009d20 <SPI_WaitFlagStateUntilTimeout>
 8009e6c:	4603      	mov	r3, r0
 8009e6e:	2b00      	cmp	r3, #0
 8009e70:	d016      	beq.n	8009ea0 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009e72:	68fb      	ldr	r3, [r7, #12]
 8009e74:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009e76:	f043 0220 	orr.w	r2, r3, #32
 8009e7a:	68fb      	ldr	r3, [r7, #12]
 8009e7c:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8009e7e:	2303      	movs	r3, #3
 8009e80:	e00f      	b.n	8009ea2 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8009e82:	697b      	ldr	r3, [r7, #20]
 8009e84:	2b00      	cmp	r3, #0
 8009e86:	d00a      	beq.n	8009e9e <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8009e88:	697b      	ldr	r3, [r7, #20]
 8009e8a:	3b01      	subs	r3, #1
 8009e8c:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8009e8e:	68fb      	ldr	r3, [r7, #12]
 8009e90:	681b      	ldr	r3, [r3, #0]
 8009e92:	689b      	ldr	r3, [r3, #8]
 8009e94:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009e98:	2b80      	cmp	r3, #128	; 0x80
 8009e9a:	d0f2      	beq.n	8009e82 <SPI_EndRxTxTransaction+0x52>
 8009e9c:	e000      	b.n	8009ea0 <SPI_EndRxTxTransaction+0x70>
        break;
 8009e9e:	bf00      	nop
  }

  return HAL_OK;
 8009ea0:	2300      	movs	r3, #0
}
 8009ea2:	4618      	mov	r0, r3
 8009ea4:	3718      	adds	r7, #24
 8009ea6:	46bd      	mov	sp, r7
 8009ea8:	bd80      	pop	{r7, pc}
 8009eaa:	bf00      	nop
 8009eac:	20000040 	.word	0x20000040
 8009eb0:	165e9f81 	.word	0x165e9f81

08009eb4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009eb4:	b580      	push	{r7, lr}
 8009eb6:	b082      	sub	sp, #8
 8009eb8:	af00      	add	r7, sp, #0
 8009eba:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	2b00      	cmp	r3, #0
 8009ec0:	d101      	bne.n	8009ec6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009ec2:	2301      	movs	r3, #1
 8009ec4:	e041      	b.n	8009f4a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009ecc:	b2db      	uxtb	r3, r3
 8009ece:	2b00      	cmp	r3, #0
 8009ed0:	d106      	bne.n	8009ee0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	2200      	movs	r2, #0
 8009ed6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8009eda:	6878      	ldr	r0, [r7, #4]
 8009edc:	f7fc ffa8 	bl	8006e30 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	2202      	movs	r2, #2
 8009ee4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	681a      	ldr	r2, [r3, #0]
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	3304      	adds	r3, #4
 8009ef0:	4619      	mov	r1, r3
 8009ef2:	4610      	mov	r0, r2
 8009ef4:	f000 fc7c 	bl	800a7f0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	2201      	movs	r2, #1
 8009efc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	2201      	movs	r2, #1
 8009f04:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	2201      	movs	r2, #1
 8009f0c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	2201      	movs	r2, #1
 8009f14:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009f18:	687b      	ldr	r3, [r7, #4]
 8009f1a:	2201      	movs	r2, #1
 8009f1c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	2201      	movs	r2, #1
 8009f24:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	2201      	movs	r2, #1
 8009f2c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8009f30:	687b      	ldr	r3, [r7, #4]
 8009f32:	2201      	movs	r2, #1
 8009f34:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009f38:	687b      	ldr	r3, [r7, #4]
 8009f3a:	2201      	movs	r2, #1
 8009f3c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	2201      	movs	r2, #1
 8009f44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009f48:	2300      	movs	r3, #0
}
 8009f4a:	4618      	mov	r0, r3
 8009f4c:	3708      	adds	r7, #8
 8009f4e:	46bd      	mov	sp, r7
 8009f50:	bd80      	pop	{r7, pc}
	...

08009f54 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8009f54:	b480      	push	{r7}
 8009f56:	b085      	sub	sp, #20
 8009f58:	af00      	add	r7, sp, #0
 8009f5a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009f62:	b2db      	uxtb	r3, r3
 8009f64:	2b01      	cmp	r3, #1
 8009f66:	d001      	beq.n	8009f6c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8009f68:	2301      	movs	r3, #1
 8009f6a:	e04e      	b.n	800a00a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	2202      	movs	r2, #2
 8009f70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009f74:	687b      	ldr	r3, [r7, #4]
 8009f76:	681b      	ldr	r3, [r3, #0]
 8009f78:	68da      	ldr	r2, [r3, #12]
 8009f7a:	687b      	ldr	r3, [r7, #4]
 8009f7c:	681b      	ldr	r3, [r3, #0]
 8009f7e:	f042 0201 	orr.w	r2, r2, #1
 8009f82:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	681b      	ldr	r3, [r3, #0]
 8009f88:	4a23      	ldr	r2, [pc, #140]	; (800a018 <HAL_TIM_Base_Start_IT+0xc4>)
 8009f8a:	4293      	cmp	r3, r2
 8009f8c:	d022      	beq.n	8009fd4 <HAL_TIM_Base_Start_IT+0x80>
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	681b      	ldr	r3, [r3, #0]
 8009f92:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009f96:	d01d      	beq.n	8009fd4 <HAL_TIM_Base_Start_IT+0x80>
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	681b      	ldr	r3, [r3, #0]
 8009f9c:	4a1f      	ldr	r2, [pc, #124]	; (800a01c <HAL_TIM_Base_Start_IT+0xc8>)
 8009f9e:	4293      	cmp	r3, r2
 8009fa0:	d018      	beq.n	8009fd4 <HAL_TIM_Base_Start_IT+0x80>
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	681b      	ldr	r3, [r3, #0]
 8009fa6:	4a1e      	ldr	r2, [pc, #120]	; (800a020 <HAL_TIM_Base_Start_IT+0xcc>)
 8009fa8:	4293      	cmp	r3, r2
 8009faa:	d013      	beq.n	8009fd4 <HAL_TIM_Base_Start_IT+0x80>
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	681b      	ldr	r3, [r3, #0]
 8009fb0:	4a1c      	ldr	r2, [pc, #112]	; (800a024 <HAL_TIM_Base_Start_IT+0xd0>)
 8009fb2:	4293      	cmp	r3, r2
 8009fb4:	d00e      	beq.n	8009fd4 <HAL_TIM_Base_Start_IT+0x80>
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	681b      	ldr	r3, [r3, #0]
 8009fba:	4a1b      	ldr	r2, [pc, #108]	; (800a028 <HAL_TIM_Base_Start_IT+0xd4>)
 8009fbc:	4293      	cmp	r3, r2
 8009fbe:	d009      	beq.n	8009fd4 <HAL_TIM_Base_Start_IT+0x80>
 8009fc0:	687b      	ldr	r3, [r7, #4]
 8009fc2:	681b      	ldr	r3, [r3, #0]
 8009fc4:	4a19      	ldr	r2, [pc, #100]	; (800a02c <HAL_TIM_Base_Start_IT+0xd8>)
 8009fc6:	4293      	cmp	r3, r2
 8009fc8:	d004      	beq.n	8009fd4 <HAL_TIM_Base_Start_IT+0x80>
 8009fca:	687b      	ldr	r3, [r7, #4]
 8009fcc:	681b      	ldr	r3, [r3, #0]
 8009fce:	4a18      	ldr	r2, [pc, #96]	; (800a030 <HAL_TIM_Base_Start_IT+0xdc>)
 8009fd0:	4293      	cmp	r3, r2
 8009fd2:	d111      	bne.n	8009ff8 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	681b      	ldr	r3, [r3, #0]
 8009fd8:	689b      	ldr	r3, [r3, #8]
 8009fda:	f003 0307 	and.w	r3, r3, #7
 8009fde:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009fe0:	68fb      	ldr	r3, [r7, #12]
 8009fe2:	2b06      	cmp	r3, #6
 8009fe4:	d010      	beq.n	800a008 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	681b      	ldr	r3, [r3, #0]
 8009fea:	681a      	ldr	r2, [r3, #0]
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	681b      	ldr	r3, [r3, #0]
 8009ff0:	f042 0201 	orr.w	r2, r2, #1
 8009ff4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009ff6:	e007      	b.n	800a008 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	681b      	ldr	r3, [r3, #0]
 8009ffc:	681a      	ldr	r2, [r3, #0]
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	681b      	ldr	r3, [r3, #0]
 800a002:	f042 0201 	orr.w	r2, r2, #1
 800a006:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800a008:	2300      	movs	r3, #0
}
 800a00a:	4618      	mov	r0, r3
 800a00c:	3714      	adds	r7, #20
 800a00e:	46bd      	mov	sp, r7
 800a010:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a014:	4770      	bx	lr
 800a016:	bf00      	nop
 800a018:	40010000 	.word	0x40010000
 800a01c:	40000400 	.word	0x40000400
 800a020:	40000800 	.word	0x40000800
 800a024:	40000c00 	.word	0x40000c00
 800a028:	40010400 	.word	0x40010400
 800a02c:	40014000 	.word	0x40014000
 800a030:	40001800 	.word	0x40001800

0800a034 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800a034:	b580      	push	{r7, lr}
 800a036:	b082      	sub	sp, #8
 800a038:	af00      	add	r7, sp, #0
 800a03a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	2b00      	cmp	r3, #0
 800a040:	d101      	bne.n	800a046 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800a042:	2301      	movs	r3, #1
 800a044:	e041      	b.n	800a0ca <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a04c:	b2db      	uxtb	r3, r3
 800a04e:	2b00      	cmp	r3, #0
 800a050:	d106      	bne.n	800a060 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a052:	687b      	ldr	r3, [r7, #4]
 800a054:	2200      	movs	r2, #0
 800a056:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800a05a:	6878      	ldr	r0, [r7, #4]
 800a05c:	f000 f839 	bl	800a0d2 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a060:	687b      	ldr	r3, [r7, #4]
 800a062:	2202      	movs	r2, #2
 800a064:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	681a      	ldr	r2, [r3, #0]
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	3304      	adds	r3, #4
 800a070:	4619      	mov	r1, r3
 800a072:	4610      	mov	r0, r2
 800a074:	f000 fbbc 	bl	800a7f0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	2201      	movs	r2, #1
 800a07c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	2201      	movs	r2, #1
 800a084:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	2201      	movs	r2, #1
 800a08c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	2201      	movs	r2, #1
 800a094:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	2201      	movs	r2, #1
 800a09c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	2201      	movs	r2, #1
 800a0a4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	2201      	movs	r2, #1
 800a0ac:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	2201      	movs	r2, #1
 800a0b4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	2201      	movs	r2, #1
 800a0bc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	2201      	movs	r2, #1
 800a0c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800a0c8:	2300      	movs	r3, #0
}
 800a0ca:	4618      	mov	r0, r3
 800a0cc:	3708      	adds	r7, #8
 800a0ce:	46bd      	mov	sp, r7
 800a0d0:	bd80      	pop	{r7, pc}

0800a0d2 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800a0d2:	b480      	push	{r7}
 800a0d4:	b083      	sub	sp, #12
 800a0d6:	af00      	add	r7, sp, #0
 800a0d8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800a0da:	bf00      	nop
 800a0dc:	370c      	adds	r7, #12
 800a0de:	46bd      	mov	sp, r7
 800a0e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0e4:	4770      	bx	lr
	...

0800a0e8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800a0e8:	b580      	push	{r7, lr}
 800a0ea:	b084      	sub	sp, #16
 800a0ec:	af00      	add	r7, sp, #0
 800a0ee:	6078      	str	r0, [r7, #4]
 800a0f0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800a0f2:	683b      	ldr	r3, [r7, #0]
 800a0f4:	2b00      	cmp	r3, #0
 800a0f6:	d109      	bne.n	800a10c <HAL_TIM_PWM_Start+0x24>
 800a0f8:	687b      	ldr	r3, [r7, #4]
 800a0fa:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800a0fe:	b2db      	uxtb	r3, r3
 800a100:	2b01      	cmp	r3, #1
 800a102:	bf14      	ite	ne
 800a104:	2301      	movne	r3, #1
 800a106:	2300      	moveq	r3, #0
 800a108:	b2db      	uxtb	r3, r3
 800a10a:	e022      	b.n	800a152 <HAL_TIM_PWM_Start+0x6a>
 800a10c:	683b      	ldr	r3, [r7, #0]
 800a10e:	2b04      	cmp	r3, #4
 800a110:	d109      	bne.n	800a126 <HAL_TIM_PWM_Start+0x3e>
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800a118:	b2db      	uxtb	r3, r3
 800a11a:	2b01      	cmp	r3, #1
 800a11c:	bf14      	ite	ne
 800a11e:	2301      	movne	r3, #1
 800a120:	2300      	moveq	r3, #0
 800a122:	b2db      	uxtb	r3, r3
 800a124:	e015      	b.n	800a152 <HAL_TIM_PWM_Start+0x6a>
 800a126:	683b      	ldr	r3, [r7, #0]
 800a128:	2b08      	cmp	r3, #8
 800a12a:	d109      	bne.n	800a140 <HAL_TIM_PWM_Start+0x58>
 800a12c:	687b      	ldr	r3, [r7, #4]
 800a12e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800a132:	b2db      	uxtb	r3, r3
 800a134:	2b01      	cmp	r3, #1
 800a136:	bf14      	ite	ne
 800a138:	2301      	movne	r3, #1
 800a13a:	2300      	moveq	r3, #0
 800a13c:	b2db      	uxtb	r3, r3
 800a13e:	e008      	b.n	800a152 <HAL_TIM_PWM_Start+0x6a>
 800a140:	687b      	ldr	r3, [r7, #4]
 800a142:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a146:	b2db      	uxtb	r3, r3
 800a148:	2b01      	cmp	r3, #1
 800a14a:	bf14      	ite	ne
 800a14c:	2301      	movne	r3, #1
 800a14e:	2300      	moveq	r3, #0
 800a150:	b2db      	uxtb	r3, r3
 800a152:	2b00      	cmp	r3, #0
 800a154:	d001      	beq.n	800a15a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800a156:	2301      	movs	r3, #1
 800a158:	e07c      	b.n	800a254 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a15a:	683b      	ldr	r3, [r7, #0]
 800a15c:	2b00      	cmp	r3, #0
 800a15e:	d104      	bne.n	800a16a <HAL_TIM_PWM_Start+0x82>
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	2202      	movs	r2, #2
 800a164:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800a168:	e013      	b.n	800a192 <HAL_TIM_PWM_Start+0xaa>
 800a16a:	683b      	ldr	r3, [r7, #0]
 800a16c:	2b04      	cmp	r3, #4
 800a16e:	d104      	bne.n	800a17a <HAL_TIM_PWM_Start+0x92>
 800a170:	687b      	ldr	r3, [r7, #4]
 800a172:	2202      	movs	r2, #2
 800a174:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800a178:	e00b      	b.n	800a192 <HAL_TIM_PWM_Start+0xaa>
 800a17a:	683b      	ldr	r3, [r7, #0]
 800a17c:	2b08      	cmp	r3, #8
 800a17e:	d104      	bne.n	800a18a <HAL_TIM_PWM_Start+0xa2>
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	2202      	movs	r2, #2
 800a184:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800a188:	e003      	b.n	800a192 <HAL_TIM_PWM_Start+0xaa>
 800a18a:	687b      	ldr	r3, [r7, #4]
 800a18c:	2202      	movs	r2, #2
 800a18e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	681b      	ldr	r3, [r3, #0]
 800a196:	2201      	movs	r2, #1
 800a198:	6839      	ldr	r1, [r7, #0]
 800a19a:	4618      	mov	r0, r3
 800a19c:	f000 fe12 	bl	800adc4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	681b      	ldr	r3, [r3, #0]
 800a1a4:	4a2d      	ldr	r2, [pc, #180]	; (800a25c <HAL_TIM_PWM_Start+0x174>)
 800a1a6:	4293      	cmp	r3, r2
 800a1a8:	d004      	beq.n	800a1b4 <HAL_TIM_PWM_Start+0xcc>
 800a1aa:	687b      	ldr	r3, [r7, #4]
 800a1ac:	681b      	ldr	r3, [r3, #0]
 800a1ae:	4a2c      	ldr	r2, [pc, #176]	; (800a260 <HAL_TIM_PWM_Start+0x178>)
 800a1b0:	4293      	cmp	r3, r2
 800a1b2:	d101      	bne.n	800a1b8 <HAL_TIM_PWM_Start+0xd0>
 800a1b4:	2301      	movs	r3, #1
 800a1b6:	e000      	b.n	800a1ba <HAL_TIM_PWM_Start+0xd2>
 800a1b8:	2300      	movs	r3, #0
 800a1ba:	2b00      	cmp	r3, #0
 800a1bc:	d007      	beq.n	800a1ce <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	681b      	ldr	r3, [r3, #0]
 800a1c2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a1c4:	687b      	ldr	r3, [r7, #4]
 800a1c6:	681b      	ldr	r3, [r3, #0]
 800a1c8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800a1cc:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	681b      	ldr	r3, [r3, #0]
 800a1d2:	4a22      	ldr	r2, [pc, #136]	; (800a25c <HAL_TIM_PWM_Start+0x174>)
 800a1d4:	4293      	cmp	r3, r2
 800a1d6:	d022      	beq.n	800a21e <HAL_TIM_PWM_Start+0x136>
 800a1d8:	687b      	ldr	r3, [r7, #4]
 800a1da:	681b      	ldr	r3, [r3, #0]
 800a1dc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a1e0:	d01d      	beq.n	800a21e <HAL_TIM_PWM_Start+0x136>
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	681b      	ldr	r3, [r3, #0]
 800a1e6:	4a1f      	ldr	r2, [pc, #124]	; (800a264 <HAL_TIM_PWM_Start+0x17c>)
 800a1e8:	4293      	cmp	r3, r2
 800a1ea:	d018      	beq.n	800a21e <HAL_TIM_PWM_Start+0x136>
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	681b      	ldr	r3, [r3, #0]
 800a1f0:	4a1d      	ldr	r2, [pc, #116]	; (800a268 <HAL_TIM_PWM_Start+0x180>)
 800a1f2:	4293      	cmp	r3, r2
 800a1f4:	d013      	beq.n	800a21e <HAL_TIM_PWM_Start+0x136>
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	681b      	ldr	r3, [r3, #0]
 800a1fa:	4a1c      	ldr	r2, [pc, #112]	; (800a26c <HAL_TIM_PWM_Start+0x184>)
 800a1fc:	4293      	cmp	r3, r2
 800a1fe:	d00e      	beq.n	800a21e <HAL_TIM_PWM_Start+0x136>
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	681b      	ldr	r3, [r3, #0]
 800a204:	4a16      	ldr	r2, [pc, #88]	; (800a260 <HAL_TIM_PWM_Start+0x178>)
 800a206:	4293      	cmp	r3, r2
 800a208:	d009      	beq.n	800a21e <HAL_TIM_PWM_Start+0x136>
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	681b      	ldr	r3, [r3, #0]
 800a20e:	4a18      	ldr	r2, [pc, #96]	; (800a270 <HAL_TIM_PWM_Start+0x188>)
 800a210:	4293      	cmp	r3, r2
 800a212:	d004      	beq.n	800a21e <HAL_TIM_PWM_Start+0x136>
 800a214:	687b      	ldr	r3, [r7, #4]
 800a216:	681b      	ldr	r3, [r3, #0]
 800a218:	4a16      	ldr	r2, [pc, #88]	; (800a274 <HAL_TIM_PWM_Start+0x18c>)
 800a21a:	4293      	cmp	r3, r2
 800a21c:	d111      	bne.n	800a242 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a21e:	687b      	ldr	r3, [r7, #4]
 800a220:	681b      	ldr	r3, [r3, #0]
 800a222:	689b      	ldr	r3, [r3, #8]
 800a224:	f003 0307 	and.w	r3, r3, #7
 800a228:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a22a:	68fb      	ldr	r3, [r7, #12]
 800a22c:	2b06      	cmp	r3, #6
 800a22e:	d010      	beq.n	800a252 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 800a230:	687b      	ldr	r3, [r7, #4]
 800a232:	681b      	ldr	r3, [r3, #0]
 800a234:	681a      	ldr	r2, [r3, #0]
 800a236:	687b      	ldr	r3, [r7, #4]
 800a238:	681b      	ldr	r3, [r3, #0]
 800a23a:	f042 0201 	orr.w	r2, r2, #1
 800a23e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a240:	e007      	b.n	800a252 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	681b      	ldr	r3, [r3, #0]
 800a246:	681a      	ldr	r2, [r3, #0]
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	681b      	ldr	r3, [r3, #0]
 800a24c:	f042 0201 	orr.w	r2, r2, #1
 800a250:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800a252:	2300      	movs	r3, #0
}
 800a254:	4618      	mov	r0, r3
 800a256:	3710      	adds	r7, #16
 800a258:	46bd      	mov	sp, r7
 800a25a:	bd80      	pop	{r7, pc}
 800a25c:	40010000 	.word	0x40010000
 800a260:	40010400 	.word	0x40010400
 800a264:	40000400 	.word	0x40000400
 800a268:	40000800 	.word	0x40000800
 800a26c:	40000c00 	.word	0x40000c00
 800a270:	40014000 	.word	0x40014000
 800a274:	40001800 	.word	0x40001800

0800a278 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800a278:	b580      	push	{r7, lr}
 800a27a:	b082      	sub	sp, #8
 800a27c:	af00      	add	r7, sp, #0
 800a27e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800a280:	687b      	ldr	r3, [r7, #4]
 800a282:	681b      	ldr	r3, [r3, #0]
 800a284:	691b      	ldr	r3, [r3, #16]
 800a286:	f003 0302 	and.w	r3, r3, #2
 800a28a:	2b02      	cmp	r3, #2
 800a28c:	d122      	bne.n	800a2d4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	681b      	ldr	r3, [r3, #0]
 800a292:	68db      	ldr	r3, [r3, #12]
 800a294:	f003 0302 	and.w	r3, r3, #2
 800a298:	2b02      	cmp	r3, #2
 800a29a:	d11b      	bne.n	800a2d4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800a29c:	687b      	ldr	r3, [r7, #4]
 800a29e:	681b      	ldr	r3, [r3, #0]
 800a2a0:	f06f 0202 	mvn.w	r2, #2
 800a2a4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800a2a6:	687b      	ldr	r3, [r7, #4]
 800a2a8:	2201      	movs	r2, #1
 800a2aa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	681b      	ldr	r3, [r3, #0]
 800a2b0:	699b      	ldr	r3, [r3, #24]
 800a2b2:	f003 0303 	and.w	r3, r3, #3
 800a2b6:	2b00      	cmp	r3, #0
 800a2b8:	d003      	beq.n	800a2c2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800a2ba:	6878      	ldr	r0, [r7, #4]
 800a2bc:	f000 fa7a 	bl	800a7b4 <HAL_TIM_IC_CaptureCallback>
 800a2c0:	e005      	b.n	800a2ce <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800a2c2:	6878      	ldr	r0, [r7, #4]
 800a2c4:	f000 fa6c 	bl	800a7a0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a2c8:	6878      	ldr	r0, [r7, #4]
 800a2ca:	f000 fa7d 	bl	800a7c8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a2ce:	687b      	ldr	r3, [r7, #4]
 800a2d0:	2200      	movs	r2, #0
 800a2d2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800a2d4:	687b      	ldr	r3, [r7, #4]
 800a2d6:	681b      	ldr	r3, [r3, #0]
 800a2d8:	691b      	ldr	r3, [r3, #16]
 800a2da:	f003 0304 	and.w	r3, r3, #4
 800a2de:	2b04      	cmp	r3, #4
 800a2e0:	d122      	bne.n	800a328 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	681b      	ldr	r3, [r3, #0]
 800a2e6:	68db      	ldr	r3, [r3, #12]
 800a2e8:	f003 0304 	and.w	r3, r3, #4
 800a2ec:	2b04      	cmp	r3, #4
 800a2ee:	d11b      	bne.n	800a328 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800a2f0:	687b      	ldr	r3, [r7, #4]
 800a2f2:	681b      	ldr	r3, [r3, #0]
 800a2f4:	f06f 0204 	mvn.w	r2, #4
 800a2f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800a2fa:	687b      	ldr	r3, [r7, #4]
 800a2fc:	2202      	movs	r2, #2
 800a2fe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	681b      	ldr	r3, [r3, #0]
 800a304:	699b      	ldr	r3, [r3, #24]
 800a306:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a30a:	2b00      	cmp	r3, #0
 800a30c:	d003      	beq.n	800a316 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a30e:	6878      	ldr	r0, [r7, #4]
 800a310:	f000 fa50 	bl	800a7b4 <HAL_TIM_IC_CaptureCallback>
 800a314:	e005      	b.n	800a322 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a316:	6878      	ldr	r0, [r7, #4]
 800a318:	f000 fa42 	bl	800a7a0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a31c:	6878      	ldr	r0, [r7, #4]
 800a31e:	f000 fa53 	bl	800a7c8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a322:	687b      	ldr	r3, [r7, #4]
 800a324:	2200      	movs	r2, #0
 800a326:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800a328:	687b      	ldr	r3, [r7, #4]
 800a32a:	681b      	ldr	r3, [r3, #0]
 800a32c:	691b      	ldr	r3, [r3, #16]
 800a32e:	f003 0308 	and.w	r3, r3, #8
 800a332:	2b08      	cmp	r3, #8
 800a334:	d122      	bne.n	800a37c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	681b      	ldr	r3, [r3, #0]
 800a33a:	68db      	ldr	r3, [r3, #12]
 800a33c:	f003 0308 	and.w	r3, r3, #8
 800a340:	2b08      	cmp	r3, #8
 800a342:	d11b      	bne.n	800a37c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800a344:	687b      	ldr	r3, [r7, #4]
 800a346:	681b      	ldr	r3, [r3, #0]
 800a348:	f06f 0208 	mvn.w	r2, #8
 800a34c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800a34e:	687b      	ldr	r3, [r7, #4]
 800a350:	2204      	movs	r2, #4
 800a352:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800a354:	687b      	ldr	r3, [r7, #4]
 800a356:	681b      	ldr	r3, [r3, #0]
 800a358:	69db      	ldr	r3, [r3, #28]
 800a35a:	f003 0303 	and.w	r3, r3, #3
 800a35e:	2b00      	cmp	r3, #0
 800a360:	d003      	beq.n	800a36a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a362:	6878      	ldr	r0, [r7, #4]
 800a364:	f000 fa26 	bl	800a7b4 <HAL_TIM_IC_CaptureCallback>
 800a368:	e005      	b.n	800a376 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a36a:	6878      	ldr	r0, [r7, #4]
 800a36c:	f000 fa18 	bl	800a7a0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a370:	6878      	ldr	r0, [r7, #4]
 800a372:	f000 fa29 	bl	800a7c8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a376:	687b      	ldr	r3, [r7, #4]
 800a378:	2200      	movs	r2, #0
 800a37a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	681b      	ldr	r3, [r3, #0]
 800a380:	691b      	ldr	r3, [r3, #16]
 800a382:	f003 0310 	and.w	r3, r3, #16
 800a386:	2b10      	cmp	r3, #16
 800a388:	d122      	bne.n	800a3d0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800a38a:	687b      	ldr	r3, [r7, #4]
 800a38c:	681b      	ldr	r3, [r3, #0]
 800a38e:	68db      	ldr	r3, [r3, #12]
 800a390:	f003 0310 	and.w	r3, r3, #16
 800a394:	2b10      	cmp	r3, #16
 800a396:	d11b      	bne.n	800a3d0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800a398:	687b      	ldr	r3, [r7, #4]
 800a39a:	681b      	ldr	r3, [r3, #0]
 800a39c:	f06f 0210 	mvn.w	r2, #16
 800a3a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800a3a2:	687b      	ldr	r3, [r7, #4]
 800a3a4:	2208      	movs	r2, #8
 800a3a6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	681b      	ldr	r3, [r3, #0]
 800a3ac:	69db      	ldr	r3, [r3, #28]
 800a3ae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a3b2:	2b00      	cmp	r3, #0
 800a3b4:	d003      	beq.n	800a3be <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a3b6:	6878      	ldr	r0, [r7, #4]
 800a3b8:	f000 f9fc 	bl	800a7b4 <HAL_TIM_IC_CaptureCallback>
 800a3bc:	e005      	b.n	800a3ca <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a3be:	6878      	ldr	r0, [r7, #4]
 800a3c0:	f000 f9ee 	bl	800a7a0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a3c4:	6878      	ldr	r0, [r7, #4]
 800a3c6:	f000 f9ff 	bl	800a7c8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a3ca:	687b      	ldr	r3, [r7, #4]
 800a3cc:	2200      	movs	r2, #0
 800a3ce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800a3d0:	687b      	ldr	r3, [r7, #4]
 800a3d2:	681b      	ldr	r3, [r3, #0]
 800a3d4:	691b      	ldr	r3, [r3, #16]
 800a3d6:	f003 0301 	and.w	r3, r3, #1
 800a3da:	2b01      	cmp	r3, #1
 800a3dc:	d10e      	bne.n	800a3fc <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	681b      	ldr	r3, [r3, #0]
 800a3e2:	68db      	ldr	r3, [r3, #12]
 800a3e4:	f003 0301 	and.w	r3, r3, #1
 800a3e8:	2b01      	cmp	r3, #1
 800a3ea:	d107      	bne.n	800a3fc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800a3ec:	687b      	ldr	r3, [r7, #4]
 800a3ee:	681b      	ldr	r3, [r3, #0]
 800a3f0:	f06f 0201 	mvn.w	r2, #1
 800a3f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800a3f6:	6878      	ldr	r0, [r7, #4]
 800a3f8:	f000 f9c8 	bl	800a78c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800a3fc:	687b      	ldr	r3, [r7, #4]
 800a3fe:	681b      	ldr	r3, [r3, #0]
 800a400:	691b      	ldr	r3, [r3, #16]
 800a402:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a406:	2b80      	cmp	r3, #128	; 0x80
 800a408:	d10e      	bne.n	800a428 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800a40a:	687b      	ldr	r3, [r7, #4]
 800a40c:	681b      	ldr	r3, [r3, #0]
 800a40e:	68db      	ldr	r3, [r3, #12]
 800a410:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a414:	2b80      	cmp	r3, #128	; 0x80
 800a416:	d107      	bne.n	800a428 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	681b      	ldr	r3, [r3, #0]
 800a41c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800a420:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800a422:	6878      	ldr	r0, [r7, #4]
 800a424:	f000 fdcc 	bl	800afc0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800a428:	687b      	ldr	r3, [r7, #4]
 800a42a:	681b      	ldr	r3, [r3, #0]
 800a42c:	691b      	ldr	r3, [r3, #16]
 800a42e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a432:	2b40      	cmp	r3, #64	; 0x40
 800a434:	d10e      	bne.n	800a454 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800a436:	687b      	ldr	r3, [r7, #4]
 800a438:	681b      	ldr	r3, [r3, #0]
 800a43a:	68db      	ldr	r3, [r3, #12]
 800a43c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a440:	2b40      	cmp	r3, #64	; 0x40
 800a442:	d107      	bne.n	800a454 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	681b      	ldr	r3, [r3, #0]
 800a448:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800a44c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800a44e:	6878      	ldr	r0, [r7, #4]
 800a450:	f000 f9c4 	bl	800a7dc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800a454:	687b      	ldr	r3, [r7, #4]
 800a456:	681b      	ldr	r3, [r3, #0]
 800a458:	691b      	ldr	r3, [r3, #16]
 800a45a:	f003 0320 	and.w	r3, r3, #32
 800a45e:	2b20      	cmp	r3, #32
 800a460:	d10e      	bne.n	800a480 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	681b      	ldr	r3, [r3, #0]
 800a466:	68db      	ldr	r3, [r3, #12]
 800a468:	f003 0320 	and.w	r3, r3, #32
 800a46c:	2b20      	cmp	r3, #32
 800a46e:	d107      	bne.n	800a480 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800a470:	687b      	ldr	r3, [r7, #4]
 800a472:	681b      	ldr	r3, [r3, #0]
 800a474:	f06f 0220 	mvn.w	r2, #32
 800a478:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800a47a:	6878      	ldr	r0, [r7, #4]
 800a47c:	f000 fd96 	bl	800afac <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800a480:	bf00      	nop
 800a482:	3708      	adds	r7, #8
 800a484:	46bd      	mov	sp, r7
 800a486:	bd80      	pop	{r7, pc}

0800a488 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800a488:	b580      	push	{r7, lr}
 800a48a:	b084      	sub	sp, #16
 800a48c:	af00      	add	r7, sp, #0
 800a48e:	60f8      	str	r0, [r7, #12]
 800a490:	60b9      	str	r1, [r7, #8]
 800a492:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800a494:	68fb      	ldr	r3, [r7, #12]
 800a496:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a49a:	2b01      	cmp	r3, #1
 800a49c:	d101      	bne.n	800a4a2 <HAL_TIM_PWM_ConfigChannel+0x1a>
 800a49e:	2302      	movs	r3, #2
 800a4a0:	e0ac      	b.n	800a5fc <HAL_TIM_PWM_ConfigChannel+0x174>
 800a4a2:	68fb      	ldr	r3, [r7, #12]
 800a4a4:	2201      	movs	r2, #1
 800a4a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800a4aa:	687b      	ldr	r3, [r7, #4]
 800a4ac:	2b0c      	cmp	r3, #12
 800a4ae:	f200 809f 	bhi.w	800a5f0 <HAL_TIM_PWM_ConfigChannel+0x168>
 800a4b2:	a201      	add	r2, pc, #4	; (adr r2, 800a4b8 <HAL_TIM_PWM_ConfigChannel+0x30>)
 800a4b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a4b8:	0800a4ed 	.word	0x0800a4ed
 800a4bc:	0800a5f1 	.word	0x0800a5f1
 800a4c0:	0800a5f1 	.word	0x0800a5f1
 800a4c4:	0800a5f1 	.word	0x0800a5f1
 800a4c8:	0800a52d 	.word	0x0800a52d
 800a4cc:	0800a5f1 	.word	0x0800a5f1
 800a4d0:	0800a5f1 	.word	0x0800a5f1
 800a4d4:	0800a5f1 	.word	0x0800a5f1
 800a4d8:	0800a56f 	.word	0x0800a56f
 800a4dc:	0800a5f1 	.word	0x0800a5f1
 800a4e0:	0800a5f1 	.word	0x0800a5f1
 800a4e4:	0800a5f1 	.word	0x0800a5f1
 800a4e8:	0800a5af 	.word	0x0800a5af
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800a4ec:	68fb      	ldr	r3, [r7, #12]
 800a4ee:	681b      	ldr	r3, [r3, #0]
 800a4f0:	68b9      	ldr	r1, [r7, #8]
 800a4f2:	4618      	mov	r0, r3
 800a4f4:	f000 fa1c 	bl	800a930 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800a4f8:	68fb      	ldr	r3, [r7, #12]
 800a4fa:	681b      	ldr	r3, [r3, #0]
 800a4fc:	699a      	ldr	r2, [r3, #24]
 800a4fe:	68fb      	ldr	r3, [r7, #12]
 800a500:	681b      	ldr	r3, [r3, #0]
 800a502:	f042 0208 	orr.w	r2, r2, #8
 800a506:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800a508:	68fb      	ldr	r3, [r7, #12]
 800a50a:	681b      	ldr	r3, [r3, #0]
 800a50c:	699a      	ldr	r2, [r3, #24]
 800a50e:	68fb      	ldr	r3, [r7, #12]
 800a510:	681b      	ldr	r3, [r3, #0]
 800a512:	f022 0204 	bic.w	r2, r2, #4
 800a516:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800a518:	68fb      	ldr	r3, [r7, #12]
 800a51a:	681b      	ldr	r3, [r3, #0]
 800a51c:	6999      	ldr	r1, [r3, #24]
 800a51e:	68bb      	ldr	r3, [r7, #8]
 800a520:	691a      	ldr	r2, [r3, #16]
 800a522:	68fb      	ldr	r3, [r7, #12]
 800a524:	681b      	ldr	r3, [r3, #0]
 800a526:	430a      	orrs	r2, r1
 800a528:	619a      	str	r2, [r3, #24]
      break;
 800a52a:	e062      	b.n	800a5f2 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800a52c:	68fb      	ldr	r3, [r7, #12]
 800a52e:	681b      	ldr	r3, [r3, #0]
 800a530:	68b9      	ldr	r1, [r7, #8]
 800a532:	4618      	mov	r0, r3
 800a534:	f000 fa6c 	bl	800aa10 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800a538:	68fb      	ldr	r3, [r7, #12]
 800a53a:	681b      	ldr	r3, [r3, #0]
 800a53c:	699a      	ldr	r2, [r3, #24]
 800a53e:	68fb      	ldr	r3, [r7, #12]
 800a540:	681b      	ldr	r3, [r3, #0]
 800a542:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800a546:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800a548:	68fb      	ldr	r3, [r7, #12]
 800a54a:	681b      	ldr	r3, [r3, #0]
 800a54c:	699a      	ldr	r2, [r3, #24]
 800a54e:	68fb      	ldr	r3, [r7, #12]
 800a550:	681b      	ldr	r3, [r3, #0]
 800a552:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800a556:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800a558:	68fb      	ldr	r3, [r7, #12]
 800a55a:	681b      	ldr	r3, [r3, #0]
 800a55c:	6999      	ldr	r1, [r3, #24]
 800a55e:	68bb      	ldr	r3, [r7, #8]
 800a560:	691b      	ldr	r3, [r3, #16]
 800a562:	021a      	lsls	r2, r3, #8
 800a564:	68fb      	ldr	r3, [r7, #12]
 800a566:	681b      	ldr	r3, [r3, #0]
 800a568:	430a      	orrs	r2, r1
 800a56a:	619a      	str	r2, [r3, #24]
      break;
 800a56c:	e041      	b.n	800a5f2 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800a56e:	68fb      	ldr	r3, [r7, #12]
 800a570:	681b      	ldr	r3, [r3, #0]
 800a572:	68b9      	ldr	r1, [r7, #8]
 800a574:	4618      	mov	r0, r3
 800a576:	f000 fac1 	bl	800aafc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800a57a:	68fb      	ldr	r3, [r7, #12]
 800a57c:	681b      	ldr	r3, [r3, #0]
 800a57e:	69da      	ldr	r2, [r3, #28]
 800a580:	68fb      	ldr	r3, [r7, #12]
 800a582:	681b      	ldr	r3, [r3, #0]
 800a584:	f042 0208 	orr.w	r2, r2, #8
 800a588:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800a58a:	68fb      	ldr	r3, [r7, #12]
 800a58c:	681b      	ldr	r3, [r3, #0]
 800a58e:	69da      	ldr	r2, [r3, #28]
 800a590:	68fb      	ldr	r3, [r7, #12]
 800a592:	681b      	ldr	r3, [r3, #0]
 800a594:	f022 0204 	bic.w	r2, r2, #4
 800a598:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800a59a:	68fb      	ldr	r3, [r7, #12]
 800a59c:	681b      	ldr	r3, [r3, #0]
 800a59e:	69d9      	ldr	r1, [r3, #28]
 800a5a0:	68bb      	ldr	r3, [r7, #8]
 800a5a2:	691a      	ldr	r2, [r3, #16]
 800a5a4:	68fb      	ldr	r3, [r7, #12]
 800a5a6:	681b      	ldr	r3, [r3, #0]
 800a5a8:	430a      	orrs	r2, r1
 800a5aa:	61da      	str	r2, [r3, #28]
      break;
 800a5ac:	e021      	b.n	800a5f2 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800a5ae:	68fb      	ldr	r3, [r7, #12]
 800a5b0:	681b      	ldr	r3, [r3, #0]
 800a5b2:	68b9      	ldr	r1, [r7, #8]
 800a5b4:	4618      	mov	r0, r3
 800a5b6:	f000 fb15 	bl	800abe4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800a5ba:	68fb      	ldr	r3, [r7, #12]
 800a5bc:	681b      	ldr	r3, [r3, #0]
 800a5be:	69da      	ldr	r2, [r3, #28]
 800a5c0:	68fb      	ldr	r3, [r7, #12]
 800a5c2:	681b      	ldr	r3, [r3, #0]
 800a5c4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800a5c8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800a5ca:	68fb      	ldr	r3, [r7, #12]
 800a5cc:	681b      	ldr	r3, [r3, #0]
 800a5ce:	69da      	ldr	r2, [r3, #28]
 800a5d0:	68fb      	ldr	r3, [r7, #12]
 800a5d2:	681b      	ldr	r3, [r3, #0]
 800a5d4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800a5d8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800a5da:	68fb      	ldr	r3, [r7, #12]
 800a5dc:	681b      	ldr	r3, [r3, #0]
 800a5de:	69d9      	ldr	r1, [r3, #28]
 800a5e0:	68bb      	ldr	r3, [r7, #8]
 800a5e2:	691b      	ldr	r3, [r3, #16]
 800a5e4:	021a      	lsls	r2, r3, #8
 800a5e6:	68fb      	ldr	r3, [r7, #12]
 800a5e8:	681b      	ldr	r3, [r3, #0]
 800a5ea:	430a      	orrs	r2, r1
 800a5ec:	61da      	str	r2, [r3, #28]
      break;
 800a5ee:	e000      	b.n	800a5f2 <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 800a5f0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800a5f2:	68fb      	ldr	r3, [r7, #12]
 800a5f4:	2200      	movs	r2, #0
 800a5f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a5fa:	2300      	movs	r3, #0
}
 800a5fc:	4618      	mov	r0, r3
 800a5fe:	3710      	adds	r7, #16
 800a600:	46bd      	mov	sp, r7
 800a602:	bd80      	pop	{r7, pc}

0800a604 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800a604:	b580      	push	{r7, lr}
 800a606:	b084      	sub	sp, #16
 800a608:	af00      	add	r7, sp, #0
 800a60a:	6078      	str	r0, [r7, #4]
 800a60c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800a60e:	687b      	ldr	r3, [r7, #4]
 800a610:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a614:	2b01      	cmp	r3, #1
 800a616:	d101      	bne.n	800a61c <HAL_TIM_ConfigClockSource+0x18>
 800a618:	2302      	movs	r3, #2
 800a61a:	e0b3      	b.n	800a784 <HAL_TIM_ConfigClockSource+0x180>
 800a61c:	687b      	ldr	r3, [r7, #4]
 800a61e:	2201      	movs	r2, #1
 800a620:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800a624:	687b      	ldr	r3, [r7, #4]
 800a626:	2202      	movs	r2, #2
 800a628:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	681b      	ldr	r3, [r3, #0]
 800a630:	689b      	ldr	r3, [r3, #8]
 800a632:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800a634:	68fb      	ldr	r3, [r7, #12]
 800a636:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800a63a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a63c:	68fb      	ldr	r3, [r7, #12]
 800a63e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800a642:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800a644:	687b      	ldr	r3, [r7, #4]
 800a646:	681b      	ldr	r3, [r3, #0]
 800a648:	68fa      	ldr	r2, [r7, #12]
 800a64a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800a64c:	683b      	ldr	r3, [r7, #0]
 800a64e:	681b      	ldr	r3, [r3, #0]
 800a650:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a654:	d03e      	beq.n	800a6d4 <HAL_TIM_ConfigClockSource+0xd0>
 800a656:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a65a:	f200 8087 	bhi.w	800a76c <HAL_TIM_ConfigClockSource+0x168>
 800a65e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a662:	f000 8085 	beq.w	800a770 <HAL_TIM_ConfigClockSource+0x16c>
 800a666:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a66a:	d87f      	bhi.n	800a76c <HAL_TIM_ConfigClockSource+0x168>
 800a66c:	2b70      	cmp	r3, #112	; 0x70
 800a66e:	d01a      	beq.n	800a6a6 <HAL_TIM_ConfigClockSource+0xa2>
 800a670:	2b70      	cmp	r3, #112	; 0x70
 800a672:	d87b      	bhi.n	800a76c <HAL_TIM_ConfigClockSource+0x168>
 800a674:	2b60      	cmp	r3, #96	; 0x60
 800a676:	d050      	beq.n	800a71a <HAL_TIM_ConfigClockSource+0x116>
 800a678:	2b60      	cmp	r3, #96	; 0x60
 800a67a:	d877      	bhi.n	800a76c <HAL_TIM_ConfigClockSource+0x168>
 800a67c:	2b50      	cmp	r3, #80	; 0x50
 800a67e:	d03c      	beq.n	800a6fa <HAL_TIM_ConfigClockSource+0xf6>
 800a680:	2b50      	cmp	r3, #80	; 0x50
 800a682:	d873      	bhi.n	800a76c <HAL_TIM_ConfigClockSource+0x168>
 800a684:	2b40      	cmp	r3, #64	; 0x40
 800a686:	d058      	beq.n	800a73a <HAL_TIM_ConfigClockSource+0x136>
 800a688:	2b40      	cmp	r3, #64	; 0x40
 800a68a:	d86f      	bhi.n	800a76c <HAL_TIM_ConfigClockSource+0x168>
 800a68c:	2b30      	cmp	r3, #48	; 0x30
 800a68e:	d064      	beq.n	800a75a <HAL_TIM_ConfigClockSource+0x156>
 800a690:	2b30      	cmp	r3, #48	; 0x30
 800a692:	d86b      	bhi.n	800a76c <HAL_TIM_ConfigClockSource+0x168>
 800a694:	2b20      	cmp	r3, #32
 800a696:	d060      	beq.n	800a75a <HAL_TIM_ConfigClockSource+0x156>
 800a698:	2b20      	cmp	r3, #32
 800a69a:	d867      	bhi.n	800a76c <HAL_TIM_ConfigClockSource+0x168>
 800a69c:	2b00      	cmp	r3, #0
 800a69e:	d05c      	beq.n	800a75a <HAL_TIM_ConfigClockSource+0x156>
 800a6a0:	2b10      	cmp	r3, #16
 800a6a2:	d05a      	beq.n	800a75a <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 800a6a4:	e062      	b.n	800a76c <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 800a6a6:	687b      	ldr	r3, [r7, #4]
 800a6a8:	6818      	ldr	r0, [r3, #0]
 800a6aa:	683b      	ldr	r3, [r7, #0]
 800a6ac:	6899      	ldr	r1, [r3, #8]
 800a6ae:	683b      	ldr	r3, [r7, #0]
 800a6b0:	685a      	ldr	r2, [r3, #4]
 800a6b2:	683b      	ldr	r3, [r7, #0]
 800a6b4:	68db      	ldr	r3, [r3, #12]
 800a6b6:	f000 fb65 	bl	800ad84 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800a6ba:	687b      	ldr	r3, [r7, #4]
 800a6bc:	681b      	ldr	r3, [r3, #0]
 800a6be:	689b      	ldr	r3, [r3, #8]
 800a6c0:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800a6c2:	68fb      	ldr	r3, [r7, #12]
 800a6c4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800a6c8:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800a6ca:	687b      	ldr	r3, [r7, #4]
 800a6cc:	681b      	ldr	r3, [r3, #0]
 800a6ce:	68fa      	ldr	r2, [r7, #12]
 800a6d0:	609a      	str	r2, [r3, #8]
      break;
 800a6d2:	e04e      	b.n	800a772 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 800a6d4:	687b      	ldr	r3, [r7, #4]
 800a6d6:	6818      	ldr	r0, [r3, #0]
 800a6d8:	683b      	ldr	r3, [r7, #0]
 800a6da:	6899      	ldr	r1, [r3, #8]
 800a6dc:	683b      	ldr	r3, [r7, #0]
 800a6de:	685a      	ldr	r2, [r3, #4]
 800a6e0:	683b      	ldr	r3, [r7, #0]
 800a6e2:	68db      	ldr	r3, [r3, #12]
 800a6e4:	f000 fb4e 	bl	800ad84 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800a6e8:	687b      	ldr	r3, [r7, #4]
 800a6ea:	681b      	ldr	r3, [r3, #0]
 800a6ec:	689a      	ldr	r2, [r3, #8]
 800a6ee:	687b      	ldr	r3, [r7, #4]
 800a6f0:	681b      	ldr	r3, [r3, #0]
 800a6f2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800a6f6:	609a      	str	r2, [r3, #8]
      break;
 800a6f8:	e03b      	b.n	800a772 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a6fa:	687b      	ldr	r3, [r7, #4]
 800a6fc:	6818      	ldr	r0, [r3, #0]
 800a6fe:	683b      	ldr	r3, [r7, #0]
 800a700:	6859      	ldr	r1, [r3, #4]
 800a702:	683b      	ldr	r3, [r7, #0]
 800a704:	68db      	ldr	r3, [r3, #12]
 800a706:	461a      	mov	r2, r3
 800a708:	f000 fac2 	bl	800ac90 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800a70c:	687b      	ldr	r3, [r7, #4]
 800a70e:	681b      	ldr	r3, [r3, #0]
 800a710:	2150      	movs	r1, #80	; 0x50
 800a712:	4618      	mov	r0, r3
 800a714:	f000 fb1b 	bl	800ad4e <TIM_ITRx_SetConfig>
      break;
 800a718:	e02b      	b.n	800a772 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800a71a:	687b      	ldr	r3, [r7, #4]
 800a71c:	6818      	ldr	r0, [r3, #0]
 800a71e:	683b      	ldr	r3, [r7, #0]
 800a720:	6859      	ldr	r1, [r3, #4]
 800a722:	683b      	ldr	r3, [r7, #0]
 800a724:	68db      	ldr	r3, [r3, #12]
 800a726:	461a      	mov	r2, r3
 800a728:	f000 fae1 	bl	800acee <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800a72c:	687b      	ldr	r3, [r7, #4]
 800a72e:	681b      	ldr	r3, [r3, #0]
 800a730:	2160      	movs	r1, #96	; 0x60
 800a732:	4618      	mov	r0, r3
 800a734:	f000 fb0b 	bl	800ad4e <TIM_ITRx_SetConfig>
      break;
 800a738:	e01b      	b.n	800a772 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a73a:	687b      	ldr	r3, [r7, #4]
 800a73c:	6818      	ldr	r0, [r3, #0]
 800a73e:	683b      	ldr	r3, [r7, #0]
 800a740:	6859      	ldr	r1, [r3, #4]
 800a742:	683b      	ldr	r3, [r7, #0]
 800a744:	68db      	ldr	r3, [r3, #12]
 800a746:	461a      	mov	r2, r3
 800a748:	f000 faa2 	bl	800ac90 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800a74c:	687b      	ldr	r3, [r7, #4]
 800a74e:	681b      	ldr	r3, [r3, #0]
 800a750:	2140      	movs	r1, #64	; 0x40
 800a752:	4618      	mov	r0, r3
 800a754:	f000 fafb 	bl	800ad4e <TIM_ITRx_SetConfig>
      break;
 800a758:	e00b      	b.n	800a772 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800a75a:	687b      	ldr	r3, [r7, #4]
 800a75c:	681a      	ldr	r2, [r3, #0]
 800a75e:	683b      	ldr	r3, [r7, #0]
 800a760:	681b      	ldr	r3, [r3, #0]
 800a762:	4619      	mov	r1, r3
 800a764:	4610      	mov	r0, r2
 800a766:	f000 faf2 	bl	800ad4e <TIM_ITRx_SetConfig>
        break;
 800a76a:	e002      	b.n	800a772 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800a76c:	bf00      	nop
 800a76e:	e000      	b.n	800a772 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800a770:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800a772:	687b      	ldr	r3, [r7, #4]
 800a774:	2201      	movs	r2, #1
 800a776:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a77a:	687b      	ldr	r3, [r7, #4]
 800a77c:	2200      	movs	r2, #0
 800a77e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a782:	2300      	movs	r3, #0
}
 800a784:	4618      	mov	r0, r3
 800a786:	3710      	adds	r7, #16
 800a788:	46bd      	mov	sp, r7
 800a78a:	bd80      	pop	{r7, pc}

0800a78c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800a78c:	b480      	push	{r7}
 800a78e:	b083      	sub	sp, #12
 800a790:	af00      	add	r7, sp, #0
 800a792:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800a794:	bf00      	nop
 800a796:	370c      	adds	r7, #12
 800a798:	46bd      	mov	sp, r7
 800a79a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a79e:	4770      	bx	lr

0800a7a0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800a7a0:	b480      	push	{r7}
 800a7a2:	b083      	sub	sp, #12
 800a7a4:	af00      	add	r7, sp, #0
 800a7a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800a7a8:	bf00      	nop
 800a7aa:	370c      	adds	r7, #12
 800a7ac:	46bd      	mov	sp, r7
 800a7ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7b2:	4770      	bx	lr

0800a7b4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800a7b4:	b480      	push	{r7}
 800a7b6:	b083      	sub	sp, #12
 800a7b8:	af00      	add	r7, sp, #0
 800a7ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800a7bc:	bf00      	nop
 800a7be:	370c      	adds	r7, #12
 800a7c0:	46bd      	mov	sp, r7
 800a7c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7c6:	4770      	bx	lr

0800a7c8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800a7c8:	b480      	push	{r7}
 800a7ca:	b083      	sub	sp, #12
 800a7cc:	af00      	add	r7, sp, #0
 800a7ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800a7d0:	bf00      	nop
 800a7d2:	370c      	adds	r7, #12
 800a7d4:	46bd      	mov	sp, r7
 800a7d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7da:	4770      	bx	lr

0800a7dc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800a7dc:	b480      	push	{r7}
 800a7de:	b083      	sub	sp, #12
 800a7e0:	af00      	add	r7, sp, #0
 800a7e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800a7e4:	bf00      	nop
 800a7e6:	370c      	adds	r7, #12
 800a7e8:	46bd      	mov	sp, r7
 800a7ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7ee:	4770      	bx	lr

0800a7f0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800a7f0:	b480      	push	{r7}
 800a7f2:	b085      	sub	sp, #20
 800a7f4:	af00      	add	r7, sp, #0
 800a7f6:	6078      	str	r0, [r7, #4]
 800a7f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a7fa:	687b      	ldr	r3, [r7, #4]
 800a7fc:	681b      	ldr	r3, [r3, #0]
 800a7fe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a800:	687b      	ldr	r3, [r7, #4]
 800a802:	4a40      	ldr	r2, [pc, #256]	; (800a904 <TIM_Base_SetConfig+0x114>)
 800a804:	4293      	cmp	r3, r2
 800a806:	d013      	beq.n	800a830 <TIM_Base_SetConfig+0x40>
 800a808:	687b      	ldr	r3, [r7, #4]
 800a80a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a80e:	d00f      	beq.n	800a830 <TIM_Base_SetConfig+0x40>
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	4a3d      	ldr	r2, [pc, #244]	; (800a908 <TIM_Base_SetConfig+0x118>)
 800a814:	4293      	cmp	r3, r2
 800a816:	d00b      	beq.n	800a830 <TIM_Base_SetConfig+0x40>
 800a818:	687b      	ldr	r3, [r7, #4]
 800a81a:	4a3c      	ldr	r2, [pc, #240]	; (800a90c <TIM_Base_SetConfig+0x11c>)
 800a81c:	4293      	cmp	r3, r2
 800a81e:	d007      	beq.n	800a830 <TIM_Base_SetConfig+0x40>
 800a820:	687b      	ldr	r3, [r7, #4]
 800a822:	4a3b      	ldr	r2, [pc, #236]	; (800a910 <TIM_Base_SetConfig+0x120>)
 800a824:	4293      	cmp	r3, r2
 800a826:	d003      	beq.n	800a830 <TIM_Base_SetConfig+0x40>
 800a828:	687b      	ldr	r3, [r7, #4]
 800a82a:	4a3a      	ldr	r2, [pc, #232]	; (800a914 <TIM_Base_SetConfig+0x124>)
 800a82c:	4293      	cmp	r3, r2
 800a82e:	d108      	bne.n	800a842 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a830:	68fb      	ldr	r3, [r7, #12]
 800a832:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a836:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a838:	683b      	ldr	r3, [r7, #0]
 800a83a:	685b      	ldr	r3, [r3, #4]
 800a83c:	68fa      	ldr	r2, [r7, #12]
 800a83e:	4313      	orrs	r3, r2
 800a840:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a842:	687b      	ldr	r3, [r7, #4]
 800a844:	4a2f      	ldr	r2, [pc, #188]	; (800a904 <TIM_Base_SetConfig+0x114>)
 800a846:	4293      	cmp	r3, r2
 800a848:	d02b      	beq.n	800a8a2 <TIM_Base_SetConfig+0xb2>
 800a84a:	687b      	ldr	r3, [r7, #4]
 800a84c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a850:	d027      	beq.n	800a8a2 <TIM_Base_SetConfig+0xb2>
 800a852:	687b      	ldr	r3, [r7, #4]
 800a854:	4a2c      	ldr	r2, [pc, #176]	; (800a908 <TIM_Base_SetConfig+0x118>)
 800a856:	4293      	cmp	r3, r2
 800a858:	d023      	beq.n	800a8a2 <TIM_Base_SetConfig+0xb2>
 800a85a:	687b      	ldr	r3, [r7, #4]
 800a85c:	4a2b      	ldr	r2, [pc, #172]	; (800a90c <TIM_Base_SetConfig+0x11c>)
 800a85e:	4293      	cmp	r3, r2
 800a860:	d01f      	beq.n	800a8a2 <TIM_Base_SetConfig+0xb2>
 800a862:	687b      	ldr	r3, [r7, #4]
 800a864:	4a2a      	ldr	r2, [pc, #168]	; (800a910 <TIM_Base_SetConfig+0x120>)
 800a866:	4293      	cmp	r3, r2
 800a868:	d01b      	beq.n	800a8a2 <TIM_Base_SetConfig+0xb2>
 800a86a:	687b      	ldr	r3, [r7, #4]
 800a86c:	4a29      	ldr	r2, [pc, #164]	; (800a914 <TIM_Base_SetConfig+0x124>)
 800a86e:	4293      	cmp	r3, r2
 800a870:	d017      	beq.n	800a8a2 <TIM_Base_SetConfig+0xb2>
 800a872:	687b      	ldr	r3, [r7, #4]
 800a874:	4a28      	ldr	r2, [pc, #160]	; (800a918 <TIM_Base_SetConfig+0x128>)
 800a876:	4293      	cmp	r3, r2
 800a878:	d013      	beq.n	800a8a2 <TIM_Base_SetConfig+0xb2>
 800a87a:	687b      	ldr	r3, [r7, #4]
 800a87c:	4a27      	ldr	r2, [pc, #156]	; (800a91c <TIM_Base_SetConfig+0x12c>)
 800a87e:	4293      	cmp	r3, r2
 800a880:	d00f      	beq.n	800a8a2 <TIM_Base_SetConfig+0xb2>
 800a882:	687b      	ldr	r3, [r7, #4]
 800a884:	4a26      	ldr	r2, [pc, #152]	; (800a920 <TIM_Base_SetConfig+0x130>)
 800a886:	4293      	cmp	r3, r2
 800a888:	d00b      	beq.n	800a8a2 <TIM_Base_SetConfig+0xb2>
 800a88a:	687b      	ldr	r3, [r7, #4]
 800a88c:	4a25      	ldr	r2, [pc, #148]	; (800a924 <TIM_Base_SetConfig+0x134>)
 800a88e:	4293      	cmp	r3, r2
 800a890:	d007      	beq.n	800a8a2 <TIM_Base_SetConfig+0xb2>
 800a892:	687b      	ldr	r3, [r7, #4]
 800a894:	4a24      	ldr	r2, [pc, #144]	; (800a928 <TIM_Base_SetConfig+0x138>)
 800a896:	4293      	cmp	r3, r2
 800a898:	d003      	beq.n	800a8a2 <TIM_Base_SetConfig+0xb2>
 800a89a:	687b      	ldr	r3, [r7, #4]
 800a89c:	4a23      	ldr	r2, [pc, #140]	; (800a92c <TIM_Base_SetConfig+0x13c>)
 800a89e:	4293      	cmp	r3, r2
 800a8a0:	d108      	bne.n	800a8b4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a8a2:	68fb      	ldr	r3, [r7, #12]
 800a8a4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a8a8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a8aa:	683b      	ldr	r3, [r7, #0]
 800a8ac:	68db      	ldr	r3, [r3, #12]
 800a8ae:	68fa      	ldr	r2, [r7, #12]
 800a8b0:	4313      	orrs	r3, r2
 800a8b2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a8b4:	68fb      	ldr	r3, [r7, #12]
 800a8b6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800a8ba:	683b      	ldr	r3, [r7, #0]
 800a8bc:	695b      	ldr	r3, [r3, #20]
 800a8be:	4313      	orrs	r3, r2
 800a8c0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800a8c2:	687b      	ldr	r3, [r7, #4]
 800a8c4:	68fa      	ldr	r2, [r7, #12]
 800a8c6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a8c8:	683b      	ldr	r3, [r7, #0]
 800a8ca:	689a      	ldr	r2, [r3, #8]
 800a8cc:	687b      	ldr	r3, [r7, #4]
 800a8ce:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a8d0:	683b      	ldr	r3, [r7, #0]
 800a8d2:	681a      	ldr	r2, [r3, #0]
 800a8d4:	687b      	ldr	r3, [r7, #4]
 800a8d6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a8d8:	687b      	ldr	r3, [r7, #4]
 800a8da:	4a0a      	ldr	r2, [pc, #40]	; (800a904 <TIM_Base_SetConfig+0x114>)
 800a8dc:	4293      	cmp	r3, r2
 800a8de:	d003      	beq.n	800a8e8 <TIM_Base_SetConfig+0xf8>
 800a8e0:	687b      	ldr	r3, [r7, #4]
 800a8e2:	4a0c      	ldr	r2, [pc, #48]	; (800a914 <TIM_Base_SetConfig+0x124>)
 800a8e4:	4293      	cmp	r3, r2
 800a8e6:	d103      	bne.n	800a8f0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a8e8:	683b      	ldr	r3, [r7, #0]
 800a8ea:	691a      	ldr	r2, [r3, #16]
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a8f0:	687b      	ldr	r3, [r7, #4]
 800a8f2:	2201      	movs	r2, #1
 800a8f4:	615a      	str	r2, [r3, #20]
}
 800a8f6:	bf00      	nop
 800a8f8:	3714      	adds	r7, #20
 800a8fa:	46bd      	mov	sp, r7
 800a8fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a900:	4770      	bx	lr
 800a902:	bf00      	nop
 800a904:	40010000 	.word	0x40010000
 800a908:	40000400 	.word	0x40000400
 800a90c:	40000800 	.word	0x40000800
 800a910:	40000c00 	.word	0x40000c00
 800a914:	40010400 	.word	0x40010400
 800a918:	40014000 	.word	0x40014000
 800a91c:	40014400 	.word	0x40014400
 800a920:	40014800 	.word	0x40014800
 800a924:	40001800 	.word	0x40001800
 800a928:	40001c00 	.word	0x40001c00
 800a92c:	40002000 	.word	0x40002000

0800a930 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a930:	b480      	push	{r7}
 800a932:	b087      	sub	sp, #28
 800a934:	af00      	add	r7, sp, #0
 800a936:	6078      	str	r0, [r7, #4]
 800a938:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a93a:	687b      	ldr	r3, [r7, #4]
 800a93c:	6a1b      	ldr	r3, [r3, #32]
 800a93e:	f023 0201 	bic.w	r2, r3, #1
 800a942:	687b      	ldr	r3, [r7, #4]
 800a944:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a946:	687b      	ldr	r3, [r7, #4]
 800a948:	6a1b      	ldr	r3, [r3, #32]
 800a94a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a94c:	687b      	ldr	r3, [r7, #4]
 800a94e:	685b      	ldr	r3, [r3, #4]
 800a950:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a952:	687b      	ldr	r3, [r7, #4]
 800a954:	699b      	ldr	r3, [r3, #24]
 800a956:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800a958:	68fb      	ldr	r3, [r7, #12]
 800a95a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a95e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800a960:	68fb      	ldr	r3, [r7, #12]
 800a962:	f023 0303 	bic.w	r3, r3, #3
 800a966:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a968:	683b      	ldr	r3, [r7, #0]
 800a96a:	681b      	ldr	r3, [r3, #0]
 800a96c:	68fa      	ldr	r2, [r7, #12]
 800a96e:	4313      	orrs	r3, r2
 800a970:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800a972:	697b      	ldr	r3, [r7, #20]
 800a974:	f023 0302 	bic.w	r3, r3, #2
 800a978:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800a97a:	683b      	ldr	r3, [r7, #0]
 800a97c:	689b      	ldr	r3, [r3, #8]
 800a97e:	697a      	ldr	r2, [r7, #20]
 800a980:	4313      	orrs	r3, r2
 800a982:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800a984:	687b      	ldr	r3, [r7, #4]
 800a986:	4a20      	ldr	r2, [pc, #128]	; (800aa08 <TIM_OC1_SetConfig+0xd8>)
 800a988:	4293      	cmp	r3, r2
 800a98a:	d003      	beq.n	800a994 <TIM_OC1_SetConfig+0x64>
 800a98c:	687b      	ldr	r3, [r7, #4]
 800a98e:	4a1f      	ldr	r2, [pc, #124]	; (800aa0c <TIM_OC1_SetConfig+0xdc>)
 800a990:	4293      	cmp	r3, r2
 800a992:	d10c      	bne.n	800a9ae <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800a994:	697b      	ldr	r3, [r7, #20]
 800a996:	f023 0308 	bic.w	r3, r3, #8
 800a99a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800a99c:	683b      	ldr	r3, [r7, #0]
 800a99e:	68db      	ldr	r3, [r3, #12]
 800a9a0:	697a      	ldr	r2, [r7, #20]
 800a9a2:	4313      	orrs	r3, r2
 800a9a4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800a9a6:	697b      	ldr	r3, [r7, #20]
 800a9a8:	f023 0304 	bic.w	r3, r3, #4
 800a9ac:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a9ae:	687b      	ldr	r3, [r7, #4]
 800a9b0:	4a15      	ldr	r2, [pc, #84]	; (800aa08 <TIM_OC1_SetConfig+0xd8>)
 800a9b2:	4293      	cmp	r3, r2
 800a9b4:	d003      	beq.n	800a9be <TIM_OC1_SetConfig+0x8e>
 800a9b6:	687b      	ldr	r3, [r7, #4]
 800a9b8:	4a14      	ldr	r2, [pc, #80]	; (800aa0c <TIM_OC1_SetConfig+0xdc>)
 800a9ba:	4293      	cmp	r3, r2
 800a9bc:	d111      	bne.n	800a9e2 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800a9be:	693b      	ldr	r3, [r7, #16]
 800a9c0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a9c4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800a9c6:	693b      	ldr	r3, [r7, #16]
 800a9c8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800a9cc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800a9ce:	683b      	ldr	r3, [r7, #0]
 800a9d0:	695b      	ldr	r3, [r3, #20]
 800a9d2:	693a      	ldr	r2, [r7, #16]
 800a9d4:	4313      	orrs	r3, r2
 800a9d6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800a9d8:	683b      	ldr	r3, [r7, #0]
 800a9da:	699b      	ldr	r3, [r3, #24]
 800a9dc:	693a      	ldr	r2, [r7, #16]
 800a9de:	4313      	orrs	r3, r2
 800a9e0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a9e2:	687b      	ldr	r3, [r7, #4]
 800a9e4:	693a      	ldr	r2, [r7, #16]
 800a9e6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a9e8:	687b      	ldr	r3, [r7, #4]
 800a9ea:	68fa      	ldr	r2, [r7, #12]
 800a9ec:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800a9ee:	683b      	ldr	r3, [r7, #0]
 800a9f0:	685a      	ldr	r2, [r3, #4]
 800a9f2:	687b      	ldr	r3, [r7, #4]
 800a9f4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a9f6:	687b      	ldr	r3, [r7, #4]
 800a9f8:	697a      	ldr	r2, [r7, #20]
 800a9fa:	621a      	str	r2, [r3, #32]
}
 800a9fc:	bf00      	nop
 800a9fe:	371c      	adds	r7, #28
 800aa00:	46bd      	mov	sp, r7
 800aa02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa06:	4770      	bx	lr
 800aa08:	40010000 	.word	0x40010000
 800aa0c:	40010400 	.word	0x40010400

0800aa10 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800aa10:	b480      	push	{r7}
 800aa12:	b087      	sub	sp, #28
 800aa14:	af00      	add	r7, sp, #0
 800aa16:	6078      	str	r0, [r7, #4]
 800aa18:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800aa1a:	687b      	ldr	r3, [r7, #4]
 800aa1c:	6a1b      	ldr	r3, [r3, #32]
 800aa1e:	f023 0210 	bic.w	r2, r3, #16
 800aa22:	687b      	ldr	r3, [r7, #4]
 800aa24:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800aa26:	687b      	ldr	r3, [r7, #4]
 800aa28:	6a1b      	ldr	r3, [r3, #32]
 800aa2a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800aa2c:	687b      	ldr	r3, [r7, #4]
 800aa2e:	685b      	ldr	r3, [r3, #4]
 800aa30:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800aa32:	687b      	ldr	r3, [r7, #4]
 800aa34:	699b      	ldr	r3, [r3, #24]
 800aa36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800aa38:	68fb      	ldr	r3, [r7, #12]
 800aa3a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800aa3e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800aa40:	68fb      	ldr	r3, [r7, #12]
 800aa42:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800aa46:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800aa48:	683b      	ldr	r3, [r7, #0]
 800aa4a:	681b      	ldr	r3, [r3, #0]
 800aa4c:	021b      	lsls	r3, r3, #8
 800aa4e:	68fa      	ldr	r2, [r7, #12]
 800aa50:	4313      	orrs	r3, r2
 800aa52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800aa54:	697b      	ldr	r3, [r7, #20]
 800aa56:	f023 0320 	bic.w	r3, r3, #32
 800aa5a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800aa5c:	683b      	ldr	r3, [r7, #0]
 800aa5e:	689b      	ldr	r3, [r3, #8]
 800aa60:	011b      	lsls	r3, r3, #4
 800aa62:	697a      	ldr	r2, [r7, #20]
 800aa64:	4313      	orrs	r3, r2
 800aa66:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800aa68:	687b      	ldr	r3, [r7, #4]
 800aa6a:	4a22      	ldr	r2, [pc, #136]	; (800aaf4 <TIM_OC2_SetConfig+0xe4>)
 800aa6c:	4293      	cmp	r3, r2
 800aa6e:	d003      	beq.n	800aa78 <TIM_OC2_SetConfig+0x68>
 800aa70:	687b      	ldr	r3, [r7, #4]
 800aa72:	4a21      	ldr	r2, [pc, #132]	; (800aaf8 <TIM_OC2_SetConfig+0xe8>)
 800aa74:	4293      	cmp	r3, r2
 800aa76:	d10d      	bne.n	800aa94 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800aa78:	697b      	ldr	r3, [r7, #20]
 800aa7a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800aa7e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800aa80:	683b      	ldr	r3, [r7, #0]
 800aa82:	68db      	ldr	r3, [r3, #12]
 800aa84:	011b      	lsls	r3, r3, #4
 800aa86:	697a      	ldr	r2, [r7, #20]
 800aa88:	4313      	orrs	r3, r2
 800aa8a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800aa8c:	697b      	ldr	r3, [r7, #20]
 800aa8e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800aa92:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800aa94:	687b      	ldr	r3, [r7, #4]
 800aa96:	4a17      	ldr	r2, [pc, #92]	; (800aaf4 <TIM_OC2_SetConfig+0xe4>)
 800aa98:	4293      	cmp	r3, r2
 800aa9a:	d003      	beq.n	800aaa4 <TIM_OC2_SetConfig+0x94>
 800aa9c:	687b      	ldr	r3, [r7, #4]
 800aa9e:	4a16      	ldr	r2, [pc, #88]	; (800aaf8 <TIM_OC2_SetConfig+0xe8>)
 800aaa0:	4293      	cmp	r3, r2
 800aaa2:	d113      	bne.n	800aacc <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800aaa4:	693b      	ldr	r3, [r7, #16]
 800aaa6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800aaaa:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800aaac:	693b      	ldr	r3, [r7, #16]
 800aaae:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800aab2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800aab4:	683b      	ldr	r3, [r7, #0]
 800aab6:	695b      	ldr	r3, [r3, #20]
 800aab8:	009b      	lsls	r3, r3, #2
 800aaba:	693a      	ldr	r2, [r7, #16]
 800aabc:	4313      	orrs	r3, r2
 800aabe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800aac0:	683b      	ldr	r3, [r7, #0]
 800aac2:	699b      	ldr	r3, [r3, #24]
 800aac4:	009b      	lsls	r3, r3, #2
 800aac6:	693a      	ldr	r2, [r7, #16]
 800aac8:	4313      	orrs	r3, r2
 800aaca:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800aacc:	687b      	ldr	r3, [r7, #4]
 800aace:	693a      	ldr	r2, [r7, #16]
 800aad0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800aad2:	687b      	ldr	r3, [r7, #4]
 800aad4:	68fa      	ldr	r2, [r7, #12]
 800aad6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800aad8:	683b      	ldr	r3, [r7, #0]
 800aada:	685a      	ldr	r2, [r3, #4]
 800aadc:	687b      	ldr	r3, [r7, #4]
 800aade:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800aae0:	687b      	ldr	r3, [r7, #4]
 800aae2:	697a      	ldr	r2, [r7, #20]
 800aae4:	621a      	str	r2, [r3, #32]
}
 800aae6:	bf00      	nop
 800aae8:	371c      	adds	r7, #28
 800aaea:	46bd      	mov	sp, r7
 800aaec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaf0:	4770      	bx	lr
 800aaf2:	bf00      	nop
 800aaf4:	40010000 	.word	0x40010000
 800aaf8:	40010400 	.word	0x40010400

0800aafc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800aafc:	b480      	push	{r7}
 800aafe:	b087      	sub	sp, #28
 800ab00:	af00      	add	r7, sp, #0
 800ab02:	6078      	str	r0, [r7, #4]
 800ab04:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800ab06:	687b      	ldr	r3, [r7, #4]
 800ab08:	6a1b      	ldr	r3, [r3, #32]
 800ab0a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800ab0e:	687b      	ldr	r3, [r7, #4]
 800ab10:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ab12:	687b      	ldr	r3, [r7, #4]
 800ab14:	6a1b      	ldr	r3, [r3, #32]
 800ab16:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ab18:	687b      	ldr	r3, [r7, #4]
 800ab1a:	685b      	ldr	r3, [r3, #4]
 800ab1c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800ab1e:	687b      	ldr	r3, [r7, #4]
 800ab20:	69db      	ldr	r3, [r3, #28]
 800ab22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800ab24:	68fb      	ldr	r3, [r7, #12]
 800ab26:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ab2a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800ab2c:	68fb      	ldr	r3, [r7, #12]
 800ab2e:	f023 0303 	bic.w	r3, r3, #3
 800ab32:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ab34:	683b      	ldr	r3, [r7, #0]
 800ab36:	681b      	ldr	r3, [r3, #0]
 800ab38:	68fa      	ldr	r2, [r7, #12]
 800ab3a:	4313      	orrs	r3, r2
 800ab3c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800ab3e:	697b      	ldr	r3, [r7, #20]
 800ab40:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800ab44:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800ab46:	683b      	ldr	r3, [r7, #0]
 800ab48:	689b      	ldr	r3, [r3, #8]
 800ab4a:	021b      	lsls	r3, r3, #8
 800ab4c:	697a      	ldr	r2, [r7, #20]
 800ab4e:	4313      	orrs	r3, r2
 800ab50:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800ab52:	687b      	ldr	r3, [r7, #4]
 800ab54:	4a21      	ldr	r2, [pc, #132]	; (800abdc <TIM_OC3_SetConfig+0xe0>)
 800ab56:	4293      	cmp	r3, r2
 800ab58:	d003      	beq.n	800ab62 <TIM_OC3_SetConfig+0x66>
 800ab5a:	687b      	ldr	r3, [r7, #4]
 800ab5c:	4a20      	ldr	r2, [pc, #128]	; (800abe0 <TIM_OC3_SetConfig+0xe4>)
 800ab5e:	4293      	cmp	r3, r2
 800ab60:	d10d      	bne.n	800ab7e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800ab62:	697b      	ldr	r3, [r7, #20]
 800ab64:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800ab68:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800ab6a:	683b      	ldr	r3, [r7, #0]
 800ab6c:	68db      	ldr	r3, [r3, #12]
 800ab6e:	021b      	lsls	r3, r3, #8
 800ab70:	697a      	ldr	r2, [r7, #20]
 800ab72:	4313      	orrs	r3, r2
 800ab74:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800ab76:	697b      	ldr	r3, [r7, #20]
 800ab78:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800ab7c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ab7e:	687b      	ldr	r3, [r7, #4]
 800ab80:	4a16      	ldr	r2, [pc, #88]	; (800abdc <TIM_OC3_SetConfig+0xe0>)
 800ab82:	4293      	cmp	r3, r2
 800ab84:	d003      	beq.n	800ab8e <TIM_OC3_SetConfig+0x92>
 800ab86:	687b      	ldr	r3, [r7, #4]
 800ab88:	4a15      	ldr	r2, [pc, #84]	; (800abe0 <TIM_OC3_SetConfig+0xe4>)
 800ab8a:	4293      	cmp	r3, r2
 800ab8c:	d113      	bne.n	800abb6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800ab8e:	693b      	ldr	r3, [r7, #16]
 800ab90:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800ab94:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800ab96:	693b      	ldr	r3, [r7, #16]
 800ab98:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800ab9c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800ab9e:	683b      	ldr	r3, [r7, #0]
 800aba0:	695b      	ldr	r3, [r3, #20]
 800aba2:	011b      	lsls	r3, r3, #4
 800aba4:	693a      	ldr	r2, [r7, #16]
 800aba6:	4313      	orrs	r3, r2
 800aba8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800abaa:	683b      	ldr	r3, [r7, #0]
 800abac:	699b      	ldr	r3, [r3, #24]
 800abae:	011b      	lsls	r3, r3, #4
 800abb0:	693a      	ldr	r2, [r7, #16]
 800abb2:	4313      	orrs	r3, r2
 800abb4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800abb6:	687b      	ldr	r3, [r7, #4]
 800abb8:	693a      	ldr	r2, [r7, #16]
 800abba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800abbc:	687b      	ldr	r3, [r7, #4]
 800abbe:	68fa      	ldr	r2, [r7, #12]
 800abc0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800abc2:	683b      	ldr	r3, [r7, #0]
 800abc4:	685a      	ldr	r2, [r3, #4]
 800abc6:	687b      	ldr	r3, [r7, #4]
 800abc8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800abca:	687b      	ldr	r3, [r7, #4]
 800abcc:	697a      	ldr	r2, [r7, #20]
 800abce:	621a      	str	r2, [r3, #32]
}
 800abd0:	bf00      	nop
 800abd2:	371c      	adds	r7, #28
 800abd4:	46bd      	mov	sp, r7
 800abd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abda:	4770      	bx	lr
 800abdc:	40010000 	.word	0x40010000
 800abe0:	40010400 	.word	0x40010400

0800abe4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800abe4:	b480      	push	{r7}
 800abe6:	b087      	sub	sp, #28
 800abe8:	af00      	add	r7, sp, #0
 800abea:	6078      	str	r0, [r7, #4]
 800abec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800abee:	687b      	ldr	r3, [r7, #4]
 800abf0:	6a1b      	ldr	r3, [r3, #32]
 800abf2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800abf6:	687b      	ldr	r3, [r7, #4]
 800abf8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800abfa:	687b      	ldr	r3, [r7, #4]
 800abfc:	6a1b      	ldr	r3, [r3, #32]
 800abfe:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ac00:	687b      	ldr	r3, [r7, #4]
 800ac02:	685b      	ldr	r3, [r3, #4]
 800ac04:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800ac06:	687b      	ldr	r3, [r7, #4]
 800ac08:	69db      	ldr	r3, [r3, #28]
 800ac0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800ac0c:	68fb      	ldr	r3, [r7, #12]
 800ac0e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800ac12:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800ac14:	68fb      	ldr	r3, [r7, #12]
 800ac16:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800ac1a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800ac1c:	683b      	ldr	r3, [r7, #0]
 800ac1e:	681b      	ldr	r3, [r3, #0]
 800ac20:	021b      	lsls	r3, r3, #8
 800ac22:	68fa      	ldr	r2, [r7, #12]
 800ac24:	4313      	orrs	r3, r2
 800ac26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800ac28:	693b      	ldr	r3, [r7, #16]
 800ac2a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800ac2e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800ac30:	683b      	ldr	r3, [r7, #0]
 800ac32:	689b      	ldr	r3, [r3, #8]
 800ac34:	031b      	lsls	r3, r3, #12
 800ac36:	693a      	ldr	r2, [r7, #16]
 800ac38:	4313      	orrs	r3, r2
 800ac3a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ac3c:	687b      	ldr	r3, [r7, #4]
 800ac3e:	4a12      	ldr	r2, [pc, #72]	; (800ac88 <TIM_OC4_SetConfig+0xa4>)
 800ac40:	4293      	cmp	r3, r2
 800ac42:	d003      	beq.n	800ac4c <TIM_OC4_SetConfig+0x68>
 800ac44:	687b      	ldr	r3, [r7, #4]
 800ac46:	4a11      	ldr	r2, [pc, #68]	; (800ac8c <TIM_OC4_SetConfig+0xa8>)
 800ac48:	4293      	cmp	r3, r2
 800ac4a:	d109      	bne.n	800ac60 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800ac4c:	697b      	ldr	r3, [r7, #20]
 800ac4e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800ac52:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800ac54:	683b      	ldr	r3, [r7, #0]
 800ac56:	695b      	ldr	r3, [r3, #20]
 800ac58:	019b      	lsls	r3, r3, #6
 800ac5a:	697a      	ldr	r2, [r7, #20]
 800ac5c:	4313      	orrs	r3, r2
 800ac5e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ac60:	687b      	ldr	r3, [r7, #4]
 800ac62:	697a      	ldr	r2, [r7, #20]
 800ac64:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800ac66:	687b      	ldr	r3, [r7, #4]
 800ac68:	68fa      	ldr	r2, [r7, #12]
 800ac6a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800ac6c:	683b      	ldr	r3, [r7, #0]
 800ac6e:	685a      	ldr	r2, [r3, #4]
 800ac70:	687b      	ldr	r3, [r7, #4]
 800ac72:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ac74:	687b      	ldr	r3, [r7, #4]
 800ac76:	693a      	ldr	r2, [r7, #16]
 800ac78:	621a      	str	r2, [r3, #32]
}
 800ac7a:	bf00      	nop
 800ac7c:	371c      	adds	r7, #28
 800ac7e:	46bd      	mov	sp, r7
 800ac80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac84:	4770      	bx	lr
 800ac86:	bf00      	nop
 800ac88:	40010000 	.word	0x40010000
 800ac8c:	40010400 	.word	0x40010400

0800ac90 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800ac90:	b480      	push	{r7}
 800ac92:	b087      	sub	sp, #28
 800ac94:	af00      	add	r7, sp, #0
 800ac96:	60f8      	str	r0, [r7, #12]
 800ac98:	60b9      	str	r1, [r7, #8]
 800ac9a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800ac9c:	68fb      	ldr	r3, [r7, #12]
 800ac9e:	6a1b      	ldr	r3, [r3, #32]
 800aca0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800aca2:	68fb      	ldr	r3, [r7, #12]
 800aca4:	6a1b      	ldr	r3, [r3, #32]
 800aca6:	f023 0201 	bic.w	r2, r3, #1
 800acaa:	68fb      	ldr	r3, [r7, #12]
 800acac:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800acae:	68fb      	ldr	r3, [r7, #12]
 800acb0:	699b      	ldr	r3, [r3, #24]
 800acb2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800acb4:	693b      	ldr	r3, [r7, #16]
 800acb6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800acba:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800acbc:	687b      	ldr	r3, [r7, #4]
 800acbe:	011b      	lsls	r3, r3, #4
 800acc0:	693a      	ldr	r2, [r7, #16]
 800acc2:	4313      	orrs	r3, r2
 800acc4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800acc6:	697b      	ldr	r3, [r7, #20]
 800acc8:	f023 030a 	bic.w	r3, r3, #10
 800accc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800acce:	697a      	ldr	r2, [r7, #20]
 800acd0:	68bb      	ldr	r3, [r7, #8]
 800acd2:	4313      	orrs	r3, r2
 800acd4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800acd6:	68fb      	ldr	r3, [r7, #12]
 800acd8:	693a      	ldr	r2, [r7, #16]
 800acda:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800acdc:	68fb      	ldr	r3, [r7, #12]
 800acde:	697a      	ldr	r2, [r7, #20]
 800ace0:	621a      	str	r2, [r3, #32]
}
 800ace2:	bf00      	nop
 800ace4:	371c      	adds	r7, #28
 800ace6:	46bd      	mov	sp, r7
 800ace8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acec:	4770      	bx	lr

0800acee <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800acee:	b480      	push	{r7}
 800acf0:	b087      	sub	sp, #28
 800acf2:	af00      	add	r7, sp, #0
 800acf4:	60f8      	str	r0, [r7, #12]
 800acf6:	60b9      	str	r1, [r7, #8]
 800acf8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800acfa:	68fb      	ldr	r3, [r7, #12]
 800acfc:	6a1b      	ldr	r3, [r3, #32]
 800acfe:	f023 0210 	bic.w	r2, r3, #16
 800ad02:	68fb      	ldr	r3, [r7, #12]
 800ad04:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800ad06:	68fb      	ldr	r3, [r7, #12]
 800ad08:	699b      	ldr	r3, [r3, #24]
 800ad0a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800ad0c:	68fb      	ldr	r3, [r7, #12]
 800ad0e:	6a1b      	ldr	r3, [r3, #32]
 800ad10:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800ad12:	697b      	ldr	r3, [r7, #20]
 800ad14:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800ad18:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800ad1a:	687b      	ldr	r3, [r7, #4]
 800ad1c:	031b      	lsls	r3, r3, #12
 800ad1e:	697a      	ldr	r2, [r7, #20]
 800ad20:	4313      	orrs	r3, r2
 800ad22:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800ad24:	693b      	ldr	r3, [r7, #16]
 800ad26:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800ad2a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800ad2c:	68bb      	ldr	r3, [r7, #8]
 800ad2e:	011b      	lsls	r3, r3, #4
 800ad30:	693a      	ldr	r2, [r7, #16]
 800ad32:	4313      	orrs	r3, r2
 800ad34:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800ad36:	68fb      	ldr	r3, [r7, #12]
 800ad38:	697a      	ldr	r2, [r7, #20]
 800ad3a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800ad3c:	68fb      	ldr	r3, [r7, #12]
 800ad3e:	693a      	ldr	r2, [r7, #16]
 800ad40:	621a      	str	r2, [r3, #32]
}
 800ad42:	bf00      	nop
 800ad44:	371c      	adds	r7, #28
 800ad46:	46bd      	mov	sp, r7
 800ad48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad4c:	4770      	bx	lr

0800ad4e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800ad4e:	b480      	push	{r7}
 800ad50:	b085      	sub	sp, #20
 800ad52:	af00      	add	r7, sp, #0
 800ad54:	6078      	str	r0, [r7, #4]
 800ad56:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800ad58:	687b      	ldr	r3, [r7, #4]
 800ad5a:	689b      	ldr	r3, [r3, #8]
 800ad5c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800ad5e:	68fb      	ldr	r3, [r7, #12]
 800ad60:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ad64:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800ad66:	683a      	ldr	r2, [r7, #0]
 800ad68:	68fb      	ldr	r3, [r7, #12]
 800ad6a:	4313      	orrs	r3, r2
 800ad6c:	f043 0307 	orr.w	r3, r3, #7
 800ad70:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800ad72:	687b      	ldr	r3, [r7, #4]
 800ad74:	68fa      	ldr	r2, [r7, #12]
 800ad76:	609a      	str	r2, [r3, #8]
}
 800ad78:	bf00      	nop
 800ad7a:	3714      	adds	r7, #20
 800ad7c:	46bd      	mov	sp, r7
 800ad7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad82:	4770      	bx	lr

0800ad84 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800ad84:	b480      	push	{r7}
 800ad86:	b087      	sub	sp, #28
 800ad88:	af00      	add	r7, sp, #0
 800ad8a:	60f8      	str	r0, [r7, #12]
 800ad8c:	60b9      	str	r1, [r7, #8]
 800ad8e:	607a      	str	r2, [r7, #4]
 800ad90:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800ad92:	68fb      	ldr	r3, [r7, #12]
 800ad94:	689b      	ldr	r3, [r3, #8]
 800ad96:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800ad98:	697b      	ldr	r3, [r7, #20]
 800ad9a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800ad9e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800ada0:	683b      	ldr	r3, [r7, #0]
 800ada2:	021a      	lsls	r2, r3, #8
 800ada4:	687b      	ldr	r3, [r7, #4]
 800ada6:	431a      	orrs	r2, r3
 800ada8:	68bb      	ldr	r3, [r7, #8]
 800adaa:	4313      	orrs	r3, r2
 800adac:	697a      	ldr	r2, [r7, #20]
 800adae:	4313      	orrs	r3, r2
 800adb0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800adb2:	68fb      	ldr	r3, [r7, #12]
 800adb4:	697a      	ldr	r2, [r7, #20]
 800adb6:	609a      	str	r2, [r3, #8]
}
 800adb8:	bf00      	nop
 800adba:	371c      	adds	r7, #28
 800adbc:	46bd      	mov	sp, r7
 800adbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adc2:	4770      	bx	lr

0800adc4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800adc4:	b480      	push	{r7}
 800adc6:	b087      	sub	sp, #28
 800adc8:	af00      	add	r7, sp, #0
 800adca:	60f8      	str	r0, [r7, #12]
 800adcc:	60b9      	str	r1, [r7, #8]
 800adce:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800add0:	68bb      	ldr	r3, [r7, #8]
 800add2:	f003 031f 	and.w	r3, r3, #31
 800add6:	2201      	movs	r2, #1
 800add8:	fa02 f303 	lsl.w	r3, r2, r3
 800addc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800adde:	68fb      	ldr	r3, [r7, #12]
 800ade0:	6a1a      	ldr	r2, [r3, #32]
 800ade2:	697b      	ldr	r3, [r7, #20]
 800ade4:	43db      	mvns	r3, r3
 800ade6:	401a      	ands	r2, r3
 800ade8:	68fb      	ldr	r3, [r7, #12]
 800adea:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800adec:	68fb      	ldr	r3, [r7, #12]
 800adee:	6a1a      	ldr	r2, [r3, #32]
 800adf0:	68bb      	ldr	r3, [r7, #8]
 800adf2:	f003 031f 	and.w	r3, r3, #31
 800adf6:	6879      	ldr	r1, [r7, #4]
 800adf8:	fa01 f303 	lsl.w	r3, r1, r3
 800adfc:	431a      	orrs	r2, r3
 800adfe:	68fb      	ldr	r3, [r7, #12]
 800ae00:	621a      	str	r2, [r3, #32]
}
 800ae02:	bf00      	nop
 800ae04:	371c      	adds	r7, #28
 800ae06:	46bd      	mov	sp, r7
 800ae08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae0c:	4770      	bx	lr
	...

0800ae10 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800ae10:	b480      	push	{r7}
 800ae12:	b085      	sub	sp, #20
 800ae14:	af00      	add	r7, sp, #0
 800ae16:	6078      	str	r0, [r7, #4]
 800ae18:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800ae1a:	687b      	ldr	r3, [r7, #4]
 800ae1c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ae20:	2b01      	cmp	r3, #1
 800ae22:	d101      	bne.n	800ae28 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800ae24:	2302      	movs	r3, #2
 800ae26:	e05a      	b.n	800aede <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800ae28:	687b      	ldr	r3, [r7, #4]
 800ae2a:	2201      	movs	r2, #1
 800ae2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ae30:	687b      	ldr	r3, [r7, #4]
 800ae32:	2202      	movs	r2, #2
 800ae34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800ae38:	687b      	ldr	r3, [r7, #4]
 800ae3a:	681b      	ldr	r3, [r3, #0]
 800ae3c:	685b      	ldr	r3, [r3, #4]
 800ae3e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800ae40:	687b      	ldr	r3, [r7, #4]
 800ae42:	681b      	ldr	r3, [r3, #0]
 800ae44:	689b      	ldr	r3, [r3, #8]
 800ae46:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800ae48:	68fb      	ldr	r3, [r7, #12]
 800ae4a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ae4e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800ae50:	683b      	ldr	r3, [r7, #0]
 800ae52:	681b      	ldr	r3, [r3, #0]
 800ae54:	68fa      	ldr	r2, [r7, #12]
 800ae56:	4313      	orrs	r3, r2
 800ae58:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800ae5a:	687b      	ldr	r3, [r7, #4]
 800ae5c:	681b      	ldr	r3, [r3, #0]
 800ae5e:	68fa      	ldr	r2, [r7, #12]
 800ae60:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ae62:	687b      	ldr	r3, [r7, #4]
 800ae64:	681b      	ldr	r3, [r3, #0]
 800ae66:	4a21      	ldr	r2, [pc, #132]	; (800aeec <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800ae68:	4293      	cmp	r3, r2
 800ae6a:	d022      	beq.n	800aeb2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ae6c:	687b      	ldr	r3, [r7, #4]
 800ae6e:	681b      	ldr	r3, [r3, #0]
 800ae70:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ae74:	d01d      	beq.n	800aeb2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ae76:	687b      	ldr	r3, [r7, #4]
 800ae78:	681b      	ldr	r3, [r3, #0]
 800ae7a:	4a1d      	ldr	r2, [pc, #116]	; (800aef0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800ae7c:	4293      	cmp	r3, r2
 800ae7e:	d018      	beq.n	800aeb2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ae80:	687b      	ldr	r3, [r7, #4]
 800ae82:	681b      	ldr	r3, [r3, #0]
 800ae84:	4a1b      	ldr	r2, [pc, #108]	; (800aef4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800ae86:	4293      	cmp	r3, r2
 800ae88:	d013      	beq.n	800aeb2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ae8a:	687b      	ldr	r3, [r7, #4]
 800ae8c:	681b      	ldr	r3, [r3, #0]
 800ae8e:	4a1a      	ldr	r2, [pc, #104]	; (800aef8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800ae90:	4293      	cmp	r3, r2
 800ae92:	d00e      	beq.n	800aeb2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ae94:	687b      	ldr	r3, [r7, #4]
 800ae96:	681b      	ldr	r3, [r3, #0]
 800ae98:	4a18      	ldr	r2, [pc, #96]	; (800aefc <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800ae9a:	4293      	cmp	r3, r2
 800ae9c:	d009      	beq.n	800aeb2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ae9e:	687b      	ldr	r3, [r7, #4]
 800aea0:	681b      	ldr	r3, [r3, #0]
 800aea2:	4a17      	ldr	r2, [pc, #92]	; (800af00 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800aea4:	4293      	cmp	r3, r2
 800aea6:	d004      	beq.n	800aeb2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800aea8:	687b      	ldr	r3, [r7, #4]
 800aeaa:	681b      	ldr	r3, [r3, #0]
 800aeac:	4a15      	ldr	r2, [pc, #84]	; (800af04 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800aeae:	4293      	cmp	r3, r2
 800aeb0:	d10c      	bne.n	800aecc <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800aeb2:	68bb      	ldr	r3, [r7, #8]
 800aeb4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800aeb8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800aeba:	683b      	ldr	r3, [r7, #0]
 800aebc:	685b      	ldr	r3, [r3, #4]
 800aebe:	68ba      	ldr	r2, [r7, #8]
 800aec0:	4313      	orrs	r3, r2
 800aec2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800aec4:	687b      	ldr	r3, [r7, #4]
 800aec6:	681b      	ldr	r3, [r3, #0]
 800aec8:	68ba      	ldr	r2, [r7, #8]
 800aeca:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800aecc:	687b      	ldr	r3, [r7, #4]
 800aece:	2201      	movs	r2, #1
 800aed0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800aed4:	687b      	ldr	r3, [r7, #4]
 800aed6:	2200      	movs	r2, #0
 800aed8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800aedc:	2300      	movs	r3, #0
}
 800aede:	4618      	mov	r0, r3
 800aee0:	3714      	adds	r7, #20
 800aee2:	46bd      	mov	sp, r7
 800aee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aee8:	4770      	bx	lr
 800aeea:	bf00      	nop
 800aeec:	40010000 	.word	0x40010000
 800aef0:	40000400 	.word	0x40000400
 800aef4:	40000800 	.word	0x40000800
 800aef8:	40000c00 	.word	0x40000c00
 800aefc:	40010400 	.word	0x40010400
 800af00:	40014000 	.word	0x40014000
 800af04:	40001800 	.word	0x40001800

0800af08 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800af08:	b480      	push	{r7}
 800af0a:	b085      	sub	sp, #20
 800af0c:	af00      	add	r7, sp, #0
 800af0e:	6078      	str	r0, [r7, #4]
 800af10:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800af12:	2300      	movs	r3, #0
 800af14:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800af16:	687b      	ldr	r3, [r7, #4]
 800af18:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800af1c:	2b01      	cmp	r3, #1
 800af1e:	d101      	bne.n	800af24 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800af20:	2302      	movs	r3, #2
 800af22:	e03d      	b.n	800afa0 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800af24:	687b      	ldr	r3, [r7, #4]
 800af26:	2201      	movs	r2, #1
 800af28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800af2c:	68fb      	ldr	r3, [r7, #12]
 800af2e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800af32:	683b      	ldr	r3, [r7, #0]
 800af34:	68db      	ldr	r3, [r3, #12]
 800af36:	4313      	orrs	r3, r2
 800af38:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800af3a:	68fb      	ldr	r3, [r7, #12]
 800af3c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800af40:	683b      	ldr	r3, [r7, #0]
 800af42:	689b      	ldr	r3, [r3, #8]
 800af44:	4313      	orrs	r3, r2
 800af46:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800af48:	68fb      	ldr	r3, [r7, #12]
 800af4a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800af4e:	683b      	ldr	r3, [r7, #0]
 800af50:	685b      	ldr	r3, [r3, #4]
 800af52:	4313      	orrs	r3, r2
 800af54:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800af56:	68fb      	ldr	r3, [r7, #12]
 800af58:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800af5c:	683b      	ldr	r3, [r7, #0]
 800af5e:	681b      	ldr	r3, [r3, #0]
 800af60:	4313      	orrs	r3, r2
 800af62:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800af64:	68fb      	ldr	r3, [r7, #12]
 800af66:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800af6a:	683b      	ldr	r3, [r7, #0]
 800af6c:	691b      	ldr	r3, [r3, #16]
 800af6e:	4313      	orrs	r3, r2
 800af70:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800af72:	68fb      	ldr	r3, [r7, #12]
 800af74:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800af78:	683b      	ldr	r3, [r7, #0]
 800af7a:	695b      	ldr	r3, [r3, #20]
 800af7c:	4313      	orrs	r3, r2
 800af7e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800af80:	68fb      	ldr	r3, [r7, #12]
 800af82:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800af86:	683b      	ldr	r3, [r7, #0]
 800af88:	69db      	ldr	r3, [r3, #28]
 800af8a:	4313      	orrs	r3, r2
 800af8c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800af8e:	687b      	ldr	r3, [r7, #4]
 800af90:	681b      	ldr	r3, [r3, #0]
 800af92:	68fa      	ldr	r2, [r7, #12]
 800af94:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800af96:	687b      	ldr	r3, [r7, #4]
 800af98:	2200      	movs	r2, #0
 800af9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800af9e:	2300      	movs	r3, #0
}
 800afa0:	4618      	mov	r0, r3
 800afa2:	3714      	adds	r7, #20
 800afa4:	46bd      	mov	sp, r7
 800afa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afaa:	4770      	bx	lr

0800afac <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800afac:	b480      	push	{r7}
 800afae:	b083      	sub	sp, #12
 800afb0:	af00      	add	r7, sp, #0
 800afb2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800afb4:	bf00      	nop
 800afb6:	370c      	adds	r7, #12
 800afb8:	46bd      	mov	sp, r7
 800afba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afbe:	4770      	bx	lr

0800afc0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800afc0:	b480      	push	{r7}
 800afc2:	b083      	sub	sp, #12
 800afc4:	af00      	add	r7, sp, #0
 800afc6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800afc8:	bf00      	nop
 800afca:	370c      	adds	r7, #12
 800afcc:	46bd      	mov	sp, r7
 800afce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afd2:	4770      	bx	lr

0800afd4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800afd4:	b580      	push	{r7, lr}
 800afd6:	b082      	sub	sp, #8
 800afd8:	af00      	add	r7, sp, #0
 800afda:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800afdc:	687b      	ldr	r3, [r7, #4]
 800afde:	2b00      	cmp	r3, #0
 800afe0:	d101      	bne.n	800afe6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800afe2:	2301      	movs	r3, #1
 800afe4:	e03f      	b.n	800b066 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800afe6:	687b      	ldr	r3, [r7, #4]
 800afe8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800afec:	b2db      	uxtb	r3, r3
 800afee:	2b00      	cmp	r3, #0
 800aff0:	d106      	bne.n	800b000 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800aff2:	687b      	ldr	r3, [r7, #4]
 800aff4:	2200      	movs	r2, #0
 800aff6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800affa:	6878      	ldr	r0, [r7, #4]
 800affc:	f7fb ffa4 	bl	8006f48 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800b000:	687b      	ldr	r3, [r7, #4]
 800b002:	2224      	movs	r2, #36	; 0x24
 800b004:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800b008:	687b      	ldr	r3, [r7, #4]
 800b00a:	681b      	ldr	r3, [r3, #0]
 800b00c:	68da      	ldr	r2, [r3, #12]
 800b00e:	687b      	ldr	r3, [r7, #4]
 800b010:	681b      	ldr	r3, [r3, #0]
 800b012:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800b016:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800b018:	6878      	ldr	r0, [r7, #4]
 800b01a:	f000 fc7b 	bl	800b914 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800b01e:	687b      	ldr	r3, [r7, #4]
 800b020:	681b      	ldr	r3, [r3, #0]
 800b022:	691a      	ldr	r2, [r3, #16]
 800b024:	687b      	ldr	r3, [r7, #4]
 800b026:	681b      	ldr	r3, [r3, #0]
 800b028:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800b02c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800b02e:	687b      	ldr	r3, [r7, #4]
 800b030:	681b      	ldr	r3, [r3, #0]
 800b032:	695a      	ldr	r2, [r3, #20]
 800b034:	687b      	ldr	r3, [r7, #4]
 800b036:	681b      	ldr	r3, [r3, #0]
 800b038:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800b03c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800b03e:	687b      	ldr	r3, [r7, #4]
 800b040:	681b      	ldr	r3, [r3, #0]
 800b042:	68da      	ldr	r2, [r3, #12]
 800b044:	687b      	ldr	r3, [r7, #4]
 800b046:	681b      	ldr	r3, [r3, #0]
 800b048:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800b04c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b04e:	687b      	ldr	r3, [r7, #4]
 800b050:	2200      	movs	r2, #0
 800b052:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800b054:	687b      	ldr	r3, [r7, #4]
 800b056:	2220      	movs	r2, #32
 800b058:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800b05c:	687b      	ldr	r3, [r7, #4]
 800b05e:	2220      	movs	r2, #32
 800b060:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800b064:	2300      	movs	r3, #0
}
 800b066:	4618      	mov	r0, r3
 800b068:	3708      	adds	r7, #8
 800b06a:	46bd      	mov	sp, r7
 800b06c:	bd80      	pop	{r7, pc}

0800b06e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b06e:	b580      	push	{r7, lr}
 800b070:	b08a      	sub	sp, #40	; 0x28
 800b072:	af02      	add	r7, sp, #8
 800b074:	60f8      	str	r0, [r7, #12]
 800b076:	60b9      	str	r1, [r7, #8]
 800b078:	603b      	str	r3, [r7, #0]
 800b07a:	4613      	mov	r3, r2
 800b07c:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800b07e:	2300      	movs	r3, #0
 800b080:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800b082:	68fb      	ldr	r3, [r7, #12]
 800b084:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b088:	b2db      	uxtb	r3, r3
 800b08a:	2b20      	cmp	r3, #32
 800b08c:	d17c      	bne.n	800b188 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800b08e:	68bb      	ldr	r3, [r7, #8]
 800b090:	2b00      	cmp	r3, #0
 800b092:	d002      	beq.n	800b09a <HAL_UART_Transmit+0x2c>
 800b094:	88fb      	ldrh	r3, [r7, #6]
 800b096:	2b00      	cmp	r3, #0
 800b098:	d101      	bne.n	800b09e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800b09a:	2301      	movs	r3, #1
 800b09c:	e075      	b.n	800b18a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800b09e:	68fb      	ldr	r3, [r7, #12]
 800b0a0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b0a4:	2b01      	cmp	r3, #1
 800b0a6:	d101      	bne.n	800b0ac <HAL_UART_Transmit+0x3e>
 800b0a8:	2302      	movs	r3, #2
 800b0aa:	e06e      	b.n	800b18a <HAL_UART_Transmit+0x11c>
 800b0ac:	68fb      	ldr	r3, [r7, #12]
 800b0ae:	2201      	movs	r2, #1
 800b0b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b0b4:	68fb      	ldr	r3, [r7, #12]
 800b0b6:	2200      	movs	r2, #0
 800b0b8:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800b0ba:	68fb      	ldr	r3, [r7, #12]
 800b0bc:	2221      	movs	r2, #33	; 0x21
 800b0be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800b0c2:	f7fc f845 	bl	8007150 <HAL_GetTick>
 800b0c6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800b0c8:	68fb      	ldr	r3, [r7, #12]
 800b0ca:	88fa      	ldrh	r2, [r7, #6]
 800b0cc:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800b0ce:	68fb      	ldr	r3, [r7, #12]
 800b0d0:	88fa      	ldrh	r2, [r7, #6]
 800b0d2:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b0d4:	68fb      	ldr	r3, [r7, #12]
 800b0d6:	689b      	ldr	r3, [r3, #8]
 800b0d8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b0dc:	d108      	bne.n	800b0f0 <HAL_UART_Transmit+0x82>
 800b0de:	68fb      	ldr	r3, [r7, #12]
 800b0e0:	691b      	ldr	r3, [r3, #16]
 800b0e2:	2b00      	cmp	r3, #0
 800b0e4:	d104      	bne.n	800b0f0 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800b0e6:	2300      	movs	r3, #0
 800b0e8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800b0ea:	68bb      	ldr	r3, [r7, #8]
 800b0ec:	61bb      	str	r3, [r7, #24]
 800b0ee:	e003      	b.n	800b0f8 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800b0f0:	68bb      	ldr	r3, [r7, #8]
 800b0f2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800b0f4:	2300      	movs	r3, #0
 800b0f6:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800b0f8:	68fb      	ldr	r3, [r7, #12]
 800b0fa:	2200      	movs	r2, #0
 800b0fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800b100:	e02a      	b.n	800b158 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800b102:	683b      	ldr	r3, [r7, #0]
 800b104:	9300      	str	r3, [sp, #0]
 800b106:	697b      	ldr	r3, [r7, #20]
 800b108:	2200      	movs	r2, #0
 800b10a:	2180      	movs	r1, #128	; 0x80
 800b10c:	68f8      	ldr	r0, [r7, #12]
 800b10e:	f000 fa3d 	bl	800b58c <UART_WaitOnFlagUntilTimeout>
 800b112:	4603      	mov	r3, r0
 800b114:	2b00      	cmp	r3, #0
 800b116:	d001      	beq.n	800b11c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800b118:	2303      	movs	r3, #3
 800b11a:	e036      	b.n	800b18a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800b11c:	69fb      	ldr	r3, [r7, #28]
 800b11e:	2b00      	cmp	r3, #0
 800b120:	d10b      	bne.n	800b13a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800b122:	69bb      	ldr	r3, [r7, #24]
 800b124:	881b      	ldrh	r3, [r3, #0]
 800b126:	461a      	mov	r2, r3
 800b128:	68fb      	ldr	r3, [r7, #12]
 800b12a:	681b      	ldr	r3, [r3, #0]
 800b12c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800b130:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800b132:	69bb      	ldr	r3, [r7, #24]
 800b134:	3302      	adds	r3, #2
 800b136:	61bb      	str	r3, [r7, #24]
 800b138:	e007      	b.n	800b14a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800b13a:	69fb      	ldr	r3, [r7, #28]
 800b13c:	781a      	ldrb	r2, [r3, #0]
 800b13e:	68fb      	ldr	r3, [r7, #12]
 800b140:	681b      	ldr	r3, [r3, #0]
 800b142:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800b144:	69fb      	ldr	r3, [r7, #28]
 800b146:	3301      	adds	r3, #1
 800b148:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800b14a:	68fb      	ldr	r3, [r7, #12]
 800b14c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800b14e:	b29b      	uxth	r3, r3
 800b150:	3b01      	subs	r3, #1
 800b152:	b29a      	uxth	r2, r3
 800b154:	68fb      	ldr	r3, [r7, #12]
 800b156:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800b158:	68fb      	ldr	r3, [r7, #12]
 800b15a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800b15c:	b29b      	uxth	r3, r3
 800b15e:	2b00      	cmp	r3, #0
 800b160:	d1cf      	bne.n	800b102 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800b162:	683b      	ldr	r3, [r7, #0]
 800b164:	9300      	str	r3, [sp, #0]
 800b166:	697b      	ldr	r3, [r7, #20]
 800b168:	2200      	movs	r2, #0
 800b16a:	2140      	movs	r1, #64	; 0x40
 800b16c:	68f8      	ldr	r0, [r7, #12]
 800b16e:	f000 fa0d 	bl	800b58c <UART_WaitOnFlagUntilTimeout>
 800b172:	4603      	mov	r3, r0
 800b174:	2b00      	cmp	r3, #0
 800b176:	d001      	beq.n	800b17c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800b178:	2303      	movs	r3, #3
 800b17a:	e006      	b.n	800b18a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800b17c:	68fb      	ldr	r3, [r7, #12]
 800b17e:	2220      	movs	r2, #32
 800b180:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800b184:	2300      	movs	r3, #0
 800b186:	e000      	b.n	800b18a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800b188:	2302      	movs	r3, #2
  }
}
 800b18a:	4618      	mov	r0, r3
 800b18c:	3720      	adds	r7, #32
 800b18e:	46bd      	mov	sp, r7
 800b190:	bd80      	pop	{r7, pc}

0800b192 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800b192:	b580      	push	{r7, lr}
 800b194:	b084      	sub	sp, #16
 800b196:	af00      	add	r7, sp, #0
 800b198:	60f8      	str	r0, [r7, #12]
 800b19a:	60b9      	str	r1, [r7, #8]
 800b19c:	4613      	mov	r3, r2
 800b19e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800b1a0:	68fb      	ldr	r3, [r7, #12]
 800b1a2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800b1a6:	b2db      	uxtb	r3, r3
 800b1a8:	2b20      	cmp	r3, #32
 800b1aa:	d11d      	bne.n	800b1e8 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800b1ac:	68bb      	ldr	r3, [r7, #8]
 800b1ae:	2b00      	cmp	r3, #0
 800b1b0:	d002      	beq.n	800b1b8 <HAL_UART_Receive_IT+0x26>
 800b1b2:	88fb      	ldrh	r3, [r7, #6]
 800b1b4:	2b00      	cmp	r3, #0
 800b1b6:	d101      	bne.n	800b1bc <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800b1b8:	2301      	movs	r3, #1
 800b1ba:	e016      	b.n	800b1ea <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800b1bc:	68fb      	ldr	r3, [r7, #12]
 800b1be:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b1c2:	2b01      	cmp	r3, #1
 800b1c4:	d101      	bne.n	800b1ca <HAL_UART_Receive_IT+0x38>
 800b1c6:	2302      	movs	r3, #2
 800b1c8:	e00f      	b.n	800b1ea <HAL_UART_Receive_IT+0x58>
 800b1ca:	68fb      	ldr	r3, [r7, #12]
 800b1cc:	2201      	movs	r2, #1
 800b1ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b1d2:	68fb      	ldr	r3, [r7, #12]
 800b1d4:	2200      	movs	r2, #0
 800b1d6:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_IT(huart, pData, Size));
 800b1d8:	88fb      	ldrh	r3, [r7, #6]
 800b1da:	461a      	mov	r2, r3
 800b1dc:	68b9      	ldr	r1, [r7, #8]
 800b1de:	68f8      	ldr	r0, [r7, #12]
 800b1e0:	f000 fa1e 	bl	800b620 <UART_Start_Receive_IT>
 800b1e4:	4603      	mov	r3, r0
 800b1e6:	e000      	b.n	800b1ea <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 800b1e8:	2302      	movs	r3, #2
  }
}
 800b1ea:	4618      	mov	r0, r3
 800b1ec:	3710      	adds	r7, #16
 800b1ee:	46bd      	mov	sp, r7
 800b1f0:	bd80      	pop	{r7, pc}
	...

0800b1f4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800b1f4:	b580      	push	{r7, lr}
 800b1f6:	b08a      	sub	sp, #40	; 0x28
 800b1f8:	af00      	add	r7, sp, #0
 800b1fa:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800b1fc:	687b      	ldr	r3, [r7, #4]
 800b1fe:	681b      	ldr	r3, [r3, #0]
 800b200:	681b      	ldr	r3, [r3, #0]
 800b202:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800b204:	687b      	ldr	r3, [r7, #4]
 800b206:	681b      	ldr	r3, [r3, #0]
 800b208:	68db      	ldr	r3, [r3, #12]
 800b20a:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800b20c:	687b      	ldr	r3, [r7, #4]
 800b20e:	681b      	ldr	r3, [r3, #0]
 800b210:	695b      	ldr	r3, [r3, #20]
 800b212:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 800b214:	2300      	movs	r3, #0
 800b216:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 800b218:	2300      	movs	r3, #0
 800b21a:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800b21c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b21e:	f003 030f 	and.w	r3, r3, #15
 800b222:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 800b224:	69bb      	ldr	r3, [r7, #24]
 800b226:	2b00      	cmp	r3, #0
 800b228:	d10d      	bne.n	800b246 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800b22a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b22c:	f003 0320 	and.w	r3, r3, #32
 800b230:	2b00      	cmp	r3, #0
 800b232:	d008      	beq.n	800b246 <HAL_UART_IRQHandler+0x52>
 800b234:	6a3b      	ldr	r3, [r7, #32]
 800b236:	f003 0320 	and.w	r3, r3, #32
 800b23a:	2b00      	cmp	r3, #0
 800b23c:	d003      	beq.n	800b246 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800b23e:	6878      	ldr	r0, [r7, #4]
 800b240:	f000 fad1 	bl	800b7e6 <UART_Receive_IT>
      return;
 800b244:	e17c      	b.n	800b540 <HAL_UART_IRQHandler+0x34c>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800b246:	69bb      	ldr	r3, [r7, #24]
 800b248:	2b00      	cmp	r3, #0
 800b24a:	f000 80b1 	beq.w	800b3b0 <HAL_UART_IRQHandler+0x1bc>
 800b24e:	69fb      	ldr	r3, [r7, #28]
 800b250:	f003 0301 	and.w	r3, r3, #1
 800b254:	2b00      	cmp	r3, #0
 800b256:	d105      	bne.n	800b264 <HAL_UART_IRQHandler+0x70>
 800b258:	6a3b      	ldr	r3, [r7, #32]
 800b25a:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800b25e:	2b00      	cmp	r3, #0
 800b260:	f000 80a6 	beq.w	800b3b0 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800b264:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b266:	f003 0301 	and.w	r3, r3, #1
 800b26a:	2b00      	cmp	r3, #0
 800b26c:	d00a      	beq.n	800b284 <HAL_UART_IRQHandler+0x90>
 800b26e:	6a3b      	ldr	r3, [r7, #32]
 800b270:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b274:	2b00      	cmp	r3, #0
 800b276:	d005      	beq.n	800b284 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800b278:	687b      	ldr	r3, [r7, #4]
 800b27a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b27c:	f043 0201 	orr.w	r2, r3, #1
 800b280:	687b      	ldr	r3, [r7, #4]
 800b282:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800b284:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b286:	f003 0304 	and.w	r3, r3, #4
 800b28a:	2b00      	cmp	r3, #0
 800b28c:	d00a      	beq.n	800b2a4 <HAL_UART_IRQHandler+0xb0>
 800b28e:	69fb      	ldr	r3, [r7, #28]
 800b290:	f003 0301 	and.w	r3, r3, #1
 800b294:	2b00      	cmp	r3, #0
 800b296:	d005      	beq.n	800b2a4 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800b298:	687b      	ldr	r3, [r7, #4]
 800b29a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b29c:	f043 0202 	orr.w	r2, r3, #2
 800b2a0:	687b      	ldr	r3, [r7, #4]
 800b2a2:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800b2a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b2a6:	f003 0302 	and.w	r3, r3, #2
 800b2aa:	2b00      	cmp	r3, #0
 800b2ac:	d00a      	beq.n	800b2c4 <HAL_UART_IRQHandler+0xd0>
 800b2ae:	69fb      	ldr	r3, [r7, #28]
 800b2b0:	f003 0301 	and.w	r3, r3, #1
 800b2b4:	2b00      	cmp	r3, #0
 800b2b6:	d005      	beq.n	800b2c4 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800b2b8:	687b      	ldr	r3, [r7, #4]
 800b2ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b2bc:	f043 0204 	orr.w	r2, r3, #4
 800b2c0:	687b      	ldr	r3, [r7, #4]
 800b2c2:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 800b2c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b2c6:	f003 0308 	and.w	r3, r3, #8
 800b2ca:	2b00      	cmp	r3, #0
 800b2cc:	d00f      	beq.n	800b2ee <HAL_UART_IRQHandler+0xfa>
 800b2ce:	6a3b      	ldr	r3, [r7, #32]
 800b2d0:	f003 0320 	and.w	r3, r3, #32
 800b2d4:	2b00      	cmp	r3, #0
 800b2d6:	d104      	bne.n	800b2e2 <HAL_UART_IRQHandler+0xee>
 800b2d8:	69fb      	ldr	r3, [r7, #28]
 800b2da:	f003 0301 	and.w	r3, r3, #1
 800b2de:	2b00      	cmp	r3, #0
 800b2e0:	d005      	beq.n	800b2ee <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800b2e2:	687b      	ldr	r3, [r7, #4]
 800b2e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b2e6:	f043 0208 	orr.w	r2, r3, #8
 800b2ea:	687b      	ldr	r3, [r7, #4]
 800b2ec:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800b2ee:	687b      	ldr	r3, [r7, #4]
 800b2f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b2f2:	2b00      	cmp	r3, #0
 800b2f4:	f000 811f 	beq.w	800b536 <HAL_UART_IRQHandler+0x342>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800b2f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b2fa:	f003 0320 	and.w	r3, r3, #32
 800b2fe:	2b00      	cmp	r3, #0
 800b300:	d007      	beq.n	800b312 <HAL_UART_IRQHandler+0x11e>
 800b302:	6a3b      	ldr	r3, [r7, #32]
 800b304:	f003 0320 	and.w	r3, r3, #32
 800b308:	2b00      	cmp	r3, #0
 800b30a:	d002      	beq.n	800b312 <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 800b30c:	6878      	ldr	r0, [r7, #4]
 800b30e:	f000 fa6a 	bl	800b7e6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800b312:	687b      	ldr	r3, [r7, #4]
 800b314:	681b      	ldr	r3, [r3, #0]
 800b316:	695b      	ldr	r3, [r3, #20]
 800b318:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b31c:	2b40      	cmp	r3, #64	; 0x40
 800b31e:	bf0c      	ite	eq
 800b320:	2301      	moveq	r3, #1
 800b322:	2300      	movne	r3, #0
 800b324:	b2db      	uxtb	r3, r3
 800b326:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800b328:	687b      	ldr	r3, [r7, #4]
 800b32a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b32c:	f003 0308 	and.w	r3, r3, #8
 800b330:	2b00      	cmp	r3, #0
 800b332:	d102      	bne.n	800b33a <HAL_UART_IRQHandler+0x146>
 800b334:	697b      	ldr	r3, [r7, #20]
 800b336:	2b00      	cmp	r3, #0
 800b338:	d031      	beq.n	800b39e <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800b33a:	6878      	ldr	r0, [r7, #4]
 800b33c:	f000 f9aa 	bl	800b694 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b340:	687b      	ldr	r3, [r7, #4]
 800b342:	681b      	ldr	r3, [r3, #0]
 800b344:	695b      	ldr	r3, [r3, #20]
 800b346:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b34a:	2b40      	cmp	r3, #64	; 0x40
 800b34c:	d123      	bne.n	800b396 <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b34e:	687b      	ldr	r3, [r7, #4]
 800b350:	681b      	ldr	r3, [r3, #0]
 800b352:	695a      	ldr	r2, [r3, #20]
 800b354:	687b      	ldr	r3, [r7, #4]
 800b356:	681b      	ldr	r3, [r3, #0]
 800b358:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b35c:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800b35e:	687b      	ldr	r3, [r7, #4]
 800b360:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b362:	2b00      	cmp	r3, #0
 800b364:	d013      	beq.n	800b38e <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800b366:	687b      	ldr	r3, [r7, #4]
 800b368:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b36a:	4a77      	ldr	r2, [pc, #476]	; (800b548 <HAL_UART_IRQHandler+0x354>)
 800b36c:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800b36e:	687b      	ldr	r3, [r7, #4]
 800b370:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b372:	4618      	mov	r0, r3
 800b374:	f7fd fb05 	bl	8008982 <HAL_DMA_Abort_IT>
 800b378:	4603      	mov	r3, r0
 800b37a:	2b00      	cmp	r3, #0
 800b37c:	d016      	beq.n	800b3ac <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800b37e:	687b      	ldr	r3, [r7, #4]
 800b380:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b382:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b384:	687a      	ldr	r2, [r7, #4]
 800b386:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800b388:	4610      	mov	r0, r2
 800b38a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b38c:	e00e      	b.n	800b3ac <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800b38e:	6878      	ldr	r0, [r7, #4]
 800b390:	f000 f8e6 	bl	800b560 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b394:	e00a      	b.n	800b3ac <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800b396:	6878      	ldr	r0, [r7, #4]
 800b398:	f000 f8e2 	bl	800b560 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b39c:	e006      	b.n	800b3ac <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800b39e:	6878      	ldr	r0, [r7, #4]
 800b3a0:	f000 f8de 	bl	800b560 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b3a4:	687b      	ldr	r3, [r7, #4]
 800b3a6:	2200      	movs	r2, #0
 800b3a8:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800b3aa:	e0c4      	b.n	800b536 <HAL_UART_IRQHandler+0x342>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b3ac:	bf00      	nop
    return;
 800b3ae:	e0c2      	b.n	800b536 <HAL_UART_IRQHandler+0x342>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b3b0:	687b      	ldr	r3, [r7, #4]
 800b3b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b3b4:	2b01      	cmp	r3, #1
 800b3b6:	f040 80a2 	bne.w	800b4fe <HAL_UART_IRQHandler+0x30a>
      &&((isrflags & USART_SR_IDLE) != 0U)
 800b3ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b3bc:	f003 0310 	and.w	r3, r3, #16
 800b3c0:	2b00      	cmp	r3, #0
 800b3c2:	f000 809c 	beq.w	800b4fe <HAL_UART_IRQHandler+0x30a>
      &&((cr1its & USART_SR_IDLE) != 0U))
 800b3c6:	6a3b      	ldr	r3, [r7, #32]
 800b3c8:	f003 0310 	and.w	r3, r3, #16
 800b3cc:	2b00      	cmp	r3, #0
 800b3ce:	f000 8096 	beq.w	800b4fe <HAL_UART_IRQHandler+0x30a>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800b3d2:	2300      	movs	r3, #0
 800b3d4:	60fb      	str	r3, [r7, #12]
 800b3d6:	687b      	ldr	r3, [r7, #4]
 800b3d8:	681b      	ldr	r3, [r3, #0]
 800b3da:	681b      	ldr	r3, [r3, #0]
 800b3dc:	60fb      	str	r3, [r7, #12]
 800b3de:	687b      	ldr	r3, [r7, #4]
 800b3e0:	681b      	ldr	r3, [r3, #0]
 800b3e2:	685b      	ldr	r3, [r3, #4]
 800b3e4:	60fb      	str	r3, [r7, #12]
 800b3e6:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b3e8:	687b      	ldr	r3, [r7, #4]
 800b3ea:	681b      	ldr	r3, [r3, #0]
 800b3ec:	695b      	ldr	r3, [r3, #20]
 800b3ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b3f2:	2b40      	cmp	r3, #64	; 0x40
 800b3f4:	d14f      	bne.n	800b496 <HAL_UART_IRQHandler+0x2a2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800b3f6:	687b      	ldr	r3, [r7, #4]
 800b3f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b3fa:	681b      	ldr	r3, [r3, #0]
 800b3fc:	685b      	ldr	r3, [r3, #4]
 800b3fe:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 800b400:	8a3b      	ldrh	r3, [r7, #16]
 800b402:	2b00      	cmp	r3, #0
 800b404:	f000 8099 	beq.w	800b53a <HAL_UART_IRQHandler+0x346>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 800b408:	687b      	ldr	r3, [r7, #4]
 800b40a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800b40c:	8a3a      	ldrh	r2, [r7, #16]
 800b40e:	429a      	cmp	r2, r3
 800b410:	f080 8093 	bcs.w	800b53a <HAL_UART_IRQHandler+0x346>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800b414:	687b      	ldr	r3, [r7, #4]
 800b416:	8a3a      	ldrh	r2, [r7, #16]
 800b418:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800b41a:	687b      	ldr	r3, [r7, #4]
 800b41c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b41e:	69db      	ldr	r3, [r3, #28]
 800b420:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b424:	d02b      	beq.n	800b47e <HAL_UART_IRQHandler+0x28a>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b426:	687b      	ldr	r3, [r7, #4]
 800b428:	681b      	ldr	r3, [r3, #0]
 800b42a:	68da      	ldr	r2, [r3, #12]
 800b42c:	687b      	ldr	r3, [r7, #4]
 800b42e:	681b      	ldr	r3, [r3, #0]
 800b430:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800b434:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b436:	687b      	ldr	r3, [r7, #4]
 800b438:	681b      	ldr	r3, [r3, #0]
 800b43a:	695a      	ldr	r2, [r3, #20]
 800b43c:	687b      	ldr	r3, [r7, #4]
 800b43e:	681b      	ldr	r3, [r3, #0]
 800b440:	f022 0201 	bic.w	r2, r2, #1
 800b444:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b446:	687b      	ldr	r3, [r7, #4]
 800b448:	681b      	ldr	r3, [r3, #0]
 800b44a:	695a      	ldr	r2, [r3, #20]
 800b44c:	687b      	ldr	r3, [r7, #4]
 800b44e:	681b      	ldr	r3, [r3, #0]
 800b450:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b454:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800b456:	687b      	ldr	r3, [r7, #4]
 800b458:	2220      	movs	r2, #32
 800b45a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b45e:	687b      	ldr	r3, [r7, #4]
 800b460:	2200      	movs	r2, #0
 800b462:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b464:	687b      	ldr	r3, [r7, #4]
 800b466:	681b      	ldr	r3, [r3, #0]
 800b468:	68da      	ldr	r2, [r3, #12]
 800b46a:	687b      	ldr	r3, [r7, #4]
 800b46c:	681b      	ldr	r3, [r3, #0]
 800b46e:	f022 0210 	bic.w	r2, r2, #16
 800b472:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800b474:	687b      	ldr	r3, [r7, #4]
 800b476:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b478:	4618      	mov	r0, r3
 800b47a:	f7fd fa12 	bl	80088a2 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800b47e:	687b      	ldr	r3, [r7, #4]
 800b480:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800b482:	687b      	ldr	r3, [r7, #4]
 800b484:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800b486:	b29b      	uxth	r3, r3
 800b488:	1ad3      	subs	r3, r2, r3
 800b48a:	b29b      	uxth	r3, r3
 800b48c:	4619      	mov	r1, r3
 800b48e:	6878      	ldr	r0, [r7, #4]
 800b490:	f000 f870 	bl	800b574 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 800b494:	e051      	b.n	800b53a <HAL_UART_IRQHandler+0x346>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800b496:	687b      	ldr	r3, [r7, #4]
 800b498:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800b49a:	687b      	ldr	r3, [r7, #4]
 800b49c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800b49e:	b29b      	uxth	r3, r3
 800b4a0:	1ad3      	subs	r3, r2, r3
 800b4a2:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 800b4a4:	687b      	ldr	r3, [r7, #4]
 800b4a6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800b4a8:	b29b      	uxth	r3, r3
 800b4aa:	2b00      	cmp	r3, #0
 800b4ac:	d047      	beq.n	800b53e <HAL_UART_IRQHandler+0x34a>
          &&(nb_rx_data > 0U) )
 800b4ae:	8a7b      	ldrh	r3, [r7, #18]
 800b4b0:	2b00      	cmp	r3, #0
 800b4b2:	d044      	beq.n	800b53e <HAL_UART_IRQHandler+0x34a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800b4b4:	687b      	ldr	r3, [r7, #4]
 800b4b6:	681b      	ldr	r3, [r3, #0]
 800b4b8:	68da      	ldr	r2, [r3, #12]
 800b4ba:	687b      	ldr	r3, [r7, #4]
 800b4bc:	681b      	ldr	r3, [r3, #0]
 800b4be:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800b4c2:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b4c4:	687b      	ldr	r3, [r7, #4]
 800b4c6:	681b      	ldr	r3, [r3, #0]
 800b4c8:	695a      	ldr	r2, [r3, #20]
 800b4ca:	687b      	ldr	r3, [r7, #4]
 800b4cc:	681b      	ldr	r3, [r3, #0]
 800b4ce:	f022 0201 	bic.w	r2, r2, #1
 800b4d2:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800b4d4:	687b      	ldr	r3, [r7, #4]
 800b4d6:	2220      	movs	r2, #32
 800b4d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b4dc:	687b      	ldr	r3, [r7, #4]
 800b4de:	2200      	movs	r2, #0
 800b4e0:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b4e2:	687b      	ldr	r3, [r7, #4]
 800b4e4:	681b      	ldr	r3, [r3, #0]
 800b4e6:	68da      	ldr	r2, [r3, #12]
 800b4e8:	687b      	ldr	r3, [r7, #4]
 800b4ea:	681b      	ldr	r3, [r3, #0]
 800b4ec:	f022 0210 	bic.w	r2, r2, #16
 800b4f0:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800b4f2:	8a7b      	ldrh	r3, [r7, #18]
 800b4f4:	4619      	mov	r1, r3
 800b4f6:	6878      	ldr	r0, [r7, #4]
 800b4f8:	f000 f83c 	bl	800b574 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 800b4fc:	e01f      	b.n	800b53e <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800b4fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b500:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b504:	2b00      	cmp	r3, #0
 800b506:	d008      	beq.n	800b51a <HAL_UART_IRQHandler+0x326>
 800b508:	6a3b      	ldr	r3, [r7, #32]
 800b50a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b50e:	2b00      	cmp	r3, #0
 800b510:	d003      	beq.n	800b51a <HAL_UART_IRQHandler+0x326>
  {
    UART_Transmit_IT(huart);
 800b512:	6878      	ldr	r0, [r7, #4]
 800b514:	f000 f8ff 	bl	800b716 <UART_Transmit_IT>
    return;
 800b518:	e012      	b.n	800b540 <HAL_UART_IRQHandler+0x34c>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800b51a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b51c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b520:	2b00      	cmp	r3, #0
 800b522:	d00d      	beq.n	800b540 <HAL_UART_IRQHandler+0x34c>
 800b524:	6a3b      	ldr	r3, [r7, #32]
 800b526:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b52a:	2b00      	cmp	r3, #0
 800b52c:	d008      	beq.n	800b540 <HAL_UART_IRQHandler+0x34c>
  {
    UART_EndTransmit_IT(huart);
 800b52e:	6878      	ldr	r0, [r7, #4]
 800b530:	f000 f941 	bl	800b7b6 <UART_EndTransmit_IT>
    return;
 800b534:	e004      	b.n	800b540 <HAL_UART_IRQHandler+0x34c>
    return;
 800b536:	bf00      	nop
 800b538:	e002      	b.n	800b540 <HAL_UART_IRQHandler+0x34c>
      return;
 800b53a:	bf00      	nop
 800b53c:	e000      	b.n	800b540 <HAL_UART_IRQHandler+0x34c>
      return;
 800b53e:	bf00      	nop
  }
}
 800b540:	3728      	adds	r7, #40	; 0x28
 800b542:	46bd      	mov	sp, r7
 800b544:	bd80      	pop	{r7, pc}
 800b546:	bf00      	nop
 800b548:	0800b6ef 	.word	0x0800b6ef

0800b54c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800b54c:	b480      	push	{r7}
 800b54e:	b083      	sub	sp, #12
 800b550:	af00      	add	r7, sp, #0
 800b552:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800b554:	bf00      	nop
 800b556:	370c      	adds	r7, #12
 800b558:	46bd      	mov	sp, r7
 800b55a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b55e:	4770      	bx	lr

0800b560 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800b560:	b480      	push	{r7}
 800b562:	b083      	sub	sp, #12
 800b564:	af00      	add	r7, sp, #0
 800b566:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800b568:	bf00      	nop
 800b56a:	370c      	adds	r7, #12
 800b56c:	46bd      	mov	sp, r7
 800b56e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b572:	4770      	bx	lr

0800b574 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800b574:	b480      	push	{r7}
 800b576:	b083      	sub	sp, #12
 800b578:	af00      	add	r7, sp, #0
 800b57a:	6078      	str	r0, [r7, #4]
 800b57c:	460b      	mov	r3, r1
 800b57e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800b580:	bf00      	nop
 800b582:	370c      	adds	r7, #12
 800b584:	46bd      	mov	sp, r7
 800b586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b58a:	4770      	bx	lr

0800b58c <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800b58c:	b580      	push	{r7, lr}
 800b58e:	b084      	sub	sp, #16
 800b590:	af00      	add	r7, sp, #0
 800b592:	60f8      	str	r0, [r7, #12]
 800b594:	60b9      	str	r1, [r7, #8]
 800b596:	603b      	str	r3, [r7, #0]
 800b598:	4613      	mov	r3, r2
 800b59a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b59c:	e02c      	b.n	800b5f8 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b59e:	69bb      	ldr	r3, [r7, #24]
 800b5a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b5a4:	d028      	beq.n	800b5f8 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800b5a6:	69bb      	ldr	r3, [r7, #24]
 800b5a8:	2b00      	cmp	r3, #0
 800b5aa:	d007      	beq.n	800b5bc <UART_WaitOnFlagUntilTimeout+0x30>
 800b5ac:	f7fb fdd0 	bl	8007150 <HAL_GetTick>
 800b5b0:	4602      	mov	r2, r0
 800b5b2:	683b      	ldr	r3, [r7, #0]
 800b5b4:	1ad3      	subs	r3, r2, r3
 800b5b6:	69ba      	ldr	r2, [r7, #24]
 800b5b8:	429a      	cmp	r2, r3
 800b5ba:	d21d      	bcs.n	800b5f8 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800b5bc:	68fb      	ldr	r3, [r7, #12]
 800b5be:	681b      	ldr	r3, [r3, #0]
 800b5c0:	68da      	ldr	r2, [r3, #12]
 800b5c2:	68fb      	ldr	r3, [r7, #12]
 800b5c4:	681b      	ldr	r3, [r3, #0]
 800b5c6:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800b5ca:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b5cc:	68fb      	ldr	r3, [r7, #12]
 800b5ce:	681b      	ldr	r3, [r3, #0]
 800b5d0:	695a      	ldr	r2, [r3, #20]
 800b5d2:	68fb      	ldr	r3, [r7, #12]
 800b5d4:	681b      	ldr	r3, [r3, #0]
 800b5d6:	f022 0201 	bic.w	r2, r2, #1
 800b5da:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800b5dc:	68fb      	ldr	r3, [r7, #12]
 800b5de:	2220      	movs	r2, #32
 800b5e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800b5e4:	68fb      	ldr	r3, [r7, #12]
 800b5e6:	2220      	movs	r2, #32
 800b5e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800b5ec:	68fb      	ldr	r3, [r7, #12]
 800b5ee:	2200      	movs	r2, #0
 800b5f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800b5f4:	2303      	movs	r3, #3
 800b5f6:	e00f      	b.n	800b618 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b5f8:	68fb      	ldr	r3, [r7, #12]
 800b5fa:	681b      	ldr	r3, [r3, #0]
 800b5fc:	681a      	ldr	r2, [r3, #0]
 800b5fe:	68bb      	ldr	r3, [r7, #8]
 800b600:	4013      	ands	r3, r2
 800b602:	68ba      	ldr	r2, [r7, #8]
 800b604:	429a      	cmp	r2, r3
 800b606:	bf0c      	ite	eq
 800b608:	2301      	moveq	r3, #1
 800b60a:	2300      	movne	r3, #0
 800b60c:	b2db      	uxtb	r3, r3
 800b60e:	461a      	mov	r2, r3
 800b610:	79fb      	ldrb	r3, [r7, #7]
 800b612:	429a      	cmp	r2, r3
 800b614:	d0c3      	beq.n	800b59e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800b616:	2300      	movs	r3, #0
}
 800b618:	4618      	mov	r0, r3
 800b61a:	3710      	adds	r7, #16
 800b61c:	46bd      	mov	sp, r7
 800b61e:	bd80      	pop	{r7, pc}

0800b620 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800b620:	b480      	push	{r7}
 800b622:	b085      	sub	sp, #20
 800b624:	af00      	add	r7, sp, #0
 800b626:	60f8      	str	r0, [r7, #12]
 800b628:	60b9      	str	r1, [r7, #8]
 800b62a:	4613      	mov	r3, r2
 800b62c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800b62e:	68fb      	ldr	r3, [r7, #12]
 800b630:	68ba      	ldr	r2, [r7, #8]
 800b632:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800b634:	68fb      	ldr	r3, [r7, #12]
 800b636:	88fa      	ldrh	r2, [r7, #6]
 800b638:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 800b63a:	68fb      	ldr	r3, [r7, #12]
 800b63c:	88fa      	ldrh	r2, [r7, #6]
 800b63e:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b640:	68fb      	ldr	r3, [r7, #12]
 800b642:	2200      	movs	r2, #0
 800b644:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800b646:	68fb      	ldr	r3, [r7, #12]
 800b648:	2222      	movs	r2, #34	; 0x22
 800b64a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b64e:	68fb      	ldr	r3, [r7, #12]
 800b650:	2200      	movs	r2, #0
 800b652:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800b656:	68fb      	ldr	r3, [r7, #12]
 800b658:	681b      	ldr	r3, [r3, #0]
 800b65a:	68da      	ldr	r2, [r3, #12]
 800b65c:	68fb      	ldr	r3, [r7, #12]
 800b65e:	681b      	ldr	r3, [r3, #0]
 800b660:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800b664:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800b666:	68fb      	ldr	r3, [r7, #12]
 800b668:	681b      	ldr	r3, [r3, #0]
 800b66a:	695a      	ldr	r2, [r3, #20]
 800b66c:	68fb      	ldr	r3, [r7, #12]
 800b66e:	681b      	ldr	r3, [r3, #0]
 800b670:	f042 0201 	orr.w	r2, r2, #1
 800b674:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800b676:	68fb      	ldr	r3, [r7, #12]
 800b678:	681b      	ldr	r3, [r3, #0]
 800b67a:	68da      	ldr	r2, [r3, #12]
 800b67c:	68fb      	ldr	r3, [r7, #12]
 800b67e:	681b      	ldr	r3, [r3, #0]
 800b680:	f042 0220 	orr.w	r2, r2, #32
 800b684:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800b686:	2300      	movs	r3, #0
}
 800b688:	4618      	mov	r0, r3
 800b68a:	3714      	adds	r7, #20
 800b68c:	46bd      	mov	sp, r7
 800b68e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b692:	4770      	bx	lr

0800b694 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800b694:	b480      	push	{r7}
 800b696:	b083      	sub	sp, #12
 800b698:	af00      	add	r7, sp, #0
 800b69a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800b69c:	687b      	ldr	r3, [r7, #4]
 800b69e:	681b      	ldr	r3, [r3, #0]
 800b6a0:	68da      	ldr	r2, [r3, #12]
 800b6a2:	687b      	ldr	r3, [r7, #4]
 800b6a4:	681b      	ldr	r3, [r3, #0]
 800b6a6:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800b6aa:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b6ac:	687b      	ldr	r3, [r7, #4]
 800b6ae:	681b      	ldr	r3, [r3, #0]
 800b6b0:	695a      	ldr	r2, [r3, #20]
 800b6b2:	687b      	ldr	r3, [r7, #4]
 800b6b4:	681b      	ldr	r3, [r3, #0]
 800b6b6:	f022 0201 	bic.w	r2, r2, #1
 800b6ba:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b6bc:	687b      	ldr	r3, [r7, #4]
 800b6be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b6c0:	2b01      	cmp	r3, #1
 800b6c2:	d107      	bne.n	800b6d4 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b6c4:	687b      	ldr	r3, [r7, #4]
 800b6c6:	681b      	ldr	r3, [r3, #0]
 800b6c8:	68da      	ldr	r2, [r3, #12]
 800b6ca:	687b      	ldr	r3, [r7, #4]
 800b6cc:	681b      	ldr	r3, [r3, #0]
 800b6ce:	f022 0210 	bic.w	r2, r2, #16
 800b6d2:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800b6d4:	687b      	ldr	r3, [r7, #4]
 800b6d6:	2220      	movs	r2, #32
 800b6d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b6dc:	687b      	ldr	r3, [r7, #4]
 800b6de:	2200      	movs	r2, #0
 800b6e0:	631a      	str	r2, [r3, #48]	; 0x30
}
 800b6e2:	bf00      	nop
 800b6e4:	370c      	adds	r7, #12
 800b6e6:	46bd      	mov	sp, r7
 800b6e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6ec:	4770      	bx	lr

0800b6ee <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800b6ee:	b580      	push	{r7, lr}
 800b6f0:	b084      	sub	sp, #16
 800b6f2:	af00      	add	r7, sp, #0
 800b6f4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b6f6:	687b      	ldr	r3, [r7, #4]
 800b6f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b6fa:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800b6fc:	68fb      	ldr	r3, [r7, #12]
 800b6fe:	2200      	movs	r2, #0
 800b700:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800b702:	68fb      	ldr	r3, [r7, #12]
 800b704:	2200      	movs	r2, #0
 800b706:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800b708:	68f8      	ldr	r0, [r7, #12]
 800b70a:	f7ff ff29 	bl	800b560 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b70e:	bf00      	nop
 800b710:	3710      	adds	r7, #16
 800b712:	46bd      	mov	sp, r7
 800b714:	bd80      	pop	{r7, pc}

0800b716 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800b716:	b480      	push	{r7}
 800b718:	b085      	sub	sp, #20
 800b71a:	af00      	add	r7, sp, #0
 800b71c:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800b71e:	687b      	ldr	r3, [r7, #4]
 800b720:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b724:	b2db      	uxtb	r3, r3
 800b726:	2b21      	cmp	r3, #33	; 0x21
 800b728:	d13e      	bne.n	800b7a8 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b72a:	687b      	ldr	r3, [r7, #4]
 800b72c:	689b      	ldr	r3, [r3, #8]
 800b72e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b732:	d114      	bne.n	800b75e <UART_Transmit_IT+0x48>
 800b734:	687b      	ldr	r3, [r7, #4]
 800b736:	691b      	ldr	r3, [r3, #16]
 800b738:	2b00      	cmp	r3, #0
 800b73a:	d110      	bne.n	800b75e <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800b73c:	687b      	ldr	r3, [r7, #4]
 800b73e:	6a1b      	ldr	r3, [r3, #32]
 800b740:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800b742:	68fb      	ldr	r3, [r7, #12]
 800b744:	881b      	ldrh	r3, [r3, #0]
 800b746:	461a      	mov	r2, r3
 800b748:	687b      	ldr	r3, [r7, #4]
 800b74a:	681b      	ldr	r3, [r3, #0]
 800b74c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800b750:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800b752:	687b      	ldr	r3, [r7, #4]
 800b754:	6a1b      	ldr	r3, [r3, #32]
 800b756:	1c9a      	adds	r2, r3, #2
 800b758:	687b      	ldr	r3, [r7, #4]
 800b75a:	621a      	str	r2, [r3, #32]
 800b75c:	e008      	b.n	800b770 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800b75e:	687b      	ldr	r3, [r7, #4]
 800b760:	6a1b      	ldr	r3, [r3, #32]
 800b762:	1c59      	adds	r1, r3, #1
 800b764:	687a      	ldr	r2, [r7, #4]
 800b766:	6211      	str	r1, [r2, #32]
 800b768:	781a      	ldrb	r2, [r3, #0]
 800b76a:	687b      	ldr	r3, [r7, #4]
 800b76c:	681b      	ldr	r3, [r3, #0]
 800b76e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800b770:	687b      	ldr	r3, [r7, #4]
 800b772:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800b774:	b29b      	uxth	r3, r3
 800b776:	3b01      	subs	r3, #1
 800b778:	b29b      	uxth	r3, r3
 800b77a:	687a      	ldr	r2, [r7, #4]
 800b77c:	4619      	mov	r1, r3
 800b77e:	84d1      	strh	r1, [r2, #38]	; 0x26
 800b780:	2b00      	cmp	r3, #0
 800b782:	d10f      	bne.n	800b7a4 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800b784:	687b      	ldr	r3, [r7, #4]
 800b786:	681b      	ldr	r3, [r3, #0]
 800b788:	68da      	ldr	r2, [r3, #12]
 800b78a:	687b      	ldr	r3, [r7, #4]
 800b78c:	681b      	ldr	r3, [r3, #0]
 800b78e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800b792:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800b794:	687b      	ldr	r3, [r7, #4]
 800b796:	681b      	ldr	r3, [r3, #0]
 800b798:	68da      	ldr	r2, [r3, #12]
 800b79a:	687b      	ldr	r3, [r7, #4]
 800b79c:	681b      	ldr	r3, [r3, #0]
 800b79e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b7a2:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800b7a4:	2300      	movs	r3, #0
 800b7a6:	e000      	b.n	800b7aa <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800b7a8:	2302      	movs	r3, #2
  }
}
 800b7aa:	4618      	mov	r0, r3
 800b7ac:	3714      	adds	r7, #20
 800b7ae:	46bd      	mov	sp, r7
 800b7b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7b4:	4770      	bx	lr

0800b7b6 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800b7b6:	b580      	push	{r7, lr}
 800b7b8:	b082      	sub	sp, #8
 800b7ba:	af00      	add	r7, sp, #0
 800b7bc:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800b7be:	687b      	ldr	r3, [r7, #4]
 800b7c0:	681b      	ldr	r3, [r3, #0]
 800b7c2:	68da      	ldr	r2, [r3, #12]
 800b7c4:	687b      	ldr	r3, [r7, #4]
 800b7c6:	681b      	ldr	r3, [r3, #0]
 800b7c8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b7cc:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b7ce:	687b      	ldr	r3, [r7, #4]
 800b7d0:	2220      	movs	r2, #32
 800b7d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800b7d6:	6878      	ldr	r0, [r7, #4]
 800b7d8:	f7ff feb8 	bl	800b54c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800b7dc:	2300      	movs	r3, #0
}
 800b7de:	4618      	mov	r0, r3
 800b7e0:	3708      	adds	r7, #8
 800b7e2:	46bd      	mov	sp, r7
 800b7e4:	bd80      	pop	{r7, pc}

0800b7e6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800b7e6:	b580      	push	{r7, lr}
 800b7e8:	b084      	sub	sp, #16
 800b7ea:	af00      	add	r7, sp, #0
 800b7ec:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800b7ee:	687b      	ldr	r3, [r7, #4]
 800b7f0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800b7f4:	b2db      	uxtb	r3, r3
 800b7f6:	2b22      	cmp	r3, #34	; 0x22
 800b7f8:	f040 8087 	bne.w	800b90a <UART_Receive_IT+0x124>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b7fc:	687b      	ldr	r3, [r7, #4]
 800b7fe:	689b      	ldr	r3, [r3, #8]
 800b800:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b804:	d117      	bne.n	800b836 <UART_Receive_IT+0x50>
 800b806:	687b      	ldr	r3, [r7, #4]
 800b808:	691b      	ldr	r3, [r3, #16]
 800b80a:	2b00      	cmp	r3, #0
 800b80c:	d113      	bne.n	800b836 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800b80e:	2300      	movs	r3, #0
 800b810:	60fb      	str	r3, [r7, #12]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800b812:	687b      	ldr	r3, [r7, #4]
 800b814:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b816:	60bb      	str	r3, [r7, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800b818:	687b      	ldr	r3, [r7, #4]
 800b81a:	681b      	ldr	r3, [r3, #0]
 800b81c:	685b      	ldr	r3, [r3, #4]
 800b81e:	b29b      	uxth	r3, r3
 800b820:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b824:	b29a      	uxth	r2, r3
 800b826:	68bb      	ldr	r3, [r7, #8]
 800b828:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800b82a:	687b      	ldr	r3, [r7, #4]
 800b82c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b82e:	1c9a      	adds	r2, r3, #2
 800b830:	687b      	ldr	r3, [r7, #4]
 800b832:	629a      	str	r2, [r3, #40]	; 0x28
 800b834:	e026      	b.n	800b884 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800b836:	687b      	ldr	r3, [r7, #4]
 800b838:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b83a:	60fb      	str	r3, [r7, #12]
      pdata16bits  = NULL;
 800b83c:	2300      	movs	r3, #0
 800b83e:	60bb      	str	r3, [r7, #8]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800b840:	687b      	ldr	r3, [r7, #4]
 800b842:	689b      	ldr	r3, [r3, #8]
 800b844:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b848:	d007      	beq.n	800b85a <UART_Receive_IT+0x74>
 800b84a:	687b      	ldr	r3, [r7, #4]
 800b84c:	689b      	ldr	r3, [r3, #8]
 800b84e:	2b00      	cmp	r3, #0
 800b850:	d10a      	bne.n	800b868 <UART_Receive_IT+0x82>
 800b852:	687b      	ldr	r3, [r7, #4]
 800b854:	691b      	ldr	r3, [r3, #16]
 800b856:	2b00      	cmp	r3, #0
 800b858:	d106      	bne.n	800b868 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800b85a:	687b      	ldr	r3, [r7, #4]
 800b85c:	681b      	ldr	r3, [r3, #0]
 800b85e:	685b      	ldr	r3, [r3, #4]
 800b860:	b2da      	uxtb	r2, r3
 800b862:	68fb      	ldr	r3, [r7, #12]
 800b864:	701a      	strb	r2, [r3, #0]
 800b866:	e008      	b.n	800b87a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800b868:	687b      	ldr	r3, [r7, #4]
 800b86a:	681b      	ldr	r3, [r3, #0]
 800b86c:	685b      	ldr	r3, [r3, #4]
 800b86e:	b2db      	uxtb	r3, r3
 800b870:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b874:	b2da      	uxtb	r2, r3
 800b876:	68fb      	ldr	r3, [r7, #12]
 800b878:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800b87a:	687b      	ldr	r3, [r7, #4]
 800b87c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b87e:	1c5a      	adds	r2, r3, #1
 800b880:	687b      	ldr	r3, [r7, #4]
 800b882:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800b884:	687b      	ldr	r3, [r7, #4]
 800b886:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800b888:	b29b      	uxth	r3, r3
 800b88a:	3b01      	subs	r3, #1
 800b88c:	b29b      	uxth	r3, r3
 800b88e:	687a      	ldr	r2, [r7, #4]
 800b890:	4619      	mov	r1, r3
 800b892:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800b894:	2b00      	cmp	r3, #0
 800b896:	d136      	bne.n	800b906 <UART_Receive_IT+0x120>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800b898:	687b      	ldr	r3, [r7, #4]
 800b89a:	681b      	ldr	r3, [r3, #0]
 800b89c:	68da      	ldr	r2, [r3, #12]
 800b89e:	687b      	ldr	r3, [r7, #4]
 800b8a0:	681b      	ldr	r3, [r3, #0]
 800b8a2:	f022 0220 	bic.w	r2, r2, #32
 800b8a6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800b8a8:	687b      	ldr	r3, [r7, #4]
 800b8aa:	681b      	ldr	r3, [r3, #0]
 800b8ac:	68da      	ldr	r2, [r3, #12]
 800b8ae:	687b      	ldr	r3, [r7, #4]
 800b8b0:	681b      	ldr	r3, [r3, #0]
 800b8b2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800b8b6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800b8b8:	687b      	ldr	r3, [r7, #4]
 800b8ba:	681b      	ldr	r3, [r3, #0]
 800b8bc:	695a      	ldr	r2, [r3, #20]
 800b8be:	687b      	ldr	r3, [r7, #4]
 800b8c0:	681b      	ldr	r3, [r3, #0]
 800b8c2:	f022 0201 	bic.w	r2, r2, #1
 800b8c6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800b8c8:	687b      	ldr	r3, [r7, #4]
 800b8ca:	2220      	movs	r2, #32
 800b8cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b8d0:	687b      	ldr	r3, [r7, #4]
 800b8d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b8d4:	2b01      	cmp	r3, #1
 800b8d6:	d10e      	bne.n	800b8f6 <UART_Receive_IT+0x110>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b8d8:	687b      	ldr	r3, [r7, #4]
 800b8da:	681b      	ldr	r3, [r3, #0]
 800b8dc:	68da      	ldr	r2, [r3, #12]
 800b8de:	687b      	ldr	r3, [r7, #4]
 800b8e0:	681b      	ldr	r3, [r3, #0]
 800b8e2:	f022 0210 	bic.w	r2, r2, #16
 800b8e6:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800b8e8:	687b      	ldr	r3, [r7, #4]
 800b8ea:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800b8ec:	4619      	mov	r1, r3
 800b8ee:	6878      	ldr	r0, [r7, #4]
 800b8f0:	f7ff fe40 	bl	800b574 <HAL_UARTEx_RxEventCallback>
 800b8f4:	e002      	b.n	800b8fc <UART_Receive_IT+0x116>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 800b8f6:	6878      	ldr	r0, [r7, #4]
 800b8f8:	f7fb fb88 	bl	800700c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b8fc:	687b      	ldr	r3, [r7, #4]
 800b8fe:	2200      	movs	r2, #0
 800b900:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_OK;
 800b902:	2300      	movs	r3, #0
 800b904:	e002      	b.n	800b90c <UART_Receive_IT+0x126>
    }
    return HAL_OK;
 800b906:	2300      	movs	r3, #0
 800b908:	e000      	b.n	800b90c <UART_Receive_IT+0x126>
  }
  else
  {
    return HAL_BUSY;
 800b90a:	2302      	movs	r3, #2
  }
}
 800b90c:	4618      	mov	r0, r3
 800b90e:	3710      	adds	r7, #16
 800b910:	46bd      	mov	sp, r7
 800b912:	bd80      	pop	{r7, pc}

0800b914 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800b914:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b918:	b09f      	sub	sp, #124	; 0x7c
 800b91a:	af00      	add	r7, sp, #0
 800b91c:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b91e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b920:	681b      	ldr	r3, [r3, #0]
 800b922:	691b      	ldr	r3, [r3, #16]
 800b924:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800b928:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b92a:	68d9      	ldr	r1, [r3, #12]
 800b92c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b92e:	681a      	ldr	r2, [r3, #0]
 800b930:	ea40 0301 	orr.w	r3, r0, r1
 800b934:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800b936:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b938:	689a      	ldr	r2, [r3, #8]
 800b93a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b93c:	691b      	ldr	r3, [r3, #16]
 800b93e:	431a      	orrs	r2, r3
 800b940:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b942:	695b      	ldr	r3, [r3, #20]
 800b944:	431a      	orrs	r2, r3
 800b946:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b948:	69db      	ldr	r3, [r3, #28]
 800b94a:	4313      	orrs	r3, r2
 800b94c:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 800b94e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b950:	681b      	ldr	r3, [r3, #0]
 800b952:	68db      	ldr	r3, [r3, #12]
 800b954:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800b958:	f021 010c 	bic.w	r1, r1, #12
 800b95c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b95e:	681a      	ldr	r2, [r3, #0]
 800b960:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800b962:	430b      	orrs	r3, r1
 800b964:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800b966:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b968:	681b      	ldr	r3, [r3, #0]
 800b96a:	695b      	ldr	r3, [r3, #20]
 800b96c:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800b970:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b972:	6999      	ldr	r1, [r3, #24]
 800b974:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b976:	681a      	ldr	r2, [r3, #0]
 800b978:	ea40 0301 	orr.w	r3, r0, r1
 800b97c:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800b97e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b980:	681a      	ldr	r2, [r3, #0]
 800b982:	4bc5      	ldr	r3, [pc, #788]	; (800bc98 <UART_SetConfig+0x384>)
 800b984:	429a      	cmp	r2, r3
 800b986:	d004      	beq.n	800b992 <UART_SetConfig+0x7e>
 800b988:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b98a:	681a      	ldr	r2, [r3, #0]
 800b98c:	4bc3      	ldr	r3, [pc, #780]	; (800bc9c <UART_SetConfig+0x388>)
 800b98e:	429a      	cmp	r2, r3
 800b990:	d103      	bne.n	800b99a <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800b992:	f7fd fb35 	bl	8009000 <HAL_RCC_GetPCLK2Freq>
 800b996:	6778      	str	r0, [r7, #116]	; 0x74
 800b998:	e002      	b.n	800b9a0 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800b99a:	f7fd fb1d 	bl	8008fd8 <HAL_RCC_GetPCLK1Freq>
 800b99e:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b9a0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b9a2:	69db      	ldr	r3, [r3, #28]
 800b9a4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b9a8:	f040 80b6 	bne.w	800bb18 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800b9ac:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800b9ae:	461c      	mov	r4, r3
 800b9b0:	f04f 0500 	mov.w	r5, #0
 800b9b4:	4622      	mov	r2, r4
 800b9b6:	462b      	mov	r3, r5
 800b9b8:	1891      	adds	r1, r2, r2
 800b9ba:	6439      	str	r1, [r7, #64]	; 0x40
 800b9bc:	415b      	adcs	r3, r3
 800b9be:	647b      	str	r3, [r7, #68]	; 0x44
 800b9c0:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800b9c4:	1912      	adds	r2, r2, r4
 800b9c6:	eb45 0303 	adc.w	r3, r5, r3
 800b9ca:	f04f 0000 	mov.w	r0, #0
 800b9ce:	f04f 0100 	mov.w	r1, #0
 800b9d2:	00d9      	lsls	r1, r3, #3
 800b9d4:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800b9d8:	00d0      	lsls	r0, r2, #3
 800b9da:	4602      	mov	r2, r0
 800b9dc:	460b      	mov	r3, r1
 800b9de:	1911      	adds	r1, r2, r4
 800b9e0:	6639      	str	r1, [r7, #96]	; 0x60
 800b9e2:	416b      	adcs	r3, r5
 800b9e4:	667b      	str	r3, [r7, #100]	; 0x64
 800b9e6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b9e8:	685b      	ldr	r3, [r3, #4]
 800b9ea:	461a      	mov	r2, r3
 800b9ec:	f04f 0300 	mov.w	r3, #0
 800b9f0:	1891      	adds	r1, r2, r2
 800b9f2:	63b9      	str	r1, [r7, #56]	; 0x38
 800b9f4:	415b      	adcs	r3, r3
 800b9f6:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b9f8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800b9fc:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 800ba00:	f7f5 f962 	bl	8000cc8 <__aeabi_uldivmod>
 800ba04:	4602      	mov	r2, r0
 800ba06:	460b      	mov	r3, r1
 800ba08:	4ba5      	ldr	r3, [pc, #660]	; (800bca0 <UART_SetConfig+0x38c>)
 800ba0a:	fba3 2302 	umull	r2, r3, r3, r2
 800ba0e:	095b      	lsrs	r3, r3, #5
 800ba10:	011e      	lsls	r6, r3, #4
 800ba12:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800ba14:	461c      	mov	r4, r3
 800ba16:	f04f 0500 	mov.w	r5, #0
 800ba1a:	4622      	mov	r2, r4
 800ba1c:	462b      	mov	r3, r5
 800ba1e:	1891      	adds	r1, r2, r2
 800ba20:	6339      	str	r1, [r7, #48]	; 0x30
 800ba22:	415b      	adcs	r3, r3
 800ba24:	637b      	str	r3, [r7, #52]	; 0x34
 800ba26:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800ba2a:	1912      	adds	r2, r2, r4
 800ba2c:	eb45 0303 	adc.w	r3, r5, r3
 800ba30:	f04f 0000 	mov.w	r0, #0
 800ba34:	f04f 0100 	mov.w	r1, #0
 800ba38:	00d9      	lsls	r1, r3, #3
 800ba3a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800ba3e:	00d0      	lsls	r0, r2, #3
 800ba40:	4602      	mov	r2, r0
 800ba42:	460b      	mov	r3, r1
 800ba44:	1911      	adds	r1, r2, r4
 800ba46:	65b9      	str	r1, [r7, #88]	; 0x58
 800ba48:	416b      	adcs	r3, r5
 800ba4a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800ba4c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ba4e:	685b      	ldr	r3, [r3, #4]
 800ba50:	461a      	mov	r2, r3
 800ba52:	f04f 0300 	mov.w	r3, #0
 800ba56:	1891      	adds	r1, r2, r2
 800ba58:	62b9      	str	r1, [r7, #40]	; 0x28
 800ba5a:	415b      	adcs	r3, r3
 800ba5c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800ba5e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800ba62:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 800ba66:	f7f5 f92f 	bl	8000cc8 <__aeabi_uldivmod>
 800ba6a:	4602      	mov	r2, r0
 800ba6c:	460b      	mov	r3, r1
 800ba6e:	4b8c      	ldr	r3, [pc, #560]	; (800bca0 <UART_SetConfig+0x38c>)
 800ba70:	fba3 1302 	umull	r1, r3, r3, r2
 800ba74:	095b      	lsrs	r3, r3, #5
 800ba76:	2164      	movs	r1, #100	; 0x64
 800ba78:	fb01 f303 	mul.w	r3, r1, r3
 800ba7c:	1ad3      	subs	r3, r2, r3
 800ba7e:	00db      	lsls	r3, r3, #3
 800ba80:	3332      	adds	r3, #50	; 0x32
 800ba82:	4a87      	ldr	r2, [pc, #540]	; (800bca0 <UART_SetConfig+0x38c>)
 800ba84:	fba2 2303 	umull	r2, r3, r2, r3
 800ba88:	095b      	lsrs	r3, r3, #5
 800ba8a:	005b      	lsls	r3, r3, #1
 800ba8c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800ba90:	441e      	add	r6, r3
 800ba92:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800ba94:	4618      	mov	r0, r3
 800ba96:	f04f 0100 	mov.w	r1, #0
 800ba9a:	4602      	mov	r2, r0
 800ba9c:	460b      	mov	r3, r1
 800ba9e:	1894      	adds	r4, r2, r2
 800baa0:	623c      	str	r4, [r7, #32]
 800baa2:	415b      	adcs	r3, r3
 800baa4:	627b      	str	r3, [r7, #36]	; 0x24
 800baa6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800baaa:	1812      	adds	r2, r2, r0
 800baac:	eb41 0303 	adc.w	r3, r1, r3
 800bab0:	f04f 0400 	mov.w	r4, #0
 800bab4:	f04f 0500 	mov.w	r5, #0
 800bab8:	00dd      	lsls	r5, r3, #3
 800baba:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800babe:	00d4      	lsls	r4, r2, #3
 800bac0:	4622      	mov	r2, r4
 800bac2:	462b      	mov	r3, r5
 800bac4:	1814      	adds	r4, r2, r0
 800bac6:	653c      	str	r4, [r7, #80]	; 0x50
 800bac8:	414b      	adcs	r3, r1
 800baca:	657b      	str	r3, [r7, #84]	; 0x54
 800bacc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800bace:	685b      	ldr	r3, [r3, #4]
 800bad0:	461a      	mov	r2, r3
 800bad2:	f04f 0300 	mov.w	r3, #0
 800bad6:	1891      	adds	r1, r2, r2
 800bad8:	61b9      	str	r1, [r7, #24]
 800bada:	415b      	adcs	r3, r3
 800badc:	61fb      	str	r3, [r7, #28]
 800bade:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800bae2:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 800bae6:	f7f5 f8ef 	bl	8000cc8 <__aeabi_uldivmod>
 800baea:	4602      	mov	r2, r0
 800baec:	460b      	mov	r3, r1
 800baee:	4b6c      	ldr	r3, [pc, #432]	; (800bca0 <UART_SetConfig+0x38c>)
 800baf0:	fba3 1302 	umull	r1, r3, r3, r2
 800baf4:	095b      	lsrs	r3, r3, #5
 800baf6:	2164      	movs	r1, #100	; 0x64
 800baf8:	fb01 f303 	mul.w	r3, r1, r3
 800bafc:	1ad3      	subs	r3, r2, r3
 800bafe:	00db      	lsls	r3, r3, #3
 800bb00:	3332      	adds	r3, #50	; 0x32
 800bb02:	4a67      	ldr	r2, [pc, #412]	; (800bca0 <UART_SetConfig+0x38c>)
 800bb04:	fba2 2303 	umull	r2, r3, r2, r3
 800bb08:	095b      	lsrs	r3, r3, #5
 800bb0a:	f003 0207 	and.w	r2, r3, #7
 800bb0e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800bb10:	681b      	ldr	r3, [r3, #0]
 800bb12:	4432      	add	r2, r6
 800bb14:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800bb16:	e0b9      	b.n	800bc8c <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800bb18:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800bb1a:	461c      	mov	r4, r3
 800bb1c:	f04f 0500 	mov.w	r5, #0
 800bb20:	4622      	mov	r2, r4
 800bb22:	462b      	mov	r3, r5
 800bb24:	1891      	adds	r1, r2, r2
 800bb26:	6139      	str	r1, [r7, #16]
 800bb28:	415b      	adcs	r3, r3
 800bb2a:	617b      	str	r3, [r7, #20]
 800bb2c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800bb30:	1912      	adds	r2, r2, r4
 800bb32:	eb45 0303 	adc.w	r3, r5, r3
 800bb36:	f04f 0000 	mov.w	r0, #0
 800bb3a:	f04f 0100 	mov.w	r1, #0
 800bb3e:	00d9      	lsls	r1, r3, #3
 800bb40:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800bb44:	00d0      	lsls	r0, r2, #3
 800bb46:	4602      	mov	r2, r0
 800bb48:	460b      	mov	r3, r1
 800bb4a:	eb12 0804 	adds.w	r8, r2, r4
 800bb4e:	eb43 0905 	adc.w	r9, r3, r5
 800bb52:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800bb54:	685b      	ldr	r3, [r3, #4]
 800bb56:	4618      	mov	r0, r3
 800bb58:	f04f 0100 	mov.w	r1, #0
 800bb5c:	f04f 0200 	mov.w	r2, #0
 800bb60:	f04f 0300 	mov.w	r3, #0
 800bb64:	008b      	lsls	r3, r1, #2
 800bb66:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800bb6a:	0082      	lsls	r2, r0, #2
 800bb6c:	4640      	mov	r0, r8
 800bb6e:	4649      	mov	r1, r9
 800bb70:	f7f5 f8aa 	bl	8000cc8 <__aeabi_uldivmod>
 800bb74:	4602      	mov	r2, r0
 800bb76:	460b      	mov	r3, r1
 800bb78:	4b49      	ldr	r3, [pc, #292]	; (800bca0 <UART_SetConfig+0x38c>)
 800bb7a:	fba3 2302 	umull	r2, r3, r3, r2
 800bb7e:	095b      	lsrs	r3, r3, #5
 800bb80:	011e      	lsls	r6, r3, #4
 800bb82:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800bb84:	4618      	mov	r0, r3
 800bb86:	f04f 0100 	mov.w	r1, #0
 800bb8a:	4602      	mov	r2, r0
 800bb8c:	460b      	mov	r3, r1
 800bb8e:	1894      	adds	r4, r2, r2
 800bb90:	60bc      	str	r4, [r7, #8]
 800bb92:	415b      	adcs	r3, r3
 800bb94:	60fb      	str	r3, [r7, #12]
 800bb96:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800bb9a:	1812      	adds	r2, r2, r0
 800bb9c:	eb41 0303 	adc.w	r3, r1, r3
 800bba0:	f04f 0400 	mov.w	r4, #0
 800bba4:	f04f 0500 	mov.w	r5, #0
 800bba8:	00dd      	lsls	r5, r3, #3
 800bbaa:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800bbae:	00d4      	lsls	r4, r2, #3
 800bbb0:	4622      	mov	r2, r4
 800bbb2:	462b      	mov	r3, r5
 800bbb4:	1814      	adds	r4, r2, r0
 800bbb6:	64bc      	str	r4, [r7, #72]	; 0x48
 800bbb8:	414b      	adcs	r3, r1
 800bbba:	64fb      	str	r3, [r7, #76]	; 0x4c
 800bbbc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800bbbe:	685b      	ldr	r3, [r3, #4]
 800bbc0:	4618      	mov	r0, r3
 800bbc2:	f04f 0100 	mov.w	r1, #0
 800bbc6:	f04f 0200 	mov.w	r2, #0
 800bbca:	f04f 0300 	mov.w	r3, #0
 800bbce:	008b      	lsls	r3, r1, #2
 800bbd0:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800bbd4:	0082      	lsls	r2, r0, #2
 800bbd6:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800bbda:	f7f5 f875 	bl	8000cc8 <__aeabi_uldivmod>
 800bbde:	4602      	mov	r2, r0
 800bbe0:	460b      	mov	r3, r1
 800bbe2:	4b2f      	ldr	r3, [pc, #188]	; (800bca0 <UART_SetConfig+0x38c>)
 800bbe4:	fba3 1302 	umull	r1, r3, r3, r2
 800bbe8:	095b      	lsrs	r3, r3, #5
 800bbea:	2164      	movs	r1, #100	; 0x64
 800bbec:	fb01 f303 	mul.w	r3, r1, r3
 800bbf0:	1ad3      	subs	r3, r2, r3
 800bbf2:	011b      	lsls	r3, r3, #4
 800bbf4:	3332      	adds	r3, #50	; 0x32
 800bbf6:	4a2a      	ldr	r2, [pc, #168]	; (800bca0 <UART_SetConfig+0x38c>)
 800bbf8:	fba2 2303 	umull	r2, r3, r2, r3
 800bbfc:	095b      	lsrs	r3, r3, #5
 800bbfe:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800bc02:	441e      	add	r6, r3
 800bc04:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800bc06:	4618      	mov	r0, r3
 800bc08:	f04f 0100 	mov.w	r1, #0
 800bc0c:	4602      	mov	r2, r0
 800bc0e:	460b      	mov	r3, r1
 800bc10:	1894      	adds	r4, r2, r2
 800bc12:	603c      	str	r4, [r7, #0]
 800bc14:	415b      	adcs	r3, r3
 800bc16:	607b      	str	r3, [r7, #4]
 800bc18:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bc1c:	1812      	adds	r2, r2, r0
 800bc1e:	eb41 0303 	adc.w	r3, r1, r3
 800bc22:	f04f 0400 	mov.w	r4, #0
 800bc26:	f04f 0500 	mov.w	r5, #0
 800bc2a:	00dd      	lsls	r5, r3, #3
 800bc2c:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800bc30:	00d4      	lsls	r4, r2, #3
 800bc32:	4622      	mov	r2, r4
 800bc34:	462b      	mov	r3, r5
 800bc36:	eb12 0a00 	adds.w	sl, r2, r0
 800bc3a:	eb43 0b01 	adc.w	fp, r3, r1
 800bc3e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800bc40:	685b      	ldr	r3, [r3, #4]
 800bc42:	4618      	mov	r0, r3
 800bc44:	f04f 0100 	mov.w	r1, #0
 800bc48:	f04f 0200 	mov.w	r2, #0
 800bc4c:	f04f 0300 	mov.w	r3, #0
 800bc50:	008b      	lsls	r3, r1, #2
 800bc52:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800bc56:	0082      	lsls	r2, r0, #2
 800bc58:	4650      	mov	r0, sl
 800bc5a:	4659      	mov	r1, fp
 800bc5c:	f7f5 f834 	bl	8000cc8 <__aeabi_uldivmod>
 800bc60:	4602      	mov	r2, r0
 800bc62:	460b      	mov	r3, r1
 800bc64:	4b0e      	ldr	r3, [pc, #56]	; (800bca0 <UART_SetConfig+0x38c>)
 800bc66:	fba3 1302 	umull	r1, r3, r3, r2
 800bc6a:	095b      	lsrs	r3, r3, #5
 800bc6c:	2164      	movs	r1, #100	; 0x64
 800bc6e:	fb01 f303 	mul.w	r3, r1, r3
 800bc72:	1ad3      	subs	r3, r2, r3
 800bc74:	011b      	lsls	r3, r3, #4
 800bc76:	3332      	adds	r3, #50	; 0x32
 800bc78:	4a09      	ldr	r2, [pc, #36]	; (800bca0 <UART_SetConfig+0x38c>)
 800bc7a:	fba2 2303 	umull	r2, r3, r2, r3
 800bc7e:	095b      	lsrs	r3, r3, #5
 800bc80:	f003 020f 	and.w	r2, r3, #15
 800bc84:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800bc86:	681b      	ldr	r3, [r3, #0]
 800bc88:	4432      	add	r2, r6
 800bc8a:	609a      	str	r2, [r3, #8]
}
 800bc8c:	bf00      	nop
 800bc8e:	377c      	adds	r7, #124	; 0x7c
 800bc90:	46bd      	mov	sp, r7
 800bc92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bc96:	bf00      	nop
 800bc98:	40011000 	.word	0x40011000
 800bc9c:	40011400 	.word	0x40011400
 800bca0:	51eb851f 	.word	0x51eb851f

0800bca4 <round>:
 800bca4:	ec51 0b10 	vmov	r0, r1, d0
 800bca8:	b570      	push	{r4, r5, r6, lr}
 800bcaa:	f3c1 550a 	ubfx	r5, r1, #20, #11
 800bcae:	f2a5 34ff 	subw	r4, r5, #1023	; 0x3ff
 800bcb2:	2c13      	cmp	r4, #19
 800bcb4:	ee10 2a10 	vmov	r2, s0
 800bcb8:	460b      	mov	r3, r1
 800bcba:	dc19      	bgt.n	800bcf0 <round+0x4c>
 800bcbc:	2c00      	cmp	r4, #0
 800bcbe:	da09      	bge.n	800bcd4 <round+0x30>
 800bcc0:	3401      	adds	r4, #1
 800bcc2:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
 800bcc6:	d103      	bne.n	800bcd0 <round+0x2c>
 800bcc8:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800bccc:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800bcd0:	2100      	movs	r1, #0
 800bcd2:	e028      	b.n	800bd26 <round+0x82>
 800bcd4:	4d15      	ldr	r5, [pc, #84]	; (800bd2c <round+0x88>)
 800bcd6:	4125      	asrs	r5, r4
 800bcd8:	ea01 0605 	and.w	r6, r1, r5
 800bcdc:	4332      	orrs	r2, r6
 800bcde:	d00e      	beq.n	800bcfe <round+0x5a>
 800bce0:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800bce4:	fa42 f404 	asr.w	r4, r2, r4
 800bce8:	4423      	add	r3, r4
 800bcea:	ea23 0305 	bic.w	r3, r3, r5
 800bcee:	e7ef      	b.n	800bcd0 <round+0x2c>
 800bcf0:	2c33      	cmp	r4, #51	; 0x33
 800bcf2:	dd07      	ble.n	800bd04 <round+0x60>
 800bcf4:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 800bcf8:	d101      	bne.n	800bcfe <round+0x5a>
 800bcfa:	f7f4 fae7 	bl	80002cc <__adddf3>
 800bcfe:	ec41 0b10 	vmov	d0, r0, r1
 800bd02:	bd70      	pop	{r4, r5, r6, pc}
 800bd04:	f2a5 4613 	subw	r6, r5, #1043	; 0x413
 800bd08:	f04f 35ff 	mov.w	r5, #4294967295
 800bd0c:	40f5      	lsrs	r5, r6
 800bd0e:	4228      	tst	r0, r5
 800bd10:	d0f5      	beq.n	800bcfe <round+0x5a>
 800bd12:	2101      	movs	r1, #1
 800bd14:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 800bd18:	fa01 f404 	lsl.w	r4, r1, r4
 800bd1c:	1912      	adds	r2, r2, r4
 800bd1e:	bf28      	it	cs
 800bd20:	185b      	addcs	r3, r3, r1
 800bd22:	ea22 0105 	bic.w	r1, r2, r5
 800bd26:	4608      	mov	r0, r1
 800bd28:	4619      	mov	r1, r3
 800bd2a:	e7e8      	b.n	800bcfe <round+0x5a>
 800bd2c:	000fffff 	.word	0x000fffff

0800bd30 <fmaxf>:
 800bd30:	b508      	push	{r3, lr}
 800bd32:	ed2d 8b02 	vpush	{d8}
 800bd36:	eeb0 8a40 	vmov.f32	s16, s0
 800bd3a:	eef0 8a60 	vmov.f32	s17, s1
 800bd3e:	f000 f82d 	bl	800bd9c <__fpclassifyf>
 800bd42:	b148      	cbz	r0, 800bd58 <fmaxf+0x28>
 800bd44:	eeb0 0a68 	vmov.f32	s0, s17
 800bd48:	f000 f828 	bl	800bd9c <__fpclassifyf>
 800bd4c:	b130      	cbz	r0, 800bd5c <fmaxf+0x2c>
 800bd4e:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800bd52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bd56:	dc01      	bgt.n	800bd5c <fmaxf+0x2c>
 800bd58:	eeb0 8a68 	vmov.f32	s16, s17
 800bd5c:	eeb0 0a48 	vmov.f32	s0, s16
 800bd60:	ecbd 8b02 	vpop	{d8}
 800bd64:	bd08      	pop	{r3, pc}

0800bd66 <fminf>:
 800bd66:	b508      	push	{r3, lr}
 800bd68:	ed2d 8b02 	vpush	{d8}
 800bd6c:	eeb0 8a40 	vmov.f32	s16, s0
 800bd70:	eef0 8a60 	vmov.f32	s17, s1
 800bd74:	f000 f812 	bl	800bd9c <__fpclassifyf>
 800bd78:	b148      	cbz	r0, 800bd8e <fminf+0x28>
 800bd7a:	eeb0 0a68 	vmov.f32	s0, s17
 800bd7e:	f000 f80d 	bl	800bd9c <__fpclassifyf>
 800bd82:	b130      	cbz	r0, 800bd92 <fminf+0x2c>
 800bd84:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800bd88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bd8c:	d401      	bmi.n	800bd92 <fminf+0x2c>
 800bd8e:	eeb0 8a68 	vmov.f32	s16, s17
 800bd92:	eeb0 0a48 	vmov.f32	s0, s16
 800bd96:	ecbd 8b02 	vpop	{d8}
 800bd9a:	bd08      	pop	{r3, pc}

0800bd9c <__fpclassifyf>:
 800bd9c:	ee10 3a10 	vmov	r3, s0
 800bda0:	f033 4000 	bics.w	r0, r3, #2147483648	; 0x80000000
 800bda4:	d00d      	beq.n	800bdc2 <__fpclassifyf+0x26>
 800bda6:	f5a0 0300 	sub.w	r3, r0, #8388608	; 0x800000
 800bdaa:	f1b3 4ffe 	cmp.w	r3, #2130706432	; 0x7f000000
 800bdae:	d30a      	bcc.n	800bdc6 <__fpclassifyf+0x2a>
 800bdb0:	4b07      	ldr	r3, [pc, #28]	; (800bdd0 <__fpclassifyf+0x34>)
 800bdb2:	1e42      	subs	r2, r0, #1
 800bdb4:	429a      	cmp	r2, r3
 800bdb6:	d908      	bls.n	800bdca <__fpclassifyf+0x2e>
 800bdb8:	f1a0 43ff 	sub.w	r3, r0, #2139095040	; 0x7f800000
 800bdbc:	4258      	negs	r0, r3
 800bdbe:	4158      	adcs	r0, r3
 800bdc0:	4770      	bx	lr
 800bdc2:	2002      	movs	r0, #2
 800bdc4:	4770      	bx	lr
 800bdc6:	2004      	movs	r0, #4
 800bdc8:	4770      	bx	lr
 800bdca:	2003      	movs	r0, #3
 800bdcc:	4770      	bx	lr
 800bdce:	bf00      	nop
 800bdd0:	007ffffe 	.word	0x007ffffe

0800bdd4 <modff>:
 800bdd4:	ee10 3a10 	vmov	r3, s0
 800bdd8:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800bddc:	3a7f      	subs	r2, #127	; 0x7f
 800bdde:	2a16      	cmp	r2, #22
 800bde0:	dc0a      	bgt.n	800bdf8 <modff+0x24>
 800bde2:	2a00      	cmp	r2, #0
 800bde4:	da03      	bge.n	800bdee <modff+0x1a>
 800bde6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800bdea:	6003      	str	r3, [r0, #0]
 800bdec:	4770      	bx	lr
 800bdee:	490a      	ldr	r1, [pc, #40]	; (800be18 <modff+0x44>)
 800bdf0:	fa41 f202 	asr.w	r2, r1, r2
 800bdf4:	4213      	tst	r3, r2
 800bdf6:	d106      	bne.n	800be06 <modff+0x32>
 800bdf8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800bdfc:	ed80 0a00 	vstr	s0, [r0]
 800be00:	ee00 3a10 	vmov	s0, r3
 800be04:	4770      	bx	lr
 800be06:	ea23 0302 	bic.w	r3, r3, r2
 800be0a:	ee07 3a90 	vmov	s15, r3
 800be0e:	6003      	str	r3, [r0, #0]
 800be10:	ee30 0a67 	vsub.f32	s0, s0, s15
 800be14:	4770      	bx	lr
 800be16:	bf00      	nop
 800be18:	007fffff 	.word	0x007fffff
 800be1c:	00000000 	.word	0x00000000

0800be20 <exp>:
 800be20:	b538      	push	{r3, r4, r5, lr}
 800be22:	ed2d 8b02 	vpush	{d8}
 800be26:	ec55 4b10 	vmov	r4, r5, d0
 800be2a:	f000 f899 	bl	800bf60 <__ieee754_exp>
 800be2e:	4b22      	ldr	r3, [pc, #136]	; (800beb8 <exp+0x98>)
 800be30:	eeb0 8a40 	vmov.f32	s16, s0
 800be34:	eef0 8a60 	vmov.f32	s17, s1
 800be38:	f993 3000 	ldrsb.w	r3, [r3]
 800be3c:	3301      	adds	r3, #1
 800be3e:	d012      	beq.n	800be66 <exp+0x46>
 800be40:	ec45 4b10 	vmov	d0, r4, r5
 800be44:	f000 fa8b 	bl	800c35e <finite>
 800be48:	b168      	cbz	r0, 800be66 <exp+0x46>
 800be4a:	a313      	add	r3, pc, #76	; (adr r3, 800be98 <exp+0x78>)
 800be4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be50:	4620      	mov	r0, r4
 800be52:	4629      	mov	r1, r5
 800be54:	f7f4 fe80 	bl	8000b58 <__aeabi_dcmpgt>
 800be58:	b160      	cbz	r0, 800be74 <exp+0x54>
 800be5a:	f000 fa93 	bl	800c384 <__errno>
 800be5e:	ed9f 8b10 	vldr	d8, [pc, #64]	; 800bea0 <exp+0x80>
 800be62:	2322      	movs	r3, #34	; 0x22
 800be64:	6003      	str	r3, [r0, #0]
 800be66:	eeb0 0a48 	vmov.f32	s0, s16
 800be6a:	eef0 0a68 	vmov.f32	s1, s17
 800be6e:	ecbd 8b02 	vpop	{d8}
 800be72:	bd38      	pop	{r3, r4, r5, pc}
 800be74:	a30c      	add	r3, pc, #48	; (adr r3, 800bea8 <exp+0x88>)
 800be76:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be7a:	4620      	mov	r0, r4
 800be7c:	4629      	mov	r1, r5
 800be7e:	f7f4 fe4d 	bl	8000b1c <__aeabi_dcmplt>
 800be82:	2800      	cmp	r0, #0
 800be84:	d0ef      	beq.n	800be66 <exp+0x46>
 800be86:	f000 fa7d 	bl	800c384 <__errno>
 800be8a:	2322      	movs	r3, #34	; 0x22
 800be8c:	ed9f 8b08 	vldr	d8, [pc, #32]	; 800beb0 <exp+0x90>
 800be90:	6003      	str	r3, [r0, #0]
 800be92:	e7e8      	b.n	800be66 <exp+0x46>
 800be94:	f3af 8000 	nop.w
 800be98:	fefa39ef 	.word	0xfefa39ef
 800be9c:	40862e42 	.word	0x40862e42
 800bea0:	00000000 	.word	0x00000000
 800bea4:	7ff00000 	.word	0x7ff00000
 800bea8:	d52d3051 	.word	0xd52d3051
 800beac:	c0874910 	.word	0xc0874910
	...
 800beb8:	20000049 	.word	0x20000049

0800bebc <fmodf>:
 800bebc:	b508      	push	{r3, lr}
 800bebe:	ed2d 8b02 	vpush	{d8}
 800bec2:	eef0 8a40 	vmov.f32	s17, s0
 800bec6:	eeb0 8a60 	vmov.f32	s16, s1
 800beca:	f000 f9c3 	bl	800c254 <__ieee754_fmodf>
 800bece:	4b0f      	ldr	r3, [pc, #60]	; (800bf0c <fmodf+0x50>)
 800bed0:	f993 3000 	ldrsb.w	r3, [r3]
 800bed4:	3301      	adds	r3, #1
 800bed6:	d016      	beq.n	800bf06 <fmodf+0x4a>
 800bed8:	eeb4 8a48 	vcmp.f32	s16, s16
 800bedc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bee0:	d611      	bvs.n	800bf06 <fmodf+0x4a>
 800bee2:	eef4 8a68 	vcmp.f32	s17, s17
 800bee6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800beea:	d60c      	bvs.n	800bf06 <fmodf+0x4a>
 800beec:	eddf 8a08 	vldr	s17, [pc, #32]	; 800bf10 <fmodf+0x54>
 800bef0:	eeb4 8a68 	vcmp.f32	s16, s17
 800bef4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bef8:	d105      	bne.n	800bf06 <fmodf+0x4a>
 800befa:	f000 fa43 	bl	800c384 <__errno>
 800befe:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800bf02:	2321      	movs	r3, #33	; 0x21
 800bf04:	6003      	str	r3, [r0, #0]
 800bf06:	ecbd 8b02 	vpop	{d8}
 800bf0a:	bd08      	pop	{r3, pc}
 800bf0c:	20000049 	.word	0x20000049
 800bf10:	00000000 	.word	0x00000000

0800bf14 <sqrtf>:
 800bf14:	b508      	push	{r3, lr}
 800bf16:	ed2d 8b02 	vpush	{d8}
 800bf1a:	eeb0 8a40 	vmov.f32	s16, s0
 800bf1e:	f000 fa1b 	bl	800c358 <__ieee754_sqrtf>
 800bf22:	4b0d      	ldr	r3, [pc, #52]	; (800bf58 <sqrtf+0x44>)
 800bf24:	f993 3000 	ldrsb.w	r3, [r3]
 800bf28:	3301      	adds	r3, #1
 800bf2a:	d011      	beq.n	800bf50 <sqrtf+0x3c>
 800bf2c:	eeb4 8a48 	vcmp.f32	s16, s16
 800bf30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bf34:	d60c      	bvs.n	800bf50 <sqrtf+0x3c>
 800bf36:	eddf 8a09 	vldr	s17, [pc, #36]	; 800bf5c <sqrtf+0x48>
 800bf3a:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800bf3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bf42:	d505      	bpl.n	800bf50 <sqrtf+0x3c>
 800bf44:	f000 fa1e 	bl	800c384 <__errno>
 800bf48:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800bf4c:	2321      	movs	r3, #33	; 0x21
 800bf4e:	6003      	str	r3, [r0, #0]
 800bf50:	ecbd 8b02 	vpop	{d8}
 800bf54:	bd08      	pop	{r3, pc}
 800bf56:	bf00      	nop
 800bf58:	20000049 	.word	0x20000049
 800bf5c:	00000000 	.word	0x00000000

0800bf60 <__ieee754_exp>:
 800bf60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bf64:	ec55 4b10 	vmov	r4, r5, d0
 800bf68:	49b1      	ldr	r1, [pc, #708]	; (800c230 <__ieee754_exp+0x2d0>)
 800bf6a:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800bf6e:	428b      	cmp	r3, r1
 800bf70:	ed2d 8b04 	vpush	{d8-d9}
 800bf74:	ea4f 76d5 	mov.w	r6, r5, lsr #31
 800bf78:	d937      	bls.n	800bfea <__ieee754_exp+0x8a>
 800bf7a:	49ae      	ldr	r1, [pc, #696]	; (800c234 <__ieee754_exp+0x2d4>)
 800bf7c:	428b      	cmp	r3, r1
 800bf7e:	d916      	bls.n	800bfae <__ieee754_exp+0x4e>
 800bf80:	ee10 3a10 	vmov	r3, s0
 800bf84:	f3c5 0213 	ubfx	r2, r5, #0, #20
 800bf88:	4313      	orrs	r3, r2
 800bf8a:	d009      	beq.n	800bfa0 <__ieee754_exp+0x40>
 800bf8c:	ee10 2a10 	vmov	r2, s0
 800bf90:	462b      	mov	r3, r5
 800bf92:	4620      	mov	r0, r4
 800bf94:	4629      	mov	r1, r5
 800bf96:	f7f4 f999 	bl	80002cc <__adddf3>
 800bf9a:	4604      	mov	r4, r0
 800bf9c:	460d      	mov	r5, r1
 800bf9e:	e000      	b.n	800bfa2 <__ieee754_exp+0x42>
 800bfa0:	bb06      	cbnz	r6, 800bfe4 <__ieee754_exp+0x84>
 800bfa2:	ecbd 8b04 	vpop	{d8-d9}
 800bfa6:	ec45 4b10 	vmov	d0, r4, r5
 800bfaa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bfae:	a38a      	add	r3, pc, #552	; (adr r3, 800c1d8 <__ieee754_exp+0x278>)
 800bfb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bfb4:	ee10 0a10 	vmov	r0, s0
 800bfb8:	4629      	mov	r1, r5
 800bfba:	f7f4 fdcd 	bl	8000b58 <__aeabi_dcmpgt>
 800bfbe:	b138      	cbz	r0, 800bfd0 <__ieee754_exp+0x70>
 800bfc0:	a387      	add	r3, pc, #540	; (adr r3, 800c1e0 <__ieee754_exp+0x280>)
 800bfc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bfc6:	4610      	mov	r0, r2
 800bfc8:	4619      	mov	r1, r3
 800bfca:	f7f4 fb35 	bl	8000638 <__aeabi_dmul>
 800bfce:	e7e4      	b.n	800bf9a <__ieee754_exp+0x3a>
 800bfd0:	a385      	add	r3, pc, #532	; (adr r3, 800c1e8 <__ieee754_exp+0x288>)
 800bfd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bfd6:	4620      	mov	r0, r4
 800bfd8:	4629      	mov	r1, r5
 800bfda:	f7f4 fd9f 	bl	8000b1c <__aeabi_dcmplt>
 800bfde:	2800      	cmp	r0, #0
 800bfe0:	f000 8087 	beq.w	800c0f2 <__ieee754_exp+0x192>
 800bfe4:	2400      	movs	r4, #0
 800bfe6:	2500      	movs	r5, #0
 800bfe8:	e7db      	b.n	800bfa2 <__ieee754_exp+0x42>
 800bfea:	4a93      	ldr	r2, [pc, #588]	; (800c238 <__ieee754_exp+0x2d8>)
 800bfec:	4293      	cmp	r3, r2
 800bfee:	f240 80ac 	bls.w	800c14a <__ieee754_exp+0x1ea>
 800bff2:	4a92      	ldr	r2, [pc, #584]	; (800c23c <__ieee754_exp+0x2dc>)
 800bff4:	4293      	cmp	r3, r2
 800bff6:	d87c      	bhi.n	800c0f2 <__ieee754_exp+0x192>
 800bff8:	4b91      	ldr	r3, [pc, #580]	; (800c240 <__ieee754_exp+0x2e0>)
 800bffa:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800bffe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c002:	ee10 0a10 	vmov	r0, s0
 800c006:	4629      	mov	r1, r5
 800c008:	f7f4 f95e 	bl	80002c8 <__aeabi_dsub>
 800c00c:	4b8d      	ldr	r3, [pc, #564]	; (800c244 <__ieee754_exp+0x2e4>)
 800c00e:	00f7      	lsls	r7, r6, #3
 800c010:	443b      	add	r3, r7
 800c012:	ed93 7b00 	vldr	d7, [r3]
 800c016:	f1c6 0a01 	rsb	sl, r6, #1
 800c01a:	4680      	mov	r8, r0
 800c01c:	4689      	mov	r9, r1
 800c01e:	ebaa 0a06 	sub.w	sl, sl, r6
 800c022:	eeb0 8a47 	vmov.f32	s16, s14
 800c026:	eef0 8a67 	vmov.f32	s17, s15
 800c02a:	ec53 2b18 	vmov	r2, r3, d8
 800c02e:	4640      	mov	r0, r8
 800c030:	4649      	mov	r1, r9
 800c032:	f7f4 f949 	bl	80002c8 <__aeabi_dsub>
 800c036:	4604      	mov	r4, r0
 800c038:	460d      	mov	r5, r1
 800c03a:	4622      	mov	r2, r4
 800c03c:	462b      	mov	r3, r5
 800c03e:	4620      	mov	r0, r4
 800c040:	4629      	mov	r1, r5
 800c042:	f7f4 faf9 	bl	8000638 <__aeabi_dmul>
 800c046:	a36a      	add	r3, pc, #424	; (adr r3, 800c1f0 <__ieee754_exp+0x290>)
 800c048:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c04c:	4606      	mov	r6, r0
 800c04e:	460f      	mov	r7, r1
 800c050:	f7f4 faf2 	bl	8000638 <__aeabi_dmul>
 800c054:	a368      	add	r3, pc, #416	; (adr r3, 800c1f8 <__ieee754_exp+0x298>)
 800c056:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c05a:	f7f4 f935 	bl	80002c8 <__aeabi_dsub>
 800c05e:	4632      	mov	r2, r6
 800c060:	463b      	mov	r3, r7
 800c062:	f7f4 fae9 	bl	8000638 <__aeabi_dmul>
 800c066:	a366      	add	r3, pc, #408	; (adr r3, 800c200 <__ieee754_exp+0x2a0>)
 800c068:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c06c:	f7f4 f92e 	bl	80002cc <__adddf3>
 800c070:	4632      	mov	r2, r6
 800c072:	463b      	mov	r3, r7
 800c074:	f7f4 fae0 	bl	8000638 <__aeabi_dmul>
 800c078:	a363      	add	r3, pc, #396	; (adr r3, 800c208 <__ieee754_exp+0x2a8>)
 800c07a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c07e:	f7f4 f923 	bl	80002c8 <__aeabi_dsub>
 800c082:	4632      	mov	r2, r6
 800c084:	463b      	mov	r3, r7
 800c086:	f7f4 fad7 	bl	8000638 <__aeabi_dmul>
 800c08a:	a361      	add	r3, pc, #388	; (adr r3, 800c210 <__ieee754_exp+0x2b0>)
 800c08c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c090:	f7f4 f91c 	bl	80002cc <__adddf3>
 800c094:	4632      	mov	r2, r6
 800c096:	463b      	mov	r3, r7
 800c098:	f7f4 face 	bl	8000638 <__aeabi_dmul>
 800c09c:	4602      	mov	r2, r0
 800c09e:	460b      	mov	r3, r1
 800c0a0:	4620      	mov	r0, r4
 800c0a2:	4629      	mov	r1, r5
 800c0a4:	f7f4 f910 	bl	80002c8 <__aeabi_dsub>
 800c0a8:	4602      	mov	r2, r0
 800c0aa:	460b      	mov	r3, r1
 800c0ac:	4606      	mov	r6, r0
 800c0ae:	460f      	mov	r7, r1
 800c0b0:	4620      	mov	r0, r4
 800c0b2:	4629      	mov	r1, r5
 800c0b4:	f7f4 fac0 	bl	8000638 <__aeabi_dmul>
 800c0b8:	ec41 0b19 	vmov	d9, r0, r1
 800c0bc:	f1ba 0f00 	cmp.w	sl, #0
 800c0c0:	d15d      	bne.n	800c17e <__ieee754_exp+0x21e>
 800c0c2:	2200      	movs	r2, #0
 800c0c4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800c0c8:	4630      	mov	r0, r6
 800c0ca:	4639      	mov	r1, r7
 800c0cc:	f7f4 f8fc 	bl	80002c8 <__aeabi_dsub>
 800c0d0:	4602      	mov	r2, r0
 800c0d2:	460b      	mov	r3, r1
 800c0d4:	ec51 0b19 	vmov	r0, r1, d9
 800c0d8:	f7f4 fbd8 	bl	800088c <__aeabi_ddiv>
 800c0dc:	4622      	mov	r2, r4
 800c0de:	462b      	mov	r3, r5
 800c0e0:	f7f4 f8f2 	bl	80002c8 <__aeabi_dsub>
 800c0e4:	4602      	mov	r2, r0
 800c0e6:	460b      	mov	r3, r1
 800c0e8:	2000      	movs	r0, #0
 800c0ea:	4957      	ldr	r1, [pc, #348]	; (800c248 <__ieee754_exp+0x2e8>)
 800c0ec:	f7f4 f8ec 	bl	80002c8 <__aeabi_dsub>
 800c0f0:	e753      	b.n	800bf9a <__ieee754_exp+0x3a>
 800c0f2:	4856      	ldr	r0, [pc, #344]	; (800c24c <__ieee754_exp+0x2ec>)
 800c0f4:	a348      	add	r3, pc, #288	; (adr r3, 800c218 <__ieee754_exp+0x2b8>)
 800c0f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0fa:	eb00 06c6 	add.w	r6, r0, r6, lsl #3
 800c0fe:	4629      	mov	r1, r5
 800c100:	4620      	mov	r0, r4
 800c102:	f7f4 fa99 	bl	8000638 <__aeabi_dmul>
 800c106:	e9d6 2300 	ldrd	r2, r3, [r6]
 800c10a:	f7f4 f8df 	bl	80002cc <__adddf3>
 800c10e:	f7f4 fd43 	bl	8000b98 <__aeabi_d2iz>
 800c112:	4682      	mov	sl, r0
 800c114:	f7f4 fa26 	bl	8000564 <__aeabi_i2d>
 800c118:	a341      	add	r3, pc, #260	; (adr r3, 800c220 <__ieee754_exp+0x2c0>)
 800c11a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c11e:	4606      	mov	r6, r0
 800c120:	460f      	mov	r7, r1
 800c122:	f7f4 fa89 	bl	8000638 <__aeabi_dmul>
 800c126:	4602      	mov	r2, r0
 800c128:	460b      	mov	r3, r1
 800c12a:	4620      	mov	r0, r4
 800c12c:	4629      	mov	r1, r5
 800c12e:	f7f4 f8cb 	bl	80002c8 <__aeabi_dsub>
 800c132:	a33d      	add	r3, pc, #244	; (adr r3, 800c228 <__ieee754_exp+0x2c8>)
 800c134:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c138:	4680      	mov	r8, r0
 800c13a:	4689      	mov	r9, r1
 800c13c:	4630      	mov	r0, r6
 800c13e:	4639      	mov	r1, r7
 800c140:	f7f4 fa7a 	bl	8000638 <__aeabi_dmul>
 800c144:	ec41 0b18 	vmov	d8, r0, r1
 800c148:	e76f      	b.n	800c02a <__ieee754_exp+0xca>
 800c14a:	4a41      	ldr	r2, [pc, #260]	; (800c250 <__ieee754_exp+0x2f0>)
 800c14c:	4293      	cmp	r3, r2
 800c14e:	d811      	bhi.n	800c174 <__ieee754_exp+0x214>
 800c150:	a323      	add	r3, pc, #140	; (adr r3, 800c1e0 <__ieee754_exp+0x280>)
 800c152:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c156:	ee10 0a10 	vmov	r0, s0
 800c15a:	4629      	mov	r1, r5
 800c15c:	f7f4 f8b6 	bl	80002cc <__adddf3>
 800c160:	4b39      	ldr	r3, [pc, #228]	; (800c248 <__ieee754_exp+0x2e8>)
 800c162:	2200      	movs	r2, #0
 800c164:	f7f4 fcf8 	bl	8000b58 <__aeabi_dcmpgt>
 800c168:	b138      	cbz	r0, 800c17a <__ieee754_exp+0x21a>
 800c16a:	4b37      	ldr	r3, [pc, #220]	; (800c248 <__ieee754_exp+0x2e8>)
 800c16c:	2200      	movs	r2, #0
 800c16e:	4620      	mov	r0, r4
 800c170:	4629      	mov	r1, r5
 800c172:	e710      	b.n	800bf96 <__ieee754_exp+0x36>
 800c174:	f04f 0a00 	mov.w	sl, #0
 800c178:	e75f      	b.n	800c03a <__ieee754_exp+0xda>
 800c17a:	4682      	mov	sl, r0
 800c17c:	e75d      	b.n	800c03a <__ieee754_exp+0xda>
 800c17e:	4632      	mov	r2, r6
 800c180:	463b      	mov	r3, r7
 800c182:	2000      	movs	r0, #0
 800c184:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800c188:	f7f4 f89e 	bl	80002c8 <__aeabi_dsub>
 800c18c:	4602      	mov	r2, r0
 800c18e:	460b      	mov	r3, r1
 800c190:	ec51 0b19 	vmov	r0, r1, d9
 800c194:	f7f4 fb7a 	bl	800088c <__aeabi_ddiv>
 800c198:	4602      	mov	r2, r0
 800c19a:	460b      	mov	r3, r1
 800c19c:	ec51 0b18 	vmov	r0, r1, d8
 800c1a0:	f7f4 f892 	bl	80002c8 <__aeabi_dsub>
 800c1a4:	4642      	mov	r2, r8
 800c1a6:	464b      	mov	r3, r9
 800c1a8:	f7f4 f88e 	bl	80002c8 <__aeabi_dsub>
 800c1ac:	4602      	mov	r2, r0
 800c1ae:	460b      	mov	r3, r1
 800c1b0:	2000      	movs	r0, #0
 800c1b2:	4925      	ldr	r1, [pc, #148]	; (800c248 <__ieee754_exp+0x2e8>)
 800c1b4:	f7f4 f888 	bl	80002c8 <__aeabi_dsub>
 800c1b8:	f46f 727f 	mvn.w	r2, #1020	; 0x3fc
 800c1bc:	4592      	cmp	sl, r2
 800c1be:	db02      	blt.n	800c1c6 <__ieee754_exp+0x266>
 800c1c0:	eb01 510a 	add.w	r1, r1, sl, lsl #20
 800c1c4:	e6e9      	b.n	800bf9a <__ieee754_exp+0x3a>
 800c1c6:	f50a 7a7a 	add.w	sl, sl, #1000	; 0x3e8
 800c1ca:	eb01 510a 	add.w	r1, r1, sl, lsl #20
 800c1ce:	2200      	movs	r2, #0
 800c1d0:	f04f 73b8 	mov.w	r3, #24117248	; 0x1700000
 800c1d4:	e6f9      	b.n	800bfca <__ieee754_exp+0x6a>
 800c1d6:	bf00      	nop
 800c1d8:	fefa39ef 	.word	0xfefa39ef
 800c1dc:	40862e42 	.word	0x40862e42
 800c1e0:	8800759c 	.word	0x8800759c
 800c1e4:	7e37e43c 	.word	0x7e37e43c
 800c1e8:	d52d3051 	.word	0xd52d3051
 800c1ec:	c0874910 	.word	0xc0874910
 800c1f0:	72bea4d0 	.word	0x72bea4d0
 800c1f4:	3e663769 	.word	0x3e663769
 800c1f8:	c5d26bf1 	.word	0xc5d26bf1
 800c1fc:	3ebbbd41 	.word	0x3ebbbd41
 800c200:	af25de2c 	.word	0xaf25de2c
 800c204:	3f11566a 	.word	0x3f11566a
 800c208:	16bebd93 	.word	0x16bebd93
 800c20c:	3f66c16c 	.word	0x3f66c16c
 800c210:	5555553e 	.word	0x5555553e
 800c214:	3fc55555 	.word	0x3fc55555
 800c218:	652b82fe 	.word	0x652b82fe
 800c21c:	3ff71547 	.word	0x3ff71547
 800c220:	fee00000 	.word	0xfee00000
 800c224:	3fe62e42 	.word	0x3fe62e42
 800c228:	35793c76 	.word	0x35793c76
 800c22c:	3dea39ef 	.word	0x3dea39ef
 800c230:	40862e41 	.word	0x40862e41
 800c234:	7fefffff 	.word	0x7fefffff
 800c238:	3fd62e42 	.word	0x3fd62e42
 800c23c:	3ff0a2b1 	.word	0x3ff0a2b1
 800c240:	08011948 	.word	0x08011948
 800c244:	08011958 	.word	0x08011958
 800c248:	3ff00000 	.word	0x3ff00000
 800c24c:	08011938 	.word	0x08011938
 800c250:	3e2fffff 	.word	0x3e2fffff

0800c254 <__ieee754_fmodf>:
 800c254:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c256:	ee10 6a90 	vmov	r6, s1
 800c25a:	f036 4500 	bics.w	r5, r6, #2147483648	; 0x80000000
 800c25e:	d009      	beq.n	800c274 <__ieee754_fmodf+0x20>
 800c260:	ee10 2a10 	vmov	r2, s0
 800c264:	f022 4300 	bic.w	r3, r2, #2147483648	; 0x80000000
 800c268:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800c26c:	da02      	bge.n	800c274 <__ieee754_fmodf+0x20>
 800c26e:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 800c272:	dd04      	ble.n	800c27e <__ieee754_fmodf+0x2a>
 800c274:	ee60 0a20 	vmul.f32	s1, s0, s1
 800c278:	ee80 0aa0 	vdiv.f32	s0, s1, s1
 800c27c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c27e:	42ab      	cmp	r3, r5
 800c280:	dbfc      	blt.n	800c27c <__ieee754_fmodf+0x28>
 800c282:	f002 4400 	and.w	r4, r2, #2147483648	; 0x80000000
 800c286:	d106      	bne.n	800c296 <__ieee754_fmodf+0x42>
 800c288:	4a32      	ldr	r2, [pc, #200]	; (800c354 <__ieee754_fmodf+0x100>)
 800c28a:	0fe3      	lsrs	r3, r4, #31
 800c28c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800c290:	ed93 0a00 	vldr	s0, [r3]
 800c294:	e7f2      	b.n	800c27c <__ieee754_fmodf+0x28>
 800c296:	f012 4fff 	tst.w	r2, #2139095040	; 0x7f800000
 800c29a:	d13f      	bne.n	800c31c <__ieee754_fmodf+0xc8>
 800c29c:	0219      	lsls	r1, r3, #8
 800c29e:	f06f 007d 	mvn.w	r0, #125	; 0x7d
 800c2a2:	2900      	cmp	r1, #0
 800c2a4:	dc37      	bgt.n	800c316 <__ieee754_fmodf+0xc2>
 800c2a6:	f016 4fff 	tst.w	r6, #2139095040	; 0x7f800000
 800c2aa:	d13d      	bne.n	800c328 <__ieee754_fmodf+0xd4>
 800c2ac:	022f      	lsls	r7, r5, #8
 800c2ae:	f06f 017d 	mvn.w	r1, #125	; 0x7d
 800c2b2:	2f00      	cmp	r7, #0
 800c2b4:	da35      	bge.n	800c322 <__ieee754_fmodf+0xce>
 800c2b6:	f110 0f7e 	cmn.w	r0, #126	; 0x7e
 800c2ba:	bfbb      	ittet	lt
 800c2bc:	f06f 027d 	mvnlt.w	r2, #125	; 0x7d
 800c2c0:	1a12      	sublt	r2, r2, r0
 800c2c2:	f3c2 0316 	ubfxge	r3, r2, #0, #23
 800c2c6:	4093      	lsllt	r3, r2
 800c2c8:	bfa8      	it	ge
 800c2ca:	f443 0300 	orrge.w	r3, r3, #8388608	; 0x800000
 800c2ce:	f111 0f7e 	cmn.w	r1, #126	; 0x7e
 800c2d2:	bfb5      	itete	lt
 800c2d4:	f06f 027d 	mvnlt.w	r2, #125	; 0x7d
 800c2d8:	f3c6 0516 	ubfxge	r5, r6, #0, #23
 800c2dc:	1a52      	sublt	r2, r2, r1
 800c2de:	f445 0500 	orrge.w	r5, r5, #8388608	; 0x800000
 800c2e2:	bfb8      	it	lt
 800c2e4:	4095      	lsllt	r5, r2
 800c2e6:	1a40      	subs	r0, r0, r1
 800c2e8:	1b5a      	subs	r2, r3, r5
 800c2ea:	bb00      	cbnz	r0, 800c32e <__ieee754_fmodf+0xda>
 800c2ec:	ea13 0322 	ands.w	r3, r3, r2, asr #32
 800c2f0:	bf38      	it	cc
 800c2f2:	4613      	movcc	r3, r2
 800c2f4:	2b00      	cmp	r3, #0
 800c2f6:	d0c7      	beq.n	800c288 <__ieee754_fmodf+0x34>
 800c2f8:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800c2fc:	db1f      	blt.n	800c33e <__ieee754_fmodf+0xea>
 800c2fe:	f111 0f7e 	cmn.w	r1, #126	; 0x7e
 800c302:	db1f      	blt.n	800c344 <__ieee754_fmodf+0xf0>
 800c304:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 800c308:	317f      	adds	r1, #127	; 0x7f
 800c30a:	4323      	orrs	r3, r4
 800c30c:	ea43 53c1 	orr.w	r3, r3, r1, lsl #23
 800c310:	ee00 3a10 	vmov	s0, r3
 800c314:	e7b2      	b.n	800c27c <__ieee754_fmodf+0x28>
 800c316:	3801      	subs	r0, #1
 800c318:	0049      	lsls	r1, r1, #1
 800c31a:	e7c2      	b.n	800c2a2 <__ieee754_fmodf+0x4e>
 800c31c:	15d8      	asrs	r0, r3, #23
 800c31e:	387f      	subs	r0, #127	; 0x7f
 800c320:	e7c1      	b.n	800c2a6 <__ieee754_fmodf+0x52>
 800c322:	3901      	subs	r1, #1
 800c324:	007f      	lsls	r7, r7, #1
 800c326:	e7c4      	b.n	800c2b2 <__ieee754_fmodf+0x5e>
 800c328:	15e9      	asrs	r1, r5, #23
 800c32a:	397f      	subs	r1, #127	; 0x7f
 800c32c:	e7c3      	b.n	800c2b6 <__ieee754_fmodf+0x62>
 800c32e:	2a00      	cmp	r2, #0
 800c330:	da02      	bge.n	800c338 <__ieee754_fmodf+0xe4>
 800c332:	005b      	lsls	r3, r3, #1
 800c334:	3801      	subs	r0, #1
 800c336:	e7d7      	b.n	800c2e8 <__ieee754_fmodf+0x94>
 800c338:	d0a6      	beq.n	800c288 <__ieee754_fmodf+0x34>
 800c33a:	0053      	lsls	r3, r2, #1
 800c33c:	e7fa      	b.n	800c334 <__ieee754_fmodf+0xe0>
 800c33e:	005b      	lsls	r3, r3, #1
 800c340:	3901      	subs	r1, #1
 800c342:	e7d9      	b.n	800c2f8 <__ieee754_fmodf+0xa4>
 800c344:	f1c1 21ff 	rsb	r1, r1, #4278255360	; 0xff00ff00
 800c348:	f501 017f 	add.w	r1, r1, #16711680	; 0xff0000
 800c34c:	3182      	adds	r1, #130	; 0x82
 800c34e:	410b      	asrs	r3, r1
 800c350:	4323      	orrs	r3, r4
 800c352:	e7dd      	b.n	800c310 <__ieee754_fmodf+0xbc>
 800c354:	08011968 	.word	0x08011968

0800c358 <__ieee754_sqrtf>:
 800c358:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800c35c:	4770      	bx	lr

0800c35e <finite>:
 800c35e:	b082      	sub	sp, #8
 800c360:	ed8d 0b00 	vstr	d0, [sp]
 800c364:	9801      	ldr	r0, [sp, #4]
 800c366:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 800c36a:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800c36e:	0fc0      	lsrs	r0, r0, #31
 800c370:	b002      	add	sp, #8
 800c372:	4770      	bx	lr

0800c374 <atof>:
 800c374:	2100      	movs	r1, #0
 800c376:	f001 bb65 	b.w	800da44 <strtod>

0800c37a <atoi>:
 800c37a:	220a      	movs	r2, #10
 800c37c:	2100      	movs	r1, #0
 800c37e:	f001 bbf1 	b.w	800db64 <strtol>
	...

0800c384 <__errno>:
 800c384:	4b01      	ldr	r3, [pc, #4]	; (800c38c <__errno+0x8>)
 800c386:	6818      	ldr	r0, [r3, #0]
 800c388:	4770      	bx	lr
 800c38a:	bf00      	nop
 800c38c:	2000004c 	.word	0x2000004c

0800c390 <__libc_init_array>:
 800c390:	b570      	push	{r4, r5, r6, lr}
 800c392:	4d0d      	ldr	r5, [pc, #52]	; (800c3c8 <__libc_init_array+0x38>)
 800c394:	4c0d      	ldr	r4, [pc, #52]	; (800c3cc <__libc_init_array+0x3c>)
 800c396:	1b64      	subs	r4, r4, r5
 800c398:	10a4      	asrs	r4, r4, #2
 800c39a:	2600      	movs	r6, #0
 800c39c:	42a6      	cmp	r6, r4
 800c39e:	d109      	bne.n	800c3b4 <__libc_init_array+0x24>
 800c3a0:	4d0b      	ldr	r5, [pc, #44]	; (800c3d0 <__libc_init_array+0x40>)
 800c3a2:	4c0c      	ldr	r4, [pc, #48]	; (800c3d4 <__libc_init_array+0x44>)
 800c3a4:	f004 f906 	bl	80105b4 <_init>
 800c3a8:	1b64      	subs	r4, r4, r5
 800c3aa:	10a4      	asrs	r4, r4, #2
 800c3ac:	2600      	movs	r6, #0
 800c3ae:	42a6      	cmp	r6, r4
 800c3b0:	d105      	bne.n	800c3be <__libc_init_array+0x2e>
 800c3b2:	bd70      	pop	{r4, r5, r6, pc}
 800c3b4:	f855 3b04 	ldr.w	r3, [r5], #4
 800c3b8:	4798      	blx	r3
 800c3ba:	3601      	adds	r6, #1
 800c3bc:	e7ee      	b.n	800c39c <__libc_init_array+0xc>
 800c3be:	f855 3b04 	ldr.w	r3, [r5], #4
 800c3c2:	4798      	blx	r3
 800c3c4:	3601      	adds	r6, #1
 800c3c6:	e7f2      	b.n	800c3ae <__libc_init_array+0x1e>
 800c3c8:	08011e24 	.word	0x08011e24
 800c3cc:	08011e24 	.word	0x08011e24
 800c3d0:	08011e24 	.word	0x08011e24
 800c3d4:	08011e28 	.word	0x08011e28

0800c3d8 <memcpy>:
 800c3d8:	440a      	add	r2, r1
 800c3da:	4291      	cmp	r1, r2
 800c3dc:	f100 33ff 	add.w	r3, r0, #4294967295
 800c3e0:	d100      	bne.n	800c3e4 <memcpy+0xc>
 800c3e2:	4770      	bx	lr
 800c3e4:	b510      	push	{r4, lr}
 800c3e6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c3ea:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c3ee:	4291      	cmp	r1, r2
 800c3f0:	d1f9      	bne.n	800c3e6 <memcpy+0xe>
 800c3f2:	bd10      	pop	{r4, pc}

0800c3f4 <memset>:
 800c3f4:	4402      	add	r2, r0
 800c3f6:	4603      	mov	r3, r0
 800c3f8:	4293      	cmp	r3, r2
 800c3fa:	d100      	bne.n	800c3fe <memset+0xa>
 800c3fc:	4770      	bx	lr
 800c3fe:	f803 1b01 	strb.w	r1, [r3], #1
 800c402:	e7f9      	b.n	800c3f8 <memset+0x4>

0800c404 <__cvt>:
 800c404:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c408:	ec55 4b10 	vmov	r4, r5, d0
 800c40c:	2d00      	cmp	r5, #0
 800c40e:	460e      	mov	r6, r1
 800c410:	4619      	mov	r1, r3
 800c412:	462b      	mov	r3, r5
 800c414:	bfbb      	ittet	lt
 800c416:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800c41a:	461d      	movlt	r5, r3
 800c41c:	2300      	movge	r3, #0
 800c41e:	232d      	movlt	r3, #45	; 0x2d
 800c420:	700b      	strb	r3, [r1, #0]
 800c422:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c424:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800c428:	4691      	mov	r9, r2
 800c42a:	f023 0820 	bic.w	r8, r3, #32
 800c42e:	bfbc      	itt	lt
 800c430:	4622      	movlt	r2, r4
 800c432:	4614      	movlt	r4, r2
 800c434:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800c438:	d005      	beq.n	800c446 <__cvt+0x42>
 800c43a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800c43e:	d100      	bne.n	800c442 <__cvt+0x3e>
 800c440:	3601      	adds	r6, #1
 800c442:	2102      	movs	r1, #2
 800c444:	e000      	b.n	800c448 <__cvt+0x44>
 800c446:	2103      	movs	r1, #3
 800c448:	ab03      	add	r3, sp, #12
 800c44a:	9301      	str	r3, [sp, #4]
 800c44c:	ab02      	add	r3, sp, #8
 800c44e:	9300      	str	r3, [sp, #0]
 800c450:	ec45 4b10 	vmov	d0, r4, r5
 800c454:	4653      	mov	r3, sl
 800c456:	4632      	mov	r2, r6
 800c458:	f001 fcda 	bl	800de10 <_dtoa_r>
 800c45c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800c460:	4607      	mov	r7, r0
 800c462:	d102      	bne.n	800c46a <__cvt+0x66>
 800c464:	f019 0f01 	tst.w	r9, #1
 800c468:	d022      	beq.n	800c4b0 <__cvt+0xac>
 800c46a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800c46e:	eb07 0906 	add.w	r9, r7, r6
 800c472:	d110      	bne.n	800c496 <__cvt+0x92>
 800c474:	783b      	ldrb	r3, [r7, #0]
 800c476:	2b30      	cmp	r3, #48	; 0x30
 800c478:	d10a      	bne.n	800c490 <__cvt+0x8c>
 800c47a:	2200      	movs	r2, #0
 800c47c:	2300      	movs	r3, #0
 800c47e:	4620      	mov	r0, r4
 800c480:	4629      	mov	r1, r5
 800c482:	f7f4 fb41 	bl	8000b08 <__aeabi_dcmpeq>
 800c486:	b918      	cbnz	r0, 800c490 <__cvt+0x8c>
 800c488:	f1c6 0601 	rsb	r6, r6, #1
 800c48c:	f8ca 6000 	str.w	r6, [sl]
 800c490:	f8da 3000 	ldr.w	r3, [sl]
 800c494:	4499      	add	r9, r3
 800c496:	2200      	movs	r2, #0
 800c498:	2300      	movs	r3, #0
 800c49a:	4620      	mov	r0, r4
 800c49c:	4629      	mov	r1, r5
 800c49e:	f7f4 fb33 	bl	8000b08 <__aeabi_dcmpeq>
 800c4a2:	b108      	cbz	r0, 800c4a8 <__cvt+0xa4>
 800c4a4:	f8cd 900c 	str.w	r9, [sp, #12]
 800c4a8:	2230      	movs	r2, #48	; 0x30
 800c4aa:	9b03      	ldr	r3, [sp, #12]
 800c4ac:	454b      	cmp	r3, r9
 800c4ae:	d307      	bcc.n	800c4c0 <__cvt+0xbc>
 800c4b0:	9b03      	ldr	r3, [sp, #12]
 800c4b2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c4b4:	1bdb      	subs	r3, r3, r7
 800c4b6:	4638      	mov	r0, r7
 800c4b8:	6013      	str	r3, [r2, #0]
 800c4ba:	b004      	add	sp, #16
 800c4bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c4c0:	1c59      	adds	r1, r3, #1
 800c4c2:	9103      	str	r1, [sp, #12]
 800c4c4:	701a      	strb	r2, [r3, #0]
 800c4c6:	e7f0      	b.n	800c4aa <__cvt+0xa6>

0800c4c8 <__exponent>:
 800c4c8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c4ca:	4603      	mov	r3, r0
 800c4cc:	2900      	cmp	r1, #0
 800c4ce:	bfb8      	it	lt
 800c4d0:	4249      	neglt	r1, r1
 800c4d2:	f803 2b02 	strb.w	r2, [r3], #2
 800c4d6:	bfb4      	ite	lt
 800c4d8:	222d      	movlt	r2, #45	; 0x2d
 800c4da:	222b      	movge	r2, #43	; 0x2b
 800c4dc:	2909      	cmp	r1, #9
 800c4de:	7042      	strb	r2, [r0, #1]
 800c4e0:	dd2a      	ble.n	800c538 <__exponent+0x70>
 800c4e2:	f10d 0407 	add.w	r4, sp, #7
 800c4e6:	46a4      	mov	ip, r4
 800c4e8:	270a      	movs	r7, #10
 800c4ea:	46a6      	mov	lr, r4
 800c4ec:	460a      	mov	r2, r1
 800c4ee:	fb91 f6f7 	sdiv	r6, r1, r7
 800c4f2:	fb07 1516 	mls	r5, r7, r6, r1
 800c4f6:	3530      	adds	r5, #48	; 0x30
 800c4f8:	2a63      	cmp	r2, #99	; 0x63
 800c4fa:	f104 34ff 	add.w	r4, r4, #4294967295
 800c4fe:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800c502:	4631      	mov	r1, r6
 800c504:	dcf1      	bgt.n	800c4ea <__exponent+0x22>
 800c506:	3130      	adds	r1, #48	; 0x30
 800c508:	f1ae 0502 	sub.w	r5, lr, #2
 800c50c:	f804 1c01 	strb.w	r1, [r4, #-1]
 800c510:	1c44      	adds	r4, r0, #1
 800c512:	4629      	mov	r1, r5
 800c514:	4561      	cmp	r1, ip
 800c516:	d30a      	bcc.n	800c52e <__exponent+0x66>
 800c518:	f10d 0209 	add.w	r2, sp, #9
 800c51c:	eba2 020e 	sub.w	r2, r2, lr
 800c520:	4565      	cmp	r5, ip
 800c522:	bf88      	it	hi
 800c524:	2200      	movhi	r2, #0
 800c526:	4413      	add	r3, r2
 800c528:	1a18      	subs	r0, r3, r0
 800c52a:	b003      	add	sp, #12
 800c52c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c52e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c532:	f804 2f01 	strb.w	r2, [r4, #1]!
 800c536:	e7ed      	b.n	800c514 <__exponent+0x4c>
 800c538:	2330      	movs	r3, #48	; 0x30
 800c53a:	3130      	adds	r1, #48	; 0x30
 800c53c:	7083      	strb	r3, [r0, #2]
 800c53e:	70c1      	strb	r1, [r0, #3]
 800c540:	1d03      	adds	r3, r0, #4
 800c542:	e7f1      	b.n	800c528 <__exponent+0x60>

0800c544 <_printf_float>:
 800c544:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c548:	ed2d 8b02 	vpush	{d8}
 800c54c:	b08d      	sub	sp, #52	; 0x34
 800c54e:	460c      	mov	r4, r1
 800c550:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800c554:	4616      	mov	r6, r2
 800c556:	461f      	mov	r7, r3
 800c558:	4605      	mov	r5, r0
 800c55a:	f002 ff6b 	bl	800f434 <_localeconv_r>
 800c55e:	f8d0 a000 	ldr.w	sl, [r0]
 800c562:	4650      	mov	r0, sl
 800c564:	f7f3 fe54 	bl	8000210 <strlen>
 800c568:	2300      	movs	r3, #0
 800c56a:	930a      	str	r3, [sp, #40]	; 0x28
 800c56c:	6823      	ldr	r3, [r4, #0]
 800c56e:	9305      	str	r3, [sp, #20]
 800c570:	f8d8 3000 	ldr.w	r3, [r8]
 800c574:	f894 b018 	ldrb.w	fp, [r4, #24]
 800c578:	3307      	adds	r3, #7
 800c57a:	f023 0307 	bic.w	r3, r3, #7
 800c57e:	f103 0208 	add.w	r2, r3, #8
 800c582:	f8c8 2000 	str.w	r2, [r8]
 800c586:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c58a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800c58e:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800c592:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800c596:	9307      	str	r3, [sp, #28]
 800c598:	f8cd 8018 	str.w	r8, [sp, #24]
 800c59c:	ee08 0a10 	vmov	s16, r0
 800c5a0:	4b9f      	ldr	r3, [pc, #636]	; (800c820 <_printf_float+0x2dc>)
 800c5a2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c5a6:	f04f 32ff 	mov.w	r2, #4294967295
 800c5aa:	f7f4 fadf 	bl	8000b6c <__aeabi_dcmpun>
 800c5ae:	bb88      	cbnz	r0, 800c614 <_printf_float+0xd0>
 800c5b0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c5b4:	4b9a      	ldr	r3, [pc, #616]	; (800c820 <_printf_float+0x2dc>)
 800c5b6:	f04f 32ff 	mov.w	r2, #4294967295
 800c5ba:	f7f4 fab9 	bl	8000b30 <__aeabi_dcmple>
 800c5be:	bb48      	cbnz	r0, 800c614 <_printf_float+0xd0>
 800c5c0:	2200      	movs	r2, #0
 800c5c2:	2300      	movs	r3, #0
 800c5c4:	4640      	mov	r0, r8
 800c5c6:	4649      	mov	r1, r9
 800c5c8:	f7f4 faa8 	bl	8000b1c <__aeabi_dcmplt>
 800c5cc:	b110      	cbz	r0, 800c5d4 <_printf_float+0x90>
 800c5ce:	232d      	movs	r3, #45	; 0x2d
 800c5d0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c5d4:	4b93      	ldr	r3, [pc, #588]	; (800c824 <_printf_float+0x2e0>)
 800c5d6:	4894      	ldr	r0, [pc, #592]	; (800c828 <_printf_float+0x2e4>)
 800c5d8:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800c5dc:	bf94      	ite	ls
 800c5de:	4698      	movls	r8, r3
 800c5e0:	4680      	movhi	r8, r0
 800c5e2:	2303      	movs	r3, #3
 800c5e4:	6123      	str	r3, [r4, #16]
 800c5e6:	9b05      	ldr	r3, [sp, #20]
 800c5e8:	f023 0204 	bic.w	r2, r3, #4
 800c5ec:	6022      	str	r2, [r4, #0]
 800c5ee:	f04f 0900 	mov.w	r9, #0
 800c5f2:	9700      	str	r7, [sp, #0]
 800c5f4:	4633      	mov	r3, r6
 800c5f6:	aa0b      	add	r2, sp, #44	; 0x2c
 800c5f8:	4621      	mov	r1, r4
 800c5fa:	4628      	mov	r0, r5
 800c5fc:	f000 f9d8 	bl	800c9b0 <_printf_common>
 800c600:	3001      	adds	r0, #1
 800c602:	f040 8090 	bne.w	800c726 <_printf_float+0x1e2>
 800c606:	f04f 30ff 	mov.w	r0, #4294967295
 800c60a:	b00d      	add	sp, #52	; 0x34
 800c60c:	ecbd 8b02 	vpop	{d8}
 800c610:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c614:	4642      	mov	r2, r8
 800c616:	464b      	mov	r3, r9
 800c618:	4640      	mov	r0, r8
 800c61a:	4649      	mov	r1, r9
 800c61c:	f7f4 faa6 	bl	8000b6c <__aeabi_dcmpun>
 800c620:	b140      	cbz	r0, 800c634 <_printf_float+0xf0>
 800c622:	464b      	mov	r3, r9
 800c624:	2b00      	cmp	r3, #0
 800c626:	bfbc      	itt	lt
 800c628:	232d      	movlt	r3, #45	; 0x2d
 800c62a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800c62e:	487f      	ldr	r0, [pc, #508]	; (800c82c <_printf_float+0x2e8>)
 800c630:	4b7f      	ldr	r3, [pc, #508]	; (800c830 <_printf_float+0x2ec>)
 800c632:	e7d1      	b.n	800c5d8 <_printf_float+0x94>
 800c634:	6863      	ldr	r3, [r4, #4]
 800c636:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800c63a:	9206      	str	r2, [sp, #24]
 800c63c:	1c5a      	adds	r2, r3, #1
 800c63e:	d13f      	bne.n	800c6c0 <_printf_float+0x17c>
 800c640:	2306      	movs	r3, #6
 800c642:	6063      	str	r3, [r4, #4]
 800c644:	9b05      	ldr	r3, [sp, #20]
 800c646:	6861      	ldr	r1, [r4, #4]
 800c648:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800c64c:	2300      	movs	r3, #0
 800c64e:	9303      	str	r3, [sp, #12]
 800c650:	ab0a      	add	r3, sp, #40	; 0x28
 800c652:	e9cd b301 	strd	fp, r3, [sp, #4]
 800c656:	ab09      	add	r3, sp, #36	; 0x24
 800c658:	ec49 8b10 	vmov	d0, r8, r9
 800c65c:	9300      	str	r3, [sp, #0]
 800c65e:	6022      	str	r2, [r4, #0]
 800c660:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800c664:	4628      	mov	r0, r5
 800c666:	f7ff fecd 	bl	800c404 <__cvt>
 800c66a:	9b06      	ldr	r3, [sp, #24]
 800c66c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c66e:	2b47      	cmp	r3, #71	; 0x47
 800c670:	4680      	mov	r8, r0
 800c672:	d108      	bne.n	800c686 <_printf_float+0x142>
 800c674:	1cc8      	adds	r0, r1, #3
 800c676:	db02      	blt.n	800c67e <_printf_float+0x13a>
 800c678:	6863      	ldr	r3, [r4, #4]
 800c67a:	4299      	cmp	r1, r3
 800c67c:	dd41      	ble.n	800c702 <_printf_float+0x1be>
 800c67e:	f1ab 0b02 	sub.w	fp, fp, #2
 800c682:	fa5f fb8b 	uxtb.w	fp, fp
 800c686:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800c68a:	d820      	bhi.n	800c6ce <_printf_float+0x18a>
 800c68c:	3901      	subs	r1, #1
 800c68e:	465a      	mov	r2, fp
 800c690:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800c694:	9109      	str	r1, [sp, #36]	; 0x24
 800c696:	f7ff ff17 	bl	800c4c8 <__exponent>
 800c69a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c69c:	1813      	adds	r3, r2, r0
 800c69e:	2a01      	cmp	r2, #1
 800c6a0:	4681      	mov	r9, r0
 800c6a2:	6123      	str	r3, [r4, #16]
 800c6a4:	dc02      	bgt.n	800c6ac <_printf_float+0x168>
 800c6a6:	6822      	ldr	r2, [r4, #0]
 800c6a8:	07d2      	lsls	r2, r2, #31
 800c6aa:	d501      	bpl.n	800c6b0 <_printf_float+0x16c>
 800c6ac:	3301      	adds	r3, #1
 800c6ae:	6123      	str	r3, [r4, #16]
 800c6b0:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800c6b4:	2b00      	cmp	r3, #0
 800c6b6:	d09c      	beq.n	800c5f2 <_printf_float+0xae>
 800c6b8:	232d      	movs	r3, #45	; 0x2d
 800c6ba:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c6be:	e798      	b.n	800c5f2 <_printf_float+0xae>
 800c6c0:	9a06      	ldr	r2, [sp, #24]
 800c6c2:	2a47      	cmp	r2, #71	; 0x47
 800c6c4:	d1be      	bne.n	800c644 <_printf_float+0x100>
 800c6c6:	2b00      	cmp	r3, #0
 800c6c8:	d1bc      	bne.n	800c644 <_printf_float+0x100>
 800c6ca:	2301      	movs	r3, #1
 800c6cc:	e7b9      	b.n	800c642 <_printf_float+0xfe>
 800c6ce:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800c6d2:	d118      	bne.n	800c706 <_printf_float+0x1c2>
 800c6d4:	2900      	cmp	r1, #0
 800c6d6:	6863      	ldr	r3, [r4, #4]
 800c6d8:	dd0b      	ble.n	800c6f2 <_printf_float+0x1ae>
 800c6da:	6121      	str	r1, [r4, #16]
 800c6dc:	b913      	cbnz	r3, 800c6e4 <_printf_float+0x1a0>
 800c6de:	6822      	ldr	r2, [r4, #0]
 800c6e0:	07d0      	lsls	r0, r2, #31
 800c6e2:	d502      	bpl.n	800c6ea <_printf_float+0x1a6>
 800c6e4:	3301      	adds	r3, #1
 800c6e6:	440b      	add	r3, r1
 800c6e8:	6123      	str	r3, [r4, #16]
 800c6ea:	65a1      	str	r1, [r4, #88]	; 0x58
 800c6ec:	f04f 0900 	mov.w	r9, #0
 800c6f0:	e7de      	b.n	800c6b0 <_printf_float+0x16c>
 800c6f2:	b913      	cbnz	r3, 800c6fa <_printf_float+0x1b6>
 800c6f4:	6822      	ldr	r2, [r4, #0]
 800c6f6:	07d2      	lsls	r2, r2, #31
 800c6f8:	d501      	bpl.n	800c6fe <_printf_float+0x1ba>
 800c6fa:	3302      	adds	r3, #2
 800c6fc:	e7f4      	b.n	800c6e8 <_printf_float+0x1a4>
 800c6fe:	2301      	movs	r3, #1
 800c700:	e7f2      	b.n	800c6e8 <_printf_float+0x1a4>
 800c702:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800c706:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c708:	4299      	cmp	r1, r3
 800c70a:	db05      	blt.n	800c718 <_printf_float+0x1d4>
 800c70c:	6823      	ldr	r3, [r4, #0]
 800c70e:	6121      	str	r1, [r4, #16]
 800c710:	07d8      	lsls	r0, r3, #31
 800c712:	d5ea      	bpl.n	800c6ea <_printf_float+0x1a6>
 800c714:	1c4b      	adds	r3, r1, #1
 800c716:	e7e7      	b.n	800c6e8 <_printf_float+0x1a4>
 800c718:	2900      	cmp	r1, #0
 800c71a:	bfd4      	ite	le
 800c71c:	f1c1 0202 	rsble	r2, r1, #2
 800c720:	2201      	movgt	r2, #1
 800c722:	4413      	add	r3, r2
 800c724:	e7e0      	b.n	800c6e8 <_printf_float+0x1a4>
 800c726:	6823      	ldr	r3, [r4, #0]
 800c728:	055a      	lsls	r2, r3, #21
 800c72a:	d407      	bmi.n	800c73c <_printf_float+0x1f8>
 800c72c:	6923      	ldr	r3, [r4, #16]
 800c72e:	4642      	mov	r2, r8
 800c730:	4631      	mov	r1, r6
 800c732:	4628      	mov	r0, r5
 800c734:	47b8      	blx	r7
 800c736:	3001      	adds	r0, #1
 800c738:	d12c      	bne.n	800c794 <_printf_float+0x250>
 800c73a:	e764      	b.n	800c606 <_printf_float+0xc2>
 800c73c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800c740:	f240 80e0 	bls.w	800c904 <_printf_float+0x3c0>
 800c744:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800c748:	2200      	movs	r2, #0
 800c74a:	2300      	movs	r3, #0
 800c74c:	f7f4 f9dc 	bl	8000b08 <__aeabi_dcmpeq>
 800c750:	2800      	cmp	r0, #0
 800c752:	d034      	beq.n	800c7be <_printf_float+0x27a>
 800c754:	4a37      	ldr	r2, [pc, #220]	; (800c834 <_printf_float+0x2f0>)
 800c756:	2301      	movs	r3, #1
 800c758:	4631      	mov	r1, r6
 800c75a:	4628      	mov	r0, r5
 800c75c:	47b8      	blx	r7
 800c75e:	3001      	adds	r0, #1
 800c760:	f43f af51 	beq.w	800c606 <_printf_float+0xc2>
 800c764:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c768:	429a      	cmp	r2, r3
 800c76a:	db02      	blt.n	800c772 <_printf_float+0x22e>
 800c76c:	6823      	ldr	r3, [r4, #0]
 800c76e:	07d8      	lsls	r0, r3, #31
 800c770:	d510      	bpl.n	800c794 <_printf_float+0x250>
 800c772:	ee18 3a10 	vmov	r3, s16
 800c776:	4652      	mov	r2, sl
 800c778:	4631      	mov	r1, r6
 800c77a:	4628      	mov	r0, r5
 800c77c:	47b8      	blx	r7
 800c77e:	3001      	adds	r0, #1
 800c780:	f43f af41 	beq.w	800c606 <_printf_float+0xc2>
 800c784:	f04f 0800 	mov.w	r8, #0
 800c788:	f104 091a 	add.w	r9, r4, #26
 800c78c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c78e:	3b01      	subs	r3, #1
 800c790:	4543      	cmp	r3, r8
 800c792:	dc09      	bgt.n	800c7a8 <_printf_float+0x264>
 800c794:	6823      	ldr	r3, [r4, #0]
 800c796:	079b      	lsls	r3, r3, #30
 800c798:	f100 8105 	bmi.w	800c9a6 <_printf_float+0x462>
 800c79c:	68e0      	ldr	r0, [r4, #12]
 800c79e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c7a0:	4298      	cmp	r0, r3
 800c7a2:	bfb8      	it	lt
 800c7a4:	4618      	movlt	r0, r3
 800c7a6:	e730      	b.n	800c60a <_printf_float+0xc6>
 800c7a8:	2301      	movs	r3, #1
 800c7aa:	464a      	mov	r2, r9
 800c7ac:	4631      	mov	r1, r6
 800c7ae:	4628      	mov	r0, r5
 800c7b0:	47b8      	blx	r7
 800c7b2:	3001      	adds	r0, #1
 800c7b4:	f43f af27 	beq.w	800c606 <_printf_float+0xc2>
 800c7b8:	f108 0801 	add.w	r8, r8, #1
 800c7bc:	e7e6      	b.n	800c78c <_printf_float+0x248>
 800c7be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c7c0:	2b00      	cmp	r3, #0
 800c7c2:	dc39      	bgt.n	800c838 <_printf_float+0x2f4>
 800c7c4:	4a1b      	ldr	r2, [pc, #108]	; (800c834 <_printf_float+0x2f0>)
 800c7c6:	2301      	movs	r3, #1
 800c7c8:	4631      	mov	r1, r6
 800c7ca:	4628      	mov	r0, r5
 800c7cc:	47b8      	blx	r7
 800c7ce:	3001      	adds	r0, #1
 800c7d0:	f43f af19 	beq.w	800c606 <_printf_float+0xc2>
 800c7d4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c7d8:	4313      	orrs	r3, r2
 800c7da:	d102      	bne.n	800c7e2 <_printf_float+0x29e>
 800c7dc:	6823      	ldr	r3, [r4, #0]
 800c7de:	07d9      	lsls	r1, r3, #31
 800c7e0:	d5d8      	bpl.n	800c794 <_printf_float+0x250>
 800c7e2:	ee18 3a10 	vmov	r3, s16
 800c7e6:	4652      	mov	r2, sl
 800c7e8:	4631      	mov	r1, r6
 800c7ea:	4628      	mov	r0, r5
 800c7ec:	47b8      	blx	r7
 800c7ee:	3001      	adds	r0, #1
 800c7f0:	f43f af09 	beq.w	800c606 <_printf_float+0xc2>
 800c7f4:	f04f 0900 	mov.w	r9, #0
 800c7f8:	f104 0a1a 	add.w	sl, r4, #26
 800c7fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c7fe:	425b      	negs	r3, r3
 800c800:	454b      	cmp	r3, r9
 800c802:	dc01      	bgt.n	800c808 <_printf_float+0x2c4>
 800c804:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c806:	e792      	b.n	800c72e <_printf_float+0x1ea>
 800c808:	2301      	movs	r3, #1
 800c80a:	4652      	mov	r2, sl
 800c80c:	4631      	mov	r1, r6
 800c80e:	4628      	mov	r0, r5
 800c810:	47b8      	blx	r7
 800c812:	3001      	adds	r0, #1
 800c814:	f43f aef7 	beq.w	800c606 <_printf_float+0xc2>
 800c818:	f109 0901 	add.w	r9, r9, #1
 800c81c:	e7ee      	b.n	800c7fc <_printf_float+0x2b8>
 800c81e:	bf00      	nop
 800c820:	7fefffff 	.word	0x7fefffff
 800c824:	08011974 	.word	0x08011974
 800c828:	08011978 	.word	0x08011978
 800c82c:	08011980 	.word	0x08011980
 800c830:	0801197c 	.word	0x0801197c
 800c834:	08011984 	.word	0x08011984
 800c838:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c83a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800c83c:	429a      	cmp	r2, r3
 800c83e:	bfa8      	it	ge
 800c840:	461a      	movge	r2, r3
 800c842:	2a00      	cmp	r2, #0
 800c844:	4691      	mov	r9, r2
 800c846:	dc37      	bgt.n	800c8b8 <_printf_float+0x374>
 800c848:	f04f 0b00 	mov.w	fp, #0
 800c84c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c850:	f104 021a 	add.w	r2, r4, #26
 800c854:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800c856:	9305      	str	r3, [sp, #20]
 800c858:	eba3 0309 	sub.w	r3, r3, r9
 800c85c:	455b      	cmp	r3, fp
 800c85e:	dc33      	bgt.n	800c8c8 <_printf_float+0x384>
 800c860:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c864:	429a      	cmp	r2, r3
 800c866:	db3b      	blt.n	800c8e0 <_printf_float+0x39c>
 800c868:	6823      	ldr	r3, [r4, #0]
 800c86a:	07da      	lsls	r2, r3, #31
 800c86c:	d438      	bmi.n	800c8e0 <_printf_float+0x39c>
 800c86e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c870:	9b05      	ldr	r3, [sp, #20]
 800c872:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c874:	1ad3      	subs	r3, r2, r3
 800c876:	eba2 0901 	sub.w	r9, r2, r1
 800c87a:	4599      	cmp	r9, r3
 800c87c:	bfa8      	it	ge
 800c87e:	4699      	movge	r9, r3
 800c880:	f1b9 0f00 	cmp.w	r9, #0
 800c884:	dc35      	bgt.n	800c8f2 <_printf_float+0x3ae>
 800c886:	f04f 0800 	mov.w	r8, #0
 800c88a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c88e:	f104 0a1a 	add.w	sl, r4, #26
 800c892:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c896:	1a9b      	subs	r3, r3, r2
 800c898:	eba3 0309 	sub.w	r3, r3, r9
 800c89c:	4543      	cmp	r3, r8
 800c89e:	f77f af79 	ble.w	800c794 <_printf_float+0x250>
 800c8a2:	2301      	movs	r3, #1
 800c8a4:	4652      	mov	r2, sl
 800c8a6:	4631      	mov	r1, r6
 800c8a8:	4628      	mov	r0, r5
 800c8aa:	47b8      	blx	r7
 800c8ac:	3001      	adds	r0, #1
 800c8ae:	f43f aeaa 	beq.w	800c606 <_printf_float+0xc2>
 800c8b2:	f108 0801 	add.w	r8, r8, #1
 800c8b6:	e7ec      	b.n	800c892 <_printf_float+0x34e>
 800c8b8:	4613      	mov	r3, r2
 800c8ba:	4631      	mov	r1, r6
 800c8bc:	4642      	mov	r2, r8
 800c8be:	4628      	mov	r0, r5
 800c8c0:	47b8      	blx	r7
 800c8c2:	3001      	adds	r0, #1
 800c8c4:	d1c0      	bne.n	800c848 <_printf_float+0x304>
 800c8c6:	e69e      	b.n	800c606 <_printf_float+0xc2>
 800c8c8:	2301      	movs	r3, #1
 800c8ca:	4631      	mov	r1, r6
 800c8cc:	4628      	mov	r0, r5
 800c8ce:	9205      	str	r2, [sp, #20]
 800c8d0:	47b8      	blx	r7
 800c8d2:	3001      	adds	r0, #1
 800c8d4:	f43f ae97 	beq.w	800c606 <_printf_float+0xc2>
 800c8d8:	9a05      	ldr	r2, [sp, #20]
 800c8da:	f10b 0b01 	add.w	fp, fp, #1
 800c8de:	e7b9      	b.n	800c854 <_printf_float+0x310>
 800c8e0:	ee18 3a10 	vmov	r3, s16
 800c8e4:	4652      	mov	r2, sl
 800c8e6:	4631      	mov	r1, r6
 800c8e8:	4628      	mov	r0, r5
 800c8ea:	47b8      	blx	r7
 800c8ec:	3001      	adds	r0, #1
 800c8ee:	d1be      	bne.n	800c86e <_printf_float+0x32a>
 800c8f0:	e689      	b.n	800c606 <_printf_float+0xc2>
 800c8f2:	9a05      	ldr	r2, [sp, #20]
 800c8f4:	464b      	mov	r3, r9
 800c8f6:	4442      	add	r2, r8
 800c8f8:	4631      	mov	r1, r6
 800c8fa:	4628      	mov	r0, r5
 800c8fc:	47b8      	blx	r7
 800c8fe:	3001      	adds	r0, #1
 800c900:	d1c1      	bne.n	800c886 <_printf_float+0x342>
 800c902:	e680      	b.n	800c606 <_printf_float+0xc2>
 800c904:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c906:	2a01      	cmp	r2, #1
 800c908:	dc01      	bgt.n	800c90e <_printf_float+0x3ca>
 800c90a:	07db      	lsls	r3, r3, #31
 800c90c:	d538      	bpl.n	800c980 <_printf_float+0x43c>
 800c90e:	2301      	movs	r3, #1
 800c910:	4642      	mov	r2, r8
 800c912:	4631      	mov	r1, r6
 800c914:	4628      	mov	r0, r5
 800c916:	47b8      	blx	r7
 800c918:	3001      	adds	r0, #1
 800c91a:	f43f ae74 	beq.w	800c606 <_printf_float+0xc2>
 800c91e:	ee18 3a10 	vmov	r3, s16
 800c922:	4652      	mov	r2, sl
 800c924:	4631      	mov	r1, r6
 800c926:	4628      	mov	r0, r5
 800c928:	47b8      	blx	r7
 800c92a:	3001      	adds	r0, #1
 800c92c:	f43f ae6b 	beq.w	800c606 <_printf_float+0xc2>
 800c930:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800c934:	2200      	movs	r2, #0
 800c936:	2300      	movs	r3, #0
 800c938:	f7f4 f8e6 	bl	8000b08 <__aeabi_dcmpeq>
 800c93c:	b9d8      	cbnz	r0, 800c976 <_printf_float+0x432>
 800c93e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c940:	f108 0201 	add.w	r2, r8, #1
 800c944:	3b01      	subs	r3, #1
 800c946:	4631      	mov	r1, r6
 800c948:	4628      	mov	r0, r5
 800c94a:	47b8      	blx	r7
 800c94c:	3001      	adds	r0, #1
 800c94e:	d10e      	bne.n	800c96e <_printf_float+0x42a>
 800c950:	e659      	b.n	800c606 <_printf_float+0xc2>
 800c952:	2301      	movs	r3, #1
 800c954:	4652      	mov	r2, sl
 800c956:	4631      	mov	r1, r6
 800c958:	4628      	mov	r0, r5
 800c95a:	47b8      	blx	r7
 800c95c:	3001      	adds	r0, #1
 800c95e:	f43f ae52 	beq.w	800c606 <_printf_float+0xc2>
 800c962:	f108 0801 	add.w	r8, r8, #1
 800c966:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c968:	3b01      	subs	r3, #1
 800c96a:	4543      	cmp	r3, r8
 800c96c:	dcf1      	bgt.n	800c952 <_printf_float+0x40e>
 800c96e:	464b      	mov	r3, r9
 800c970:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800c974:	e6dc      	b.n	800c730 <_printf_float+0x1ec>
 800c976:	f04f 0800 	mov.w	r8, #0
 800c97a:	f104 0a1a 	add.w	sl, r4, #26
 800c97e:	e7f2      	b.n	800c966 <_printf_float+0x422>
 800c980:	2301      	movs	r3, #1
 800c982:	4642      	mov	r2, r8
 800c984:	e7df      	b.n	800c946 <_printf_float+0x402>
 800c986:	2301      	movs	r3, #1
 800c988:	464a      	mov	r2, r9
 800c98a:	4631      	mov	r1, r6
 800c98c:	4628      	mov	r0, r5
 800c98e:	47b8      	blx	r7
 800c990:	3001      	adds	r0, #1
 800c992:	f43f ae38 	beq.w	800c606 <_printf_float+0xc2>
 800c996:	f108 0801 	add.w	r8, r8, #1
 800c99a:	68e3      	ldr	r3, [r4, #12]
 800c99c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800c99e:	1a5b      	subs	r3, r3, r1
 800c9a0:	4543      	cmp	r3, r8
 800c9a2:	dcf0      	bgt.n	800c986 <_printf_float+0x442>
 800c9a4:	e6fa      	b.n	800c79c <_printf_float+0x258>
 800c9a6:	f04f 0800 	mov.w	r8, #0
 800c9aa:	f104 0919 	add.w	r9, r4, #25
 800c9ae:	e7f4      	b.n	800c99a <_printf_float+0x456>

0800c9b0 <_printf_common>:
 800c9b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c9b4:	4616      	mov	r6, r2
 800c9b6:	4699      	mov	r9, r3
 800c9b8:	688a      	ldr	r2, [r1, #8]
 800c9ba:	690b      	ldr	r3, [r1, #16]
 800c9bc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800c9c0:	4293      	cmp	r3, r2
 800c9c2:	bfb8      	it	lt
 800c9c4:	4613      	movlt	r3, r2
 800c9c6:	6033      	str	r3, [r6, #0]
 800c9c8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800c9cc:	4607      	mov	r7, r0
 800c9ce:	460c      	mov	r4, r1
 800c9d0:	b10a      	cbz	r2, 800c9d6 <_printf_common+0x26>
 800c9d2:	3301      	adds	r3, #1
 800c9d4:	6033      	str	r3, [r6, #0]
 800c9d6:	6823      	ldr	r3, [r4, #0]
 800c9d8:	0699      	lsls	r1, r3, #26
 800c9da:	bf42      	ittt	mi
 800c9dc:	6833      	ldrmi	r3, [r6, #0]
 800c9de:	3302      	addmi	r3, #2
 800c9e0:	6033      	strmi	r3, [r6, #0]
 800c9e2:	6825      	ldr	r5, [r4, #0]
 800c9e4:	f015 0506 	ands.w	r5, r5, #6
 800c9e8:	d106      	bne.n	800c9f8 <_printf_common+0x48>
 800c9ea:	f104 0a19 	add.w	sl, r4, #25
 800c9ee:	68e3      	ldr	r3, [r4, #12]
 800c9f0:	6832      	ldr	r2, [r6, #0]
 800c9f2:	1a9b      	subs	r3, r3, r2
 800c9f4:	42ab      	cmp	r3, r5
 800c9f6:	dc26      	bgt.n	800ca46 <_printf_common+0x96>
 800c9f8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800c9fc:	1e13      	subs	r3, r2, #0
 800c9fe:	6822      	ldr	r2, [r4, #0]
 800ca00:	bf18      	it	ne
 800ca02:	2301      	movne	r3, #1
 800ca04:	0692      	lsls	r2, r2, #26
 800ca06:	d42b      	bmi.n	800ca60 <_printf_common+0xb0>
 800ca08:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800ca0c:	4649      	mov	r1, r9
 800ca0e:	4638      	mov	r0, r7
 800ca10:	47c0      	blx	r8
 800ca12:	3001      	adds	r0, #1
 800ca14:	d01e      	beq.n	800ca54 <_printf_common+0xa4>
 800ca16:	6823      	ldr	r3, [r4, #0]
 800ca18:	68e5      	ldr	r5, [r4, #12]
 800ca1a:	6832      	ldr	r2, [r6, #0]
 800ca1c:	f003 0306 	and.w	r3, r3, #6
 800ca20:	2b04      	cmp	r3, #4
 800ca22:	bf08      	it	eq
 800ca24:	1aad      	subeq	r5, r5, r2
 800ca26:	68a3      	ldr	r3, [r4, #8]
 800ca28:	6922      	ldr	r2, [r4, #16]
 800ca2a:	bf0c      	ite	eq
 800ca2c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ca30:	2500      	movne	r5, #0
 800ca32:	4293      	cmp	r3, r2
 800ca34:	bfc4      	itt	gt
 800ca36:	1a9b      	subgt	r3, r3, r2
 800ca38:	18ed      	addgt	r5, r5, r3
 800ca3a:	2600      	movs	r6, #0
 800ca3c:	341a      	adds	r4, #26
 800ca3e:	42b5      	cmp	r5, r6
 800ca40:	d11a      	bne.n	800ca78 <_printf_common+0xc8>
 800ca42:	2000      	movs	r0, #0
 800ca44:	e008      	b.n	800ca58 <_printf_common+0xa8>
 800ca46:	2301      	movs	r3, #1
 800ca48:	4652      	mov	r2, sl
 800ca4a:	4649      	mov	r1, r9
 800ca4c:	4638      	mov	r0, r7
 800ca4e:	47c0      	blx	r8
 800ca50:	3001      	adds	r0, #1
 800ca52:	d103      	bne.n	800ca5c <_printf_common+0xac>
 800ca54:	f04f 30ff 	mov.w	r0, #4294967295
 800ca58:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ca5c:	3501      	adds	r5, #1
 800ca5e:	e7c6      	b.n	800c9ee <_printf_common+0x3e>
 800ca60:	18e1      	adds	r1, r4, r3
 800ca62:	1c5a      	adds	r2, r3, #1
 800ca64:	2030      	movs	r0, #48	; 0x30
 800ca66:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800ca6a:	4422      	add	r2, r4
 800ca6c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800ca70:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800ca74:	3302      	adds	r3, #2
 800ca76:	e7c7      	b.n	800ca08 <_printf_common+0x58>
 800ca78:	2301      	movs	r3, #1
 800ca7a:	4622      	mov	r2, r4
 800ca7c:	4649      	mov	r1, r9
 800ca7e:	4638      	mov	r0, r7
 800ca80:	47c0      	blx	r8
 800ca82:	3001      	adds	r0, #1
 800ca84:	d0e6      	beq.n	800ca54 <_printf_common+0xa4>
 800ca86:	3601      	adds	r6, #1
 800ca88:	e7d9      	b.n	800ca3e <_printf_common+0x8e>
	...

0800ca8c <_printf_i>:
 800ca8c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ca90:	460c      	mov	r4, r1
 800ca92:	4691      	mov	r9, r2
 800ca94:	7e27      	ldrb	r7, [r4, #24]
 800ca96:	990c      	ldr	r1, [sp, #48]	; 0x30
 800ca98:	2f78      	cmp	r7, #120	; 0x78
 800ca9a:	4680      	mov	r8, r0
 800ca9c:	469a      	mov	sl, r3
 800ca9e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800caa2:	d807      	bhi.n	800cab4 <_printf_i+0x28>
 800caa4:	2f62      	cmp	r7, #98	; 0x62
 800caa6:	d80a      	bhi.n	800cabe <_printf_i+0x32>
 800caa8:	2f00      	cmp	r7, #0
 800caaa:	f000 80d8 	beq.w	800cc5e <_printf_i+0x1d2>
 800caae:	2f58      	cmp	r7, #88	; 0x58
 800cab0:	f000 80a3 	beq.w	800cbfa <_printf_i+0x16e>
 800cab4:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800cab8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800cabc:	e03a      	b.n	800cb34 <_printf_i+0xa8>
 800cabe:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800cac2:	2b15      	cmp	r3, #21
 800cac4:	d8f6      	bhi.n	800cab4 <_printf_i+0x28>
 800cac6:	a001      	add	r0, pc, #4	; (adr r0, 800cacc <_printf_i+0x40>)
 800cac8:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800cacc:	0800cb25 	.word	0x0800cb25
 800cad0:	0800cb39 	.word	0x0800cb39
 800cad4:	0800cab5 	.word	0x0800cab5
 800cad8:	0800cab5 	.word	0x0800cab5
 800cadc:	0800cab5 	.word	0x0800cab5
 800cae0:	0800cab5 	.word	0x0800cab5
 800cae4:	0800cb39 	.word	0x0800cb39
 800cae8:	0800cab5 	.word	0x0800cab5
 800caec:	0800cab5 	.word	0x0800cab5
 800caf0:	0800cab5 	.word	0x0800cab5
 800caf4:	0800cab5 	.word	0x0800cab5
 800caf8:	0800cc45 	.word	0x0800cc45
 800cafc:	0800cb69 	.word	0x0800cb69
 800cb00:	0800cc27 	.word	0x0800cc27
 800cb04:	0800cab5 	.word	0x0800cab5
 800cb08:	0800cab5 	.word	0x0800cab5
 800cb0c:	0800cc67 	.word	0x0800cc67
 800cb10:	0800cab5 	.word	0x0800cab5
 800cb14:	0800cb69 	.word	0x0800cb69
 800cb18:	0800cab5 	.word	0x0800cab5
 800cb1c:	0800cab5 	.word	0x0800cab5
 800cb20:	0800cc2f 	.word	0x0800cc2f
 800cb24:	680b      	ldr	r3, [r1, #0]
 800cb26:	1d1a      	adds	r2, r3, #4
 800cb28:	681b      	ldr	r3, [r3, #0]
 800cb2a:	600a      	str	r2, [r1, #0]
 800cb2c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800cb30:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800cb34:	2301      	movs	r3, #1
 800cb36:	e0a3      	b.n	800cc80 <_printf_i+0x1f4>
 800cb38:	6825      	ldr	r5, [r4, #0]
 800cb3a:	6808      	ldr	r0, [r1, #0]
 800cb3c:	062e      	lsls	r6, r5, #24
 800cb3e:	f100 0304 	add.w	r3, r0, #4
 800cb42:	d50a      	bpl.n	800cb5a <_printf_i+0xce>
 800cb44:	6805      	ldr	r5, [r0, #0]
 800cb46:	600b      	str	r3, [r1, #0]
 800cb48:	2d00      	cmp	r5, #0
 800cb4a:	da03      	bge.n	800cb54 <_printf_i+0xc8>
 800cb4c:	232d      	movs	r3, #45	; 0x2d
 800cb4e:	426d      	negs	r5, r5
 800cb50:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800cb54:	485e      	ldr	r0, [pc, #376]	; (800ccd0 <_printf_i+0x244>)
 800cb56:	230a      	movs	r3, #10
 800cb58:	e019      	b.n	800cb8e <_printf_i+0x102>
 800cb5a:	f015 0f40 	tst.w	r5, #64	; 0x40
 800cb5e:	6805      	ldr	r5, [r0, #0]
 800cb60:	600b      	str	r3, [r1, #0]
 800cb62:	bf18      	it	ne
 800cb64:	b22d      	sxthne	r5, r5
 800cb66:	e7ef      	b.n	800cb48 <_printf_i+0xbc>
 800cb68:	680b      	ldr	r3, [r1, #0]
 800cb6a:	6825      	ldr	r5, [r4, #0]
 800cb6c:	1d18      	adds	r0, r3, #4
 800cb6e:	6008      	str	r0, [r1, #0]
 800cb70:	0628      	lsls	r0, r5, #24
 800cb72:	d501      	bpl.n	800cb78 <_printf_i+0xec>
 800cb74:	681d      	ldr	r5, [r3, #0]
 800cb76:	e002      	b.n	800cb7e <_printf_i+0xf2>
 800cb78:	0669      	lsls	r1, r5, #25
 800cb7a:	d5fb      	bpl.n	800cb74 <_printf_i+0xe8>
 800cb7c:	881d      	ldrh	r5, [r3, #0]
 800cb7e:	4854      	ldr	r0, [pc, #336]	; (800ccd0 <_printf_i+0x244>)
 800cb80:	2f6f      	cmp	r7, #111	; 0x6f
 800cb82:	bf0c      	ite	eq
 800cb84:	2308      	moveq	r3, #8
 800cb86:	230a      	movne	r3, #10
 800cb88:	2100      	movs	r1, #0
 800cb8a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800cb8e:	6866      	ldr	r6, [r4, #4]
 800cb90:	60a6      	str	r6, [r4, #8]
 800cb92:	2e00      	cmp	r6, #0
 800cb94:	bfa2      	ittt	ge
 800cb96:	6821      	ldrge	r1, [r4, #0]
 800cb98:	f021 0104 	bicge.w	r1, r1, #4
 800cb9c:	6021      	strge	r1, [r4, #0]
 800cb9e:	b90d      	cbnz	r5, 800cba4 <_printf_i+0x118>
 800cba0:	2e00      	cmp	r6, #0
 800cba2:	d04d      	beq.n	800cc40 <_printf_i+0x1b4>
 800cba4:	4616      	mov	r6, r2
 800cba6:	fbb5 f1f3 	udiv	r1, r5, r3
 800cbaa:	fb03 5711 	mls	r7, r3, r1, r5
 800cbae:	5dc7      	ldrb	r7, [r0, r7]
 800cbb0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800cbb4:	462f      	mov	r7, r5
 800cbb6:	42bb      	cmp	r3, r7
 800cbb8:	460d      	mov	r5, r1
 800cbba:	d9f4      	bls.n	800cba6 <_printf_i+0x11a>
 800cbbc:	2b08      	cmp	r3, #8
 800cbbe:	d10b      	bne.n	800cbd8 <_printf_i+0x14c>
 800cbc0:	6823      	ldr	r3, [r4, #0]
 800cbc2:	07df      	lsls	r7, r3, #31
 800cbc4:	d508      	bpl.n	800cbd8 <_printf_i+0x14c>
 800cbc6:	6923      	ldr	r3, [r4, #16]
 800cbc8:	6861      	ldr	r1, [r4, #4]
 800cbca:	4299      	cmp	r1, r3
 800cbcc:	bfde      	ittt	le
 800cbce:	2330      	movle	r3, #48	; 0x30
 800cbd0:	f806 3c01 	strble.w	r3, [r6, #-1]
 800cbd4:	f106 36ff 	addle.w	r6, r6, #4294967295
 800cbd8:	1b92      	subs	r2, r2, r6
 800cbda:	6122      	str	r2, [r4, #16]
 800cbdc:	f8cd a000 	str.w	sl, [sp]
 800cbe0:	464b      	mov	r3, r9
 800cbe2:	aa03      	add	r2, sp, #12
 800cbe4:	4621      	mov	r1, r4
 800cbe6:	4640      	mov	r0, r8
 800cbe8:	f7ff fee2 	bl	800c9b0 <_printf_common>
 800cbec:	3001      	adds	r0, #1
 800cbee:	d14c      	bne.n	800cc8a <_printf_i+0x1fe>
 800cbf0:	f04f 30ff 	mov.w	r0, #4294967295
 800cbf4:	b004      	add	sp, #16
 800cbf6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cbfa:	4835      	ldr	r0, [pc, #212]	; (800ccd0 <_printf_i+0x244>)
 800cbfc:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800cc00:	6823      	ldr	r3, [r4, #0]
 800cc02:	680e      	ldr	r6, [r1, #0]
 800cc04:	061f      	lsls	r7, r3, #24
 800cc06:	f856 5b04 	ldr.w	r5, [r6], #4
 800cc0a:	600e      	str	r6, [r1, #0]
 800cc0c:	d514      	bpl.n	800cc38 <_printf_i+0x1ac>
 800cc0e:	07d9      	lsls	r1, r3, #31
 800cc10:	bf44      	itt	mi
 800cc12:	f043 0320 	orrmi.w	r3, r3, #32
 800cc16:	6023      	strmi	r3, [r4, #0]
 800cc18:	b91d      	cbnz	r5, 800cc22 <_printf_i+0x196>
 800cc1a:	6823      	ldr	r3, [r4, #0]
 800cc1c:	f023 0320 	bic.w	r3, r3, #32
 800cc20:	6023      	str	r3, [r4, #0]
 800cc22:	2310      	movs	r3, #16
 800cc24:	e7b0      	b.n	800cb88 <_printf_i+0xfc>
 800cc26:	6823      	ldr	r3, [r4, #0]
 800cc28:	f043 0320 	orr.w	r3, r3, #32
 800cc2c:	6023      	str	r3, [r4, #0]
 800cc2e:	2378      	movs	r3, #120	; 0x78
 800cc30:	4828      	ldr	r0, [pc, #160]	; (800ccd4 <_printf_i+0x248>)
 800cc32:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800cc36:	e7e3      	b.n	800cc00 <_printf_i+0x174>
 800cc38:	065e      	lsls	r6, r3, #25
 800cc3a:	bf48      	it	mi
 800cc3c:	b2ad      	uxthmi	r5, r5
 800cc3e:	e7e6      	b.n	800cc0e <_printf_i+0x182>
 800cc40:	4616      	mov	r6, r2
 800cc42:	e7bb      	b.n	800cbbc <_printf_i+0x130>
 800cc44:	680b      	ldr	r3, [r1, #0]
 800cc46:	6826      	ldr	r6, [r4, #0]
 800cc48:	6960      	ldr	r0, [r4, #20]
 800cc4a:	1d1d      	adds	r5, r3, #4
 800cc4c:	600d      	str	r5, [r1, #0]
 800cc4e:	0635      	lsls	r5, r6, #24
 800cc50:	681b      	ldr	r3, [r3, #0]
 800cc52:	d501      	bpl.n	800cc58 <_printf_i+0x1cc>
 800cc54:	6018      	str	r0, [r3, #0]
 800cc56:	e002      	b.n	800cc5e <_printf_i+0x1d2>
 800cc58:	0671      	lsls	r1, r6, #25
 800cc5a:	d5fb      	bpl.n	800cc54 <_printf_i+0x1c8>
 800cc5c:	8018      	strh	r0, [r3, #0]
 800cc5e:	2300      	movs	r3, #0
 800cc60:	6123      	str	r3, [r4, #16]
 800cc62:	4616      	mov	r6, r2
 800cc64:	e7ba      	b.n	800cbdc <_printf_i+0x150>
 800cc66:	680b      	ldr	r3, [r1, #0]
 800cc68:	1d1a      	adds	r2, r3, #4
 800cc6a:	600a      	str	r2, [r1, #0]
 800cc6c:	681e      	ldr	r6, [r3, #0]
 800cc6e:	6862      	ldr	r2, [r4, #4]
 800cc70:	2100      	movs	r1, #0
 800cc72:	4630      	mov	r0, r6
 800cc74:	f7f3 fad4 	bl	8000220 <memchr>
 800cc78:	b108      	cbz	r0, 800cc7e <_printf_i+0x1f2>
 800cc7a:	1b80      	subs	r0, r0, r6
 800cc7c:	6060      	str	r0, [r4, #4]
 800cc7e:	6863      	ldr	r3, [r4, #4]
 800cc80:	6123      	str	r3, [r4, #16]
 800cc82:	2300      	movs	r3, #0
 800cc84:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800cc88:	e7a8      	b.n	800cbdc <_printf_i+0x150>
 800cc8a:	6923      	ldr	r3, [r4, #16]
 800cc8c:	4632      	mov	r2, r6
 800cc8e:	4649      	mov	r1, r9
 800cc90:	4640      	mov	r0, r8
 800cc92:	47d0      	blx	sl
 800cc94:	3001      	adds	r0, #1
 800cc96:	d0ab      	beq.n	800cbf0 <_printf_i+0x164>
 800cc98:	6823      	ldr	r3, [r4, #0]
 800cc9a:	079b      	lsls	r3, r3, #30
 800cc9c:	d413      	bmi.n	800ccc6 <_printf_i+0x23a>
 800cc9e:	68e0      	ldr	r0, [r4, #12]
 800cca0:	9b03      	ldr	r3, [sp, #12]
 800cca2:	4298      	cmp	r0, r3
 800cca4:	bfb8      	it	lt
 800cca6:	4618      	movlt	r0, r3
 800cca8:	e7a4      	b.n	800cbf4 <_printf_i+0x168>
 800ccaa:	2301      	movs	r3, #1
 800ccac:	4632      	mov	r2, r6
 800ccae:	4649      	mov	r1, r9
 800ccb0:	4640      	mov	r0, r8
 800ccb2:	47d0      	blx	sl
 800ccb4:	3001      	adds	r0, #1
 800ccb6:	d09b      	beq.n	800cbf0 <_printf_i+0x164>
 800ccb8:	3501      	adds	r5, #1
 800ccba:	68e3      	ldr	r3, [r4, #12]
 800ccbc:	9903      	ldr	r1, [sp, #12]
 800ccbe:	1a5b      	subs	r3, r3, r1
 800ccc0:	42ab      	cmp	r3, r5
 800ccc2:	dcf2      	bgt.n	800ccaa <_printf_i+0x21e>
 800ccc4:	e7eb      	b.n	800cc9e <_printf_i+0x212>
 800ccc6:	2500      	movs	r5, #0
 800ccc8:	f104 0619 	add.w	r6, r4, #25
 800cccc:	e7f5      	b.n	800ccba <_printf_i+0x22e>
 800ccce:	bf00      	nop
 800ccd0:	08011986 	.word	0x08011986
 800ccd4:	08011997 	.word	0x08011997

0800ccd8 <iprintf>:
 800ccd8:	b40f      	push	{r0, r1, r2, r3}
 800ccda:	4b0a      	ldr	r3, [pc, #40]	; (800cd04 <iprintf+0x2c>)
 800ccdc:	b513      	push	{r0, r1, r4, lr}
 800ccde:	681c      	ldr	r4, [r3, #0]
 800cce0:	b124      	cbz	r4, 800ccec <iprintf+0x14>
 800cce2:	69a3      	ldr	r3, [r4, #24]
 800cce4:	b913      	cbnz	r3, 800ccec <iprintf+0x14>
 800cce6:	4620      	mov	r0, r4
 800cce8:	f001 ff98 	bl	800ec1c <__sinit>
 800ccec:	ab05      	add	r3, sp, #20
 800ccee:	9a04      	ldr	r2, [sp, #16]
 800ccf0:	68a1      	ldr	r1, [r4, #8]
 800ccf2:	9301      	str	r3, [sp, #4]
 800ccf4:	4620      	mov	r0, r4
 800ccf6:	f003 f9c1 	bl	801007c <_vfiprintf_r>
 800ccfa:	b002      	add	sp, #8
 800ccfc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cd00:	b004      	add	sp, #16
 800cd02:	4770      	bx	lr
 800cd04:	2000004c 	.word	0x2000004c

0800cd08 <_puts_r>:
 800cd08:	b570      	push	{r4, r5, r6, lr}
 800cd0a:	460e      	mov	r6, r1
 800cd0c:	4605      	mov	r5, r0
 800cd0e:	b118      	cbz	r0, 800cd18 <_puts_r+0x10>
 800cd10:	6983      	ldr	r3, [r0, #24]
 800cd12:	b90b      	cbnz	r3, 800cd18 <_puts_r+0x10>
 800cd14:	f001 ff82 	bl	800ec1c <__sinit>
 800cd18:	69ab      	ldr	r3, [r5, #24]
 800cd1a:	68ac      	ldr	r4, [r5, #8]
 800cd1c:	b913      	cbnz	r3, 800cd24 <_puts_r+0x1c>
 800cd1e:	4628      	mov	r0, r5
 800cd20:	f001 ff7c 	bl	800ec1c <__sinit>
 800cd24:	4b2c      	ldr	r3, [pc, #176]	; (800cdd8 <_puts_r+0xd0>)
 800cd26:	429c      	cmp	r4, r3
 800cd28:	d120      	bne.n	800cd6c <_puts_r+0x64>
 800cd2a:	686c      	ldr	r4, [r5, #4]
 800cd2c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800cd2e:	07db      	lsls	r3, r3, #31
 800cd30:	d405      	bmi.n	800cd3e <_puts_r+0x36>
 800cd32:	89a3      	ldrh	r3, [r4, #12]
 800cd34:	0598      	lsls	r0, r3, #22
 800cd36:	d402      	bmi.n	800cd3e <_puts_r+0x36>
 800cd38:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800cd3a:	f002 fb80 	bl	800f43e <__retarget_lock_acquire_recursive>
 800cd3e:	89a3      	ldrh	r3, [r4, #12]
 800cd40:	0719      	lsls	r1, r3, #28
 800cd42:	d51d      	bpl.n	800cd80 <_puts_r+0x78>
 800cd44:	6923      	ldr	r3, [r4, #16]
 800cd46:	b1db      	cbz	r3, 800cd80 <_puts_r+0x78>
 800cd48:	3e01      	subs	r6, #1
 800cd4a:	68a3      	ldr	r3, [r4, #8]
 800cd4c:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800cd50:	3b01      	subs	r3, #1
 800cd52:	60a3      	str	r3, [r4, #8]
 800cd54:	bb39      	cbnz	r1, 800cda6 <_puts_r+0x9e>
 800cd56:	2b00      	cmp	r3, #0
 800cd58:	da38      	bge.n	800cdcc <_puts_r+0xc4>
 800cd5a:	4622      	mov	r2, r4
 800cd5c:	210a      	movs	r1, #10
 800cd5e:	4628      	mov	r0, r5
 800cd60:	f000 ff0a 	bl	800db78 <__swbuf_r>
 800cd64:	3001      	adds	r0, #1
 800cd66:	d011      	beq.n	800cd8c <_puts_r+0x84>
 800cd68:	250a      	movs	r5, #10
 800cd6a:	e011      	b.n	800cd90 <_puts_r+0x88>
 800cd6c:	4b1b      	ldr	r3, [pc, #108]	; (800cddc <_puts_r+0xd4>)
 800cd6e:	429c      	cmp	r4, r3
 800cd70:	d101      	bne.n	800cd76 <_puts_r+0x6e>
 800cd72:	68ac      	ldr	r4, [r5, #8]
 800cd74:	e7da      	b.n	800cd2c <_puts_r+0x24>
 800cd76:	4b1a      	ldr	r3, [pc, #104]	; (800cde0 <_puts_r+0xd8>)
 800cd78:	429c      	cmp	r4, r3
 800cd7a:	bf08      	it	eq
 800cd7c:	68ec      	ldreq	r4, [r5, #12]
 800cd7e:	e7d5      	b.n	800cd2c <_puts_r+0x24>
 800cd80:	4621      	mov	r1, r4
 800cd82:	4628      	mov	r0, r5
 800cd84:	f000 ff4a 	bl	800dc1c <__swsetup_r>
 800cd88:	2800      	cmp	r0, #0
 800cd8a:	d0dd      	beq.n	800cd48 <_puts_r+0x40>
 800cd8c:	f04f 35ff 	mov.w	r5, #4294967295
 800cd90:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800cd92:	07da      	lsls	r2, r3, #31
 800cd94:	d405      	bmi.n	800cda2 <_puts_r+0x9a>
 800cd96:	89a3      	ldrh	r3, [r4, #12]
 800cd98:	059b      	lsls	r3, r3, #22
 800cd9a:	d402      	bmi.n	800cda2 <_puts_r+0x9a>
 800cd9c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800cd9e:	f002 fb4f 	bl	800f440 <__retarget_lock_release_recursive>
 800cda2:	4628      	mov	r0, r5
 800cda4:	bd70      	pop	{r4, r5, r6, pc}
 800cda6:	2b00      	cmp	r3, #0
 800cda8:	da04      	bge.n	800cdb4 <_puts_r+0xac>
 800cdaa:	69a2      	ldr	r2, [r4, #24]
 800cdac:	429a      	cmp	r2, r3
 800cdae:	dc06      	bgt.n	800cdbe <_puts_r+0xb6>
 800cdb0:	290a      	cmp	r1, #10
 800cdb2:	d004      	beq.n	800cdbe <_puts_r+0xb6>
 800cdb4:	6823      	ldr	r3, [r4, #0]
 800cdb6:	1c5a      	adds	r2, r3, #1
 800cdb8:	6022      	str	r2, [r4, #0]
 800cdba:	7019      	strb	r1, [r3, #0]
 800cdbc:	e7c5      	b.n	800cd4a <_puts_r+0x42>
 800cdbe:	4622      	mov	r2, r4
 800cdc0:	4628      	mov	r0, r5
 800cdc2:	f000 fed9 	bl	800db78 <__swbuf_r>
 800cdc6:	3001      	adds	r0, #1
 800cdc8:	d1bf      	bne.n	800cd4a <_puts_r+0x42>
 800cdca:	e7df      	b.n	800cd8c <_puts_r+0x84>
 800cdcc:	6823      	ldr	r3, [r4, #0]
 800cdce:	250a      	movs	r5, #10
 800cdd0:	1c5a      	adds	r2, r3, #1
 800cdd2:	6022      	str	r2, [r4, #0]
 800cdd4:	701d      	strb	r5, [r3, #0]
 800cdd6:	e7db      	b.n	800cd90 <_puts_r+0x88>
 800cdd8:	08011bb0 	.word	0x08011bb0
 800cddc:	08011bd0 	.word	0x08011bd0
 800cde0:	08011b90 	.word	0x08011b90

0800cde4 <puts>:
 800cde4:	4b02      	ldr	r3, [pc, #8]	; (800cdf0 <puts+0xc>)
 800cde6:	4601      	mov	r1, r0
 800cde8:	6818      	ldr	r0, [r3, #0]
 800cdea:	f7ff bf8d 	b.w	800cd08 <_puts_r>
 800cdee:	bf00      	nop
 800cdf0:	2000004c 	.word	0x2000004c

0800cdf4 <sulp>:
 800cdf4:	b570      	push	{r4, r5, r6, lr}
 800cdf6:	4604      	mov	r4, r0
 800cdf8:	460d      	mov	r5, r1
 800cdfa:	ec45 4b10 	vmov	d0, r4, r5
 800cdfe:	4616      	mov	r6, r2
 800ce00:	f002 ff0a 	bl	800fc18 <__ulp>
 800ce04:	ec51 0b10 	vmov	r0, r1, d0
 800ce08:	b17e      	cbz	r6, 800ce2a <sulp+0x36>
 800ce0a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800ce0e:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800ce12:	2b00      	cmp	r3, #0
 800ce14:	dd09      	ble.n	800ce2a <sulp+0x36>
 800ce16:	051b      	lsls	r3, r3, #20
 800ce18:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800ce1c:	2400      	movs	r4, #0
 800ce1e:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800ce22:	4622      	mov	r2, r4
 800ce24:	462b      	mov	r3, r5
 800ce26:	f7f3 fc07 	bl	8000638 <__aeabi_dmul>
 800ce2a:	bd70      	pop	{r4, r5, r6, pc}
 800ce2c:	0000      	movs	r0, r0
	...

0800ce30 <_strtod_l>:
 800ce30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ce34:	b0a3      	sub	sp, #140	; 0x8c
 800ce36:	461f      	mov	r7, r3
 800ce38:	2300      	movs	r3, #0
 800ce3a:	931e      	str	r3, [sp, #120]	; 0x78
 800ce3c:	4ba4      	ldr	r3, [pc, #656]	; (800d0d0 <_strtod_l+0x2a0>)
 800ce3e:	9219      	str	r2, [sp, #100]	; 0x64
 800ce40:	681b      	ldr	r3, [r3, #0]
 800ce42:	9307      	str	r3, [sp, #28]
 800ce44:	4604      	mov	r4, r0
 800ce46:	4618      	mov	r0, r3
 800ce48:	4688      	mov	r8, r1
 800ce4a:	f7f3 f9e1 	bl	8000210 <strlen>
 800ce4e:	f04f 0a00 	mov.w	sl, #0
 800ce52:	4605      	mov	r5, r0
 800ce54:	f04f 0b00 	mov.w	fp, #0
 800ce58:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 800ce5c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800ce5e:	781a      	ldrb	r2, [r3, #0]
 800ce60:	2a2b      	cmp	r2, #43	; 0x2b
 800ce62:	d04c      	beq.n	800cefe <_strtod_l+0xce>
 800ce64:	d839      	bhi.n	800ceda <_strtod_l+0xaa>
 800ce66:	2a0d      	cmp	r2, #13
 800ce68:	d832      	bhi.n	800ced0 <_strtod_l+0xa0>
 800ce6a:	2a08      	cmp	r2, #8
 800ce6c:	d832      	bhi.n	800ced4 <_strtod_l+0xa4>
 800ce6e:	2a00      	cmp	r2, #0
 800ce70:	d03c      	beq.n	800ceec <_strtod_l+0xbc>
 800ce72:	2300      	movs	r3, #0
 800ce74:	930e      	str	r3, [sp, #56]	; 0x38
 800ce76:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 800ce78:	7833      	ldrb	r3, [r6, #0]
 800ce7a:	2b30      	cmp	r3, #48	; 0x30
 800ce7c:	f040 80b4 	bne.w	800cfe8 <_strtod_l+0x1b8>
 800ce80:	7873      	ldrb	r3, [r6, #1]
 800ce82:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800ce86:	2b58      	cmp	r3, #88	; 0x58
 800ce88:	d16c      	bne.n	800cf64 <_strtod_l+0x134>
 800ce8a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ce8c:	9301      	str	r3, [sp, #4]
 800ce8e:	ab1e      	add	r3, sp, #120	; 0x78
 800ce90:	9702      	str	r7, [sp, #8]
 800ce92:	9300      	str	r3, [sp, #0]
 800ce94:	4a8f      	ldr	r2, [pc, #572]	; (800d0d4 <_strtod_l+0x2a4>)
 800ce96:	ab1f      	add	r3, sp, #124	; 0x7c
 800ce98:	a91d      	add	r1, sp, #116	; 0x74
 800ce9a:	4620      	mov	r0, r4
 800ce9c:	f001 ffc2 	bl	800ee24 <__gethex>
 800cea0:	f010 0707 	ands.w	r7, r0, #7
 800cea4:	4605      	mov	r5, r0
 800cea6:	d005      	beq.n	800ceb4 <_strtod_l+0x84>
 800cea8:	2f06      	cmp	r7, #6
 800ceaa:	d12a      	bne.n	800cf02 <_strtod_l+0xd2>
 800ceac:	3601      	adds	r6, #1
 800ceae:	2300      	movs	r3, #0
 800ceb0:	961d      	str	r6, [sp, #116]	; 0x74
 800ceb2:	930e      	str	r3, [sp, #56]	; 0x38
 800ceb4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800ceb6:	2b00      	cmp	r3, #0
 800ceb8:	f040 8596 	bne.w	800d9e8 <_strtod_l+0xbb8>
 800cebc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800cebe:	b1db      	cbz	r3, 800cef8 <_strtod_l+0xc8>
 800cec0:	4652      	mov	r2, sl
 800cec2:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800cec6:	ec43 2b10 	vmov	d0, r2, r3
 800ceca:	b023      	add	sp, #140	; 0x8c
 800cecc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ced0:	2a20      	cmp	r2, #32
 800ced2:	d1ce      	bne.n	800ce72 <_strtod_l+0x42>
 800ced4:	3301      	adds	r3, #1
 800ced6:	931d      	str	r3, [sp, #116]	; 0x74
 800ced8:	e7c0      	b.n	800ce5c <_strtod_l+0x2c>
 800ceda:	2a2d      	cmp	r2, #45	; 0x2d
 800cedc:	d1c9      	bne.n	800ce72 <_strtod_l+0x42>
 800cede:	2201      	movs	r2, #1
 800cee0:	920e      	str	r2, [sp, #56]	; 0x38
 800cee2:	1c5a      	adds	r2, r3, #1
 800cee4:	921d      	str	r2, [sp, #116]	; 0x74
 800cee6:	785b      	ldrb	r3, [r3, #1]
 800cee8:	2b00      	cmp	r3, #0
 800ceea:	d1c4      	bne.n	800ce76 <_strtod_l+0x46>
 800ceec:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800ceee:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 800cef2:	2b00      	cmp	r3, #0
 800cef4:	f040 8576 	bne.w	800d9e4 <_strtod_l+0xbb4>
 800cef8:	4652      	mov	r2, sl
 800cefa:	465b      	mov	r3, fp
 800cefc:	e7e3      	b.n	800cec6 <_strtod_l+0x96>
 800cefe:	2200      	movs	r2, #0
 800cf00:	e7ee      	b.n	800cee0 <_strtod_l+0xb0>
 800cf02:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800cf04:	b13a      	cbz	r2, 800cf16 <_strtod_l+0xe6>
 800cf06:	2135      	movs	r1, #53	; 0x35
 800cf08:	a820      	add	r0, sp, #128	; 0x80
 800cf0a:	f002 ff90 	bl	800fe2e <__copybits>
 800cf0e:	991e      	ldr	r1, [sp, #120]	; 0x78
 800cf10:	4620      	mov	r0, r4
 800cf12:	f002 fb55 	bl	800f5c0 <_Bfree>
 800cf16:	3f01      	subs	r7, #1
 800cf18:	2f05      	cmp	r7, #5
 800cf1a:	d807      	bhi.n	800cf2c <_strtod_l+0xfc>
 800cf1c:	e8df f007 	tbb	[pc, r7]
 800cf20:	1d180b0e 	.word	0x1d180b0e
 800cf24:	030e      	.short	0x030e
 800cf26:	f04f 0b00 	mov.w	fp, #0
 800cf2a:	46da      	mov	sl, fp
 800cf2c:	0728      	lsls	r0, r5, #28
 800cf2e:	d5c1      	bpl.n	800ceb4 <_strtod_l+0x84>
 800cf30:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800cf34:	e7be      	b.n	800ceb4 <_strtod_l+0x84>
 800cf36:	e9dd ab20 	ldrd	sl, fp, [sp, #128]	; 0x80
 800cf3a:	e7f7      	b.n	800cf2c <_strtod_l+0xfc>
 800cf3c:	e9dd a320 	ldrd	sl, r3, [sp, #128]	; 0x80
 800cf40:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800cf42:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800cf46:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800cf4a:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800cf4e:	e7ed      	b.n	800cf2c <_strtod_l+0xfc>
 800cf50:	f8df b184 	ldr.w	fp, [pc, #388]	; 800d0d8 <_strtod_l+0x2a8>
 800cf54:	f04f 0a00 	mov.w	sl, #0
 800cf58:	e7e8      	b.n	800cf2c <_strtod_l+0xfc>
 800cf5a:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800cf5e:	f04f 3aff 	mov.w	sl, #4294967295
 800cf62:	e7e3      	b.n	800cf2c <_strtod_l+0xfc>
 800cf64:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800cf66:	1c5a      	adds	r2, r3, #1
 800cf68:	921d      	str	r2, [sp, #116]	; 0x74
 800cf6a:	785b      	ldrb	r3, [r3, #1]
 800cf6c:	2b30      	cmp	r3, #48	; 0x30
 800cf6e:	d0f9      	beq.n	800cf64 <_strtod_l+0x134>
 800cf70:	2b00      	cmp	r3, #0
 800cf72:	d09f      	beq.n	800ceb4 <_strtod_l+0x84>
 800cf74:	2301      	movs	r3, #1
 800cf76:	f04f 0900 	mov.w	r9, #0
 800cf7a:	9304      	str	r3, [sp, #16]
 800cf7c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800cf7e:	930a      	str	r3, [sp, #40]	; 0x28
 800cf80:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800cf84:	464f      	mov	r7, r9
 800cf86:	220a      	movs	r2, #10
 800cf88:	981d      	ldr	r0, [sp, #116]	; 0x74
 800cf8a:	7806      	ldrb	r6, [r0, #0]
 800cf8c:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800cf90:	b2d9      	uxtb	r1, r3
 800cf92:	2909      	cmp	r1, #9
 800cf94:	d92a      	bls.n	800cfec <_strtod_l+0x1bc>
 800cf96:	9907      	ldr	r1, [sp, #28]
 800cf98:	462a      	mov	r2, r5
 800cf9a:	f003 f9fc 	bl	8010396 <strncmp>
 800cf9e:	b398      	cbz	r0, 800d008 <_strtod_l+0x1d8>
 800cfa0:	2000      	movs	r0, #0
 800cfa2:	4633      	mov	r3, r6
 800cfa4:	463d      	mov	r5, r7
 800cfa6:	9007      	str	r0, [sp, #28]
 800cfa8:	4602      	mov	r2, r0
 800cfaa:	2b65      	cmp	r3, #101	; 0x65
 800cfac:	d001      	beq.n	800cfb2 <_strtod_l+0x182>
 800cfae:	2b45      	cmp	r3, #69	; 0x45
 800cfb0:	d118      	bne.n	800cfe4 <_strtod_l+0x1b4>
 800cfb2:	b91d      	cbnz	r5, 800cfbc <_strtod_l+0x18c>
 800cfb4:	9b04      	ldr	r3, [sp, #16]
 800cfb6:	4303      	orrs	r3, r0
 800cfb8:	d098      	beq.n	800ceec <_strtod_l+0xbc>
 800cfba:	2500      	movs	r5, #0
 800cfbc:	f8dd 8074 	ldr.w	r8, [sp, #116]	; 0x74
 800cfc0:	f108 0301 	add.w	r3, r8, #1
 800cfc4:	931d      	str	r3, [sp, #116]	; 0x74
 800cfc6:	f898 3001 	ldrb.w	r3, [r8, #1]
 800cfca:	2b2b      	cmp	r3, #43	; 0x2b
 800cfcc:	d075      	beq.n	800d0ba <_strtod_l+0x28a>
 800cfce:	2b2d      	cmp	r3, #45	; 0x2d
 800cfd0:	d07b      	beq.n	800d0ca <_strtod_l+0x29a>
 800cfd2:	f04f 0c00 	mov.w	ip, #0
 800cfd6:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800cfda:	2909      	cmp	r1, #9
 800cfdc:	f240 8082 	bls.w	800d0e4 <_strtod_l+0x2b4>
 800cfe0:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 800cfe4:	2600      	movs	r6, #0
 800cfe6:	e09d      	b.n	800d124 <_strtod_l+0x2f4>
 800cfe8:	2300      	movs	r3, #0
 800cfea:	e7c4      	b.n	800cf76 <_strtod_l+0x146>
 800cfec:	2f08      	cmp	r7, #8
 800cfee:	bfd8      	it	le
 800cff0:	9909      	ldrle	r1, [sp, #36]	; 0x24
 800cff2:	f100 0001 	add.w	r0, r0, #1
 800cff6:	bfda      	itte	le
 800cff8:	fb02 3301 	mlale	r3, r2, r1, r3
 800cffc:	9309      	strle	r3, [sp, #36]	; 0x24
 800cffe:	fb02 3909 	mlagt	r9, r2, r9, r3
 800d002:	3701      	adds	r7, #1
 800d004:	901d      	str	r0, [sp, #116]	; 0x74
 800d006:	e7bf      	b.n	800cf88 <_strtod_l+0x158>
 800d008:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800d00a:	195a      	adds	r2, r3, r5
 800d00c:	921d      	str	r2, [sp, #116]	; 0x74
 800d00e:	5d5b      	ldrb	r3, [r3, r5]
 800d010:	2f00      	cmp	r7, #0
 800d012:	d037      	beq.n	800d084 <_strtod_l+0x254>
 800d014:	9007      	str	r0, [sp, #28]
 800d016:	463d      	mov	r5, r7
 800d018:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800d01c:	2a09      	cmp	r2, #9
 800d01e:	d912      	bls.n	800d046 <_strtod_l+0x216>
 800d020:	2201      	movs	r2, #1
 800d022:	e7c2      	b.n	800cfaa <_strtod_l+0x17a>
 800d024:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800d026:	1c5a      	adds	r2, r3, #1
 800d028:	921d      	str	r2, [sp, #116]	; 0x74
 800d02a:	785b      	ldrb	r3, [r3, #1]
 800d02c:	3001      	adds	r0, #1
 800d02e:	2b30      	cmp	r3, #48	; 0x30
 800d030:	d0f8      	beq.n	800d024 <_strtod_l+0x1f4>
 800d032:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 800d036:	2a08      	cmp	r2, #8
 800d038:	f200 84db 	bhi.w	800d9f2 <_strtod_l+0xbc2>
 800d03c:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800d03e:	9007      	str	r0, [sp, #28]
 800d040:	2000      	movs	r0, #0
 800d042:	920a      	str	r2, [sp, #40]	; 0x28
 800d044:	4605      	mov	r5, r0
 800d046:	3b30      	subs	r3, #48	; 0x30
 800d048:	f100 0201 	add.w	r2, r0, #1
 800d04c:	d014      	beq.n	800d078 <_strtod_l+0x248>
 800d04e:	9907      	ldr	r1, [sp, #28]
 800d050:	4411      	add	r1, r2
 800d052:	9107      	str	r1, [sp, #28]
 800d054:	462a      	mov	r2, r5
 800d056:	eb00 0e05 	add.w	lr, r0, r5
 800d05a:	210a      	movs	r1, #10
 800d05c:	4572      	cmp	r2, lr
 800d05e:	d113      	bne.n	800d088 <_strtod_l+0x258>
 800d060:	182a      	adds	r2, r5, r0
 800d062:	2a08      	cmp	r2, #8
 800d064:	f105 0501 	add.w	r5, r5, #1
 800d068:	4405      	add	r5, r0
 800d06a:	dc1c      	bgt.n	800d0a6 <_strtod_l+0x276>
 800d06c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800d06e:	220a      	movs	r2, #10
 800d070:	fb02 3301 	mla	r3, r2, r1, r3
 800d074:	9309      	str	r3, [sp, #36]	; 0x24
 800d076:	2200      	movs	r2, #0
 800d078:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800d07a:	1c59      	adds	r1, r3, #1
 800d07c:	911d      	str	r1, [sp, #116]	; 0x74
 800d07e:	785b      	ldrb	r3, [r3, #1]
 800d080:	4610      	mov	r0, r2
 800d082:	e7c9      	b.n	800d018 <_strtod_l+0x1e8>
 800d084:	4638      	mov	r0, r7
 800d086:	e7d2      	b.n	800d02e <_strtod_l+0x1fe>
 800d088:	2a08      	cmp	r2, #8
 800d08a:	dc04      	bgt.n	800d096 <_strtod_l+0x266>
 800d08c:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800d08e:	434e      	muls	r6, r1
 800d090:	9609      	str	r6, [sp, #36]	; 0x24
 800d092:	3201      	adds	r2, #1
 800d094:	e7e2      	b.n	800d05c <_strtod_l+0x22c>
 800d096:	f102 0c01 	add.w	ip, r2, #1
 800d09a:	f1bc 0f10 	cmp.w	ip, #16
 800d09e:	bfd8      	it	le
 800d0a0:	fb01 f909 	mulle.w	r9, r1, r9
 800d0a4:	e7f5      	b.n	800d092 <_strtod_l+0x262>
 800d0a6:	2d10      	cmp	r5, #16
 800d0a8:	bfdc      	itt	le
 800d0aa:	220a      	movle	r2, #10
 800d0ac:	fb02 3909 	mlale	r9, r2, r9, r3
 800d0b0:	e7e1      	b.n	800d076 <_strtod_l+0x246>
 800d0b2:	2300      	movs	r3, #0
 800d0b4:	9307      	str	r3, [sp, #28]
 800d0b6:	2201      	movs	r2, #1
 800d0b8:	e77c      	b.n	800cfb4 <_strtod_l+0x184>
 800d0ba:	f04f 0c00 	mov.w	ip, #0
 800d0be:	f108 0302 	add.w	r3, r8, #2
 800d0c2:	931d      	str	r3, [sp, #116]	; 0x74
 800d0c4:	f898 3002 	ldrb.w	r3, [r8, #2]
 800d0c8:	e785      	b.n	800cfd6 <_strtod_l+0x1a6>
 800d0ca:	f04f 0c01 	mov.w	ip, #1
 800d0ce:	e7f6      	b.n	800d0be <_strtod_l+0x28e>
 800d0d0:	08011c5c 	.word	0x08011c5c
 800d0d4:	080119a8 	.word	0x080119a8
 800d0d8:	7ff00000 	.word	0x7ff00000
 800d0dc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800d0de:	1c59      	adds	r1, r3, #1
 800d0e0:	911d      	str	r1, [sp, #116]	; 0x74
 800d0e2:	785b      	ldrb	r3, [r3, #1]
 800d0e4:	2b30      	cmp	r3, #48	; 0x30
 800d0e6:	d0f9      	beq.n	800d0dc <_strtod_l+0x2ac>
 800d0e8:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 800d0ec:	2908      	cmp	r1, #8
 800d0ee:	f63f af79 	bhi.w	800cfe4 <_strtod_l+0x1b4>
 800d0f2:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 800d0f6:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800d0f8:	9308      	str	r3, [sp, #32]
 800d0fa:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800d0fc:	1c59      	adds	r1, r3, #1
 800d0fe:	911d      	str	r1, [sp, #116]	; 0x74
 800d100:	785b      	ldrb	r3, [r3, #1]
 800d102:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 800d106:	2e09      	cmp	r6, #9
 800d108:	d937      	bls.n	800d17a <_strtod_l+0x34a>
 800d10a:	9e08      	ldr	r6, [sp, #32]
 800d10c:	1b89      	subs	r1, r1, r6
 800d10e:	2908      	cmp	r1, #8
 800d110:	f644 661f 	movw	r6, #19999	; 0x4e1f
 800d114:	dc02      	bgt.n	800d11c <_strtod_l+0x2ec>
 800d116:	4576      	cmp	r6, lr
 800d118:	bfa8      	it	ge
 800d11a:	4676      	movge	r6, lr
 800d11c:	f1bc 0f00 	cmp.w	ip, #0
 800d120:	d000      	beq.n	800d124 <_strtod_l+0x2f4>
 800d122:	4276      	negs	r6, r6
 800d124:	2d00      	cmp	r5, #0
 800d126:	d14f      	bne.n	800d1c8 <_strtod_l+0x398>
 800d128:	9904      	ldr	r1, [sp, #16]
 800d12a:	4301      	orrs	r1, r0
 800d12c:	f47f aec2 	bne.w	800ceb4 <_strtod_l+0x84>
 800d130:	2a00      	cmp	r2, #0
 800d132:	f47f aedb 	bne.w	800ceec <_strtod_l+0xbc>
 800d136:	2b69      	cmp	r3, #105	; 0x69
 800d138:	d027      	beq.n	800d18a <_strtod_l+0x35a>
 800d13a:	dc24      	bgt.n	800d186 <_strtod_l+0x356>
 800d13c:	2b49      	cmp	r3, #73	; 0x49
 800d13e:	d024      	beq.n	800d18a <_strtod_l+0x35a>
 800d140:	2b4e      	cmp	r3, #78	; 0x4e
 800d142:	f47f aed3 	bne.w	800ceec <_strtod_l+0xbc>
 800d146:	499e      	ldr	r1, [pc, #632]	; (800d3c0 <_strtod_l+0x590>)
 800d148:	a81d      	add	r0, sp, #116	; 0x74
 800d14a:	f002 f8c3 	bl	800f2d4 <__match>
 800d14e:	2800      	cmp	r0, #0
 800d150:	f43f aecc 	beq.w	800ceec <_strtod_l+0xbc>
 800d154:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800d156:	781b      	ldrb	r3, [r3, #0]
 800d158:	2b28      	cmp	r3, #40	; 0x28
 800d15a:	d12d      	bne.n	800d1b8 <_strtod_l+0x388>
 800d15c:	4999      	ldr	r1, [pc, #612]	; (800d3c4 <_strtod_l+0x594>)
 800d15e:	aa20      	add	r2, sp, #128	; 0x80
 800d160:	a81d      	add	r0, sp, #116	; 0x74
 800d162:	f002 f8cb 	bl	800f2fc <__hexnan>
 800d166:	2805      	cmp	r0, #5
 800d168:	d126      	bne.n	800d1b8 <_strtod_l+0x388>
 800d16a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d16c:	f8dd a080 	ldr.w	sl, [sp, #128]	; 0x80
 800d170:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800d174:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800d178:	e69c      	b.n	800ceb4 <_strtod_l+0x84>
 800d17a:	210a      	movs	r1, #10
 800d17c:	fb01 3e0e 	mla	lr, r1, lr, r3
 800d180:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800d184:	e7b9      	b.n	800d0fa <_strtod_l+0x2ca>
 800d186:	2b6e      	cmp	r3, #110	; 0x6e
 800d188:	e7db      	b.n	800d142 <_strtod_l+0x312>
 800d18a:	498f      	ldr	r1, [pc, #572]	; (800d3c8 <_strtod_l+0x598>)
 800d18c:	a81d      	add	r0, sp, #116	; 0x74
 800d18e:	f002 f8a1 	bl	800f2d4 <__match>
 800d192:	2800      	cmp	r0, #0
 800d194:	f43f aeaa 	beq.w	800ceec <_strtod_l+0xbc>
 800d198:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800d19a:	498c      	ldr	r1, [pc, #560]	; (800d3cc <_strtod_l+0x59c>)
 800d19c:	3b01      	subs	r3, #1
 800d19e:	a81d      	add	r0, sp, #116	; 0x74
 800d1a0:	931d      	str	r3, [sp, #116]	; 0x74
 800d1a2:	f002 f897 	bl	800f2d4 <__match>
 800d1a6:	b910      	cbnz	r0, 800d1ae <_strtod_l+0x37e>
 800d1a8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800d1aa:	3301      	adds	r3, #1
 800d1ac:	931d      	str	r3, [sp, #116]	; 0x74
 800d1ae:	f8df b22c 	ldr.w	fp, [pc, #556]	; 800d3dc <_strtod_l+0x5ac>
 800d1b2:	f04f 0a00 	mov.w	sl, #0
 800d1b6:	e67d      	b.n	800ceb4 <_strtod_l+0x84>
 800d1b8:	4885      	ldr	r0, [pc, #532]	; (800d3d0 <_strtod_l+0x5a0>)
 800d1ba:	f003 f891 	bl	80102e0 <nan>
 800d1be:	ed8d 0b04 	vstr	d0, [sp, #16]
 800d1c2:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 800d1c6:	e675      	b.n	800ceb4 <_strtod_l+0x84>
 800d1c8:	9b07      	ldr	r3, [sp, #28]
 800d1ca:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d1cc:	1af3      	subs	r3, r6, r3
 800d1ce:	2f00      	cmp	r7, #0
 800d1d0:	bf08      	it	eq
 800d1d2:	462f      	moveq	r7, r5
 800d1d4:	2d10      	cmp	r5, #16
 800d1d6:	9308      	str	r3, [sp, #32]
 800d1d8:	46a8      	mov	r8, r5
 800d1da:	bfa8      	it	ge
 800d1dc:	f04f 0810 	movge.w	r8, #16
 800d1e0:	f7f3 f9b0 	bl	8000544 <__aeabi_ui2d>
 800d1e4:	2d09      	cmp	r5, #9
 800d1e6:	4682      	mov	sl, r0
 800d1e8:	468b      	mov	fp, r1
 800d1ea:	dd13      	ble.n	800d214 <_strtod_l+0x3e4>
 800d1ec:	4b79      	ldr	r3, [pc, #484]	; (800d3d4 <_strtod_l+0x5a4>)
 800d1ee:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800d1f2:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800d1f6:	f7f3 fa1f 	bl	8000638 <__aeabi_dmul>
 800d1fa:	4682      	mov	sl, r0
 800d1fc:	4648      	mov	r0, r9
 800d1fe:	468b      	mov	fp, r1
 800d200:	f7f3 f9a0 	bl	8000544 <__aeabi_ui2d>
 800d204:	4602      	mov	r2, r0
 800d206:	460b      	mov	r3, r1
 800d208:	4650      	mov	r0, sl
 800d20a:	4659      	mov	r1, fp
 800d20c:	f7f3 f85e 	bl	80002cc <__adddf3>
 800d210:	4682      	mov	sl, r0
 800d212:	468b      	mov	fp, r1
 800d214:	2d0f      	cmp	r5, #15
 800d216:	dc38      	bgt.n	800d28a <_strtod_l+0x45a>
 800d218:	9b08      	ldr	r3, [sp, #32]
 800d21a:	2b00      	cmp	r3, #0
 800d21c:	f43f ae4a 	beq.w	800ceb4 <_strtod_l+0x84>
 800d220:	dd24      	ble.n	800d26c <_strtod_l+0x43c>
 800d222:	2b16      	cmp	r3, #22
 800d224:	dc0b      	bgt.n	800d23e <_strtod_l+0x40e>
 800d226:	4d6b      	ldr	r5, [pc, #428]	; (800d3d4 <_strtod_l+0x5a4>)
 800d228:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 800d22c:	e9d5 0100 	ldrd	r0, r1, [r5]
 800d230:	4652      	mov	r2, sl
 800d232:	465b      	mov	r3, fp
 800d234:	f7f3 fa00 	bl	8000638 <__aeabi_dmul>
 800d238:	4682      	mov	sl, r0
 800d23a:	468b      	mov	fp, r1
 800d23c:	e63a      	b.n	800ceb4 <_strtod_l+0x84>
 800d23e:	9a08      	ldr	r2, [sp, #32]
 800d240:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800d244:	4293      	cmp	r3, r2
 800d246:	db20      	blt.n	800d28a <_strtod_l+0x45a>
 800d248:	4c62      	ldr	r4, [pc, #392]	; (800d3d4 <_strtod_l+0x5a4>)
 800d24a:	f1c5 050f 	rsb	r5, r5, #15
 800d24e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800d252:	4652      	mov	r2, sl
 800d254:	465b      	mov	r3, fp
 800d256:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d25a:	f7f3 f9ed 	bl	8000638 <__aeabi_dmul>
 800d25e:	9b08      	ldr	r3, [sp, #32]
 800d260:	1b5d      	subs	r5, r3, r5
 800d262:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800d266:	e9d4 2300 	ldrd	r2, r3, [r4]
 800d26a:	e7e3      	b.n	800d234 <_strtod_l+0x404>
 800d26c:	9b08      	ldr	r3, [sp, #32]
 800d26e:	3316      	adds	r3, #22
 800d270:	db0b      	blt.n	800d28a <_strtod_l+0x45a>
 800d272:	9b07      	ldr	r3, [sp, #28]
 800d274:	4a57      	ldr	r2, [pc, #348]	; (800d3d4 <_strtod_l+0x5a4>)
 800d276:	1b9e      	subs	r6, r3, r6
 800d278:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 800d27c:	e9d6 2300 	ldrd	r2, r3, [r6]
 800d280:	4650      	mov	r0, sl
 800d282:	4659      	mov	r1, fp
 800d284:	f7f3 fb02 	bl	800088c <__aeabi_ddiv>
 800d288:	e7d6      	b.n	800d238 <_strtod_l+0x408>
 800d28a:	9b08      	ldr	r3, [sp, #32]
 800d28c:	eba5 0808 	sub.w	r8, r5, r8
 800d290:	4498      	add	r8, r3
 800d292:	f1b8 0f00 	cmp.w	r8, #0
 800d296:	dd71      	ble.n	800d37c <_strtod_l+0x54c>
 800d298:	f018 030f 	ands.w	r3, r8, #15
 800d29c:	d00a      	beq.n	800d2b4 <_strtod_l+0x484>
 800d29e:	494d      	ldr	r1, [pc, #308]	; (800d3d4 <_strtod_l+0x5a4>)
 800d2a0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800d2a4:	4652      	mov	r2, sl
 800d2a6:	465b      	mov	r3, fp
 800d2a8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d2ac:	f7f3 f9c4 	bl	8000638 <__aeabi_dmul>
 800d2b0:	4682      	mov	sl, r0
 800d2b2:	468b      	mov	fp, r1
 800d2b4:	f038 080f 	bics.w	r8, r8, #15
 800d2b8:	d04d      	beq.n	800d356 <_strtod_l+0x526>
 800d2ba:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800d2be:	dd22      	ble.n	800d306 <_strtod_l+0x4d6>
 800d2c0:	2500      	movs	r5, #0
 800d2c2:	462e      	mov	r6, r5
 800d2c4:	9509      	str	r5, [sp, #36]	; 0x24
 800d2c6:	9507      	str	r5, [sp, #28]
 800d2c8:	2322      	movs	r3, #34	; 0x22
 800d2ca:	f8df b110 	ldr.w	fp, [pc, #272]	; 800d3dc <_strtod_l+0x5ac>
 800d2ce:	6023      	str	r3, [r4, #0]
 800d2d0:	f04f 0a00 	mov.w	sl, #0
 800d2d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d2d6:	2b00      	cmp	r3, #0
 800d2d8:	f43f adec 	beq.w	800ceb4 <_strtod_l+0x84>
 800d2dc:	991e      	ldr	r1, [sp, #120]	; 0x78
 800d2de:	4620      	mov	r0, r4
 800d2e0:	f002 f96e 	bl	800f5c0 <_Bfree>
 800d2e4:	9907      	ldr	r1, [sp, #28]
 800d2e6:	4620      	mov	r0, r4
 800d2e8:	f002 f96a 	bl	800f5c0 <_Bfree>
 800d2ec:	4631      	mov	r1, r6
 800d2ee:	4620      	mov	r0, r4
 800d2f0:	f002 f966 	bl	800f5c0 <_Bfree>
 800d2f4:	9909      	ldr	r1, [sp, #36]	; 0x24
 800d2f6:	4620      	mov	r0, r4
 800d2f8:	f002 f962 	bl	800f5c0 <_Bfree>
 800d2fc:	4629      	mov	r1, r5
 800d2fe:	4620      	mov	r0, r4
 800d300:	f002 f95e 	bl	800f5c0 <_Bfree>
 800d304:	e5d6      	b.n	800ceb4 <_strtod_l+0x84>
 800d306:	2300      	movs	r3, #0
 800d308:	ea4f 1828 	mov.w	r8, r8, asr #4
 800d30c:	4650      	mov	r0, sl
 800d30e:	4659      	mov	r1, fp
 800d310:	4699      	mov	r9, r3
 800d312:	f1b8 0f01 	cmp.w	r8, #1
 800d316:	dc21      	bgt.n	800d35c <_strtod_l+0x52c>
 800d318:	b10b      	cbz	r3, 800d31e <_strtod_l+0x4ee>
 800d31a:	4682      	mov	sl, r0
 800d31c:	468b      	mov	fp, r1
 800d31e:	4b2e      	ldr	r3, [pc, #184]	; (800d3d8 <_strtod_l+0x5a8>)
 800d320:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800d324:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800d328:	4652      	mov	r2, sl
 800d32a:	465b      	mov	r3, fp
 800d32c:	e9d9 0100 	ldrd	r0, r1, [r9]
 800d330:	f7f3 f982 	bl	8000638 <__aeabi_dmul>
 800d334:	4b29      	ldr	r3, [pc, #164]	; (800d3dc <_strtod_l+0x5ac>)
 800d336:	460a      	mov	r2, r1
 800d338:	400b      	ands	r3, r1
 800d33a:	4929      	ldr	r1, [pc, #164]	; (800d3e0 <_strtod_l+0x5b0>)
 800d33c:	428b      	cmp	r3, r1
 800d33e:	4682      	mov	sl, r0
 800d340:	d8be      	bhi.n	800d2c0 <_strtod_l+0x490>
 800d342:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800d346:	428b      	cmp	r3, r1
 800d348:	bf86      	itte	hi
 800d34a:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 800d3e4 <_strtod_l+0x5b4>
 800d34e:	f04f 3aff 	movhi.w	sl, #4294967295
 800d352:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800d356:	2300      	movs	r3, #0
 800d358:	9304      	str	r3, [sp, #16]
 800d35a:	e081      	b.n	800d460 <_strtod_l+0x630>
 800d35c:	f018 0f01 	tst.w	r8, #1
 800d360:	d007      	beq.n	800d372 <_strtod_l+0x542>
 800d362:	4b1d      	ldr	r3, [pc, #116]	; (800d3d8 <_strtod_l+0x5a8>)
 800d364:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 800d368:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d36c:	f7f3 f964 	bl	8000638 <__aeabi_dmul>
 800d370:	2301      	movs	r3, #1
 800d372:	f109 0901 	add.w	r9, r9, #1
 800d376:	ea4f 0868 	mov.w	r8, r8, asr #1
 800d37a:	e7ca      	b.n	800d312 <_strtod_l+0x4e2>
 800d37c:	d0eb      	beq.n	800d356 <_strtod_l+0x526>
 800d37e:	f1c8 0800 	rsb	r8, r8, #0
 800d382:	f018 020f 	ands.w	r2, r8, #15
 800d386:	d00a      	beq.n	800d39e <_strtod_l+0x56e>
 800d388:	4b12      	ldr	r3, [pc, #72]	; (800d3d4 <_strtod_l+0x5a4>)
 800d38a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d38e:	4650      	mov	r0, sl
 800d390:	4659      	mov	r1, fp
 800d392:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d396:	f7f3 fa79 	bl	800088c <__aeabi_ddiv>
 800d39a:	4682      	mov	sl, r0
 800d39c:	468b      	mov	fp, r1
 800d39e:	ea5f 1828 	movs.w	r8, r8, asr #4
 800d3a2:	d0d8      	beq.n	800d356 <_strtod_l+0x526>
 800d3a4:	f1b8 0f1f 	cmp.w	r8, #31
 800d3a8:	dd1e      	ble.n	800d3e8 <_strtod_l+0x5b8>
 800d3aa:	2500      	movs	r5, #0
 800d3ac:	462e      	mov	r6, r5
 800d3ae:	9509      	str	r5, [sp, #36]	; 0x24
 800d3b0:	9507      	str	r5, [sp, #28]
 800d3b2:	2322      	movs	r3, #34	; 0x22
 800d3b4:	f04f 0a00 	mov.w	sl, #0
 800d3b8:	f04f 0b00 	mov.w	fp, #0
 800d3bc:	6023      	str	r3, [r4, #0]
 800d3be:	e789      	b.n	800d2d4 <_strtod_l+0x4a4>
 800d3c0:	08011981 	.word	0x08011981
 800d3c4:	080119bc 	.word	0x080119bc
 800d3c8:	08011979 	.word	0x08011979
 800d3cc:	08011afc 	.word	0x08011afc
 800d3d0:	08011e18 	.word	0x08011e18
 800d3d4:	08011cf8 	.word	0x08011cf8
 800d3d8:	08011cd0 	.word	0x08011cd0
 800d3dc:	7ff00000 	.word	0x7ff00000
 800d3e0:	7ca00000 	.word	0x7ca00000
 800d3e4:	7fefffff 	.word	0x7fefffff
 800d3e8:	f018 0310 	ands.w	r3, r8, #16
 800d3ec:	bf18      	it	ne
 800d3ee:	236a      	movne	r3, #106	; 0x6a
 800d3f0:	f8df 93b4 	ldr.w	r9, [pc, #948]	; 800d7a8 <_strtod_l+0x978>
 800d3f4:	9304      	str	r3, [sp, #16]
 800d3f6:	4650      	mov	r0, sl
 800d3f8:	4659      	mov	r1, fp
 800d3fa:	2300      	movs	r3, #0
 800d3fc:	f018 0f01 	tst.w	r8, #1
 800d400:	d004      	beq.n	800d40c <_strtod_l+0x5dc>
 800d402:	e9d9 2300 	ldrd	r2, r3, [r9]
 800d406:	f7f3 f917 	bl	8000638 <__aeabi_dmul>
 800d40a:	2301      	movs	r3, #1
 800d40c:	ea5f 0868 	movs.w	r8, r8, asr #1
 800d410:	f109 0908 	add.w	r9, r9, #8
 800d414:	d1f2      	bne.n	800d3fc <_strtod_l+0x5cc>
 800d416:	b10b      	cbz	r3, 800d41c <_strtod_l+0x5ec>
 800d418:	4682      	mov	sl, r0
 800d41a:	468b      	mov	fp, r1
 800d41c:	9b04      	ldr	r3, [sp, #16]
 800d41e:	b1bb      	cbz	r3, 800d450 <_strtod_l+0x620>
 800d420:	f3cb 530a 	ubfx	r3, fp, #20, #11
 800d424:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800d428:	2b00      	cmp	r3, #0
 800d42a:	4659      	mov	r1, fp
 800d42c:	dd10      	ble.n	800d450 <_strtod_l+0x620>
 800d42e:	2b1f      	cmp	r3, #31
 800d430:	f340 8128 	ble.w	800d684 <_strtod_l+0x854>
 800d434:	2b34      	cmp	r3, #52	; 0x34
 800d436:	bfde      	ittt	le
 800d438:	3b20      	suble	r3, #32
 800d43a:	f04f 32ff 	movle.w	r2, #4294967295
 800d43e:	fa02 f303 	lslle.w	r3, r2, r3
 800d442:	f04f 0a00 	mov.w	sl, #0
 800d446:	bfcc      	ite	gt
 800d448:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800d44c:	ea03 0b01 	andle.w	fp, r3, r1
 800d450:	2200      	movs	r2, #0
 800d452:	2300      	movs	r3, #0
 800d454:	4650      	mov	r0, sl
 800d456:	4659      	mov	r1, fp
 800d458:	f7f3 fb56 	bl	8000b08 <__aeabi_dcmpeq>
 800d45c:	2800      	cmp	r0, #0
 800d45e:	d1a4      	bne.n	800d3aa <_strtod_l+0x57a>
 800d460:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d462:	9300      	str	r3, [sp, #0]
 800d464:	990a      	ldr	r1, [sp, #40]	; 0x28
 800d466:	462b      	mov	r3, r5
 800d468:	463a      	mov	r2, r7
 800d46a:	4620      	mov	r0, r4
 800d46c:	f002 f914 	bl	800f698 <__s2b>
 800d470:	9009      	str	r0, [sp, #36]	; 0x24
 800d472:	2800      	cmp	r0, #0
 800d474:	f43f af24 	beq.w	800d2c0 <_strtod_l+0x490>
 800d478:	9b07      	ldr	r3, [sp, #28]
 800d47a:	1b9e      	subs	r6, r3, r6
 800d47c:	9b08      	ldr	r3, [sp, #32]
 800d47e:	2b00      	cmp	r3, #0
 800d480:	bfb4      	ite	lt
 800d482:	4633      	movlt	r3, r6
 800d484:	2300      	movge	r3, #0
 800d486:	9310      	str	r3, [sp, #64]	; 0x40
 800d488:	9b08      	ldr	r3, [sp, #32]
 800d48a:	2500      	movs	r5, #0
 800d48c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800d490:	9318      	str	r3, [sp, #96]	; 0x60
 800d492:	462e      	mov	r6, r5
 800d494:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d496:	4620      	mov	r0, r4
 800d498:	6859      	ldr	r1, [r3, #4]
 800d49a:	f002 f851 	bl	800f540 <_Balloc>
 800d49e:	9007      	str	r0, [sp, #28]
 800d4a0:	2800      	cmp	r0, #0
 800d4a2:	f43f af11 	beq.w	800d2c8 <_strtod_l+0x498>
 800d4a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d4a8:	691a      	ldr	r2, [r3, #16]
 800d4aa:	3202      	adds	r2, #2
 800d4ac:	f103 010c 	add.w	r1, r3, #12
 800d4b0:	0092      	lsls	r2, r2, #2
 800d4b2:	300c      	adds	r0, #12
 800d4b4:	f7fe ff90 	bl	800c3d8 <memcpy>
 800d4b8:	ec4b ab10 	vmov	d0, sl, fp
 800d4bc:	aa20      	add	r2, sp, #128	; 0x80
 800d4be:	a91f      	add	r1, sp, #124	; 0x7c
 800d4c0:	4620      	mov	r0, r4
 800d4c2:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 800d4c6:	f002 fc23 	bl	800fd10 <__d2b>
 800d4ca:	901e      	str	r0, [sp, #120]	; 0x78
 800d4cc:	2800      	cmp	r0, #0
 800d4ce:	f43f aefb 	beq.w	800d2c8 <_strtod_l+0x498>
 800d4d2:	2101      	movs	r1, #1
 800d4d4:	4620      	mov	r0, r4
 800d4d6:	f002 f979 	bl	800f7cc <__i2b>
 800d4da:	4606      	mov	r6, r0
 800d4dc:	2800      	cmp	r0, #0
 800d4de:	f43f aef3 	beq.w	800d2c8 <_strtod_l+0x498>
 800d4e2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800d4e4:	9904      	ldr	r1, [sp, #16]
 800d4e6:	2b00      	cmp	r3, #0
 800d4e8:	bfab      	itete	ge
 800d4ea:	9a10      	ldrge	r2, [sp, #64]	; 0x40
 800d4ec:	9a18      	ldrlt	r2, [sp, #96]	; 0x60
 800d4ee:	9f18      	ldrge	r7, [sp, #96]	; 0x60
 800d4f0:	f8dd 9040 	ldrlt.w	r9, [sp, #64]	; 0x40
 800d4f4:	bfac      	ite	ge
 800d4f6:	eb03 0902 	addge.w	r9, r3, r2
 800d4fa:	1ad7      	sublt	r7, r2, r3
 800d4fc:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800d4fe:	eba3 0801 	sub.w	r8, r3, r1
 800d502:	4490      	add	r8, r2
 800d504:	4ba3      	ldr	r3, [pc, #652]	; (800d794 <_strtod_l+0x964>)
 800d506:	f108 38ff 	add.w	r8, r8, #4294967295
 800d50a:	4598      	cmp	r8, r3
 800d50c:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800d510:	f280 80cc 	bge.w	800d6ac <_strtod_l+0x87c>
 800d514:	eba3 0308 	sub.w	r3, r3, r8
 800d518:	2b1f      	cmp	r3, #31
 800d51a:	eba2 0203 	sub.w	r2, r2, r3
 800d51e:	f04f 0101 	mov.w	r1, #1
 800d522:	f300 80b6 	bgt.w	800d692 <_strtod_l+0x862>
 800d526:	fa01 f303 	lsl.w	r3, r1, r3
 800d52a:	9311      	str	r3, [sp, #68]	; 0x44
 800d52c:	2300      	movs	r3, #0
 800d52e:	930c      	str	r3, [sp, #48]	; 0x30
 800d530:	eb09 0802 	add.w	r8, r9, r2
 800d534:	9b04      	ldr	r3, [sp, #16]
 800d536:	45c1      	cmp	r9, r8
 800d538:	4417      	add	r7, r2
 800d53a:	441f      	add	r7, r3
 800d53c:	464b      	mov	r3, r9
 800d53e:	bfa8      	it	ge
 800d540:	4643      	movge	r3, r8
 800d542:	42bb      	cmp	r3, r7
 800d544:	bfa8      	it	ge
 800d546:	463b      	movge	r3, r7
 800d548:	2b00      	cmp	r3, #0
 800d54a:	bfc2      	ittt	gt
 800d54c:	eba8 0803 	subgt.w	r8, r8, r3
 800d550:	1aff      	subgt	r7, r7, r3
 800d552:	eba9 0903 	subgt.w	r9, r9, r3
 800d556:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d558:	2b00      	cmp	r3, #0
 800d55a:	dd17      	ble.n	800d58c <_strtod_l+0x75c>
 800d55c:	4631      	mov	r1, r6
 800d55e:	461a      	mov	r2, r3
 800d560:	4620      	mov	r0, r4
 800d562:	f002 f9ef 	bl	800f944 <__pow5mult>
 800d566:	4606      	mov	r6, r0
 800d568:	2800      	cmp	r0, #0
 800d56a:	f43f aead 	beq.w	800d2c8 <_strtod_l+0x498>
 800d56e:	4601      	mov	r1, r0
 800d570:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800d572:	4620      	mov	r0, r4
 800d574:	f002 f940 	bl	800f7f8 <__multiply>
 800d578:	900f      	str	r0, [sp, #60]	; 0x3c
 800d57a:	2800      	cmp	r0, #0
 800d57c:	f43f aea4 	beq.w	800d2c8 <_strtod_l+0x498>
 800d580:	991e      	ldr	r1, [sp, #120]	; 0x78
 800d582:	4620      	mov	r0, r4
 800d584:	f002 f81c 	bl	800f5c0 <_Bfree>
 800d588:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d58a:	931e      	str	r3, [sp, #120]	; 0x78
 800d58c:	f1b8 0f00 	cmp.w	r8, #0
 800d590:	f300 8091 	bgt.w	800d6b6 <_strtod_l+0x886>
 800d594:	9b08      	ldr	r3, [sp, #32]
 800d596:	2b00      	cmp	r3, #0
 800d598:	dd08      	ble.n	800d5ac <_strtod_l+0x77c>
 800d59a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800d59c:	9907      	ldr	r1, [sp, #28]
 800d59e:	4620      	mov	r0, r4
 800d5a0:	f002 f9d0 	bl	800f944 <__pow5mult>
 800d5a4:	9007      	str	r0, [sp, #28]
 800d5a6:	2800      	cmp	r0, #0
 800d5a8:	f43f ae8e 	beq.w	800d2c8 <_strtod_l+0x498>
 800d5ac:	2f00      	cmp	r7, #0
 800d5ae:	dd08      	ble.n	800d5c2 <_strtod_l+0x792>
 800d5b0:	9907      	ldr	r1, [sp, #28]
 800d5b2:	463a      	mov	r2, r7
 800d5b4:	4620      	mov	r0, r4
 800d5b6:	f002 fa1f 	bl	800f9f8 <__lshift>
 800d5ba:	9007      	str	r0, [sp, #28]
 800d5bc:	2800      	cmp	r0, #0
 800d5be:	f43f ae83 	beq.w	800d2c8 <_strtod_l+0x498>
 800d5c2:	f1b9 0f00 	cmp.w	r9, #0
 800d5c6:	dd08      	ble.n	800d5da <_strtod_l+0x7aa>
 800d5c8:	4631      	mov	r1, r6
 800d5ca:	464a      	mov	r2, r9
 800d5cc:	4620      	mov	r0, r4
 800d5ce:	f002 fa13 	bl	800f9f8 <__lshift>
 800d5d2:	4606      	mov	r6, r0
 800d5d4:	2800      	cmp	r0, #0
 800d5d6:	f43f ae77 	beq.w	800d2c8 <_strtod_l+0x498>
 800d5da:	9a07      	ldr	r2, [sp, #28]
 800d5dc:	991e      	ldr	r1, [sp, #120]	; 0x78
 800d5de:	4620      	mov	r0, r4
 800d5e0:	f002 fa92 	bl	800fb08 <__mdiff>
 800d5e4:	4605      	mov	r5, r0
 800d5e6:	2800      	cmp	r0, #0
 800d5e8:	f43f ae6e 	beq.w	800d2c8 <_strtod_l+0x498>
 800d5ec:	68c3      	ldr	r3, [r0, #12]
 800d5ee:	930f      	str	r3, [sp, #60]	; 0x3c
 800d5f0:	2300      	movs	r3, #0
 800d5f2:	60c3      	str	r3, [r0, #12]
 800d5f4:	4631      	mov	r1, r6
 800d5f6:	f002 fa6b 	bl	800fad0 <__mcmp>
 800d5fa:	2800      	cmp	r0, #0
 800d5fc:	da65      	bge.n	800d6ca <_strtod_l+0x89a>
 800d5fe:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d600:	ea53 030a 	orrs.w	r3, r3, sl
 800d604:	f040 8087 	bne.w	800d716 <_strtod_l+0x8e6>
 800d608:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d60c:	2b00      	cmp	r3, #0
 800d60e:	f040 8082 	bne.w	800d716 <_strtod_l+0x8e6>
 800d612:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800d616:	0d1b      	lsrs	r3, r3, #20
 800d618:	051b      	lsls	r3, r3, #20
 800d61a:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800d61e:	d97a      	bls.n	800d716 <_strtod_l+0x8e6>
 800d620:	696b      	ldr	r3, [r5, #20]
 800d622:	b913      	cbnz	r3, 800d62a <_strtod_l+0x7fa>
 800d624:	692b      	ldr	r3, [r5, #16]
 800d626:	2b01      	cmp	r3, #1
 800d628:	dd75      	ble.n	800d716 <_strtod_l+0x8e6>
 800d62a:	4629      	mov	r1, r5
 800d62c:	2201      	movs	r2, #1
 800d62e:	4620      	mov	r0, r4
 800d630:	f002 f9e2 	bl	800f9f8 <__lshift>
 800d634:	4631      	mov	r1, r6
 800d636:	4605      	mov	r5, r0
 800d638:	f002 fa4a 	bl	800fad0 <__mcmp>
 800d63c:	2800      	cmp	r0, #0
 800d63e:	dd6a      	ble.n	800d716 <_strtod_l+0x8e6>
 800d640:	9904      	ldr	r1, [sp, #16]
 800d642:	4a55      	ldr	r2, [pc, #340]	; (800d798 <_strtod_l+0x968>)
 800d644:	465b      	mov	r3, fp
 800d646:	2900      	cmp	r1, #0
 800d648:	f000 8085 	beq.w	800d756 <_strtod_l+0x926>
 800d64c:	ea02 010b 	and.w	r1, r2, fp
 800d650:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800d654:	dc7f      	bgt.n	800d756 <_strtod_l+0x926>
 800d656:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800d65a:	f77f aeaa 	ble.w	800d3b2 <_strtod_l+0x582>
 800d65e:	4a4f      	ldr	r2, [pc, #316]	; (800d79c <_strtod_l+0x96c>)
 800d660:	2300      	movs	r3, #0
 800d662:	e9cd 3216 	strd	r3, r2, [sp, #88]	; 0x58
 800d666:	4650      	mov	r0, sl
 800d668:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 800d66c:	4659      	mov	r1, fp
 800d66e:	f7f2 ffe3 	bl	8000638 <__aeabi_dmul>
 800d672:	460b      	mov	r3, r1
 800d674:	4303      	orrs	r3, r0
 800d676:	bf08      	it	eq
 800d678:	2322      	moveq	r3, #34	; 0x22
 800d67a:	4682      	mov	sl, r0
 800d67c:	468b      	mov	fp, r1
 800d67e:	bf08      	it	eq
 800d680:	6023      	streq	r3, [r4, #0]
 800d682:	e62b      	b.n	800d2dc <_strtod_l+0x4ac>
 800d684:	f04f 32ff 	mov.w	r2, #4294967295
 800d688:	fa02 f303 	lsl.w	r3, r2, r3
 800d68c:	ea03 0a0a 	and.w	sl, r3, sl
 800d690:	e6de      	b.n	800d450 <_strtod_l+0x620>
 800d692:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 800d696:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 800d69a:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 800d69e:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 800d6a2:	fa01 f308 	lsl.w	r3, r1, r8
 800d6a6:	930c      	str	r3, [sp, #48]	; 0x30
 800d6a8:	9111      	str	r1, [sp, #68]	; 0x44
 800d6aa:	e741      	b.n	800d530 <_strtod_l+0x700>
 800d6ac:	2300      	movs	r3, #0
 800d6ae:	930c      	str	r3, [sp, #48]	; 0x30
 800d6b0:	2301      	movs	r3, #1
 800d6b2:	9311      	str	r3, [sp, #68]	; 0x44
 800d6b4:	e73c      	b.n	800d530 <_strtod_l+0x700>
 800d6b6:	991e      	ldr	r1, [sp, #120]	; 0x78
 800d6b8:	4642      	mov	r2, r8
 800d6ba:	4620      	mov	r0, r4
 800d6bc:	f002 f99c 	bl	800f9f8 <__lshift>
 800d6c0:	901e      	str	r0, [sp, #120]	; 0x78
 800d6c2:	2800      	cmp	r0, #0
 800d6c4:	f47f af66 	bne.w	800d594 <_strtod_l+0x764>
 800d6c8:	e5fe      	b.n	800d2c8 <_strtod_l+0x498>
 800d6ca:	465f      	mov	r7, fp
 800d6cc:	d16e      	bne.n	800d7ac <_strtod_l+0x97c>
 800d6ce:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800d6d0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d6d4:	b342      	cbz	r2, 800d728 <_strtod_l+0x8f8>
 800d6d6:	4a32      	ldr	r2, [pc, #200]	; (800d7a0 <_strtod_l+0x970>)
 800d6d8:	4293      	cmp	r3, r2
 800d6da:	d128      	bne.n	800d72e <_strtod_l+0x8fe>
 800d6dc:	9b04      	ldr	r3, [sp, #16]
 800d6de:	4650      	mov	r0, sl
 800d6e0:	b1eb      	cbz	r3, 800d71e <_strtod_l+0x8ee>
 800d6e2:	4a2d      	ldr	r2, [pc, #180]	; (800d798 <_strtod_l+0x968>)
 800d6e4:	403a      	ands	r2, r7
 800d6e6:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 800d6ea:	f04f 31ff 	mov.w	r1, #4294967295
 800d6ee:	d819      	bhi.n	800d724 <_strtod_l+0x8f4>
 800d6f0:	0d12      	lsrs	r2, r2, #20
 800d6f2:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800d6f6:	fa01 f303 	lsl.w	r3, r1, r3
 800d6fa:	4298      	cmp	r0, r3
 800d6fc:	d117      	bne.n	800d72e <_strtod_l+0x8fe>
 800d6fe:	4b29      	ldr	r3, [pc, #164]	; (800d7a4 <_strtod_l+0x974>)
 800d700:	429f      	cmp	r7, r3
 800d702:	d102      	bne.n	800d70a <_strtod_l+0x8da>
 800d704:	3001      	adds	r0, #1
 800d706:	f43f addf 	beq.w	800d2c8 <_strtod_l+0x498>
 800d70a:	4b23      	ldr	r3, [pc, #140]	; (800d798 <_strtod_l+0x968>)
 800d70c:	403b      	ands	r3, r7
 800d70e:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800d712:	f04f 0a00 	mov.w	sl, #0
 800d716:	9b04      	ldr	r3, [sp, #16]
 800d718:	2b00      	cmp	r3, #0
 800d71a:	d1a0      	bne.n	800d65e <_strtod_l+0x82e>
 800d71c:	e5de      	b.n	800d2dc <_strtod_l+0x4ac>
 800d71e:	f04f 33ff 	mov.w	r3, #4294967295
 800d722:	e7ea      	b.n	800d6fa <_strtod_l+0x8ca>
 800d724:	460b      	mov	r3, r1
 800d726:	e7e8      	b.n	800d6fa <_strtod_l+0x8ca>
 800d728:	ea53 030a 	orrs.w	r3, r3, sl
 800d72c:	d088      	beq.n	800d640 <_strtod_l+0x810>
 800d72e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d730:	b1db      	cbz	r3, 800d76a <_strtod_l+0x93a>
 800d732:	423b      	tst	r3, r7
 800d734:	d0ef      	beq.n	800d716 <_strtod_l+0x8e6>
 800d736:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d738:	9a04      	ldr	r2, [sp, #16]
 800d73a:	4650      	mov	r0, sl
 800d73c:	4659      	mov	r1, fp
 800d73e:	b1c3      	cbz	r3, 800d772 <_strtod_l+0x942>
 800d740:	f7ff fb58 	bl	800cdf4 <sulp>
 800d744:	4602      	mov	r2, r0
 800d746:	460b      	mov	r3, r1
 800d748:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800d74c:	f7f2 fdbe 	bl	80002cc <__adddf3>
 800d750:	4682      	mov	sl, r0
 800d752:	468b      	mov	fp, r1
 800d754:	e7df      	b.n	800d716 <_strtod_l+0x8e6>
 800d756:	4013      	ands	r3, r2
 800d758:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800d75c:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800d760:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800d764:	f04f 3aff 	mov.w	sl, #4294967295
 800d768:	e7d5      	b.n	800d716 <_strtod_l+0x8e6>
 800d76a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800d76c:	ea13 0f0a 	tst.w	r3, sl
 800d770:	e7e0      	b.n	800d734 <_strtod_l+0x904>
 800d772:	f7ff fb3f 	bl	800cdf4 <sulp>
 800d776:	4602      	mov	r2, r0
 800d778:	460b      	mov	r3, r1
 800d77a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800d77e:	f7f2 fda3 	bl	80002c8 <__aeabi_dsub>
 800d782:	2200      	movs	r2, #0
 800d784:	2300      	movs	r3, #0
 800d786:	4682      	mov	sl, r0
 800d788:	468b      	mov	fp, r1
 800d78a:	f7f3 f9bd 	bl	8000b08 <__aeabi_dcmpeq>
 800d78e:	2800      	cmp	r0, #0
 800d790:	d0c1      	beq.n	800d716 <_strtod_l+0x8e6>
 800d792:	e60e      	b.n	800d3b2 <_strtod_l+0x582>
 800d794:	fffffc02 	.word	0xfffffc02
 800d798:	7ff00000 	.word	0x7ff00000
 800d79c:	39500000 	.word	0x39500000
 800d7a0:	000fffff 	.word	0x000fffff
 800d7a4:	7fefffff 	.word	0x7fefffff
 800d7a8:	080119d0 	.word	0x080119d0
 800d7ac:	4631      	mov	r1, r6
 800d7ae:	4628      	mov	r0, r5
 800d7b0:	f002 fb0a 	bl	800fdc8 <__ratio>
 800d7b4:	ec59 8b10 	vmov	r8, r9, d0
 800d7b8:	ee10 0a10 	vmov	r0, s0
 800d7bc:	2200      	movs	r2, #0
 800d7be:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800d7c2:	4649      	mov	r1, r9
 800d7c4:	f7f3 f9b4 	bl	8000b30 <__aeabi_dcmple>
 800d7c8:	2800      	cmp	r0, #0
 800d7ca:	d07c      	beq.n	800d8c6 <_strtod_l+0xa96>
 800d7cc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d7ce:	2b00      	cmp	r3, #0
 800d7d0:	d04c      	beq.n	800d86c <_strtod_l+0xa3c>
 800d7d2:	4b95      	ldr	r3, [pc, #596]	; (800da28 <_strtod_l+0xbf8>)
 800d7d4:	2200      	movs	r2, #0
 800d7d6:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800d7da:	f8df 924c 	ldr.w	r9, [pc, #588]	; 800da28 <_strtod_l+0xbf8>
 800d7de:	f04f 0800 	mov.w	r8, #0
 800d7e2:	4b92      	ldr	r3, [pc, #584]	; (800da2c <_strtod_l+0xbfc>)
 800d7e4:	403b      	ands	r3, r7
 800d7e6:	9311      	str	r3, [sp, #68]	; 0x44
 800d7e8:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800d7ea:	4b91      	ldr	r3, [pc, #580]	; (800da30 <_strtod_l+0xc00>)
 800d7ec:	429a      	cmp	r2, r3
 800d7ee:	f040 80b2 	bne.w	800d956 <_strtod_l+0xb26>
 800d7f2:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800d7f6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800d7fa:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 800d7fe:	ec4b ab10 	vmov	d0, sl, fp
 800d802:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
 800d806:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800d80a:	f002 fa05 	bl	800fc18 <__ulp>
 800d80e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800d812:	ec53 2b10 	vmov	r2, r3, d0
 800d816:	f7f2 ff0f 	bl	8000638 <__aeabi_dmul>
 800d81a:	4652      	mov	r2, sl
 800d81c:	465b      	mov	r3, fp
 800d81e:	f7f2 fd55 	bl	80002cc <__adddf3>
 800d822:	460b      	mov	r3, r1
 800d824:	4981      	ldr	r1, [pc, #516]	; (800da2c <_strtod_l+0xbfc>)
 800d826:	4a83      	ldr	r2, [pc, #524]	; (800da34 <_strtod_l+0xc04>)
 800d828:	4019      	ands	r1, r3
 800d82a:	4291      	cmp	r1, r2
 800d82c:	4682      	mov	sl, r0
 800d82e:	d95e      	bls.n	800d8ee <_strtod_l+0xabe>
 800d830:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d832:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800d836:	4293      	cmp	r3, r2
 800d838:	d103      	bne.n	800d842 <_strtod_l+0xa12>
 800d83a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d83c:	3301      	adds	r3, #1
 800d83e:	f43f ad43 	beq.w	800d2c8 <_strtod_l+0x498>
 800d842:	f8df b1fc 	ldr.w	fp, [pc, #508]	; 800da40 <_strtod_l+0xc10>
 800d846:	f04f 3aff 	mov.w	sl, #4294967295
 800d84a:	991e      	ldr	r1, [sp, #120]	; 0x78
 800d84c:	4620      	mov	r0, r4
 800d84e:	f001 feb7 	bl	800f5c0 <_Bfree>
 800d852:	9907      	ldr	r1, [sp, #28]
 800d854:	4620      	mov	r0, r4
 800d856:	f001 feb3 	bl	800f5c0 <_Bfree>
 800d85a:	4631      	mov	r1, r6
 800d85c:	4620      	mov	r0, r4
 800d85e:	f001 feaf 	bl	800f5c0 <_Bfree>
 800d862:	4629      	mov	r1, r5
 800d864:	4620      	mov	r0, r4
 800d866:	f001 feab 	bl	800f5c0 <_Bfree>
 800d86a:	e613      	b.n	800d494 <_strtod_l+0x664>
 800d86c:	f1ba 0f00 	cmp.w	sl, #0
 800d870:	d11b      	bne.n	800d8aa <_strtod_l+0xa7a>
 800d872:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d876:	b9f3      	cbnz	r3, 800d8b6 <_strtod_l+0xa86>
 800d878:	4b6b      	ldr	r3, [pc, #428]	; (800da28 <_strtod_l+0xbf8>)
 800d87a:	2200      	movs	r2, #0
 800d87c:	4640      	mov	r0, r8
 800d87e:	4649      	mov	r1, r9
 800d880:	f7f3 f94c 	bl	8000b1c <__aeabi_dcmplt>
 800d884:	b9d0      	cbnz	r0, 800d8bc <_strtod_l+0xa8c>
 800d886:	4640      	mov	r0, r8
 800d888:	4649      	mov	r1, r9
 800d88a:	4b6b      	ldr	r3, [pc, #428]	; (800da38 <_strtod_l+0xc08>)
 800d88c:	2200      	movs	r2, #0
 800d88e:	f7f2 fed3 	bl	8000638 <__aeabi_dmul>
 800d892:	4680      	mov	r8, r0
 800d894:	4689      	mov	r9, r1
 800d896:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800d89a:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 800d89e:	931b      	str	r3, [sp, #108]	; 0x6c
 800d8a0:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
 800d8a4:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800d8a8:	e79b      	b.n	800d7e2 <_strtod_l+0x9b2>
 800d8aa:	f1ba 0f01 	cmp.w	sl, #1
 800d8ae:	d102      	bne.n	800d8b6 <_strtod_l+0xa86>
 800d8b0:	2f00      	cmp	r7, #0
 800d8b2:	f43f ad7e 	beq.w	800d3b2 <_strtod_l+0x582>
 800d8b6:	4b61      	ldr	r3, [pc, #388]	; (800da3c <_strtod_l+0xc0c>)
 800d8b8:	2200      	movs	r2, #0
 800d8ba:	e78c      	b.n	800d7d6 <_strtod_l+0x9a6>
 800d8bc:	f8df 9178 	ldr.w	r9, [pc, #376]	; 800da38 <_strtod_l+0xc08>
 800d8c0:	f04f 0800 	mov.w	r8, #0
 800d8c4:	e7e7      	b.n	800d896 <_strtod_l+0xa66>
 800d8c6:	4b5c      	ldr	r3, [pc, #368]	; (800da38 <_strtod_l+0xc08>)
 800d8c8:	4640      	mov	r0, r8
 800d8ca:	4649      	mov	r1, r9
 800d8cc:	2200      	movs	r2, #0
 800d8ce:	f7f2 feb3 	bl	8000638 <__aeabi_dmul>
 800d8d2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d8d4:	4680      	mov	r8, r0
 800d8d6:	4689      	mov	r9, r1
 800d8d8:	b933      	cbnz	r3, 800d8e8 <_strtod_l+0xab8>
 800d8da:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d8de:	9012      	str	r0, [sp, #72]	; 0x48
 800d8e0:	9313      	str	r3, [sp, #76]	; 0x4c
 800d8e2:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 800d8e6:	e7dd      	b.n	800d8a4 <_strtod_l+0xa74>
 800d8e8:	e9cd 8912 	strd	r8, r9, [sp, #72]	; 0x48
 800d8ec:	e7f9      	b.n	800d8e2 <_strtod_l+0xab2>
 800d8ee:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800d8f2:	9b04      	ldr	r3, [sp, #16]
 800d8f4:	2b00      	cmp	r3, #0
 800d8f6:	d1a8      	bne.n	800d84a <_strtod_l+0xa1a>
 800d8f8:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800d8fc:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800d8fe:	0d1b      	lsrs	r3, r3, #20
 800d900:	051b      	lsls	r3, r3, #20
 800d902:	429a      	cmp	r2, r3
 800d904:	d1a1      	bne.n	800d84a <_strtod_l+0xa1a>
 800d906:	4640      	mov	r0, r8
 800d908:	4649      	mov	r1, r9
 800d90a:	f7f3 f9f5 	bl	8000cf8 <__aeabi_d2lz>
 800d90e:	f7f2 fe65 	bl	80005dc <__aeabi_l2d>
 800d912:	4602      	mov	r2, r0
 800d914:	460b      	mov	r3, r1
 800d916:	4640      	mov	r0, r8
 800d918:	4649      	mov	r1, r9
 800d91a:	f7f2 fcd5 	bl	80002c8 <__aeabi_dsub>
 800d91e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800d920:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d924:	ea43 030a 	orr.w	r3, r3, sl
 800d928:	4313      	orrs	r3, r2
 800d92a:	4680      	mov	r8, r0
 800d92c:	4689      	mov	r9, r1
 800d92e:	d053      	beq.n	800d9d8 <_strtod_l+0xba8>
 800d930:	a335      	add	r3, pc, #212	; (adr r3, 800da08 <_strtod_l+0xbd8>)
 800d932:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d936:	f7f3 f8f1 	bl	8000b1c <__aeabi_dcmplt>
 800d93a:	2800      	cmp	r0, #0
 800d93c:	f47f acce 	bne.w	800d2dc <_strtod_l+0x4ac>
 800d940:	a333      	add	r3, pc, #204	; (adr r3, 800da10 <_strtod_l+0xbe0>)
 800d942:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d946:	4640      	mov	r0, r8
 800d948:	4649      	mov	r1, r9
 800d94a:	f7f3 f905 	bl	8000b58 <__aeabi_dcmpgt>
 800d94e:	2800      	cmp	r0, #0
 800d950:	f43f af7b 	beq.w	800d84a <_strtod_l+0xa1a>
 800d954:	e4c2      	b.n	800d2dc <_strtod_l+0x4ac>
 800d956:	9b04      	ldr	r3, [sp, #16]
 800d958:	b333      	cbz	r3, 800d9a8 <_strtod_l+0xb78>
 800d95a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800d95c:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800d960:	d822      	bhi.n	800d9a8 <_strtod_l+0xb78>
 800d962:	a32d      	add	r3, pc, #180	; (adr r3, 800da18 <_strtod_l+0xbe8>)
 800d964:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d968:	4640      	mov	r0, r8
 800d96a:	4649      	mov	r1, r9
 800d96c:	f7f3 f8e0 	bl	8000b30 <__aeabi_dcmple>
 800d970:	b1a0      	cbz	r0, 800d99c <_strtod_l+0xb6c>
 800d972:	4649      	mov	r1, r9
 800d974:	4640      	mov	r0, r8
 800d976:	f7f3 f937 	bl	8000be8 <__aeabi_d2uiz>
 800d97a:	2801      	cmp	r0, #1
 800d97c:	bf38      	it	cc
 800d97e:	2001      	movcc	r0, #1
 800d980:	f7f2 fde0 	bl	8000544 <__aeabi_ui2d>
 800d984:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d986:	4680      	mov	r8, r0
 800d988:	4689      	mov	r9, r1
 800d98a:	bb13      	cbnz	r3, 800d9d2 <_strtod_l+0xba2>
 800d98c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d990:	9014      	str	r0, [sp, #80]	; 0x50
 800d992:	9315      	str	r3, [sp, #84]	; 0x54
 800d994:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800d998:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800d99c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d99e:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800d9a0:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800d9a4:	1a9b      	subs	r3, r3, r2
 800d9a6:	930d      	str	r3, [sp, #52]	; 0x34
 800d9a8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800d9ac:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800d9b0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800d9b4:	f002 f930 	bl	800fc18 <__ulp>
 800d9b8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800d9bc:	ec53 2b10 	vmov	r2, r3, d0
 800d9c0:	f7f2 fe3a 	bl	8000638 <__aeabi_dmul>
 800d9c4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800d9c8:	f7f2 fc80 	bl	80002cc <__adddf3>
 800d9cc:	4682      	mov	sl, r0
 800d9ce:	468b      	mov	fp, r1
 800d9d0:	e78f      	b.n	800d8f2 <_strtod_l+0xac2>
 800d9d2:	e9cd 8914 	strd	r8, r9, [sp, #80]	; 0x50
 800d9d6:	e7dd      	b.n	800d994 <_strtod_l+0xb64>
 800d9d8:	a311      	add	r3, pc, #68	; (adr r3, 800da20 <_strtod_l+0xbf0>)
 800d9da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d9de:	f7f3 f89d 	bl	8000b1c <__aeabi_dcmplt>
 800d9e2:	e7b4      	b.n	800d94e <_strtod_l+0xb1e>
 800d9e4:	2300      	movs	r3, #0
 800d9e6:	930e      	str	r3, [sp, #56]	; 0x38
 800d9e8:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800d9ea:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800d9ec:	6013      	str	r3, [r2, #0]
 800d9ee:	f7ff ba65 	b.w	800cebc <_strtod_l+0x8c>
 800d9f2:	2b65      	cmp	r3, #101	; 0x65
 800d9f4:	f43f ab5d 	beq.w	800d0b2 <_strtod_l+0x282>
 800d9f8:	2b45      	cmp	r3, #69	; 0x45
 800d9fa:	f43f ab5a 	beq.w	800d0b2 <_strtod_l+0x282>
 800d9fe:	2201      	movs	r2, #1
 800da00:	f7ff bb92 	b.w	800d128 <_strtod_l+0x2f8>
 800da04:	f3af 8000 	nop.w
 800da08:	94a03595 	.word	0x94a03595
 800da0c:	3fdfffff 	.word	0x3fdfffff
 800da10:	35afe535 	.word	0x35afe535
 800da14:	3fe00000 	.word	0x3fe00000
 800da18:	ffc00000 	.word	0xffc00000
 800da1c:	41dfffff 	.word	0x41dfffff
 800da20:	94a03595 	.word	0x94a03595
 800da24:	3fcfffff 	.word	0x3fcfffff
 800da28:	3ff00000 	.word	0x3ff00000
 800da2c:	7ff00000 	.word	0x7ff00000
 800da30:	7fe00000 	.word	0x7fe00000
 800da34:	7c9fffff 	.word	0x7c9fffff
 800da38:	3fe00000 	.word	0x3fe00000
 800da3c:	bff00000 	.word	0xbff00000
 800da40:	7fefffff 	.word	0x7fefffff

0800da44 <strtod>:
 800da44:	460a      	mov	r2, r1
 800da46:	4601      	mov	r1, r0
 800da48:	4802      	ldr	r0, [pc, #8]	; (800da54 <strtod+0x10>)
 800da4a:	4b03      	ldr	r3, [pc, #12]	; (800da58 <strtod+0x14>)
 800da4c:	6800      	ldr	r0, [r0, #0]
 800da4e:	f7ff b9ef 	b.w	800ce30 <_strtod_l>
 800da52:	bf00      	nop
 800da54:	2000004c 	.word	0x2000004c
 800da58:	200000b4 	.word	0x200000b4

0800da5c <_strtol_l.isra.0>:
 800da5c:	2b01      	cmp	r3, #1
 800da5e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800da62:	d001      	beq.n	800da68 <_strtol_l.isra.0+0xc>
 800da64:	2b24      	cmp	r3, #36	; 0x24
 800da66:	d906      	bls.n	800da76 <_strtol_l.isra.0+0x1a>
 800da68:	f7fe fc8c 	bl	800c384 <__errno>
 800da6c:	2316      	movs	r3, #22
 800da6e:	6003      	str	r3, [r0, #0]
 800da70:	2000      	movs	r0, #0
 800da72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800da76:	4f3a      	ldr	r7, [pc, #232]	; (800db60 <_strtol_l.isra.0+0x104>)
 800da78:	468e      	mov	lr, r1
 800da7a:	4676      	mov	r6, lr
 800da7c:	f81e 4b01 	ldrb.w	r4, [lr], #1
 800da80:	5de5      	ldrb	r5, [r4, r7]
 800da82:	f015 0508 	ands.w	r5, r5, #8
 800da86:	d1f8      	bne.n	800da7a <_strtol_l.isra.0+0x1e>
 800da88:	2c2d      	cmp	r4, #45	; 0x2d
 800da8a:	d134      	bne.n	800daf6 <_strtol_l.isra.0+0x9a>
 800da8c:	f89e 4000 	ldrb.w	r4, [lr]
 800da90:	f04f 0801 	mov.w	r8, #1
 800da94:	f106 0e02 	add.w	lr, r6, #2
 800da98:	2b00      	cmp	r3, #0
 800da9a:	d05c      	beq.n	800db56 <_strtol_l.isra.0+0xfa>
 800da9c:	2b10      	cmp	r3, #16
 800da9e:	d10c      	bne.n	800daba <_strtol_l.isra.0+0x5e>
 800daa0:	2c30      	cmp	r4, #48	; 0x30
 800daa2:	d10a      	bne.n	800daba <_strtol_l.isra.0+0x5e>
 800daa4:	f89e 4000 	ldrb.w	r4, [lr]
 800daa8:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800daac:	2c58      	cmp	r4, #88	; 0x58
 800daae:	d14d      	bne.n	800db4c <_strtol_l.isra.0+0xf0>
 800dab0:	f89e 4001 	ldrb.w	r4, [lr, #1]
 800dab4:	2310      	movs	r3, #16
 800dab6:	f10e 0e02 	add.w	lr, lr, #2
 800daba:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 800dabe:	f10c 3cff 	add.w	ip, ip, #4294967295
 800dac2:	2600      	movs	r6, #0
 800dac4:	fbbc f9f3 	udiv	r9, ip, r3
 800dac8:	4635      	mov	r5, r6
 800daca:	fb03 ca19 	mls	sl, r3, r9, ip
 800dace:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 800dad2:	2f09      	cmp	r7, #9
 800dad4:	d818      	bhi.n	800db08 <_strtol_l.isra.0+0xac>
 800dad6:	463c      	mov	r4, r7
 800dad8:	42a3      	cmp	r3, r4
 800dada:	dd24      	ble.n	800db26 <_strtol_l.isra.0+0xca>
 800dadc:	2e00      	cmp	r6, #0
 800dade:	db1f      	blt.n	800db20 <_strtol_l.isra.0+0xc4>
 800dae0:	45a9      	cmp	r9, r5
 800dae2:	d31d      	bcc.n	800db20 <_strtol_l.isra.0+0xc4>
 800dae4:	d101      	bne.n	800daea <_strtol_l.isra.0+0x8e>
 800dae6:	45a2      	cmp	sl, r4
 800dae8:	db1a      	blt.n	800db20 <_strtol_l.isra.0+0xc4>
 800daea:	fb05 4503 	mla	r5, r5, r3, r4
 800daee:	2601      	movs	r6, #1
 800daf0:	f81e 4b01 	ldrb.w	r4, [lr], #1
 800daf4:	e7eb      	b.n	800dace <_strtol_l.isra.0+0x72>
 800daf6:	2c2b      	cmp	r4, #43	; 0x2b
 800daf8:	bf08      	it	eq
 800dafa:	f89e 4000 	ldrbeq.w	r4, [lr]
 800dafe:	46a8      	mov	r8, r5
 800db00:	bf08      	it	eq
 800db02:	f106 0e02 	addeq.w	lr, r6, #2
 800db06:	e7c7      	b.n	800da98 <_strtol_l.isra.0+0x3c>
 800db08:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 800db0c:	2f19      	cmp	r7, #25
 800db0e:	d801      	bhi.n	800db14 <_strtol_l.isra.0+0xb8>
 800db10:	3c37      	subs	r4, #55	; 0x37
 800db12:	e7e1      	b.n	800dad8 <_strtol_l.isra.0+0x7c>
 800db14:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 800db18:	2f19      	cmp	r7, #25
 800db1a:	d804      	bhi.n	800db26 <_strtol_l.isra.0+0xca>
 800db1c:	3c57      	subs	r4, #87	; 0x57
 800db1e:	e7db      	b.n	800dad8 <_strtol_l.isra.0+0x7c>
 800db20:	f04f 36ff 	mov.w	r6, #4294967295
 800db24:	e7e4      	b.n	800daf0 <_strtol_l.isra.0+0x94>
 800db26:	2e00      	cmp	r6, #0
 800db28:	da05      	bge.n	800db36 <_strtol_l.isra.0+0xda>
 800db2a:	2322      	movs	r3, #34	; 0x22
 800db2c:	6003      	str	r3, [r0, #0]
 800db2e:	4665      	mov	r5, ip
 800db30:	b942      	cbnz	r2, 800db44 <_strtol_l.isra.0+0xe8>
 800db32:	4628      	mov	r0, r5
 800db34:	e79d      	b.n	800da72 <_strtol_l.isra.0+0x16>
 800db36:	f1b8 0f00 	cmp.w	r8, #0
 800db3a:	d000      	beq.n	800db3e <_strtol_l.isra.0+0xe2>
 800db3c:	426d      	negs	r5, r5
 800db3e:	2a00      	cmp	r2, #0
 800db40:	d0f7      	beq.n	800db32 <_strtol_l.isra.0+0xd6>
 800db42:	b10e      	cbz	r6, 800db48 <_strtol_l.isra.0+0xec>
 800db44:	f10e 31ff 	add.w	r1, lr, #4294967295
 800db48:	6011      	str	r1, [r2, #0]
 800db4a:	e7f2      	b.n	800db32 <_strtol_l.isra.0+0xd6>
 800db4c:	2430      	movs	r4, #48	; 0x30
 800db4e:	2b00      	cmp	r3, #0
 800db50:	d1b3      	bne.n	800daba <_strtol_l.isra.0+0x5e>
 800db52:	2308      	movs	r3, #8
 800db54:	e7b1      	b.n	800daba <_strtol_l.isra.0+0x5e>
 800db56:	2c30      	cmp	r4, #48	; 0x30
 800db58:	d0a4      	beq.n	800daa4 <_strtol_l.isra.0+0x48>
 800db5a:	230a      	movs	r3, #10
 800db5c:	e7ad      	b.n	800daba <_strtol_l.isra.0+0x5e>
 800db5e:	bf00      	nop
 800db60:	080119f9 	.word	0x080119f9

0800db64 <strtol>:
 800db64:	4613      	mov	r3, r2
 800db66:	460a      	mov	r2, r1
 800db68:	4601      	mov	r1, r0
 800db6a:	4802      	ldr	r0, [pc, #8]	; (800db74 <strtol+0x10>)
 800db6c:	6800      	ldr	r0, [r0, #0]
 800db6e:	f7ff bf75 	b.w	800da5c <_strtol_l.isra.0>
 800db72:	bf00      	nop
 800db74:	2000004c 	.word	0x2000004c

0800db78 <__swbuf_r>:
 800db78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800db7a:	460e      	mov	r6, r1
 800db7c:	4614      	mov	r4, r2
 800db7e:	4605      	mov	r5, r0
 800db80:	b118      	cbz	r0, 800db8a <__swbuf_r+0x12>
 800db82:	6983      	ldr	r3, [r0, #24]
 800db84:	b90b      	cbnz	r3, 800db8a <__swbuf_r+0x12>
 800db86:	f001 f849 	bl	800ec1c <__sinit>
 800db8a:	4b21      	ldr	r3, [pc, #132]	; (800dc10 <__swbuf_r+0x98>)
 800db8c:	429c      	cmp	r4, r3
 800db8e:	d12b      	bne.n	800dbe8 <__swbuf_r+0x70>
 800db90:	686c      	ldr	r4, [r5, #4]
 800db92:	69a3      	ldr	r3, [r4, #24]
 800db94:	60a3      	str	r3, [r4, #8]
 800db96:	89a3      	ldrh	r3, [r4, #12]
 800db98:	071a      	lsls	r2, r3, #28
 800db9a:	d52f      	bpl.n	800dbfc <__swbuf_r+0x84>
 800db9c:	6923      	ldr	r3, [r4, #16]
 800db9e:	b36b      	cbz	r3, 800dbfc <__swbuf_r+0x84>
 800dba0:	6923      	ldr	r3, [r4, #16]
 800dba2:	6820      	ldr	r0, [r4, #0]
 800dba4:	1ac0      	subs	r0, r0, r3
 800dba6:	6963      	ldr	r3, [r4, #20]
 800dba8:	b2f6      	uxtb	r6, r6
 800dbaa:	4283      	cmp	r3, r0
 800dbac:	4637      	mov	r7, r6
 800dbae:	dc04      	bgt.n	800dbba <__swbuf_r+0x42>
 800dbb0:	4621      	mov	r1, r4
 800dbb2:	4628      	mov	r0, r5
 800dbb4:	f000 ff9e 	bl	800eaf4 <_fflush_r>
 800dbb8:	bb30      	cbnz	r0, 800dc08 <__swbuf_r+0x90>
 800dbba:	68a3      	ldr	r3, [r4, #8]
 800dbbc:	3b01      	subs	r3, #1
 800dbbe:	60a3      	str	r3, [r4, #8]
 800dbc0:	6823      	ldr	r3, [r4, #0]
 800dbc2:	1c5a      	adds	r2, r3, #1
 800dbc4:	6022      	str	r2, [r4, #0]
 800dbc6:	701e      	strb	r6, [r3, #0]
 800dbc8:	6963      	ldr	r3, [r4, #20]
 800dbca:	3001      	adds	r0, #1
 800dbcc:	4283      	cmp	r3, r0
 800dbce:	d004      	beq.n	800dbda <__swbuf_r+0x62>
 800dbd0:	89a3      	ldrh	r3, [r4, #12]
 800dbd2:	07db      	lsls	r3, r3, #31
 800dbd4:	d506      	bpl.n	800dbe4 <__swbuf_r+0x6c>
 800dbd6:	2e0a      	cmp	r6, #10
 800dbd8:	d104      	bne.n	800dbe4 <__swbuf_r+0x6c>
 800dbda:	4621      	mov	r1, r4
 800dbdc:	4628      	mov	r0, r5
 800dbde:	f000 ff89 	bl	800eaf4 <_fflush_r>
 800dbe2:	b988      	cbnz	r0, 800dc08 <__swbuf_r+0x90>
 800dbe4:	4638      	mov	r0, r7
 800dbe6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800dbe8:	4b0a      	ldr	r3, [pc, #40]	; (800dc14 <__swbuf_r+0x9c>)
 800dbea:	429c      	cmp	r4, r3
 800dbec:	d101      	bne.n	800dbf2 <__swbuf_r+0x7a>
 800dbee:	68ac      	ldr	r4, [r5, #8]
 800dbf0:	e7cf      	b.n	800db92 <__swbuf_r+0x1a>
 800dbf2:	4b09      	ldr	r3, [pc, #36]	; (800dc18 <__swbuf_r+0xa0>)
 800dbf4:	429c      	cmp	r4, r3
 800dbf6:	bf08      	it	eq
 800dbf8:	68ec      	ldreq	r4, [r5, #12]
 800dbfa:	e7ca      	b.n	800db92 <__swbuf_r+0x1a>
 800dbfc:	4621      	mov	r1, r4
 800dbfe:	4628      	mov	r0, r5
 800dc00:	f000 f80c 	bl	800dc1c <__swsetup_r>
 800dc04:	2800      	cmp	r0, #0
 800dc06:	d0cb      	beq.n	800dba0 <__swbuf_r+0x28>
 800dc08:	f04f 37ff 	mov.w	r7, #4294967295
 800dc0c:	e7ea      	b.n	800dbe4 <__swbuf_r+0x6c>
 800dc0e:	bf00      	nop
 800dc10:	08011bb0 	.word	0x08011bb0
 800dc14:	08011bd0 	.word	0x08011bd0
 800dc18:	08011b90 	.word	0x08011b90

0800dc1c <__swsetup_r>:
 800dc1c:	4b32      	ldr	r3, [pc, #200]	; (800dce8 <__swsetup_r+0xcc>)
 800dc1e:	b570      	push	{r4, r5, r6, lr}
 800dc20:	681d      	ldr	r5, [r3, #0]
 800dc22:	4606      	mov	r6, r0
 800dc24:	460c      	mov	r4, r1
 800dc26:	b125      	cbz	r5, 800dc32 <__swsetup_r+0x16>
 800dc28:	69ab      	ldr	r3, [r5, #24]
 800dc2a:	b913      	cbnz	r3, 800dc32 <__swsetup_r+0x16>
 800dc2c:	4628      	mov	r0, r5
 800dc2e:	f000 fff5 	bl	800ec1c <__sinit>
 800dc32:	4b2e      	ldr	r3, [pc, #184]	; (800dcec <__swsetup_r+0xd0>)
 800dc34:	429c      	cmp	r4, r3
 800dc36:	d10f      	bne.n	800dc58 <__swsetup_r+0x3c>
 800dc38:	686c      	ldr	r4, [r5, #4]
 800dc3a:	89a3      	ldrh	r3, [r4, #12]
 800dc3c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800dc40:	0719      	lsls	r1, r3, #28
 800dc42:	d42c      	bmi.n	800dc9e <__swsetup_r+0x82>
 800dc44:	06dd      	lsls	r5, r3, #27
 800dc46:	d411      	bmi.n	800dc6c <__swsetup_r+0x50>
 800dc48:	2309      	movs	r3, #9
 800dc4a:	6033      	str	r3, [r6, #0]
 800dc4c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800dc50:	81a3      	strh	r3, [r4, #12]
 800dc52:	f04f 30ff 	mov.w	r0, #4294967295
 800dc56:	e03e      	b.n	800dcd6 <__swsetup_r+0xba>
 800dc58:	4b25      	ldr	r3, [pc, #148]	; (800dcf0 <__swsetup_r+0xd4>)
 800dc5a:	429c      	cmp	r4, r3
 800dc5c:	d101      	bne.n	800dc62 <__swsetup_r+0x46>
 800dc5e:	68ac      	ldr	r4, [r5, #8]
 800dc60:	e7eb      	b.n	800dc3a <__swsetup_r+0x1e>
 800dc62:	4b24      	ldr	r3, [pc, #144]	; (800dcf4 <__swsetup_r+0xd8>)
 800dc64:	429c      	cmp	r4, r3
 800dc66:	bf08      	it	eq
 800dc68:	68ec      	ldreq	r4, [r5, #12]
 800dc6a:	e7e6      	b.n	800dc3a <__swsetup_r+0x1e>
 800dc6c:	0758      	lsls	r0, r3, #29
 800dc6e:	d512      	bpl.n	800dc96 <__swsetup_r+0x7a>
 800dc70:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800dc72:	b141      	cbz	r1, 800dc86 <__swsetup_r+0x6a>
 800dc74:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800dc78:	4299      	cmp	r1, r3
 800dc7a:	d002      	beq.n	800dc82 <__swsetup_r+0x66>
 800dc7c:	4630      	mov	r0, r6
 800dc7e:	f002 f929 	bl	800fed4 <_free_r>
 800dc82:	2300      	movs	r3, #0
 800dc84:	6363      	str	r3, [r4, #52]	; 0x34
 800dc86:	89a3      	ldrh	r3, [r4, #12]
 800dc88:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800dc8c:	81a3      	strh	r3, [r4, #12]
 800dc8e:	2300      	movs	r3, #0
 800dc90:	6063      	str	r3, [r4, #4]
 800dc92:	6923      	ldr	r3, [r4, #16]
 800dc94:	6023      	str	r3, [r4, #0]
 800dc96:	89a3      	ldrh	r3, [r4, #12]
 800dc98:	f043 0308 	orr.w	r3, r3, #8
 800dc9c:	81a3      	strh	r3, [r4, #12]
 800dc9e:	6923      	ldr	r3, [r4, #16]
 800dca0:	b94b      	cbnz	r3, 800dcb6 <__swsetup_r+0x9a>
 800dca2:	89a3      	ldrh	r3, [r4, #12]
 800dca4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800dca8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800dcac:	d003      	beq.n	800dcb6 <__swsetup_r+0x9a>
 800dcae:	4621      	mov	r1, r4
 800dcb0:	4630      	mov	r0, r6
 800dcb2:	f001 fbeb 	bl	800f48c <__smakebuf_r>
 800dcb6:	89a0      	ldrh	r0, [r4, #12]
 800dcb8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800dcbc:	f010 0301 	ands.w	r3, r0, #1
 800dcc0:	d00a      	beq.n	800dcd8 <__swsetup_r+0xbc>
 800dcc2:	2300      	movs	r3, #0
 800dcc4:	60a3      	str	r3, [r4, #8]
 800dcc6:	6963      	ldr	r3, [r4, #20]
 800dcc8:	425b      	negs	r3, r3
 800dcca:	61a3      	str	r3, [r4, #24]
 800dccc:	6923      	ldr	r3, [r4, #16]
 800dcce:	b943      	cbnz	r3, 800dce2 <__swsetup_r+0xc6>
 800dcd0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800dcd4:	d1ba      	bne.n	800dc4c <__swsetup_r+0x30>
 800dcd6:	bd70      	pop	{r4, r5, r6, pc}
 800dcd8:	0781      	lsls	r1, r0, #30
 800dcda:	bf58      	it	pl
 800dcdc:	6963      	ldrpl	r3, [r4, #20]
 800dcde:	60a3      	str	r3, [r4, #8]
 800dce0:	e7f4      	b.n	800dccc <__swsetup_r+0xb0>
 800dce2:	2000      	movs	r0, #0
 800dce4:	e7f7      	b.n	800dcd6 <__swsetup_r+0xba>
 800dce6:	bf00      	nop
 800dce8:	2000004c 	.word	0x2000004c
 800dcec:	08011bb0 	.word	0x08011bb0
 800dcf0:	08011bd0 	.word	0x08011bd0
 800dcf4:	08011b90 	.word	0x08011b90

0800dcf8 <quorem>:
 800dcf8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dcfc:	6903      	ldr	r3, [r0, #16]
 800dcfe:	690c      	ldr	r4, [r1, #16]
 800dd00:	42a3      	cmp	r3, r4
 800dd02:	4607      	mov	r7, r0
 800dd04:	f2c0 8081 	blt.w	800de0a <quorem+0x112>
 800dd08:	3c01      	subs	r4, #1
 800dd0a:	f101 0814 	add.w	r8, r1, #20
 800dd0e:	f100 0514 	add.w	r5, r0, #20
 800dd12:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800dd16:	9301      	str	r3, [sp, #4]
 800dd18:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800dd1c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800dd20:	3301      	adds	r3, #1
 800dd22:	429a      	cmp	r2, r3
 800dd24:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800dd28:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800dd2c:	fbb2 f6f3 	udiv	r6, r2, r3
 800dd30:	d331      	bcc.n	800dd96 <quorem+0x9e>
 800dd32:	f04f 0e00 	mov.w	lr, #0
 800dd36:	4640      	mov	r0, r8
 800dd38:	46ac      	mov	ip, r5
 800dd3a:	46f2      	mov	sl, lr
 800dd3c:	f850 2b04 	ldr.w	r2, [r0], #4
 800dd40:	b293      	uxth	r3, r2
 800dd42:	fb06 e303 	mla	r3, r6, r3, lr
 800dd46:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800dd4a:	b29b      	uxth	r3, r3
 800dd4c:	ebaa 0303 	sub.w	r3, sl, r3
 800dd50:	0c12      	lsrs	r2, r2, #16
 800dd52:	f8dc a000 	ldr.w	sl, [ip]
 800dd56:	fb06 e202 	mla	r2, r6, r2, lr
 800dd5a:	fa13 f38a 	uxtah	r3, r3, sl
 800dd5e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800dd62:	fa1f fa82 	uxth.w	sl, r2
 800dd66:	f8dc 2000 	ldr.w	r2, [ip]
 800dd6a:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800dd6e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800dd72:	b29b      	uxth	r3, r3
 800dd74:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800dd78:	4581      	cmp	r9, r0
 800dd7a:	f84c 3b04 	str.w	r3, [ip], #4
 800dd7e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800dd82:	d2db      	bcs.n	800dd3c <quorem+0x44>
 800dd84:	f855 300b 	ldr.w	r3, [r5, fp]
 800dd88:	b92b      	cbnz	r3, 800dd96 <quorem+0x9e>
 800dd8a:	9b01      	ldr	r3, [sp, #4]
 800dd8c:	3b04      	subs	r3, #4
 800dd8e:	429d      	cmp	r5, r3
 800dd90:	461a      	mov	r2, r3
 800dd92:	d32e      	bcc.n	800ddf2 <quorem+0xfa>
 800dd94:	613c      	str	r4, [r7, #16]
 800dd96:	4638      	mov	r0, r7
 800dd98:	f001 fe9a 	bl	800fad0 <__mcmp>
 800dd9c:	2800      	cmp	r0, #0
 800dd9e:	db24      	blt.n	800ddea <quorem+0xf2>
 800dda0:	3601      	adds	r6, #1
 800dda2:	4628      	mov	r0, r5
 800dda4:	f04f 0c00 	mov.w	ip, #0
 800dda8:	f858 2b04 	ldr.w	r2, [r8], #4
 800ddac:	f8d0 e000 	ldr.w	lr, [r0]
 800ddb0:	b293      	uxth	r3, r2
 800ddb2:	ebac 0303 	sub.w	r3, ip, r3
 800ddb6:	0c12      	lsrs	r2, r2, #16
 800ddb8:	fa13 f38e 	uxtah	r3, r3, lr
 800ddbc:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800ddc0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800ddc4:	b29b      	uxth	r3, r3
 800ddc6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ddca:	45c1      	cmp	r9, r8
 800ddcc:	f840 3b04 	str.w	r3, [r0], #4
 800ddd0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800ddd4:	d2e8      	bcs.n	800dda8 <quorem+0xb0>
 800ddd6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ddda:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ddde:	b922      	cbnz	r2, 800ddea <quorem+0xf2>
 800dde0:	3b04      	subs	r3, #4
 800dde2:	429d      	cmp	r5, r3
 800dde4:	461a      	mov	r2, r3
 800dde6:	d30a      	bcc.n	800ddfe <quorem+0x106>
 800dde8:	613c      	str	r4, [r7, #16]
 800ddea:	4630      	mov	r0, r6
 800ddec:	b003      	add	sp, #12
 800ddee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ddf2:	6812      	ldr	r2, [r2, #0]
 800ddf4:	3b04      	subs	r3, #4
 800ddf6:	2a00      	cmp	r2, #0
 800ddf8:	d1cc      	bne.n	800dd94 <quorem+0x9c>
 800ddfa:	3c01      	subs	r4, #1
 800ddfc:	e7c7      	b.n	800dd8e <quorem+0x96>
 800ddfe:	6812      	ldr	r2, [r2, #0]
 800de00:	3b04      	subs	r3, #4
 800de02:	2a00      	cmp	r2, #0
 800de04:	d1f0      	bne.n	800dde8 <quorem+0xf0>
 800de06:	3c01      	subs	r4, #1
 800de08:	e7eb      	b.n	800dde2 <quorem+0xea>
 800de0a:	2000      	movs	r0, #0
 800de0c:	e7ee      	b.n	800ddec <quorem+0xf4>
	...

0800de10 <_dtoa_r>:
 800de10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800de14:	ed2d 8b02 	vpush	{d8}
 800de18:	ec57 6b10 	vmov	r6, r7, d0
 800de1c:	b095      	sub	sp, #84	; 0x54
 800de1e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800de20:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800de24:	9105      	str	r1, [sp, #20]
 800de26:	e9cd 6702 	strd	r6, r7, [sp, #8]
 800de2a:	4604      	mov	r4, r0
 800de2c:	9209      	str	r2, [sp, #36]	; 0x24
 800de2e:	930f      	str	r3, [sp, #60]	; 0x3c
 800de30:	b975      	cbnz	r5, 800de50 <_dtoa_r+0x40>
 800de32:	2010      	movs	r0, #16
 800de34:	f001 fb6a 	bl	800f50c <malloc>
 800de38:	4602      	mov	r2, r0
 800de3a:	6260      	str	r0, [r4, #36]	; 0x24
 800de3c:	b920      	cbnz	r0, 800de48 <_dtoa_r+0x38>
 800de3e:	4bb2      	ldr	r3, [pc, #712]	; (800e108 <_dtoa_r+0x2f8>)
 800de40:	21ea      	movs	r1, #234	; 0xea
 800de42:	48b2      	ldr	r0, [pc, #712]	; (800e10c <_dtoa_r+0x2fc>)
 800de44:	f002 fad8 	bl	80103f8 <__assert_func>
 800de48:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800de4c:	6005      	str	r5, [r0, #0]
 800de4e:	60c5      	str	r5, [r0, #12]
 800de50:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800de52:	6819      	ldr	r1, [r3, #0]
 800de54:	b151      	cbz	r1, 800de6c <_dtoa_r+0x5c>
 800de56:	685a      	ldr	r2, [r3, #4]
 800de58:	604a      	str	r2, [r1, #4]
 800de5a:	2301      	movs	r3, #1
 800de5c:	4093      	lsls	r3, r2
 800de5e:	608b      	str	r3, [r1, #8]
 800de60:	4620      	mov	r0, r4
 800de62:	f001 fbad 	bl	800f5c0 <_Bfree>
 800de66:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800de68:	2200      	movs	r2, #0
 800de6a:	601a      	str	r2, [r3, #0]
 800de6c:	1e3b      	subs	r3, r7, #0
 800de6e:	bfb9      	ittee	lt
 800de70:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800de74:	9303      	strlt	r3, [sp, #12]
 800de76:	2300      	movge	r3, #0
 800de78:	f8c8 3000 	strge.w	r3, [r8]
 800de7c:	f8dd 900c 	ldr.w	r9, [sp, #12]
 800de80:	4ba3      	ldr	r3, [pc, #652]	; (800e110 <_dtoa_r+0x300>)
 800de82:	bfbc      	itt	lt
 800de84:	2201      	movlt	r2, #1
 800de86:	f8c8 2000 	strlt.w	r2, [r8]
 800de8a:	ea33 0309 	bics.w	r3, r3, r9
 800de8e:	d11b      	bne.n	800dec8 <_dtoa_r+0xb8>
 800de90:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800de92:	f242 730f 	movw	r3, #9999	; 0x270f
 800de96:	6013      	str	r3, [r2, #0]
 800de98:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800de9c:	4333      	orrs	r3, r6
 800de9e:	f000 857a 	beq.w	800e996 <_dtoa_r+0xb86>
 800dea2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800dea4:	b963      	cbnz	r3, 800dec0 <_dtoa_r+0xb0>
 800dea6:	4b9b      	ldr	r3, [pc, #620]	; (800e114 <_dtoa_r+0x304>)
 800dea8:	e024      	b.n	800def4 <_dtoa_r+0xe4>
 800deaa:	4b9b      	ldr	r3, [pc, #620]	; (800e118 <_dtoa_r+0x308>)
 800deac:	9300      	str	r3, [sp, #0]
 800deae:	3308      	adds	r3, #8
 800deb0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800deb2:	6013      	str	r3, [r2, #0]
 800deb4:	9800      	ldr	r0, [sp, #0]
 800deb6:	b015      	add	sp, #84	; 0x54
 800deb8:	ecbd 8b02 	vpop	{d8}
 800debc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dec0:	4b94      	ldr	r3, [pc, #592]	; (800e114 <_dtoa_r+0x304>)
 800dec2:	9300      	str	r3, [sp, #0]
 800dec4:	3303      	adds	r3, #3
 800dec6:	e7f3      	b.n	800deb0 <_dtoa_r+0xa0>
 800dec8:	ed9d 7b02 	vldr	d7, [sp, #8]
 800decc:	2200      	movs	r2, #0
 800dece:	ec51 0b17 	vmov	r0, r1, d7
 800ded2:	2300      	movs	r3, #0
 800ded4:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 800ded8:	f7f2 fe16 	bl	8000b08 <__aeabi_dcmpeq>
 800dedc:	4680      	mov	r8, r0
 800dede:	b158      	cbz	r0, 800def8 <_dtoa_r+0xe8>
 800dee0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800dee2:	2301      	movs	r3, #1
 800dee4:	6013      	str	r3, [r2, #0]
 800dee6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800dee8:	2b00      	cmp	r3, #0
 800deea:	f000 8551 	beq.w	800e990 <_dtoa_r+0xb80>
 800deee:	488b      	ldr	r0, [pc, #556]	; (800e11c <_dtoa_r+0x30c>)
 800def0:	6018      	str	r0, [r3, #0]
 800def2:	1e43      	subs	r3, r0, #1
 800def4:	9300      	str	r3, [sp, #0]
 800def6:	e7dd      	b.n	800deb4 <_dtoa_r+0xa4>
 800def8:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800defc:	aa12      	add	r2, sp, #72	; 0x48
 800defe:	a913      	add	r1, sp, #76	; 0x4c
 800df00:	4620      	mov	r0, r4
 800df02:	f001 ff05 	bl	800fd10 <__d2b>
 800df06:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800df0a:	4683      	mov	fp, r0
 800df0c:	2d00      	cmp	r5, #0
 800df0e:	d07c      	beq.n	800e00a <_dtoa_r+0x1fa>
 800df10:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800df12:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 800df16:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800df1a:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 800df1e:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800df22:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800df26:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800df2a:	4b7d      	ldr	r3, [pc, #500]	; (800e120 <_dtoa_r+0x310>)
 800df2c:	2200      	movs	r2, #0
 800df2e:	4630      	mov	r0, r6
 800df30:	4639      	mov	r1, r7
 800df32:	f7f2 f9c9 	bl	80002c8 <__aeabi_dsub>
 800df36:	a36e      	add	r3, pc, #440	; (adr r3, 800e0f0 <_dtoa_r+0x2e0>)
 800df38:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df3c:	f7f2 fb7c 	bl	8000638 <__aeabi_dmul>
 800df40:	a36d      	add	r3, pc, #436	; (adr r3, 800e0f8 <_dtoa_r+0x2e8>)
 800df42:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df46:	f7f2 f9c1 	bl	80002cc <__adddf3>
 800df4a:	4606      	mov	r6, r0
 800df4c:	4628      	mov	r0, r5
 800df4e:	460f      	mov	r7, r1
 800df50:	f7f2 fb08 	bl	8000564 <__aeabi_i2d>
 800df54:	a36a      	add	r3, pc, #424	; (adr r3, 800e100 <_dtoa_r+0x2f0>)
 800df56:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df5a:	f7f2 fb6d 	bl	8000638 <__aeabi_dmul>
 800df5e:	4602      	mov	r2, r0
 800df60:	460b      	mov	r3, r1
 800df62:	4630      	mov	r0, r6
 800df64:	4639      	mov	r1, r7
 800df66:	f7f2 f9b1 	bl	80002cc <__adddf3>
 800df6a:	4606      	mov	r6, r0
 800df6c:	460f      	mov	r7, r1
 800df6e:	f7f2 fe13 	bl	8000b98 <__aeabi_d2iz>
 800df72:	2200      	movs	r2, #0
 800df74:	4682      	mov	sl, r0
 800df76:	2300      	movs	r3, #0
 800df78:	4630      	mov	r0, r6
 800df7a:	4639      	mov	r1, r7
 800df7c:	f7f2 fdce 	bl	8000b1c <__aeabi_dcmplt>
 800df80:	b148      	cbz	r0, 800df96 <_dtoa_r+0x186>
 800df82:	4650      	mov	r0, sl
 800df84:	f7f2 faee 	bl	8000564 <__aeabi_i2d>
 800df88:	4632      	mov	r2, r6
 800df8a:	463b      	mov	r3, r7
 800df8c:	f7f2 fdbc 	bl	8000b08 <__aeabi_dcmpeq>
 800df90:	b908      	cbnz	r0, 800df96 <_dtoa_r+0x186>
 800df92:	f10a 3aff 	add.w	sl, sl, #4294967295
 800df96:	f1ba 0f16 	cmp.w	sl, #22
 800df9a:	d854      	bhi.n	800e046 <_dtoa_r+0x236>
 800df9c:	4b61      	ldr	r3, [pc, #388]	; (800e124 <_dtoa_r+0x314>)
 800df9e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800dfa2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dfa6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800dfaa:	f7f2 fdb7 	bl	8000b1c <__aeabi_dcmplt>
 800dfae:	2800      	cmp	r0, #0
 800dfb0:	d04b      	beq.n	800e04a <_dtoa_r+0x23a>
 800dfb2:	f10a 3aff 	add.w	sl, sl, #4294967295
 800dfb6:	2300      	movs	r3, #0
 800dfb8:	930e      	str	r3, [sp, #56]	; 0x38
 800dfba:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800dfbc:	1b5d      	subs	r5, r3, r5
 800dfbe:	1e6b      	subs	r3, r5, #1
 800dfc0:	9304      	str	r3, [sp, #16]
 800dfc2:	bf43      	ittte	mi
 800dfc4:	2300      	movmi	r3, #0
 800dfc6:	f1c5 0801 	rsbmi	r8, r5, #1
 800dfca:	9304      	strmi	r3, [sp, #16]
 800dfcc:	f04f 0800 	movpl.w	r8, #0
 800dfd0:	f1ba 0f00 	cmp.w	sl, #0
 800dfd4:	db3b      	blt.n	800e04e <_dtoa_r+0x23e>
 800dfd6:	9b04      	ldr	r3, [sp, #16]
 800dfd8:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 800dfdc:	4453      	add	r3, sl
 800dfde:	9304      	str	r3, [sp, #16]
 800dfe0:	2300      	movs	r3, #0
 800dfe2:	9306      	str	r3, [sp, #24]
 800dfe4:	9b05      	ldr	r3, [sp, #20]
 800dfe6:	2b09      	cmp	r3, #9
 800dfe8:	d869      	bhi.n	800e0be <_dtoa_r+0x2ae>
 800dfea:	2b05      	cmp	r3, #5
 800dfec:	bfc4      	itt	gt
 800dfee:	3b04      	subgt	r3, #4
 800dff0:	9305      	strgt	r3, [sp, #20]
 800dff2:	9b05      	ldr	r3, [sp, #20]
 800dff4:	f1a3 0302 	sub.w	r3, r3, #2
 800dff8:	bfcc      	ite	gt
 800dffa:	2500      	movgt	r5, #0
 800dffc:	2501      	movle	r5, #1
 800dffe:	2b03      	cmp	r3, #3
 800e000:	d869      	bhi.n	800e0d6 <_dtoa_r+0x2c6>
 800e002:	e8df f003 	tbb	[pc, r3]
 800e006:	4e2c      	.short	0x4e2c
 800e008:	5a4c      	.short	0x5a4c
 800e00a:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 800e00e:	441d      	add	r5, r3
 800e010:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800e014:	2b20      	cmp	r3, #32
 800e016:	bfc1      	itttt	gt
 800e018:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800e01c:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800e020:	fa09 f303 	lslgt.w	r3, r9, r3
 800e024:	fa26 f000 	lsrgt.w	r0, r6, r0
 800e028:	bfda      	itte	le
 800e02a:	f1c3 0320 	rsble	r3, r3, #32
 800e02e:	fa06 f003 	lslle.w	r0, r6, r3
 800e032:	4318      	orrgt	r0, r3
 800e034:	f7f2 fa86 	bl	8000544 <__aeabi_ui2d>
 800e038:	2301      	movs	r3, #1
 800e03a:	4606      	mov	r6, r0
 800e03c:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800e040:	3d01      	subs	r5, #1
 800e042:	9310      	str	r3, [sp, #64]	; 0x40
 800e044:	e771      	b.n	800df2a <_dtoa_r+0x11a>
 800e046:	2301      	movs	r3, #1
 800e048:	e7b6      	b.n	800dfb8 <_dtoa_r+0x1a8>
 800e04a:	900e      	str	r0, [sp, #56]	; 0x38
 800e04c:	e7b5      	b.n	800dfba <_dtoa_r+0x1aa>
 800e04e:	f1ca 0300 	rsb	r3, sl, #0
 800e052:	9306      	str	r3, [sp, #24]
 800e054:	2300      	movs	r3, #0
 800e056:	eba8 080a 	sub.w	r8, r8, sl
 800e05a:	930d      	str	r3, [sp, #52]	; 0x34
 800e05c:	e7c2      	b.n	800dfe4 <_dtoa_r+0x1d4>
 800e05e:	2300      	movs	r3, #0
 800e060:	9308      	str	r3, [sp, #32]
 800e062:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e064:	2b00      	cmp	r3, #0
 800e066:	dc39      	bgt.n	800e0dc <_dtoa_r+0x2cc>
 800e068:	f04f 0901 	mov.w	r9, #1
 800e06c:	f8cd 9004 	str.w	r9, [sp, #4]
 800e070:	464b      	mov	r3, r9
 800e072:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800e076:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800e078:	2200      	movs	r2, #0
 800e07a:	6042      	str	r2, [r0, #4]
 800e07c:	2204      	movs	r2, #4
 800e07e:	f102 0614 	add.w	r6, r2, #20
 800e082:	429e      	cmp	r6, r3
 800e084:	6841      	ldr	r1, [r0, #4]
 800e086:	d92f      	bls.n	800e0e8 <_dtoa_r+0x2d8>
 800e088:	4620      	mov	r0, r4
 800e08a:	f001 fa59 	bl	800f540 <_Balloc>
 800e08e:	9000      	str	r0, [sp, #0]
 800e090:	2800      	cmp	r0, #0
 800e092:	d14b      	bne.n	800e12c <_dtoa_r+0x31c>
 800e094:	4b24      	ldr	r3, [pc, #144]	; (800e128 <_dtoa_r+0x318>)
 800e096:	4602      	mov	r2, r0
 800e098:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800e09c:	e6d1      	b.n	800de42 <_dtoa_r+0x32>
 800e09e:	2301      	movs	r3, #1
 800e0a0:	e7de      	b.n	800e060 <_dtoa_r+0x250>
 800e0a2:	2300      	movs	r3, #0
 800e0a4:	9308      	str	r3, [sp, #32]
 800e0a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e0a8:	eb0a 0903 	add.w	r9, sl, r3
 800e0ac:	f109 0301 	add.w	r3, r9, #1
 800e0b0:	2b01      	cmp	r3, #1
 800e0b2:	9301      	str	r3, [sp, #4]
 800e0b4:	bfb8      	it	lt
 800e0b6:	2301      	movlt	r3, #1
 800e0b8:	e7dd      	b.n	800e076 <_dtoa_r+0x266>
 800e0ba:	2301      	movs	r3, #1
 800e0bc:	e7f2      	b.n	800e0a4 <_dtoa_r+0x294>
 800e0be:	2501      	movs	r5, #1
 800e0c0:	2300      	movs	r3, #0
 800e0c2:	9305      	str	r3, [sp, #20]
 800e0c4:	9508      	str	r5, [sp, #32]
 800e0c6:	f04f 39ff 	mov.w	r9, #4294967295
 800e0ca:	2200      	movs	r2, #0
 800e0cc:	f8cd 9004 	str.w	r9, [sp, #4]
 800e0d0:	2312      	movs	r3, #18
 800e0d2:	9209      	str	r2, [sp, #36]	; 0x24
 800e0d4:	e7cf      	b.n	800e076 <_dtoa_r+0x266>
 800e0d6:	2301      	movs	r3, #1
 800e0d8:	9308      	str	r3, [sp, #32]
 800e0da:	e7f4      	b.n	800e0c6 <_dtoa_r+0x2b6>
 800e0dc:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 800e0e0:	f8cd 9004 	str.w	r9, [sp, #4]
 800e0e4:	464b      	mov	r3, r9
 800e0e6:	e7c6      	b.n	800e076 <_dtoa_r+0x266>
 800e0e8:	3101      	adds	r1, #1
 800e0ea:	6041      	str	r1, [r0, #4]
 800e0ec:	0052      	lsls	r2, r2, #1
 800e0ee:	e7c6      	b.n	800e07e <_dtoa_r+0x26e>
 800e0f0:	636f4361 	.word	0x636f4361
 800e0f4:	3fd287a7 	.word	0x3fd287a7
 800e0f8:	8b60c8b3 	.word	0x8b60c8b3
 800e0fc:	3fc68a28 	.word	0x3fc68a28
 800e100:	509f79fb 	.word	0x509f79fb
 800e104:	3fd34413 	.word	0x3fd34413
 800e108:	08011b06 	.word	0x08011b06
 800e10c:	08011b1d 	.word	0x08011b1d
 800e110:	7ff00000 	.word	0x7ff00000
 800e114:	08011b02 	.word	0x08011b02
 800e118:	08011af9 	.word	0x08011af9
 800e11c:	08011985 	.word	0x08011985
 800e120:	3ff80000 	.word	0x3ff80000
 800e124:	08011cf8 	.word	0x08011cf8
 800e128:	08011b7c 	.word	0x08011b7c
 800e12c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e12e:	9a00      	ldr	r2, [sp, #0]
 800e130:	601a      	str	r2, [r3, #0]
 800e132:	9b01      	ldr	r3, [sp, #4]
 800e134:	2b0e      	cmp	r3, #14
 800e136:	f200 80ad 	bhi.w	800e294 <_dtoa_r+0x484>
 800e13a:	2d00      	cmp	r5, #0
 800e13c:	f000 80aa 	beq.w	800e294 <_dtoa_r+0x484>
 800e140:	f1ba 0f00 	cmp.w	sl, #0
 800e144:	dd36      	ble.n	800e1b4 <_dtoa_r+0x3a4>
 800e146:	4ac3      	ldr	r2, [pc, #780]	; (800e454 <_dtoa_r+0x644>)
 800e148:	f00a 030f 	and.w	r3, sl, #15
 800e14c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800e150:	ed93 7b00 	vldr	d7, [r3]
 800e154:	f41a 7f80 	tst.w	sl, #256	; 0x100
 800e158:	ea4f 172a 	mov.w	r7, sl, asr #4
 800e15c:	eeb0 8a47 	vmov.f32	s16, s14
 800e160:	eef0 8a67 	vmov.f32	s17, s15
 800e164:	d016      	beq.n	800e194 <_dtoa_r+0x384>
 800e166:	4bbc      	ldr	r3, [pc, #752]	; (800e458 <_dtoa_r+0x648>)
 800e168:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800e16c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800e170:	f7f2 fb8c 	bl	800088c <__aeabi_ddiv>
 800e174:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e178:	f007 070f 	and.w	r7, r7, #15
 800e17c:	2503      	movs	r5, #3
 800e17e:	4eb6      	ldr	r6, [pc, #728]	; (800e458 <_dtoa_r+0x648>)
 800e180:	b957      	cbnz	r7, 800e198 <_dtoa_r+0x388>
 800e182:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e186:	ec53 2b18 	vmov	r2, r3, d8
 800e18a:	f7f2 fb7f 	bl	800088c <__aeabi_ddiv>
 800e18e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e192:	e029      	b.n	800e1e8 <_dtoa_r+0x3d8>
 800e194:	2502      	movs	r5, #2
 800e196:	e7f2      	b.n	800e17e <_dtoa_r+0x36e>
 800e198:	07f9      	lsls	r1, r7, #31
 800e19a:	d508      	bpl.n	800e1ae <_dtoa_r+0x39e>
 800e19c:	ec51 0b18 	vmov	r0, r1, d8
 800e1a0:	e9d6 2300 	ldrd	r2, r3, [r6]
 800e1a4:	f7f2 fa48 	bl	8000638 <__aeabi_dmul>
 800e1a8:	ec41 0b18 	vmov	d8, r0, r1
 800e1ac:	3501      	adds	r5, #1
 800e1ae:	107f      	asrs	r7, r7, #1
 800e1b0:	3608      	adds	r6, #8
 800e1b2:	e7e5      	b.n	800e180 <_dtoa_r+0x370>
 800e1b4:	f000 80a6 	beq.w	800e304 <_dtoa_r+0x4f4>
 800e1b8:	f1ca 0600 	rsb	r6, sl, #0
 800e1bc:	4ba5      	ldr	r3, [pc, #660]	; (800e454 <_dtoa_r+0x644>)
 800e1be:	4fa6      	ldr	r7, [pc, #664]	; (800e458 <_dtoa_r+0x648>)
 800e1c0:	f006 020f 	and.w	r2, r6, #15
 800e1c4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e1c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e1cc:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800e1d0:	f7f2 fa32 	bl	8000638 <__aeabi_dmul>
 800e1d4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e1d8:	1136      	asrs	r6, r6, #4
 800e1da:	2300      	movs	r3, #0
 800e1dc:	2502      	movs	r5, #2
 800e1de:	2e00      	cmp	r6, #0
 800e1e0:	f040 8085 	bne.w	800e2ee <_dtoa_r+0x4de>
 800e1e4:	2b00      	cmp	r3, #0
 800e1e6:	d1d2      	bne.n	800e18e <_dtoa_r+0x37e>
 800e1e8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e1ea:	2b00      	cmp	r3, #0
 800e1ec:	f000 808c 	beq.w	800e308 <_dtoa_r+0x4f8>
 800e1f0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800e1f4:	4b99      	ldr	r3, [pc, #612]	; (800e45c <_dtoa_r+0x64c>)
 800e1f6:	2200      	movs	r2, #0
 800e1f8:	4630      	mov	r0, r6
 800e1fa:	4639      	mov	r1, r7
 800e1fc:	f7f2 fc8e 	bl	8000b1c <__aeabi_dcmplt>
 800e200:	2800      	cmp	r0, #0
 800e202:	f000 8081 	beq.w	800e308 <_dtoa_r+0x4f8>
 800e206:	9b01      	ldr	r3, [sp, #4]
 800e208:	2b00      	cmp	r3, #0
 800e20a:	d07d      	beq.n	800e308 <_dtoa_r+0x4f8>
 800e20c:	f1b9 0f00 	cmp.w	r9, #0
 800e210:	dd3c      	ble.n	800e28c <_dtoa_r+0x47c>
 800e212:	f10a 33ff 	add.w	r3, sl, #4294967295
 800e216:	9307      	str	r3, [sp, #28]
 800e218:	2200      	movs	r2, #0
 800e21a:	4b91      	ldr	r3, [pc, #580]	; (800e460 <_dtoa_r+0x650>)
 800e21c:	4630      	mov	r0, r6
 800e21e:	4639      	mov	r1, r7
 800e220:	f7f2 fa0a 	bl	8000638 <__aeabi_dmul>
 800e224:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e228:	3501      	adds	r5, #1
 800e22a:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 800e22e:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800e232:	4628      	mov	r0, r5
 800e234:	f7f2 f996 	bl	8000564 <__aeabi_i2d>
 800e238:	4632      	mov	r2, r6
 800e23a:	463b      	mov	r3, r7
 800e23c:	f7f2 f9fc 	bl	8000638 <__aeabi_dmul>
 800e240:	4b88      	ldr	r3, [pc, #544]	; (800e464 <_dtoa_r+0x654>)
 800e242:	2200      	movs	r2, #0
 800e244:	f7f2 f842 	bl	80002cc <__adddf3>
 800e248:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800e24c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e250:	9303      	str	r3, [sp, #12]
 800e252:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e254:	2b00      	cmp	r3, #0
 800e256:	d15c      	bne.n	800e312 <_dtoa_r+0x502>
 800e258:	4b83      	ldr	r3, [pc, #524]	; (800e468 <_dtoa_r+0x658>)
 800e25a:	2200      	movs	r2, #0
 800e25c:	4630      	mov	r0, r6
 800e25e:	4639      	mov	r1, r7
 800e260:	f7f2 f832 	bl	80002c8 <__aeabi_dsub>
 800e264:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800e268:	4606      	mov	r6, r0
 800e26a:	460f      	mov	r7, r1
 800e26c:	f7f2 fc74 	bl	8000b58 <__aeabi_dcmpgt>
 800e270:	2800      	cmp	r0, #0
 800e272:	f040 8296 	bne.w	800e7a2 <_dtoa_r+0x992>
 800e276:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800e27a:	4630      	mov	r0, r6
 800e27c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800e280:	4639      	mov	r1, r7
 800e282:	f7f2 fc4b 	bl	8000b1c <__aeabi_dcmplt>
 800e286:	2800      	cmp	r0, #0
 800e288:	f040 8288 	bne.w	800e79c <_dtoa_r+0x98c>
 800e28c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800e290:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800e294:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800e296:	2b00      	cmp	r3, #0
 800e298:	f2c0 8158 	blt.w	800e54c <_dtoa_r+0x73c>
 800e29c:	f1ba 0f0e 	cmp.w	sl, #14
 800e2a0:	f300 8154 	bgt.w	800e54c <_dtoa_r+0x73c>
 800e2a4:	4b6b      	ldr	r3, [pc, #428]	; (800e454 <_dtoa_r+0x644>)
 800e2a6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800e2aa:	e9d3 8900 	ldrd	r8, r9, [r3]
 800e2ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e2b0:	2b00      	cmp	r3, #0
 800e2b2:	f280 80e3 	bge.w	800e47c <_dtoa_r+0x66c>
 800e2b6:	9b01      	ldr	r3, [sp, #4]
 800e2b8:	2b00      	cmp	r3, #0
 800e2ba:	f300 80df 	bgt.w	800e47c <_dtoa_r+0x66c>
 800e2be:	f040 826d 	bne.w	800e79c <_dtoa_r+0x98c>
 800e2c2:	4b69      	ldr	r3, [pc, #420]	; (800e468 <_dtoa_r+0x658>)
 800e2c4:	2200      	movs	r2, #0
 800e2c6:	4640      	mov	r0, r8
 800e2c8:	4649      	mov	r1, r9
 800e2ca:	f7f2 f9b5 	bl	8000638 <__aeabi_dmul>
 800e2ce:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800e2d2:	f7f2 fc37 	bl	8000b44 <__aeabi_dcmpge>
 800e2d6:	9e01      	ldr	r6, [sp, #4]
 800e2d8:	4637      	mov	r7, r6
 800e2da:	2800      	cmp	r0, #0
 800e2dc:	f040 8243 	bne.w	800e766 <_dtoa_r+0x956>
 800e2e0:	9d00      	ldr	r5, [sp, #0]
 800e2e2:	2331      	movs	r3, #49	; 0x31
 800e2e4:	f805 3b01 	strb.w	r3, [r5], #1
 800e2e8:	f10a 0a01 	add.w	sl, sl, #1
 800e2ec:	e23f      	b.n	800e76e <_dtoa_r+0x95e>
 800e2ee:	07f2      	lsls	r2, r6, #31
 800e2f0:	d505      	bpl.n	800e2fe <_dtoa_r+0x4ee>
 800e2f2:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e2f6:	f7f2 f99f 	bl	8000638 <__aeabi_dmul>
 800e2fa:	3501      	adds	r5, #1
 800e2fc:	2301      	movs	r3, #1
 800e2fe:	1076      	asrs	r6, r6, #1
 800e300:	3708      	adds	r7, #8
 800e302:	e76c      	b.n	800e1de <_dtoa_r+0x3ce>
 800e304:	2502      	movs	r5, #2
 800e306:	e76f      	b.n	800e1e8 <_dtoa_r+0x3d8>
 800e308:	9b01      	ldr	r3, [sp, #4]
 800e30a:	f8cd a01c 	str.w	sl, [sp, #28]
 800e30e:	930c      	str	r3, [sp, #48]	; 0x30
 800e310:	e78d      	b.n	800e22e <_dtoa_r+0x41e>
 800e312:	9900      	ldr	r1, [sp, #0]
 800e314:	980c      	ldr	r0, [sp, #48]	; 0x30
 800e316:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800e318:	4b4e      	ldr	r3, [pc, #312]	; (800e454 <_dtoa_r+0x644>)
 800e31a:	ed9d 7b02 	vldr	d7, [sp, #8]
 800e31e:	4401      	add	r1, r0
 800e320:	9102      	str	r1, [sp, #8]
 800e322:	9908      	ldr	r1, [sp, #32]
 800e324:	eeb0 8a47 	vmov.f32	s16, s14
 800e328:	eef0 8a67 	vmov.f32	s17, s15
 800e32c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e330:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800e334:	2900      	cmp	r1, #0
 800e336:	d045      	beq.n	800e3c4 <_dtoa_r+0x5b4>
 800e338:	494c      	ldr	r1, [pc, #304]	; (800e46c <_dtoa_r+0x65c>)
 800e33a:	2000      	movs	r0, #0
 800e33c:	f7f2 faa6 	bl	800088c <__aeabi_ddiv>
 800e340:	ec53 2b18 	vmov	r2, r3, d8
 800e344:	f7f1 ffc0 	bl	80002c8 <__aeabi_dsub>
 800e348:	9d00      	ldr	r5, [sp, #0]
 800e34a:	ec41 0b18 	vmov	d8, r0, r1
 800e34e:	4639      	mov	r1, r7
 800e350:	4630      	mov	r0, r6
 800e352:	f7f2 fc21 	bl	8000b98 <__aeabi_d2iz>
 800e356:	900c      	str	r0, [sp, #48]	; 0x30
 800e358:	f7f2 f904 	bl	8000564 <__aeabi_i2d>
 800e35c:	4602      	mov	r2, r0
 800e35e:	460b      	mov	r3, r1
 800e360:	4630      	mov	r0, r6
 800e362:	4639      	mov	r1, r7
 800e364:	f7f1 ffb0 	bl	80002c8 <__aeabi_dsub>
 800e368:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e36a:	3330      	adds	r3, #48	; 0x30
 800e36c:	f805 3b01 	strb.w	r3, [r5], #1
 800e370:	ec53 2b18 	vmov	r2, r3, d8
 800e374:	4606      	mov	r6, r0
 800e376:	460f      	mov	r7, r1
 800e378:	f7f2 fbd0 	bl	8000b1c <__aeabi_dcmplt>
 800e37c:	2800      	cmp	r0, #0
 800e37e:	d165      	bne.n	800e44c <_dtoa_r+0x63c>
 800e380:	4632      	mov	r2, r6
 800e382:	463b      	mov	r3, r7
 800e384:	4935      	ldr	r1, [pc, #212]	; (800e45c <_dtoa_r+0x64c>)
 800e386:	2000      	movs	r0, #0
 800e388:	f7f1 ff9e 	bl	80002c8 <__aeabi_dsub>
 800e38c:	ec53 2b18 	vmov	r2, r3, d8
 800e390:	f7f2 fbc4 	bl	8000b1c <__aeabi_dcmplt>
 800e394:	2800      	cmp	r0, #0
 800e396:	f040 80b9 	bne.w	800e50c <_dtoa_r+0x6fc>
 800e39a:	9b02      	ldr	r3, [sp, #8]
 800e39c:	429d      	cmp	r5, r3
 800e39e:	f43f af75 	beq.w	800e28c <_dtoa_r+0x47c>
 800e3a2:	4b2f      	ldr	r3, [pc, #188]	; (800e460 <_dtoa_r+0x650>)
 800e3a4:	ec51 0b18 	vmov	r0, r1, d8
 800e3a8:	2200      	movs	r2, #0
 800e3aa:	f7f2 f945 	bl	8000638 <__aeabi_dmul>
 800e3ae:	4b2c      	ldr	r3, [pc, #176]	; (800e460 <_dtoa_r+0x650>)
 800e3b0:	ec41 0b18 	vmov	d8, r0, r1
 800e3b4:	2200      	movs	r2, #0
 800e3b6:	4630      	mov	r0, r6
 800e3b8:	4639      	mov	r1, r7
 800e3ba:	f7f2 f93d 	bl	8000638 <__aeabi_dmul>
 800e3be:	4606      	mov	r6, r0
 800e3c0:	460f      	mov	r7, r1
 800e3c2:	e7c4      	b.n	800e34e <_dtoa_r+0x53e>
 800e3c4:	ec51 0b17 	vmov	r0, r1, d7
 800e3c8:	f7f2 f936 	bl	8000638 <__aeabi_dmul>
 800e3cc:	9b02      	ldr	r3, [sp, #8]
 800e3ce:	9d00      	ldr	r5, [sp, #0]
 800e3d0:	930c      	str	r3, [sp, #48]	; 0x30
 800e3d2:	ec41 0b18 	vmov	d8, r0, r1
 800e3d6:	4639      	mov	r1, r7
 800e3d8:	4630      	mov	r0, r6
 800e3da:	f7f2 fbdd 	bl	8000b98 <__aeabi_d2iz>
 800e3de:	9011      	str	r0, [sp, #68]	; 0x44
 800e3e0:	f7f2 f8c0 	bl	8000564 <__aeabi_i2d>
 800e3e4:	4602      	mov	r2, r0
 800e3e6:	460b      	mov	r3, r1
 800e3e8:	4630      	mov	r0, r6
 800e3ea:	4639      	mov	r1, r7
 800e3ec:	f7f1 ff6c 	bl	80002c8 <__aeabi_dsub>
 800e3f0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800e3f2:	3330      	adds	r3, #48	; 0x30
 800e3f4:	f805 3b01 	strb.w	r3, [r5], #1
 800e3f8:	9b02      	ldr	r3, [sp, #8]
 800e3fa:	429d      	cmp	r5, r3
 800e3fc:	4606      	mov	r6, r0
 800e3fe:	460f      	mov	r7, r1
 800e400:	f04f 0200 	mov.w	r2, #0
 800e404:	d134      	bne.n	800e470 <_dtoa_r+0x660>
 800e406:	4b19      	ldr	r3, [pc, #100]	; (800e46c <_dtoa_r+0x65c>)
 800e408:	ec51 0b18 	vmov	r0, r1, d8
 800e40c:	f7f1 ff5e 	bl	80002cc <__adddf3>
 800e410:	4602      	mov	r2, r0
 800e412:	460b      	mov	r3, r1
 800e414:	4630      	mov	r0, r6
 800e416:	4639      	mov	r1, r7
 800e418:	f7f2 fb9e 	bl	8000b58 <__aeabi_dcmpgt>
 800e41c:	2800      	cmp	r0, #0
 800e41e:	d175      	bne.n	800e50c <_dtoa_r+0x6fc>
 800e420:	ec53 2b18 	vmov	r2, r3, d8
 800e424:	4911      	ldr	r1, [pc, #68]	; (800e46c <_dtoa_r+0x65c>)
 800e426:	2000      	movs	r0, #0
 800e428:	f7f1 ff4e 	bl	80002c8 <__aeabi_dsub>
 800e42c:	4602      	mov	r2, r0
 800e42e:	460b      	mov	r3, r1
 800e430:	4630      	mov	r0, r6
 800e432:	4639      	mov	r1, r7
 800e434:	f7f2 fb72 	bl	8000b1c <__aeabi_dcmplt>
 800e438:	2800      	cmp	r0, #0
 800e43a:	f43f af27 	beq.w	800e28c <_dtoa_r+0x47c>
 800e43e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800e440:	1e6b      	subs	r3, r5, #1
 800e442:	930c      	str	r3, [sp, #48]	; 0x30
 800e444:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800e448:	2b30      	cmp	r3, #48	; 0x30
 800e44a:	d0f8      	beq.n	800e43e <_dtoa_r+0x62e>
 800e44c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800e450:	e04a      	b.n	800e4e8 <_dtoa_r+0x6d8>
 800e452:	bf00      	nop
 800e454:	08011cf8 	.word	0x08011cf8
 800e458:	08011cd0 	.word	0x08011cd0
 800e45c:	3ff00000 	.word	0x3ff00000
 800e460:	40240000 	.word	0x40240000
 800e464:	401c0000 	.word	0x401c0000
 800e468:	40140000 	.word	0x40140000
 800e46c:	3fe00000 	.word	0x3fe00000
 800e470:	4baf      	ldr	r3, [pc, #700]	; (800e730 <_dtoa_r+0x920>)
 800e472:	f7f2 f8e1 	bl	8000638 <__aeabi_dmul>
 800e476:	4606      	mov	r6, r0
 800e478:	460f      	mov	r7, r1
 800e47a:	e7ac      	b.n	800e3d6 <_dtoa_r+0x5c6>
 800e47c:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800e480:	9d00      	ldr	r5, [sp, #0]
 800e482:	4642      	mov	r2, r8
 800e484:	464b      	mov	r3, r9
 800e486:	4630      	mov	r0, r6
 800e488:	4639      	mov	r1, r7
 800e48a:	f7f2 f9ff 	bl	800088c <__aeabi_ddiv>
 800e48e:	f7f2 fb83 	bl	8000b98 <__aeabi_d2iz>
 800e492:	9002      	str	r0, [sp, #8]
 800e494:	f7f2 f866 	bl	8000564 <__aeabi_i2d>
 800e498:	4642      	mov	r2, r8
 800e49a:	464b      	mov	r3, r9
 800e49c:	f7f2 f8cc 	bl	8000638 <__aeabi_dmul>
 800e4a0:	4602      	mov	r2, r0
 800e4a2:	460b      	mov	r3, r1
 800e4a4:	4630      	mov	r0, r6
 800e4a6:	4639      	mov	r1, r7
 800e4a8:	f7f1 ff0e 	bl	80002c8 <__aeabi_dsub>
 800e4ac:	9e02      	ldr	r6, [sp, #8]
 800e4ae:	9f01      	ldr	r7, [sp, #4]
 800e4b0:	3630      	adds	r6, #48	; 0x30
 800e4b2:	f805 6b01 	strb.w	r6, [r5], #1
 800e4b6:	9e00      	ldr	r6, [sp, #0]
 800e4b8:	1bae      	subs	r6, r5, r6
 800e4ba:	42b7      	cmp	r7, r6
 800e4bc:	4602      	mov	r2, r0
 800e4be:	460b      	mov	r3, r1
 800e4c0:	d137      	bne.n	800e532 <_dtoa_r+0x722>
 800e4c2:	f7f1 ff03 	bl	80002cc <__adddf3>
 800e4c6:	4642      	mov	r2, r8
 800e4c8:	464b      	mov	r3, r9
 800e4ca:	4606      	mov	r6, r0
 800e4cc:	460f      	mov	r7, r1
 800e4ce:	f7f2 fb43 	bl	8000b58 <__aeabi_dcmpgt>
 800e4d2:	b9c8      	cbnz	r0, 800e508 <_dtoa_r+0x6f8>
 800e4d4:	4642      	mov	r2, r8
 800e4d6:	464b      	mov	r3, r9
 800e4d8:	4630      	mov	r0, r6
 800e4da:	4639      	mov	r1, r7
 800e4dc:	f7f2 fb14 	bl	8000b08 <__aeabi_dcmpeq>
 800e4e0:	b110      	cbz	r0, 800e4e8 <_dtoa_r+0x6d8>
 800e4e2:	9b02      	ldr	r3, [sp, #8]
 800e4e4:	07d9      	lsls	r1, r3, #31
 800e4e6:	d40f      	bmi.n	800e508 <_dtoa_r+0x6f8>
 800e4e8:	4620      	mov	r0, r4
 800e4ea:	4659      	mov	r1, fp
 800e4ec:	f001 f868 	bl	800f5c0 <_Bfree>
 800e4f0:	2300      	movs	r3, #0
 800e4f2:	702b      	strb	r3, [r5, #0]
 800e4f4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e4f6:	f10a 0001 	add.w	r0, sl, #1
 800e4fa:	6018      	str	r0, [r3, #0]
 800e4fc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800e4fe:	2b00      	cmp	r3, #0
 800e500:	f43f acd8 	beq.w	800deb4 <_dtoa_r+0xa4>
 800e504:	601d      	str	r5, [r3, #0]
 800e506:	e4d5      	b.n	800deb4 <_dtoa_r+0xa4>
 800e508:	f8cd a01c 	str.w	sl, [sp, #28]
 800e50c:	462b      	mov	r3, r5
 800e50e:	461d      	mov	r5, r3
 800e510:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e514:	2a39      	cmp	r2, #57	; 0x39
 800e516:	d108      	bne.n	800e52a <_dtoa_r+0x71a>
 800e518:	9a00      	ldr	r2, [sp, #0]
 800e51a:	429a      	cmp	r2, r3
 800e51c:	d1f7      	bne.n	800e50e <_dtoa_r+0x6fe>
 800e51e:	9a07      	ldr	r2, [sp, #28]
 800e520:	9900      	ldr	r1, [sp, #0]
 800e522:	3201      	adds	r2, #1
 800e524:	9207      	str	r2, [sp, #28]
 800e526:	2230      	movs	r2, #48	; 0x30
 800e528:	700a      	strb	r2, [r1, #0]
 800e52a:	781a      	ldrb	r2, [r3, #0]
 800e52c:	3201      	adds	r2, #1
 800e52e:	701a      	strb	r2, [r3, #0]
 800e530:	e78c      	b.n	800e44c <_dtoa_r+0x63c>
 800e532:	4b7f      	ldr	r3, [pc, #508]	; (800e730 <_dtoa_r+0x920>)
 800e534:	2200      	movs	r2, #0
 800e536:	f7f2 f87f 	bl	8000638 <__aeabi_dmul>
 800e53a:	2200      	movs	r2, #0
 800e53c:	2300      	movs	r3, #0
 800e53e:	4606      	mov	r6, r0
 800e540:	460f      	mov	r7, r1
 800e542:	f7f2 fae1 	bl	8000b08 <__aeabi_dcmpeq>
 800e546:	2800      	cmp	r0, #0
 800e548:	d09b      	beq.n	800e482 <_dtoa_r+0x672>
 800e54a:	e7cd      	b.n	800e4e8 <_dtoa_r+0x6d8>
 800e54c:	9a08      	ldr	r2, [sp, #32]
 800e54e:	2a00      	cmp	r2, #0
 800e550:	f000 80c4 	beq.w	800e6dc <_dtoa_r+0x8cc>
 800e554:	9a05      	ldr	r2, [sp, #20]
 800e556:	2a01      	cmp	r2, #1
 800e558:	f300 80a8 	bgt.w	800e6ac <_dtoa_r+0x89c>
 800e55c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800e55e:	2a00      	cmp	r2, #0
 800e560:	f000 80a0 	beq.w	800e6a4 <_dtoa_r+0x894>
 800e564:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800e568:	9e06      	ldr	r6, [sp, #24]
 800e56a:	4645      	mov	r5, r8
 800e56c:	9a04      	ldr	r2, [sp, #16]
 800e56e:	2101      	movs	r1, #1
 800e570:	441a      	add	r2, r3
 800e572:	4620      	mov	r0, r4
 800e574:	4498      	add	r8, r3
 800e576:	9204      	str	r2, [sp, #16]
 800e578:	f001 f928 	bl	800f7cc <__i2b>
 800e57c:	4607      	mov	r7, r0
 800e57e:	2d00      	cmp	r5, #0
 800e580:	dd0b      	ble.n	800e59a <_dtoa_r+0x78a>
 800e582:	9b04      	ldr	r3, [sp, #16]
 800e584:	2b00      	cmp	r3, #0
 800e586:	dd08      	ble.n	800e59a <_dtoa_r+0x78a>
 800e588:	42ab      	cmp	r3, r5
 800e58a:	9a04      	ldr	r2, [sp, #16]
 800e58c:	bfa8      	it	ge
 800e58e:	462b      	movge	r3, r5
 800e590:	eba8 0803 	sub.w	r8, r8, r3
 800e594:	1aed      	subs	r5, r5, r3
 800e596:	1ad3      	subs	r3, r2, r3
 800e598:	9304      	str	r3, [sp, #16]
 800e59a:	9b06      	ldr	r3, [sp, #24]
 800e59c:	b1fb      	cbz	r3, 800e5de <_dtoa_r+0x7ce>
 800e59e:	9b08      	ldr	r3, [sp, #32]
 800e5a0:	2b00      	cmp	r3, #0
 800e5a2:	f000 809f 	beq.w	800e6e4 <_dtoa_r+0x8d4>
 800e5a6:	2e00      	cmp	r6, #0
 800e5a8:	dd11      	ble.n	800e5ce <_dtoa_r+0x7be>
 800e5aa:	4639      	mov	r1, r7
 800e5ac:	4632      	mov	r2, r6
 800e5ae:	4620      	mov	r0, r4
 800e5b0:	f001 f9c8 	bl	800f944 <__pow5mult>
 800e5b4:	465a      	mov	r2, fp
 800e5b6:	4601      	mov	r1, r0
 800e5b8:	4607      	mov	r7, r0
 800e5ba:	4620      	mov	r0, r4
 800e5bc:	f001 f91c 	bl	800f7f8 <__multiply>
 800e5c0:	4659      	mov	r1, fp
 800e5c2:	9007      	str	r0, [sp, #28]
 800e5c4:	4620      	mov	r0, r4
 800e5c6:	f000 fffb 	bl	800f5c0 <_Bfree>
 800e5ca:	9b07      	ldr	r3, [sp, #28]
 800e5cc:	469b      	mov	fp, r3
 800e5ce:	9b06      	ldr	r3, [sp, #24]
 800e5d0:	1b9a      	subs	r2, r3, r6
 800e5d2:	d004      	beq.n	800e5de <_dtoa_r+0x7ce>
 800e5d4:	4659      	mov	r1, fp
 800e5d6:	4620      	mov	r0, r4
 800e5d8:	f001 f9b4 	bl	800f944 <__pow5mult>
 800e5dc:	4683      	mov	fp, r0
 800e5de:	2101      	movs	r1, #1
 800e5e0:	4620      	mov	r0, r4
 800e5e2:	f001 f8f3 	bl	800f7cc <__i2b>
 800e5e6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e5e8:	2b00      	cmp	r3, #0
 800e5ea:	4606      	mov	r6, r0
 800e5ec:	dd7c      	ble.n	800e6e8 <_dtoa_r+0x8d8>
 800e5ee:	461a      	mov	r2, r3
 800e5f0:	4601      	mov	r1, r0
 800e5f2:	4620      	mov	r0, r4
 800e5f4:	f001 f9a6 	bl	800f944 <__pow5mult>
 800e5f8:	9b05      	ldr	r3, [sp, #20]
 800e5fa:	2b01      	cmp	r3, #1
 800e5fc:	4606      	mov	r6, r0
 800e5fe:	dd76      	ble.n	800e6ee <_dtoa_r+0x8de>
 800e600:	2300      	movs	r3, #0
 800e602:	9306      	str	r3, [sp, #24]
 800e604:	6933      	ldr	r3, [r6, #16]
 800e606:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800e60a:	6918      	ldr	r0, [r3, #16]
 800e60c:	f001 f88e 	bl	800f72c <__hi0bits>
 800e610:	f1c0 0020 	rsb	r0, r0, #32
 800e614:	9b04      	ldr	r3, [sp, #16]
 800e616:	4418      	add	r0, r3
 800e618:	f010 001f 	ands.w	r0, r0, #31
 800e61c:	f000 8086 	beq.w	800e72c <_dtoa_r+0x91c>
 800e620:	f1c0 0320 	rsb	r3, r0, #32
 800e624:	2b04      	cmp	r3, #4
 800e626:	dd7f      	ble.n	800e728 <_dtoa_r+0x918>
 800e628:	f1c0 001c 	rsb	r0, r0, #28
 800e62c:	9b04      	ldr	r3, [sp, #16]
 800e62e:	4403      	add	r3, r0
 800e630:	4480      	add	r8, r0
 800e632:	4405      	add	r5, r0
 800e634:	9304      	str	r3, [sp, #16]
 800e636:	f1b8 0f00 	cmp.w	r8, #0
 800e63a:	dd05      	ble.n	800e648 <_dtoa_r+0x838>
 800e63c:	4659      	mov	r1, fp
 800e63e:	4642      	mov	r2, r8
 800e640:	4620      	mov	r0, r4
 800e642:	f001 f9d9 	bl	800f9f8 <__lshift>
 800e646:	4683      	mov	fp, r0
 800e648:	9b04      	ldr	r3, [sp, #16]
 800e64a:	2b00      	cmp	r3, #0
 800e64c:	dd05      	ble.n	800e65a <_dtoa_r+0x84a>
 800e64e:	4631      	mov	r1, r6
 800e650:	461a      	mov	r2, r3
 800e652:	4620      	mov	r0, r4
 800e654:	f001 f9d0 	bl	800f9f8 <__lshift>
 800e658:	4606      	mov	r6, r0
 800e65a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e65c:	2b00      	cmp	r3, #0
 800e65e:	d069      	beq.n	800e734 <_dtoa_r+0x924>
 800e660:	4631      	mov	r1, r6
 800e662:	4658      	mov	r0, fp
 800e664:	f001 fa34 	bl	800fad0 <__mcmp>
 800e668:	2800      	cmp	r0, #0
 800e66a:	da63      	bge.n	800e734 <_dtoa_r+0x924>
 800e66c:	2300      	movs	r3, #0
 800e66e:	4659      	mov	r1, fp
 800e670:	220a      	movs	r2, #10
 800e672:	4620      	mov	r0, r4
 800e674:	f000 ffc6 	bl	800f604 <__multadd>
 800e678:	9b08      	ldr	r3, [sp, #32]
 800e67a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800e67e:	4683      	mov	fp, r0
 800e680:	2b00      	cmp	r3, #0
 800e682:	f000 818f 	beq.w	800e9a4 <_dtoa_r+0xb94>
 800e686:	4639      	mov	r1, r7
 800e688:	2300      	movs	r3, #0
 800e68a:	220a      	movs	r2, #10
 800e68c:	4620      	mov	r0, r4
 800e68e:	f000 ffb9 	bl	800f604 <__multadd>
 800e692:	f1b9 0f00 	cmp.w	r9, #0
 800e696:	4607      	mov	r7, r0
 800e698:	f300 808e 	bgt.w	800e7b8 <_dtoa_r+0x9a8>
 800e69c:	9b05      	ldr	r3, [sp, #20]
 800e69e:	2b02      	cmp	r3, #2
 800e6a0:	dc50      	bgt.n	800e744 <_dtoa_r+0x934>
 800e6a2:	e089      	b.n	800e7b8 <_dtoa_r+0x9a8>
 800e6a4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800e6a6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800e6aa:	e75d      	b.n	800e568 <_dtoa_r+0x758>
 800e6ac:	9b01      	ldr	r3, [sp, #4]
 800e6ae:	1e5e      	subs	r6, r3, #1
 800e6b0:	9b06      	ldr	r3, [sp, #24]
 800e6b2:	42b3      	cmp	r3, r6
 800e6b4:	bfbf      	itttt	lt
 800e6b6:	9b06      	ldrlt	r3, [sp, #24]
 800e6b8:	9606      	strlt	r6, [sp, #24]
 800e6ba:	1af2      	sublt	r2, r6, r3
 800e6bc:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 800e6be:	bfb6      	itet	lt
 800e6c0:	189b      	addlt	r3, r3, r2
 800e6c2:	1b9e      	subge	r6, r3, r6
 800e6c4:	930d      	strlt	r3, [sp, #52]	; 0x34
 800e6c6:	9b01      	ldr	r3, [sp, #4]
 800e6c8:	bfb8      	it	lt
 800e6ca:	2600      	movlt	r6, #0
 800e6cc:	2b00      	cmp	r3, #0
 800e6ce:	bfb5      	itete	lt
 800e6d0:	eba8 0503 	sublt.w	r5, r8, r3
 800e6d4:	9b01      	ldrge	r3, [sp, #4]
 800e6d6:	2300      	movlt	r3, #0
 800e6d8:	4645      	movge	r5, r8
 800e6da:	e747      	b.n	800e56c <_dtoa_r+0x75c>
 800e6dc:	9e06      	ldr	r6, [sp, #24]
 800e6de:	9f08      	ldr	r7, [sp, #32]
 800e6e0:	4645      	mov	r5, r8
 800e6e2:	e74c      	b.n	800e57e <_dtoa_r+0x76e>
 800e6e4:	9a06      	ldr	r2, [sp, #24]
 800e6e6:	e775      	b.n	800e5d4 <_dtoa_r+0x7c4>
 800e6e8:	9b05      	ldr	r3, [sp, #20]
 800e6ea:	2b01      	cmp	r3, #1
 800e6ec:	dc18      	bgt.n	800e720 <_dtoa_r+0x910>
 800e6ee:	9b02      	ldr	r3, [sp, #8]
 800e6f0:	b9b3      	cbnz	r3, 800e720 <_dtoa_r+0x910>
 800e6f2:	9b03      	ldr	r3, [sp, #12]
 800e6f4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e6f8:	b9a3      	cbnz	r3, 800e724 <_dtoa_r+0x914>
 800e6fa:	9b03      	ldr	r3, [sp, #12]
 800e6fc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800e700:	0d1b      	lsrs	r3, r3, #20
 800e702:	051b      	lsls	r3, r3, #20
 800e704:	b12b      	cbz	r3, 800e712 <_dtoa_r+0x902>
 800e706:	9b04      	ldr	r3, [sp, #16]
 800e708:	3301      	adds	r3, #1
 800e70a:	9304      	str	r3, [sp, #16]
 800e70c:	f108 0801 	add.w	r8, r8, #1
 800e710:	2301      	movs	r3, #1
 800e712:	9306      	str	r3, [sp, #24]
 800e714:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e716:	2b00      	cmp	r3, #0
 800e718:	f47f af74 	bne.w	800e604 <_dtoa_r+0x7f4>
 800e71c:	2001      	movs	r0, #1
 800e71e:	e779      	b.n	800e614 <_dtoa_r+0x804>
 800e720:	2300      	movs	r3, #0
 800e722:	e7f6      	b.n	800e712 <_dtoa_r+0x902>
 800e724:	9b02      	ldr	r3, [sp, #8]
 800e726:	e7f4      	b.n	800e712 <_dtoa_r+0x902>
 800e728:	d085      	beq.n	800e636 <_dtoa_r+0x826>
 800e72a:	4618      	mov	r0, r3
 800e72c:	301c      	adds	r0, #28
 800e72e:	e77d      	b.n	800e62c <_dtoa_r+0x81c>
 800e730:	40240000 	.word	0x40240000
 800e734:	9b01      	ldr	r3, [sp, #4]
 800e736:	2b00      	cmp	r3, #0
 800e738:	dc38      	bgt.n	800e7ac <_dtoa_r+0x99c>
 800e73a:	9b05      	ldr	r3, [sp, #20]
 800e73c:	2b02      	cmp	r3, #2
 800e73e:	dd35      	ble.n	800e7ac <_dtoa_r+0x99c>
 800e740:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800e744:	f1b9 0f00 	cmp.w	r9, #0
 800e748:	d10d      	bne.n	800e766 <_dtoa_r+0x956>
 800e74a:	4631      	mov	r1, r6
 800e74c:	464b      	mov	r3, r9
 800e74e:	2205      	movs	r2, #5
 800e750:	4620      	mov	r0, r4
 800e752:	f000 ff57 	bl	800f604 <__multadd>
 800e756:	4601      	mov	r1, r0
 800e758:	4606      	mov	r6, r0
 800e75a:	4658      	mov	r0, fp
 800e75c:	f001 f9b8 	bl	800fad0 <__mcmp>
 800e760:	2800      	cmp	r0, #0
 800e762:	f73f adbd 	bgt.w	800e2e0 <_dtoa_r+0x4d0>
 800e766:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e768:	9d00      	ldr	r5, [sp, #0]
 800e76a:	ea6f 0a03 	mvn.w	sl, r3
 800e76e:	f04f 0800 	mov.w	r8, #0
 800e772:	4631      	mov	r1, r6
 800e774:	4620      	mov	r0, r4
 800e776:	f000 ff23 	bl	800f5c0 <_Bfree>
 800e77a:	2f00      	cmp	r7, #0
 800e77c:	f43f aeb4 	beq.w	800e4e8 <_dtoa_r+0x6d8>
 800e780:	f1b8 0f00 	cmp.w	r8, #0
 800e784:	d005      	beq.n	800e792 <_dtoa_r+0x982>
 800e786:	45b8      	cmp	r8, r7
 800e788:	d003      	beq.n	800e792 <_dtoa_r+0x982>
 800e78a:	4641      	mov	r1, r8
 800e78c:	4620      	mov	r0, r4
 800e78e:	f000 ff17 	bl	800f5c0 <_Bfree>
 800e792:	4639      	mov	r1, r7
 800e794:	4620      	mov	r0, r4
 800e796:	f000 ff13 	bl	800f5c0 <_Bfree>
 800e79a:	e6a5      	b.n	800e4e8 <_dtoa_r+0x6d8>
 800e79c:	2600      	movs	r6, #0
 800e79e:	4637      	mov	r7, r6
 800e7a0:	e7e1      	b.n	800e766 <_dtoa_r+0x956>
 800e7a2:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800e7a4:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800e7a8:	4637      	mov	r7, r6
 800e7aa:	e599      	b.n	800e2e0 <_dtoa_r+0x4d0>
 800e7ac:	9b08      	ldr	r3, [sp, #32]
 800e7ae:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800e7b2:	2b00      	cmp	r3, #0
 800e7b4:	f000 80fd 	beq.w	800e9b2 <_dtoa_r+0xba2>
 800e7b8:	2d00      	cmp	r5, #0
 800e7ba:	dd05      	ble.n	800e7c8 <_dtoa_r+0x9b8>
 800e7bc:	4639      	mov	r1, r7
 800e7be:	462a      	mov	r2, r5
 800e7c0:	4620      	mov	r0, r4
 800e7c2:	f001 f919 	bl	800f9f8 <__lshift>
 800e7c6:	4607      	mov	r7, r0
 800e7c8:	9b06      	ldr	r3, [sp, #24]
 800e7ca:	2b00      	cmp	r3, #0
 800e7cc:	d05c      	beq.n	800e888 <_dtoa_r+0xa78>
 800e7ce:	6879      	ldr	r1, [r7, #4]
 800e7d0:	4620      	mov	r0, r4
 800e7d2:	f000 feb5 	bl	800f540 <_Balloc>
 800e7d6:	4605      	mov	r5, r0
 800e7d8:	b928      	cbnz	r0, 800e7e6 <_dtoa_r+0x9d6>
 800e7da:	4b80      	ldr	r3, [pc, #512]	; (800e9dc <_dtoa_r+0xbcc>)
 800e7dc:	4602      	mov	r2, r0
 800e7de:	f240 21ea 	movw	r1, #746	; 0x2ea
 800e7e2:	f7ff bb2e 	b.w	800de42 <_dtoa_r+0x32>
 800e7e6:	693a      	ldr	r2, [r7, #16]
 800e7e8:	3202      	adds	r2, #2
 800e7ea:	0092      	lsls	r2, r2, #2
 800e7ec:	f107 010c 	add.w	r1, r7, #12
 800e7f0:	300c      	adds	r0, #12
 800e7f2:	f7fd fdf1 	bl	800c3d8 <memcpy>
 800e7f6:	2201      	movs	r2, #1
 800e7f8:	4629      	mov	r1, r5
 800e7fa:	4620      	mov	r0, r4
 800e7fc:	f001 f8fc 	bl	800f9f8 <__lshift>
 800e800:	9b00      	ldr	r3, [sp, #0]
 800e802:	3301      	adds	r3, #1
 800e804:	9301      	str	r3, [sp, #4]
 800e806:	9b00      	ldr	r3, [sp, #0]
 800e808:	444b      	add	r3, r9
 800e80a:	9307      	str	r3, [sp, #28]
 800e80c:	9b02      	ldr	r3, [sp, #8]
 800e80e:	f003 0301 	and.w	r3, r3, #1
 800e812:	46b8      	mov	r8, r7
 800e814:	9306      	str	r3, [sp, #24]
 800e816:	4607      	mov	r7, r0
 800e818:	9b01      	ldr	r3, [sp, #4]
 800e81a:	4631      	mov	r1, r6
 800e81c:	3b01      	subs	r3, #1
 800e81e:	4658      	mov	r0, fp
 800e820:	9302      	str	r3, [sp, #8]
 800e822:	f7ff fa69 	bl	800dcf8 <quorem>
 800e826:	4603      	mov	r3, r0
 800e828:	3330      	adds	r3, #48	; 0x30
 800e82a:	9004      	str	r0, [sp, #16]
 800e82c:	4641      	mov	r1, r8
 800e82e:	4658      	mov	r0, fp
 800e830:	9308      	str	r3, [sp, #32]
 800e832:	f001 f94d 	bl	800fad0 <__mcmp>
 800e836:	463a      	mov	r2, r7
 800e838:	4681      	mov	r9, r0
 800e83a:	4631      	mov	r1, r6
 800e83c:	4620      	mov	r0, r4
 800e83e:	f001 f963 	bl	800fb08 <__mdiff>
 800e842:	68c2      	ldr	r2, [r0, #12]
 800e844:	9b08      	ldr	r3, [sp, #32]
 800e846:	4605      	mov	r5, r0
 800e848:	bb02      	cbnz	r2, 800e88c <_dtoa_r+0xa7c>
 800e84a:	4601      	mov	r1, r0
 800e84c:	4658      	mov	r0, fp
 800e84e:	f001 f93f 	bl	800fad0 <__mcmp>
 800e852:	9b08      	ldr	r3, [sp, #32]
 800e854:	4602      	mov	r2, r0
 800e856:	4629      	mov	r1, r5
 800e858:	4620      	mov	r0, r4
 800e85a:	e9cd 3208 	strd	r3, r2, [sp, #32]
 800e85e:	f000 feaf 	bl	800f5c0 <_Bfree>
 800e862:	9b05      	ldr	r3, [sp, #20]
 800e864:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e866:	9d01      	ldr	r5, [sp, #4]
 800e868:	ea43 0102 	orr.w	r1, r3, r2
 800e86c:	9b06      	ldr	r3, [sp, #24]
 800e86e:	430b      	orrs	r3, r1
 800e870:	9b08      	ldr	r3, [sp, #32]
 800e872:	d10d      	bne.n	800e890 <_dtoa_r+0xa80>
 800e874:	2b39      	cmp	r3, #57	; 0x39
 800e876:	d029      	beq.n	800e8cc <_dtoa_r+0xabc>
 800e878:	f1b9 0f00 	cmp.w	r9, #0
 800e87c:	dd01      	ble.n	800e882 <_dtoa_r+0xa72>
 800e87e:	9b04      	ldr	r3, [sp, #16]
 800e880:	3331      	adds	r3, #49	; 0x31
 800e882:	9a02      	ldr	r2, [sp, #8]
 800e884:	7013      	strb	r3, [r2, #0]
 800e886:	e774      	b.n	800e772 <_dtoa_r+0x962>
 800e888:	4638      	mov	r0, r7
 800e88a:	e7b9      	b.n	800e800 <_dtoa_r+0x9f0>
 800e88c:	2201      	movs	r2, #1
 800e88e:	e7e2      	b.n	800e856 <_dtoa_r+0xa46>
 800e890:	f1b9 0f00 	cmp.w	r9, #0
 800e894:	db06      	blt.n	800e8a4 <_dtoa_r+0xa94>
 800e896:	9905      	ldr	r1, [sp, #20]
 800e898:	ea41 0909 	orr.w	r9, r1, r9
 800e89c:	9906      	ldr	r1, [sp, #24]
 800e89e:	ea59 0101 	orrs.w	r1, r9, r1
 800e8a2:	d120      	bne.n	800e8e6 <_dtoa_r+0xad6>
 800e8a4:	2a00      	cmp	r2, #0
 800e8a6:	ddec      	ble.n	800e882 <_dtoa_r+0xa72>
 800e8a8:	4659      	mov	r1, fp
 800e8aa:	2201      	movs	r2, #1
 800e8ac:	4620      	mov	r0, r4
 800e8ae:	9301      	str	r3, [sp, #4]
 800e8b0:	f001 f8a2 	bl	800f9f8 <__lshift>
 800e8b4:	4631      	mov	r1, r6
 800e8b6:	4683      	mov	fp, r0
 800e8b8:	f001 f90a 	bl	800fad0 <__mcmp>
 800e8bc:	2800      	cmp	r0, #0
 800e8be:	9b01      	ldr	r3, [sp, #4]
 800e8c0:	dc02      	bgt.n	800e8c8 <_dtoa_r+0xab8>
 800e8c2:	d1de      	bne.n	800e882 <_dtoa_r+0xa72>
 800e8c4:	07da      	lsls	r2, r3, #31
 800e8c6:	d5dc      	bpl.n	800e882 <_dtoa_r+0xa72>
 800e8c8:	2b39      	cmp	r3, #57	; 0x39
 800e8ca:	d1d8      	bne.n	800e87e <_dtoa_r+0xa6e>
 800e8cc:	9a02      	ldr	r2, [sp, #8]
 800e8ce:	2339      	movs	r3, #57	; 0x39
 800e8d0:	7013      	strb	r3, [r2, #0]
 800e8d2:	462b      	mov	r3, r5
 800e8d4:	461d      	mov	r5, r3
 800e8d6:	3b01      	subs	r3, #1
 800e8d8:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800e8dc:	2a39      	cmp	r2, #57	; 0x39
 800e8de:	d050      	beq.n	800e982 <_dtoa_r+0xb72>
 800e8e0:	3201      	adds	r2, #1
 800e8e2:	701a      	strb	r2, [r3, #0]
 800e8e4:	e745      	b.n	800e772 <_dtoa_r+0x962>
 800e8e6:	2a00      	cmp	r2, #0
 800e8e8:	dd03      	ble.n	800e8f2 <_dtoa_r+0xae2>
 800e8ea:	2b39      	cmp	r3, #57	; 0x39
 800e8ec:	d0ee      	beq.n	800e8cc <_dtoa_r+0xabc>
 800e8ee:	3301      	adds	r3, #1
 800e8f0:	e7c7      	b.n	800e882 <_dtoa_r+0xa72>
 800e8f2:	9a01      	ldr	r2, [sp, #4]
 800e8f4:	9907      	ldr	r1, [sp, #28]
 800e8f6:	f802 3c01 	strb.w	r3, [r2, #-1]
 800e8fa:	428a      	cmp	r2, r1
 800e8fc:	d02a      	beq.n	800e954 <_dtoa_r+0xb44>
 800e8fe:	4659      	mov	r1, fp
 800e900:	2300      	movs	r3, #0
 800e902:	220a      	movs	r2, #10
 800e904:	4620      	mov	r0, r4
 800e906:	f000 fe7d 	bl	800f604 <__multadd>
 800e90a:	45b8      	cmp	r8, r7
 800e90c:	4683      	mov	fp, r0
 800e90e:	f04f 0300 	mov.w	r3, #0
 800e912:	f04f 020a 	mov.w	r2, #10
 800e916:	4641      	mov	r1, r8
 800e918:	4620      	mov	r0, r4
 800e91a:	d107      	bne.n	800e92c <_dtoa_r+0xb1c>
 800e91c:	f000 fe72 	bl	800f604 <__multadd>
 800e920:	4680      	mov	r8, r0
 800e922:	4607      	mov	r7, r0
 800e924:	9b01      	ldr	r3, [sp, #4]
 800e926:	3301      	adds	r3, #1
 800e928:	9301      	str	r3, [sp, #4]
 800e92a:	e775      	b.n	800e818 <_dtoa_r+0xa08>
 800e92c:	f000 fe6a 	bl	800f604 <__multadd>
 800e930:	4639      	mov	r1, r7
 800e932:	4680      	mov	r8, r0
 800e934:	2300      	movs	r3, #0
 800e936:	220a      	movs	r2, #10
 800e938:	4620      	mov	r0, r4
 800e93a:	f000 fe63 	bl	800f604 <__multadd>
 800e93e:	4607      	mov	r7, r0
 800e940:	e7f0      	b.n	800e924 <_dtoa_r+0xb14>
 800e942:	f1b9 0f00 	cmp.w	r9, #0
 800e946:	9a00      	ldr	r2, [sp, #0]
 800e948:	bfcc      	ite	gt
 800e94a:	464d      	movgt	r5, r9
 800e94c:	2501      	movle	r5, #1
 800e94e:	4415      	add	r5, r2
 800e950:	f04f 0800 	mov.w	r8, #0
 800e954:	4659      	mov	r1, fp
 800e956:	2201      	movs	r2, #1
 800e958:	4620      	mov	r0, r4
 800e95a:	9301      	str	r3, [sp, #4]
 800e95c:	f001 f84c 	bl	800f9f8 <__lshift>
 800e960:	4631      	mov	r1, r6
 800e962:	4683      	mov	fp, r0
 800e964:	f001 f8b4 	bl	800fad0 <__mcmp>
 800e968:	2800      	cmp	r0, #0
 800e96a:	dcb2      	bgt.n	800e8d2 <_dtoa_r+0xac2>
 800e96c:	d102      	bne.n	800e974 <_dtoa_r+0xb64>
 800e96e:	9b01      	ldr	r3, [sp, #4]
 800e970:	07db      	lsls	r3, r3, #31
 800e972:	d4ae      	bmi.n	800e8d2 <_dtoa_r+0xac2>
 800e974:	462b      	mov	r3, r5
 800e976:	461d      	mov	r5, r3
 800e978:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e97c:	2a30      	cmp	r2, #48	; 0x30
 800e97e:	d0fa      	beq.n	800e976 <_dtoa_r+0xb66>
 800e980:	e6f7      	b.n	800e772 <_dtoa_r+0x962>
 800e982:	9a00      	ldr	r2, [sp, #0]
 800e984:	429a      	cmp	r2, r3
 800e986:	d1a5      	bne.n	800e8d4 <_dtoa_r+0xac4>
 800e988:	f10a 0a01 	add.w	sl, sl, #1
 800e98c:	2331      	movs	r3, #49	; 0x31
 800e98e:	e779      	b.n	800e884 <_dtoa_r+0xa74>
 800e990:	4b13      	ldr	r3, [pc, #76]	; (800e9e0 <_dtoa_r+0xbd0>)
 800e992:	f7ff baaf 	b.w	800def4 <_dtoa_r+0xe4>
 800e996:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800e998:	2b00      	cmp	r3, #0
 800e99a:	f47f aa86 	bne.w	800deaa <_dtoa_r+0x9a>
 800e99e:	4b11      	ldr	r3, [pc, #68]	; (800e9e4 <_dtoa_r+0xbd4>)
 800e9a0:	f7ff baa8 	b.w	800def4 <_dtoa_r+0xe4>
 800e9a4:	f1b9 0f00 	cmp.w	r9, #0
 800e9a8:	dc03      	bgt.n	800e9b2 <_dtoa_r+0xba2>
 800e9aa:	9b05      	ldr	r3, [sp, #20]
 800e9ac:	2b02      	cmp	r3, #2
 800e9ae:	f73f aec9 	bgt.w	800e744 <_dtoa_r+0x934>
 800e9b2:	9d00      	ldr	r5, [sp, #0]
 800e9b4:	4631      	mov	r1, r6
 800e9b6:	4658      	mov	r0, fp
 800e9b8:	f7ff f99e 	bl	800dcf8 <quorem>
 800e9bc:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800e9c0:	f805 3b01 	strb.w	r3, [r5], #1
 800e9c4:	9a00      	ldr	r2, [sp, #0]
 800e9c6:	1aaa      	subs	r2, r5, r2
 800e9c8:	4591      	cmp	r9, r2
 800e9ca:	ddba      	ble.n	800e942 <_dtoa_r+0xb32>
 800e9cc:	4659      	mov	r1, fp
 800e9ce:	2300      	movs	r3, #0
 800e9d0:	220a      	movs	r2, #10
 800e9d2:	4620      	mov	r0, r4
 800e9d4:	f000 fe16 	bl	800f604 <__multadd>
 800e9d8:	4683      	mov	fp, r0
 800e9da:	e7eb      	b.n	800e9b4 <_dtoa_r+0xba4>
 800e9dc:	08011b7c 	.word	0x08011b7c
 800e9e0:	08011984 	.word	0x08011984
 800e9e4:	08011af9 	.word	0x08011af9

0800e9e8 <__sflush_r>:
 800e9e8:	898a      	ldrh	r2, [r1, #12]
 800e9ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e9ee:	4605      	mov	r5, r0
 800e9f0:	0710      	lsls	r0, r2, #28
 800e9f2:	460c      	mov	r4, r1
 800e9f4:	d458      	bmi.n	800eaa8 <__sflush_r+0xc0>
 800e9f6:	684b      	ldr	r3, [r1, #4]
 800e9f8:	2b00      	cmp	r3, #0
 800e9fa:	dc05      	bgt.n	800ea08 <__sflush_r+0x20>
 800e9fc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800e9fe:	2b00      	cmp	r3, #0
 800ea00:	dc02      	bgt.n	800ea08 <__sflush_r+0x20>
 800ea02:	2000      	movs	r0, #0
 800ea04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ea08:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ea0a:	2e00      	cmp	r6, #0
 800ea0c:	d0f9      	beq.n	800ea02 <__sflush_r+0x1a>
 800ea0e:	2300      	movs	r3, #0
 800ea10:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800ea14:	682f      	ldr	r7, [r5, #0]
 800ea16:	602b      	str	r3, [r5, #0]
 800ea18:	d032      	beq.n	800ea80 <__sflush_r+0x98>
 800ea1a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800ea1c:	89a3      	ldrh	r3, [r4, #12]
 800ea1e:	075a      	lsls	r2, r3, #29
 800ea20:	d505      	bpl.n	800ea2e <__sflush_r+0x46>
 800ea22:	6863      	ldr	r3, [r4, #4]
 800ea24:	1ac0      	subs	r0, r0, r3
 800ea26:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800ea28:	b10b      	cbz	r3, 800ea2e <__sflush_r+0x46>
 800ea2a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800ea2c:	1ac0      	subs	r0, r0, r3
 800ea2e:	2300      	movs	r3, #0
 800ea30:	4602      	mov	r2, r0
 800ea32:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ea34:	6a21      	ldr	r1, [r4, #32]
 800ea36:	4628      	mov	r0, r5
 800ea38:	47b0      	blx	r6
 800ea3a:	1c43      	adds	r3, r0, #1
 800ea3c:	89a3      	ldrh	r3, [r4, #12]
 800ea3e:	d106      	bne.n	800ea4e <__sflush_r+0x66>
 800ea40:	6829      	ldr	r1, [r5, #0]
 800ea42:	291d      	cmp	r1, #29
 800ea44:	d82c      	bhi.n	800eaa0 <__sflush_r+0xb8>
 800ea46:	4a2a      	ldr	r2, [pc, #168]	; (800eaf0 <__sflush_r+0x108>)
 800ea48:	40ca      	lsrs	r2, r1
 800ea4a:	07d6      	lsls	r6, r2, #31
 800ea4c:	d528      	bpl.n	800eaa0 <__sflush_r+0xb8>
 800ea4e:	2200      	movs	r2, #0
 800ea50:	6062      	str	r2, [r4, #4]
 800ea52:	04d9      	lsls	r1, r3, #19
 800ea54:	6922      	ldr	r2, [r4, #16]
 800ea56:	6022      	str	r2, [r4, #0]
 800ea58:	d504      	bpl.n	800ea64 <__sflush_r+0x7c>
 800ea5a:	1c42      	adds	r2, r0, #1
 800ea5c:	d101      	bne.n	800ea62 <__sflush_r+0x7a>
 800ea5e:	682b      	ldr	r3, [r5, #0]
 800ea60:	b903      	cbnz	r3, 800ea64 <__sflush_r+0x7c>
 800ea62:	6560      	str	r0, [r4, #84]	; 0x54
 800ea64:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ea66:	602f      	str	r7, [r5, #0]
 800ea68:	2900      	cmp	r1, #0
 800ea6a:	d0ca      	beq.n	800ea02 <__sflush_r+0x1a>
 800ea6c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ea70:	4299      	cmp	r1, r3
 800ea72:	d002      	beq.n	800ea7a <__sflush_r+0x92>
 800ea74:	4628      	mov	r0, r5
 800ea76:	f001 fa2d 	bl	800fed4 <_free_r>
 800ea7a:	2000      	movs	r0, #0
 800ea7c:	6360      	str	r0, [r4, #52]	; 0x34
 800ea7e:	e7c1      	b.n	800ea04 <__sflush_r+0x1c>
 800ea80:	6a21      	ldr	r1, [r4, #32]
 800ea82:	2301      	movs	r3, #1
 800ea84:	4628      	mov	r0, r5
 800ea86:	47b0      	blx	r6
 800ea88:	1c41      	adds	r1, r0, #1
 800ea8a:	d1c7      	bne.n	800ea1c <__sflush_r+0x34>
 800ea8c:	682b      	ldr	r3, [r5, #0]
 800ea8e:	2b00      	cmp	r3, #0
 800ea90:	d0c4      	beq.n	800ea1c <__sflush_r+0x34>
 800ea92:	2b1d      	cmp	r3, #29
 800ea94:	d001      	beq.n	800ea9a <__sflush_r+0xb2>
 800ea96:	2b16      	cmp	r3, #22
 800ea98:	d101      	bne.n	800ea9e <__sflush_r+0xb6>
 800ea9a:	602f      	str	r7, [r5, #0]
 800ea9c:	e7b1      	b.n	800ea02 <__sflush_r+0x1a>
 800ea9e:	89a3      	ldrh	r3, [r4, #12]
 800eaa0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800eaa4:	81a3      	strh	r3, [r4, #12]
 800eaa6:	e7ad      	b.n	800ea04 <__sflush_r+0x1c>
 800eaa8:	690f      	ldr	r7, [r1, #16]
 800eaaa:	2f00      	cmp	r7, #0
 800eaac:	d0a9      	beq.n	800ea02 <__sflush_r+0x1a>
 800eaae:	0793      	lsls	r3, r2, #30
 800eab0:	680e      	ldr	r6, [r1, #0]
 800eab2:	bf08      	it	eq
 800eab4:	694b      	ldreq	r3, [r1, #20]
 800eab6:	600f      	str	r7, [r1, #0]
 800eab8:	bf18      	it	ne
 800eaba:	2300      	movne	r3, #0
 800eabc:	eba6 0807 	sub.w	r8, r6, r7
 800eac0:	608b      	str	r3, [r1, #8]
 800eac2:	f1b8 0f00 	cmp.w	r8, #0
 800eac6:	dd9c      	ble.n	800ea02 <__sflush_r+0x1a>
 800eac8:	6a21      	ldr	r1, [r4, #32]
 800eaca:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800eacc:	4643      	mov	r3, r8
 800eace:	463a      	mov	r2, r7
 800ead0:	4628      	mov	r0, r5
 800ead2:	47b0      	blx	r6
 800ead4:	2800      	cmp	r0, #0
 800ead6:	dc06      	bgt.n	800eae6 <__sflush_r+0xfe>
 800ead8:	89a3      	ldrh	r3, [r4, #12]
 800eada:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800eade:	81a3      	strh	r3, [r4, #12]
 800eae0:	f04f 30ff 	mov.w	r0, #4294967295
 800eae4:	e78e      	b.n	800ea04 <__sflush_r+0x1c>
 800eae6:	4407      	add	r7, r0
 800eae8:	eba8 0800 	sub.w	r8, r8, r0
 800eaec:	e7e9      	b.n	800eac2 <__sflush_r+0xda>
 800eaee:	bf00      	nop
 800eaf0:	20400001 	.word	0x20400001

0800eaf4 <_fflush_r>:
 800eaf4:	b538      	push	{r3, r4, r5, lr}
 800eaf6:	690b      	ldr	r3, [r1, #16]
 800eaf8:	4605      	mov	r5, r0
 800eafa:	460c      	mov	r4, r1
 800eafc:	b913      	cbnz	r3, 800eb04 <_fflush_r+0x10>
 800eafe:	2500      	movs	r5, #0
 800eb00:	4628      	mov	r0, r5
 800eb02:	bd38      	pop	{r3, r4, r5, pc}
 800eb04:	b118      	cbz	r0, 800eb0e <_fflush_r+0x1a>
 800eb06:	6983      	ldr	r3, [r0, #24]
 800eb08:	b90b      	cbnz	r3, 800eb0e <_fflush_r+0x1a>
 800eb0a:	f000 f887 	bl	800ec1c <__sinit>
 800eb0e:	4b14      	ldr	r3, [pc, #80]	; (800eb60 <_fflush_r+0x6c>)
 800eb10:	429c      	cmp	r4, r3
 800eb12:	d11b      	bne.n	800eb4c <_fflush_r+0x58>
 800eb14:	686c      	ldr	r4, [r5, #4]
 800eb16:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800eb1a:	2b00      	cmp	r3, #0
 800eb1c:	d0ef      	beq.n	800eafe <_fflush_r+0xa>
 800eb1e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800eb20:	07d0      	lsls	r0, r2, #31
 800eb22:	d404      	bmi.n	800eb2e <_fflush_r+0x3a>
 800eb24:	0599      	lsls	r1, r3, #22
 800eb26:	d402      	bmi.n	800eb2e <_fflush_r+0x3a>
 800eb28:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800eb2a:	f000 fc88 	bl	800f43e <__retarget_lock_acquire_recursive>
 800eb2e:	4628      	mov	r0, r5
 800eb30:	4621      	mov	r1, r4
 800eb32:	f7ff ff59 	bl	800e9e8 <__sflush_r>
 800eb36:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800eb38:	07da      	lsls	r2, r3, #31
 800eb3a:	4605      	mov	r5, r0
 800eb3c:	d4e0      	bmi.n	800eb00 <_fflush_r+0xc>
 800eb3e:	89a3      	ldrh	r3, [r4, #12]
 800eb40:	059b      	lsls	r3, r3, #22
 800eb42:	d4dd      	bmi.n	800eb00 <_fflush_r+0xc>
 800eb44:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800eb46:	f000 fc7b 	bl	800f440 <__retarget_lock_release_recursive>
 800eb4a:	e7d9      	b.n	800eb00 <_fflush_r+0xc>
 800eb4c:	4b05      	ldr	r3, [pc, #20]	; (800eb64 <_fflush_r+0x70>)
 800eb4e:	429c      	cmp	r4, r3
 800eb50:	d101      	bne.n	800eb56 <_fflush_r+0x62>
 800eb52:	68ac      	ldr	r4, [r5, #8]
 800eb54:	e7df      	b.n	800eb16 <_fflush_r+0x22>
 800eb56:	4b04      	ldr	r3, [pc, #16]	; (800eb68 <_fflush_r+0x74>)
 800eb58:	429c      	cmp	r4, r3
 800eb5a:	bf08      	it	eq
 800eb5c:	68ec      	ldreq	r4, [r5, #12]
 800eb5e:	e7da      	b.n	800eb16 <_fflush_r+0x22>
 800eb60:	08011bb0 	.word	0x08011bb0
 800eb64:	08011bd0 	.word	0x08011bd0
 800eb68:	08011b90 	.word	0x08011b90

0800eb6c <std>:
 800eb6c:	2300      	movs	r3, #0
 800eb6e:	b510      	push	{r4, lr}
 800eb70:	4604      	mov	r4, r0
 800eb72:	e9c0 3300 	strd	r3, r3, [r0]
 800eb76:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800eb7a:	6083      	str	r3, [r0, #8]
 800eb7c:	8181      	strh	r1, [r0, #12]
 800eb7e:	6643      	str	r3, [r0, #100]	; 0x64
 800eb80:	81c2      	strh	r2, [r0, #14]
 800eb82:	6183      	str	r3, [r0, #24]
 800eb84:	4619      	mov	r1, r3
 800eb86:	2208      	movs	r2, #8
 800eb88:	305c      	adds	r0, #92	; 0x5c
 800eb8a:	f7fd fc33 	bl	800c3f4 <memset>
 800eb8e:	4b05      	ldr	r3, [pc, #20]	; (800eba4 <std+0x38>)
 800eb90:	6263      	str	r3, [r4, #36]	; 0x24
 800eb92:	4b05      	ldr	r3, [pc, #20]	; (800eba8 <std+0x3c>)
 800eb94:	62a3      	str	r3, [r4, #40]	; 0x28
 800eb96:	4b05      	ldr	r3, [pc, #20]	; (800ebac <std+0x40>)
 800eb98:	62e3      	str	r3, [r4, #44]	; 0x2c
 800eb9a:	4b05      	ldr	r3, [pc, #20]	; (800ebb0 <std+0x44>)
 800eb9c:	6224      	str	r4, [r4, #32]
 800eb9e:	6323      	str	r3, [r4, #48]	; 0x30
 800eba0:	bd10      	pop	{r4, pc}
 800eba2:	bf00      	nop
 800eba4:	08010311 	.word	0x08010311
 800eba8:	08010333 	.word	0x08010333
 800ebac:	0801036b 	.word	0x0801036b
 800ebb0:	0801038f 	.word	0x0801038f

0800ebb4 <_cleanup_r>:
 800ebb4:	4901      	ldr	r1, [pc, #4]	; (800ebbc <_cleanup_r+0x8>)
 800ebb6:	f000 b8af 	b.w	800ed18 <_fwalk_reent>
 800ebba:	bf00      	nop
 800ebbc:	0800eaf5 	.word	0x0800eaf5

0800ebc0 <__sfmoreglue>:
 800ebc0:	b570      	push	{r4, r5, r6, lr}
 800ebc2:	1e4a      	subs	r2, r1, #1
 800ebc4:	2568      	movs	r5, #104	; 0x68
 800ebc6:	4355      	muls	r5, r2
 800ebc8:	460e      	mov	r6, r1
 800ebca:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800ebce:	f001 f9d1 	bl	800ff74 <_malloc_r>
 800ebd2:	4604      	mov	r4, r0
 800ebd4:	b140      	cbz	r0, 800ebe8 <__sfmoreglue+0x28>
 800ebd6:	2100      	movs	r1, #0
 800ebd8:	e9c0 1600 	strd	r1, r6, [r0]
 800ebdc:	300c      	adds	r0, #12
 800ebde:	60a0      	str	r0, [r4, #8]
 800ebe0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800ebe4:	f7fd fc06 	bl	800c3f4 <memset>
 800ebe8:	4620      	mov	r0, r4
 800ebea:	bd70      	pop	{r4, r5, r6, pc}

0800ebec <__sfp_lock_acquire>:
 800ebec:	4801      	ldr	r0, [pc, #4]	; (800ebf4 <__sfp_lock_acquire+0x8>)
 800ebee:	f000 bc26 	b.w	800f43e <__retarget_lock_acquire_recursive>
 800ebf2:	bf00      	nop
 800ebf4:	200095a0 	.word	0x200095a0

0800ebf8 <__sfp_lock_release>:
 800ebf8:	4801      	ldr	r0, [pc, #4]	; (800ec00 <__sfp_lock_release+0x8>)
 800ebfa:	f000 bc21 	b.w	800f440 <__retarget_lock_release_recursive>
 800ebfe:	bf00      	nop
 800ec00:	200095a0 	.word	0x200095a0

0800ec04 <__sinit_lock_acquire>:
 800ec04:	4801      	ldr	r0, [pc, #4]	; (800ec0c <__sinit_lock_acquire+0x8>)
 800ec06:	f000 bc1a 	b.w	800f43e <__retarget_lock_acquire_recursive>
 800ec0a:	bf00      	nop
 800ec0c:	2000959b 	.word	0x2000959b

0800ec10 <__sinit_lock_release>:
 800ec10:	4801      	ldr	r0, [pc, #4]	; (800ec18 <__sinit_lock_release+0x8>)
 800ec12:	f000 bc15 	b.w	800f440 <__retarget_lock_release_recursive>
 800ec16:	bf00      	nop
 800ec18:	2000959b 	.word	0x2000959b

0800ec1c <__sinit>:
 800ec1c:	b510      	push	{r4, lr}
 800ec1e:	4604      	mov	r4, r0
 800ec20:	f7ff fff0 	bl	800ec04 <__sinit_lock_acquire>
 800ec24:	69a3      	ldr	r3, [r4, #24]
 800ec26:	b11b      	cbz	r3, 800ec30 <__sinit+0x14>
 800ec28:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ec2c:	f7ff bff0 	b.w	800ec10 <__sinit_lock_release>
 800ec30:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800ec34:	6523      	str	r3, [r4, #80]	; 0x50
 800ec36:	4b13      	ldr	r3, [pc, #76]	; (800ec84 <__sinit+0x68>)
 800ec38:	4a13      	ldr	r2, [pc, #76]	; (800ec88 <__sinit+0x6c>)
 800ec3a:	681b      	ldr	r3, [r3, #0]
 800ec3c:	62a2      	str	r2, [r4, #40]	; 0x28
 800ec3e:	42a3      	cmp	r3, r4
 800ec40:	bf04      	itt	eq
 800ec42:	2301      	moveq	r3, #1
 800ec44:	61a3      	streq	r3, [r4, #24]
 800ec46:	4620      	mov	r0, r4
 800ec48:	f000 f820 	bl	800ec8c <__sfp>
 800ec4c:	6060      	str	r0, [r4, #4]
 800ec4e:	4620      	mov	r0, r4
 800ec50:	f000 f81c 	bl	800ec8c <__sfp>
 800ec54:	60a0      	str	r0, [r4, #8]
 800ec56:	4620      	mov	r0, r4
 800ec58:	f000 f818 	bl	800ec8c <__sfp>
 800ec5c:	2200      	movs	r2, #0
 800ec5e:	60e0      	str	r0, [r4, #12]
 800ec60:	2104      	movs	r1, #4
 800ec62:	6860      	ldr	r0, [r4, #4]
 800ec64:	f7ff ff82 	bl	800eb6c <std>
 800ec68:	68a0      	ldr	r0, [r4, #8]
 800ec6a:	2201      	movs	r2, #1
 800ec6c:	2109      	movs	r1, #9
 800ec6e:	f7ff ff7d 	bl	800eb6c <std>
 800ec72:	68e0      	ldr	r0, [r4, #12]
 800ec74:	2202      	movs	r2, #2
 800ec76:	2112      	movs	r1, #18
 800ec78:	f7ff ff78 	bl	800eb6c <std>
 800ec7c:	2301      	movs	r3, #1
 800ec7e:	61a3      	str	r3, [r4, #24]
 800ec80:	e7d2      	b.n	800ec28 <__sinit+0xc>
 800ec82:	bf00      	nop
 800ec84:	08011970 	.word	0x08011970
 800ec88:	0800ebb5 	.word	0x0800ebb5

0800ec8c <__sfp>:
 800ec8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ec8e:	4607      	mov	r7, r0
 800ec90:	f7ff ffac 	bl	800ebec <__sfp_lock_acquire>
 800ec94:	4b1e      	ldr	r3, [pc, #120]	; (800ed10 <__sfp+0x84>)
 800ec96:	681e      	ldr	r6, [r3, #0]
 800ec98:	69b3      	ldr	r3, [r6, #24]
 800ec9a:	b913      	cbnz	r3, 800eca2 <__sfp+0x16>
 800ec9c:	4630      	mov	r0, r6
 800ec9e:	f7ff ffbd 	bl	800ec1c <__sinit>
 800eca2:	3648      	adds	r6, #72	; 0x48
 800eca4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800eca8:	3b01      	subs	r3, #1
 800ecaa:	d503      	bpl.n	800ecb4 <__sfp+0x28>
 800ecac:	6833      	ldr	r3, [r6, #0]
 800ecae:	b30b      	cbz	r3, 800ecf4 <__sfp+0x68>
 800ecb0:	6836      	ldr	r6, [r6, #0]
 800ecb2:	e7f7      	b.n	800eca4 <__sfp+0x18>
 800ecb4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800ecb8:	b9d5      	cbnz	r5, 800ecf0 <__sfp+0x64>
 800ecba:	4b16      	ldr	r3, [pc, #88]	; (800ed14 <__sfp+0x88>)
 800ecbc:	60e3      	str	r3, [r4, #12]
 800ecbe:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800ecc2:	6665      	str	r5, [r4, #100]	; 0x64
 800ecc4:	f000 fbba 	bl	800f43c <__retarget_lock_init_recursive>
 800ecc8:	f7ff ff96 	bl	800ebf8 <__sfp_lock_release>
 800eccc:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800ecd0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800ecd4:	6025      	str	r5, [r4, #0]
 800ecd6:	61a5      	str	r5, [r4, #24]
 800ecd8:	2208      	movs	r2, #8
 800ecda:	4629      	mov	r1, r5
 800ecdc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800ece0:	f7fd fb88 	bl	800c3f4 <memset>
 800ece4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800ece8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800ecec:	4620      	mov	r0, r4
 800ecee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ecf0:	3468      	adds	r4, #104	; 0x68
 800ecf2:	e7d9      	b.n	800eca8 <__sfp+0x1c>
 800ecf4:	2104      	movs	r1, #4
 800ecf6:	4638      	mov	r0, r7
 800ecf8:	f7ff ff62 	bl	800ebc0 <__sfmoreglue>
 800ecfc:	4604      	mov	r4, r0
 800ecfe:	6030      	str	r0, [r6, #0]
 800ed00:	2800      	cmp	r0, #0
 800ed02:	d1d5      	bne.n	800ecb0 <__sfp+0x24>
 800ed04:	f7ff ff78 	bl	800ebf8 <__sfp_lock_release>
 800ed08:	230c      	movs	r3, #12
 800ed0a:	603b      	str	r3, [r7, #0]
 800ed0c:	e7ee      	b.n	800ecec <__sfp+0x60>
 800ed0e:	bf00      	nop
 800ed10:	08011970 	.word	0x08011970
 800ed14:	ffff0001 	.word	0xffff0001

0800ed18 <_fwalk_reent>:
 800ed18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ed1c:	4606      	mov	r6, r0
 800ed1e:	4688      	mov	r8, r1
 800ed20:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800ed24:	2700      	movs	r7, #0
 800ed26:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ed2a:	f1b9 0901 	subs.w	r9, r9, #1
 800ed2e:	d505      	bpl.n	800ed3c <_fwalk_reent+0x24>
 800ed30:	6824      	ldr	r4, [r4, #0]
 800ed32:	2c00      	cmp	r4, #0
 800ed34:	d1f7      	bne.n	800ed26 <_fwalk_reent+0xe>
 800ed36:	4638      	mov	r0, r7
 800ed38:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ed3c:	89ab      	ldrh	r3, [r5, #12]
 800ed3e:	2b01      	cmp	r3, #1
 800ed40:	d907      	bls.n	800ed52 <_fwalk_reent+0x3a>
 800ed42:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ed46:	3301      	adds	r3, #1
 800ed48:	d003      	beq.n	800ed52 <_fwalk_reent+0x3a>
 800ed4a:	4629      	mov	r1, r5
 800ed4c:	4630      	mov	r0, r6
 800ed4e:	47c0      	blx	r8
 800ed50:	4307      	orrs	r7, r0
 800ed52:	3568      	adds	r5, #104	; 0x68
 800ed54:	e7e9      	b.n	800ed2a <_fwalk_reent+0x12>

0800ed56 <rshift>:
 800ed56:	6903      	ldr	r3, [r0, #16]
 800ed58:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800ed5c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ed60:	ea4f 1261 	mov.w	r2, r1, asr #5
 800ed64:	f100 0414 	add.w	r4, r0, #20
 800ed68:	dd45      	ble.n	800edf6 <rshift+0xa0>
 800ed6a:	f011 011f 	ands.w	r1, r1, #31
 800ed6e:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800ed72:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800ed76:	d10c      	bne.n	800ed92 <rshift+0x3c>
 800ed78:	f100 0710 	add.w	r7, r0, #16
 800ed7c:	4629      	mov	r1, r5
 800ed7e:	42b1      	cmp	r1, r6
 800ed80:	d334      	bcc.n	800edec <rshift+0x96>
 800ed82:	1a9b      	subs	r3, r3, r2
 800ed84:	009b      	lsls	r3, r3, #2
 800ed86:	1eea      	subs	r2, r5, #3
 800ed88:	4296      	cmp	r6, r2
 800ed8a:	bf38      	it	cc
 800ed8c:	2300      	movcc	r3, #0
 800ed8e:	4423      	add	r3, r4
 800ed90:	e015      	b.n	800edbe <rshift+0x68>
 800ed92:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800ed96:	f1c1 0820 	rsb	r8, r1, #32
 800ed9a:	40cf      	lsrs	r7, r1
 800ed9c:	f105 0e04 	add.w	lr, r5, #4
 800eda0:	46a1      	mov	r9, r4
 800eda2:	4576      	cmp	r6, lr
 800eda4:	46f4      	mov	ip, lr
 800eda6:	d815      	bhi.n	800edd4 <rshift+0x7e>
 800eda8:	1a9b      	subs	r3, r3, r2
 800edaa:	009a      	lsls	r2, r3, #2
 800edac:	3a04      	subs	r2, #4
 800edae:	3501      	adds	r5, #1
 800edb0:	42ae      	cmp	r6, r5
 800edb2:	bf38      	it	cc
 800edb4:	2200      	movcc	r2, #0
 800edb6:	18a3      	adds	r3, r4, r2
 800edb8:	50a7      	str	r7, [r4, r2]
 800edba:	b107      	cbz	r7, 800edbe <rshift+0x68>
 800edbc:	3304      	adds	r3, #4
 800edbe:	1b1a      	subs	r2, r3, r4
 800edc0:	42a3      	cmp	r3, r4
 800edc2:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800edc6:	bf08      	it	eq
 800edc8:	2300      	moveq	r3, #0
 800edca:	6102      	str	r2, [r0, #16]
 800edcc:	bf08      	it	eq
 800edce:	6143      	streq	r3, [r0, #20]
 800edd0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800edd4:	f8dc c000 	ldr.w	ip, [ip]
 800edd8:	fa0c fc08 	lsl.w	ip, ip, r8
 800eddc:	ea4c 0707 	orr.w	r7, ip, r7
 800ede0:	f849 7b04 	str.w	r7, [r9], #4
 800ede4:	f85e 7b04 	ldr.w	r7, [lr], #4
 800ede8:	40cf      	lsrs	r7, r1
 800edea:	e7da      	b.n	800eda2 <rshift+0x4c>
 800edec:	f851 cb04 	ldr.w	ip, [r1], #4
 800edf0:	f847 cf04 	str.w	ip, [r7, #4]!
 800edf4:	e7c3      	b.n	800ed7e <rshift+0x28>
 800edf6:	4623      	mov	r3, r4
 800edf8:	e7e1      	b.n	800edbe <rshift+0x68>

0800edfa <__hexdig_fun>:
 800edfa:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800edfe:	2b09      	cmp	r3, #9
 800ee00:	d802      	bhi.n	800ee08 <__hexdig_fun+0xe>
 800ee02:	3820      	subs	r0, #32
 800ee04:	b2c0      	uxtb	r0, r0
 800ee06:	4770      	bx	lr
 800ee08:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800ee0c:	2b05      	cmp	r3, #5
 800ee0e:	d801      	bhi.n	800ee14 <__hexdig_fun+0x1a>
 800ee10:	3847      	subs	r0, #71	; 0x47
 800ee12:	e7f7      	b.n	800ee04 <__hexdig_fun+0xa>
 800ee14:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800ee18:	2b05      	cmp	r3, #5
 800ee1a:	d801      	bhi.n	800ee20 <__hexdig_fun+0x26>
 800ee1c:	3827      	subs	r0, #39	; 0x27
 800ee1e:	e7f1      	b.n	800ee04 <__hexdig_fun+0xa>
 800ee20:	2000      	movs	r0, #0
 800ee22:	4770      	bx	lr

0800ee24 <__gethex>:
 800ee24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ee28:	ed2d 8b02 	vpush	{d8}
 800ee2c:	b089      	sub	sp, #36	; 0x24
 800ee2e:	ee08 0a10 	vmov	s16, r0
 800ee32:	9304      	str	r3, [sp, #16]
 800ee34:	4bbc      	ldr	r3, [pc, #752]	; (800f128 <__gethex+0x304>)
 800ee36:	681b      	ldr	r3, [r3, #0]
 800ee38:	9301      	str	r3, [sp, #4]
 800ee3a:	4618      	mov	r0, r3
 800ee3c:	468b      	mov	fp, r1
 800ee3e:	4690      	mov	r8, r2
 800ee40:	f7f1 f9e6 	bl	8000210 <strlen>
 800ee44:	9b01      	ldr	r3, [sp, #4]
 800ee46:	f8db 2000 	ldr.w	r2, [fp]
 800ee4a:	4403      	add	r3, r0
 800ee4c:	4682      	mov	sl, r0
 800ee4e:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800ee52:	9305      	str	r3, [sp, #20]
 800ee54:	1c93      	adds	r3, r2, #2
 800ee56:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800ee5a:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800ee5e:	32fe      	adds	r2, #254	; 0xfe
 800ee60:	18d1      	adds	r1, r2, r3
 800ee62:	461f      	mov	r7, r3
 800ee64:	f813 0b01 	ldrb.w	r0, [r3], #1
 800ee68:	9100      	str	r1, [sp, #0]
 800ee6a:	2830      	cmp	r0, #48	; 0x30
 800ee6c:	d0f8      	beq.n	800ee60 <__gethex+0x3c>
 800ee6e:	f7ff ffc4 	bl	800edfa <__hexdig_fun>
 800ee72:	4604      	mov	r4, r0
 800ee74:	2800      	cmp	r0, #0
 800ee76:	d13a      	bne.n	800eeee <__gethex+0xca>
 800ee78:	9901      	ldr	r1, [sp, #4]
 800ee7a:	4652      	mov	r2, sl
 800ee7c:	4638      	mov	r0, r7
 800ee7e:	f001 fa8a 	bl	8010396 <strncmp>
 800ee82:	4605      	mov	r5, r0
 800ee84:	2800      	cmp	r0, #0
 800ee86:	d168      	bne.n	800ef5a <__gethex+0x136>
 800ee88:	f817 000a 	ldrb.w	r0, [r7, sl]
 800ee8c:	eb07 060a 	add.w	r6, r7, sl
 800ee90:	f7ff ffb3 	bl	800edfa <__hexdig_fun>
 800ee94:	2800      	cmp	r0, #0
 800ee96:	d062      	beq.n	800ef5e <__gethex+0x13a>
 800ee98:	4633      	mov	r3, r6
 800ee9a:	7818      	ldrb	r0, [r3, #0]
 800ee9c:	2830      	cmp	r0, #48	; 0x30
 800ee9e:	461f      	mov	r7, r3
 800eea0:	f103 0301 	add.w	r3, r3, #1
 800eea4:	d0f9      	beq.n	800ee9a <__gethex+0x76>
 800eea6:	f7ff ffa8 	bl	800edfa <__hexdig_fun>
 800eeaa:	2301      	movs	r3, #1
 800eeac:	fab0 f480 	clz	r4, r0
 800eeb0:	0964      	lsrs	r4, r4, #5
 800eeb2:	4635      	mov	r5, r6
 800eeb4:	9300      	str	r3, [sp, #0]
 800eeb6:	463a      	mov	r2, r7
 800eeb8:	4616      	mov	r6, r2
 800eeba:	3201      	adds	r2, #1
 800eebc:	7830      	ldrb	r0, [r6, #0]
 800eebe:	f7ff ff9c 	bl	800edfa <__hexdig_fun>
 800eec2:	2800      	cmp	r0, #0
 800eec4:	d1f8      	bne.n	800eeb8 <__gethex+0x94>
 800eec6:	9901      	ldr	r1, [sp, #4]
 800eec8:	4652      	mov	r2, sl
 800eeca:	4630      	mov	r0, r6
 800eecc:	f001 fa63 	bl	8010396 <strncmp>
 800eed0:	b980      	cbnz	r0, 800eef4 <__gethex+0xd0>
 800eed2:	b94d      	cbnz	r5, 800eee8 <__gethex+0xc4>
 800eed4:	eb06 050a 	add.w	r5, r6, sl
 800eed8:	462a      	mov	r2, r5
 800eeda:	4616      	mov	r6, r2
 800eedc:	3201      	adds	r2, #1
 800eede:	7830      	ldrb	r0, [r6, #0]
 800eee0:	f7ff ff8b 	bl	800edfa <__hexdig_fun>
 800eee4:	2800      	cmp	r0, #0
 800eee6:	d1f8      	bne.n	800eeda <__gethex+0xb6>
 800eee8:	1bad      	subs	r5, r5, r6
 800eeea:	00ad      	lsls	r5, r5, #2
 800eeec:	e004      	b.n	800eef8 <__gethex+0xd4>
 800eeee:	2400      	movs	r4, #0
 800eef0:	4625      	mov	r5, r4
 800eef2:	e7e0      	b.n	800eeb6 <__gethex+0x92>
 800eef4:	2d00      	cmp	r5, #0
 800eef6:	d1f7      	bne.n	800eee8 <__gethex+0xc4>
 800eef8:	7833      	ldrb	r3, [r6, #0]
 800eefa:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800eefe:	2b50      	cmp	r3, #80	; 0x50
 800ef00:	d13b      	bne.n	800ef7a <__gethex+0x156>
 800ef02:	7873      	ldrb	r3, [r6, #1]
 800ef04:	2b2b      	cmp	r3, #43	; 0x2b
 800ef06:	d02c      	beq.n	800ef62 <__gethex+0x13e>
 800ef08:	2b2d      	cmp	r3, #45	; 0x2d
 800ef0a:	d02e      	beq.n	800ef6a <__gethex+0x146>
 800ef0c:	1c71      	adds	r1, r6, #1
 800ef0e:	f04f 0900 	mov.w	r9, #0
 800ef12:	7808      	ldrb	r0, [r1, #0]
 800ef14:	f7ff ff71 	bl	800edfa <__hexdig_fun>
 800ef18:	1e43      	subs	r3, r0, #1
 800ef1a:	b2db      	uxtb	r3, r3
 800ef1c:	2b18      	cmp	r3, #24
 800ef1e:	d82c      	bhi.n	800ef7a <__gethex+0x156>
 800ef20:	f1a0 0210 	sub.w	r2, r0, #16
 800ef24:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800ef28:	f7ff ff67 	bl	800edfa <__hexdig_fun>
 800ef2c:	1e43      	subs	r3, r0, #1
 800ef2e:	b2db      	uxtb	r3, r3
 800ef30:	2b18      	cmp	r3, #24
 800ef32:	d91d      	bls.n	800ef70 <__gethex+0x14c>
 800ef34:	f1b9 0f00 	cmp.w	r9, #0
 800ef38:	d000      	beq.n	800ef3c <__gethex+0x118>
 800ef3a:	4252      	negs	r2, r2
 800ef3c:	4415      	add	r5, r2
 800ef3e:	f8cb 1000 	str.w	r1, [fp]
 800ef42:	b1e4      	cbz	r4, 800ef7e <__gethex+0x15a>
 800ef44:	9b00      	ldr	r3, [sp, #0]
 800ef46:	2b00      	cmp	r3, #0
 800ef48:	bf14      	ite	ne
 800ef4a:	2700      	movne	r7, #0
 800ef4c:	2706      	moveq	r7, #6
 800ef4e:	4638      	mov	r0, r7
 800ef50:	b009      	add	sp, #36	; 0x24
 800ef52:	ecbd 8b02 	vpop	{d8}
 800ef56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ef5a:	463e      	mov	r6, r7
 800ef5c:	4625      	mov	r5, r4
 800ef5e:	2401      	movs	r4, #1
 800ef60:	e7ca      	b.n	800eef8 <__gethex+0xd4>
 800ef62:	f04f 0900 	mov.w	r9, #0
 800ef66:	1cb1      	adds	r1, r6, #2
 800ef68:	e7d3      	b.n	800ef12 <__gethex+0xee>
 800ef6a:	f04f 0901 	mov.w	r9, #1
 800ef6e:	e7fa      	b.n	800ef66 <__gethex+0x142>
 800ef70:	230a      	movs	r3, #10
 800ef72:	fb03 0202 	mla	r2, r3, r2, r0
 800ef76:	3a10      	subs	r2, #16
 800ef78:	e7d4      	b.n	800ef24 <__gethex+0x100>
 800ef7a:	4631      	mov	r1, r6
 800ef7c:	e7df      	b.n	800ef3e <__gethex+0x11a>
 800ef7e:	1bf3      	subs	r3, r6, r7
 800ef80:	3b01      	subs	r3, #1
 800ef82:	4621      	mov	r1, r4
 800ef84:	2b07      	cmp	r3, #7
 800ef86:	dc0b      	bgt.n	800efa0 <__gethex+0x17c>
 800ef88:	ee18 0a10 	vmov	r0, s16
 800ef8c:	f000 fad8 	bl	800f540 <_Balloc>
 800ef90:	4604      	mov	r4, r0
 800ef92:	b940      	cbnz	r0, 800efa6 <__gethex+0x182>
 800ef94:	4b65      	ldr	r3, [pc, #404]	; (800f12c <__gethex+0x308>)
 800ef96:	4602      	mov	r2, r0
 800ef98:	21de      	movs	r1, #222	; 0xde
 800ef9a:	4865      	ldr	r0, [pc, #404]	; (800f130 <__gethex+0x30c>)
 800ef9c:	f001 fa2c 	bl	80103f8 <__assert_func>
 800efa0:	3101      	adds	r1, #1
 800efa2:	105b      	asrs	r3, r3, #1
 800efa4:	e7ee      	b.n	800ef84 <__gethex+0x160>
 800efa6:	f100 0914 	add.w	r9, r0, #20
 800efaa:	f04f 0b00 	mov.w	fp, #0
 800efae:	f1ca 0301 	rsb	r3, sl, #1
 800efb2:	f8cd 9008 	str.w	r9, [sp, #8]
 800efb6:	f8cd b000 	str.w	fp, [sp]
 800efba:	9306      	str	r3, [sp, #24]
 800efbc:	42b7      	cmp	r7, r6
 800efbe:	d340      	bcc.n	800f042 <__gethex+0x21e>
 800efc0:	9802      	ldr	r0, [sp, #8]
 800efc2:	9b00      	ldr	r3, [sp, #0]
 800efc4:	f840 3b04 	str.w	r3, [r0], #4
 800efc8:	eba0 0009 	sub.w	r0, r0, r9
 800efcc:	1080      	asrs	r0, r0, #2
 800efce:	0146      	lsls	r6, r0, #5
 800efd0:	6120      	str	r0, [r4, #16]
 800efd2:	4618      	mov	r0, r3
 800efd4:	f000 fbaa 	bl	800f72c <__hi0bits>
 800efd8:	1a30      	subs	r0, r6, r0
 800efda:	f8d8 6000 	ldr.w	r6, [r8]
 800efde:	42b0      	cmp	r0, r6
 800efe0:	dd63      	ble.n	800f0aa <__gethex+0x286>
 800efe2:	1b87      	subs	r7, r0, r6
 800efe4:	4639      	mov	r1, r7
 800efe6:	4620      	mov	r0, r4
 800efe8:	f000 ff44 	bl	800fe74 <__any_on>
 800efec:	4682      	mov	sl, r0
 800efee:	b1a8      	cbz	r0, 800f01c <__gethex+0x1f8>
 800eff0:	1e7b      	subs	r3, r7, #1
 800eff2:	1159      	asrs	r1, r3, #5
 800eff4:	f003 021f 	and.w	r2, r3, #31
 800eff8:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800effc:	f04f 0a01 	mov.w	sl, #1
 800f000:	fa0a f202 	lsl.w	r2, sl, r2
 800f004:	420a      	tst	r2, r1
 800f006:	d009      	beq.n	800f01c <__gethex+0x1f8>
 800f008:	4553      	cmp	r3, sl
 800f00a:	dd05      	ble.n	800f018 <__gethex+0x1f4>
 800f00c:	1eb9      	subs	r1, r7, #2
 800f00e:	4620      	mov	r0, r4
 800f010:	f000 ff30 	bl	800fe74 <__any_on>
 800f014:	2800      	cmp	r0, #0
 800f016:	d145      	bne.n	800f0a4 <__gethex+0x280>
 800f018:	f04f 0a02 	mov.w	sl, #2
 800f01c:	4639      	mov	r1, r7
 800f01e:	4620      	mov	r0, r4
 800f020:	f7ff fe99 	bl	800ed56 <rshift>
 800f024:	443d      	add	r5, r7
 800f026:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800f02a:	42ab      	cmp	r3, r5
 800f02c:	da4c      	bge.n	800f0c8 <__gethex+0x2a4>
 800f02e:	ee18 0a10 	vmov	r0, s16
 800f032:	4621      	mov	r1, r4
 800f034:	f000 fac4 	bl	800f5c0 <_Bfree>
 800f038:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800f03a:	2300      	movs	r3, #0
 800f03c:	6013      	str	r3, [r2, #0]
 800f03e:	27a3      	movs	r7, #163	; 0xa3
 800f040:	e785      	b.n	800ef4e <__gethex+0x12a>
 800f042:	1e73      	subs	r3, r6, #1
 800f044:	9a05      	ldr	r2, [sp, #20]
 800f046:	9303      	str	r3, [sp, #12]
 800f048:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800f04c:	4293      	cmp	r3, r2
 800f04e:	d019      	beq.n	800f084 <__gethex+0x260>
 800f050:	f1bb 0f20 	cmp.w	fp, #32
 800f054:	d107      	bne.n	800f066 <__gethex+0x242>
 800f056:	9b02      	ldr	r3, [sp, #8]
 800f058:	9a00      	ldr	r2, [sp, #0]
 800f05a:	f843 2b04 	str.w	r2, [r3], #4
 800f05e:	9302      	str	r3, [sp, #8]
 800f060:	2300      	movs	r3, #0
 800f062:	9300      	str	r3, [sp, #0]
 800f064:	469b      	mov	fp, r3
 800f066:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800f06a:	f7ff fec6 	bl	800edfa <__hexdig_fun>
 800f06e:	9b00      	ldr	r3, [sp, #0]
 800f070:	f000 000f 	and.w	r0, r0, #15
 800f074:	fa00 f00b 	lsl.w	r0, r0, fp
 800f078:	4303      	orrs	r3, r0
 800f07a:	9300      	str	r3, [sp, #0]
 800f07c:	f10b 0b04 	add.w	fp, fp, #4
 800f080:	9b03      	ldr	r3, [sp, #12]
 800f082:	e00d      	b.n	800f0a0 <__gethex+0x27c>
 800f084:	9b03      	ldr	r3, [sp, #12]
 800f086:	9a06      	ldr	r2, [sp, #24]
 800f088:	4413      	add	r3, r2
 800f08a:	42bb      	cmp	r3, r7
 800f08c:	d3e0      	bcc.n	800f050 <__gethex+0x22c>
 800f08e:	4618      	mov	r0, r3
 800f090:	9901      	ldr	r1, [sp, #4]
 800f092:	9307      	str	r3, [sp, #28]
 800f094:	4652      	mov	r2, sl
 800f096:	f001 f97e 	bl	8010396 <strncmp>
 800f09a:	9b07      	ldr	r3, [sp, #28]
 800f09c:	2800      	cmp	r0, #0
 800f09e:	d1d7      	bne.n	800f050 <__gethex+0x22c>
 800f0a0:	461e      	mov	r6, r3
 800f0a2:	e78b      	b.n	800efbc <__gethex+0x198>
 800f0a4:	f04f 0a03 	mov.w	sl, #3
 800f0a8:	e7b8      	b.n	800f01c <__gethex+0x1f8>
 800f0aa:	da0a      	bge.n	800f0c2 <__gethex+0x29e>
 800f0ac:	1a37      	subs	r7, r6, r0
 800f0ae:	4621      	mov	r1, r4
 800f0b0:	ee18 0a10 	vmov	r0, s16
 800f0b4:	463a      	mov	r2, r7
 800f0b6:	f000 fc9f 	bl	800f9f8 <__lshift>
 800f0ba:	1bed      	subs	r5, r5, r7
 800f0bc:	4604      	mov	r4, r0
 800f0be:	f100 0914 	add.w	r9, r0, #20
 800f0c2:	f04f 0a00 	mov.w	sl, #0
 800f0c6:	e7ae      	b.n	800f026 <__gethex+0x202>
 800f0c8:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800f0cc:	42a8      	cmp	r0, r5
 800f0ce:	dd72      	ble.n	800f1b6 <__gethex+0x392>
 800f0d0:	1b45      	subs	r5, r0, r5
 800f0d2:	42ae      	cmp	r6, r5
 800f0d4:	dc36      	bgt.n	800f144 <__gethex+0x320>
 800f0d6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800f0da:	2b02      	cmp	r3, #2
 800f0dc:	d02a      	beq.n	800f134 <__gethex+0x310>
 800f0de:	2b03      	cmp	r3, #3
 800f0e0:	d02c      	beq.n	800f13c <__gethex+0x318>
 800f0e2:	2b01      	cmp	r3, #1
 800f0e4:	d115      	bne.n	800f112 <__gethex+0x2ee>
 800f0e6:	42ae      	cmp	r6, r5
 800f0e8:	d113      	bne.n	800f112 <__gethex+0x2ee>
 800f0ea:	2e01      	cmp	r6, #1
 800f0ec:	d10b      	bne.n	800f106 <__gethex+0x2e2>
 800f0ee:	9a04      	ldr	r2, [sp, #16]
 800f0f0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800f0f4:	6013      	str	r3, [r2, #0]
 800f0f6:	2301      	movs	r3, #1
 800f0f8:	6123      	str	r3, [r4, #16]
 800f0fa:	f8c9 3000 	str.w	r3, [r9]
 800f0fe:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800f100:	2762      	movs	r7, #98	; 0x62
 800f102:	601c      	str	r4, [r3, #0]
 800f104:	e723      	b.n	800ef4e <__gethex+0x12a>
 800f106:	1e71      	subs	r1, r6, #1
 800f108:	4620      	mov	r0, r4
 800f10a:	f000 feb3 	bl	800fe74 <__any_on>
 800f10e:	2800      	cmp	r0, #0
 800f110:	d1ed      	bne.n	800f0ee <__gethex+0x2ca>
 800f112:	ee18 0a10 	vmov	r0, s16
 800f116:	4621      	mov	r1, r4
 800f118:	f000 fa52 	bl	800f5c0 <_Bfree>
 800f11c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800f11e:	2300      	movs	r3, #0
 800f120:	6013      	str	r3, [r2, #0]
 800f122:	2750      	movs	r7, #80	; 0x50
 800f124:	e713      	b.n	800ef4e <__gethex+0x12a>
 800f126:	bf00      	nop
 800f128:	08011c5c 	.word	0x08011c5c
 800f12c:	08011b7c 	.word	0x08011b7c
 800f130:	08011bf0 	.word	0x08011bf0
 800f134:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800f136:	2b00      	cmp	r3, #0
 800f138:	d1eb      	bne.n	800f112 <__gethex+0x2ee>
 800f13a:	e7d8      	b.n	800f0ee <__gethex+0x2ca>
 800f13c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800f13e:	2b00      	cmp	r3, #0
 800f140:	d1d5      	bne.n	800f0ee <__gethex+0x2ca>
 800f142:	e7e6      	b.n	800f112 <__gethex+0x2ee>
 800f144:	1e6f      	subs	r7, r5, #1
 800f146:	f1ba 0f00 	cmp.w	sl, #0
 800f14a:	d131      	bne.n	800f1b0 <__gethex+0x38c>
 800f14c:	b127      	cbz	r7, 800f158 <__gethex+0x334>
 800f14e:	4639      	mov	r1, r7
 800f150:	4620      	mov	r0, r4
 800f152:	f000 fe8f 	bl	800fe74 <__any_on>
 800f156:	4682      	mov	sl, r0
 800f158:	117b      	asrs	r3, r7, #5
 800f15a:	2101      	movs	r1, #1
 800f15c:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800f160:	f007 071f 	and.w	r7, r7, #31
 800f164:	fa01 f707 	lsl.w	r7, r1, r7
 800f168:	421f      	tst	r7, r3
 800f16a:	4629      	mov	r1, r5
 800f16c:	4620      	mov	r0, r4
 800f16e:	bf18      	it	ne
 800f170:	f04a 0a02 	orrne.w	sl, sl, #2
 800f174:	1b76      	subs	r6, r6, r5
 800f176:	f7ff fdee 	bl	800ed56 <rshift>
 800f17a:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800f17e:	2702      	movs	r7, #2
 800f180:	f1ba 0f00 	cmp.w	sl, #0
 800f184:	d048      	beq.n	800f218 <__gethex+0x3f4>
 800f186:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800f18a:	2b02      	cmp	r3, #2
 800f18c:	d015      	beq.n	800f1ba <__gethex+0x396>
 800f18e:	2b03      	cmp	r3, #3
 800f190:	d017      	beq.n	800f1c2 <__gethex+0x39e>
 800f192:	2b01      	cmp	r3, #1
 800f194:	d109      	bne.n	800f1aa <__gethex+0x386>
 800f196:	f01a 0f02 	tst.w	sl, #2
 800f19a:	d006      	beq.n	800f1aa <__gethex+0x386>
 800f19c:	f8d9 0000 	ldr.w	r0, [r9]
 800f1a0:	ea4a 0a00 	orr.w	sl, sl, r0
 800f1a4:	f01a 0f01 	tst.w	sl, #1
 800f1a8:	d10e      	bne.n	800f1c8 <__gethex+0x3a4>
 800f1aa:	f047 0710 	orr.w	r7, r7, #16
 800f1ae:	e033      	b.n	800f218 <__gethex+0x3f4>
 800f1b0:	f04f 0a01 	mov.w	sl, #1
 800f1b4:	e7d0      	b.n	800f158 <__gethex+0x334>
 800f1b6:	2701      	movs	r7, #1
 800f1b8:	e7e2      	b.n	800f180 <__gethex+0x35c>
 800f1ba:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800f1bc:	f1c3 0301 	rsb	r3, r3, #1
 800f1c0:	9315      	str	r3, [sp, #84]	; 0x54
 800f1c2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800f1c4:	2b00      	cmp	r3, #0
 800f1c6:	d0f0      	beq.n	800f1aa <__gethex+0x386>
 800f1c8:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800f1cc:	f104 0314 	add.w	r3, r4, #20
 800f1d0:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800f1d4:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800f1d8:	f04f 0c00 	mov.w	ip, #0
 800f1dc:	4618      	mov	r0, r3
 800f1de:	f853 2b04 	ldr.w	r2, [r3], #4
 800f1e2:	f1b2 3fff 	cmp.w	r2, #4294967295
 800f1e6:	d01c      	beq.n	800f222 <__gethex+0x3fe>
 800f1e8:	3201      	adds	r2, #1
 800f1ea:	6002      	str	r2, [r0, #0]
 800f1ec:	2f02      	cmp	r7, #2
 800f1ee:	f104 0314 	add.w	r3, r4, #20
 800f1f2:	d13f      	bne.n	800f274 <__gethex+0x450>
 800f1f4:	f8d8 2000 	ldr.w	r2, [r8]
 800f1f8:	3a01      	subs	r2, #1
 800f1fa:	42b2      	cmp	r2, r6
 800f1fc:	d10a      	bne.n	800f214 <__gethex+0x3f0>
 800f1fe:	1171      	asrs	r1, r6, #5
 800f200:	2201      	movs	r2, #1
 800f202:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800f206:	f006 061f 	and.w	r6, r6, #31
 800f20a:	fa02 f606 	lsl.w	r6, r2, r6
 800f20e:	421e      	tst	r6, r3
 800f210:	bf18      	it	ne
 800f212:	4617      	movne	r7, r2
 800f214:	f047 0720 	orr.w	r7, r7, #32
 800f218:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800f21a:	601c      	str	r4, [r3, #0]
 800f21c:	9b04      	ldr	r3, [sp, #16]
 800f21e:	601d      	str	r5, [r3, #0]
 800f220:	e695      	b.n	800ef4e <__gethex+0x12a>
 800f222:	4299      	cmp	r1, r3
 800f224:	f843 cc04 	str.w	ip, [r3, #-4]
 800f228:	d8d8      	bhi.n	800f1dc <__gethex+0x3b8>
 800f22a:	68a3      	ldr	r3, [r4, #8]
 800f22c:	459b      	cmp	fp, r3
 800f22e:	db19      	blt.n	800f264 <__gethex+0x440>
 800f230:	6861      	ldr	r1, [r4, #4]
 800f232:	ee18 0a10 	vmov	r0, s16
 800f236:	3101      	adds	r1, #1
 800f238:	f000 f982 	bl	800f540 <_Balloc>
 800f23c:	4681      	mov	r9, r0
 800f23e:	b918      	cbnz	r0, 800f248 <__gethex+0x424>
 800f240:	4b1a      	ldr	r3, [pc, #104]	; (800f2ac <__gethex+0x488>)
 800f242:	4602      	mov	r2, r0
 800f244:	2184      	movs	r1, #132	; 0x84
 800f246:	e6a8      	b.n	800ef9a <__gethex+0x176>
 800f248:	6922      	ldr	r2, [r4, #16]
 800f24a:	3202      	adds	r2, #2
 800f24c:	f104 010c 	add.w	r1, r4, #12
 800f250:	0092      	lsls	r2, r2, #2
 800f252:	300c      	adds	r0, #12
 800f254:	f7fd f8c0 	bl	800c3d8 <memcpy>
 800f258:	4621      	mov	r1, r4
 800f25a:	ee18 0a10 	vmov	r0, s16
 800f25e:	f000 f9af 	bl	800f5c0 <_Bfree>
 800f262:	464c      	mov	r4, r9
 800f264:	6923      	ldr	r3, [r4, #16]
 800f266:	1c5a      	adds	r2, r3, #1
 800f268:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800f26c:	6122      	str	r2, [r4, #16]
 800f26e:	2201      	movs	r2, #1
 800f270:	615a      	str	r2, [r3, #20]
 800f272:	e7bb      	b.n	800f1ec <__gethex+0x3c8>
 800f274:	6922      	ldr	r2, [r4, #16]
 800f276:	455a      	cmp	r2, fp
 800f278:	dd0b      	ble.n	800f292 <__gethex+0x46e>
 800f27a:	2101      	movs	r1, #1
 800f27c:	4620      	mov	r0, r4
 800f27e:	f7ff fd6a 	bl	800ed56 <rshift>
 800f282:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800f286:	3501      	adds	r5, #1
 800f288:	42ab      	cmp	r3, r5
 800f28a:	f6ff aed0 	blt.w	800f02e <__gethex+0x20a>
 800f28e:	2701      	movs	r7, #1
 800f290:	e7c0      	b.n	800f214 <__gethex+0x3f0>
 800f292:	f016 061f 	ands.w	r6, r6, #31
 800f296:	d0fa      	beq.n	800f28e <__gethex+0x46a>
 800f298:	449a      	add	sl, r3
 800f29a:	f1c6 0620 	rsb	r6, r6, #32
 800f29e:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 800f2a2:	f000 fa43 	bl	800f72c <__hi0bits>
 800f2a6:	42b0      	cmp	r0, r6
 800f2a8:	dbe7      	blt.n	800f27a <__gethex+0x456>
 800f2aa:	e7f0      	b.n	800f28e <__gethex+0x46a>
 800f2ac:	08011b7c 	.word	0x08011b7c

0800f2b0 <L_shift>:
 800f2b0:	f1c2 0208 	rsb	r2, r2, #8
 800f2b4:	0092      	lsls	r2, r2, #2
 800f2b6:	b570      	push	{r4, r5, r6, lr}
 800f2b8:	f1c2 0620 	rsb	r6, r2, #32
 800f2bc:	6843      	ldr	r3, [r0, #4]
 800f2be:	6804      	ldr	r4, [r0, #0]
 800f2c0:	fa03 f506 	lsl.w	r5, r3, r6
 800f2c4:	432c      	orrs	r4, r5
 800f2c6:	40d3      	lsrs	r3, r2
 800f2c8:	6004      	str	r4, [r0, #0]
 800f2ca:	f840 3f04 	str.w	r3, [r0, #4]!
 800f2ce:	4288      	cmp	r0, r1
 800f2d0:	d3f4      	bcc.n	800f2bc <L_shift+0xc>
 800f2d2:	bd70      	pop	{r4, r5, r6, pc}

0800f2d4 <__match>:
 800f2d4:	b530      	push	{r4, r5, lr}
 800f2d6:	6803      	ldr	r3, [r0, #0]
 800f2d8:	3301      	adds	r3, #1
 800f2da:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f2de:	b914      	cbnz	r4, 800f2e6 <__match+0x12>
 800f2e0:	6003      	str	r3, [r0, #0]
 800f2e2:	2001      	movs	r0, #1
 800f2e4:	bd30      	pop	{r4, r5, pc}
 800f2e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f2ea:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800f2ee:	2d19      	cmp	r5, #25
 800f2f0:	bf98      	it	ls
 800f2f2:	3220      	addls	r2, #32
 800f2f4:	42a2      	cmp	r2, r4
 800f2f6:	d0f0      	beq.n	800f2da <__match+0x6>
 800f2f8:	2000      	movs	r0, #0
 800f2fa:	e7f3      	b.n	800f2e4 <__match+0x10>

0800f2fc <__hexnan>:
 800f2fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f300:	680b      	ldr	r3, [r1, #0]
 800f302:	6801      	ldr	r1, [r0, #0]
 800f304:	115e      	asrs	r6, r3, #5
 800f306:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800f30a:	f013 031f 	ands.w	r3, r3, #31
 800f30e:	b087      	sub	sp, #28
 800f310:	bf18      	it	ne
 800f312:	3604      	addne	r6, #4
 800f314:	2500      	movs	r5, #0
 800f316:	1f37      	subs	r7, r6, #4
 800f318:	4682      	mov	sl, r0
 800f31a:	4690      	mov	r8, r2
 800f31c:	9301      	str	r3, [sp, #4]
 800f31e:	f846 5c04 	str.w	r5, [r6, #-4]
 800f322:	46b9      	mov	r9, r7
 800f324:	463c      	mov	r4, r7
 800f326:	9502      	str	r5, [sp, #8]
 800f328:	46ab      	mov	fp, r5
 800f32a:	784a      	ldrb	r2, [r1, #1]
 800f32c:	1c4b      	adds	r3, r1, #1
 800f32e:	9303      	str	r3, [sp, #12]
 800f330:	b342      	cbz	r2, 800f384 <__hexnan+0x88>
 800f332:	4610      	mov	r0, r2
 800f334:	9105      	str	r1, [sp, #20]
 800f336:	9204      	str	r2, [sp, #16]
 800f338:	f7ff fd5f 	bl	800edfa <__hexdig_fun>
 800f33c:	2800      	cmp	r0, #0
 800f33e:	d14f      	bne.n	800f3e0 <__hexnan+0xe4>
 800f340:	9a04      	ldr	r2, [sp, #16]
 800f342:	9905      	ldr	r1, [sp, #20]
 800f344:	2a20      	cmp	r2, #32
 800f346:	d818      	bhi.n	800f37a <__hexnan+0x7e>
 800f348:	9b02      	ldr	r3, [sp, #8]
 800f34a:	459b      	cmp	fp, r3
 800f34c:	dd13      	ble.n	800f376 <__hexnan+0x7a>
 800f34e:	454c      	cmp	r4, r9
 800f350:	d206      	bcs.n	800f360 <__hexnan+0x64>
 800f352:	2d07      	cmp	r5, #7
 800f354:	dc04      	bgt.n	800f360 <__hexnan+0x64>
 800f356:	462a      	mov	r2, r5
 800f358:	4649      	mov	r1, r9
 800f35a:	4620      	mov	r0, r4
 800f35c:	f7ff ffa8 	bl	800f2b0 <L_shift>
 800f360:	4544      	cmp	r4, r8
 800f362:	d950      	bls.n	800f406 <__hexnan+0x10a>
 800f364:	2300      	movs	r3, #0
 800f366:	f1a4 0904 	sub.w	r9, r4, #4
 800f36a:	f844 3c04 	str.w	r3, [r4, #-4]
 800f36e:	f8cd b008 	str.w	fp, [sp, #8]
 800f372:	464c      	mov	r4, r9
 800f374:	461d      	mov	r5, r3
 800f376:	9903      	ldr	r1, [sp, #12]
 800f378:	e7d7      	b.n	800f32a <__hexnan+0x2e>
 800f37a:	2a29      	cmp	r2, #41	; 0x29
 800f37c:	d156      	bne.n	800f42c <__hexnan+0x130>
 800f37e:	3102      	adds	r1, #2
 800f380:	f8ca 1000 	str.w	r1, [sl]
 800f384:	f1bb 0f00 	cmp.w	fp, #0
 800f388:	d050      	beq.n	800f42c <__hexnan+0x130>
 800f38a:	454c      	cmp	r4, r9
 800f38c:	d206      	bcs.n	800f39c <__hexnan+0xa0>
 800f38e:	2d07      	cmp	r5, #7
 800f390:	dc04      	bgt.n	800f39c <__hexnan+0xa0>
 800f392:	462a      	mov	r2, r5
 800f394:	4649      	mov	r1, r9
 800f396:	4620      	mov	r0, r4
 800f398:	f7ff ff8a 	bl	800f2b0 <L_shift>
 800f39c:	4544      	cmp	r4, r8
 800f39e:	d934      	bls.n	800f40a <__hexnan+0x10e>
 800f3a0:	f1a8 0204 	sub.w	r2, r8, #4
 800f3a4:	4623      	mov	r3, r4
 800f3a6:	f853 1b04 	ldr.w	r1, [r3], #4
 800f3aa:	f842 1f04 	str.w	r1, [r2, #4]!
 800f3ae:	429f      	cmp	r7, r3
 800f3b0:	d2f9      	bcs.n	800f3a6 <__hexnan+0xaa>
 800f3b2:	1b3b      	subs	r3, r7, r4
 800f3b4:	f023 0303 	bic.w	r3, r3, #3
 800f3b8:	3304      	adds	r3, #4
 800f3ba:	3401      	adds	r4, #1
 800f3bc:	3e03      	subs	r6, #3
 800f3be:	42b4      	cmp	r4, r6
 800f3c0:	bf88      	it	hi
 800f3c2:	2304      	movhi	r3, #4
 800f3c4:	4443      	add	r3, r8
 800f3c6:	2200      	movs	r2, #0
 800f3c8:	f843 2b04 	str.w	r2, [r3], #4
 800f3cc:	429f      	cmp	r7, r3
 800f3ce:	d2fb      	bcs.n	800f3c8 <__hexnan+0xcc>
 800f3d0:	683b      	ldr	r3, [r7, #0]
 800f3d2:	b91b      	cbnz	r3, 800f3dc <__hexnan+0xe0>
 800f3d4:	4547      	cmp	r7, r8
 800f3d6:	d127      	bne.n	800f428 <__hexnan+0x12c>
 800f3d8:	2301      	movs	r3, #1
 800f3da:	603b      	str	r3, [r7, #0]
 800f3dc:	2005      	movs	r0, #5
 800f3de:	e026      	b.n	800f42e <__hexnan+0x132>
 800f3e0:	3501      	adds	r5, #1
 800f3e2:	2d08      	cmp	r5, #8
 800f3e4:	f10b 0b01 	add.w	fp, fp, #1
 800f3e8:	dd06      	ble.n	800f3f8 <__hexnan+0xfc>
 800f3ea:	4544      	cmp	r4, r8
 800f3ec:	d9c3      	bls.n	800f376 <__hexnan+0x7a>
 800f3ee:	2300      	movs	r3, #0
 800f3f0:	f844 3c04 	str.w	r3, [r4, #-4]
 800f3f4:	2501      	movs	r5, #1
 800f3f6:	3c04      	subs	r4, #4
 800f3f8:	6822      	ldr	r2, [r4, #0]
 800f3fa:	f000 000f 	and.w	r0, r0, #15
 800f3fe:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800f402:	6022      	str	r2, [r4, #0]
 800f404:	e7b7      	b.n	800f376 <__hexnan+0x7a>
 800f406:	2508      	movs	r5, #8
 800f408:	e7b5      	b.n	800f376 <__hexnan+0x7a>
 800f40a:	9b01      	ldr	r3, [sp, #4]
 800f40c:	2b00      	cmp	r3, #0
 800f40e:	d0df      	beq.n	800f3d0 <__hexnan+0xd4>
 800f410:	f04f 32ff 	mov.w	r2, #4294967295
 800f414:	f1c3 0320 	rsb	r3, r3, #32
 800f418:	fa22 f303 	lsr.w	r3, r2, r3
 800f41c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800f420:	401a      	ands	r2, r3
 800f422:	f846 2c04 	str.w	r2, [r6, #-4]
 800f426:	e7d3      	b.n	800f3d0 <__hexnan+0xd4>
 800f428:	3f04      	subs	r7, #4
 800f42a:	e7d1      	b.n	800f3d0 <__hexnan+0xd4>
 800f42c:	2004      	movs	r0, #4
 800f42e:	b007      	add	sp, #28
 800f430:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800f434 <_localeconv_r>:
 800f434:	4800      	ldr	r0, [pc, #0]	; (800f438 <_localeconv_r+0x4>)
 800f436:	4770      	bx	lr
 800f438:	200001a4 	.word	0x200001a4

0800f43c <__retarget_lock_init_recursive>:
 800f43c:	4770      	bx	lr

0800f43e <__retarget_lock_acquire_recursive>:
 800f43e:	4770      	bx	lr

0800f440 <__retarget_lock_release_recursive>:
 800f440:	4770      	bx	lr

0800f442 <__swhatbuf_r>:
 800f442:	b570      	push	{r4, r5, r6, lr}
 800f444:	460e      	mov	r6, r1
 800f446:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f44a:	2900      	cmp	r1, #0
 800f44c:	b096      	sub	sp, #88	; 0x58
 800f44e:	4614      	mov	r4, r2
 800f450:	461d      	mov	r5, r3
 800f452:	da07      	bge.n	800f464 <__swhatbuf_r+0x22>
 800f454:	2300      	movs	r3, #0
 800f456:	602b      	str	r3, [r5, #0]
 800f458:	89b3      	ldrh	r3, [r6, #12]
 800f45a:	061a      	lsls	r2, r3, #24
 800f45c:	d410      	bmi.n	800f480 <__swhatbuf_r+0x3e>
 800f45e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800f462:	e00e      	b.n	800f482 <__swhatbuf_r+0x40>
 800f464:	466a      	mov	r2, sp
 800f466:	f001 f807 	bl	8010478 <_fstat_r>
 800f46a:	2800      	cmp	r0, #0
 800f46c:	dbf2      	blt.n	800f454 <__swhatbuf_r+0x12>
 800f46e:	9a01      	ldr	r2, [sp, #4]
 800f470:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800f474:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800f478:	425a      	negs	r2, r3
 800f47a:	415a      	adcs	r2, r3
 800f47c:	602a      	str	r2, [r5, #0]
 800f47e:	e7ee      	b.n	800f45e <__swhatbuf_r+0x1c>
 800f480:	2340      	movs	r3, #64	; 0x40
 800f482:	2000      	movs	r0, #0
 800f484:	6023      	str	r3, [r4, #0]
 800f486:	b016      	add	sp, #88	; 0x58
 800f488:	bd70      	pop	{r4, r5, r6, pc}
	...

0800f48c <__smakebuf_r>:
 800f48c:	898b      	ldrh	r3, [r1, #12]
 800f48e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800f490:	079d      	lsls	r5, r3, #30
 800f492:	4606      	mov	r6, r0
 800f494:	460c      	mov	r4, r1
 800f496:	d507      	bpl.n	800f4a8 <__smakebuf_r+0x1c>
 800f498:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800f49c:	6023      	str	r3, [r4, #0]
 800f49e:	6123      	str	r3, [r4, #16]
 800f4a0:	2301      	movs	r3, #1
 800f4a2:	6163      	str	r3, [r4, #20]
 800f4a4:	b002      	add	sp, #8
 800f4a6:	bd70      	pop	{r4, r5, r6, pc}
 800f4a8:	ab01      	add	r3, sp, #4
 800f4aa:	466a      	mov	r2, sp
 800f4ac:	f7ff ffc9 	bl	800f442 <__swhatbuf_r>
 800f4b0:	9900      	ldr	r1, [sp, #0]
 800f4b2:	4605      	mov	r5, r0
 800f4b4:	4630      	mov	r0, r6
 800f4b6:	f000 fd5d 	bl	800ff74 <_malloc_r>
 800f4ba:	b948      	cbnz	r0, 800f4d0 <__smakebuf_r+0x44>
 800f4bc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f4c0:	059a      	lsls	r2, r3, #22
 800f4c2:	d4ef      	bmi.n	800f4a4 <__smakebuf_r+0x18>
 800f4c4:	f023 0303 	bic.w	r3, r3, #3
 800f4c8:	f043 0302 	orr.w	r3, r3, #2
 800f4cc:	81a3      	strh	r3, [r4, #12]
 800f4ce:	e7e3      	b.n	800f498 <__smakebuf_r+0xc>
 800f4d0:	4b0d      	ldr	r3, [pc, #52]	; (800f508 <__smakebuf_r+0x7c>)
 800f4d2:	62b3      	str	r3, [r6, #40]	; 0x28
 800f4d4:	89a3      	ldrh	r3, [r4, #12]
 800f4d6:	6020      	str	r0, [r4, #0]
 800f4d8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f4dc:	81a3      	strh	r3, [r4, #12]
 800f4de:	9b00      	ldr	r3, [sp, #0]
 800f4e0:	6163      	str	r3, [r4, #20]
 800f4e2:	9b01      	ldr	r3, [sp, #4]
 800f4e4:	6120      	str	r0, [r4, #16]
 800f4e6:	b15b      	cbz	r3, 800f500 <__smakebuf_r+0x74>
 800f4e8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f4ec:	4630      	mov	r0, r6
 800f4ee:	f000 ffd5 	bl	801049c <_isatty_r>
 800f4f2:	b128      	cbz	r0, 800f500 <__smakebuf_r+0x74>
 800f4f4:	89a3      	ldrh	r3, [r4, #12]
 800f4f6:	f023 0303 	bic.w	r3, r3, #3
 800f4fa:	f043 0301 	orr.w	r3, r3, #1
 800f4fe:	81a3      	strh	r3, [r4, #12]
 800f500:	89a0      	ldrh	r0, [r4, #12]
 800f502:	4305      	orrs	r5, r0
 800f504:	81a5      	strh	r5, [r4, #12]
 800f506:	e7cd      	b.n	800f4a4 <__smakebuf_r+0x18>
 800f508:	0800ebb5 	.word	0x0800ebb5

0800f50c <malloc>:
 800f50c:	4b02      	ldr	r3, [pc, #8]	; (800f518 <malloc+0xc>)
 800f50e:	4601      	mov	r1, r0
 800f510:	6818      	ldr	r0, [r3, #0]
 800f512:	f000 bd2f 	b.w	800ff74 <_malloc_r>
 800f516:	bf00      	nop
 800f518:	2000004c 	.word	0x2000004c

0800f51c <__ascii_mbtowc>:
 800f51c:	b082      	sub	sp, #8
 800f51e:	b901      	cbnz	r1, 800f522 <__ascii_mbtowc+0x6>
 800f520:	a901      	add	r1, sp, #4
 800f522:	b142      	cbz	r2, 800f536 <__ascii_mbtowc+0x1a>
 800f524:	b14b      	cbz	r3, 800f53a <__ascii_mbtowc+0x1e>
 800f526:	7813      	ldrb	r3, [r2, #0]
 800f528:	600b      	str	r3, [r1, #0]
 800f52a:	7812      	ldrb	r2, [r2, #0]
 800f52c:	1e10      	subs	r0, r2, #0
 800f52e:	bf18      	it	ne
 800f530:	2001      	movne	r0, #1
 800f532:	b002      	add	sp, #8
 800f534:	4770      	bx	lr
 800f536:	4610      	mov	r0, r2
 800f538:	e7fb      	b.n	800f532 <__ascii_mbtowc+0x16>
 800f53a:	f06f 0001 	mvn.w	r0, #1
 800f53e:	e7f8      	b.n	800f532 <__ascii_mbtowc+0x16>

0800f540 <_Balloc>:
 800f540:	b570      	push	{r4, r5, r6, lr}
 800f542:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800f544:	4604      	mov	r4, r0
 800f546:	460d      	mov	r5, r1
 800f548:	b976      	cbnz	r6, 800f568 <_Balloc+0x28>
 800f54a:	2010      	movs	r0, #16
 800f54c:	f7ff ffde 	bl	800f50c <malloc>
 800f550:	4602      	mov	r2, r0
 800f552:	6260      	str	r0, [r4, #36]	; 0x24
 800f554:	b920      	cbnz	r0, 800f560 <_Balloc+0x20>
 800f556:	4b18      	ldr	r3, [pc, #96]	; (800f5b8 <_Balloc+0x78>)
 800f558:	4818      	ldr	r0, [pc, #96]	; (800f5bc <_Balloc+0x7c>)
 800f55a:	2166      	movs	r1, #102	; 0x66
 800f55c:	f000 ff4c 	bl	80103f8 <__assert_func>
 800f560:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800f564:	6006      	str	r6, [r0, #0]
 800f566:	60c6      	str	r6, [r0, #12]
 800f568:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800f56a:	68f3      	ldr	r3, [r6, #12]
 800f56c:	b183      	cbz	r3, 800f590 <_Balloc+0x50>
 800f56e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f570:	68db      	ldr	r3, [r3, #12]
 800f572:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800f576:	b9b8      	cbnz	r0, 800f5a8 <_Balloc+0x68>
 800f578:	2101      	movs	r1, #1
 800f57a:	fa01 f605 	lsl.w	r6, r1, r5
 800f57e:	1d72      	adds	r2, r6, #5
 800f580:	0092      	lsls	r2, r2, #2
 800f582:	4620      	mov	r0, r4
 800f584:	f000 fc97 	bl	800feb6 <_calloc_r>
 800f588:	b160      	cbz	r0, 800f5a4 <_Balloc+0x64>
 800f58a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800f58e:	e00e      	b.n	800f5ae <_Balloc+0x6e>
 800f590:	2221      	movs	r2, #33	; 0x21
 800f592:	2104      	movs	r1, #4
 800f594:	4620      	mov	r0, r4
 800f596:	f000 fc8e 	bl	800feb6 <_calloc_r>
 800f59a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f59c:	60f0      	str	r0, [r6, #12]
 800f59e:	68db      	ldr	r3, [r3, #12]
 800f5a0:	2b00      	cmp	r3, #0
 800f5a2:	d1e4      	bne.n	800f56e <_Balloc+0x2e>
 800f5a4:	2000      	movs	r0, #0
 800f5a6:	bd70      	pop	{r4, r5, r6, pc}
 800f5a8:	6802      	ldr	r2, [r0, #0]
 800f5aa:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800f5ae:	2300      	movs	r3, #0
 800f5b0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800f5b4:	e7f7      	b.n	800f5a6 <_Balloc+0x66>
 800f5b6:	bf00      	nop
 800f5b8:	08011b06 	.word	0x08011b06
 800f5bc:	08011c70 	.word	0x08011c70

0800f5c0 <_Bfree>:
 800f5c0:	b570      	push	{r4, r5, r6, lr}
 800f5c2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800f5c4:	4605      	mov	r5, r0
 800f5c6:	460c      	mov	r4, r1
 800f5c8:	b976      	cbnz	r6, 800f5e8 <_Bfree+0x28>
 800f5ca:	2010      	movs	r0, #16
 800f5cc:	f7ff ff9e 	bl	800f50c <malloc>
 800f5d0:	4602      	mov	r2, r0
 800f5d2:	6268      	str	r0, [r5, #36]	; 0x24
 800f5d4:	b920      	cbnz	r0, 800f5e0 <_Bfree+0x20>
 800f5d6:	4b09      	ldr	r3, [pc, #36]	; (800f5fc <_Bfree+0x3c>)
 800f5d8:	4809      	ldr	r0, [pc, #36]	; (800f600 <_Bfree+0x40>)
 800f5da:	218a      	movs	r1, #138	; 0x8a
 800f5dc:	f000 ff0c 	bl	80103f8 <__assert_func>
 800f5e0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800f5e4:	6006      	str	r6, [r0, #0]
 800f5e6:	60c6      	str	r6, [r0, #12]
 800f5e8:	b13c      	cbz	r4, 800f5fa <_Bfree+0x3a>
 800f5ea:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800f5ec:	6862      	ldr	r2, [r4, #4]
 800f5ee:	68db      	ldr	r3, [r3, #12]
 800f5f0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800f5f4:	6021      	str	r1, [r4, #0]
 800f5f6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800f5fa:	bd70      	pop	{r4, r5, r6, pc}
 800f5fc:	08011b06 	.word	0x08011b06
 800f600:	08011c70 	.word	0x08011c70

0800f604 <__multadd>:
 800f604:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f608:	690e      	ldr	r6, [r1, #16]
 800f60a:	4607      	mov	r7, r0
 800f60c:	4698      	mov	r8, r3
 800f60e:	460c      	mov	r4, r1
 800f610:	f101 0014 	add.w	r0, r1, #20
 800f614:	2300      	movs	r3, #0
 800f616:	6805      	ldr	r5, [r0, #0]
 800f618:	b2a9      	uxth	r1, r5
 800f61a:	fb02 8101 	mla	r1, r2, r1, r8
 800f61e:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800f622:	0c2d      	lsrs	r5, r5, #16
 800f624:	fb02 c505 	mla	r5, r2, r5, ip
 800f628:	b289      	uxth	r1, r1
 800f62a:	3301      	adds	r3, #1
 800f62c:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800f630:	429e      	cmp	r6, r3
 800f632:	f840 1b04 	str.w	r1, [r0], #4
 800f636:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800f63a:	dcec      	bgt.n	800f616 <__multadd+0x12>
 800f63c:	f1b8 0f00 	cmp.w	r8, #0
 800f640:	d022      	beq.n	800f688 <__multadd+0x84>
 800f642:	68a3      	ldr	r3, [r4, #8]
 800f644:	42b3      	cmp	r3, r6
 800f646:	dc19      	bgt.n	800f67c <__multadd+0x78>
 800f648:	6861      	ldr	r1, [r4, #4]
 800f64a:	4638      	mov	r0, r7
 800f64c:	3101      	adds	r1, #1
 800f64e:	f7ff ff77 	bl	800f540 <_Balloc>
 800f652:	4605      	mov	r5, r0
 800f654:	b928      	cbnz	r0, 800f662 <__multadd+0x5e>
 800f656:	4602      	mov	r2, r0
 800f658:	4b0d      	ldr	r3, [pc, #52]	; (800f690 <__multadd+0x8c>)
 800f65a:	480e      	ldr	r0, [pc, #56]	; (800f694 <__multadd+0x90>)
 800f65c:	21b5      	movs	r1, #181	; 0xb5
 800f65e:	f000 fecb 	bl	80103f8 <__assert_func>
 800f662:	6922      	ldr	r2, [r4, #16]
 800f664:	3202      	adds	r2, #2
 800f666:	f104 010c 	add.w	r1, r4, #12
 800f66a:	0092      	lsls	r2, r2, #2
 800f66c:	300c      	adds	r0, #12
 800f66e:	f7fc feb3 	bl	800c3d8 <memcpy>
 800f672:	4621      	mov	r1, r4
 800f674:	4638      	mov	r0, r7
 800f676:	f7ff ffa3 	bl	800f5c0 <_Bfree>
 800f67a:	462c      	mov	r4, r5
 800f67c:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800f680:	3601      	adds	r6, #1
 800f682:	f8c3 8014 	str.w	r8, [r3, #20]
 800f686:	6126      	str	r6, [r4, #16]
 800f688:	4620      	mov	r0, r4
 800f68a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f68e:	bf00      	nop
 800f690:	08011b7c 	.word	0x08011b7c
 800f694:	08011c70 	.word	0x08011c70

0800f698 <__s2b>:
 800f698:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f69c:	460c      	mov	r4, r1
 800f69e:	4615      	mov	r5, r2
 800f6a0:	461f      	mov	r7, r3
 800f6a2:	2209      	movs	r2, #9
 800f6a4:	3308      	adds	r3, #8
 800f6a6:	4606      	mov	r6, r0
 800f6a8:	fb93 f3f2 	sdiv	r3, r3, r2
 800f6ac:	2100      	movs	r1, #0
 800f6ae:	2201      	movs	r2, #1
 800f6b0:	429a      	cmp	r2, r3
 800f6b2:	db09      	blt.n	800f6c8 <__s2b+0x30>
 800f6b4:	4630      	mov	r0, r6
 800f6b6:	f7ff ff43 	bl	800f540 <_Balloc>
 800f6ba:	b940      	cbnz	r0, 800f6ce <__s2b+0x36>
 800f6bc:	4602      	mov	r2, r0
 800f6be:	4b19      	ldr	r3, [pc, #100]	; (800f724 <__s2b+0x8c>)
 800f6c0:	4819      	ldr	r0, [pc, #100]	; (800f728 <__s2b+0x90>)
 800f6c2:	21ce      	movs	r1, #206	; 0xce
 800f6c4:	f000 fe98 	bl	80103f8 <__assert_func>
 800f6c8:	0052      	lsls	r2, r2, #1
 800f6ca:	3101      	adds	r1, #1
 800f6cc:	e7f0      	b.n	800f6b0 <__s2b+0x18>
 800f6ce:	9b08      	ldr	r3, [sp, #32]
 800f6d0:	6143      	str	r3, [r0, #20]
 800f6d2:	2d09      	cmp	r5, #9
 800f6d4:	f04f 0301 	mov.w	r3, #1
 800f6d8:	6103      	str	r3, [r0, #16]
 800f6da:	dd16      	ble.n	800f70a <__s2b+0x72>
 800f6dc:	f104 0909 	add.w	r9, r4, #9
 800f6e0:	46c8      	mov	r8, r9
 800f6e2:	442c      	add	r4, r5
 800f6e4:	f818 3b01 	ldrb.w	r3, [r8], #1
 800f6e8:	4601      	mov	r1, r0
 800f6ea:	3b30      	subs	r3, #48	; 0x30
 800f6ec:	220a      	movs	r2, #10
 800f6ee:	4630      	mov	r0, r6
 800f6f0:	f7ff ff88 	bl	800f604 <__multadd>
 800f6f4:	45a0      	cmp	r8, r4
 800f6f6:	d1f5      	bne.n	800f6e4 <__s2b+0x4c>
 800f6f8:	f1a5 0408 	sub.w	r4, r5, #8
 800f6fc:	444c      	add	r4, r9
 800f6fe:	1b2d      	subs	r5, r5, r4
 800f700:	1963      	adds	r3, r4, r5
 800f702:	42bb      	cmp	r3, r7
 800f704:	db04      	blt.n	800f710 <__s2b+0x78>
 800f706:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f70a:	340a      	adds	r4, #10
 800f70c:	2509      	movs	r5, #9
 800f70e:	e7f6      	b.n	800f6fe <__s2b+0x66>
 800f710:	f814 3b01 	ldrb.w	r3, [r4], #1
 800f714:	4601      	mov	r1, r0
 800f716:	3b30      	subs	r3, #48	; 0x30
 800f718:	220a      	movs	r2, #10
 800f71a:	4630      	mov	r0, r6
 800f71c:	f7ff ff72 	bl	800f604 <__multadd>
 800f720:	e7ee      	b.n	800f700 <__s2b+0x68>
 800f722:	bf00      	nop
 800f724:	08011b7c 	.word	0x08011b7c
 800f728:	08011c70 	.word	0x08011c70

0800f72c <__hi0bits>:
 800f72c:	0c03      	lsrs	r3, r0, #16
 800f72e:	041b      	lsls	r3, r3, #16
 800f730:	b9d3      	cbnz	r3, 800f768 <__hi0bits+0x3c>
 800f732:	0400      	lsls	r0, r0, #16
 800f734:	2310      	movs	r3, #16
 800f736:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800f73a:	bf04      	itt	eq
 800f73c:	0200      	lsleq	r0, r0, #8
 800f73e:	3308      	addeq	r3, #8
 800f740:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800f744:	bf04      	itt	eq
 800f746:	0100      	lsleq	r0, r0, #4
 800f748:	3304      	addeq	r3, #4
 800f74a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800f74e:	bf04      	itt	eq
 800f750:	0080      	lsleq	r0, r0, #2
 800f752:	3302      	addeq	r3, #2
 800f754:	2800      	cmp	r0, #0
 800f756:	db05      	blt.n	800f764 <__hi0bits+0x38>
 800f758:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800f75c:	f103 0301 	add.w	r3, r3, #1
 800f760:	bf08      	it	eq
 800f762:	2320      	moveq	r3, #32
 800f764:	4618      	mov	r0, r3
 800f766:	4770      	bx	lr
 800f768:	2300      	movs	r3, #0
 800f76a:	e7e4      	b.n	800f736 <__hi0bits+0xa>

0800f76c <__lo0bits>:
 800f76c:	6803      	ldr	r3, [r0, #0]
 800f76e:	f013 0207 	ands.w	r2, r3, #7
 800f772:	4601      	mov	r1, r0
 800f774:	d00b      	beq.n	800f78e <__lo0bits+0x22>
 800f776:	07da      	lsls	r2, r3, #31
 800f778:	d424      	bmi.n	800f7c4 <__lo0bits+0x58>
 800f77a:	0798      	lsls	r0, r3, #30
 800f77c:	bf49      	itett	mi
 800f77e:	085b      	lsrmi	r3, r3, #1
 800f780:	089b      	lsrpl	r3, r3, #2
 800f782:	2001      	movmi	r0, #1
 800f784:	600b      	strmi	r3, [r1, #0]
 800f786:	bf5c      	itt	pl
 800f788:	600b      	strpl	r3, [r1, #0]
 800f78a:	2002      	movpl	r0, #2
 800f78c:	4770      	bx	lr
 800f78e:	b298      	uxth	r0, r3
 800f790:	b9b0      	cbnz	r0, 800f7c0 <__lo0bits+0x54>
 800f792:	0c1b      	lsrs	r3, r3, #16
 800f794:	2010      	movs	r0, #16
 800f796:	f013 0fff 	tst.w	r3, #255	; 0xff
 800f79a:	bf04      	itt	eq
 800f79c:	0a1b      	lsreq	r3, r3, #8
 800f79e:	3008      	addeq	r0, #8
 800f7a0:	071a      	lsls	r2, r3, #28
 800f7a2:	bf04      	itt	eq
 800f7a4:	091b      	lsreq	r3, r3, #4
 800f7a6:	3004      	addeq	r0, #4
 800f7a8:	079a      	lsls	r2, r3, #30
 800f7aa:	bf04      	itt	eq
 800f7ac:	089b      	lsreq	r3, r3, #2
 800f7ae:	3002      	addeq	r0, #2
 800f7b0:	07da      	lsls	r2, r3, #31
 800f7b2:	d403      	bmi.n	800f7bc <__lo0bits+0x50>
 800f7b4:	085b      	lsrs	r3, r3, #1
 800f7b6:	f100 0001 	add.w	r0, r0, #1
 800f7ba:	d005      	beq.n	800f7c8 <__lo0bits+0x5c>
 800f7bc:	600b      	str	r3, [r1, #0]
 800f7be:	4770      	bx	lr
 800f7c0:	4610      	mov	r0, r2
 800f7c2:	e7e8      	b.n	800f796 <__lo0bits+0x2a>
 800f7c4:	2000      	movs	r0, #0
 800f7c6:	4770      	bx	lr
 800f7c8:	2020      	movs	r0, #32
 800f7ca:	4770      	bx	lr

0800f7cc <__i2b>:
 800f7cc:	b510      	push	{r4, lr}
 800f7ce:	460c      	mov	r4, r1
 800f7d0:	2101      	movs	r1, #1
 800f7d2:	f7ff feb5 	bl	800f540 <_Balloc>
 800f7d6:	4602      	mov	r2, r0
 800f7d8:	b928      	cbnz	r0, 800f7e6 <__i2b+0x1a>
 800f7da:	4b05      	ldr	r3, [pc, #20]	; (800f7f0 <__i2b+0x24>)
 800f7dc:	4805      	ldr	r0, [pc, #20]	; (800f7f4 <__i2b+0x28>)
 800f7de:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800f7e2:	f000 fe09 	bl	80103f8 <__assert_func>
 800f7e6:	2301      	movs	r3, #1
 800f7e8:	6144      	str	r4, [r0, #20]
 800f7ea:	6103      	str	r3, [r0, #16]
 800f7ec:	bd10      	pop	{r4, pc}
 800f7ee:	bf00      	nop
 800f7f0:	08011b7c 	.word	0x08011b7c
 800f7f4:	08011c70 	.word	0x08011c70

0800f7f8 <__multiply>:
 800f7f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f7fc:	4614      	mov	r4, r2
 800f7fe:	690a      	ldr	r2, [r1, #16]
 800f800:	6923      	ldr	r3, [r4, #16]
 800f802:	429a      	cmp	r2, r3
 800f804:	bfb8      	it	lt
 800f806:	460b      	movlt	r3, r1
 800f808:	460d      	mov	r5, r1
 800f80a:	bfbc      	itt	lt
 800f80c:	4625      	movlt	r5, r4
 800f80e:	461c      	movlt	r4, r3
 800f810:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800f814:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800f818:	68ab      	ldr	r3, [r5, #8]
 800f81a:	6869      	ldr	r1, [r5, #4]
 800f81c:	eb0a 0709 	add.w	r7, sl, r9
 800f820:	42bb      	cmp	r3, r7
 800f822:	b085      	sub	sp, #20
 800f824:	bfb8      	it	lt
 800f826:	3101      	addlt	r1, #1
 800f828:	f7ff fe8a 	bl	800f540 <_Balloc>
 800f82c:	b930      	cbnz	r0, 800f83c <__multiply+0x44>
 800f82e:	4602      	mov	r2, r0
 800f830:	4b42      	ldr	r3, [pc, #264]	; (800f93c <__multiply+0x144>)
 800f832:	4843      	ldr	r0, [pc, #268]	; (800f940 <__multiply+0x148>)
 800f834:	f240 115d 	movw	r1, #349	; 0x15d
 800f838:	f000 fdde 	bl	80103f8 <__assert_func>
 800f83c:	f100 0614 	add.w	r6, r0, #20
 800f840:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800f844:	4633      	mov	r3, r6
 800f846:	2200      	movs	r2, #0
 800f848:	4543      	cmp	r3, r8
 800f84a:	d31e      	bcc.n	800f88a <__multiply+0x92>
 800f84c:	f105 0c14 	add.w	ip, r5, #20
 800f850:	f104 0314 	add.w	r3, r4, #20
 800f854:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800f858:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800f85c:	9202      	str	r2, [sp, #8]
 800f85e:	ebac 0205 	sub.w	r2, ip, r5
 800f862:	3a15      	subs	r2, #21
 800f864:	f022 0203 	bic.w	r2, r2, #3
 800f868:	3204      	adds	r2, #4
 800f86a:	f105 0115 	add.w	r1, r5, #21
 800f86e:	458c      	cmp	ip, r1
 800f870:	bf38      	it	cc
 800f872:	2204      	movcc	r2, #4
 800f874:	9201      	str	r2, [sp, #4]
 800f876:	9a02      	ldr	r2, [sp, #8]
 800f878:	9303      	str	r3, [sp, #12]
 800f87a:	429a      	cmp	r2, r3
 800f87c:	d808      	bhi.n	800f890 <__multiply+0x98>
 800f87e:	2f00      	cmp	r7, #0
 800f880:	dc55      	bgt.n	800f92e <__multiply+0x136>
 800f882:	6107      	str	r7, [r0, #16]
 800f884:	b005      	add	sp, #20
 800f886:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f88a:	f843 2b04 	str.w	r2, [r3], #4
 800f88e:	e7db      	b.n	800f848 <__multiply+0x50>
 800f890:	f8b3 a000 	ldrh.w	sl, [r3]
 800f894:	f1ba 0f00 	cmp.w	sl, #0
 800f898:	d020      	beq.n	800f8dc <__multiply+0xe4>
 800f89a:	f105 0e14 	add.w	lr, r5, #20
 800f89e:	46b1      	mov	r9, r6
 800f8a0:	2200      	movs	r2, #0
 800f8a2:	f85e 4b04 	ldr.w	r4, [lr], #4
 800f8a6:	f8d9 b000 	ldr.w	fp, [r9]
 800f8aa:	b2a1      	uxth	r1, r4
 800f8ac:	fa1f fb8b 	uxth.w	fp, fp
 800f8b0:	fb0a b101 	mla	r1, sl, r1, fp
 800f8b4:	4411      	add	r1, r2
 800f8b6:	f8d9 2000 	ldr.w	r2, [r9]
 800f8ba:	0c24      	lsrs	r4, r4, #16
 800f8bc:	0c12      	lsrs	r2, r2, #16
 800f8be:	fb0a 2404 	mla	r4, sl, r4, r2
 800f8c2:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800f8c6:	b289      	uxth	r1, r1
 800f8c8:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800f8cc:	45f4      	cmp	ip, lr
 800f8ce:	f849 1b04 	str.w	r1, [r9], #4
 800f8d2:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800f8d6:	d8e4      	bhi.n	800f8a2 <__multiply+0xaa>
 800f8d8:	9901      	ldr	r1, [sp, #4]
 800f8da:	5072      	str	r2, [r6, r1]
 800f8dc:	9a03      	ldr	r2, [sp, #12]
 800f8de:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800f8e2:	3304      	adds	r3, #4
 800f8e4:	f1b9 0f00 	cmp.w	r9, #0
 800f8e8:	d01f      	beq.n	800f92a <__multiply+0x132>
 800f8ea:	6834      	ldr	r4, [r6, #0]
 800f8ec:	f105 0114 	add.w	r1, r5, #20
 800f8f0:	46b6      	mov	lr, r6
 800f8f2:	f04f 0a00 	mov.w	sl, #0
 800f8f6:	880a      	ldrh	r2, [r1, #0]
 800f8f8:	f8be b002 	ldrh.w	fp, [lr, #2]
 800f8fc:	fb09 b202 	mla	r2, r9, r2, fp
 800f900:	4492      	add	sl, r2
 800f902:	b2a4      	uxth	r4, r4
 800f904:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800f908:	f84e 4b04 	str.w	r4, [lr], #4
 800f90c:	f851 4b04 	ldr.w	r4, [r1], #4
 800f910:	f8be 2000 	ldrh.w	r2, [lr]
 800f914:	0c24      	lsrs	r4, r4, #16
 800f916:	fb09 2404 	mla	r4, r9, r4, r2
 800f91a:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800f91e:	458c      	cmp	ip, r1
 800f920:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800f924:	d8e7      	bhi.n	800f8f6 <__multiply+0xfe>
 800f926:	9a01      	ldr	r2, [sp, #4]
 800f928:	50b4      	str	r4, [r6, r2]
 800f92a:	3604      	adds	r6, #4
 800f92c:	e7a3      	b.n	800f876 <__multiply+0x7e>
 800f92e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800f932:	2b00      	cmp	r3, #0
 800f934:	d1a5      	bne.n	800f882 <__multiply+0x8a>
 800f936:	3f01      	subs	r7, #1
 800f938:	e7a1      	b.n	800f87e <__multiply+0x86>
 800f93a:	bf00      	nop
 800f93c:	08011b7c 	.word	0x08011b7c
 800f940:	08011c70 	.word	0x08011c70

0800f944 <__pow5mult>:
 800f944:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f948:	4615      	mov	r5, r2
 800f94a:	f012 0203 	ands.w	r2, r2, #3
 800f94e:	4606      	mov	r6, r0
 800f950:	460f      	mov	r7, r1
 800f952:	d007      	beq.n	800f964 <__pow5mult+0x20>
 800f954:	4c25      	ldr	r4, [pc, #148]	; (800f9ec <__pow5mult+0xa8>)
 800f956:	3a01      	subs	r2, #1
 800f958:	2300      	movs	r3, #0
 800f95a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800f95e:	f7ff fe51 	bl	800f604 <__multadd>
 800f962:	4607      	mov	r7, r0
 800f964:	10ad      	asrs	r5, r5, #2
 800f966:	d03d      	beq.n	800f9e4 <__pow5mult+0xa0>
 800f968:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800f96a:	b97c      	cbnz	r4, 800f98c <__pow5mult+0x48>
 800f96c:	2010      	movs	r0, #16
 800f96e:	f7ff fdcd 	bl	800f50c <malloc>
 800f972:	4602      	mov	r2, r0
 800f974:	6270      	str	r0, [r6, #36]	; 0x24
 800f976:	b928      	cbnz	r0, 800f984 <__pow5mult+0x40>
 800f978:	4b1d      	ldr	r3, [pc, #116]	; (800f9f0 <__pow5mult+0xac>)
 800f97a:	481e      	ldr	r0, [pc, #120]	; (800f9f4 <__pow5mult+0xb0>)
 800f97c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800f980:	f000 fd3a 	bl	80103f8 <__assert_func>
 800f984:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800f988:	6004      	str	r4, [r0, #0]
 800f98a:	60c4      	str	r4, [r0, #12]
 800f98c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800f990:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800f994:	b94c      	cbnz	r4, 800f9aa <__pow5mult+0x66>
 800f996:	f240 2171 	movw	r1, #625	; 0x271
 800f99a:	4630      	mov	r0, r6
 800f99c:	f7ff ff16 	bl	800f7cc <__i2b>
 800f9a0:	2300      	movs	r3, #0
 800f9a2:	f8c8 0008 	str.w	r0, [r8, #8]
 800f9a6:	4604      	mov	r4, r0
 800f9a8:	6003      	str	r3, [r0, #0]
 800f9aa:	f04f 0900 	mov.w	r9, #0
 800f9ae:	07eb      	lsls	r3, r5, #31
 800f9b0:	d50a      	bpl.n	800f9c8 <__pow5mult+0x84>
 800f9b2:	4639      	mov	r1, r7
 800f9b4:	4622      	mov	r2, r4
 800f9b6:	4630      	mov	r0, r6
 800f9b8:	f7ff ff1e 	bl	800f7f8 <__multiply>
 800f9bc:	4639      	mov	r1, r7
 800f9be:	4680      	mov	r8, r0
 800f9c0:	4630      	mov	r0, r6
 800f9c2:	f7ff fdfd 	bl	800f5c0 <_Bfree>
 800f9c6:	4647      	mov	r7, r8
 800f9c8:	106d      	asrs	r5, r5, #1
 800f9ca:	d00b      	beq.n	800f9e4 <__pow5mult+0xa0>
 800f9cc:	6820      	ldr	r0, [r4, #0]
 800f9ce:	b938      	cbnz	r0, 800f9e0 <__pow5mult+0x9c>
 800f9d0:	4622      	mov	r2, r4
 800f9d2:	4621      	mov	r1, r4
 800f9d4:	4630      	mov	r0, r6
 800f9d6:	f7ff ff0f 	bl	800f7f8 <__multiply>
 800f9da:	6020      	str	r0, [r4, #0]
 800f9dc:	f8c0 9000 	str.w	r9, [r0]
 800f9e0:	4604      	mov	r4, r0
 800f9e2:	e7e4      	b.n	800f9ae <__pow5mult+0x6a>
 800f9e4:	4638      	mov	r0, r7
 800f9e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f9ea:	bf00      	nop
 800f9ec:	08011dc0 	.word	0x08011dc0
 800f9f0:	08011b06 	.word	0x08011b06
 800f9f4:	08011c70 	.word	0x08011c70

0800f9f8 <__lshift>:
 800f9f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f9fc:	460c      	mov	r4, r1
 800f9fe:	6849      	ldr	r1, [r1, #4]
 800fa00:	6923      	ldr	r3, [r4, #16]
 800fa02:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800fa06:	68a3      	ldr	r3, [r4, #8]
 800fa08:	4607      	mov	r7, r0
 800fa0a:	4691      	mov	r9, r2
 800fa0c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800fa10:	f108 0601 	add.w	r6, r8, #1
 800fa14:	42b3      	cmp	r3, r6
 800fa16:	db0b      	blt.n	800fa30 <__lshift+0x38>
 800fa18:	4638      	mov	r0, r7
 800fa1a:	f7ff fd91 	bl	800f540 <_Balloc>
 800fa1e:	4605      	mov	r5, r0
 800fa20:	b948      	cbnz	r0, 800fa36 <__lshift+0x3e>
 800fa22:	4602      	mov	r2, r0
 800fa24:	4b28      	ldr	r3, [pc, #160]	; (800fac8 <__lshift+0xd0>)
 800fa26:	4829      	ldr	r0, [pc, #164]	; (800facc <__lshift+0xd4>)
 800fa28:	f240 11d9 	movw	r1, #473	; 0x1d9
 800fa2c:	f000 fce4 	bl	80103f8 <__assert_func>
 800fa30:	3101      	adds	r1, #1
 800fa32:	005b      	lsls	r3, r3, #1
 800fa34:	e7ee      	b.n	800fa14 <__lshift+0x1c>
 800fa36:	2300      	movs	r3, #0
 800fa38:	f100 0114 	add.w	r1, r0, #20
 800fa3c:	f100 0210 	add.w	r2, r0, #16
 800fa40:	4618      	mov	r0, r3
 800fa42:	4553      	cmp	r3, sl
 800fa44:	db33      	blt.n	800faae <__lshift+0xb6>
 800fa46:	6920      	ldr	r0, [r4, #16]
 800fa48:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800fa4c:	f104 0314 	add.w	r3, r4, #20
 800fa50:	f019 091f 	ands.w	r9, r9, #31
 800fa54:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800fa58:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800fa5c:	d02b      	beq.n	800fab6 <__lshift+0xbe>
 800fa5e:	f1c9 0e20 	rsb	lr, r9, #32
 800fa62:	468a      	mov	sl, r1
 800fa64:	2200      	movs	r2, #0
 800fa66:	6818      	ldr	r0, [r3, #0]
 800fa68:	fa00 f009 	lsl.w	r0, r0, r9
 800fa6c:	4302      	orrs	r2, r0
 800fa6e:	f84a 2b04 	str.w	r2, [sl], #4
 800fa72:	f853 2b04 	ldr.w	r2, [r3], #4
 800fa76:	459c      	cmp	ip, r3
 800fa78:	fa22 f20e 	lsr.w	r2, r2, lr
 800fa7c:	d8f3      	bhi.n	800fa66 <__lshift+0x6e>
 800fa7e:	ebac 0304 	sub.w	r3, ip, r4
 800fa82:	3b15      	subs	r3, #21
 800fa84:	f023 0303 	bic.w	r3, r3, #3
 800fa88:	3304      	adds	r3, #4
 800fa8a:	f104 0015 	add.w	r0, r4, #21
 800fa8e:	4584      	cmp	ip, r0
 800fa90:	bf38      	it	cc
 800fa92:	2304      	movcc	r3, #4
 800fa94:	50ca      	str	r2, [r1, r3]
 800fa96:	b10a      	cbz	r2, 800fa9c <__lshift+0xa4>
 800fa98:	f108 0602 	add.w	r6, r8, #2
 800fa9c:	3e01      	subs	r6, #1
 800fa9e:	4638      	mov	r0, r7
 800faa0:	612e      	str	r6, [r5, #16]
 800faa2:	4621      	mov	r1, r4
 800faa4:	f7ff fd8c 	bl	800f5c0 <_Bfree>
 800faa8:	4628      	mov	r0, r5
 800faaa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800faae:	f842 0f04 	str.w	r0, [r2, #4]!
 800fab2:	3301      	adds	r3, #1
 800fab4:	e7c5      	b.n	800fa42 <__lshift+0x4a>
 800fab6:	3904      	subs	r1, #4
 800fab8:	f853 2b04 	ldr.w	r2, [r3], #4
 800fabc:	f841 2f04 	str.w	r2, [r1, #4]!
 800fac0:	459c      	cmp	ip, r3
 800fac2:	d8f9      	bhi.n	800fab8 <__lshift+0xc0>
 800fac4:	e7ea      	b.n	800fa9c <__lshift+0xa4>
 800fac6:	bf00      	nop
 800fac8:	08011b7c 	.word	0x08011b7c
 800facc:	08011c70 	.word	0x08011c70

0800fad0 <__mcmp>:
 800fad0:	b530      	push	{r4, r5, lr}
 800fad2:	6902      	ldr	r2, [r0, #16]
 800fad4:	690c      	ldr	r4, [r1, #16]
 800fad6:	1b12      	subs	r2, r2, r4
 800fad8:	d10e      	bne.n	800faf8 <__mcmp+0x28>
 800fada:	f100 0314 	add.w	r3, r0, #20
 800fade:	3114      	adds	r1, #20
 800fae0:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800fae4:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800fae8:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800faec:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800faf0:	42a5      	cmp	r5, r4
 800faf2:	d003      	beq.n	800fafc <__mcmp+0x2c>
 800faf4:	d305      	bcc.n	800fb02 <__mcmp+0x32>
 800faf6:	2201      	movs	r2, #1
 800faf8:	4610      	mov	r0, r2
 800fafa:	bd30      	pop	{r4, r5, pc}
 800fafc:	4283      	cmp	r3, r0
 800fafe:	d3f3      	bcc.n	800fae8 <__mcmp+0x18>
 800fb00:	e7fa      	b.n	800faf8 <__mcmp+0x28>
 800fb02:	f04f 32ff 	mov.w	r2, #4294967295
 800fb06:	e7f7      	b.n	800faf8 <__mcmp+0x28>

0800fb08 <__mdiff>:
 800fb08:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fb0c:	460c      	mov	r4, r1
 800fb0e:	4606      	mov	r6, r0
 800fb10:	4611      	mov	r1, r2
 800fb12:	4620      	mov	r0, r4
 800fb14:	4617      	mov	r7, r2
 800fb16:	f7ff ffdb 	bl	800fad0 <__mcmp>
 800fb1a:	1e05      	subs	r5, r0, #0
 800fb1c:	d110      	bne.n	800fb40 <__mdiff+0x38>
 800fb1e:	4629      	mov	r1, r5
 800fb20:	4630      	mov	r0, r6
 800fb22:	f7ff fd0d 	bl	800f540 <_Balloc>
 800fb26:	b930      	cbnz	r0, 800fb36 <__mdiff+0x2e>
 800fb28:	4b39      	ldr	r3, [pc, #228]	; (800fc10 <__mdiff+0x108>)
 800fb2a:	4602      	mov	r2, r0
 800fb2c:	f240 2132 	movw	r1, #562	; 0x232
 800fb30:	4838      	ldr	r0, [pc, #224]	; (800fc14 <__mdiff+0x10c>)
 800fb32:	f000 fc61 	bl	80103f8 <__assert_func>
 800fb36:	2301      	movs	r3, #1
 800fb38:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800fb3c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fb40:	bfa4      	itt	ge
 800fb42:	463b      	movge	r3, r7
 800fb44:	4627      	movge	r7, r4
 800fb46:	4630      	mov	r0, r6
 800fb48:	6879      	ldr	r1, [r7, #4]
 800fb4a:	bfa6      	itte	ge
 800fb4c:	461c      	movge	r4, r3
 800fb4e:	2500      	movge	r5, #0
 800fb50:	2501      	movlt	r5, #1
 800fb52:	f7ff fcf5 	bl	800f540 <_Balloc>
 800fb56:	b920      	cbnz	r0, 800fb62 <__mdiff+0x5a>
 800fb58:	4b2d      	ldr	r3, [pc, #180]	; (800fc10 <__mdiff+0x108>)
 800fb5a:	4602      	mov	r2, r0
 800fb5c:	f44f 7110 	mov.w	r1, #576	; 0x240
 800fb60:	e7e6      	b.n	800fb30 <__mdiff+0x28>
 800fb62:	693e      	ldr	r6, [r7, #16]
 800fb64:	60c5      	str	r5, [r0, #12]
 800fb66:	6925      	ldr	r5, [r4, #16]
 800fb68:	f107 0114 	add.w	r1, r7, #20
 800fb6c:	f104 0914 	add.w	r9, r4, #20
 800fb70:	f100 0e14 	add.w	lr, r0, #20
 800fb74:	f107 0210 	add.w	r2, r7, #16
 800fb78:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 800fb7c:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 800fb80:	46f2      	mov	sl, lr
 800fb82:	2700      	movs	r7, #0
 800fb84:	f859 3b04 	ldr.w	r3, [r9], #4
 800fb88:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800fb8c:	fa1f f883 	uxth.w	r8, r3
 800fb90:	fa17 f78b 	uxtah	r7, r7, fp
 800fb94:	0c1b      	lsrs	r3, r3, #16
 800fb96:	eba7 0808 	sub.w	r8, r7, r8
 800fb9a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800fb9e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800fba2:	fa1f f888 	uxth.w	r8, r8
 800fba6:	141f      	asrs	r7, r3, #16
 800fba8:	454d      	cmp	r5, r9
 800fbaa:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800fbae:	f84a 3b04 	str.w	r3, [sl], #4
 800fbb2:	d8e7      	bhi.n	800fb84 <__mdiff+0x7c>
 800fbb4:	1b2b      	subs	r3, r5, r4
 800fbb6:	3b15      	subs	r3, #21
 800fbb8:	f023 0303 	bic.w	r3, r3, #3
 800fbbc:	3304      	adds	r3, #4
 800fbbe:	3415      	adds	r4, #21
 800fbc0:	42a5      	cmp	r5, r4
 800fbc2:	bf38      	it	cc
 800fbc4:	2304      	movcc	r3, #4
 800fbc6:	4419      	add	r1, r3
 800fbc8:	4473      	add	r3, lr
 800fbca:	469e      	mov	lr, r3
 800fbcc:	460d      	mov	r5, r1
 800fbce:	4565      	cmp	r5, ip
 800fbd0:	d30e      	bcc.n	800fbf0 <__mdiff+0xe8>
 800fbd2:	f10c 0203 	add.w	r2, ip, #3
 800fbd6:	1a52      	subs	r2, r2, r1
 800fbd8:	f022 0203 	bic.w	r2, r2, #3
 800fbdc:	3903      	subs	r1, #3
 800fbde:	458c      	cmp	ip, r1
 800fbe0:	bf38      	it	cc
 800fbe2:	2200      	movcc	r2, #0
 800fbe4:	441a      	add	r2, r3
 800fbe6:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800fbea:	b17b      	cbz	r3, 800fc0c <__mdiff+0x104>
 800fbec:	6106      	str	r6, [r0, #16]
 800fbee:	e7a5      	b.n	800fb3c <__mdiff+0x34>
 800fbf0:	f855 8b04 	ldr.w	r8, [r5], #4
 800fbf4:	fa17 f488 	uxtah	r4, r7, r8
 800fbf8:	1422      	asrs	r2, r4, #16
 800fbfa:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800fbfe:	b2a4      	uxth	r4, r4
 800fc00:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800fc04:	f84e 4b04 	str.w	r4, [lr], #4
 800fc08:	1417      	asrs	r7, r2, #16
 800fc0a:	e7e0      	b.n	800fbce <__mdiff+0xc6>
 800fc0c:	3e01      	subs	r6, #1
 800fc0e:	e7ea      	b.n	800fbe6 <__mdiff+0xde>
 800fc10:	08011b7c 	.word	0x08011b7c
 800fc14:	08011c70 	.word	0x08011c70

0800fc18 <__ulp>:
 800fc18:	b082      	sub	sp, #8
 800fc1a:	ed8d 0b00 	vstr	d0, [sp]
 800fc1e:	9b01      	ldr	r3, [sp, #4]
 800fc20:	4912      	ldr	r1, [pc, #72]	; (800fc6c <__ulp+0x54>)
 800fc22:	4019      	ands	r1, r3
 800fc24:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800fc28:	2900      	cmp	r1, #0
 800fc2a:	dd05      	ble.n	800fc38 <__ulp+0x20>
 800fc2c:	2200      	movs	r2, #0
 800fc2e:	460b      	mov	r3, r1
 800fc30:	ec43 2b10 	vmov	d0, r2, r3
 800fc34:	b002      	add	sp, #8
 800fc36:	4770      	bx	lr
 800fc38:	4249      	negs	r1, r1
 800fc3a:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800fc3e:	ea4f 5021 	mov.w	r0, r1, asr #20
 800fc42:	f04f 0200 	mov.w	r2, #0
 800fc46:	f04f 0300 	mov.w	r3, #0
 800fc4a:	da04      	bge.n	800fc56 <__ulp+0x3e>
 800fc4c:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800fc50:	fa41 f300 	asr.w	r3, r1, r0
 800fc54:	e7ec      	b.n	800fc30 <__ulp+0x18>
 800fc56:	f1a0 0114 	sub.w	r1, r0, #20
 800fc5a:	291e      	cmp	r1, #30
 800fc5c:	bfda      	itte	le
 800fc5e:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800fc62:	fa20 f101 	lsrle.w	r1, r0, r1
 800fc66:	2101      	movgt	r1, #1
 800fc68:	460a      	mov	r2, r1
 800fc6a:	e7e1      	b.n	800fc30 <__ulp+0x18>
 800fc6c:	7ff00000 	.word	0x7ff00000

0800fc70 <__b2d>:
 800fc70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fc72:	6905      	ldr	r5, [r0, #16]
 800fc74:	f100 0714 	add.w	r7, r0, #20
 800fc78:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800fc7c:	1f2e      	subs	r6, r5, #4
 800fc7e:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800fc82:	4620      	mov	r0, r4
 800fc84:	f7ff fd52 	bl	800f72c <__hi0bits>
 800fc88:	f1c0 0320 	rsb	r3, r0, #32
 800fc8c:	280a      	cmp	r0, #10
 800fc8e:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800fd0c <__b2d+0x9c>
 800fc92:	600b      	str	r3, [r1, #0]
 800fc94:	dc14      	bgt.n	800fcc0 <__b2d+0x50>
 800fc96:	f1c0 0e0b 	rsb	lr, r0, #11
 800fc9a:	fa24 f10e 	lsr.w	r1, r4, lr
 800fc9e:	42b7      	cmp	r7, r6
 800fca0:	ea41 030c 	orr.w	r3, r1, ip
 800fca4:	bf34      	ite	cc
 800fca6:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800fcaa:	2100      	movcs	r1, #0
 800fcac:	3015      	adds	r0, #21
 800fcae:	fa04 f000 	lsl.w	r0, r4, r0
 800fcb2:	fa21 f10e 	lsr.w	r1, r1, lr
 800fcb6:	ea40 0201 	orr.w	r2, r0, r1
 800fcba:	ec43 2b10 	vmov	d0, r2, r3
 800fcbe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fcc0:	42b7      	cmp	r7, r6
 800fcc2:	bf3a      	itte	cc
 800fcc4:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800fcc8:	f1a5 0608 	subcc.w	r6, r5, #8
 800fccc:	2100      	movcs	r1, #0
 800fcce:	380b      	subs	r0, #11
 800fcd0:	d017      	beq.n	800fd02 <__b2d+0x92>
 800fcd2:	f1c0 0c20 	rsb	ip, r0, #32
 800fcd6:	fa04 f500 	lsl.w	r5, r4, r0
 800fcda:	42be      	cmp	r6, r7
 800fcdc:	fa21 f40c 	lsr.w	r4, r1, ip
 800fce0:	ea45 0504 	orr.w	r5, r5, r4
 800fce4:	bf8c      	ite	hi
 800fce6:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800fcea:	2400      	movls	r4, #0
 800fcec:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800fcf0:	fa01 f000 	lsl.w	r0, r1, r0
 800fcf4:	fa24 f40c 	lsr.w	r4, r4, ip
 800fcf8:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800fcfc:	ea40 0204 	orr.w	r2, r0, r4
 800fd00:	e7db      	b.n	800fcba <__b2d+0x4a>
 800fd02:	ea44 030c 	orr.w	r3, r4, ip
 800fd06:	460a      	mov	r2, r1
 800fd08:	e7d7      	b.n	800fcba <__b2d+0x4a>
 800fd0a:	bf00      	nop
 800fd0c:	3ff00000 	.word	0x3ff00000

0800fd10 <__d2b>:
 800fd10:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800fd14:	4689      	mov	r9, r1
 800fd16:	2101      	movs	r1, #1
 800fd18:	ec57 6b10 	vmov	r6, r7, d0
 800fd1c:	4690      	mov	r8, r2
 800fd1e:	f7ff fc0f 	bl	800f540 <_Balloc>
 800fd22:	4604      	mov	r4, r0
 800fd24:	b930      	cbnz	r0, 800fd34 <__d2b+0x24>
 800fd26:	4602      	mov	r2, r0
 800fd28:	4b25      	ldr	r3, [pc, #148]	; (800fdc0 <__d2b+0xb0>)
 800fd2a:	4826      	ldr	r0, [pc, #152]	; (800fdc4 <__d2b+0xb4>)
 800fd2c:	f240 310a 	movw	r1, #778	; 0x30a
 800fd30:	f000 fb62 	bl	80103f8 <__assert_func>
 800fd34:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800fd38:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800fd3c:	bb35      	cbnz	r5, 800fd8c <__d2b+0x7c>
 800fd3e:	2e00      	cmp	r6, #0
 800fd40:	9301      	str	r3, [sp, #4]
 800fd42:	d028      	beq.n	800fd96 <__d2b+0x86>
 800fd44:	4668      	mov	r0, sp
 800fd46:	9600      	str	r6, [sp, #0]
 800fd48:	f7ff fd10 	bl	800f76c <__lo0bits>
 800fd4c:	9900      	ldr	r1, [sp, #0]
 800fd4e:	b300      	cbz	r0, 800fd92 <__d2b+0x82>
 800fd50:	9a01      	ldr	r2, [sp, #4]
 800fd52:	f1c0 0320 	rsb	r3, r0, #32
 800fd56:	fa02 f303 	lsl.w	r3, r2, r3
 800fd5a:	430b      	orrs	r3, r1
 800fd5c:	40c2      	lsrs	r2, r0
 800fd5e:	6163      	str	r3, [r4, #20]
 800fd60:	9201      	str	r2, [sp, #4]
 800fd62:	9b01      	ldr	r3, [sp, #4]
 800fd64:	61a3      	str	r3, [r4, #24]
 800fd66:	2b00      	cmp	r3, #0
 800fd68:	bf14      	ite	ne
 800fd6a:	2202      	movne	r2, #2
 800fd6c:	2201      	moveq	r2, #1
 800fd6e:	6122      	str	r2, [r4, #16]
 800fd70:	b1d5      	cbz	r5, 800fda8 <__d2b+0x98>
 800fd72:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800fd76:	4405      	add	r5, r0
 800fd78:	f8c9 5000 	str.w	r5, [r9]
 800fd7c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800fd80:	f8c8 0000 	str.w	r0, [r8]
 800fd84:	4620      	mov	r0, r4
 800fd86:	b003      	add	sp, #12
 800fd88:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800fd8c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800fd90:	e7d5      	b.n	800fd3e <__d2b+0x2e>
 800fd92:	6161      	str	r1, [r4, #20]
 800fd94:	e7e5      	b.n	800fd62 <__d2b+0x52>
 800fd96:	a801      	add	r0, sp, #4
 800fd98:	f7ff fce8 	bl	800f76c <__lo0bits>
 800fd9c:	9b01      	ldr	r3, [sp, #4]
 800fd9e:	6163      	str	r3, [r4, #20]
 800fda0:	2201      	movs	r2, #1
 800fda2:	6122      	str	r2, [r4, #16]
 800fda4:	3020      	adds	r0, #32
 800fda6:	e7e3      	b.n	800fd70 <__d2b+0x60>
 800fda8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800fdac:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800fdb0:	f8c9 0000 	str.w	r0, [r9]
 800fdb4:	6918      	ldr	r0, [r3, #16]
 800fdb6:	f7ff fcb9 	bl	800f72c <__hi0bits>
 800fdba:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800fdbe:	e7df      	b.n	800fd80 <__d2b+0x70>
 800fdc0:	08011b7c 	.word	0x08011b7c
 800fdc4:	08011c70 	.word	0x08011c70

0800fdc8 <__ratio>:
 800fdc8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fdcc:	4688      	mov	r8, r1
 800fdce:	4669      	mov	r1, sp
 800fdd0:	4681      	mov	r9, r0
 800fdd2:	f7ff ff4d 	bl	800fc70 <__b2d>
 800fdd6:	a901      	add	r1, sp, #4
 800fdd8:	4640      	mov	r0, r8
 800fdda:	ec55 4b10 	vmov	r4, r5, d0
 800fdde:	f7ff ff47 	bl	800fc70 <__b2d>
 800fde2:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800fde6:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800fdea:	eba3 0c02 	sub.w	ip, r3, r2
 800fdee:	e9dd 3200 	ldrd	r3, r2, [sp]
 800fdf2:	1a9b      	subs	r3, r3, r2
 800fdf4:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800fdf8:	ec51 0b10 	vmov	r0, r1, d0
 800fdfc:	2b00      	cmp	r3, #0
 800fdfe:	bfd6      	itet	le
 800fe00:	460a      	movle	r2, r1
 800fe02:	462a      	movgt	r2, r5
 800fe04:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800fe08:	468b      	mov	fp, r1
 800fe0a:	462f      	mov	r7, r5
 800fe0c:	bfd4      	ite	le
 800fe0e:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800fe12:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800fe16:	4620      	mov	r0, r4
 800fe18:	ee10 2a10 	vmov	r2, s0
 800fe1c:	465b      	mov	r3, fp
 800fe1e:	4639      	mov	r1, r7
 800fe20:	f7f0 fd34 	bl	800088c <__aeabi_ddiv>
 800fe24:	ec41 0b10 	vmov	d0, r0, r1
 800fe28:	b003      	add	sp, #12
 800fe2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800fe2e <__copybits>:
 800fe2e:	3901      	subs	r1, #1
 800fe30:	b570      	push	{r4, r5, r6, lr}
 800fe32:	1149      	asrs	r1, r1, #5
 800fe34:	6914      	ldr	r4, [r2, #16]
 800fe36:	3101      	adds	r1, #1
 800fe38:	f102 0314 	add.w	r3, r2, #20
 800fe3c:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800fe40:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800fe44:	1f05      	subs	r5, r0, #4
 800fe46:	42a3      	cmp	r3, r4
 800fe48:	d30c      	bcc.n	800fe64 <__copybits+0x36>
 800fe4a:	1aa3      	subs	r3, r4, r2
 800fe4c:	3b11      	subs	r3, #17
 800fe4e:	f023 0303 	bic.w	r3, r3, #3
 800fe52:	3211      	adds	r2, #17
 800fe54:	42a2      	cmp	r2, r4
 800fe56:	bf88      	it	hi
 800fe58:	2300      	movhi	r3, #0
 800fe5a:	4418      	add	r0, r3
 800fe5c:	2300      	movs	r3, #0
 800fe5e:	4288      	cmp	r0, r1
 800fe60:	d305      	bcc.n	800fe6e <__copybits+0x40>
 800fe62:	bd70      	pop	{r4, r5, r6, pc}
 800fe64:	f853 6b04 	ldr.w	r6, [r3], #4
 800fe68:	f845 6f04 	str.w	r6, [r5, #4]!
 800fe6c:	e7eb      	b.n	800fe46 <__copybits+0x18>
 800fe6e:	f840 3b04 	str.w	r3, [r0], #4
 800fe72:	e7f4      	b.n	800fe5e <__copybits+0x30>

0800fe74 <__any_on>:
 800fe74:	f100 0214 	add.w	r2, r0, #20
 800fe78:	6900      	ldr	r0, [r0, #16]
 800fe7a:	114b      	asrs	r3, r1, #5
 800fe7c:	4298      	cmp	r0, r3
 800fe7e:	b510      	push	{r4, lr}
 800fe80:	db11      	blt.n	800fea6 <__any_on+0x32>
 800fe82:	dd0a      	ble.n	800fe9a <__any_on+0x26>
 800fe84:	f011 011f 	ands.w	r1, r1, #31
 800fe88:	d007      	beq.n	800fe9a <__any_on+0x26>
 800fe8a:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800fe8e:	fa24 f001 	lsr.w	r0, r4, r1
 800fe92:	fa00 f101 	lsl.w	r1, r0, r1
 800fe96:	428c      	cmp	r4, r1
 800fe98:	d10b      	bne.n	800feb2 <__any_on+0x3e>
 800fe9a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800fe9e:	4293      	cmp	r3, r2
 800fea0:	d803      	bhi.n	800feaa <__any_on+0x36>
 800fea2:	2000      	movs	r0, #0
 800fea4:	bd10      	pop	{r4, pc}
 800fea6:	4603      	mov	r3, r0
 800fea8:	e7f7      	b.n	800fe9a <__any_on+0x26>
 800feaa:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800feae:	2900      	cmp	r1, #0
 800feb0:	d0f5      	beq.n	800fe9e <__any_on+0x2a>
 800feb2:	2001      	movs	r0, #1
 800feb4:	e7f6      	b.n	800fea4 <__any_on+0x30>

0800feb6 <_calloc_r>:
 800feb6:	b513      	push	{r0, r1, r4, lr}
 800feb8:	434a      	muls	r2, r1
 800feba:	4611      	mov	r1, r2
 800febc:	9201      	str	r2, [sp, #4]
 800febe:	f000 f859 	bl	800ff74 <_malloc_r>
 800fec2:	4604      	mov	r4, r0
 800fec4:	b118      	cbz	r0, 800fece <_calloc_r+0x18>
 800fec6:	9a01      	ldr	r2, [sp, #4]
 800fec8:	2100      	movs	r1, #0
 800feca:	f7fc fa93 	bl	800c3f4 <memset>
 800fece:	4620      	mov	r0, r4
 800fed0:	b002      	add	sp, #8
 800fed2:	bd10      	pop	{r4, pc}

0800fed4 <_free_r>:
 800fed4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800fed6:	2900      	cmp	r1, #0
 800fed8:	d048      	beq.n	800ff6c <_free_r+0x98>
 800feda:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800fede:	9001      	str	r0, [sp, #4]
 800fee0:	2b00      	cmp	r3, #0
 800fee2:	f1a1 0404 	sub.w	r4, r1, #4
 800fee6:	bfb8      	it	lt
 800fee8:	18e4      	addlt	r4, r4, r3
 800feea:	f000 faf9 	bl	80104e0 <__malloc_lock>
 800feee:	4a20      	ldr	r2, [pc, #128]	; (800ff70 <_free_r+0x9c>)
 800fef0:	9801      	ldr	r0, [sp, #4]
 800fef2:	6813      	ldr	r3, [r2, #0]
 800fef4:	4615      	mov	r5, r2
 800fef6:	b933      	cbnz	r3, 800ff06 <_free_r+0x32>
 800fef8:	6063      	str	r3, [r4, #4]
 800fefa:	6014      	str	r4, [r2, #0]
 800fefc:	b003      	add	sp, #12
 800fefe:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ff02:	f000 baf3 	b.w	80104ec <__malloc_unlock>
 800ff06:	42a3      	cmp	r3, r4
 800ff08:	d90b      	bls.n	800ff22 <_free_r+0x4e>
 800ff0a:	6821      	ldr	r1, [r4, #0]
 800ff0c:	1862      	adds	r2, r4, r1
 800ff0e:	4293      	cmp	r3, r2
 800ff10:	bf04      	itt	eq
 800ff12:	681a      	ldreq	r2, [r3, #0]
 800ff14:	685b      	ldreq	r3, [r3, #4]
 800ff16:	6063      	str	r3, [r4, #4]
 800ff18:	bf04      	itt	eq
 800ff1a:	1852      	addeq	r2, r2, r1
 800ff1c:	6022      	streq	r2, [r4, #0]
 800ff1e:	602c      	str	r4, [r5, #0]
 800ff20:	e7ec      	b.n	800fefc <_free_r+0x28>
 800ff22:	461a      	mov	r2, r3
 800ff24:	685b      	ldr	r3, [r3, #4]
 800ff26:	b10b      	cbz	r3, 800ff2c <_free_r+0x58>
 800ff28:	42a3      	cmp	r3, r4
 800ff2a:	d9fa      	bls.n	800ff22 <_free_r+0x4e>
 800ff2c:	6811      	ldr	r1, [r2, #0]
 800ff2e:	1855      	adds	r5, r2, r1
 800ff30:	42a5      	cmp	r5, r4
 800ff32:	d10b      	bne.n	800ff4c <_free_r+0x78>
 800ff34:	6824      	ldr	r4, [r4, #0]
 800ff36:	4421      	add	r1, r4
 800ff38:	1854      	adds	r4, r2, r1
 800ff3a:	42a3      	cmp	r3, r4
 800ff3c:	6011      	str	r1, [r2, #0]
 800ff3e:	d1dd      	bne.n	800fefc <_free_r+0x28>
 800ff40:	681c      	ldr	r4, [r3, #0]
 800ff42:	685b      	ldr	r3, [r3, #4]
 800ff44:	6053      	str	r3, [r2, #4]
 800ff46:	4421      	add	r1, r4
 800ff48:	6011      	str	r1, [r2, #0]
 800ff4a:	e7d7      	b.n	800fefc <_free_r+0x28>
 800ff4c:	d902      	bls.n	800ff54 <_free_r+0x80>
 800ff4e:	230c      	movs	r3, #12
 800ff50:	6003      	str	r3, [r0, #0]
 800ff52:	e7d3      	b.n	800fefc <_free_r+0x28>
 800ff54:	6825      	ldr	r5, [r4, #0]
 800ff56:	1961      	adds	r1, r4, r5
 800ff58:	428b      	cmp	r3, r1
 800ff5a:	bf04      	itt	eq
 800ff5c:	6819      	ldreq	r1, [r3, #0]
 800ff5e:	685b      	ldreq	r3, [r3, #4]
 800ff60:	6063      	str	r3, [r4, #4]
 800ff62:	bf04      	itt	eq
 800ff64:	1949      	addeq	r1, r1, r5
 800ff66:	6021      	streq	r1, [r4, #0]
 800ff68:	6054      	str	r4, [r2, #4]
 800ff6a:	e7c7      	b.n	800fefc <_free_r+0x28>
 800ff6c:	b003      	add	sp, #12
 800ff6e:	bd30      	pop	{r4, r5, pc}
 800ff70:	20000258 	.word	0x20000258

0800ff74 <_malloc_r>:
 800ff74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ff76:	1ccd      	adds	r5, r1, #3
 800ff78:	f025 0503 	bic.w	r5, r5, #3
 800ff7c:	3508      	adds	r5, #8
 800ff7e:	2d0c      	cmp	r5, #12
 800ff80:	bf38      	it	cc
 800ff82:	250c      	movcc	r5, #12
 800ff84:	2d00      	cmp	r5, #0
 800ff86:	4606      	mov	r6, r0
 800ff88:	db01      	blt.n	800ff8e <_malloc_r+0x1a>
 800ff8a:	42a9      	cmp	r1, r5
 800ff8c:	d903      	bls.n	800ff96 <_malloc_r+0x22>
 800ff8e:	230c      	movs	r3, #12
 800ff90:	6033      	str	r3, [r6, #0]
 800ff92:	2000      	movs	r0, #0
 800ff94:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ff96:	f000 faa3 	bl	80104e0 <__malloc_lock>
 800ff9a:	4921      	ldr	r1, [pc, #132]	; (8010020 <_malloc_r+0xac>)
 800ff9c:	680a      	ldr	r2, [r1, #0]
 800ff9e:	4614      	mov	r4, r2
 800ffa0:	b99c      	cbnz	r4, 800ffca <_malloc_r+0x56>
 800ffa2:	4f20      	ldr	r7, [pc, #128]	; (8010024 <_malloc_r+0xb0>)
 800ffa4:	683b      	ldr	r3, [r7, #0]
 800ffa6:	b923      	cbnz	r3, 800ffb2 <_malloc_r+0x3e>
 800ffa8:	4621      	mov	r1, r4
 800ffaa:	4630      	mov	r0, r6
 800ffac:	f000 f9a0 	bl	80102f0 <_sbrk_r>
 800ffb0:	6038      	str	r0, [r7, #0]
 800ffb2:	4629      	mov	r1, r5
 800ffb4:	4630      	mov	r0, r6
 800ffb6:	f000 f99b 	bl	80102f0 <_sbrk_r>
 800ffba:	1c43      	adds	r3, r0, #1
 800ffbc:	d123      	bne.n	8010006 <_malloc_r+0x92>
 800ffbe:	230c      	movs	r3, #12
 800ffc0:	6033      	str	r3, [r6, #0]
 800ffc2:	4630      	mov	r0, r6
 800ffc4:	f000 fa92 	bl	80104ec <__malloc_unlock>
 800ffc8:	e7e3      	b.n	800ff92 <_malloc_r+0x1e>
 800ffca:	6823      	ldr	r3, [r4, #0]
 800ffcc:	1b5b      	subs	r3, r3, r5
 800ffce:	d417      	bmi.n	8010000 <_malloc_r+0x8c>
 800ffd0:	2b0b      	cmp	r3, #11
 800ffd2:	d903      	bls.n	800ffdc <_malloc_r+0x68>
 800ffd4:	6023      	str	r3, [r4, #0]
 800ffd6:	441c      	add	r4, r3
 800ffd8:	6025      	str	r5, [r4, #0]
 800ffda:	e004      	b.n	800ffe6 <_malloc_r+0x72>
 800ffdc:	6863      	ldr	r3, [r4, #4]
 800ffde:	42a2      	cmp	r2, r4
 800ffe0:	bf0c      	ite	eq
 800ffe2:	600b      	streq	r3, [r1, #0]
 800ffe4:	6053      	strne	r3, [r2, #4]
 800ffe6:	4630      	mov	r0, r6
 800ffe8:	f000 fa80 	bl	80104ec <__malloc_unlock>
 800ffec:	f104 000b 	add.w	r0, r4, #11
 800fff0:	1d23      	adds	r3, r4, #4
 800fff2:	f020 0007 	bic.w	r0, r0, #7
 800fff6:	1ac2      	subs	r2, r0, r3
 800fff8:	d0cc      	beq.n	800ff94 <_malloc_r+0x20>
 800fffa:	1a1b      	subs	r3, r3, r0
 800fffc:	50a3      	str	r3, [r4, r2]
 800fffe:	e7c9      	b.n	800ff94 <_malloc_r+0x20>
 8010000:	4622      	mov	r2, r4
 8010002:	6864      	ldr	r4, [r4, #4]
 8010004:	e7cc      	b.n	800ffa0 <_malloc_r+0x2c>
 8010006:	1cc4      	adds	r4, r0, #3
 8010008:	f024 0403 	bic.w	r4, r4, #3
 801000c:	42a0      	cmp	r0, r4
 801000e:	d0e3      	beq.n	800ffd8 <_malloc_r+0x64>
 8010010:	1a21      	subs	r1, r4, r0
 8010012:	4630      	mov	r0, r6
 8010014:	f000 f96c 	bl	80102f0 <_sbrk_r>
 8010018:	3001      	adds	r0, #1
 801001a:	d1dd      	bne.n	800ffd8 <_malloc_r+0x64>
 801001c:	e7cf      	b.n	800ffbe <_malloc_r+0x4a>
 801001e:	bf00      	nop
 8010020:	20000258 	.word	0x20000258
 8010024:	2000025c 	.word	0x2000025c

08010028 <__sfputc_r>:
 8010028:	6893      	ldr	r3, [r2, #8]
 801002a:	3b01      	subs	r3, #1
 801002c:	2b00      	cmp	r3, #0
 801002e:	b410      	push	{r4}
 8010030:	6093      	str	r3, [r2, #8]
 8010032:	da08      	bge.n	8010046 <__sfputc_r+0x1e>
 8010034:	6994      	ldr	r4, [r2, #24]
 8010036:	42a3      	cmp	r3, r4
 8010038:	db01      	blt.n	801003e <__sfputc_r+0x16>
 801003a:	290a      	cmp	r1, #10
 801003c:	d103      	bne.n	8010046 <__sfputc_r+0x1e>
 801003e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010042:	f7fd bd99 	b.w	800db78 <__swbuf_r>
 8010046:	6813      	ldr	r3, [r2, #0]
 8010048:	1c58      	adds	r0, r3, #1
 801004a:	6010      	str	r0, [r2, #0]
 801004c:	7019      	strb	r1, [r3, #0]
 801004e:	4608      	mov	r0, r1
 8010050:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010054:	4770      	bx	lr

08010056 <__sfputs_r>:
 8010056:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010058:	4606      	mov	r6, r0
 801005a:	460f      	mov	r7, r1
 801005c:	4614      	mov	r4, r2
 801005e:	18d5      	adds	r5, r2, r3
 8010060:	42ac      	cmp	r4, r5
 8010062:	d101      	bne.n	8010068 <__sfputs_r+0x12>
 8010064:	2000      	movs	r0, #0
 8010066:	e007      	b.n	8010078 <__sfputs_r+0x22>
 8010068:	f814 1b01 	ldrb.w	r1, [r4], #1
 801006c:	463a      	mov	r2, r7
 801006e:	4630      	mov	r0, r6
 8010070:	f7ff ffda 	bl	8010028 <__sfputc_r>
 8010074:	1c43      	adds	r3, r0, #1
 8010076:	d1f3      	bne.n	8010060 <__sfputs_r+0xa>
 8010078:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801007c <_vfiprintf_r>:
 801007c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010080:	460d      	mov	r5, r1
 8010082:	b09d      	sub	sp, #116	; 0x74
 8010084:	4614      	mov	r4, r2
 8010086:	4698      	mov	r8, r3
 8010088:	4606      	mov	r6, r0
 801008a:	b118      	cbz	r0, 8010094 <_vfiprintf_r+0x18>
 801008c:	6983      	ldr	r3, [r0, #24]
 801008e:	b90b      	cbnz	r3, 8010094 <_vfiprintf_r+0x18>
 8010090:	f7fe fdc4 	bl	800ec1c <__sinit>
 8010094:	4b89      	ldr	r3, [pc, #548]	; (80102bc <_vfiprintf_r+0x240>)
 8010096:	429d      	cmp	r5, r3
 8010098:	d11b      	bne.n	80100d2 <_vfiprintf_r+0x56>
 801009a:	6875      	ldr	r5, [r6, #4]
 801009c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801009e:	07d9      	lsls	r1, r3, #31
 80100a0:	d405      	bmi.n	80100ae <_vfiprintf_r+0x32>
 80100a2:	89ab      	ldrh	r3, [r5, #12]
 80100a4:	059a      	lsls	r2, r3, #22
 80100a6:	d402      	bmi.n	80100ae <_vfiprintf_r+0x32>
 80100a8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80100aa:	f7ff f9c8 	bl	800f43e <__retarget_lock_acquire_recursive>
 80100ae:	89ab      	ldrh	r3, [r5, #12]
 80100b0:	071b      	lsls	r3, r3, #28
 80100b2:	d501      	bpl.n	80100b8 <_vfiprintf_r+0x3c>
 80100b4:	692b      	ldr	r3, [r5, #16]
 80100b6:	b9eb      	cbnz	r3, 80100f4 <_vfiprintf_r+0x78>
 80100b8:	4629      	mov	r1, r5
 80100ba:	4630      	mov	r0, r6
 80100bc:	f7fd fdae 	bl	800dc1c <__swsetup_r>
 80100c0:	b1c0      	cbz	r0, 80100f4 <_vfiprintf_r+0x78>
 80100c2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80100c4:	07dc      	lsls	r4, r3, #31
 80100c6:	d50e      	bpl.n	80100e6 <_vfiprintf_r+0x6a>
 80100c8:	f04f 30ff 	mov.w	r0, #4294967295
 80100cc:	b01d      	add	sp, #116	; 0x74
 80100ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80100d2:	4b7b      	ldr	r3, [pc, #492]	; (80102c0 <_vfiprintf_r+0x244>)
 80100d4:	429d      	cmp	r5, r3
 80100d6:	d101      	bne.n	80100dc <_vfiprintf_r+0x60>
 80100d8:	68b5      	ldr	r5, [r6, #8]
 80100da:	e7df      	b.n	801009c <_vfiprintf_r+0x20>
 80100dc:	4b79      	ldr	r3, [pc, #484]	; (80102c4 <_vfiprintf_r+0x248>)
 80100de:	429d      	cmp	r5, r3
 80100e0:	bf08      	it	eq
 80100e2:	68f5      	ldreq	r5, [r6, #12]
 80100e4:	e7da      	b.n	801009c <_vfiprintf_r+0x20>
 80100e6:	89ab      	ldrh	r3, [r5, #12]
 80100e8:	0598      	lsls	r0, r3, #22
 80100ea:	d4ed      	bmi.n	80100c8 <_vfiprintf_r+0x4c>
 80100ec:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80100ee:	f7ff f9a7 	bl	800f440 <__retarget_lock_release_recursive>
 80100f2:	e7e9      	b.n	80100c8 <_vfiprintf_r+0x4c>
 80100f4:	2300      	movs	r3, #0
 80100f6:	9309      	str	r3, [sp, #36]	; 0x24
 80100f8:	2320      	movs	r3, #32
 80100fa:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80100fe:	f8cd 800c 	str.w	r8, [sp, #12]
 8010102:	2330      	movs	r3, #48	; 0x30
 8010104:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80102c8 <_vfiprintf_r+0x24c>
 8010108:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801010c:	f04f 0901 	mov.w	r9, #1
 8010110:	4623      	mov	r3, r4
 8010112:	469a      	mov	sl, r3
 8010114:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010118:	b10a      	cbz	r2, 801011e <_vfiprintf_r+0xa2>
 801011a:	2a25      	cmp	r2, #37	; 0x25
 801011c:	d1f9      	bne.n	8010112 <_vfiprintf_r+0x96>
 801011e:	ebba 0b04 	subs.w	fp, sl, r4
 8010122:	d00b      	beq.n	801013c <_vfiprintf_r+0xc0>
 8010124:	465b      	mov	r3, fp
 8010126:	4622      	mov	r2, r4
 8010128:	4629      	mov	r1, r5
 801012a:	4630      	mov	r0, r6
 801012c:	f7ff ff93 	bl	8010056 <__sfputs_r>
 8010130:	3001      	adds	r0, #1
 8010132:	f000 80aa 	beq.w	801028a <_vfiprintf_r+0x20e>
 8010136:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8010138:	445a      	add	r2, fp
 801013a:	9209      	str	r2, [sp, #36]	; 0x24
 801013c:	f89a 3000 	ldrb.w	r3, [sl]
 8010140:	2b00      	cmp	r3, #0
 8010142:	f000 80a2 	beq.w	801028a <_vfiprintf_r+0x20e>
 8010146:	2300      	movs	r3, #0
 8010148:	f04f 32ff 	mov.w	r2, #4294967295
 801014c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010150:	f10a 0a01 	add.w	sl, sl, #1
 8010154:	9304      	str	r3, [sp, #16]
 8010156:	9307      	str	r3, [sp, #28]
 8010158:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801015c:	931a      	str	r3, [sp, #104]	; 0x68
 801015e:	4654      	mov	r4, sl
 8010160:	2205      	movs	r2, #5
 8010162:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010166:	4858      	ldr	r0, [pc, #352]	; (80102c8 <_vfiprintf_r+0x24c>)
 8010168:	f7f0 f85a 	bl	8000220 <memchr>
 801016c:	9a04      	ldr	r2, [sp, #16]
 801016e:	b9d8      	cbnz	r0, 80101a8 <_vfiprintf_r+0x12c>
 8010170:	06d1      	lsls	r1, r2, #27
 8010172:	bf44      	itt	mi
 8010174:	2320      	movmi	r3, #32
 8010176:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801017a:	0713      	lsls	r3, r2, #28
 801017c:	bf44      	itt	mi
 801017e:	232b      	movmi	r3, #43	; 0x2b
 8010180:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8010184:	f89a 3000 	ldrb.w	r3, [sl]
 8010188:	2b2a      	cmp	r3, #42	; 0x2a
 801018a:	d015      	beq.n	80101b8 <_vfiprintf_r+0x13c>
 801018c:	9a07      	ldr	r2, [sp, #28]
 801018e:	4654      	mov	r4, sl
 8010190:	2000      	movs	r0, #0
 8010192:	f04f 0c0a 	mov.w	ip, #10
 8010196:	4621      	mov	r1, r4
 8010198:	f811 3b01 	ldrb.w	r3, [r1], #1
 801019c:	3b30      	subs	r3, #48	; 0x30
 801019e:	2b09      	cmp	r3, #9
 80101a0:	d94e      	bls.n	8010240 <_vfiprintf_r+0x1c4>
 80101a2:	b1b0      	cbz	r0, 80101d2 <_vfiprintf_r+0x156>
 80101a4:	9207      	str	r2, [sp, #28]
 80101a6:	e014      	b.n	80101d2 <_vfiprintf_r+0x156>
 80101a8:	eba0 0308 	sub.w	r3, r0, r8
 80101ac:	fa09 f303 	lsl.w	r3, r9, r3
 80101b0:	4313      	orrs	r3, r2
 80101b2:	9304      	str	r3, [sp, #16]
 80101b4:	46a2      	mov	sl, r4
 80101b6:	e7d2      	b.n	801015e <_vfiprintf_r+0xe2>
 80101b8:	9b03      	ldr	r3, [sp, #12]
 80101ba:	1d19      	adds	r1, r3, #4
 80101bc:	681b      	ldr	r3, [r3, #0]
 80101be:	9103      	str	r1, [sp, #12]
 80101c0:	2b00      	cmp	r3, #0
 80101c2:	bfbb      	ittet	lt
 80101c4:	425b      	neglt	r3, r3
 80101c6:	f042 0202 	orrlt.w	r2, r2, #2
 80101ca:	9307      	strge	r3, [sp, #28]
 80101cc:	9307      	strlt	r3, [sp, #28]
 80101ce:	bfb8      	it	lt
 80101d0:	9204      	strlt	r2, [sp, #16]
 80101d2:	7823      	ldrb	r3, [r4, #0]
 80101d4:	2b2e      	cmp	r3, #46	; 0x2e
 80101d6:	d10c      	bne.n	80101f2 <_vfiprintf_r+0x176>
 80101d8:	7863      	ldrb	r3, [r4, #1]
 80101da:	2b2a      	cmp	r3, #42	; 0x2a
 80101dc:	d135      	bne.n	801024a <_vfiprintf_r+0x1ce>
 80101de:	9b03      	ldr	r3, [sp, #12]
 80101e0:	1d1a      	adds	r2, r3, #4
 80101e2:	681b      	ldr	r3, [r3, #0]
 80101e4:	9203      	str	r2, [sp, #12]
 80101e6:	2b00      	cmp	r3, #0
 80101e8:	bfb8      	it	lt
 80101ea:	f04f 33ff 	movlt.w	r3, #4294967295
 80101ee:	3402      	adds	r4, #2
 80101f0:	9305      	str	r3, [sp, #20]
 80101f2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80102d8 <_vfiprintf_r+0x25c>
 80101f6:	7821      	ldrb	r1, [r4, #0]
 80101f8:	2203      	movs	r2, #3
 80101fa:	4650      	mov	r0, sl
 80101fc:	f7f0 f810 	bl	8000220 <memchr>
 8010200:	b140      	cbz	r0, 8010214 <_vfiprintf_r+0x198>
 8010202:	2340      	movs	r3, #64	; 0x40
 8010204:	eba0 000a 	sub.w	r0, r0, sl
 8010208:	fa03 f000 	lsl.w	r0, r3, r0
 801020c:	9b04      	ldr	r3, [sp, #16]
 801020e:	4303      	orrs	r3, r0
 8010210:	3401      	adds	r4, #1
 8010212:	9304      	str	r3, [sp, #16]
 8010214:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010218:	482c      	ldr	r0, [pc, #176]	; (80102cc <_vfiprintf_r+0x250>)
 801021a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801021e:	2206      	movs	r2, #6
 8010220:	f7ef fffe 	bl	8000220 <memchr>
 8010224:	2800      	cmp	r0, #0
 8010226:	d03f      	beq.n	80102a8 <_vfiprintf_r+0x22c>
 8010228:	4b29      	ldr	r3, [pc, #164]	; (80102d0 <_vfiprintf_r+0x254>)
 801022a:	bb1b      	cbnz	r3, 8010274 <_vfiprintf_r+0x1f8>
 801022c:	9b03      	ldr	r3, [sp, #12]
 801022e:	3307      	adds	r3, #7
 8010230:	f023 0307 	bic.w	r3, r3, #7
 8010234:	3308      	adds	r3, #8
 8010236:	9303      	str	r3, [sp, #12]
 8010238:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801023a:	443b      	add	r3, r7
 801023c:	9309      	str	r3, [sp, #36]	; 0x24
 801023e:	e767      	b.n	8010110 <_vfiprintf_r+0x94>
 8010240:	fb0c 3202 	mla	r2, ip, r2, r3
 8010244:	460c      	mov	r4, r1
 8010246:	2001      	movs	r0, #1
 8010248:	e7a5      	b.n	8010196 <_vfiprintf_r+0x11a>
 801024a:	2300      	movs	r3, #0
 801024c:	3401      	adds	r4, #1
 801024e:	9305      	str	r3, [sp, #20]
 8010250:	4619      	mov	r1, r3
 8010252:	f04f 0c0a 	mov.w	ip, #10
 8010256:	4620      	mov	r0, r4
 8010258:	f810 2b01 	ldrb.w	r2, [r0], #1
 801025c:	3a30      	subs	r2, #48	; 0x30
 801025e:	2a09      	cmp	r2, #9
 8010260:	d903      	bls.n	801026a <_vfiprintf_r+0x1ee>
 8010262:	2b00      	cmp	r3, #0
 8010264:	d0c5      	beq.n	80101f2 <_vfiprintf_r+0x176>
 8010266:	9105      	str	r1, [sp, #20]
 8010268:	e7c3      	b.n	80101f2 <_vfiprintf_r+0x176>
 801026a:	fb0c 2101 	mla	r1, ip, r1, r2
 801026e:	4604      	mov	r4, r0
 8010270:	2301      	movs	r3, #1
 8010272:	e7f0      	b.n	8010256 <_vfiprintf_r+0x1da>
 8010274:	ab03      	add	r3, sp, #12
 8010276:	9300      	str	r3, [sp, #0]
 8010278:	462a      	mov	r2, r5
 801027a:	4b16      	ldr	r3, [pc, #88]	; (80102d4 <_vfiprintf_r+0x258>)
 801027c:	a904      	add	r1, sp, #16
 801027e:	4630      	mov	r0, r6
 8010280:	f7fc f960 	bl	800c544 <_printf_float>
 8010284:	4607      	mov	r7, r0
 8010286:	1c78      	adds	r0, r7, #1
 8010288:	d1d6      	bne.n	8010238 <_vfiprintf_r+0x1bc>
 801028a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801028c:	07d9      	lsls	r1, r3, #31
 801028e:	d405      	bmi.n	801029c <_vfiprintf_r+0x220>
 8010290:	89ab      	ldrh	r3, [r5, #12]
 8010292:	059a      	lsls	r2, r3, #22
 8010294:	d402      	bmi.n	801029c <_vfiprintf_r+0x220>
 8010296:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8010298:	f7ff f8d2 	bl	800f440 <__retarget_lock_release_recursive>
 801029c:	89ab      	ldrh	r3, [r5, #12]
 801029e:	065b      	lsls	r3, r3, #25
 80102a0:	f53f af12 	bmi.w	80100c8 <_vfiprintf_r+0x4c>
 80102a4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80102a6:	e711      	b.n	80100cc <_vfiprintf_r+0x50>
 80102a8:	ab03      	add	r3, sp, #12
 80102aa:	9300      	str	r3, [sp, #0]
 80102ac:	462a      	mov	r2, r5
 80102ae:	4b09      	ldr	r3, [pc, #36]	; (80102d4 <_vfiprintf_r+0x258>)
 80102b0:	a904      	add	r1, sp, #16
 80102b2:	4630      	mov	r0, r6
 80102b4:	f7fc fbea 	bl	800ca8c <_printf_i>
 80102b8:	e7e4      	b.n	8010284 <_vfiprintf_r+0x208>
 80102ba:	bf00      	nop
 80102bc:	08011bb0 	.word	0x08011bb0
 80102c0:	08011bd0 	.word	0x08011bd0
 80102c4:	08011b90 	.word	0x08011b90
 80102c8:	08011dcc 	.word	0x08011dcc
 80102cc:	08011dd6 	.word	0x08011dd6
 80102d0:	0800c545 	.word	0x0800c545
 80102d4:	08010057 	.word	0x08010057
 80102d8:	08011dd2 	.word	0x08011dd2
 80102dc:	00000000 	.word	0x00000000

080102e0 <nan>:
 80102e0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 80102e8 <nan+0x8>
 80102e4:	4770      	bx	lr
 80102e6:	bf00      	nop
 80102e8:	00000000 	.word	0x00000000
 80102ec:	7ff80000 	.word	0x7ff80000

080102f0 <_sbrk_r>:
 80102f0:	b538      	push	{r3, r4, r5, lr}
 80102f2:	4d06      	ldr	r5, [pc, #24]	; (801030c <_sbrk_r+0x1c>)
 80102f4:	2300      	movs	r3, #0
 80102f6:	4604      	mov	r4, r0
 80102f8:	4608      	mov	r0, r1
 80102fa:	602b      	str	r3, [r5, #0]
 80102fc:	f7f6 fc9e 	bl	8006c3c <_sbrk>
 8010300:	1c43      	adds	r3, r0, #1
 8010302:	d102      	bne.n	801030a <_sbrk_r+0x1a>
 8010304:	682b      	ldr	r3, [r5, #0]
 8010306:	b103      	cbz	r3, 801030a <_sbrk_r+0x1a>
 8010308:	6023      	str	r3, [r4, #0]
 801030a:	bd38      	pop	{r3, r4, r5, pc}
 801030c:	200095a4 	.word	0x200095a4

08010310 <__sread>:
 8010310:	b510      	push	{r4, lr}
 8010312:	460c      	mov	r4, r1
 8010314:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010318:	f000 f8ee 	bl	80104f8 <_read_r>
 801031c:	2800      	cmp	r0, #0
 801031e:	bfab      	itete	ge
 8010320:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8010322:	89a3      	ldrhlt	r3, [r4, #12]
 8010324:	181b      	addge	r3, r3, r0
 8010326:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801032a:	bfac      	ite	ge
 801032c:	6563      	strge	r3, [r4, #84]	; 0x54
 801032e:	81a3      	strhlt	r3, [r4, #12]
 8010330:	bd10      	pop	{r4, pc}

08010332 <__swrite>:
 8010332:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010336:	461f      	mov	r7, r3
 8010338:	898b      	ldrh	r3, [r1, #12]
 801033a:	05db      	lsls	r3, r3, #23
 801033c:	4605      	mov	r5, r0
 801033e:	460c      	mov	r4, r1
 8010340:	4616      	mov	r6, r2
 8010342:	d505      	bpl.n	8010350 <__swrite+0x1e>
 8010344:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010348:	2302      	movs	r3, #2
 801034a:	2200      	movs	r2, #0
 801034c:	f000 f8b6 	bl	80104bc <_lseek_r>
 8010350:	89a3      	ldrh	r3, [r4, #12]
 8010352:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010356:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801035a:	81a3      	strh	r3, [r4, #12]
 801035c:	4632      	mov	r2, r6
 801035e:	463b      	mov	r3, r7
 8010360:	4628      	mov	r0, r5
 8010362:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010366:	f000 b835 	b.w	80103d4 <_write_r>

0801036a <__sseek>:
 801036a:	b510      	push	{r4, lr}
 801036c:	460c      	mov	r4, r1
 801036e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010372:	f000 f8a3 	bl	80104bc <_lseek_r>
 8010376:	1c43      	adds	r3, r0, #1
 8010378:	89a3      	ldrh	r3, [r4, #12]
 801037a:	bf15      	itete	ne
 801037c:	6560      	strne	r0, [r4, #84]	; 0x54
 801037e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8010382:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8010386:	81a3      	strheq	r3, [r4, #12]
 8010388:	bf18      	it	ne
 801038a:	81a3      	strhne	r3, [r4, #12]
 801038c:	bd10      	pop	{r4, pc}

0801038e <__sclose>:
 801038e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010392:	f000 b84f 	b.w	8010434 <_close_r>

08010396 <strncmp>:
 8010396:	b510      	push	{r4, lr}
 8010398:	b16a      	cbz	r2, 80103b6 <strncmp+0x20>
 801039a:	3901      	subs	r1, #1
 801039c:	1884      	adds	r4, r0, r2
 801039e:	f810 3b01 	ldrb.w	r3, [r0], #1
 80103a2:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 80103a6:	4293      	cmp	r3, r2
 80103a8:	d103      	bne.n	80103b2 <strncmp+0x1c>
 80103aa:	42a0      	cmp	r0, r4
 80103ac:	d001      	beq.n	80103b2 <strncmp+0x1c>
 80103ae:	2b00      	cmp	r3, #0
 80103b0:	d1f5      	bne.n	801039e <strncmp+0x8>
 80103b2:	1a98      	subs	r0, r3, r2
 80103b4:	bd10      	pop	{r4, pc}
 80103b6:	4610      	mov	r0, r2
 80103b8:	e7fc      	b.n	80103b4 <strncmp+0x1e>

080103ba <__ascii_wctomb>:
 80103ba:	b149      	cbz	r1, 80103d0 <__ascii_wctomb+0x16>
 80103bc:	2aff      	cmp	r2, #255	; 0xff
 80103be:	bf85      	ittet	hi
 80103c0:	238a      	movhi	r3, #138	; 0x8a
 80103c2:	6003      	strhi	r3, [r0, #0]
 80103c4:	700a      	strbls	r2, [r1, #0]
 80103c6:	f04f 30ff 	movhi.w	r0, #4294967295
 80103ca:	bf98      	it	ls
 80103cc:	2001      	movls	r0, #1
 80103ce:	4770      	bx	lr
 80103d0:	4608      	mov	r0, r1
 80103d2:	4770      	bx	lr

080103d4 <_write_r>:
 80103d4:	b538      	push	{r3, r4, r5, lr}
 80103d6:	4d07      	ldr	r5, [pc, #28]	; (80103f4 <_write_r+0x20>)
 80103d8:	4604      	mov	r4, r0
 80103da:	4608      	mov	r0, r1
 80103dc:	4611      	mov	r1, r2
 80103de:	2200      	movs	r2, #0
 80103e0:	602a      	str	r2, [r5, #0]
 80103e2:	461a      	mov	r2, r3
 80103e4:	f7f6 fbd9 	bl	8006b9a <_write>
 80103e8:	1c43      	adds	r3, r0, #1
 80103ea:	d102      	bne.n	80103f2 <_write_r+0x1e>
 80103ec:	682b      	ldr	r3, [r5, #0]
 80103ee:	b103      	cbz	r3, 80103f2 <_write_r+0x1e>
 80103f0:	6023      	str	r3, [r4, #0]
 80103f2:	bd38      	pop	{r3, r4, r5, pc}
 80103f4:	200095a4 	.word	0x200095a4

080103f8 <__assert_func>:
 80103f8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80103fa:	4614      	mov	r4, r2
 80103fc:	461a      	mov	r2, r3
 80103fe:	4b09      	ldr	r3, [pc, #36]	; (8010424 <__assert_func+0x2c>)
 8010400:	681b      	ldr	r3, [r3, #0]
 8010402:	4605      	mov	r5, r0
 8010404:	68d8      	ldr	r0, [r3, #12]
 8010406:	b14c      	cbz	r4, 801041c <__assert_func+0x24>
 8010408:	4b07      	ldr	r3, [pc, #28]	; (8010428 <__assert_func+0x30>)
 801040a:	9100      	str	r1, [sp, #0]
 801040c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8010410:	4906      	ldr	r1, [pc, #24]	; (801042c <__assert_func+0x34>)
 8010412:	462b      	mov	r3, r5
 8010414:	f000 f81e 	bl	8010454 <fiprintf>
 8010418:	f000 f880 	bl	801051c <abort>
 801041c:	4b04      	ldr	r3, [pc, #16]	; (8010430 <__assert_func+0x38>)
 801041e:	461c      	mov	r4, r3
 8010420:	e7f3      	b.n	801040a <__assert_func+0x12>
 8010422:	bf00      	nop
 8010424:	2000004c 	.word	0x2000004c
 8010428:	08011ddd 	.word	0x08011ddd
 801042c:	08011dea 	.word	0x08011dea
 8010430:	08011e18 	.word	0x08011e18

08010434 <_close_r>:
 8010434:	b538      	push	{r3, r4, r5, lr}
 8010436:	4d06      	ldr	r5, [pc, #24]	; (8010450 <_close_r+0x1c>)
 8010438:	2300      	movs	r3, #0
 801043a:	4604      	mov	r4, r0
 801043c:	4608      	mov	r0, r1
 801043e:	602b      	str	r3, [r5, #0]
 8010440:	f7f6 fbc7 	bl	8006bd2 <_close>
 8010444:	1c43      	adds	r3, r0, #1
 8010446:	d102      	bne.n	801044e <_close_r+0x1a>
 8010448:	682b      	ldr	r3, [r5, #0]
 801044a:	b103      	cbz	r3, 801044e <_close_r+0x1a>
 801044c:	6023      	str	r3, [r4, #0]
 801044e:	bd38      	pop	{r3, r4, r5, pc}
 8010450:	200095a4 	.word	0x200095a4

08010454 <fiprintf>:
 8010454:	b40e      	push	{r1, r2, r3}
 8010456:	b503      	push	{r0, r1, lr}
 8010458:	4601      	mov	r1, r0
 801045a:	ab03      	add	r3, sp, #12
 801045c:	4805      	ldr	r0, [pc, #20]	; (8010474 <fiprintf+0x20>)
 801045e:	f853 2b04 	ldr.w	r2, [r3], #4
 8010462:	6800      	ldr	r0, [r0, #0]
 8010464:	9301      	str	r3, [sp, #4]
 8010466:	f7ff fe09 	bl	801007c <_vfiprintf_r>
 801046a:	b002      	add	sp, #8
 801046c:	f85d eb04 	ldr.w	lr, [sp], #4
 8010470:	b003      	add	sp, #12
 8010472:	4770      	bx	lr
 8010474:	2000004c 	.word	0x2000004c

08010478 <_fstat_r>:
 8010478:	b538      	push	{r3, r4, r5, lr}
 801047a:	4d07      	ldr	r5, [pc, #28]	; (8010498 <_fstat_r+0x20>)
 801047c:	2300      	movs	r3, #0
 801047e:	4604      	mov	r4, r0
 8010480:	4608      	mov	r0, r1
 8010482:	4611      	mov	r1, r2
 8010484:	602b      	str	r3, [r5, #0]
 8010486:	f7f6 fbb0 	bl	8006bea <_fstat>
 801048a:	1c43      	adds	r3, r0, #1
 801048c:	d102      	bne.n	8010494 <_fstat_r+0x1c>
 801048e:	682b      	ldr	r3, [r5, #0]
 8010490:	b103      	cbz	r3, 8010494 <_fstat_r+0x1c>
 8010492:	6023      	str	r3, [r4, #0]
 8010494:	bd38      	pop	{r3, r4, r5, pc}
 8010496:	bf00      	nop
 8010498:	200095a4 	.word	0x200095a4

0801049c <_isatty_r>:
 801049c:	b538      	push	{r3, r4, r5, lr}
 801049e:	4d06      	ldr	r5, [pc, #24]	; (80104b8 <_isatty_r+0x1c>)
 80104a0:	2300      	movs	r3, #0
 80104a2:	4604      	mov	r4, r0
 80104a4:	4608      	mov	r0, r1
 80104a6:	602b      	str	r3, [r5, #0]
 80104a8:	f7f6 fbaf 	bl	8006c0a <_isatty>
 80104ac:	1c43      	adds	r3, r0, #1
 80104ae:	d102      	bne.n	80104b6 <_isatty_r+0x1a>
 80104b0:	682b      	ldr	r3, [r5, #0]
 80104b2:	b103      	cbz	r3, 80104b6 <_isatty_r+0x1a>
 80104b4:	6023      	str	r3, [r4, #0]
 80104b6:	bd38      	pop	{r3, r4, r5, pc}
 80104b8:	200095a4 	.word	0x200095a4

080104bc <_lseek_r>:
 80104bc:	b538      	push	{r3, r4, r5, lr}
 80104be:	4d07      	ldr	r5, [pc, #28]	; (80104dc <_lseek_r+0x20>)
 80104c0:	4604      	mov	r4, r0
 80104c2:	4608      	mov	r0, r1
 80104c4:	4611      	mov	r1, r2
 80104c6:	2200      	movs	r2, #0
 80104c8:	602a      	str	r2, [r5, #0]
 80104ca:	461a      	mov	r2, r3
 80104cc:	f7f6 fba8 	bl	8006c20 <_lseek>
 80104d0:	1c43      	adds	r3, r0, #1
 80104d2:	d102      	bne.n	80104da <_lseek_r+0x1e>
 80104d4:	682b      	ldr	r3, [r5, #0]
 80104d6:	b103      	cbz	r3, 80104da <_lseek_r+0x1e>
 80104d8:	6023      	str	r3, [r4, #0]
 80104da:	bd38      	pop	{r3, r4, r5, pc}
 80104dc:	200095a4 	.word	0x200095a4

080104e0 <__malloc_lock>:
 80104e0:	4801      	ldr	r0, [pc, #4]	; (80104e8 <__malloc_lock+0x8>)
 80104e2:	f7fe bfac 	b.w	800f43e <__retarget_lock_acquire_recursive>
 80104e6:	bf00      	nop
 80104e8:	2000959c 	.word	0x2000959c

080104ec <__malloc_unlock>:
 80104ec:	4801      	ldr	r0, [pc, #4]	; (80104f4 <__malloc_unlock+0x8>)
 80104ee:	f7fe bfa7 	b.w	800f440 <__retarget_lock_release_recursive>
 80104f2:	bf00      	nop
 80104f4:	2000959c 	.word	0x2000959c

080104f8 <_read_r>:
 80104f8:	b538      	push	{r3, r4, r5, lr}
 80104fa:	4d07      	ldr	r5, [pc, #28]	; (8010518 <_read_r+0x20>)
 80104fc:	4604      	mov	r4, r0
 80104fe:	4608      	mov	r0, r1
 8010500:	4611      	mov	r1, r2
 8010502:	2200      	movs	r2, #0
 8010504:	602a      	str	r2, [r5, #0]
 8010506:	461a      	mov	r2, r3
 8010508:	f7f6 fb2a 	bl	8006b60 <_read>
 801050c:	1c43      	adds	r3, r0, #1
 801050e:	d102      	bne.n	8010516 <_read_r+0x1e>
 8010510:	682b      	ldr	r3, [r5, #0]
 8010512:	b103      	cbz	r3, 8010516 <_read_r+0x1e>
 8010514:	6023      	str	r3, [r4, #0]
 8010516:	bd38      	pop	{r3, r4, r5, pc}
 8010518:	200095a4 	.word	0x200095a4

0801051c <abort>:
 801051c:	b508      	push	{r3, lr}
 801051e:	2006      	movs	r0, #6
 8010520:	f000 f82c 	bl	801057c <raise>
 8010524:	2001      	movs	r0, #1
 8010526:	f7f6 fb11 	bl	8006b4c <_exit>

0801052a <_raise_r>:
 801052a:	291f      	cmp	r1, #31
 801052c:	b538      	push	{r3, r4, r5, lr}
 801052e:	4604      	mov	r4, r0
 8010530:	460d      	mov	r5, r1
 8010532:	d904      	bls.n	801053e <_raise_r+0x14>
 8010534:	2316      	movs	r3, #22
 8010536:	6003      	str	r3, [r0, #0]
 8010538:	f04f 30ff 	mov.w	r0, #4294967295
 801053c:	bd38      	pop	{r3, r4, r5, pc}
 801053e:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8010540:	b112      	cbz	r2, 8010548 <_raise_r+0x1e>
 8010542:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8010546:	b94b      	cbnz	r3, 801055c <_raise_r+0x32>
 8010548:	4620      	mov	r0, r4
 801054a:	f000 f831 	bl	80105b0 <_getpid_r>
 801054e:	462a      	mov	r2, r5
 8010550:	4601      	mov	r1, r0
 8010552:	4620      	mov	r0, r4
 8010554:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010558:	f000 b818 	b.w	801058c <_kill_r>
 801055c:	2b01      	cmp	r3, #1
 801055e:	d00a      	beq.n	8010576 <_raise_r+0x4c>
 8010560:	1c59      	adds	r1, r3, #1
 8010562:	d103      	bne.n	801056c <_raise_r+0x42>
 8010564:	2316      	movs	r3, #22
 8010566:	6003      	str	r3, [r0, #0]
 8010568:	2001      	movs	r0, #1
 801056a:	e7e7      	b.n	801053c <_raise_r+0x12>
 801056c:	2400      	movs	r4, #0
 801056e:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8010572:	4628      	mov	r0, r5
 8010574:	4798      	blx	r3
 8010576:	2000      	movs	r0, #0
 8010578:	e7e0      	b.n	801053c <_raise_r+0x12>
	...

0801057c <raise>:
 801057c:	4b02      	ldr	r3, [pc, #8]	; (8010588 <raise+0xc>)
 801057e:	4601      	mov	r1, r0
 8010580:	6818      	ldr	r0, [r3, #0]
 8010582:	f7ff bfd2 	b.w	801052a <_raise_r>
 8010586:	bf00      	nop
 8010588:	2000004c 	.word	0x2000004c

0801058c <_kill_r>:
 801058c:	b538      	push	{r3, r4, r5, lr}
 801058e:	4d07      	ldr	r5, [pc, #28]	; (80105ac <_kill_r+0x20>)
 8010590:	2300      	movs	r3, #0
 8010592:	4604      	mov	r4, r0
 8010594:	4608      	mov	r0, r1
 8010596:	4611      	mov	r1, r2
 8010598:	602b      	str	r3, [r5, #0]
 801059a:	f7f6 fac7 	bl	8006b2c <_kill>
 801059e:	1c43      	adds	r3, r0, #1
 80105a0:	d102      	bne.n	80105a8 <_kill_r+0x1c>
 80105a2:	682b      	ldr	r3, [r5, #0]
 80105a4:	b103      	cbz	r3, 80105a8 <_kill_r+0x1c>
 80105a6:	6023      	str	r3, [r4, #0]
 80105a8:	bd38      	pop	{r3, r4, r5, pc}
 80105aa:	bf00      	nop
 80105ac:	200095a4 	.word	0x200095a4

080105b0 <_getpid_r>:
 80105b0:	f7f6 bab4 	b.w	8006b1c <_getpid>

080105b4 <_init>:
 80105b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80105b6:	bf00      	nop
 80105b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80105ba:	bc08      	pop	{r3}
 80105bc:	469e      	mov	lr, r3
 80105be:	4770      	bx	lr

080105c0 <_fini>:
 80105c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80105c2:	bf00      	nop
 80105c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80105c6:	bc08      	pop	{r3}
 80105c8:	469e      	mov	lr, r3
 80105ca:	4770      	bx	lr
