EESchema Schematic File Version 4
LIBS:AMC_FMC_Carrier-PcbDoc-cache
EELAYER 29 0
EELAYER END
$Descr A2 23386 16535
encoding utf-8
Sheet 1 25
Title "Simple AFC"
Date "2019-01-16"
Rev "9"
Comp "Michał Gąska / WUT"
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 8500 7950 1550 1550
U 5BD31F9F
F0 "FMC_2" 50
F1 "FMC_2.sch" 50
F2 "FMC2_N_LA_[0..33]" B R 10050 8100 50 
F3 "FMC2_P_LA_[0..33]" B R 10050 8200 50 
F4 "FMC2_GBTCLK0_M2C_P" O R 10050 8850 50 
F5 "FMC2_GBTCLK0_M2C_N" O R 10050 8950 50 
F6 "FMC2_CLK1_M2C_P" O R 10050 9100 50 
F7 "FMC2_CLK1_M2C_N" O R 10050 9200 50 
F8 "FMC2_CLK0_M2C_P" O R 10050 9350 50 
F9 "FMC2_CLK0_M2C_N" O R 10050 9450 50 
F10 "FMC2_PRSNT_M2C_L" O L 8500 8250 50 
F11 "I2C_FMC2_SCL" I L 8500 8350 50 
F12 "I2C_FMC2_SDA" B L 8500 8450 50 
F13 "FMC2_TCK" I L 8500 8600 50 
F14 "FMC2_TDI" I L 8500 8700 50 
F15 "FMC2_TDO" O L 8500 8800 50 
F16 "FMC2_TMS" I L 8500 8900 50 
F17 "FMC2_TRST" I L 8500 9000 50 
F18 "FMC2_PG_C2M" O L 8500 8150 50 
F19 "GA0_2" I L 8500 9250 50 
F20 "GA1_2" I L 8500 9350 50 
F21 "FMC2_FUSE" O L 8500 9100 50 
$EndSheet
$Sheet
S 14450 3600 1350 2200
U 5BD32060
F0 "SDRAM" 50
F1 "SDRAM.sch" 50
F2 "DDR3_BA[0..2]" B L 14450 3950 50 
F3 "DDR3_DQ[0..15]" B L 14450 4050 50 
F4 "DDR3_A[0..15]" B L 14450 4150 50 
F5 "DDR3_CK_P" B L 14450 4250 50 
F6 "DDR3_CK_N" B L 14450 4350 50 
F7 "DDR3_CKE" B L 14450 4450 50 
F8 "DDR3_CS" B L 14450 4550 50 
F9 "DDR3_LDM" B L 14450 4650 50 
F10 "DDR3_ODT" B L 14450 4750 50 
F11 "DDR3_RAS" B L 14450 4850 50 
F12 "DDR3_CAS" B L 14450 4950 50 
F13 "DDR3_WE" B L 14450 5050 50 
F14 "DDR3_RST_N" B L 14450 5150 50 
F15 "DDR3_UDM" B L 14450 5250 50 
F16 "DDR3_LDQS_P" B L 14450 5350 50 
F17 "DDR3_LDQS_N" B L 14450 5450 50 
F18 "DDR3_UDQS_P" B L 14450 5550 50 
F19 "DDR3_UDQS_N" B L 14450 5650 50 
F20 "PGOOD" B L 14450 3750 50 
$EndSheet
$Sheet
S 2850 3950 1200 1850
U 5BD320D5
F0 "AMC_connector" 50
F1 "AMC_connector.sch" 50
F2 "I2C_IPMB_SCL" I R 4050 5550 50 
F3 "I2C_IPMB_SDA" I R 4050 5650 50 
F4 "AMC_GA[0..2]" I R 4050 5400 50 
F5 "AMC_En" I R 4050 5750 50 
F6 "Rx0_P" I R 4050 4400 50 
F7 "Rx0_N" I R 4050 4300 50 
F8 "Tx0_P" I R 4050 4150 50 
F9 "Tx0_N" I R 4050 4050 50 
F10 "Rx_P_[4..7]" I R 4050 4550 50 
F11 "Rx_N_[4..7]" I R 4050 4650 50 
F12 "Tx_P_[4..7]" I R 4050 4750 50 
F13 "Tx_N_[4..7]" I R 4050 4850 50 
F14 "FCLKA_N" I R 4050 5000 50 
F15 "FCLKA_P" I R 4050 5100 50 
$EndSheet
$Sheet
S 8550 12250 1200 950 
U 5BABAC65
F0 "SFP1" 50
F1 "SFP1.sch" 50
F2 "SFP_1_RX_P" B R 9750 12300 50 
F3 "SFP_1_RX_N" B R 9750 12400 50 
F4 "SFP_1_TX_P" B R 9750 12500 50 
F5 "SFP_1_TX_N" B R 9750 12600 50 
F6 "I2C_SFP1_SDA" B L 8550 12750 50 
F7 "I2C_SFP1_SCL" I L 8550 12850 50 
F8 "SFP1_TX_DIS" O R 9750 12800 50 
F9 "SFP1_TX_FAULT" O R 9750 13000 50 
F10 "SFP1_DEF0" O R 9750 13100 50 
F11 "SFP1_LOS" O R 9750 12900 50 
F12 "SFP1_RS" O R 9750 12700 50 
$EndSheet
$Sheet
S 14200 7150 1450 950 
U 5BCEDA2C
F0 "PMOD" 50
F1 "PMOD.sch" 50
F2 "Pmod1_[0..7]" B L 14200 7550 50 
F3 "Pmod2_[0..7]" B L 14200 7750 50 
F4 "Pmod3_[0..7]" B L 14200 7950 50 
$EndSheet
$Sheet
S 5100 12900 1700 1700
U 5BCEDA3D
F0 "I2C_MUX" 50
F1 "I2C_MUX.sch" 50
F2 "I2C_FPGA_SDA" B L 5100 13000 50 
F3 "I2C_FPGA_SCL" I L 5100 13100 50 
F4 "I2C_FPGA_SW_RST" I L 5100 13200 50 
F5 "I2C_APP_SDA" B L 5100 13450 50 
F6 "I2C_APP_SCL" O L 5100 13550 50 
F7 "I2C_SFP1_SDA" B R 6800 13700 50 
F8 "I2C_SFP1_SCL" O R 6800 13800 50 
F9 "I2C_SFP2_SDA" B R 6800 13950 50 
F10 "I2C_SFP2_SCL" O R 6800 14050 50 
F11 "I2C_SFP3_SDA" B R 6800 14200 50 
F12 "I2C_SFP3_SCL" O R 6800 14300 50 
F13 "I2C_SFP4_SDA" B R 6800 14450 50 
F14 "I2C_SFP4_SCL" O R 6800 14550 50 
F15 "I2C_FMC1_SCL" O R 6800 13000 50 
F16 "I2C_FMC1_SDA" B R 6800 13100 50 
F17 "I2C_FMC2_SCL" O R 6800 13250 50 
F18 "I2C_FMC2_SDA" B R 6800 13350 50 
F19 "I2C_HDMI_SCL" O R 6800 13500 50 
F20 "I2C_HDMI_SDA" B R 6800 13600 50 
$EndSheet
$Sheet
S 8400 3900 1650 1000
U 5BCEDA59
F0 "ETH_PHY" 50
F1 "ETH_PHY.sch" 50
F2 "SD_OUT_N" I L 8400 4050 50 
F3 "SD_OUT_P" I L 8400 4150 50 
F4 "SD_IN_N" I L 8400 4300 50 
F5 "SD_IN_P" I L 8400 4400 50 
F6 "MII_MDIO" I L 8400 4650 50 
F7 "MII_MDC" I L 8400 4750 50 
F8 "PHY_RSTn" I R 10050 4200 50 
F9 "MII_RXD[0..3]" I R 10050 4300 50 
F10 "MII_TXD[0..3]" I R 10050 4400 50 
F11 "MII_TX_EN" I R 10050 4500 50 
F12 "MII_TX_CLK" I R 10050 4600 50 
F13 "MII_RX_DV" I R 10050 4700 50 
F14 "MII_RX_CLK" I R 10050 4800 50 
F15 "POE_VC[1..4]" I L 8400 4850 50 
F16 "CLK_25MHZ" I L 8400 4550 50 
$EndSheet
Wire Wire Line
	14450 4650 12950 4650
Wire Wire Line
	14450 4750 12950 4750
Wire Wire Line
	14450 4850 12950 4850
Wire Wire Line
	14450 4950 12950 4950
Wire Wire Line
	14450 5050 12950 5050
Wire Wire Line
	14450 5150 12950 5150
Wire Wire Line
	14450 5250 12950 5250
Wire Wire Line
	14450 5350 12950 5350
Wire Wire Line
	14450 5450 12950 5450
Wire Wire Line
	14450 5550 12950 5550
Wire Wire Line
	14450 5650 12950 5650
$Sheet
S 8550 13400 1200 950 
U 5CC393D3
F0 "SFP2" 50
F1 "SFP2.sch" 50
F2 "SFP_2_RX_P" B R 9750 13450 50 
F3 "SFP_2_RX_N" B R 9750 13550 50 
F4 "SFP_2_TX_P" B R 9750 13650 50 
F5 "SFP_2_TX_N" B R 9750 13750 50 
F6 "I2C_SFP2_SDA" B L 8550 13900 50 
F7 "I2C_SFP2_SCL" I L 8550 14000 50 
F8 "SFP2_TX_DIS" O R 9750 13950 50 
F9 "SFP2_TX_FAULT" O R 9750 14150 50 
F10 "SFP2_DEF0" O R 9750 14250 50 
F11 "SFP2_LOS" O R 9750 14050 50 
F12 "SFP2_RS" O R 9750 13850 50 
$EndSheet
$Sheet
S 14450 12250 1200 950 
U 5CC6DBF7
F0 "SFP3" 50
F1 "SFP3.sch" 50
F2 "SFP_3_RX_P" B L 14450 12300 50 
F3 "SFP_3_RX_N" B L 14450 12400 50 
F4 "SFP_3_TX_P" B L 14450 12500 50 
F5 "SFP_3_TX_N" B L 14450 12600 50 
F6 "I2C_SFP3_SDA" B R 15650 12750 50 
F7 "I2C_SFP3_SCL" I R 15650 12850 50 
F8 "SFP3_TX_DIS" O L 14450 12800 50 
F9 "SFP3_TX_FAULT" O L 14450 13000 50 
F10 "SFP3_DEF0" O L 14450 12900 50 
F11 "SFP3_LOS" O L 14450 13100 50 
F12 "SFP3_RS" O L 14450 12700 50 
$EndSheet
$Sheet
S 14450 13400 1200 950 
U 5CC8AFE1
F0 "SFP4" 50
F1 "SFP4.sch" 50
F2 "SFP_4_RX_P" B L 14450 13450 50 
F3 "SFP_4_RX_N" B L 14450 13550 50 
F4 "SFP_4_TX_P" B L 14450 13650 50 
F5 "SFP_4_TX_N" B L 14450 13750 50 
F6 "I2C_SFP4_SDA" B R 15650 13900 50 
F7 "I2C_SFP4_SCL" I R 15650 14000 50 
F8 "SFP4_TX_DIS" O L 14450 13950 50 
F9 "SFP4_TX_FAULT" O L 14450 14150 50 
F10 "SFP4_DEF0" O L 14450 14250 50 
F11 "SFP4_LOS" O L 14450 14050 50 
F12 "SFP4_RS" O L 14450 13850 50 
$EndSheet
Wire Bus Line
	10050 6300 11350 6300
Wire Bus Line
	10050 6400 11350 6400
Wire Wire Line
	10050 7150 11350 7150
Wire Wire Line
	10050 7300 11350 7300
Wire Wire Line
	10050 7400 11350 7400
Wire Wire Line
	10050 7550 11350 7550
Wire Wire Line
	10050 7650 11350 7650
Wire Wire Line
	10050 8850 11350 8850
Wire Wire Line
	10050 8950 11350 8950
Wire Wire Line
	10050 9100 11350 9100
Wire Wire Line
	10050 9200 11350 9200
Wire Wire Line
	10050 9350 11350 9350
Wire Wire Line
	10050 9450 11350 9450
Wire Bus Line
	10050 8100 11350 8100
Wire Bus Line
	10050 8200 11350 8200
Text Notes 12400 3800 0    89   ~ 18
DDR3
Wire Notes Line
	11350 9550 12350 9550
Wire Notes Line
	12350 7750 11350 7750
Wire Notes Line
	12350 5950 11350 5950
Wire Notes Line
	12350 5950 12350 9550
Text Notes 11700 7850 0    50   ~ 10
FMC 2
Text Notes 11700 6050 0    50   ~ 10
FMC 1
Wire Wire Line
	14450 12300 12950 12300
Wire Wire Line
	14450 12400 12950 12400
Wire Wire Line
	14450 12500 12950 12500
Wire Wire Line
	14450 12600 12950 12600
Wire Wire Line
	14450 12800 12950 12800
Wire Wire Line
	14450 12900 12950 12900
Wire Wire Line
	14450 13000 12950 13000
Wire Wire Line
	14450 13100 12950 13100
Wire Wire Line
	14450 13450 12950 13450
Wire Wire Line
	14450 13550 12950 13550
Wire Wire Line
	14450 13650 12950 13650
Wire Wire Line
	14450 13750 12950 13750
Wire Wire Line
	14450 13950 12950 13950
Wire Wire Line
	14450 14050 12950 14050
Wire Wire Line
	14450 14150 12950 14150
Wire Wire Line
	14450 14250 12950 14250
Wire Notes Line
	11350 13200 12050 13200
Wire Notes Line
	12050 13200 12050 12150
Wire Notes Line
	12050 12150 11350 12150
Wire Notes Line
	11350 14350 12050 14350
Wire Notes Line
	11350 13300 12050 13300
Text Notes 11600 12250 0    50   ~ 10
SFP1
Text Notes 11600 13400 0    50   ~ 10
SFP2
Text Notes 12550 12250 0    50   ~ 10
SFP3
Text Notes 12550 13400 0    50   ~ 10
SFP4
$Sheet
S 8400 1700 1600 1550
U 5C16BF13
F0 "WhiteRabbit" 50
F1 "WhiteRabbit.sch" 50
F2 "WR_DAC2_SYNC" I R 10000 1800 50 
F3 "WR_DAC_SCLK" I R 10000 1900 50 
F4 "WR_DAC_DIN" I R 10000 2000 50 
F5 "WR_DAC1_SYNC" I R 10000 2100 50 
F6 "CLK20_VCXO" I R 10000 2450 50 
F7 "VCXO_EN" I R 10000 2250 50 
F8 "FPGA_REF_CLK0_P" I R 10000 2700 50 
F9 "FPGA_REF_CLK0_N" I R 10000 2800 50 
F10 "FPGA_REF_CLK1_P" I R 10000 2950 50 
F11 "FPGA_REF_CLK1_N" I R 10000 3050 50 
F12 "CLK_25MHZ" I L 8400 2550 50 
$EndSheet
$Sheet
S 2400 11850 1500 1500
U 5C16BF8E
F0 "Power" 50
F1 "Power.sch" 50
F2 "EN_FMC1_P12V" I L 2400 11950 50 
F3 "EN_PSU_CH" I L 2400 12450 50 
F4 "I2C_PM_SDA" B R 3900 12100 50 
F5 "I2C_PM_SCL" I R 3900 12000 50 
F6 "POE_VC[1..4]" I R 3900 12900 50 
F7 "FPGA_XR_GPIO_0" I R 3900 12250 50 
F8 "EN_FMC2_P12V" I L 2400 12050 50 
F9 "AT_DET" O R 3900 12400 50 
F10 "OVER_TEMP" I L 2400 12550 50 
F11 "I2C_APP_SDA" B R 3900 12550 50 
F12 "I2C_APP_SCL" I R 3900 12650 50 
$EndSheet
$Sheet
S 1950 7250 1500 1550
U 5C16C03C
F0 "USB" 50
F1 "USB.sch" 50
F2 "ISP_RSTn" O R 3450 8000 50 
F3 "LPC_ISPn" O R 3450 8100 50 
F4 "EN_USB_JTAG" O R 3450 8250 50 
F5 "USB_TCK" O R 3450 7300 50 
F6 "USB_TDI_DO" O R 3450 7400 50 
F7 "USB_TMS" O R 3450 7500 50 
F8 "USB_TDO_DI" I R 3450 7600 50 
F9 "MMC_CONS_PROG_TxD" I R 3450 7800 50 
F10 "MMC_CONS_PROG_RxD" O R 3450 7900 50 
F11 "EN_CON_JTAG" I R 3450 8350 50 
F12 "FPGA_TxD" O R 3450 8500 50 
F13 "FPGA_RxD" I R 3450 8600 50 
F14 "FPGA_RTS" O R 3450 8700 50 
$EndSheet
Wire Notes Line
	12050 14350 12050 13300
Wire Wire Line
	10050 4200 11350 4200
Wire Wire Line
	10050 4500 11350 4500
Wire Wire Line
	10050 4600 11350 4600
Wire Wire Line
	10050 4700 11350 4700
Wire Wire Line
	10050 4800 11350 4800
Wire Bus Line
	10050 4300 11350 4300
Wire Bus Line
	10050 4400 11350 4400
Wire Notes Line
	12950 3650 12200 3650
Wire Notes Line
	12200 3650 12200 5750
Wire Notes Line
	12200 5750 12950 5750
Text Notes 11450 4100 0    50   ~ 10
ETHERNET
Wire Notes Line
	12000 4950 11350 4950
Wire Notes Line
	12950 12150 12250 12150
Wire Notes Line
	12250 12150 12250 13200
Wire Notes Line
	12250 13200 12950 13200
Wire Notes Line
	12950 13300 12250 13300
Wire Notes Line
	12250 13300 12250 14350
Wire Notes Line
	12250 14350 12950 14350
$Sheet
S 1950 9950 1150 1000
U 5D05A99E
F0 "Thermometers" 50
F1 "Thermometers.sch" 50
F2 "I2C_PM_SDA" B R 3100 10550 50 
F3 "I2C_PM_SCL" I R 3100 10450 50 
F4 "ALERT" O R 3100 10000 50 
F5 "DXP_0" I R 3100 10800 50 
F6 "DXN_0" I R 3100 10900 50 
F7 "THERM" O R 3100 10100 50 
F8 "FANFAIL" O R 3100 10200 50 
F9 "OVER_TEMP" O R 3100 10300 50 
$EndSheet
Wire Wire Line
	9750 12300 11350 12300
Wire Wire Line
	9750 12400 11350 12400
Wire Wire Line
	9750 12500 11350 12500
Wire Wire Line
	9750 12600 11350 12600
Wire Wire Line
	9750 12800 11350 12800
Wire Wire Line
	9750 12900 11350 12900
Wire Wire Line
	9750 13000 11350 13000
Wire Wire Line
	9750 13100 11350 13100
Wire Wire Line
	9750 13450 11350 13450
Wire Wire Line
	9750 13550 11350 13550
Wire Wire Line
	9750 13650 11350 13650
Wire Wire Line
	9750 13750 11350 13750
Wire Wire Line
	9750 13950 11350 13950
Wire Wire Line
	9750 14050 11350 14050
Wire Wire Line
	9750 14150 11350 14150
Wire Wire Line
	9750 14250 11350 14250
Wire Wire Line
	14450 3750 13700 3750
Wire Wire Line
	13700 3750 13700 1200
Wire Wire Line
	13700 1200 7000 1200
Wire Wire Line
	7000 1200 7000 6750
Wire Wire Line
	7000 6750 6800 6750
Wire Wire Line
	6800 7100 7450 7100
Wire Wire Line
	7450 7100 7450 6350
Wire Wire Line
	7450 6350 8500 6350
Wire Wire Line
	6800 7200 7500 7200
Wire Wire Line
	7500 7200 7500 6450
Wire Wire Line
	7500 6450 8500 6450
Wire Wire Line
	8200 13900 8550 13900
Wire Wire Line
	8000 14700 16350 14700
Wire Wire Line
	16350 14700 16350 12750
Wire Wire Line
	16350 12750 15650 12750
Wire Wire Line
	7950 14750 16300 14750
Wire Wire Line
	16300 14750 16300 12850
Wire Wire Line
	16300 12850 15650 12850
Wire Wire Line
	7800 14850 16050 14850
Wire Wire Line
	16050 14850 16050 13900
Wire Wire Line
	16050 13900 15650 13900
Wire Wire Line
	7750 14900 16000 14900
Wire Wire Line
	16000 14900 16000 14000
Wire Wire Line
	16000 14000 15650 14000
Wire Wire Line
	3900 12100 4200 12100
Wire Wire Line
	3900 12000 4250 12000
Wire Wire Line
	6800 8150 8500 8150
Wire Wire Line
	6800 8250 8500 8250
Wire Bus Line
	8400 4850 6700 4850
Wire Bus Line
	4350 7000 5200 7000
Wire Wire Line
	5200 7300 4150 7300
Wire Wire Line
	5200 7100 4250 7100
Wire Wire Line
	4250 7100 4250 5550
Wire Wire Line
	5200 7200 4200 7200
Wire Wire Line
	4200 7200 4200 5650
Wire Bus Line
	3900 12900 4600 12900
Wire Wire Line
	3450 7800 5200 7800
Wire Wire Line
	3450 7900 5200 7900
Wire Wire Line
	3450 8000 5200 8000
Wire Wire Line
	3450 8100 5200 8100
Text Label 3500 7300 0    50   ~ 10
USB_TCK
Text Label 3500 7400 0    50   ~ 10
USB_TDI_DO
Text Label 3500 7500 0    50   ~ 10
USB_TMS
Text Label 3500 7600 0    50   ~ 10
USB_TDO_DI
Wire Wire Line
	3950 7300 3450 7300
Wire Wire Line
	3950 7400 3450 7400
Wire Wire Line
	3950 7500 3450 7500
Wire Wire Line
	3950 7600 3450 7600
Text Label 13600 10050 0    50   ~ 10
USB_TCK
Text Label 13600 10150 0    50   ~ 10
USB_TDI_DO
Text Label 13600 10250 0    50   ~ 10
USB_TMS
Text Label 13600 10350 0    50   ~ 10
USB_TDO_DI
Text Label 8050 6800 0    50   ~ 10
FMC1_TCK
Text Label 8050 6900 0    50   ~ 10
FMC1_TDI
Text Label 8050 7000 0    50   ~ 10
FMC1_TDO
Text Label 8050 7100 0    50   ~ 10
FMC1_TMS
Text Label 8050 7200 0    50   ~ 10
FMC1_TRST
Wire Wire Line
	8050 6800 8500 6800
Wire Wire Line
	8050 6900 8500 6900
Wire Wire Line
	8050 7000 8500 7000
Wire Wire Line
	8050 7100 8500 7100
Wire Wire Line
	8050 7200 8500 7200
Text Label 8050 8600 0    50   ~ 10
FMC2_TCK
Text Label 8050 8700 0    50   ~ 10
FMC2_TDI
Text Label 8050 8800 0    50   ~ 10
FMC2_TDO
Text Label 8050 8900 0    50   ~ 10
FMC2_TMS
Text Label 8050 9000 0    50   ~ 10
FMC2_TRST
Wire Wire Line
	7600 6550 8500 6550
Wire Wire Line
	7700 6650 8500 6650
Wire Wire Line
	7800 8350 8500 8350
Wire Wire Line
	7900 8450 8500 8450
Wire Wire Line
	8050 8600 8500 8600
Wire Wire Line
	8050 8700 8500 8700
Wire Wire Line
	8050 8800 8500 8800
Wire Wire Line
	8050 8900 8500 8900
Wire Wire Line
	8050 9000 8500 9000
Text Label 15750 10800 0    50   ~ 10
FMC1_TCK
Text Label 15750 10900 0    50   ~ 10
FMC1_TDI
Text Label 15750 11000 0    50   ~ 10
FMC1_TDO
Text Label 15750 11100 0    50   ~ 10
FMC1_TMS
Text Label 15750 11200 0    50   ~ 10
FMC1_TRST
Text Label 15750 11350 0    50   ~ 10
FMC2_TCK
Text Label 15750 11450 0    50   ~ 10
FMC2_TDI
Text Label 15750 11550 0    50   ~ 10
FMC2_TDO
Text Label 15750 11650 0    50   ~ 10
FMC2_TMS
Text Label 15750 11750 0    50   ~ 10
FMC2_TRST
$Sheet
S 14150 9900 1500 2050
U 5CA40231
F0 "JTAG" 50
F1 "JTAG.sch" 50
F2 "FPGA_TDI" O L 14150 10600 50 
F3 "FPGA_TDO" I L 14150 10700 50 
F4 "FPGA_TMS" O L 14150 10800 50 
F5 "FPGA_TCK" O L 14150 10900 50 
F6 "FMC2_TCK" O R 15650 11350 50 
F7 "FMC2_TDI" O R 15650 11450 50 
F8 "FMC2_TDO" I R 15650 11550 50 
F9 "FMC2_TMS" O R 15650 11650 50 
F10 "FMC2_TRST" O R 15650 11750 50 
F11 "FMC1_TCK" O R 15650 10800 50 
F12 "FMC1_TDI" O R 15650 10900 50 
F13 "FMC1_TDO" I R 15650 11000 50 
F14 "FMC1_TMS" O R 15650 11100 50 
F15 "FMC1_TRST" O R 15650 11200 50 
F16 "USB_TCK" I L 14150 10050 50 
F17 "USB_TDI_DO" I L 14150 10150 50 
F18 "USB_TMS" I L 14150 10250 50 
F19 "USB_TDO_DI" O L 14150 10350 50 
F20 "EN_USB_JTAG" I L 14150 11050 50 
F21 "Self_FPGA_TMS" I L 14150 11300 50 
F22 "Self_FPGA_TDO" O L 14150 11400 50 
F23 "Self_FPGA_TDI" I L 14150 11500 50 
F24 "Self_FPGA_TCK" I L 14150 11600 50 
F25 "EN_CON_JTAG" O L 14150 11150 50 
F26 "LPC_RST" O R 15650 10050 50 
F27 "MMC_TCK" O R 15650 10150 50 
F28 "MMC_TMS" O R 15650 10250 50 
F29 "MMC_TDO" I R 15650 10350 50 
F30 "MMC_TDI" O R 15650 10450 50 
F31 "FMC1_PRSNT_M2C_L" I L 14150 11800 50 
F32 "FMC2_PRSNT_M2C_L" I L 14150 11900 50 
$EndSheet
Wire Wire Line
	13600 10050 14150 10050
Wire Wire Line
	13600 10150 14150 10150
Wire Wire Line
	13600 10250 14150 10250
Wire Wire Line
	13600 10350 14150 10350
Wire Wire Line
	12950 10600 14150 10600
Wire Wire Line
	12950 10700 14150 10700
Wire Wire Line
	12950 10800 14150 10800
Wire Wire Line
	12950 10900 14150 10900
Wire Wire Line
	15650 10800 16200 10800
Wire Wire Line
	15650 10900 16200 10900
Wire Wire Line
	15650 11000 16200 11000
Wire Wire Line
	15650 11100 16200 11100
Wire Wire Line
	15650 11200 16200 11200
Wire Wire Line
	15650 11350 16200 11350
Wire Wire Line
	15650 11450 16200 11450
Wire Wire Line
	15650 11550 16200 11550
Wire Wire Line
	15650 11650 16200 11650
Wire Wire Line
	15650 11750 16200 11750
Text Label 13600 11050 0    50   ~ 10
EN_USB_JTAG
Text Label 3500 8250 0    50   ~ 10
EN_USB_JTAG
Wire Wire Line
	4000 8250 3450 8250
Wire Wire Line
	4050 4050 8400 4050
Wire Wire Line
	4050 4150 8400 4150
Wire Wire Line
	4050 4300 8400 4300
Wire Wire Line
	4050 4400 8400 4400
Wire Bus Line
	14450 3950 12950 3950
Wire Wire Line
	14450 4550 12950 4550
Wire Wire Line
	14450 4450 12950 4450
Wire Wire Line
	14450 4350 12950 4350
Wire Wire Line
	14450 4250 12950 4250
Wire Bus Line
	14450 4150 12950 4150
Wire Bus Line
	14450 4050 12950 4050
$Sheet
S 11350 1550 1600 12950
U 5C907554
F0 "FPGA" 50
F1 "FPGA.sch" 50
F2 "DDR3_BA[0..2]" B R 12950 3950 50 
F3 "DDR3_A[0..15]" B R 12950 4150 50 
F4 "DDR3_CK_P" B R 12950 4250 50 
F5 "DDR3_CK_N" B R 12950 4350 50 
F6 "DDR3_CKE" B R 12950 4450 50 
F7 "DDR3_CS" B R 12950 4550 50 
F8 "DDR3_LDM" B R 12950 4650 50 
F9 "DDR3_ODT" B R 12950 4750 50 
F10 "DDR3_RAS" B R 12950 4850 50 
F11 "DDR3_CAS" B R 12950 4950 50 
F12 "DDR3_WE" B R 12950 5050 50 
F13 "DDR3_RST_N" B R 12950 5150 50 
F14 "DDR3_UDM" B R 12950 5250 50 
F15 "DDR3_LDQS_P" B R 12950 5350 50 
F16 "DDR3_LDQS_N" B R 12950 5450 50 
F17 "DDR3_UDQS_P" B R 12950 5550 50 
F18 "DDR3_UDQS_N" B R 12950 5650 50 
F19 "DDR3_DQ[0..15]" B R 12950 4050 50 
F20 "FMC1_N_LA_[0..33]" B L 11350 6300 50 
F21 "FMC1_P_LA_[0..33]" B L 11350 6400 50 
F22 "FMC1_GBTCLK0_M2C_P" I L 11350 7050 50 
F23 "FMC1_GBTCLK0_M2C_N" I L 11350 7150 50 
F24 "FMC1_CLK1_M2C_P" I L 11350 7300 50 
F25 "FMC1_CLK1_M2C_N" I L 11350 7400 50 
F26 "FMC1_CLK0_M2C_P" I L 11350 7550 50 
F27 "FMC1_CLK0_M2C_N" I L 11350 7650 50 
F28 "FMC2_GBTCLK0_M2C_P" I L 11350 8850 50 
F29 "FMC2_GBTCLK0_M2C_N" I L 11350 8950 50 
F30 "FMC2_CLK1_M2C_P" I L 11350 9100 50 
F31 "FMC2_CLK1_M2C_N" I L 11350 9200 50 
F32 "FMC2_CLK0_M2C_P" I L 11350 9350 50 
F33 "FMC2_CLK0_M2C_N" I L 11350 9450 50 
F34 "FMC2_N_LA_[0..33]" B L 11350 8100 50 
F35 "FMC2_P_LA_[0..33]" B L 11350 8200 50 
F36 "SFP_1_RX_P" B L 11350 12300 50 
F37 "SFP_1_RX_N" B L 11350 12400 50 
F38 "SFP_1_TX_P" B L 11350 12500 50 
F39 "SFP_1_TX_N" B L 11350 12600 50 
F40 "SFP1_TX_DIS" I L 11350 12800 50 
F41 "SFP1_TX_FAULT" I L 11350 13000 50 
F42 "SFP1_DEF0" I L 11350 13100 50 
F43 "SFP1_LOS" I L 11350 12900 50 
F44 "SFP_2_RX_P" B L 11350 13450 50 
F45 "SFP_2_RX_N" B L 11350 13550 50 
F46 "SFP_2_TX_P" B L 11350 13650 50 
F47 "SFP_2_TX_N" B L 11350 13750 50 
F48 "SFP2_TX_DIS" I L 11350 13950 50 
F49 "SFP2_TX_FAULT" I L 11350 14150 50 
F50 "SFP2_DEF0" I L 11350 14250 50 
F51 "SFP2_LOS" I L 11350 14050 50 
F52 "SFP_3_RX_P" B R 12950 12300 50 
F53 "SFP_3_RX_N" B R 12950 12400 50 
F54 "SFP_3_TX_P" B R 12950 12500 50 
F55 "SFP_3_TX_N" B R 12950 12600 50 
F56 "SFP3_TX_DIS" I R 12950 12800 50 
F57 "SFP3_TX_FAULT" I R 12950 13000 50 
F58 "SFP3_DEF0" I R 12950 12900 50 
F59 "SFP3_LOS" I R 12950 13100 50 
F60 "SFP_4_RX_P" B R 12950 13450 50 
F61 "SFP_4_RX_N" B R 12950 13550 50 
F62 "SFP_4_TX_P" B R 12950 13650 50 
F63 "SFP_4_TX_N" B R 12950 13750 50 
F64 "SFP4_TX_DIS" I R 12950 13950 50 
F65 "SFP4_TX_FAULT" I R 12950 14150 50 
F66 "SFP4_DEF0" I R 12950 14250 50 
F67 "SFP4_LOS" I R 12950 14050 50 
F68 "MII_RXD[0..3]" I L 11350 4300 50 
F69 "MII_TXD[0..3]" I L 11350 4400 50 
F70 "MII_TX_EN" I L 11350 4500 50 
F71 "MII_TX_CLK" I L 11350 4600 50 
F72 "MII_RX_DV" I L 11350 4700 50 
F73 "MII_RX_CLK" I L 11350 4800 50 
F74 "PHY_RSTn" I L 11350 4200 50 
F75 "DXP_0" I L 11350 10800 50 
F76 "DXN_0" I L 11350 10900 50 
F77 "FPGA_TDI" I R 12950 10600 50 
F78 "FPGA_TDO" O R 12950 10700 50 
F79 "FPGA_TMS" I R 12950 10800 50 
F80 "FPGA_TCK" I R 12950 10900 50 
F81 "I2C_FPGA_SDA" B L 11350 11450 50 
F82 "I2C_FPGA_SCL" O L 11350 11550 50 
F83 "FPGA_RESETn" I L 11350 10550 50 
F84 "BOOT_MODE[0..2]" I L 11350 10650 50 
F85 "FPGA_XR_GPIO_0" I L 11350 11200 50 
F86 "WR_DAC2_SYNC" I L 11350 1800 50 
F87 "WR_DAC_SCLK" I L 11350 1900 50 
F88 "WR_DAC_DIN" I L 11350 2000 50 
F89 "WR_DAC1_SYNC" I L 11350 2100 50 
F90 "FPGA_REF_CLK0_P" I L 11350 2700 50 
F91 "FPGA_REF_CLK0_N" I L 11350 2800 50 
F92 "FPGA_REF_CLK1_P" I L 11350 2950 50 
F93 "FPGA_REF_CLK1_N" I L 11350 3050 50 
F94 "VCXO_EN" I L 11350 2250 50 
F95 "CLK20_VCXO" I L 11350 2450 50 
F96 "Pmod1_[0..7]" B R 12950 7550 50 
F97 "Pmod2_[0..7]" B R 12950 7750 50 
F98 "FPGA_DONE" I L 11350 9850 50 
F99 "Rx_P_[4..7]" I L 11350 5100 50 
F100 "Rx_N_[4..7]" I L 11350 5200 50 
F101 "Tx_P_[4..7]" I L 11350 5300 50 
F102 "Tx_N_[4..7]" I L 11350 5400 50 
F103 "FCLKA_N" I L 11350 5500 50 
F104 "FCLKA_P" I L 11350 5600 50 
F105 "FPGA_SCK" I L 11350 10050 50 
F106 "FPGA_SSEL" I L 11350 10150 50 
F107 "FPGA_MISO" I L 11350 10250 50 
F108 "FPGA_MOSI" I L 11350 10350 50 
F109 "FPGA_INT" I L 11350 9950 50 
F110 "I2C_FPGA_SW_RST" O L 11350 11650 50 
F111 "I2C_HDMI_SCL" I L 11350 11950 50 
F112 "I2C_HDMI_SDA" B L 11350 12050 50 
F113 "PROG_B" I L 11350 9750 50 
F114 "THERM" I R 12950 8800 50 
F115 "FANFAIL" I R 12950 9000 50 
F116 "ALERT" I R 12950 8900 50 
F117 "I2C_APP_SDA" B L 11350 11750 50 
F118 "I2C_APP_SCL" I L 11350 11850 50 
F119 "SFP1_RS" I L 11350 12700 50 
F120 "SFP2_RS" I L 11350 13850 50 
F121 "SFP3_RS" I R 12950 12700 50 
F122 "SFP4_RS" I R 12950 13850 50 
F123 "Self_FPGA_TMS" O R 12950 11300 50 
F124 "Self_FPGA_TDO" I R 12950 11400 50 
F125 "Self_FPGA_TDI" O R 12950 11500 50 
F126 "Self_FPGA_TCK" O R 12950 11600 50 
F127 "EN_CON_JTAG" I R 12950 11150 50 
F128 "EN_USB_JTAG" I R 12950 11050 50 
F129 "FPGA_RTS" I R 12950 9300 50 
F130 "FPGA_TxD" I R 12950 9400 50 
F131 "FPGA_RxD" O R 12950 9500 50 
$EndSheet
$Sheet
S 5200 6650 1600 4050
U 5BCEDA39
F0 "MMC" 50
F1 "MMC.sch" 50
F2 "BOOT_MODE[0..2]" I R 6800 10650 50 
F3 "SDRAM_PGOOD" I R 6800 6750 50 
F4 "UART1_RxD" I L 5200 7550 50 
F5 "UART1_TxD" I L 5200 7450 50 
F6 "AMC_GA[0..2]" I L 5200 7000 50 
F7 "FMC2_PRSNT_M2C_L" I R 6800 8250 50 
F8 "FMC2_PG_C2M" I R 6800 8150 50 
F9 "FMC1_PG_C2M" I R 6800 7100 50 
F10 "FMC1_PRSNT_M2C_L" I R 6800 7200 50 
F11 "LPC_ISPn" I L 5200 8100 50 
F12 "AMC_En" I L 5200 7300 50 
F13 "FPGA_RESETn" I R 6800 10550 50 
F14 "SW" I L 5200 8450 50 
F15 "I2C_FPGA_SDA" B L 5200 10650 50 
F16 "I2C_FPGA_SCL" O L 5200 10550 50 
F17 "I2C_IPMB_SDA" I L 5200 7200 50 
F18 "I2C_IPMB_SCL" I L 5200 7100 50 
F19 "MMC_CONS_PROG_TxD" O L 5200 7800 50 
F20 "MMC_CONS_PROG_RxD" I L 5200 7900 50 
F21 "P12V0_OK" I L 5200 9950 50 
F22 "EN_FMC1_P12V" O L 5200 9650 50 
F23 "EN_PSU_CH" O L 5200 9450 50 
F24 "EN_FMC2_P12V" O L 5200 9550 50 
F25 "ISP_RSTn" I L 5200 8000 50 
F26 "I2C_PM_SDA" B L 5200 10150 50 
F27 "I2C_PM_SCL" O L 5200 10250 50 
F28 "CLK_25MHZ" I R 6800 7450 50 
F29 "FPGA_SCK" I R 6800 10050 50 
F30 "FPGA_SSEL" I R 6800 10150 50 
F31 "FPGA_MISO" I R 6800 10250 50 
F32 "FPGA_MOSI" I R 6800 10350 50 
F33 "OVER_TEMP" I L 5200 9100 50 
F34 "MII_MDIO" I R 6800 6850 50 
F35 "MII_MDC" I R 6800 6950 50 
F36 "AT_DET" I L 5200 9750 50 
F37 "FPGA_INT" I R 6800 9950 50 
F38 "PROG_B" I R 6800 9750 50 
F39 "FPGA_DONE" I R 6800 9850 50 
F40 "LPC_RST" I R 6800 8650 50 
F41 "MMC_TCK" I R 6800 8750 50 
F42 "MMC_TMS" I R 6800 8850 50 
F43 "MMC_TDO" O R 6800 8950 50 
F44 "MMC_TDI" I R 6800 9050 50 
F45 "Pmod3_[0..7]" I R 6800 9450 50 
F46 "FMC1_FUSE" I R 6800 7300 50 
F47 "FMC2_FUSE" I R 6800 9150 50 
$EndSheet
Wire Wire Line
	10000 1800 11350 1800
Wire Wire Line
	10000 1900 11350 1900
Wire Wire Line
	10000 2000 11350 2000
Wire Wire Line
	10000 2100 11350 2100
Wire Wire Line
	10000 2250 11350 2250
Wire Wire Line
	10000 2450 11350 2450
Wire Wire Line
	10000 2700 11350 2700
Wire Wire Line
	10000 2800 11350 2800
Wire Wire Line
	10000 2950 11350 2950
Wire Wire Line
	10000 3050 11350 3050
Wire Wire Line
	11350 11200 4500 11200
Wire Wire Line
	4500 11200 4500 12250
Wire Bus Line
	12950 7550 14200 7550
Wire Bus Line
	12950 7750 14200 7750
Wire Notes Line
	11350 3200 12150 3200
Wire Notes Line
	12150 3200 12150 1600
Wire Notes Line
	12150 1600 11350 1600
Wire Notes Line
	12350 7300 12950 7300
Wire Notes Line
	12350 7900 12950 7900
Text Notes 12500 7400 0    50   ~ 10
PMOD
Text Notes 11500 1700 0    50   ~ 10
White Rabbit
Text Notes 12550 10550 0    50   ~ 10
JTAG\n
Wire Wire Line
	4050 5750 4150 5750
Wire Wire Line
	4150 5750 4150 7300
Wire Wire Line
	4050 5650 4200 5650
Wire Wire Line
	4050 5550 4250 5550
Wire Bus Line
	4050 5400 4350 5400
Wire Bus Line
	4350 5400 4350 7000
Wire Bus Line
	6700 6450 4600 6450
Wire Bus Line
	4600 6450 4600 12900
Wire Bus Line
	4050 4550 5950 4550
Wire Bus Line
	4050 4650 5900 4650
Wire Bus Line
	5900 4650 5900 5200
Wire Bus Line
	4050 4750 5850 4750
Wire Bus Line
	5850 4750 5850 5300
Wire Bus Line
	5950 4550 5950 5100
Wire Bus Line
	4050 4850 5800 4850
Wire Bus Line
	5800 4850 5800 5400
Wire Wire Line
	4050 5000 5700 5000
Wire Wire Line
	5700 5000 5700 5500
Wire Wire Line
	4050 5100 5600 5100
Wire Wire Line
	5600 5100 5600 5600
$Comp
L power:GND #PWR?
U 1 1 63593F79
P 8250 7400
AR Path="/5BD32060/63593F79" Ref="#PWR?"  Part="1" 
AR Path="/5BD31F9A/63593F79" Ref="#PWR?"  Part="1" 
AR Path="/5BD31F9F/63593F79" Ref="#PWR?"  Part="1" 
AR Path="/63593F79" Ref="#PWR0101"  Part="1" 
F 0 "#PWR0101" H 8250 7150 50  0001 C CNN
F 1 "GND" V 8255 7227 50  0000 C CNN
F 2 "" H 8250 7400 50  0001 C CNN
F 3 "" H 8250 7400 50  0001 C CNN
	1    8250 7400
	0    1    1    0   
$EndComp
$Comp
L power:GND #PWR?
U 1 1 635D4D72
P 8250 7500
AR Path="/5BD32060/635D4D72" Ref="#PWR?"  Part="1" 
AR Path="/5BD31F9A/635D4D72" Ref="#PWR?"  Part="1" 
AR Path="/5BD31F9F/635D4D72" Ref="#PWR?"  Part="1" 
AR Path="/635D4D72" Ref="#PWR0125"  Part="1" 
F 0 "#PWR0125" H 8250 7250 50  0001 C CNN
F 1 "GND" V 8255 7327 50  0000 C CNN
F 2 "" H 8250 7500 50  0001 C CNN
F 3 "" H 8250 7500 50  0001 C CNN
	1    8250 7500
	0    1    1    0   
$EndComp
Wire Wire Line
	8250 7400 8500 7400
Wire Wire Line
	8250 7500 8500 7500
$Comp
L power:GND #PWR?
U 1 1 6363717B
P 8250 9350
AR Path="/5BD32060/6363717B" Ref="#PWR?"  Part="1" 
AR Path="/5BD31F9A/6363717B" Ref="#PWR?"  Part="1" 
AR Path="/5BD31F9F/6363717B" Ref="#PWR?"  Part="1" 
AR Path="/6363717B" Ref="#PWR0215"  Part="1" 
F 0 "#PWR0215" H 8250 9100 50  0001 C CNN
F 1 "GND" V 8255 9177 50  0000 C CNN
F 2 "" H 8250 9350 50  0001 C CNN
F 3 "" H 8250 9350 50  0001 C CNN
	1    8250 9350
	0    1    1    0   
$EndComp
Wire Wire Line
	8250 9350 8500 9350
Wire Wire Line
	5700 5500 11350 5500
Wire Wire Line
	5600 5600 11350 5600
Wire Bus Line
	5950 5100 11350 5100
Wire Bus Line
	5900 5200 11350 5200
Wire Bus Line
	5850 5300 11350 5300
Wire Bus Line
	5800 5400 11350 5400
Wire Wire Line
	8400 2550 7200 2550
Wire Wire Line
	7200 2550 7200 4550
Wire Wire Line
	7200 7450 6800 7450
Wire Wire Line
	8400 4550 7200 4550
Connection ~ 7200 4550
Wire Wire Line
	7200 4550 7200 7450
Wire Wire Line
	11350 10550 6800 10550
Wire Bus Line
	11350 10650 6800 10650
Wire Wire Line
	11350 10050 6800 10050
Wire Wire Line
	11350 10150 6800 10150
Wire Wire Line
	11350 10250 6800 10250
Wire Wire Line
	11350 10350 6800 10350
Wire Wire Line
	3100 10800 11350 10800
Wire Wire Line
	3100 10900 11350 10900
Wire Wire Line
	4250 10250 4250 10450
Wire Wire Line
	4200 10150 4200 10550
Wire Wire Line
	3100 10450 4250 10450
Connection ~ 4250 10450
Wire Wire Line
	4250 10450 4250 12000
Wire Wire Line
	3100 10550 4200 10550
Connection ~ 4200 10550
Wire Wire Line
	4200 10550 4200 12100
Wire Wire Line
	3100 10300 3350 10300
Wire Wire Line
	3600 10300 3600 9100
Wire Wire Line
	3900 12250 4500 12250
Wire Wire Line
	4200 10150 5200 10150
Wire Wire Line
	4250 10250 5200 10250
Wire Bus Line
	6700 4850 6700 6450
Wire Wire Line
	6800 6950 7400 6950
Wire Wire Line
	7400 6950 7400 4750
Wire Wire Line
	7400 4750 8400 4750
Wire Wire Line
	6800 6850 7350 6850
Wire Wire Line
	7350 6850 7350 4650
Wire Wire Line
	7350 4650 8400 4650
Wire Notes Line
	11350 3950 12000 3950
Wire Notes Line
	12000 3950 12000 4950
Wire Wire Line
	6800 9950 11350 9950
Wire Wire Line
	6800 14550 7750 14550
Wire Wire Line
	7750 14550 7750 14900
Wire Wire Line
	6800 14450 7800 14450
Wire Wire Line
	7800 14450 7800 14850
Wire Wire Line
	6800 14300 7950 14300
Wire Wire Line
	7950 14300 7950 14750
Wire Wire Line
	6800 14200 8000 14200
Wire Wire Line
	8000 14200 8000 14700
Wire Wire Line
	6800 13950 8200 13950
Wire Wire Line
	8200 13950 8200 13900
Wire Wire Line
	6800 13800 8150 13800
Wire Wire Line
	8150 13800 8150 12850
Wire Wire Line
	8150 12850 8550 12850
Wire Wire Line
	6800 13700 8100 13700
Wire Wire Line
	8100 13700 8100 12750
Wire Wire Line
	8100 12750 8550 12750
Wire Wire Line
	7600 13000 6800 13000
Wire Wire Line
	7600 6550 7600 13000
Wire Wire Line
	7700 13100 6800 13100
Wire Wire Line
	7700 6650 7700 13100
Wire Wire Line
	7800 13250 6800 13250
Wire Wire Line
	7800 8350 7800 13250
Wire Wire Line
	7900 13350 6800 13350
Wire Wire Line
	7900 8450 7900 13350
Wire Wire Line
	6800 13500 7950 13500
Wire Wire Line
	7950 13500 7950 11950
Wire Wire Line
	7950 11950 11350 11950
Wire Wire Line
	6800 13600 8000 13600
Wire Wire Line
	8000 13600 8000 12050
Wire Wire Line
	8000 12050 11350 12050
Wire Wire Line
	8250 14050 8250 14000
Wire Wire Line
	8250 14000 8550 14000
Wire Wire Line
	6800 14050 8250 14050
Wire Wire Line
	5100 13000 5000 13000
Wire Wire Line
	5000 11450 5000 13000
Wire Wire Line
	5100 13100 4900 13100
Wire Wire Line
	4900 11550 4900 13100
Wire Wire Line
	5000 11450 11350 11450
Wire Wire Line
	4900 11550 11350 11550
Wire Wire Line
	11350 11650 4750 11650
Wire Wire Line
	4750 11650 4750 13200
Wire Wire Line
	3900 12400 4350 12400
Wire Wire Line
	4350 12400 4350 9750
Wire Wire Line
	4350 9750 5200 9750
Wire Wire Line
	3350 10300 3350 11150
Connection ~ 3350 10300
Wire Wire Line
	3350 10300 3600 10300
Wire Wire Line
	5100 13200 4750 13200
Text Label 3200 10000 0    50   ~ 10
THERM
Text Label 3200 10100 0    50   ~ 10
ALERT
Text Label 3200 10200 0    50   ~ 10
FANFAIL
Wire Wire Line
	3500 10000 3100 10000
Wire Wire Line
	3500 10100 3100 10100
Wire Wire Line
	3500 10200 3100 10200
Text Label 13050 8800 0    50   ~ 10
THERM
Text Label 13050 8900 0    50   ~ 10
ALERT
Text Label 13050 9000 0    50   ~ 10
FANFAIL
Wire Wire Line
	13350 8800 12950 8800
Wire Wire Line
	13350 8900 12950 8900
Wire Wire Line
	13350 9000 12950 9000
Wire Wire Line
	6800 9750 11350 9750
Wire Wire Line
	6800 9850 11350 9850
Wire Wire Line
	5200 10650 5000 10650
Wire Wire Line
	5000 10650 5000 11450
Connection ~ 5000 11450
Wire Wire Line
	5200 10550 4900 10550
Wire Wire Line
	4900 10550 4900 11550
Connection ~ 4900 11550
Wire Wire Line
	2400 12550 2050 12550
Wire Wire Line
	2050 11150 3350 11150
Wire Wire Line
	5100 13450 4350 13450
Wire Wire Line
	4350 13450 4350 12550
Wire Wire Line
	4350 12550 3900 12550
Wire Wire Line
	5100 13550 4250 13550
Wire Wire Line
	4250 13550 4250 12650
Wire Wire Line
	4250 12650 3900 12650
Wire Wire Line
	11350 11750 5150 11750
Wire Wire Line
	5150 11750 5150 12550
Wire Wire Line
	5150 12550 4350 12550
Connection ~ 4350 12550
Wire Wire Line
	11350 11850 5250 11850
Wire Wire Line
	5250 11850 5250 12650
Wire Wire Line
	5250 12650 4250 12650
Connection ~ 4250 12650
Wire Wire Line
	9750 12700 11350 12700
Wire Wire Line
	9750 13850 11350 13850
Wire Wire Line
	12950 12700 14450 12700
Wire Wire Line
	12950 13850 14450 13850
Wire Wire Line
	10050 7050 11350 7050
Wire Wire Line
	3600 9100 5200 9100
Wire Wire Line
	2050 11150 2050 12550
Wire Wire Line
	3750 11250 3750 9450
Wire Wire Line
	2150 11250 2150 12450
Wire Wire Line
	2150 11250 3750 11250
Wire Wire Line
	2150 12450 2400 12450
Wire Wire Line
	2400 11950 2300 11950
Wire Wire Line
	2300 11950 2300 11650
Wire Wire Line
	2300 11650 3950 11650
Wire Wire Line
	3950 11650 3950 9650
Wire Wire Line
	3950 9650 5200 9650
Wire Wire Line
	2400 12050 2250 12050
Wire Wire Line
	2250 12050 2250 11550
Wire Wire Line
	2250 11550 3850 11550
Wire Wire Line
	3850 11550 3850 9550
Wire Wire Line
	3850 9550 5200 9550
Wire Wire Line
	3750 9450 5200 9450
Wire Notes Line
	12950 11700 12300 11700
Wire Notes Line
	12300 11700 12300 10450
Wire Notes Line
	12300 10450 12950 10450
Wire Wire Line
	12950 11300 14150 11300
Wire Wire Line
	12950 11400 14150 11400
Wire Wire Line
	12950 11500 14150 11500
Wire Wire Line
	12950 11600 14150 11600
Text Label 13600 11150 0    50   ~ 10
EN_CON_JTAG
Text Label 3500 8350 0    50   ~ 10
EN_CON_JTAG
Wire Wire Line
	3450 8350 4000 8350
Wire Wire Line
	12950 11050 14150 11050
Wire Wire Line
	12950 11150 14150 11150
Text Label 6950 8650 0    50   ~ 10
LPC_RST
Text Label 6950 8750 0    50   ~ 10
MMC_TCK
Text Label 6950 8850 0    50   ~ 10
MMC_TMS
Text Label 6950 8950 0    50   ~ 10
MMC_TDO
Text Label 6950 9050 0    50   ~ 10
MMC_TDI
Wire Wire Line
	7300 8650 6800 8650
Wire Wire Line
	7300 8750 6800 8750
Wire Wire Line
	7300 8850 6800 8850
Wire Wire Line
	7300 8950 6800 8950
Wire Wire Line
	7300 9050 6800 9050
Text Label 15800 10050 0    50   ~ 10
LPC_RST
Text Label 15800 10150 0    50   ~ 10
MMC_TCK
Text Label 15800 10250 0    50   ~ 10
MMC_TMS
Text Label 15800 10350 0    50   ~ 10
MMC_TDO
Text Label 15800 10450 0    50   ~ 10
MMC_TDI
Wire Wire Line
	16150 10050 15650 10050
Wire Wire Line
	16150 10150 15650 10150
Wire Wire Line
	16150 10250 15650 10250
Wire Wire Line
	16150 10350 15650 10350
Wire Wire Line
	16150 10450 15650 10450
Text Label 7750 6450 0    50   ~ 10
FMC1_PRSNT_M2C_L
Text Label 7750 8250 0    50   ~ 10
FMC2_PRSNT_M2C_L
Text Label 13400 11800 0    50   ~ 10
FMC1_PRSNT_M2C_L
Text Label 13400 11900 0    50   ~ 10
FMC2_PRSNT_M2C_L
$Comp
L HDT0001:HDT0001 S1
U 1 1 5DAB8DC7
P 2950 9200
F 0 "S1" H 3550 9465 50  0000 C CNN
F 1 "HDT0001" H 3550 9374 50  0000 C CNN
F 2 "HDT0001:HDT0001" H 4000 9300 50  0001 L CNN
F 3 "https://www.ckswitches.com/media/1307/hdt.pdf" H 4000 9200 50  0001 L CNN
F 4 "HDT0001 (Detector Switches)" H 4000 9100 50  0001 L CNN "Description"
F 5 "3" H 4000 9000 50  0001 L CNN "Height"
F 6 "C & K COMPONENTS" H 4000 8900 50  0001 L CNN "Manufacturer_Name"
F 7 "HDT0001" H 4000 8800 50  0001 L CNN "Manufacturer_Part_Number"
F 8 "7931598" H 4000 8700 50  0001 L CNN "RS Part Number"
F 9 "http://uk.rs-online.com/web/p/products/7931598" H 4000 8600 50  0001 L CNN "RS Price/Stock"
F 10 "70417475" H 4000 8500 50  0001 L CNN "Allied_Number"
F 11 "https://www.alliedelec.com/c-k-hdt0001/70417475/" H 4000 8400 50  0001 L CNN "Allied Price/Stock"
F 12 "611-HDT0001" H 4000 8300 50  0001 L CNN "Mouser Part Number"
F 13 "https://www.mouser.com/Search/Refine.aspx?Keyword=611-HDT0001" H 4000 8200 50  0001 L CNN "Mouser Price/Stock"
	1    2950 9200
	-1   0    0    -1  
$EndComp
$Comp
L Resistors_SMD:R1206_1M_1%_0.25W_100PPM R243
U 1 1 5C72633B
P 2950 15150
F 0 "R243" H 3100 15347 50  0000 C CNN
F 1 "R1206_1M_1%_0.25W_100PPM" H 2950 14940 60  0001 L CNN
F 2 "RESC3216X65N" H 2950 14130 60  0001 L CNN
F 3 "\\\\cern.ch\\dfs\\Applications\\Altium\\Datasheets\\R1206_NIC_NRC.pdf" H 2950 14760 60  0001 L CNN
F 4 "1M" H 3100 15256 50  0000 C CNN "~"
F 5 "R1206_1M_1%_0.25W_100PPM" H 2950 14670 60  0001 L CNN "Part Number"
F 6 "Resistor - 1%" H 2950 14580 60  0001 L CNN "Library Ref"
F 7 "SchLib\\Resistors.SchLib" H 2950 14490 60  0001 L CNN "Library Path"
F 8 "=Value" H 2950 14400 60  0001 L CNN "Comment"
F 9 "Standard" H 2950 14310 60  0001 L CNN "Component Kind"
F 10 "Standard" H 2950 14220 60  0001 L CNN "Component Type"
F 11 "~~" H 2950 14040 60  0001 L CNN "PackageDescription"
F 12 "2" H 2950 13950 60  0001 L CNN "Pin Count"
F 13 "PcbLib\\Resistors SMD.PcbLib" H 2950 13860 60  0001 L CNN "Footprint Path"
F 14 "RESC3216X65N" H 2950 13770 60  0001 L CNN "Footprint Ref"
F 15 "1M" H 2950 13680 60  0001 L CNN "Val"
F 16 "Preferred" H 2950 13590 60  0001 L CNN "Status"
F 17 "0.25W" H 2950 13500 60  0001 L CNN "Power"
F 18 "±100ppm/°C" H 2950 13410 60  0001 L CNN "TC"
F 19 "~~" H 2950 13320 60  0001 L CNN "Voltage"
F 20 "±1%" H 2950 13230 60  0001 L CNN "Tolerance"
F 21 "General Purpose Thick Film Chip Resistor" H 2950 13140 60  0001 L CNN "Part Description"
F 22 "GENERIC" H 2950 13050 60  0001 L CNN "Manufacturer"
F 23 "R1206_1M_1%_0.25W_100PPM" H 2950 12960 60  0001 L CNN "Manufacturer Part Number"
F 24 "1206" H 2950 12870 60  0001 L CNN "Case"
F 25 "No" H 2950 12780 60  0001 L CNN "PressFit"
F 26 "Yes" H 2950 12690 60  0001 L CNN "Mounted"
F 27 "~~" H 2950 12600 60  0001 L CNN "Sense Comment"
F 28 "No" H 2950 12510 60  0001 L CNN "Sense"
F 29 "~~" H 2950 12420 60  0001 L CNN "Status Comment"
F 30 "No" H 2950 12330 60  0001 L CNN "Socket"
F 31 "Yes" H 2950 12240 60  0001 L CNN "SMD"
F 32 "~~" H 2950 12150 60  0001 L CNN "ComponentHeight"
F 33 "NIC COMPONENT" H 2950 12060 60  0001 L CNN "Manufacturer1 Example"
F 34 "NRC12F1004TRF" H 2950 11970 60  0001 L CNN "Manufacturer1 Part Number"
F 35 "0.65mm" H 2950 11880 60  0001 L CNN "Manufacturer1 ComponentHeight"
F 36 "\\\\cern.ch\\dfs\\Applications\\Altium\\Datasheets\\R1206_NIC_NRC.pdf" H 2950 11790 60  0001 L CNN "HelpURL"
F 37 "CERN DEM JLC" H 2950 11700 60  0001 L CNN "Author"
F 38 "12/03/07 00:00:00" H 2950 11610 60  0001 L CNN "CreateDate"
F 39 "03/13/08 00:00:00" H 2950 11520 60  0001 L CNN "LatestRevisionDate"
F 40 "Resistors SMD" H 2950 11430 60  0001 L CNN "Library Name"
F 41 "This work is licensed under the Creative Commons CC-BY-SA 4.0 License. To the extent that circuit schematics that use Licensed Material can be considered to be ‘Adapted Material’, then the copyright holder waives article 3.b of the license with respect to these schematics." H 2950 11340 60  0001 L CNN "License"
	1    2950 15150
	1    0    0    -1  
$EndComp
$Comp
L Resistors_SMD:R1206_1M_1%_0.25W_100PPM R244
U 1 1 5C726512
P 3750 15150
F 0 "R244" H 3900 15347 50  0000 C CNN
F 1 "R1206_1M_1%_0.25W_100PPM" H 3750 14940 60  0001 L CNN
F 2 "RESC3216X65N" H 3750 14130 60  0001 L CNN
F 3 "\\\\cern.ch\\dfs\\Applications\\Altium\\Datasheets\\R1206_NIC_NRC.pdf" H 3750 14760 60  0001 L CNN
F 4 "1M" H 3900 15256 50  0000 C CNN "~"
F 5 "R1206_1M_1%_0.25W_100PPM" H 3750 14670 60  0001 L CNN "Part Number"
F 6 "Resistor - 1%" H 3750 14580 60  0001 L CNN "Library Ref"
F 7 "SchLib\\Resistors.SchLib" H 3750 14490 60  0001 L CNN "Library Path"
F 8 "=Value" H 3750 14400 60  0001 L CNN "Comment"
F 9 "Standard" H 3750 14310 60  0001 L CNN "Component Kind"
F 10 "Standard" H 3750 14220 60  0001 L CNN "Component Type"
F 11 "~~" H 3750 14040 60  0001 L CNN "PackageDescription"
F 12 "2" H 3750 13950 60  0001 L CNN "Pin Count"
F 13 "PcbLib\\Resistors SMD.PcbLib" H 3750 13860 60  0001 L CNN "Footprint Path"
F 14 "RESC3216X65N" H 3750 13770 60  0001 L CNN "Footprint Ref"
F 15 "1M" H 3750 13680 60  0001 L CNN "Val"
F 16 "Preferred" H 3750 13590 60  0001 L CNN "Status"
F 17 "0.25W" H 3750 13500 60  0001 L CNN "Power"
F 18 "±100ppm/°C" H 3750 13410 60  0001 L CNN "TC"
F 19 "~~" H 3750 13320 60  0001 L CNN "Voltage"
F 20 "±1%" H 3750 13230 60  0001 L CNN "Tolerance"
F 21 "General Purpose Thick Film Chip Resistor" H 3750 13140 60  0001 L CNN "Part Description"
F 22 "GENERIC" H 3750 13050 60  0001 L CNN "Manufacturer"
F 23 "R1206_1M_1%_0.25W_100PPM" H 3750 12960 60  0001 L CNN "Manufacturer Part Number"
F 24 "1206" H 3750 12870 60  0001 L CNN "Case"
F 25 "No" H 3750 12780 60  0001 L CNN "PressFit"
F 26 "Yes" H 3750 12690 60  0001 L CNN "Mounted"
F 27 "~~" H 3750 12600 60  0001 L CNN "Sense Comment"
F 28 "No" H 3750 12510 60  0001 L CNN "Sense"
F 29 "~~" H 3750 12420 60  0001 L CNN "Status Comment"
F 30 "No" H 3750 12330 60  0001 L CNN "Socket"
F 31 "Yes" H 3750 12240 60  0001 L CNN "SMD"
F 32 "~~" H 3750 12150 60  0001 L CNN "ComponentHeight"
F 33 "NIC COMPONENT" H 3750 12060 60  0001 L CNN "Manufacturer1 Example"
F 34 "NRC12F1004TRF" H 3750 11970 60  0001 L CNN "Manufacturer1 Part Number"
F 35 "0.65mm" H 3750 11880 60  0001 L CNN "Manufacturer1 ComponentHeight"
F 36 "\\\\cern.ch\\dfs\\Applications\\Altium\\Datasheets\\R1206_NIC_NRC.pdf" H 3750 11790 60  0001 L CNN "HelpURL"
F 37 "CERN DEM JLC" H 3750 11700 60  0001 L CNN "Author"
F 38 "12/03/07 00:00:00" H 3750 11610 60  0001 L CNN "CreateDate"
F 39 "03/13/08 00:00:00" H 3750 11520 60  0001 L CNN "LatestRevisionDate"
F 40 "Resistors SMD" H 3750 11430 60  0001 L CNN "Library Name"
F 41 "This work is licensed under the Creative Commons CC-BY-SA 4.0 License. To the extent that circuit schematics that use Licensed Material can be considered to be ‘Adapted Material’, then the copyright holder waives article 3.b of the license with respect to these schematics." H 3750 11340 60  0001 L CNN "License"
	1    3750 15150
	1    0    0    -1  
$EndComp
$Comp
L power:GND #PWR?
U 1 1 5C726618
P 2950 15250
AR Path="/5BD32060/5C726618" Ref="#PWR?"  Part="1" 
AR Path="/5BABAC65/5C726618" Ref="#PWR?"  Part="1" 
AR Path="/5CC24E97/5C726618" Ref="#PWR?"  Part="1" 
AR Path="/5CC393D3/5C726618" Ref="#PWR?"  Part="1" 
AR Path="/5CC6DBF7/5C726618" Ref="#PWR?"  Part="1" 
AR Path="/5CC8AFE1/5C726618" Ref="#PWR?"  Part="1" 
AR Path="/5BCEDA3D/5C726618" Ref="#PWR?"  Part="1" 
AR Path="/5C726618" Ref="#PWR0597"  Part="1" 
F 0 "#PWR0597" H 2950 15000 50  0001 C CNN
F 1 "GND" H 2955 15077 50  0000 C CNN
F 2 "" H 2950 15250 50  0001 C CNN
F 3 "" H 2950 15250 50  0001 C CNN
	1    2950 15250
	1    0    0    -1  
$EndComp
Wire Wire Line
	2950 15150 2950 15250
Text Label 3300 15150 0    50   ~ 10
ESDSTRIP1
Text Label 4100 15150 0    50   ~ 10
ESDSTRIP2
Wire Wire Line
	4550 15150 4050 15150
Wire Wire Line
	3750 15150 3250 15150
Wire Wire Line
	5200 8450 4250 8450
Wire Wire Line
	3100 9200 2950 9200
$Comp
L power:GND #PWR?
U 1 1 5C87EA10
P 1750 9450
AR Path="/5BD32060/5C87EA10" Ref="#PWR?"  Part="1" 
AR Path="/5BABAC65/5C87EA10" Ref="#PWR?"  Part="1" 
AR Path="/5CC24E97/5C87EA10" Ref="#PWR?"  Part="1" 
AR Path="/5CC393D3/5C87EA10" Ref="#PWR?"  Part="1" 
AR Path="/5CC6DBF7/5C87EA10" Ref="#PWR?"  Part="1" 
AR Path="/5CC8AFE1/5C87EA10" Ref="#PWR?"  Part="1" 
AR Path="/5BCEDA3D/5C87EA10" Ref="#PWR?"  Part="1" 
AR Path="/5C87EA10" Ref="#PWR0595"  Part="1" 
F 0 "#PWR0595" H 1750 9200 50  0001 C CNN
F 1 "GND" H 1755 9277 50  0000 C CNN
F 2 "" H 1750 9450 50  0001 C CNN
F 3 "" H 1750 9450 50  0001 C CNN
	1    1750 9450
	1    0    0    -1  
$EndComp
$Comp
L power:GND #PWR?
U 1 1 5C8AB0E8
P 2950 9450
AR Path="/5BD32060/5C8AB0E8" Ref="#PWR?"  Part="1" 
AR Path="/5BABAC65/5C8AB0E8" Ref="#PWR?"  Part="1" 
AR Path="/5CC24E97/5C8AB0E8" Ref="#PWR?"  Part="1" 
AR Path="/5CC393D3/5C8AB0E8" Ref="#PWR?"  Part="1" 
AR Path="/5CC6DBF7/5C8AB0E8" Ref="#PWR?"  Part="1" 
AR Path="/5CC8AFE1/5C8AB0E8" Ref="#PWR?"  Part="1" 
AR Path="/5BCEDA3D/5C8AB0E8" Ref="#PWR?"  Part="1" 
AR Path="/5C8AB0E8" Ref="#PWR0596"  Part="1" 
F 0 "#PWR0596" H 2950 9200 50  0001 C CNN
F 1 "GND" H 2955 9277 50  0000 C CNN
F 2 "" H 2950 9450 50  0001 C CNN
F 3 "" H 2950 9450 50  0001 C CNN
	1    2950 9450
	1    0    0    -1  
$EndComp
Wire Wire Line
	2950 9300 2950 9450
Wire Wire Line
	1750 9200 1750 9300
Connection ~ 1750 9300
Wire Wire Line
	1750 9300 1750 9450
Wire Bus Line
	7300 9450 6800 9450
Text Label 6850 9450 0    50   ~ 10
Pmod3_[0..7]
Text Label 13650 7950 0    50   ~ 10
Pmod3_[0..7]
Wire Bus Line
	13650 7950 14200 7950
Wire Wire Line
	3100 9200 3100 8950
Wire Wire Line
	3100 8950 4250 8950
Wire Wire Line
	4250 8450 4250 8950
Text Label 13050 9300 0    50   ~ 10
FPGA_RTS
Text Label 13050 9400 0    50   ~ 10
FPGA_RxD
Text Label 13050 9500 0    50   ~ 10
FPGA_TxD
Wire Wire Line
	13450 9300 12950 9300
Wire Wire Line
	13450 9400 12950 9400
Wire Wire Line
	13450 9500 12950 9500
Text Label 3550 8700 0    50   ~ 10
FPGA_RTS
Text Label 3550 8600 0    50   ~ 10
FPGA_RxD
Text Label 3550 8500 0    50   ~ 10
FPGA_TxD
Wire Wire Line
	3950 8700 3450 8700
Wire Wire Line
	3950 8600 3450 8600
Wire Wire Line
	3950 8500 3450 8500
Wire Wire Line
	13400 11800 14150 11800
Wire Wire Line
	13400 11900 14150 11900
$Comp
L Pads:PLATED_HOLE2.7_PAD5.0 B2
U 1 1 5C7E4108
P 2750 6850
F 0 "B2" H 2735 6955 50  0000 C CNN
F 1 "PLATED_HOLE2.7_PAD5.0" H 2750 6680 60  0001 L CNN
F 2 "Pads:MTG270_500" H 2750 5870 60  0001 L CNN
F 3 "" H 2750 6500 60  0001 L CNN
F 4 "Plated Hole" H 2750 6410 60  0001 L CNN "Pole4"
F 5 "PLATED_HOLE2.7_PAD5.0" H 2750 6410 60  0001 L CNN "Part Number"
F 6 "Single Terminal Socket" H 2750 6320 60  0001 L CNN "Library Ref"
F 7 "SchLib\\Pads.SchLib" H 2750 6230 60  0001 L CNN "Library Path"
F 8 "~~" H 2750 6140 60  0001 L CNN "Comment"
F 9 "Standard (No BOM)" H 2750 6050 60  0001 L CNN "Component Kind"
F 10 "Standard (No BOM)" H 2750 5960 60  0001 L CNN "Component Type"
F 11 "1" H 2750 5780 60  0001 L CNN "Pin Count"
F 12 "~~" H 2750 5690 60  0001 L CNN "Case"
F 13 "PcbLib\\Pads.PcbLib" H 2750 5600 60  0001 L CNN "Footprint Path"
F 14 "MTG270_500" H 2750 5510 60  0001 L CNN "Footprint Ref"
F 15 "Plated Hole" H 2750 5420 60  0001 L CNN "Family"
F 16 "No" H 2750 5330 60  0001 L CNN "Mounted"
F 17 "No" H 2750 5240 60  0001 L CNN "Socket"
F 18 "No" H 2750 5150 60  0001 L CNN "SMD"
F 19 "No" H 2750 5060 60  0001 L CNN "Sense"
F 20 "~~" H 2750 4970 60  0001 L CNN "Sense Comment"
F 21 "None" H 2750 4880 60  0001 L CNN "Status"
F 22 "~~" H 2750 4790 60  0001 L CNN "Status Comment"
F 23 "~~" H 2750 4700 60  0001 L CNN "SCEM"
F 24 "Plated Through Hole: Hole Dia.=2.7mm Pad Dia.=5.0mm" H 2750 4610 60  0001 L CNN "Part Description"
F 25 "~~" H 2750 4520 60  0001 L CNN "Manufacturer"
F 26 "~~" H 2750 4430 60  0001 L CNN "Manufacturer Part Number"
F 27 "0mm" H 2750 4340 60  0001 L CNN "ComponentHeight"
F 28 "~~" H 2750 4250 60  0001 L CNN "Manufacturer1 Example"
F 29 "~~" H 2750 4160 60  0001 L CNN "Manufacturer1 Part Number"
F 30 "~~" H 2750 4070 60  0001 L CNN "Manufacturer1 ComponentHeight"
F 31 "Undefined" H 2750 3980 60  0001 L CNN "HelpURL"
F 32 "~~" H 2750 3890 60  0001 L CNN "ComponentLink1URL"
F 33 "~~" H 2750 3800 60  0001 L CNN "ComponentLink1Description"
F 34 "~~" H 2750 3710 60  0001 L CNN "ComponentLink2URL"
F 35 "~~" H 2750 3620 60  0001 L CNN "ComponentLink2Description"
F 36 "CERN DEM JMW" H 2750 3530 60  0001 L CNN "Author"
F 37 "09/27/11 00:00:00" H 2750 3440 60  0001 L CNN "CreateDate"
F 38 "09/27/11 00:00:00" H 2750 3350 60  0001 L CNN "LatestRevisionDate"
F 39 "Plated Through Hole: Hole Dia.=2.7mm Pad Dia.=5.0mm" H 2750 3260 60  0001 L CNN "PackageDescription"
F 40 "Pads" H 2750 3170 60  0001 L CNN "Library Name"
F 41 "This work is licensed under the Creative Commons CC-BY-SA 4.0 License. To the extent that circuit schematics that use Licensed Material can be considered to be ‘Adapted Material’, then the copyright holder waives article 3.b of the license with respect to these schematics." H 2750 3080 60  0001 L CNN "License"
	1    2750 6850
	1    0    0    -1  
$EndComp
$Comp
L Pads:PLATED_HOLE2.7_PAD5.0 B4
U 1 1 5C874F76
P 2900 6850
F 0 "B4" H 2885 6955 50  0000 C CNN
F 1 "PLATED_HOLE2.7_PAD5.0" H 2900 6680 60  0001 L CNN
F 2 "Pads:MTG270_500" H 2900 5870 60  0001 L CNN
F 3 "" H 2900 6500 60  0001 L CNN
F 4 "Plated Hole" H 2900 6410 60  0001 L CNN "Pole4"
F 5 "PLATED_HOLE2.7_PAD5.0" H 2900 6410 60  0001 L CNN "Part Number"
F 6 "Single Terminal Socket" H 2900 6320 60  0001 L CNN "Library Ref"
F 7 "SchLib\\Pads.SchLib" H 2900 6230 60  0001 L CNN "Library Path"
F 8 "~~" H 2900 6140 60  0001 L CNN "Comment"
F 9 "Standard (No BOM)" H 2900 6050 60  0001 L CNN "Component Kind"
F 10 "Standard (No BOM)" H 2900 5960 60  0001 L CNN "Component Type"
F 11 "1" H 2900 5780 60  0001 L CNN "Pin Count"
F 12 "~~" H 2900 5690 60  0001 L CNN "Case"
F 13 "PcbLib\\Pads.PcbLib" H 2900 5600 60  0001 L CNN "Footprint Path"
F 14 "MTG270_500" H 2900 5510 60  0001 L CNN "Footprint Ref"
F 15 "Plated Hole" H 2900 5420 60  0001 L CNN "Family"
F 16 "No" H 2900 5330 60  0001 L CNN "Mounted"
F 17 "No" H 2900 5240 60  0001 L CNN "Socket"
F 18 "No" H 2900 5150 60  0001 L CNN "SMD"
F 19 "No" H 2900 5060 60  0001 L CNN "Sense"
F 20 "~~" H 2900 4970 60  0001 L CNN "Sense Comment"
F 21 "None" H 2900 4880 60  0001 L CNN "Status"
F 22 "~~" H 2900 4790 60  0001 L CNN "Status Comment"
F 23 "~~" H 2900 4700 60  0001 L CNN "SCEM"
F 24 "Plated Through Hole: Hole Dia.=2.7mm Pad Dia.=5.0mm" H 2900 4610 60  0001 L CNN "Part Description"
F 25 "~~" H 2900 4520 60  0001 L CNN "Manufacturer"
F 26 "~~" H 2900 4430 60  0001 L CNN "Manufacturer Part Number"
F 27 "0mm" H 2900 4340 60  0001 L CNN "ComponentHeight"
F 28 "~~" H 2900 4250 60  0001 L CNN "Manufacturer1 Example"
F 29 "~~" H 2900 4160 60  0001 L CNN "Manufacturer1 Part Number"
F 30 "~~" H 2900 4070 60  0001 L CNN "Manufacturer1 ComponentHeight"
F 31 "Undefined" H 2900 3980 60  0001 L CNN "HelpURL"
F 32 "~~" H 2900 3890 60  0001 L CNN "ComponentLink1URL"
F 33 "~~" H 2900 3800 60  0001 L CNN "ComponentLink1Description"
F 34 "~~" H 2900 3710 60  0001 L CNN "ComponentLink2URL"
F 35 "~~" H 2900 3620 60  0001 L CNN "ComponentLink2Description"
F 36 "CERN DEM JMW" H 2900 3530 60  0001 L CNN "Author"
F 37 "09/27/11 00:00:00" H 2900 3440 60  0001 L CNN "CreateDate"
F 38 "09/27/11 00:00:00" H 2900 3350 60  0001 L CNN "LatestRevisionDate"
F 39 "Plated Through Hole: Hole Dia.=2.7mm Pad Dia.=5.0mm" H 2900 3260 60  0001 L CNN "PackageDescription"
F 40 "Pads" H 2900 3170 60  0001 L CNN "Library Name"
F 41 "This work is licensed under the Creative Commons CC-BY-SA 4.0 License. To the extent that circuit schematics that use Licensed Material can be considered to be ‘Adapted Material’, then the copyright holder waives article 3.b of the license with respect to these schematics." H 2900 3080 60  0001 L CNN "License"
	1    2900 6850
	1    0    0    -1  
$EndComp
$Comp
L Pads:PLATED_HOLE2.7_PAD5.0 B6
U 1 1 5C8A4093
P 3050 6850
F 0 "B6" H 3035 6955 50  0000 C CNN
F 1 "PLATED_HOLE2.7_PAD5.0" H 3050 6680 60  0001 L CNN
F 2 "Pads:MTG270_500" H 3050 5870 60  0001 L CNN
F 3 "" H 3050 6500 60  0001 L CNN
F 4 "Plated Hole" H 3050 6410 60  0001 L CNN "Pole4"
F 5 "PLATED_HOLE2.7_PAD5.0" H 3050 6410 60  0001 L CNN "Part Number"
F 6 "Single Terminal Socket" H 3050 6320 60  0001 L CNN "Library Ref"
F 7 "SchLib\\Pads.SchLib" H 3050 6230 60  0001 L CNN "Library Path"
F 8 "~~" H 3050 6140 60  0001 L CNN "Comment"
F 9 "Standard (No BOM)" H 3050 6050 60  0001 L CNN "Component Kind"
F 10 "Standard (No BOM)" H 3050 5960 60  0001 L CNN "Component Type"
F 11 "1" H 3050 5780 60  0001 L CNN "Pin Count"
F 12 "~~" H 3050 5690 60  0001 L CNN "Case"
F 13 "PcbLib\\Pads.PcbLib" H 3050 5600 60  0001 L CNN "Footprint Path"
F 14 "MTG270_500" H 3050 5510 60  0001 L CNN "Footprint Ref"
F 15 "Plated Hole" H 3050 5420 60  0001 L CNN "Family"
F 16 "No" H 3050 5330 60  0001 L CNN "Mounted"
F 17 "No" H 3050 5240 60  0001 L CNN "Socket"
F 18 "No" H 3050 5150 60  0001 L CNN "SMD"
F 19 "No" H 3050 5060 60  0001 L CNN "Sense"
F 20 "~~" H 3050 4970 60  0001 L CNN "Sense Comment"
F 21 "None" H 3050 4880 60  0001 L CNN "Status"
F 22 "~~" H 3050 4790 60  0001 L CNN "Status Comment"
F 23 "~~" H 3050 4700 60  0001 L CNN "SCEM"
F 24 "Plated Through Hole: Hole Dia.=2.7mm Pad Dia.=5.0mm" H 3050 4610 60  0001 L CNN "Part Description"
F 25 "~~" H 3050 4520 60  0001 L CNN "Manufacturer"
F 26 "~~" H 3050 4430 60  0001 L CNN "Manufacturer Part Number"
F 27 "0mm" H 3050 4340 60  0001 L CNN "ComponentHeight"
F 28 "~~" H 3050 4250 60  0001 L CNN "Manufacturer1 Example"
F 29 "~~" H 3050 4160 60  0001 L CNN "Manufacturer1 Part Number"
F 30 "~~" H 3050 4070 60  0001 L CNN "Manufacturer1 ComponentHeight"
F 31 "Undefined" H 3050 3980 60  0001 L CNN "HelpURL"
F 32 "~~" H 3050 3890 60  0001 L CNN "ComponentLink1URL"
F 33 "~~" H 3050 3800 60  0001 L CNN "ComponentLink1Description"
F 34 "~~" H 3050 3710 60  0001 L CNN "ComponentLink2URL"
F 35 "~~" H 3050 3620 60  0001 L CNN "ComponentLink2Description"
F 36 "CERN DEM JMW" H 3050 3530 60  0001 L CNN "Author"
F 37 "09/27/11 00:00:00" H 3050 3440 60  0001 L CNN "CreateDate"
F 38 "09/27/11 00:00:00" H 3050 3350 60  0001 L CNN "LatestRevisionDate"
F 39 "Plated Through Hole: Hole Dia.=2.7mm Pad Dia.=5.0mm" H 3050 3260 60  0001 L CNN "PackageDescription"
F 40 "Pads" H 3050 3170 60  0001 L CNN "Library Name"
F 41 "This work is licensed under the Creative Commons CC-BY-SA 4.0 License. To the extent that circuit schematics that use Licensed Material can be considered to be ‘Adapted Material’, then the copyright holder waives article 3.b of the license with respect to these schematics." H 3050 3080 60  0001 L CNN "License"
	1    3050 6850
	1    0    0    -1  
$EndComp
$Comp
L Pads:PLATED_HOLE2.7_PAD5.0 B8
U 1 1 5C8D5D72
P 3200 6850
F 0 "B8" H 3185 6955 50  0000 C CNN
F 1 "PLATED_HOLE2.7_PAD5.0" H 3200 6680 60  0001 L CNN
F 2 "Pads:MTG270_500" H 3200 5870 60  0001 L CNN
F 3 "" H 3200 6500 60  0001 L CNN
F 4 "Plated Hole" H 3200 6410 60  0001 L CNN "Pole4"
F 5 "PLATED_HOLE2.7_PAD5.0" H 3200 6410 60  0001 L CNN "Part Number"
F 6 "Single Terminal Socket" H 3200 6320 60  0001 L CNN "Library Ref"
F 7 "SchLib\\Pads.SchLib" H 3200 6230 60  0001 L CNN "Library Path"
F 8 "~~" H 3200 6140 60  0001 L CNN "Comment"
F 9 "Standard (No BOM)" H 3200 6050 60  0001 L CNN "Component Kind"
F 10 "Standard (No BOM)" H 3200 5960 60  0001 L CNN "Component Type"
F 11 "1" H 3200 5780 60  0001 L CNN "Pin Count"
F 12 "~~" H 3200 5690 60  0001 L CNN "Case"
F 13 "PcbLib\\Pads.PcbLib" H 3200 5600 60  0001 L CNN "Footprint Path"
F 14 "MTG270_500" H 3200 5510 60  0001 L CNN "Footprint Ref"
F 15 "Plated Hole" H 3200 5420 60  0001 L CNN "Family"
F 16 "No" H 3200 5330 60  0001 L CNN "Mounted"
F 17 "No" H 3200 5240 60  0001 L CNN "Socket"
F 18 "No" H 3200 5150 60  0001 L CNN "SMD"
F 19 "No" H 3200 5060 60  0001 L CNN "Sense"
F 20 "~~" H 3200 4970 60  0001 L CNN "Sense Comment"
F 21 "None" H 3200 4880 60  0001 L CNN "Status"
F 22 "~~" H 3200 4790 60  0001 L CNN "Status Comment"
F 23 "~~" H 3200 4700 60  0001 L CNN "SCEM"
F 24 "Plated Through Hole: Hole Dia.=2.7mm Pad Dia.=5.0mm" H 3200 4610 60  0001 L CNN "Part Description"
F 25 "~~" H 3200 4520 60  0001 L CNN "Manufacturer"
F 26 "~~" H 3200 4430 60  0001 L CNN "Manufacturer Part Number"
F 27 "0mm" H 3200 4340 60  0001 L CNN "ComponentHeight"
F 28 "~~" H 3200 4250 60  0001 L CNN "Manufacturer1 Example"
F 29 "~~" H 3200 4160 60  0001 L CNN "Manufacturer1 Part Number"
F 30 "~~" H 3200 4070 60  0001 L CNN "Manufacturer1 ComponentHeight"
F 31 "Undefined" H 3200 3980 60  0001 L CNN "HelpURL"
F 32 "~~" H 3200 3890 60  0001 L CNN "ComponentLink1URL"
F 33 "~~" H 3200 3800 60  0001 L CNN "ComponentLink1Description"
F 34 "~~" H 3200 3710 60  0001 L CNN "ComponentLink2URL"
F 35 "~~" H 3200 3620 60  0001 L CNN "ComponentLink2Description"
F 36 "CERN DEM JMW" H 3200 3530 60  0001 L CNN "Author"
F 37 "09/27/11 00:00:00" H 3200 3440 60  0001 L CNN "CreateDate"
F 38 "09/27/11 00:00:00" H 3200 3350 60  0001 L CNN "LatestRevisionDate"
F 39 "Plated Through Hole: Hole Dia.=2.7mm Pad Dia.=5.0mm" H 3200 3260 60  0001 L CNN "PackageDescription"
F 40 "Pads" H 3200 3170 60  0001 L CNN "Library Name"
F 41 "This work is licensed under the Creative Commons CC-BY-SA 4.0 License. To the extent that circuit schematics that use Licensed Material can be considered to be ‘Adapted Material’, then the copyright holder waives article 3.b of the license with respect to these schematics." H 3200 3080 60  0001 L CNN "License"
	1    3200 6850
	1    0    0    -1  
$EndComp
$Comp
L Pads:PLATED_HOLE2.7_PAD5.0 B1
U 1 1 5C942131
P 2750 6600
F 0 "B1" H 2735 6705 50  0000 C CNN
F 1 "PLATED_HOLE2.7_PAD5.0" H 2750 6430 60  0001 L CNN
F 2 "Pads:MTG270_500" H 2750 5620 60  0001 L CNN
F 3 "" H 2750 6250 60  0001 L CNN
F 4 "Plated Hole" H 2750 6160 60  0001 L CNN "Pole4"
F 5 "PLATED_HOLE2.7_PAD5.0" H 2750 6160 60  0001 L CNN "Part Number"
F 6 "Single Terminal Socket" H 2750 6070 60  0001 L CNN "Library Ref"
F 7 "SchLib\\Pads.SchLib" H 2750 5980 60  0001 L CNN "Library Path"
F 8 "~~" H 2750 5890 60  0001 L CNN "Comment"
F 9 "Standard (No BOM)" H 2750 5800 60  0001 L CNN "Component Kind"
F 10 "Standard (No BOM)" H 2750 5710 60  0001 L CNN "Component Type"
F 11 "1" H 2750 5530 60  0001 L CNN "Pin Count"
F 12 "~~" H 2750 5440 60  0001 L CNN "Case"
F 13 "PcbLib\\Pads.PcbLib" H 2750 5350 60  0001 L CNN "Footprint Path"
F 14 "MTG270_500" H 2750 5260 60  0001 L CNN "Footprint Ref"
F 15 "Plated Hole" H 2750 5170 60  0001 L CNN "Family"
F 16 "No" H 2750 5080 60  0001 L CNN "Mounted"
F 17 "No" H 2750 4990 60  0001 L CNN "Socket"
F 18 "No" H 2750 4900 60  0001 L CNN "SMD"
F 19 "No" H 2750 4810 60  0001 L CNN "Sense"
F 20 "~~" H 2750 4720 60  0001 L CNN "Sense Comment"
F 21 "None" H 2750 4630 60  0001 L CNN "Status"
F 22 "~~" H 2750 4540 60  0001 L CNN "Status Comment"
F 23 "~~" H 2750 4450 60  0001 L CNN "SCEM"
F 24 "Plated Through Hole: Hole Dia.=2.7mm Pad Dia.=5.0mm" H 2750 4360 60  0001 L CNN "Part Description"
F 25 "~~" H 2750 4270 60  0001 L CNN "Manufacturer"
F 26 "~~" H 2750 4180 60  0001 L CNN "Manufacturer Part Number"
F 27 "0mm" H 2750 4090 60  0001 L CNN "ComponentHeight"
F 28 "~~" H 2750 4000 60  0001 L CNN "Manufacturer1 Example"
F 29 "~~" H 2750 3910 60  0001 L CNN "Manufacturer1 Part Number"
F 30 "~~" H 2750 3820 60  0001 L CNN "Manufacturer1 ComponentHeight"
F 31 "Undefined" H 2750 3730 60  0001 L CNN "HelpURL"
F 32 "~~" H 2750 3640 60  0001 L CNN "ComponentLink1URL"
F 33 "~~" H 2750 3550 60  0001 L CNN "ComponentLink1Description"
F 34 "~~" H 2750 3460 60  0001 L CNN "ComponentLink2URL"
F 35 "~~" H 2750 3370 60  0001 L CNN "ComponentLink2Description"
F 36 "CERN DEM JMW" H 2750 3280 60  0001 L CNN "Author"
F 37 "09/27/11 00:00:00" H 2750 3190 60  0001 L CNN "CreateDate"
F 38 "09/27/11 00:00:00" H 2750 3100 60  0001 L CNN "LatestRevisionDate"
F 39 "Plated Through Hole: Hole Dia.=2.7mm Pad Dia.=5.0mm" H 2750 3010 60  0001 L CNN "PackageDescription"
F 40 "Pads" H 2750 2920 60  0001 L CNN "Library Name"
F 41 "This work is licensed under the Creative Commons CC-BY-SA 4.0 License. To the extent that circuit schematics that use Licensed Material can be considered to be ‘Adapted Material’, then the copyright holder waives article 3.b of the license with respect to these schematics." H 2750 2830 60  0001 L CNN "License"
	1    2750 6600
	1    0    0    -1  
$EndComp
$Comp
L Pads:PLATED_HOLE2.7_PAD5.0 B3
U 1 1 5C94215D
P 2900 6600
F 0 "B3" H 2885 6705 50  0000 C CNN
F 1 "PLATED_HOLE2.7_PAD5.0" H 2900 6430 60  0001 L CNN
F 2 "Pads:MTG270_500" H 2900 5620 60  0001 L CNN
F 3 "" H 2900 6250 60  0001 L CNN
F 4 "Plated Hole" H 2900 6160 60  0001 L CNN "Pole4"
F 5 "PLATED_HOLE2.7_PAD5.0" H 2900 6160 60  0001 L CNN "Part Number"
F 6 "Single Terminal Socket" H 2900 6070 60  0001 L CNN "Library Ref"
F 7 "SchLib\\Pads.SchLib" H 2900 5980 60  0001 L CNN "Library Path"
F 8 "~~" H 2900 5890 60  0001 L CNN "Comment"
F 9 "Standard (No BOM)" H 2900 5800 60  0001 L CNN "Component Kind"
F 10 "Standard (No BOM)" H 2900 5710 60  0001 L CNN "Component Type"
F 11 "1" H 2900 5530 60  0001 L CNN "Pin Count"
F 12 "~~" H 2900 5440 60  0001 L CNN "Case"
F 13 "PcbLib\\Pads.PcbLib" H 2900 5350 60  0001 L CNN "Footprint Path"
F 14 "MTG270_500" H 2900 5260 60  0001 L CNN "Footprint Ref"
F 15 "Plated Hole" H 2900 5170 60  0001 L CNN "Family"
F 16 "No" H 2900 5080 60  0001 L CNN "Mounted"
F 17 "No" H 2900 4990 60  0001 L CNN "Socket"
F 18 "No" H 2900 4900 60  0001 L CNN "SMD"
F 19 "No" H 2900 4810 60  0001 L CNN "Sense"
F 20 "~~" H 2900 4720 60  0001 L CNN "Sense Comment"
F 21 "None" H 2900 4630 60  0001 L CNN "Status"
F 22 "~~" H 2900 4540 60  0001 L CNN "Status Comment"
F 23 "~~" H 2900 4450 60  0001 L CNN "SCEM"
F 24 "Plated Through Hole: Hole Dia.=2.7mm Pad Dia.=5.0mm" H 2900 4360 60  0001 L CNN "Part Description"
F 25 "~~" H 2900 4270 60  0001 L CNN "Manufacturer"
F 26 "~~" H 2900 4180 60  0001 L CNN "Manufacturer Part Number"
F 27 "0mm" H 2900 4090 60  0001 L CNN "ComponentHeight"
F 28 "~~" H 2900 4000 60  0001 L CNN "Manufacturer1 Example"
F 29 "~~" H 2900 3910 60  0001 L CNN "Manufacturer1 Part Number"
F 30 "~~" H 2900 3820 60  0001 L CNN "Manufacturer1 ComponentHeight"
F 31 "Undefined" H 2900 3730 60  0001 L CNN "HelpURL"
F 32 "~~" H 2900 3640 60  0001 L CNN "ComponentLink1URL"
F 33 "~~" H 2900 3550 60  0001 L CNN "ComponentLink1Description"
F 34 "~~" H 2900 3460 60  0001 L CNN "ComponentLink2URL"
F 35 "~~" H 2900 3370 60  0001 L CNN "ComponentLink2Description"
F 36 "CERN DEM JMW" H 2900 3280 60  0001 L CNN "Author"
F 37 "09/27/11 00:00:00" H 2900 3190 60  0001 L CNN "CreateDate"
F 38 "09/27/11 00:00:00" H 2900 3100 60  0001 L CNN "LatestRevisionDate"
F 39 "Plated Through Hole: Hole Dia.=2.7mm Pad Dia.=5.0mm" H 2900 3010 60  0001 L CNN "PackageDescription"
F 40 "Pads" H 2900 2920 60  0001 L CNN "Library Name"
F 41 "This work is licensed under the Creative Commons CC-BY-SA 4.0 License. To the extent that circuit schematics that use Licensed Material can be considered to be ‘Adapted Material’, then the copyright holder waives article 3.b of the license with respect to these schematics." H 2900 2830 60  0001 L CNN "License"
	1    2900 6600
	1    0    0    -1  
$EndComp
$Comp
L Pads:PLATED_HOLE2.7_PAD5.0 B5
U 1 1 5C942189
P 3050 6600
F 0 "B5" H 3035 6705 50  0000 C CNN
F 1 "PLATED_HOLE2.7_PAD5.0" H 3050 6430 60  0001 L CNN
F 2 "Pads:MTG270_500" H 3050 5620 60  0001 L CNN
F 3 "" H 3050 6250 60  0001 L CNN
F 4 "Plated Hole" H 3050 6160 60  0001 L CNN "Pole4"
F 5 "PLATED_HOLE2.7_PAD5.0" H 3050 6160 60  0001 L CNN "Part Number"
F 6 "Single Terminal Socket" H 3050 6070 60  0001 L CNN "Library Ref"
F 7 "SchLib\\Pads.SchLib" H 3050 5980 60  0001 L CNN "Library Path"
F 8 "~~" H 3050 5890 60  0001 L CNN "Comment"
F 9 "Standard (No BOM)" H 3050 5800 60  0001 L CNN "Component Kind"
F 10 "Standard (No BOM)" H 3050 5710 60  0001 L CNN "Component Type"
F 11 "1" H 3050 5530 60  0001 L CNN "Pin Count"
F 12 "~~" H 3050 5440 60  0001 L CNN "Case"
F 13 "PcbLib\\Pads.PcbLib" H 3050 5350 60  0001 L CNN "Footprint Path"
F 14 "MTG270_500" H 3050 5260 60  0001 L CNN "Footprint Ref"
F 15 "Plated Hole" H 3050 5170 60  0001 L CNN "Family"
F 16 "No" H 3050 5080 60  0001 L CNN "Mounted"
F 17 "No" H 3050 4990 60  0001 L CNN "Socket"
F 18 "No" H 3050 4900 60  0001 L CNN "SMD"
F 19 "No" H 3050 4810 60  0001 L CNN "Sense"
F 20 "~~" H 3050 4720 60  0001 L CNN "Sense Comment"
F 21 "None" H 3050 4630 60  0001 L CNN "Status"
F 22 "~~" H 3050 4540 60  0001 L CNN "Status Comment"
F 23 "~~" H 3050 4450 60  0001 L CNN "SCEM"
F 24 "Plated Through Hole: Hole Dia.=2.7mm Pad Dia.=5.0mm" H 3050 4360 60  0001 L CNN "Part Description"
F 25 "~~" H 3050 4270 60  0001 L CNN "Manufacturer"
F 26 "~~" H 3050 4180 60  0001 L CNN "Manufacturer Part Number"
F 27 "0mm" H 3050 4090 60  0001 L CNN "ComponentHeight"
F 28 "~~" H 3050 4000 60  0001 L CNN "Manufacturer1 Example"
F 29 "~~" H 3050 3910 60  0001 L CNN "Manufacturer1 Part Number"
F 30 "~~" H 3050 3820 60  0001 L CNN "Manufacturer1 ComponentHeight"
F 31 "Undefined" H 3050 3730 60  0001 L CNN "HelpURL"
F 32 "~~" H 3050 3640 60  0001 L CNN "ComponentLink1URL"
F 33 "~~" H 3050 3550 60  0001 L CNN "ComponentLink1Description"
F 34 "~~" H 3050 3460 60  0001 L CNN "ComponentLink2URL"
F 35 "~~" H 3050 3370 60  0001 L CNN "ComponentLink2Description"
F 36 "CERN DEM JMW" H 3050 3280 60  0001 L CNN "Author"
F 37 "09/27/11 00:00:00" H 3050 3190 60  0001 L CNN "CreateDate"
F 38 "09/27/11 00:00:00" H 3050 3100 60  0001 L CNN "LatestRevisionDate"
F 39 "Plated Through Hole: Hole Dia.=2.7mm Pad Dia.=5.0mm" H 3050 3010 60  0001 L CNN "PackageDescription"
F 40 "Pads" H 3050 2920 60  0001 L CNN "Library Name"
F 41 "This work is licensed under the Creative Commons CC-BY-SA 4.0 License. To the extent that circuit schematics that use Licensed Material can be considered to be ‘Adapted Material’, then the copyright holder waives article 3.b of the license with respect to these schematics." H 3050 2830 60  0001 L CNN "License"
	1    3050 6600
	1    0    0    -1  
$EndComp
$Comp
L Pads:PLATED_HOLE2.7_PAD5.0 B7
U 1 1 5C9421B5
P 3200 6600
F 0 "B7" H 3185 6705 50  0000 C CNN
F 1 "PLATED_HOLE2.7_PAD5.0" H 3200 6430 60  0001 L CNN
F 2 "Pads:MTG270_500" H 3200 5620 60  0001 L CNN
F 3 "" H 3200 6250 60  0001 L CNN
F 4 "Plated Hole" H 3200 6160 60  0001 L CNN "Pole4"
F 5 "PLATED_HOLE2.7_PAD5.0" H 3200 6160 60  0001 L CNN "Part Number"
F 6 "Single Terminal Socket" H 3200 6070 60  0001 L CNN "Library Ref"
F 7 "SchLib\\Pads.SchLib" H 3200 5980 60  0001 L CNN "Library Path"
F 8 "~~" H 3200 5890 60  0001 L CNN "Comment"
F 9 "Standard (No BOM)" H 3200 5800 60  0001 L CNN "Component Kind"
F 10 "Standard (No BOM)" H 3200 5710 60  0001 L CNN "Component Type"
F 11 "1" H 3200 5530 60  0001 L CNN "Pin Count"
F 12 "~~" H 3200 5440 60  0001 L CNN "Case"
F 13 "PcbLib\\Pads.PcbLib" H 3200 5350 60  0001 L CNN "Footprint Path"
F 14 "MTG270_500" H 3200 5260 60  0001 L CNN "Footprint Ref"
F 15 "Plated Hole" H 3200 5170 60  0001 L CNN "Family"
F 16 "No" H 3200 5080 60  0001 L CNN "Mounted"
F 17 "No" H 3200 4990 60  0001 L CNN "Socket"
F 18 "No" H 3200 4900 60  0001 L CNN "SMD"
F 19 "No" H 3200 4810 60  0001 L CNN "Sense"
F 20 "~~" H 3200 4720 60  0001 L CNN "Sense Comment"
F 21 "None" H 3200 4630 60  0001 L CNN "Status"
F 22 "~~" H 3200 4540 60  0001 L CNN "Status Comment"
F 23 "~~" H 3200 4450 60  0001 L CNN "SCEM"
F 24 "Plated Through Hole: Hole Dia.=2.7mm Pad Dia.=5.0mm" H 3200 4360 60  0001 L CNN "Part Description"
F 25 "~~" H 3200 4270 60  0001 L CNN "Manufacturer"
F 26 "~~" H 3200 4180 60  0001 L CNN "Manufacturer Part Number"
F 27 "0mm" H 3200 4090 60  0001 L CNN "ComponentHeight"
F 28 "~~" H 3200 4000 60  0001 L CNN "Manufacturer1 Example"
F 29 "~~" H 3200 3910 60  0001 L CNN "Manufacturer1 Part Number"
F 30 "~~" H 3200 3820 60  0001 L CNN "Manufacturer1 ComponentHeight"
F 31 "Undefined" H 3200 3730 60  0001 L CNN "HelpURL"
F 32 "~~" H 3200 3640 60  0001 L CNN "ComponentLink1URL"
F 33 "~~" H 3200 3550 60  0001 L CNN "ComponentLink1Description"
F 34 "~~" H 3200 3460 60  0001 L CNN "ComponentLink2URL"
F 35 "~~" H 3200 3370 60  0001 L CNN "ComponentLink2Description"
F 36 "CERN DEM JMW" H 3200 3280 60  0001 L CNN "Author"
F 37 "09/27/11 00:00:00" H 3200 3190 60  0001 L CNN "CreateDate"
F 38 "09/27/11 00:00:00" H 3200 3100 60  0001 L CNN "LatestRevisionDate"
F 39 "Plated Through Hole: Hole Dia.=2.7mm Pad Dia.=5.0mm" H 3200 3010 60  0001 L CNN "PackageDescription"
F 40 "Pads" H 3200 2920 60  0001 L CNN "Library Name"
F 41 "This work is licensed under the Creative Commons CC-BY-SA 4.0 License. To the extent that circuit schematics that use Licensed Material can be considered to be ‘Adapted Material’, then the copyright holder waives article 3.b of the license with respect to these schematics." H 3200 2830 60  0001 L CNN "License"
	1    3200 6600
	1    0    0    -1  
$EndComp
Text Label 7950 9250 0    50   ~ 10
FMC2_3P3VAUX
Wire Wire Line
	7950 9250 8500 9250
Wire Wire Line
	8500 7300 6800 7300
Wire Wire Line
	8500 9100 7000 9100
Wire Wire Line
	7000 9100 7000 9150
Wire Wire Line
	7000 9150 6800 9150
$Sheet
S 8500 6150 1550 1550
U 5BD31F9A
F0 "FMC_1" 50
F1 "FMC_1.sch" 50
F2 "FMC1_N_LA_[0..33]" B R 10050 6300 50 
F3 "FMC1_P_LA_[0..33]" B R 10050 6400 50 
F4 "FMC1_GBTCLK0_M2C_P" O R 10050 7050 50 
F5 "FMC1_GBTCLK0_M2C_N" O R 10050 7150 50 
F6 "FMC1_CLK1_M2C_P" O R 10050 7300 50 
F7 "FMC1_CLK1_M2C_N" O R 10050 7400 50 
F8 "FMC1_CLK0_M2C_P" O R 10050 7550 50 
F9 "FMC1_CLK0_M2C_N" O R 10050 7650 50 
F10 "FMC1_PRSNT_M2C_L" O L 8500 6450 50 
F11 "I2C_FMC1_SCL" I L 8500 6550 50 
F12 "I2C_FMC1_SDA" B L 8500 6650 50 
F13 "FMC1_TCK" I L 8500 6800 50 
F14 "FMC1_TDI" I L 8500 6900 50 
F15 "FMC1_TDO" O L 8500 7000 50 
F16 "FMC1_TMS" I L 8500 7100 50 
F17 "FMC1_TRST" I L 8500 7200 50 
F18 "FMC1_PG_C2M" O L 8500 6350 50 
F19 "GA0_1" I L 8500 7400 50 
F20 "GA1_1" I L 8500 7500 50 
F21 "FMC1_FUSE" O L 8500 7300 50 
$EndSheet
$EndSCHEMATC
