##   0:00:00  Solver: z3
##   0:00:00  Checking cover reachability in step 0..
##   0:00:00  Checking cover reachability in step 1..
##   0:00:00  Appending additional step 2.
##   0:00:00  Appending additional step 3.
##   0:00:00  Appending additional step 4.
##   0:00:00  Appending additional step 5.
##   0:00:00  Appending additional step 6.
##   0:00:00  Appending additional step 7.
##   0:00:00  Appending additional step 8.
##   0:00:00  Appending additional step 9.
##   0:00:00  Appending additional step 10.
##   0:00:00  Appending additional step 11.
##   0:00:00  Re-solving with appended steps..
##   0:00:00  Reached cover statement at ship.v:72 in step 1.
##   0:00:00  Writing trace to VCD file: engine_0/trace0.vcd
##   0:00:00  Writing trace to Verilog testbench: engine_0/trace0_tb.v
##   0:00:00  Writing trace to constraints file: engine_0/trace0.smtc
##   0:00:00  Checking cover reachability in step 1..
##   0:00:00  Checking cover reachability in step 2..
##   0:00:00  Appending additional step 3.
##   0:00:00  Appending additional step 4.
##   0:00:00  Appending additional step 5.
##   0:00:00  Appending additional step 6.
##   0:00:00  Appending additional step 7.
##   0:00:00  Appending additional step 8.
##   0:00:00  Appending additional step 9.
##   0:00:00  Appending additional step 10.
##   0:00:00  Appending additional step 11.
##   0:00:00  Appending additional step 12.
##   0:00:00  Re-solving with appended steps..
##   0:00:00  Reached cover statement at ship.v:86 in step 2.
##   0:00:00  Writing trace to VCD file: engine_0/trace1.vcd
##   0:00:00  Writing trace to Verilog testbench: engine_0/trace1_tb.v
##   0:00:00  Writing trace to constraints file: engine_0/trace1.smtc
##   0:00:00  Checking cover reachability in step 2..
##   0:00:00  Appending additional step 3.
##   0:00:00  Appending additional step 4.
##   0:00:00  Appending additional step 5.
##   0:00:00  Appending additional step 6.
##   0:00:00  Appending additional step 7.
##   0:00:00  Appending additional step 8.
##   0:00:00  Appending additional step 9.
##   0:00:00  Appending additional step 10.
##   0:00:00  Appending additional step 11.
##   0:00:00  Appending additional step 12.
##   0:00:00  Re-solving with appended steps..
##   0:00:00  Reached cover statement at ship.v:85 in step 2.
##   0:00:00  Writing trace to VCD file: engine_0/trace2.vcd
##   0:00:00  Writing trace to Verilog testbench: engine_0/trace2_tb.v
##   0:00:00  Writing trace to constraints file: engine_0/trace2.smtc
##   0:00:00  Checking cover reachability in step 2..
##   0:00:00  Checking cover reachability in step 3..
##   0:00:00  Checking cover reachability in step 4..
##   0:00:00  Checking cover reachability in step 5..
##   0:00:00  Checking cover reachability in step 6..
##   0:00:00  Checking cover reachability in step 7..
##   0:00:00  Checking cover reachability in step 8..
##   0:00:00  Checking cover reachability in step 9..
##   0:00:00  Checking cover reachability in step 10..
##   0:00:00  Checking cover reachability in step 11..
##   0:00:00  Checking cover reachability in step 12..
##   0:00:00  Checking cover reachability in step 13..
##   0:00:00  Checking cover reachability in step 14..
##   0:00:00  Checking cover reachability in step 15..
##   0:00:00  Checking cover reachability in step 16..
##   0:00:00  Checking cover reachability in step 17..
##   0:00:00  Checking cover reachability in step 18..
##   0:00:00  Checking cover reachability in step 19..
##   0:00:00  Unreached cover statement at ship.v:83.
##   0:00:00  Unreached cover statement at ship.v:82.
##   0:00:00  Unreached cover statement at ship.v:75.
##   0:00:00  Unreached cover statement at ship.v:79.
##   0:00:00  Unreached cover statement at ship.v:81.
##   0:00:00  Unreached cover statement at ship.v:84.
##   0:00:00  Unreached cover statement at ship.v:71.
##   0:00:00  Unreached cover statement at ship.v:73.
##   0:00:00  Unreached cover statement at ship.v:69.
##   0:00:00  Unreached cover statement at ship.v:80.
##   0:00:00  Unreached cover statement at ship.v:68.
##   0:00:00  Unreached cover statement at ship.v:78.
##   0:00:00  Unreached cover statement at ship.v:67.
##   0:00:00  Unreached cover statement at ship.v:77.
##   0:00:00  Unreached cover statement at ship.v:74.
##   0:00:00  Unreached cover statement at ship.v:76.
##   0:00:00  Unreached cover statement at ship.v:70.
##   0:00:00  Status: FAILED (!)
