/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [4:0] celloutsig_0_0z;
  wire [9:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [6:0] celloutsig_0_12z;
  wire [24:0] celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  reg [3:0] celloutsig_0_17z;
  wire [4:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire [10:0] celloutsig_0_20z;
  reg [3:0] celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire [6:0] celloutsig_0_25z;
  wire [3:0] celloutsig_0_29z;
  wire [17:0] celloutsig_0_2z;
  wire [9:0] celloutsig_0_30z;
  wire [6:0] celloutsig_0_31z;
  wire celloutsig_0_37z;
  reg [14:0] celloutsig_0_3z;
  wire celloutsig_0_46z;
  wire [7:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [7:0] celloutsig_0_7z;
  wire celloutsig_0_81z;
  wire celloutsig_0_82z;
  wire celloutsig_0_8z;
  wire [17:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [16:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [6:0] celloutsig_1_1z;
  wire [26:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  reg [7:0] celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire [7:0] celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_46z = !(celloutsig_0_2z[16] ? celloutsig_0_10z[0] : celloutsig_0_37z);
  assign celloutsig_0_81z = !(celloutsig_0_25z[3] ? celloutsig_0_30z[5] : celloutsig_0_37z);
  assign celloutsig_0_23z = !(celloutsig_0_11z ? celloutsig_0_18z[1] : celloutsig_0_17z[0]);
  assign celloutsig_1_13z = ~(in_data[102] | celloutsig_1_6z[4]);
  assign celloutsig_0_37z = ~celloutsig_0_29z[3];
  assign celloutsig_0_8z = ~celloutsig_0_6z;
  assign celloutsig_0_1z = ~celloutsig_0_0z[4];
  assign celloutsig_1_0z = ~((in_data[145] | in_data[106]) & (in_data[188] | in_data[122]));
  assign celloutsig_1_19z = ~((celloutsig_1_11z | celloutsig_1_12z) & (celloutsig_1_8z[1] | celloutsig_1_11z));
  assign celloutsig_1_4z = celloutsig_1_2z[22] ^ celloutsig_1_3z;
  assign celloutsig_0_4z = in_data[33:26] / { 1'h1, celloutsig_0_3z[13:7] };
  assign celloutsig_0_9z = { celloutsig_0_3z[10:7], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_6z } / { 1'h1, celloutsig_0_2z[14:4], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_8z = { celloutsig_1_1z[2:1], celloutsig_1_4z, celloutsig_1_7z[2:1], 1'h0, celloutsig_1_5z, celloutsig_1_3z } / { 1'h1, in_data[124:118] };
  assign celloutsig_0_12z = { celloutsig_0_2z[9:4], celloutsig_0_11z } / { 1'h1, celloutsig_0_4z[5:0] };
  assign celloutsig_0_2z = { celloutsig_0_0z[1:0], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } / { 1'h1, in_data[57:47], celloutsig_0_1z, celloutsig_0_0z[4:1], in_data[0] };
  assign celloutsig_0_5z = { in_data[22:21], celloutsig_0_1z } && celloutsig_0_2z[11:9];
  assign celloutsig_1_3z = { celloutsig_1_2z[13:5], celloutsig_1_0z, celloutsig_1_1z } && { in_data[163:154], celloutsig_1_1z };
  assign celloutsig_1_5z = celloutsig_1_2z[17:7] && { celloutsig_1_2z[19:10], celloutsig_1_0z };
  assign celloutsig_1_18z = ! { in_data[154:147], celloutsig_1_13z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_12z, celloutsig_1_15z, celloutsig_1_3z };
  assign celloutsig_0_15z = ! celloutsig_0_12z[3:1];
  assign celloutsig_0_82z = celloutsig_0_31z[3:0] || { celloutsig_0_2z[14:12], celloutsig_0_46z };
  assign celloutsig_1_12z = { celloutsig_1_1z[5:1], celloutsig_1_7z[2:1] } || celloutsig_1_10z[12:5];
  assign celloutsig_0_11z = { celloutsig_0_3z[11:10], celloutsig_0_5z } || celloutsig_0_7z[2:0];
  assign celloutsig_1_11z = celloutsig_1_5z & ~(in_data[127]);
  assign celloutsig_1_15z = celloutsig_1_5z & ~(celloutsig_1_3z);
  assign celloutsig_0_10z[7:0] = celloutsig_0_9z[0] ? celloutsig_0_7z : { celloutsig_0_3z[6:1], celloutsig_0_8z, celloutsig_0_5z };
  assign celloutsig_0_31z = celloutsig_0_23z ? { celloutsig_0_25z[5:3], celloutsig_0_21z } : celloutsig_0_7z[7:1];
  assign celloutsig_0_6z = & { celloutsig_0_4z[2:1], celloutsig_0_0z };
  assign celloutsig_0_16z = & { celloutsig_0_9z[8:7], celloutsig_0_3z };
  assign celloutsig_1_10z = { in_data[135:127], celloutsig_1_8z } >> { celloutsig_1_2z[23:20], celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_7z[2:1], 1'h0, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_13z = { celloutsig_0_2z[16:1], celloutsig_0_4z, celloutsig_0_8z } >> { celloutsig_0_4z[5:3], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_7z };
  assign celloutsig_0_18z = in_data[81:77] >> celloutsig_0_2z[6:2];
  assign celloutsig_0_29z = celloutsig_0_25z[6:3] >> celloutsig_0_3z[8:5];
  assign celloutsig_0_7z = { celloutsig_0_3z[5:3], celloutsig_0_0z } <<< { celloutsig_0_3z[8:2], celloutsig_0_1z };
  assign celloutsig_0_30z = { celloutsig_0_2z[13:8], celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_16z, celloutsig_0_8z } <<< { celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_6z };
  assign celloutsig_0_0z = in_data[35:31] >>> in_data[31:27];
  assign celloutsig_1_1z = { in_data[171:166], celloutsig_1_0z } >>> in_data[175:169];
  assign celloutsig_0_20z = celloutsig_0_13z[21:11] >>> { celloutsig_0_9z[8:0], celloutsig_0_16z, celloutsig_0_15z };
  assign celloutsig_1_2z = { in_data[178:168], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z } ^ { in_data[186:162], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_25z = celloutsig_0_10z[7:1] ^ { celloutsig_0_3z[7], celloutsig_0_10z[7:2] };
  always_latch
    if (clkin_data[96]) celloutsig_1_6z = 8'h00;
    else if (!clkin_data[32]) celloutsig_1_6z = { celloutsig_1_1z[2], celloutsig_1_1z };
  always_latch
    if (clkin_data[64]) celloutsig_0_17z = 4'h0;
    else if (clkin_data[0]) celloutsig_0_17z = celloutsig_0_13z[6:3];
  always_latch
    if (!clkin_data[64]) celloutsig_0_21z = 4'h0;
    else if (!celloutsig_1_19z) celloutsig_0_21z = celloutsig_0_20z[8:5];
  always_latch
    if (clkin_data[64]) celloutsig_0_3z = 15'h0000;
    else if (!celloutsig_1_19z) celloutsig_0_3z = { celloutsig_0_2z[13:11], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z };
  assign { celloutsig_1_7z[1], celloutsig_1_7z[2] } = { celloutsig_1_3z, celloutsig_1_1z[5] } ^ { celloutsig_1_1z[2], celloutsig_1_1z[3] };
  assign celloutsig_0_10z[9:8] = celloutsig_0_3z[8:7];
  assign celloutsig_1_7z[0] = 1'h0;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_81z, celloutsig_0_82z };
endmodule
