verilog xil_defaultlib --include "../../../../cam_to_sd.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src" --include "../../../../cam_to_sd.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../cam_to_sd.srcs/sources_1/bd/design_1/ipshared/8c62/hdl" --include "../../../../cam_to_sd.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1" --include "../../../../cam_to_sd.srcs/sources_1/bd/design_1/ip/design_1_MIPI_CSI_2_RX_0_1/hdl/line_buffer/hdl" --include "../../../../cam_to_sd.srcs/sources_1/bd/design_1/ip/design_1_MIPI_CSI_2_RX_0_1/hdl/ila_rxclk_lane/hdl/verilog" --include "../../../../cam_to_sd.srcs/sources_1/bd/design_1/ip/design_1_MIPI_CSI_2_RX_0_1/hdl/ila_rxclk/hdl/verilog" --include "../../../../cam_to_sd.srcs/sources_1/bd/design_1/ip/design_1_MIPI_CSI_2_RX_0_1/hdl/ila_vidclk/hdl/verilog" --include "../../../../cam_to_sd.srcs/sources_1/bd/design_1/ipshared/c923" \
"../../../bd/design_1/ip/design_1_mipi_dphy_0_1/design_1_mipi_dphy_0_1/support/design_1_mipi_dphy_0_1_support.v" \
"../../../bd/design_1/ip/design_1_mipi_dphy_0_1/design_1_mipi_dphy_0_1_c1.v" \
"../../../bd/design_1/ip/design_1_mipi_dphy_0_1/design_1_mipi_dphy_0_1_core.v" \
"../../../bd/design_1/ip/design_1_mipi_dphy_0_1/design_1_mipi_dphy_0_1.v" \
"../../../bd/design_1/ip/design_1_v_frmbuf_wr_0_0/sim/design_1_v_frmbuf_wr_0_0.v" \
"../../../bd/design_1/ip/design_1_processing_system7_0_1/sim/design_1_processing_system7_0_1.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/ip/design_1_MIPI_CSI_2_RX_0_1/hdl/line_buffer/sim/line_buffer.v" \
"../../../bd/design_1/ip/design_1_MIPI_CSI_2_RX_0_1/hdl/cdc_fifo/sim/cdc_fifo.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1_clk_wiz.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/ip/design_1_auto_cc_1/sim/design_1_auto_cc_1.v" \
"../../../bd/design_1/ip/design_1_auto_ds_0/sim/design_1_auto_ds_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" \
"../../../bd/design_1/ip/design_1_auto_cc_0/sim/design_1_auto_cc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
