#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: n4815.Q[0] (.latch clocked by pclk)
Endpoint  : out:n3050.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4815.clk[0] (.latch)                                            1.014     1.014
n4815.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2892.in[0] (.names)                                             1.014     2.070
n2892.out[0] (.names)                                            0.261     2.331
n10078.in[0] (.names)                                            1.014     3.344
n10078.out[0] (.names)                                           0.261     3.605
n2889.in[0] (.names)                                             1.014     4.619
n2889.out[0] (.names)                                            0.261     4.880
n7764.in[0] (.names)                                             1.014     5.894
n7764.out[0] (.names)                                            0.261     6.155
n10242.in[1] (.names)                                            1.014     7.169
n10242.out[0] (.names)                                           0.261     7.430
n10236.in[1] (.names)                                            1.014     8.444
n10236.out[0] (.names)                                           0.261     8.705
n10237.in[0] (.names)                                            1.014     9.719
n10237.out[0] (.names)                                           0.261     9.980
n10239.in[2] (.names)                                            1.014    10.993
n10239.out[0] (.names)                                           0.261    11.254
n10240.in[1] (.names)                                            1.014    12.268
n10240.out[0] (.names)                                           0.261    12.529
n10241.in[0] (.names)                                            1.014    13.543
n10241.out[0] (.names)                                           0.261    13.804
n10243.in[1] (.names)                                            1.014    14.818
n10243.out[0] (.names)                                           0.261    15.079
n10211.in[1] (.names)                                            1.014    16.093
n10211.out[0] (.names)                                           0.261    16.354
n9788.in[1] (.names)                                             1.014    17.367
n9788.out[0] (.names)                                            0.261    17.628
n10057.in[0] (.names)                                            1.014    18.642
n10057.out[0] (.names)                                           0.261    18.903
n10058.in[0] (.names)                                            1.014    19.917
n10058.out[0] (.names)                                           0.261    20.178
n10059.in[0] (.names)                                            1.014    21.192
n10059.out[0] (.names)                                           0.261    21.453
n10098.in[0] (.names)                                            1.014    22.467
n10098.out[0] (.names)                                           0.261    22.728
n10074.in[1] (.names)                                            1.014    23.742
n10074.out[0] (.names)                                           0.261    24.003
n3273.in[1] (.names)                                             1.014    25.016
n3273.out[0] (.names)                                            0.261    25.277
n10097.in[1] (.names)                                            1.014    26.291
n10097.out[0] (.names)                                           0.261    26.552
n9968.in[0] (.names)                                             1.014    27.566
n9968.out[0] (.names)                                            0.261    27.827
n9772.in[1] (.names)                                             1.014    28.841
n9772.out[0] (.names)                                            0.261    29.102
n9969.in[0] (.names)                                             1.014    30.116
n9969.out[0] (.names)                                            0.261    30.377
n9970.in[0] (.names)                                             1.014    31.390
n9970.out[0] (.names)                                            0.261    31.651
n9971.in[0] (.names)                                             1.014    32.665
n9971.out[0] (.names)                                            0.261    32.926
n9972.in[1] (.names)                                             1.014    33.940
n9972.out[0] (.names)                                            0.261    34.201
n9973.in[0] (.names)                                             1.014    35.215
n9973.out[0] (.names)                                            0.261    35.476
n10284.in[1] (.names)                                            1.014    36.490
n10284.out[0] (.names)                                           0.261    36.751
n2584.in[1] (.names)                                             1.014    37.765
n2584.out[0] (.names)                                            0.261    38.026
n3371.in[0] (.names)                                             1.014    39.039
n3371.out[0] (.names)                                            0.261    39.300
n9735.in[1] (.names)                                             1.014    40.314
n9735.out[0] (.names)                                            0.261    40.575
n9743.in[0] (.names)                                             1.014    41.589
n9743.out[0] (.names)                                            0.261    41.850
n9744.in[2] (.names)                                             1.014    42.864
n9744.out[0] (.names)                                            0.261    43.125
n9745.in[2] (.names)                                             1.014    44.139
n9745.out[0] (.names)                                            0.261    44.400
n9597.in[1] (.names)                                             1.014    45.413
n9597.out[0] (.names)                                            0.261    45.674
n8990.in[1] (.names)                                             1.014    46.688
n8990.out[0] (.names)                                            0.261    46.949
n9751.in[0] (.names)                                             1.014    47.963
n9751.out[0] (.names)                                            0.261    48.224
n9746.in[0] (.names)                                             1.014    49.238
n9746.out[0] (.names)                                            0.261    49.499
n9747.in[0] (.names)                                             1.014    50.513
n9747.out[0] (.names)                                            0.261    50.774
n3050.in[1] (.names)                                             1.014    51.787
n3050.out[0] (.names)                                            0.261    52.048
out:n3050.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 2
Startpoint: n12292.Q[0] (.latch clocked by pclk)
Endpoint  : out:n2857.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12292.clk[0] (.latch)                                           1.014     1.014
n12292.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n11728.in[0] (.names)                                            1.014     2.070
n11728.out[0] (.names)                                           0.261     2.331
n11729.in[1] (.names)                                            1.014     3.344
n11729.out[0] (.names)                                           0.261     3.605
n11731.in[1] (.names)                                            1.014     4.619
n11731.out[0] (.names)                                           0.261     4.880
n11732.in[0] (.names)                                            1.014     5.894
n11732.out[0] (.names)                                           0.261     6.155
n11733.in[0] (.names)                                            1.014     7.169
n11733.out[0] (.names)                                           0.261     7.430
n11896.in[0] (.names)                                            1.014     8.444
n11896.out[0] (.names)                                           0.261     8.705
n2746.in[3] (.names)                                             1.014     9.719
n2746.out[0] (.names)                                            0.261     9.980
n11879.in[1] (.names)                                            1.014    10.993
n11879.out[0] (.names)                                           0.261    11.254
n11880.in[0] (.names)                                            1.014    12.268
n11880.out[0] (.names)                                           0.261    12.529
n6886.in[0] (.names)                                             1.014    13.543
n6886.out[0] (.names)                                            0.261    13.804
n11823.in[0] (.names)                                            1.014    14.818
n11823.out[0] (.names)                                           0.261    15.079
n11824.in[0] (.names)                                            1.014    16.093
n11824.out[0] (.names)                                           0.261    16.354
n11836.in[2] (.names)                                            1.014    17.367
n11836.out[0] (.names)                                           0.261    17.628
n10816.in[0] (.names)                                            1.014    18.642
n10816.out[0] (.names)                                           0.261    18.903
n11741.in[1] (.names)                                            1.014    19.917
n11741.out[0] (.names)                                           0.261    20.178
n11742.in[1] (.names)                                            1.014    21.192
n11742.out[0] (.names)                                           0.261    21.453
n11746.in[1] (.names)                                            1.014    22.467
n11746.out[0] (.names)                                           0.261    22.728
n11747.in[0] (.names)                                            1.014    23.742
n11747.out[0] (.names)                                           0.261    24.003
n11749.in[0] (.names)                                            1.014    25.016
n11749.out[0] (.names)                                           0.261    25.277
n11750.in[0] (.names)                                            1.014    26.291
n11750.out[0] (.names)                                           0.261    26.552
n11769.in[2] (.names)                                            1.014    27.566
n11769.out[0] (.names)                                           0.261    27.827
n11771.in[1] (.names)                                            1.014    28.841
n11771.out[0] (.names)                                           0.261    29.102
n11772.in[0] (.names)                                            1.014    30.116
n11772.out[0] (.names)                                           0.261    30.377
n10762.in[0] (.names)                                            1.014    31.390
n10762.out[0] (.names)                                           0.261    31.651
n11774.in[1] (.names)                                            1.014    32.665
n11774.out[0] (.names)                                           0.261    32.926
n11778.in[0] (.names)                                            1.014    33.940
n11778.out[0] (.names)                                           0.261    34.201
n11777.in[0] (.names)                                            1.014    35.215
n11777.out[0] (.names)                                           0.261    35.476
n2319.in[0] (.names)                                             1.014    36.490
n2319.out[0] (.names)                                            0.261    36.751
n11779.in[0] (.names)                                            1.014    37.765
n11779.out[0] (.names)                                           0.261    38.026
n11758.in[0] (.names)                                            1.014    39.039
n11758.out[0] (.names)                                           0.261    39.300
n11759.in[1] (.names)                                            1.014    40.314
n11759.out[0] (.names)                                           0.261    40.575
n11760.in[1] (.names)                                            1.014    41.589
n11760.out[0] (.names)                                           0.261    41.850
n3420.in[1] (.names)                                             1.014    42.864
n3420.out[0] (.names)                                            0.261    43.125
n11765.in[1] (.names)                                            1.014    44.139
n11765.out[0] (.names)                                           0.261    44.400
n10820.in[0] (.names)                                            1.014    45.413
n10820.out[0] (.names)                                           0.261    45.674
n11781.in[0] (.names)                                            1.014    46.688
n11781.out[0] (.names)                                           0.261    46.949
n11808.in[2] (.names)                                            1.014    47.963
n11808.out[0] (.names)                                           0.261    48.224
n2505.in[1] (.names)                                             1.014    49.238
n2505.out[0] (.names)                                            0.261    49.499
n11809.in[0] (.names)                                            1.014    50.513
n11809.out[0] (.names)                                           0.261    50.774
n2857.in[0] (.names)                                             1.014    51.787
n2857.out[0] (.names)                                            0.261    52.048
out:n2857.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 3
Startpoint: n2600.Q[0] (.latch clocked by pclk)
Endpoint  : out:n2843.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2600.clk[0] (.latch)                                            1.014     1.014
n2600.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9866.in[0] (.names)                                             1.014     2.070
n9866.out[0] (.names)                                            0.261     2.331
n9867.in[0] (.names)                                             1.014     3.344
n9867.out[0] (.names)                                            0.261     3.605
n9909.in[2] (.names)                                             1.014     4.619
n9909.out[0] (.names)                                            0.261     4.880
n9910.in[2] (.names)                                             1.014     5.894
n9910.out[0] (.names)                                            0.261     6.155
n9911.in[0] (.names)                                             1.014     7.169
n9911.out[0] (.names)                                            0.261     7.430
n9912.in[0] (.names)                                             1.014     8.444
n9912.out[0] (.names)                                            0.261     8.705
n9928.in[0] (.names)                                             1.014     9.719
n9928.out[0] (.names)                                            0.261     9.980
n9929.in[1] (.names)                                             1.014    10.993
n9929.out[0] (.names)                                            0.261    11.254
n9939.in[0] (.names)                                             1.014    12.268
n9939.out[0] (.names)                                            0.261    12.529
n2601.in[0] (.names)                                             1.014    13.543
n2601.out[0] (.names)                                            0.261    13.804
n9373.in[0] (.names)                                             1.014    14.818
n9373.out[0] (.names)                                            0.261    15.079
n9943.in[0] (.names)                                             1.014    16.093
n9943.out[0] (.names)                                            0.261    16.354
n9944.in[0] (.names)                                             1.014    17.367
n9944.out[0] (.names)                                            0.261    17.628
n9946.in[2] (.names)                                             1.014    18.642
n9946.out[0] (.names)                                            0.261    18.903
n9800.in[1] (.names)                                             1.014    19.917
n9800.out[0] (.names)                                            0.261    20.178
n9801.in[1] (.names)                                             1.014    21.192
n9801.out[0] (.names)                                            0.261    21.453
n9803.in[1] (.names)                                             1.014    22.467
n9803.out[0] (.names)                                            0.261    22.728
n9805.in[1] (.names)                                             1.014    23.742
n9805.out[0] (.names)                                            0.261    24.003
n9807.in[1] (.names)                                             1.014    25.016
n9807.out[0] (.names)                                            0.261    25.277
n9808.in[0] (.names)                                             1.014    26.291
n9808.out[0] (.names)                                            0.261    26.552
n9813.in[0] (.names)                                             1.014    27.566
n9813.out[0] (.names)                                            0.261    27.827
n9814.in[0] (.names)                                             1.014    28.841
n9814.out[0] (.names)                                            0.261    29.102
n9816.in[0] (.names)                                             1.014    30.116
n9816.out[0] (.names)                                            0.261    30.377
n12346.in[0] (.names)                                            1.014    31.390
n12346.out[0] (.names)                                           0.261    31.651
n12295.in[0] (.names)                                            1.014    32.665
n12295.out[0] (.names)                                           0.261    32.926
n12320.in[1] (.names)                                            1.014    33.940
n12320.out[0] (.names)                                           0.261    34.201
n8902.in[0] (.names)                                             1.014    35.215
n8902.out[0] (.names)                                            0.261    35.476
n12693.in[1] (.names)                                            1.014    36.490
n12693.out[0] (.names)                                           0.261    36.751
n12694.in[1] (.names)                                            1.014    37.765
n12694.out[0] (.names)                                           0.261    38.026
n12652.in[0] (.names)                                            1.014    39.039
n12652.out[0] (.names)                                           0.261    39.300
n12696.in[1] (.names)                                            1.014    40.314
n12696.out[0] (.names)                                           0.261    40.575
n12353.in[0] (.names)                                            1.014    41.589
n12353.out[0] (.names)                                           0.261    41.850
n12354.in[2] (.names)                                            1.014    42.864
n12354.out[0] (.names)                                           0.261    43.125
n12488.in[3] (.names)                                            1.014    44.139
n12488.out[0] (.names)                                           0.261    44.400
n12489.in[0] (.names)                                            1.014    45.413
n12489.out[0] (.names)                                           0.261    45.674
n12076.in[0] (.names)                                            1.014    46.688
n12076.out[0] (.names)                                           0.261    46.949
n12500.in[0] (.names)                                            1.014    47.963
n12500.out[0] (.names)                                           0.261    48.224
n10924.in[2] (.names)                                            1.014    49.238
n10924.out[0] (.names)                                           0.261    49.499
n10732.in[1] (.names)                                            1.014    50.513
n10732.out[0] (.names)                                           0.261    50.774
n2843.in[1] (.names)                                             1.014    51.787
n2843.out[0] (.names)                                            0.261    52.048
out:n2843.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 4
Startpoint: n8809.Q[0] (.latch clocked by pclk)
Endpoint  : out:n2916.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8809.clk[0] (.latch)                                            1.014     1.014
n8809.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n12718.in[0] (.names)                                            1.014     2.070
n12718.out[0] (.names)                                           0.261     2.331
n9161.in[1] (.names)                                             1.014     3.344
n9161.out[0] (.names)                                            0.261     3.605
n12723.in[0] (.names)                                            1.014     4.619
n12723.out[0] (.names)                                           0.261     4.880
n12742.in[1] (.names)                                            1.014     5.894
n12742.out[0] (.names)                                           0.261     6.155
n12744.in[0] (.names)                                            1.014     7.169
n12744.out[0] (.names)                                           0.261     7.430
n12771.in[0] (.names)                                            1.014     8.444
n12771.out[0] (.names)                                           0.261     8.705
n12772.in[0] (.names)                                            1.014     9.719
n12772.out[0] (.names)                                           0.261     9.980
n9251.in[0] (.names)                                             1.014    10.993
n9251.out[0] (.names)                                            0.261    11.254
n12796.in[0] (.names)                                            1.014    12.268
n12796.out[0] (.names)                                           0.261    12.529
n4914.in[0] (.names)                                             1.014    13.543
n4914.out[0] (.names)                                            0.261    13.804
n2689.in[1] (.names)                                             1.014    14.818
n2689.out[0] (.names)                                            0.261    15.079
n12797.in[0] (.names)                                            1.014    16.093
n12797.out[0] (.names)                                           0.261    16.354
n12749.in[0] (.names)                                            1.014    17.367
n12749.out[0] (.names)                                           0.261    17.628
n12031.in[2] (.names)                                            1.014    18.642
n12031.out[0] (.names)                                           0.261    18.903
n12750.in[0] (.names)                                            1.014    19.917
n12750.out[0] (.names)                                           0.261    20.178
n12751.in[1] (.names)                                            1.014    21.192
n12751.out[0] (.names)                                           0.261    21.453
n12755.in[2] (.names)                                            1.014    22.467
n12755.out[0] (.names)                                           0.261    22.728
n2923.in[1] (.names)                                             1.014    23.742
n2923.out[0] (.names)                                            0.261    24.003
n12759.in[0] (.names)                                            1.014    25.016
n12759.out[0] (.names)                                           0.261    25.277
n12776.in[2] (.names)                                            1.014    26.291
n12776.out[0] (.names)                                           0.261    26.552
n13012.in[1] (.names)                                            1.014    27.566
n13012.out[0] (.names)                                           0.261    27.827
n13013.in[0] (.names)                                            1.014    28.841
n13013.out[0] (.names)                                           0.261    29.102
n13017.in[1] (.names)                                            1.014    30.116
n13017.out[0] (.names)                                           0.261    30.377
n13071.in[1] (.names)                                            1.014    31.390
n13071.out[0] (.names)                                           0.261    31.651
n13072.in[0] (.names)                                            1.014    32.665
n13072.out[0] (.names)                                           0.261    32.926
n13074.in[2] (.names)                                            1.014    33.940
n13074.out[0] (.names)                                           0.261    34.201
n13006.in[0] (.names)                                            1.014    35.215
n13006.out[0] (.names)                                           0.261    35.476
n13007.in[1] (.names)                                            1.014    36.490
n13007.out[0] (.names)                                           0.261    36.751
n12997.in[0] (.names)                                            1.014    37.765
n12997.out[0] (.names)                                           0.261    38.026
n12976.in[0] (.names)                                            1.014    39.039
n12976.out[0] (.names)                                           0.261    39.300
n12977.in[2] (.names)                                            1.014    40.314
n12977.out[0] (.names)                                           0.261    40.575
n12876.in[0] (.names)                                            1.014    41.589
n12876.out[0] (.names)                                           0.261    41.850
n2826.in[0] (.names)                                             1.014    42.864
n2826.out[0] (.names)                                            0.261    43.125
n12878.in[1] (.names)                                            1.014    44.139
n12878.out[0] (.names)                                           0.261    44.400
n3462.in[1] (.names)                                             1.014    45.413
n3462.out[0] (.names)                                            0.261    45.674
n12875.in[0] (.names)                                            1.014    46.688
n12875.out[0] (.names)                                           0.261    46.949
n12294.in[1] (.names)                                            1.014    47.963
n12294.out[0] (.names)                                           0.261    48.224
n2901.in[0] (.names)                                             1.014    49.238
n2901.out[0] (.names)                                            0.261    49.499
n12094.in[0] (.names)                                            1.014    50.513
n12094.out[0] (.names)                                           0.261    50.774
n2916.in[0] (.names)                                             1.014    51.787
n2916.out[0] (.names)                                            0.261    52.048
out:n2916.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 5
Startpoint: n3615.Q[0] (.latch clocked by pclk)
Endpoint  : out:n2973.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3615.clk[0] (.latch)                                            1.014     1.014
n3615.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3134.in[1] (.names)                                             1.014     2.070
n3134.out[0] (.names)                                            0.261     2.331
n9207.in[0] (.names)                                             1.014     3.344
n9207.out[0] (.names)                                            0.261     3.605
n9211.in[0] (.names)                                             1.014     4.619
n9211.out[0] (.names)                                            0.261     4.880
n9572.in[0] (.names)                                             1.014     5.894
n9572.out[0] (.names)                                            0.261     6.155
n9574.in[0] (.names)                                             1.014     7.169
n9574.out[0] (.names)                                            0.261     7.430
n9576.in[2] (.names)                                             1.014     8.444
n9576.out[0] (.names)                                            0.261     8.705
n9577.in[0] (.names)                                             1.014     9.719
n9577.out[0] (.names)                                            0.261     9.980
n9616.in[0] (.names)                                             1.014    10.993
n9616.out[0] (.names)                                            0.261    11.254
n9639.in[1] (.names)                                             1.014    12.268
n9639.out[0] (.names)                                            0.261    12.529
n9627.in[0] (.names)                                             1.014    13.543
n9627.out[0] (.names)                                            0.261    13.804
n7186.in[0] (.names)                                             1.014    14.818
n7186.out[0] (.names)                                            0.261    15.079
n2781.in[0] (.names)                                             1.014    16.093
n2781.out[0] (.names)                                            0.261    16.354
n9003.in[0] (.names)                                             1.014    17.367
n9003.out[0] (.names)                                            0.261    17.628
n9643.in[0] (.names)                                             1.014    18.642
n9643.out[0] (.names)                                            0.261    18.903
n9665.in[1] (.names)                                             1.014    19.917
n9665.out[0] (.names)                                            0.261    20.178
n9667.in[3] (.names)                                             1.014    21.192
n9667.out[0] (.names)                                            0.261    21.453
n9669.in[1] (.names)                                             1.014    22.467
n9669.out[0] (.names)                                            0.261    22.728
n9673.in[0] (.names)                                             1.014    23.742
n9673.out[0] (.names)                                            0.261    24.003
n9675.in[1] (.names)                                             1.014    25.016
n9675.out[0] (.names)                                            0.261    25.277
n9676.in[0] (.names)                                             1.014    26.291
n9676.out[0] (.names)                                            0.261    26.552
n9649.in[0] (.names)                                             1.014    27.566
n9649.out[0] (.names)                                            0.261    27.827
n9678.in[0] (.names)                                             1.014    28.841
n9678.out[0] (.names)                                            0.261    29.102
n9685.in[1] (.names)                                             1.014    30.116
n9685.out[0] (.names)                                            0.261    30.377
n9686.in[1] (.names)                                             1.014    31.390
n9686.out[0] (.names)                                            0.261    31.651
n9687.in[1] (.names)                                             1.014    32.665
n9687.out[0] (.names)                                            0.261    32.926
n9688.in[1] (.names)                                             1.014    33.940
n9688.out[0] (.names)                                            0.261    34.201
n9690.in[0] (.names)                                             1.014    35.215
n9690.out[0] (.names)                                            0.261    35.476
n9654.in[1] (.names)                                             1.014    36.490
n9654.out[0] (.names)                                            0.261    36.751
n9656.in[0] (.names)                                             1.014    37.765
n9656.out[0] (.names)                                            0.261    38.026
n9695.in[2] (.names)                                             1.014    39.039
n9695.out[0] (.names)                                            0.261    39.300
n9696.in[1] (.names)                                             1.014    40.314
n9696.out[0] (.names)                                            0.261    40.575
n9709.in[0] (.names)                                             1.014    41.589
n9709.out[0] (.names)                                            0.261    41.850
n3257.in[0] (.names)                                             1.014    42.864
n3257.out[0] (.names)                                            0.261    43.125
n9710.in[0] (.names)                                             1.014    44.139
n9710.out[0] (.names)                                            0.261    44.400
n9662.in[0] (.names)                                             1.014    45.413
n9662.out[0] (.names)                                            0.261    45.674
n3460.in[2] (.names)                                             1.014    46.688
n3460.out[0] (.names)                                            0.261    46.949
n8803.in[0] (.names)                                             1.014    47.963
n8803.out[0] (.names)                                            0.261    48.224
n9674.in[0] (.names)                                             1.014    49.238
n9674.out[0] (.names)                                            0.261    49.499
n10149.in[0] (.names)                                            1.014    50.513
n10149.out[0] (.names)                                           0.261    50.774
n2973.in[0] (.names)                                             1.014    51.787
n2973.out[0] (.names)                                            0.261    52.048
out:n2973.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 6
Startpoint: n4293.Q[0] (.latch clocked by pclk)
Endpoint  : out:n2372.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4293.clk[0] (.latch)                                            1.014     1.014
n4293.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3815.in[0] (.names)                                             1.014     2.070
n3815.out[0] (.names)                                            0.261     2.331
n3816.in[0] (.names)                                             1.014     3.344
n3816.out[0] (.names)                                            0.261     3.605
n2551.in[0] (.names)                                             1.014     4.619
n2551.out[0] (.names)                                            0.261     4.880
n3817.in[0] (.names)                                             1.014     5.894
n3817.out[0] (.names)                                            0.261     6.155
n3819.in[2] (.names)                                             1.014     7.169
n3819.out[0] (.names)                                            0.261     7.430
n3820.in[0] (.names)                                             1.014     8.444
n3820.out[0] (.names)                                            0.261     8.705
n3831.in[2] (.names)                                             1.014     9.719
n3831.out[0] (.names)                                            0.261     9.980
n3832.in[0] (.names)                                             1.014    10.993
n3832.out[0] (.names)                                            0.261    11.254
n3833.in[0] (.names)                                             1.014    12.268
n3833.out[0] (.names)                                            0.261    12.529
n4929.in[0] (.names)                                             1.014    13.543
n4929.out[0] (.names)                                            0.261    13.804
n4930.in[0] (.names)                                             1.014    14.818
n4930.out[0] (.names)                                            0.261    15.079
n4933.in[1] (.names)                                             1.014    16.093
n4933.out[0] (.names)                                            0.261    16.354
n4858.in[0] (.names)                                             1.014    17.367
n4858.out[0] (.names)                                            0.261    17.628
n4610.in[0] (.names)                                             1.014    18.642
n4610.out[0] (.names)                                            0.261    18.903
n4611.in[3] (.names)                                             1.014    19.917
n4611.out[0] (.names)                                            0.261    20.178
n4613.in[0] (.names)                                             1.014    21.192
n4613.out[0] (.names)                                            0.261    21.453
n3621.in[0] (.names)                                             1.014    22.467
n3621.out[0] (.names)                                            0.261    22.728
n4869.in[3] (.names)                                             1.014    23.742
n4869.out[0] (.names)                                            0.261    24.003
n4870.in[0] (.names)                                             1.014    25.016
n4870.out[0] (.names)                                            0.261    25.277
n4872.in[0] (.names)                                             1.014    26.291
n4872.out[0] (.names)                                            0.261    26.552
n4097.in[0] (.names)                                             1.014    27.566
n4097.out[0] (.names)                                            0.261    27.827
n4100.in[1] (.names)                                             1.014    28.841
n4100.out[0] (.names)                                            0.261    29.102
n4121.in[1] (.names)                                             1.014    30.116
n4121.out[0] (.names)                                            0.261    30.377
n3524.in[0] (.names)                                             1.014    31.390
n3524.out[0] (.names)                                            0.261    31.651
n4525.in[0] (.names)                                             1.014    32.665
n4525.out[0] (.names)                                            0.261    32.926
n4270.in[0] (.names)                                             1.014    33.940
n4270.out[0] (.names)                                            0.261    34.201
n4526.in[0] (.names)                                             1.014    35.215
n4526.out[0] (.names)                                            0.261    35.476
n4529.in[1] (.names)                                             1.014    36.490
n4529.out[0] (.names)                                            0.261    36.751
n4530.in[0] (.names)                                             1.014    37.765
n4530.out[0] (.names)                                            0.261    38.026
n4532.in[3] (.names)                                             1.014    39.039
n4532.out[0] (.names)                                            0.261    39.300
n3724.in[2] (.names)                                             1.014    40.314
n3724.out[0] (.names)                                            0.261    40.575
n4534.in[2] (.names)                                             1.014    41.589
n4534.out[0] (.names)                                            0.261    41.850
n4535.in[0] (.names)                                             1.014    42.864
n4535.out[0] (.names)                                            0.261    43.125
n4536.in[0] (.names)                                             1.014    44.139
n4536.out[0] (.names)                                            0.261    44.400
n3112.in[3] (.names)                                             1.014    45.413
n3112.out[0] (.names)                                            0.261    45.674
n4410.in[1] (.names)                                             1.014    46.688
n4410.out[0] (.names)                                            0.261    46.949
n3187.in[0] (.names)                                             1.014    47.963
n3187.out[0] (.names)                                            0.261    48.224
n4496.in[1] (.names)                                             1.014    49.238
n4496.out[0] (.names)                                            0.261    49.499
n4282.in[1] (.names)                                             1.014    50.513
n4282.out[0] (.names)                                            0.261    50.774
n2372.in[0] (.names)                                             1.014    51.787
n2372.out[0] (.names)                                            0.261    52.048
out:n2372.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 7
Startpoint: n10819.Q[0] (.latch clocked by pclk)
Endpoint  : out:n3083.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10819.clk[0] (.latch)                                           1.014     1.014
n10819.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n10867.in[0] (.names)                                            1.014     2.070
n10867.out[0] (.names)                                           0.261     2.331
n11630.in[0] (.names)                                            1.014     3.344
n11630.out[0] (.names)                                           0.261     3.605
n11604.in[0] (.names)                                            1.014     4.619
n11604.out[0] (.names)                                           0.261     4.880
n11631.in[0] (.names)                                            1.014     5.894
n11631.out[0] (.names)                                           0.261     6.155
n10888.in[0] (.names)                                            1.014     7.169
n10888.out[0] (.names)                                           0.261     7.430
n10890.in[0] (.names)                                            1.014     8.444
n10890.out[0] (.names)                                           0.261     8.705
n10886.in[0] (.names)                                            1.014     9.719
n10886.out[0] (.names)                                           0.261     9.980
n10887.in[0] (.names)                                            1.014    10.993
n10887.out[0] (.names)                                           0.261    11.254
n10898.in[0] (.names)                                            1.014    12.268
n10898.out[0] (.names)                                           0.261    12.529
n10899.in[0] (.names)                                            1.014    13.543
n10899.out[0] (.names)                                           0.261    13.804
n10925.in[1] (.names)                                            1.014    14.818
n10925.out[0] (.names)                                           0.261    15.079
n10870.in[0] (.names)                                            1.014    16.093
n10870.out[0] (.names)                                           0.261    16.354
n5754.in[1] (.names)                                             1.014    17.367
n5754.out[0] (.names)                                            0.261    17.628
n3430.in[1] (.names)                                             1.014    18.642
n3430.out[0] (.names)                                            0.261    18.903
n5756.in[1] (.names)                                             1.014    19.917
n5756.out[0] (.names)                                            0.261    20.178
n5758.in[0] (.names)                                             1.014    21.192
n5758.out[0] (.names)                                            0.261    21.453
n2860.in[1] (.names)                                             1.014    22.467
n2860.out[0] (.names)                                            0.261    22.728
n5760.in[0] (.names)                                             1.014    23.742
n5760.out[0] (.names)                                            0.261    24.003
n5851.in[1] (.names)                                             1.014    25.016
n5851.out[0] (.names)                                            0.261    25.277
n5852.in[0] (.names)                                             1.014    26.291
n5852.out[0] (.names)                                            0.261    26.552
n5854.in[0] (.names)                                             1.014    27.566
n5854.out[0] (.names)                                            0.261    27.827
n5855.in[1] (.names)                                             1.014    28.841
n5855.out[0] (.names)                                            0.261    29.102
n5783.in[0] (.names)                                             1.014    30.116
n5783.out[0] (.names)                                            0.261    30.377
n5838.in[0] (.names)                                             1.014    31.390
n5838.out[0] (.names)                                            0.261    31.651
n5262.in[1] (.names)                                             1.014    32.665
n5262.out[0] (.names)                                            0.261    32.926
n5840.in[0] (.names)                                             1.014    33.940
n5840.out[0] (.names)                                            0.261    34.201
n5842.in[1] (.names)                                             1.014    35.215
n5842.out[0] (.names)                                            0.261    35.476
n5835.in[1] (.names)                                             1.014    36.490
n5835.out[0] (.names)                                            0.261    36.751
n5249.in[0] (.names)                                             1.014    37.765
n5249.out[0] (.names)                                            0.261    38.026
n5836.in[0] (.names)                                             1.014    39.039
n5836.out[0] (.names)                                            0.261    39.300
n5796.in[1] (.names)                                             1.014    40.314
n5796.out[0] (.names)                                            0.261    40.575
n5797.in[0] (.names)                                             1.014    41.589
n5797.out[0] (.names)                                            0.261    41.850
n5723.in[0] (.names)                                             1.014    42.864
n5723.out[0] (.names)                                            0.261    43.125
n5798.in[0] (.names)                                             1.014    44.139
n5798.out[0] (.names)                                            0.261    44.400
n5803.in[0] (.names)                                             1.014    45.413
n5803.out[0] (.names)                                            0.261    45.674
n5800.in[0] (.names)                                             1.014    46.688
n5800.out[0] (.names)                                            0.261    46.949
n5808.in[0] (.names)                                             1.014    47.963
n5808.out[0] (.names)                                            0.261    48.224
n5809.in[0] (.names)                                             1.014    49.238
n5809.out[0] (.names)                                            0.261    49.499
n3506.in[3] (.names)                                             1.014    50.513
n3506.out[0] (.names)                                            0.261    50.774
n3083.in[1] (.names)                                             1.014    51.787
n3083.out[0] (.names)                                            0.261    52.048
out:n3083.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 8
Startpoint: n10819.Q[0] (.latch clocked by pclk)
Endpoint  : out:n2534.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10819.clk[0] (.latch)                                           1.014     1.014
n10819.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n10867.in[0] (.names)                                            1.014     2.070
n10867.out[0] (.names)                                           0.261     2.331
n11630.in[0] (.names)                                            1.014     3.344
n11630.out[0] (.names)                                           0.261     3.605
n11604.in[0] (.names)                                            1.014     4.619
n11604.out[0] (.names)                                           0.261     4.880
n11631.in[0] (.names)                                            1.014     5.894
n11631.out[0] (.names)                                           0.261     6.155
n10888.in[0] (.names)                                            1.014     7.169
n10888.out[0] (.names)                                           0.261     7.430
n10890.in[0] (.names)                                            1.014     8.444
n10890.out[0] (.names)                                           0.261     8.705
n10886.in[0] (.names)                                            1.014     9.719
n10886.out[0] (.names)                                           0.261     9.980
n10887.in[0] (.names)                                            1.014    10.993
n10887.out[0] (.names)                                           0.261    11.254
n10898.in[0] (.names)                                            1.014    12.268
n10898.out[0] (.names)                                           0.261    12.529
n10899.in[0] (.names)                                            1.014    13.543
n10899.out[0] (.names)                                           0.261    13.804
n10925.in[1] (.names)                                            1.014    14.818
n10925.out[0] (.names)                                           0.261    15.079
n10870.in[0] (.names)                                            1.014    16.093
n10870.out[0] (.names)                                           0.261    16.354
n5754.in[1] (.names)                                             1.014    17.367
n5754.out[0] (.names)                                            0.261    17.628
n3430.in[1] (.names)                                             1.014    18.642
n3430.out[0] (.names)                                            0.261    18.903
n5756.in[1] (.names)                                             1.014    19.917
n5756.out[0] (.names)                                            0.261    20.178
n5758.in[0] (.names)                                             1.014    21.192
n5758.out[0] (.names)                                            0.261    21.453
n2860.in[1] (.names)                                             1.014    22.467
n2860.out[0] (.names)                                            0.261    22.728
n5760.in[0] (.names)                                             1.014    23.742
n5760.out[0] (.names)                                            0.261    24.003
n5851.in[1] (.names)                                             1.014    25.016
n5851.out[0] (.names)                                            0.261    25.277
n5852.in[0] (.names)                                             1.014    26.291
n5852.out[0] (.names)                                            0.261    26.552
n5854.in[0] (.names)                                             1.014    27.566
n5854.out[0] (.names)                                            0.261    27.827
n5855.in[1] (.names)                                             1.014    28.841
n5855.out[0] (.names)                                            0.261    29.102
n5783.in[0] (.names)                                             1.014    30.116
n5783.out[0] (.names)                                            0.261    30.377
n5838.in[0] (.names)                                             1.014    31.390
n5838.out[0] (.names)                                            0.261    31.651
n5262.in[1] (.names)                                             1.014    32.665
n5262.out[0] (.names)                                            0.261    32.926
n5840.in[0] (.names)                                             1.014    33.940
n5840.out[0] (.names)                                            0.261    34.201
n5842.in[1] (.names)                                             1.014    35.215
n5842.out[0] (.names)                                            0.261    35.476
n5835.in[1] (.names)                                             1.014    36.490
n5835.out[0] (.names)                                            0.261    36.751
n5249.in[0] (.names)                                             1.014    37.765
n5249.out[0] (.names)                                            0.261    38.026
n5836.in[0] (.names)                                             1.014    39.039
n5836.out[0] (.names)                                            0.261    39.300
n5796.in[1] (.names)                                             1.014    40.314
n5796.out[0] (.names)                                            0.261    40.575
n5797.in[0] (.names)                                             1.014    41.589
n5797.out[0] (.names)                                            0.261    41.850
n5723.in[0] (.names)                                             1.014    42.864
n5723.out[0] (.names)                                            0.261    43.125
n5798.in[0] (.names)                                             1.014    44.139
n5798.out[0] (.names)                                            0.261    44.400
n5803.in[0] (.names)                                             1.014    45.413
n5803.out[0] (.names)                                            0.261    45.674
n5800.in[0] (.names)                                             1.014    46.688
n5800.out[0] (.names)                                            0.261    46.949
n5801.in[0] (.names)                                             1.014    47.963
n5801.out[0] (.names)                                            0.261    48.224
n5805.in[0] (.names)                                             1.014    49.238
n5805.out[0] (.names)                                            0.261    49.499
n5176.in[0] (.names)                                             1.014    50.513
n5176.out[0] (.names)                                            0.261    50.774
n2534.in[1] (.names)                                             1.014    51.787
n2534.out[0] (.names)                                            0.261    52.048
out:n2534.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 9
Startpoint: n6187.Q[0] (.latch clocked by pclk)
Endpoint  : out:n2341.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6187.clk[0] (.latch)                                            1.014     1.014
n6187.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6522.in[1] (.names)                                             1.014     2.070
n6522.out[0] (.names)                                            0.261     2.331
n6532.in[0] (.names)                                             1.014     3.344
n6532.out[0] (.names)                                            0.261     3.605
n6525.in[0] (.names)                                             1.014     4.619
n6525.out[0] (.names)                                            0.261     4.880
n6526.in[1] (.names)                                             1.014     5.894
n6526.out[0] (.names)                                            0.261     6.155
n6527.in[0] (.names)                                             1.014     7.169
n6527.out[0] (.names)                                            0.261     7.430
n6531.in[0] (.names)                                             1.014     8.444
n6531.out[0] (.names)                                            0.261     8.705
n2516.in[2] (.names)                                             1.014     9.719
n2516.out[0] (.names)                                            0.261     9.980
n6542.in[0] (.names)                                             1.014    10.993
n6542.out[0] (.names)                                            0.261    11.254
n6543.in[0] (.names)                                             1.014    12.268
n6543.out[0] (.names)                                            0.261    12.529
n6529.in[1] (.names)                                             1.014    13.543
n6529.out[0] (.names)                                            0.261    13.804
n6530.in[1] (.names)                                             1.014    14.818
n6530.out[0] (.names)                                            0.261    15.079
n6533.in[2] (.names)                                             1.014    16.093
n6533.out[0] (.names)                                            0.261    16.354
n6534.in[1] (.names)                                             1.014    17.367
n6534.out[0] (.names)                                            0.261    17.628
n6597.in[2] (.names)                                             1.014    18.642
n6597.out[0] (.names)                                            0.261    18.903
n6604.in[1] (.names)                                             1.014    19.917
n6604.out[0] (.names)                                            0.261    20.178
n6510.in[2] (.names)                                             1.014    21.192
n6510.out[0] (.names)                                            0.261    21.453
n6607.in[1] (.names)                                             1.014    22.467
n6607.out[0] (.names)                                            0.261    22.728
n7138.in[1] (.names)                                             1.014    23.742
n7138.out[0] (.names)                                            0.261    24.003
n7139.in[0] (.names)                                             1.014    25.016
n7139.out[0] (.names)                                            0.261    25.277
n7141.in[3] (.names)                                             1.014    26.291
n7141.out[0] (.names)                                            0.261    26.552
n7142.in[1] (.names)                                             1.014    27.566
n7142.out[0] (.names)                                            0.261    27.827
n6466.in[2] (.names)                                             1.014    28.841
n6466.out[0] (.names)                                            0.261    29.102
n7014.in[1] (.names)                                             1.014    30.116
n7014.out[0] (.names)                                            0.261    30.377
n6436.in[0] (.names)                                             1.014    31.390
n6436.out[0] (.names)                                            0.261    31.651
n7015.in[0] (.names)                                             1.014    32.665
n7015.out[0] (.names)                                            0.261    32.926
n7102.in[0] (.names)                                             1.014    33.940
n7102.out[0] (.names)                                            0.261    34.201
n5904.in[2] (.names)                                             1.014    35.215
n5904.out[0] (.names)                                            0.261    35.476
n6464.in[0] (.names)                                             1.014    36.490
n6464.out[0] (.names)                                            0.261    36.751
n5893.in[0] (.names)                                             1.014    37.765
n5893.out[0] (.names)                                            0.261    38.026
n7046.in[1] (.names)                                             1.014    39.039
n7046.out[0] (.names)                                            0.261    39.300
n7049.in[0] (.names)                                             1.014    40.314
n7049.out[0] (.names)                                            0.261    40.575
n5988.in[0] (.names)                                             1.014    41.589
n5988.out[0] (.names)                                            0.261    41.850
n7085.in[0] (.names)                                             1.014    42.864
n7085.out[0] (.names)                                            0.261    43.125
n7086.in[0] (.names)                                             1.014    44.139
n7086.out[0] (.names)                                            0.261    44.400
n6999.in[0] (.names)                                             1.014    45.413
n6999.out[0] (.names)                                            0.261    45.674
n7088.in[1] (.names)                                             1.014    46.688
n7088.out[0] (.names)                                            0.261    46.949
n6730.in[0] (.names)                                             1.014    47.963
n6730.out[0] (.names)                                            0.261    48.224
n6732.in[0] (.names)                                             1.014    49.238
n6732.out[0] (.names)                                            0.261    49.499
n6811.in[1] (.names)                                             1.014    50.513
n6811.out[0] (.names)                                            0.261    50.774
n2341.in[0] (.names)                                             1.014    51.787
n2341.out[0] (.names)                                            0.261    52.048
out:n2341.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 10
Startpoint: n3175.Q[0] (.latch clocked by pclk)
Endpoint  : out:n3000.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3175.clk[0] (.latch)                                            1.014     1.014
n3175.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n12517.in[0] (.names)                                            1.014     2.070
n12517.out[0] (.names)                                           0.261     2.331
n2303.in[0] (.names)                                             1.014     3.344
n2303.out[0] (.names)                                            0.261     3.605
n12840.in[2] (.names)                                            1.014     4.619
n12840.out[0] (.names)                                           0.261     4.880
n12842.in[0] (.names)                                            1.014     5.894
n12842.out[0] (.names)                                           0.261     6.155
n12831.in[0] (.names)                                            1.014     7.169
n12831.out[0] (.names)                                           0.261     7.430
n12832.in[0] (.names)                                            1.014     8.444
n12832.out[0] (.names)                                           0.261     8.705
n12838.in[2] (.names)                                            1.014     9.719
n12838.out[0] (.names)                                           0.261     9.980
n12839.in[0] (.names)                                            1.014    10.993
n12839.out[0] (.names)                                           0.261    11.254
n12833.in[1] (.names)                                            1.014    12.268
n12833.out[0] (.names)                                           0.261    12.529
n12834.in[0] (.names)                                            1.014    13.543
n12834.out[0] (.names)                                           0.261    13.804
n12836.in[0] (.names)                                            1.014    14.818
n12836.out[0] (.names)                                           0.261    15.079
n12847.in[0] (.names)                                            1.014    16.093
n12847.out[0] (.names)                                           0.261    16.354
n12848.in[1] (.names)                                            1.014    17.367
n12848.out[0] (.names)                                           0.261    17.628
n12849.in[2] (.names)                                            1.014    18.642
n12849.out[0] (.names)                                           0.261    18.903
n12865.in[0] (.names)                                            1.014    19.917
n12865.out[0] (.names)                                           0.261    20.178
n3130.in[0] (.names)                                             1.014    21.192
n3130.out[0] (.names)                                            0.261    21.453
n12266.in[0] (.names)                                            1.014    22.467
n12266.out[0] (.names)                                           0.261    22.728
n12962.in[0] (.names)                                            1.014    23.742
n12962.out[0] (.names)                                           0.261    24.003
n12791.in[0] (.names)                                            1.014    25.016
n12791.out[0] (.names)                                           0.261    25.277
n12792.in[2] (.names)                                            1.014    26.291
n12792.out[0] (.names)                                           0.261    26.552
n12807.in[2] (.names)                                            1.014    27.566
n12807.out[0] (.names)                                           0.261    27.827
n12760.in[0] (.names)                                            1.014    28.841
n12760.out[0] (.names)                                           0.261    29.102
n12789.in[1] (.names)                                            1.014    30.116
n12789.out[0] (.names)                                           0.261    30.377
n2557.in[0] (.names)                                             1.014    31.390
n2557.out[0] (.names)                                            0.261    31.651
n5270.in[2] (.names)                                             1.014    32.665
n5270.out[0] (.names)                                            0.261    32.926
n5457.in[0] (.names)                                             1.014    33.940
n5457.out[0] (.names)                                            0.261    34.201
n5455.in[1] (.names)                                             1.014    35.215
n5455.out[0] (.names)                                            0.261    35.476
n5456.in[0] (.names)                                             1.014    36.490
n5456.out[0] (.names)                                            0.261    36.751
n5257.in[2] (.names)                                             1.014    37.765
n5257.out[0] (.names)                                            0.261    38.026
n5460.in[1] (.names)                                             1.014    39.039
n5460.out[0] (.names)                                            0.261    39.300
n5461.in[1] (.names)                                             1.014    40.314
n5461.out[0] (.names)                                            0.261    40.575
n7677.in[2] (.names)                                             1.014    41.589
n7677.out[0] (.names)                                            0.261    41.850
n7678.in[2] (.names)                                             1.014    42.864
n7678.out[0] (.names)                                            0.261    43.125
n2631.in[0] (.names)                                             1.014    44.139
n2631.out[0] (.names)                                            0.261    44.400
n7700.in[0] (.names)                                             1.014    45.413
n7700.out[0] (.names)                                            0.261    45.674
n4147.in[2] (.names)                                             1.014    46.688
n4147.out[0] (.names)                                            0.261    46.949
n4148.in[0] (.names)                                             1.014    47.963
n4148.out[0] (.names)                                            0.261    48.224
n3105.in[0] (.names)                                             1.014    49.238
n3105.out[0] (.names)                                            0.261    49.499
n4149.in[0] (.names)                                             1.014    50.513
n4149.out[0] (.names)                                            0.261    50.774
n3000.in[0] (.names)                                             1.014    51.787
n3000.out[0] (.names)                                            0.261    52.048
out:n3000.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 11
Startpoint: n12571.Q[0] (.latch clocked by pclk)
Endpoint  : out:n3010.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12571.clk[0] (.latch)                                           1.014     1.014
n12571.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n12572.in[0] (.names)                                            1.014     2.070
n12572.out[0] (.names)                                           0.261     2.331
n12357.in[0] (.names)                                            1.014     3.344
n12357.out[0] (.names)                                           0.261     3.605
n12358.in[0] (.names)                                            1.014     4.619
n12358.out[0] (.names)                                           0.261     4.880
n12362.in[0] (.names)                                            1.014     5.894
n12362.out[0] (.names)                                           0.261     6.155
n12128.in[1] (.names)                                            1.014     7.169
n12128.out[0] (.names)                                           0.261     7.430
n12117.in[1] (.names)                                            1.014     8.444
n12117.out[0] (.names)                                           0.261     8.705
n12118.in[0] (.names)                                            1.014     9.719
n12118.out[0] (.names)                                           0.261     9.980
n12121.in[0] (.names)                                            1.014    10.993
n12121.out[0] (.names)                                           0.261    11.254
n12124.in[0] (.names)                                            1.014    12.268
n12124.out[0] (.names)                                           0.261    12.529
n11969.in[0] (.names)                                            1.014    13.543
n11969.out[0] (.names)                                           0.261    13.804
n11970.in[2] (.names)                                            1.014    14.818
n11970.out[0] (.names)                                           0.261    15.079
n8526.in[0] (.names)                                             1.014    16.093
n8526.out[0] (.names)                                            0.261    16.354
n8214.in[0] (.names)                                             1.014    17.367
n8214.out[0] (.names)                                            0.261    17.628
n3707.in[0] (.names)                                             1.014    18.642
n3707.out[0] (.names)                                            0.261    18.903
n8380.in[0] (.names)                                             1.014    19.917
n8380.out[0] (.names)                                            0.261    20.178
n8381.in[0] (.names)                                             1.014    21.192
n8381.out[0] (.names)                                            0.261    21.453
n8382.in[0] (.names)                                             1.014    22.467
n8382.out[0] (.names)                                            0.261    22.728
n8383.in[0] (.names)                                             1.014    23.742
n8383.out[0] (.names)                                            0.261    24.003
n8384.in[0] (.names)                                             1.014    25.016
n8384.out[0] (.names)                                            0.261    25.277
n6282.in[0] (.names)                                             1.014    26.291
n6282.out[0] (.names)                                            0.261    26.552
n6284.in[1] (.names)                                             1.014    27.566
n6284.out[0] (.names)                                            0.261    27.827
n6285.in[0] (.names)                                             1.014    28.841
n6285.out[0] (.names)                                            0.261    29.102
n6286.in[0] (.names)                                             1.014    30.116
n6286.out[0] (.names)                                            0.261    30.377
n6239.in[0] (.names)                                             1.014    31.390
n6239.out[0] (.names)                                            0.261    31.651
n6240.in[1] (.names)                                             1.014    32.665
n6240.out[0] (.names)                                            0.261    32.926
n6246.in[0] (.names)                                             1.014    33.940
n6246.out[0] (.names)                                            0.261    34.201
n6247.in[0] (.names)                                             1.014    35.215
n6247.out[0] (.names)                                            0.261    35.476
n6248.in[0] (.names)                                             1.014    36.490
n6248.out[0] (.names)                                            0.261    36.751
n6260.in[0] (.names)                                             1.014    37.765
n6260.out[0] (.names)                                            0.261    38.026
n6261.in[2] (.names)                                             1.014    39.039
n6261.out[0] (.names)                                            0.261    39.300
n6267.in[0] (.names)                                             1.014    40.314
n6267.out[0] (.names)                                            0.261    40.575
n6276.in[1] (.names)                                             1.014    41.589
n6276.out[0] (.names)                                            0.261    41.850
n6257.in[1] (.names)                                             1.014    42.864
n6257.out[0] (.names)                                            0.261    43.125
n6168.in[1] (.names)                                             1.014    44.139
n6168.out[0] (.names)                                            0.261    44.400
n7399.in[2] (.names)                                             1.014    45.413
n7399.out[0] (.names)                                            0.261    45.674
n7404.in[0] (.names)                                             1.014    46.688
n7404.out[0] (.names)                                            0.261    46.949
n6014.in[0] (.names)                                             1.014    47.963
n6014.out[0] (.names)                                            0.261    48.224
n7409.in[0] (.names)                                             1.014    49.238
n7409.out[0] (.names)                                            0.261    49.499
n2789.in[2] (.names)                                             1.014    50.513
n2789.out[0] (.names)                                            0.261    50.774
n3010.in[0] (.names)                                             1.014    51.787
n3010.out[0] (.names)                                            0.261    52.048
out:n3010.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 12
Startpoint: n9480.Q[0] (.latch clocked by pclk)
Endpoint  : out:n2499.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9480.clk[0] (.latch)                                            1.014     1.014
n9480.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9481.in[0] (.names)                                             1.014     2.070
n9481.out[0] (.names)                                            0.261     2.331
n6635.in[0] (.names)                                             1.014     3.344
n6635.out[0] (.names)                                            0.261     3.605
n6636.in[0] (.names)                                             1.014     4.619
n6636.out[0] (.names)                                            0.261     4.880
n6640.in[1] (.names)                                             1.014     5.894
n6640.out[0] (.names)                                            0.261     6.155
n6642.in[1] (.names)                                             1.014     7.169
n6642.out[0] (.names)                                            0.261     7.430
n6647.in[0] (.names)                                             1.014     8.444
n6647.out[0] (.names)                                            0.261     8.705
n6649.in[0] (.names)                                             1.014     9.719
n6649.out[0] (.names)                                            0.261     9.980
n6650.in[0] (.names)                                             1.014    10.993
n6650.out[0] (.names)                                            0.261    11.254
n6651.in[0] (.names)                                             1.014    12.268
n6651.out[0] (.names)                                            0.261    12.529
n6652.in[0] (.names)                                             1.014    13.543
n6652.out[0] (.names)                                            0.261    13.804
n6659.in[0] (.names)                                             1.014    14.818
n6659.out[0] (.names)                                            0.261    15.079
n6666.in[0] (.names)                                             1.014    16.093
n6666.out[0] (.names)                                            0.261    16.354
n6670.in[0] (.names)                                             1.014    17.367
n6670.out[0] (.names)                                            0.261    17.628
n3189.in[0] (.names)                                             1.014    18.642
n3189.out[0] (.names)                                            0.261    18.903
n5773.in[0] (.names)                                             1.014    19.917
n5773.out[0] (.names)                                            0.261    20.178
n5374.in[0] (.names)                                             1.014    21.192
n5374.out[0] (.names)                                            0.261    21.453
n5376.in[0] (.names)                                             1.014    22.467
n5376.out[0] (.names)                                            0.261    22.728
n2672.in[0] (.names)                                             1.014    23.742
n2672.out[0] (.names)                                            0.261    24.003
n5378.in[0] (.names)                                             1.014    25.016
n5378.out[0] (.names)                                            0.261    25.277
n5379.in[0] (.names)                                             1.014    26.291
n5379.out[0] (.names)                                            0.261    26.552
n5380.in[0] (.names)                                             1.014    27.566
n5380.out[0] (.names)                                            0.261    27.827
n5385.in[1] (.names)                                             1.014    28.841
n5385.out[0] (.names)                                            0.261    29.102
n5391.in[0] (.names)                                             1.014    30.116
n5391.out[0] (.names)                                            0.261    30.377
n5363.in[0] (.names)                                             1.014    31.390
n5363.out[0] (.names)                                            0.261    31.651
n5394.in[0] (.names)                                             1.014    32.665
n5394.out[0] (.names)                                            0.261    32.926
n5395.in[0] (.names)                                             1.014    33.940
n5395.out[0] (.names)                                            0.261    34.201
n5396.in[0] (.names)                                             1.014    35.215
n5396.out[0] (.names)                                            0.261    35.476
n5398.in[0] (.names)                                             1.014    36.490
n5398.out[0] (.names)                                            0.261    36.751
n5128.in[0] (.names)                                             1.014    37.765
n5128.out[0] (.names)                                            0.261    38.026
n8339.in[1] (.names)                                             1.014    39.039
n8339.out[0] (.names)                                            0.261    39.300
n8326.in[0] (.names)                                             1.014    40.314
n8326.out[0] (.names)                                            0.261    40.575
n8327.in[1] (.names)                                             1.014    41.589
n8327.out[0] (.names)                                            0.261    41.850
n8328.in[2] (.names)                                             1.014    42.864
n8328.out[0] (.names)                                            0.261    43.125
n8278.in[0] (.names)                                             1.014    44.139
n8278.out[0] (.names)                                            0.261    44.400
n8143.in[1] (.names)                                             1.014    45.413
n8143.out[0] (.names)                                            0.261    45.674
n8280.in[2] (.names)                                             1.014    46.688
n8280.out[0] (.names)                                            0.261    46.949
n8282.in[1] (.names)                                             1.014    47.963
n8282.out[0] (.names)                                            0.261    48.224
n8283.in[0] (.names)                                             1.014    49.238
n8283.out[0] (.names)                                            0.261    49.499
n8289.in[0] (.names)                                             1.014    50.513
n8289.out[0] (.names)                                            0.261    50.774
n2499.in[1] (.names)                                             1.014    51.787
n2499.out[0] (.names)                                            0.261    52.048
out:n2499.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 13
Startpoint: n8507.Q[0] (.latch clocked by pclk)
Endpoint  : out:n2815.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8507.clk[0] (.latch)                                            1.014     1.014
n8507.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8398.in[0] (.names)                                             1.014     2.070
n8398.out[0] (.names)                                            0.261     2.331
n8399.in[0] (.names)                                             1.014     3.344
n8399.out[0] (.names)                                            0.261     3.605
n8453.in[0] (.names)                                             1.014     4.619
n8453.out[0] (.names)                                            0.261     4.880
n8458.in[1] (.names)                                             1.014     5.894
n8458.out[0] (.names)                                            0.261     6.155
n8462.in[0] (.names)                                             1.014     7.169
n8462.out[0] (.names)                                            0.261     7.430
n3017.in[0] (.names)                                             1.014     8.444
n3017.out[0] (.names)                                            0.261     8.705
n8400.in[0] (.names)                                             1.014     9.719
n8400.out[0] (.names)                                            0.261     9.980
n8401.in[0] (.names)                                             1.014    10.993
n8401.out[0] (.names)                                            0.261    11.254
n8403.in[0] (.names)                                             1.014    12.268
n8403.out[0] (.names)                                            0.261    12.529
n8405.in[1] (.names)                                             1.014    13.543
n8405.out[0] (.names)                                            0.261    13.804
n8503.in[0] (.names)                                             1.014    14.818
n8503.out[0] (.names)                                            0.261    15.079
n4231.in[0] (.names)                                             1.014    16.093
n4231.out[0] (.names)                                            0.261    16.354
n2983.in[3] (.names)                                             1.014    17.367
n2983.out[0] (.names)                                            0.261    17.628
n8009.in[0] (.names)                                             1.014    18.642
n8009.out[0] (.names)                                            0.261    18.903
n7998.in[1] (.names)                                             1.014    19.917
n7998.out[0] (.names)                                            0.261    20.178
n7999.in[0] (.names)                                             1.014    21.192
n7999.out[0] (.names)                                            0.261    21.453
n8000.in[0] (.names)                                             1.014    22.467
n8000.out[0] (.names)                                            0.261    22.728
n8018.in[1] (.names)                                             1.014    23.742
n8018.out[0] (.names)                                            0.261    24.003
n7739.in[0] (.names)                                             1.014    25.016
n7739.out[0] (.names)                                            0.261    25.277
n7740.in[1] (.names)                                             1.014    26.291
n7740.out[0] (.names)                                            0.261    26.552
n7745.in[0] (.names)                                             1.014    27.566
n7745.out[0] (.names)                                            0.261    27.827
n7746.in[1] (.names)                                             1.014    28.841
n7746.out[0] (.names)                                            0.261    29.102
n7747.in[0] (.names)                                             1.014    30.116
n7747.out[0] (.names)                                            0.261    30.377
n7758.in[1] (.names)                                             1.014    31.390
n7758.out[0] (.names)                                            0.261    31.651
n3425.in[0] (.names)                                             1.014    32.665
n3425.out[0] (.names)                                            0.261    32.926
n7779.in[0] (.names)                                             1.014    33.940
n7779.out[0] (.names)                                            0.261    34.201
n7780.in[0] (.names)                                             1.014    35.215
n7780.out[0] (.names)                                            0.261    35.476
n7782.in[0] (.names)                                             1.014    36.490
n7782.out[0] (.names)                                            0.261    36.751
n2445.in[1] (.names)                                             1.014    37.765
n2445.out[0] (.names)                                            0.261    38.026
n10673.in[0] (.names)                                            1.014    39.039
n10673.out[0] (.names)                                           0.261    39.300
n10676.in[1] (.names)                                            1.014    40.314
n10676.out[0] (.names)                                           0.261    40.575
n10678.in[0] (.names)                                            1.014    41.589
n10678.out[0] (.names)                                           0.261    41.850
n2658.in[2] (.names)                                             1.014    42.864
n2658.out[0] (.names)                                            0.261    43.125
n10709.in[0] (.names)                                            1.014    44.139
n10709.out[0] (.names)                                           0.261    44.400
n10710.in[0] (.names)                                            1.014    45.413
n10710.out[0] (.names)                                           0.261    45.674
n10712.in[0] (.names)                                            1.014    46.688
n10712.out[0] (.names)                                           0.261    46.949
n10713.in[3] (.names)                                            1.014    47.963
n10713.out[0] (.names)                                           0.261    48.224
n8820.in[0] (.names)                                             1.014    49.238
n8820.out[0] (.names)                                            0.261    49.499
n8907.in[0] (.names)                                             1.014    50.513
n8907.out[0] (.names)                                            0.261    50.774
n2815.in[0] (.names)                                             1.014    51.787
n2815.out[0] (.names)                                            0.261    52.048
out:n2815.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 14
Startpoint: n6372.Q[0] (.latch clocked by pclk)
Endpoint  : n5122.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6372.clk[0] (.latch)                                            1.014     1.014
n6372.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6135.in[0] (.names)                                             1.014     2.070
n6135.out[0] (.names)                                            0.261     2.331
n6136.in[2] (.names)                                             1.014     3.344
n6136.out[0] (.names)                                            0.261     3.605
n6137.in[0] (.names)                                             1.014     4.619
n6137.out[0] (.names)                                            0.261     4.880
n6379.in[0] (.names)                                             1.014     5.894
n6379.out[0] (.names)                                            0.261     6.155
n6380.in[2] (.names)                                             1.014     7.169
n6380.out[0] (.names)                                            0.261     7.430
n6384.in[0] (.names)                                             1.014     8.444
n6384.out[0] (.names)                                            0.261     8.705
n6385.in[0] (.names)                                             1.014     9.719
n6385.out[0] (.names)                                            0.261     9.980
n7382.in[3] (.names)                                             1.014    10.993
n7382.out[0] (.names)                                            0.261    11.254
n7320.in[1] (.names)                                             1.014    12.268
n7320.out[0] (.names)                                            0.261    12.529
n7383.in[0] (.names)                                             1.014    13.543
n7383.out[0] (.names)                                            0.261    13.804
n7385.in[1] (.names)                                             1.014    14.818
n7385.out[0] (.names)                                            0.261    15.079
n7479.in[0] (.names)                                             1.014    16.093
n7479.out[0] (.names)                                            0.261    16.354
n3232.in[0] (.names)                                             1.014    17.367
n3232.out[0] (.names)                                            0.261    17.628
n7501.in[1] (.names)                                             1.014    18.642
n7501.out[0] (.names)                                            0.261    18.903
n5094.in[0] (.names)                                             1.014    19.917
n5094.out[0] (.names)                                            0.261    20.178
n7461.in[0] (.names)                                             1.014    21.192
n7461.out[0] (.names)                                            0.261    21.453
n7466.in[0] (.names)                                             1.014    22.467
n7466.out[0] (.names)                                            0.261    22.728
n7502.in[0] (.names)                                             1.014    23.742
n7502.out[0] (.names)                                            0.261    24.003
n3239.in[0] (.names)                                             1.014    25.016
n3239.out[0] (.names)                                            0.261    25.277
n5140.in[0] (.names)                                             1.014    26.291
n5140.out[0] (.names)                                            0.261    26.552
n3595.in[1] (.names)                                             1.014    27.566
n3595.out[0] (.names)                                            0.261    27.827
n5141.in[1] (.names)                                             1.014    28.841
n5141.out[0] (.names)                                            0.261    29.102
n5108.in[1] (.names)                                             1.014    30.116
n5108.out[0] (.names)                                            0.261    30.377
n5144.in[1] (.names)                                             1.014    31.390
n5144.out[0] (.names)                                            0.261    31.651
n5137.in[0] (.names)                                             1.014    32.665
n5137.out[0] (.names)                                            0.261    32.926
n2619.in[0] (.names)                                             1.014    33.940
n2619.out[0] (.names)                                            0.261    34.201
n5138.in[0] (.names)                                             1.014    35.215
n5138.out[0] (.names)                                            0.261    35.476
n5148.in[1] (.names)                                             1.014    36.490
n5148.out[0] (.names)                                            0.261    36.751
n5130.in[2] (.names)                                             1.014    37.765
n5130.out[0] (.names)                                            0.261    38.026
n5126.in[0] (.names)                                             1.014    39.039
n5126.out[0] (.names)                                            0.261    39.300
n3086.in[1] (.names)                                             1.014    40.314
n3086.out[0] (.names)                                            0.261    40.575
n5127.in[0] (.names)                                             1.014    41.589
n5127.out[0] (.names)                                            0.261    41.850
n5101.in[0] (.names)                                             1.014    42.864
n5101.out[0] (.names)                                            0.261    43.125
n3498.in[0] (.names)                                             1.014    44.139
n3498.out[0] (.names)                                            0.261    44.400
n5091.in[1] (.names)                                             1.014    45.413
n5091.out[0] (.names)                                            0.261    45.674
n5131.in[0] (.names)                                             1.014    46.688
n5131.out[0] (.names)                                            0.261    46.949
n3395.in[0] (.names)                                             1.014    47.963
n3395.out[0] (.names)                                            0.261    48.224
n5132.in[0] (.names)                                             1.014    49.238
n5132.out[0] (.names)                                            0.261    49.499
n2646.in[1] (.names)                                             1.014    50.513
n2646.out[0] (.names)                                            0.261    50.774
n5085.in[0] (.names)                                             1.014    51.787
n5085.out[0] (.names)                                            0.261    52.048
n5122.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5122.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 15
Startpoint: n4815.Q[0] (.latch clocked by pclk)
Endpoint  : n2970.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4815.clk[0] (.latch)                                            1.014     1.014
n4815.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2892.in[0] (.names)                                             1.014     2.070
n2892.out[0] (.names)                                            0.261     2.331
n10078.in[0] (.names)                                            1.014     3.344
n10078.out[0] (.names)                                           0.261     3.605
n2889.in[0] (.names)                                             1.014     4.619
n2889.out[0] (.names)                                            0.261     4.880
n7764.in[0] (.names)                                             1.014     5.894
n7764.out[0] (.names)                                            0.261     6.155
n10242.in[1] (.names)                                            1.014     7.169
n10242.out[0] (.names)                                           0.261     7.430
n10236.in[1] (.names)                                            1.014     8.444
n10236.out[0] (.names)                                           0.261     8.705
n10237.in[0] (.names)                                            1.014     9.719
n10237.out[0] (.names)                                           0.261     9.980
n10239.in[2] (.names)                                            1.014    10.993
n10239.out[0] (.names)                                           0.261    11.254
n10240.in[1] (.names)                                            1.014    12.268
n10240.out[0] (.names)                                           0.261    12.529
n10241.in[0] (.names)                                            1.014    13.543
n10241.out[0] (.names)                                           0.261    13.804
n10243.in[1] (.names)                                            1.014    14.818
n10243.out[0] (.names)                                           0.261    15.079
n10211.in[1] (.names)                                            1.014    16.093
n10211.out[0] (.names)                                           0.261    16.354
n9788.in[1] (.names)                                             1.014    17.367
n9788.out[0] (.names)                                            0.261    17.628
n10057.in[0] (.names)                                            1.014    18.642
n10057.out[0] (.names)                                           0.261    18.903
n10058.in[0] (.names)                                            1.014    19.917
n10058.out[0] (.names)                                           0.261    20.178
n10059.in[0] (.names)                                            1.014    21.192
n10059.out[0] (.names)                                           0.261    21.453
n10098.in[0] (.names)                                            1.014    22.467
n10098.out[0] (.names)                                           0.261    22.728
n10074.in[1] (.names)                                            1.014    23.742
n10074.out[0] (.names)                                           0.261    24.003
n3273.in[1] (.names)                                             1.014    25.016
n3273.out[0] (.names)                                            0.261    25.277
n10097.in[1] (.names)                                            1.014    26.291
n10097.out[0] (.names)                                           0.261    26.552
n9968.in[0] (.names)                                             1.014    27.566
n9968.out[0] (.names)                                            0.261    27.827
n9772.in[1] (.names)                                             1.014    28.841
n9772.out[0] (.names)                                            0.261    29.102
n9969.in[0] (.names)                                             1.014    30.116
n9969.out[0] (.names)                                            0.261    30.377
n9970.in[0] (.names)                                             1.014    31.390
n9970.out[0] (.names)                                            0.261    31.651
n9971.in[0] (.names)                                             1.014    32.665
n9971.out[0] (.names)                                            0.261    32.926
n9972.in[1] (.names)                                             1.014    33.940
n9972.out[0] (.names)                                            0.261    34.201
n9973.in[0] (.names)                                             1.014    35.215
n9973.out[0] (.names)                                            0.261    35.476
n10284.in[1] (.names)                                            1.014    36.490
n10284.out[0] (.names)                                           0.261    36.751
n2584.in[1] (.names)                                             1.014    37.765
n2584.out[0] (.names)                                            0.261    38.026
n3371.in[0] (.names)                                             1.014    39.039
n3371.out[0] (.names)                                            0.261    39.300
n13077.in[0] (.names)                                            1.014    40.314
n13077.out[0] (.names)                                           0.261    40.575
n13078.in[0] (.names)                                            1.014    41.589
n13078.out[0] (.names)                                           0.261    41.850
n13019.in[1] (.names)                                            1.014    42.864
n13019.out[0] (.names)                                           0.261    43.125
n13089.in[0] (.names)                                            1.014    44.139
n13089.out[0] (.names)                                           0.261    44.400
n12757.in[0] (.names)                                            1.014    45.413
n12757.out[0] (.names)                                           0.261    45.674
n12758.in[1] (.names)                                            1.014    46.688
n12758.out[0] (.names)                                           0.261    46.949
n12778.in[2] (.names)                                            1.014    47.963
n12778.out[0] (.names)                                           0.261    48.224
n12781.in[1] (.names)                                            1.014    49.238
n12781.out[0] (.names)                                           0.261    49.499
n12783.in[0] (.names)                                            1.014    50.513
n12783.out[0] (.names)                                           0.261    50.774
n13088.in[2] (.names)                                            1.014    51.787
n13088.out[0] (.names)                                           0.261    52.048
n2970.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2970.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 16
Startpoint: n6372.Q[0] (.latch clocked by pclk)
Endpoint  : n5086.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6372.clk[0] (.latch)                                            1.014     1.014
n6372.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6135.in[0] (.names)                                             1.014     2.070
n6135.out[0] (.names)                                            0.261     2.331
n6136.in[2] (.names)                                             1.014     3.344
n6136.out[0] (.names)                                            0.261     3.605
n6137.in[0] (.names)                                             1.014     4.619
n6137.out[0] (.names)                                            0.261     4.880
n6379.in[0] (.names)                                             1.014     5.894
n6379.out[0] (.names)                                            0.261     6.155
n6380.in[2] (.names)                                             1.014     7.169
n6380.out[0] (.names)                                            0.261     7.430
n6384.in[0] (.names)                                             1.014     8.444
n6384.out[0] (.names)                                            0.261     8.705
n6385.in[0] (.names)                                             1.014     9.719
n6385.out[0] (.names)                                            0.261     9.980
n7382.in[3] (.names)                                             1.014    10.993
n7382.out[0] (.names)                                            0.261    11.254
n7320.in[1] (.names)                                             1.014    12.268
n7320.out[0] (.names)                                            0.261    12.529
n7383.in[0] (.names)                                             1.014    13.543
n7383.out[0] (.names)                                            0.261    13.804
n7385.in[1] (.names)                                             1.014    14.818
n7385.out[0] (.names)                                            0.261    15.079
n7479.in[0] (.names)                                             1.014    16.093
n7479.out[0] (.names)                                            0.261    16.354
n3232.in[0] (.names)                                             1.014    17.367
n3232.out[0] (.names)                                            0.261    17.628
n7501.in[1] (.names)                                             1.014    18.642
n7501.out[0] (.names)                                            0.261    18.903
n5094.in[0] (.names)                                             1.014    19.917
n5094.out[0] (.names)                                            0.261    20.178
n7461.in[0] (.names)                                             1.014    21.192
n7461.out[0] (.names)                                            0.261    21.453
n7466.in[0] (.names)                                             1.014    22.467
n7466.out[0] (.names)                                            0.261    22.728
n7502.in[0] (.names)                                             1.014    23.742
n7502.out[0] (.names)                                            0.261    24.003
n3239.in[0] (.names)                                             1.014    25.016
n3239.out[0] (.names)                                            0.261    25.277
n5140.in[0] (.names)                                             1.014    26.291
n5140.out[0] (.names)                                            0.261    26.552
n3595.in[1] (.names)                                             1.014    27.566
n3595.out[0] (.names)                                            0.261    27.827
n5141.in[1] (.names)                                             1.014    28.841
n5141.out[0] (.names)                                            0.261    29.102
n5108.in[1] (.names)                                             1.014    30.116
n5108.out[0] (.names)                                            0.261    30.377
n5144.in[1] (.names)                                             1.014    31.390
n5144.out[0] (.names)                                            0.261    31.651
n5137.in[0] (.names)                                             1.014    32.665
n5137.out[0] (.names)                                            0.261    32.926
n2619.in[0] (.names)                                             1.014    33.940
n2619.out[0] (.names)                                            0.261    34.201
n5138.in[0] (.names)                                             1.014    35.215
n5138.out[0] (.names)                                            0.261    35.476
n5148.in[1] (.names)                                             1.014    36.490
n5148.out[0] (.names)                                            0.261    36.751
n5130.in[2] (.names)                                             1.014    37.765
n5130.out[0] (.names)                                            0.261    38.026
n5126.in[0] (.names)                                             1.014    39.039
n5126.out[0] (.names)                                            0.261    39.300
n3086.in[1] (.names)                                             1.014    40.314
n3086.out[0] (.names)                                            0.261    40.575
n5127.in[0] (.names)                                             1.014    41.589
n5127.out[0] (.names)                                            0.261    41.850
n5101.in[0] (.names)                                             1.014    42.864
n5101.out[0] (.names)                                            0.261    43.125
n3498.in[0] (.names)                                             1.014    44.139
n3498.out[0] (.names)                                            0.261    44.400
n5091.in[1] (.names)                                             1.014    45.413
n5091.out[0] (.names)                                            0.261    45.674
n5131.in[0] (.names)                                             1.014    46.688
n5131.out[0] (.names)                                            0.261    46.949
n3395.in[0] (.names)                                             1.014    47.963
n3395.out[0] (.names)                                            0.261    48.224
n5132.in[0] (.names)                                             1.014    49.238
n5132.out[0] (.names)                                            0.261    49.499
n2646.in[1] (.names)                                             1.014    50.513
n2646.out[0] (.names)                                            0.261    50.774
n5085.in[0] (.names)                                             1.014    51.787
n5085.out[0] (.names)                                            0.261    52.048
n5086.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5086.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 17
Startpoint: n4815.Q[0] (.latch clocked by pclk)
Endpoint  : n10147.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4815.clk[0] (.latch)                                            1.014     1.014
n4815.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2892.in[0] (.names)                                             1.014     2.070
n2892.out[0] (.names)                                            0.261     2.331
n10078.in[0] (.names)                                            1.014     3.344
n10078.out[0] (.names)                                           0.261     3.605
n2889.in[0] (.names)                                             1.014     4.619
n2889.out[0] (.names)                                            0.261     4.880
n7764.in[0] (.names)                                             1.014     5.894
n7764.out[0] (.names)                                            0.261     6.155
n10242.in[1] (.names)                                            1.014     7.169
n10242.out[0] (.names)                                           0.261     7.430
n10236.in[1] (.names)                                            1.014     8.444
n10236.out[0] (.names)                                           0.261     8.705
n10237.in[0] (.names)                                            1.014     9.719
n10237.out[0] (.names)                                           0.261     9.980
n10239.in[2] (.names)                                            1.014    10.993
n10239.out[0] (.names)                                           0.261    11.254
n10240.in[1] (.names)                                            1.014    12.268
n10240.out[0] (.names)                                           0.261    12.529
n10241.in[0] (.names)                                            1.014    13.543
n10241.out[0] (.names)                                           0.261    13.804
n10243.in[1] (.names)                                            1.014    14.818
n10243.out[0] (.names)                                           0.261    15.079
n10211.in[1] (.names)                                            1.014    16.093
n10211.out[0] (.names)                                           0.261    16.354
n9788.in[1] (.names)                                             1.014    17.367
n9788.out[0] (.names)                                            0.261    17.628
n10057.in[0] (.names)                                            1.014    18.642
n10057.out[0] (.names)                                           0.261    18.903
n10058.in[0] (.names)                                            1.014    19.917
n10058.out[0] (.names)                                           0.261    20.178
n10059.in[0] (.names)                                            1.014    21.192
n10059.out[0] (.names)                                           0.261    21.453
n10098.in[0] (.names)                                            1.014    22.467
n10098.out[0] (.names)                                           0.261    22.728
n10074.in[1] (.names)                                            1.014    23.742
n10074.out[0] (.names)                                           0.261    24.003
n3273.in[1] (.names)                                             1.014    25.016
n3273.out[0] (.names)                                            0.261    25.277
n10097.in[1] (.names)                                            1.014    26.291
n10097.out[0] (.names)                                           0.261    26.552
n9968.in[0] (.names)                                             1.014    27.566
n9968.out[0] (.names)                                            0.261    27.827
n9772.in[1] (.names)                                             1.014    28.841
n9772.out[0] (.names)                                            0.261    29.102
n9969.in[0] (.names)                                             1.014    30.116
n9969.out[0] (.names)                                            0.261    30.377
n9970.in[0] (.names)                                             1.014    31.390
n9970.out[0] (.names)                                            0.261    31.651
n9971.in[0] (.names)                                             1.014    32.665
n9971.out[0] (.names)                                            0.261    32.926
n9972.in[1] (.names)                                             1.014    33.940
n9972.out[0] (.names)                                            0.261    34.201
n10061.in[1] (.names)                                            1.014    35.215
n10061.out[0] (.names)                                           0.261    35.476
n10064.in[1] (.names)                                            1.014    36.490
n10064.out[0] (.names)                                           0.261    36.751
n10068.in[0] (.names)                                            1.014    37.765
n10068.out[0] (.names)                                           0.261    38.026
n10069.in[0] (.names)                                            1.014    39.039
n10069.out[0] (.names)                                           0.261    39.300
n9781.in[0] (.names)                                             1.014    40.314
n9781.out[0] (.names)                                            0.261    40.575
n10103.in[3] (.names)                                            1.014    41.589
n10103.out[0] (.names)                                           0.261    41.850
n2728.in[1] (.names)                                             1.014    42.864
n2728.out[0] (.names)                                            0.261    43.125
n2602.in[1] (.names)                                             1.014    44.139
n2602.out[0] (.names)                                            0.261    44.400
n10153.in[2] (.names)                                            1.014    45.413
n10153.out[0] (.names)                                           0.261    45.674
n10155.in[0] (.names)                                            1.014    46.688
n10155.out[0] (.names)                                           0.261    46.949
n10126.in[1] (.names)                                            1.014    47.963
n10126.out[0] (.names)                                           0.261    48.224
n10128.in[2] (.names)                                            1.014    49.238
n10128.out[0] (.names)                                           0.261    49.499
n10145.in[1] (.names)                                            1.014    50.513
n10145.out[0] (.names)                                           0.261    50.774
n3452.in[1] (.names)                                             1.014    51.787
n3452.out[0] (.names)                                            0.261    52.048
n10147.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10147.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 18
Startpoint: n4815.Q[0] (.latch clocked by pclk)
Endpoint  : n2414.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4815.clk[0] (.latch)                                            1.014     1.014
n4815.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2892.in[0] (.names)                                             1.014     2.070
n2892.out[0] (.names)                                            0.261     2.331
n10078.in[0] (.names)                                            1.014     3.344
n10078.out[0] (.names)                                           0.261     3.605
n2889.in[0] (.names)                                             1.014     4.619
n2889.out[0] (.names)                                            0.261     4.880
n7764.in[0] (.names)                                             1.014     5.894
n7764.out[0] (.names)                                            0.261     6.155
n10242.in[1] (.names)                                            1.014     7.169
n10242.out[0] (.names)                                           0.261     7.430
n10236.in[1] (.names)                                            1.014     8.444
n10236.out[0] (.names)                                           0.261     8.705
n10237.in[0] (.names)                                            1.014     9.719
n10237.out[0] (.names)                                           0.261     9.980
n10239.in[2] (.names)                                            1.014    10.993
n10239.out[0] (.names)                                           0.261    11.254
n10240.in[1] (.names)                                            1.014    12.268
n10240.out[0] (.names)                                           0.261    12.529
n10241.in[0] (.names)                                            1.014    13.543
n10241.out[0] (.names)                                           0.261    13.804
n10243.in[1] (.names)                                            1.014    14.818
n10243.out[0] (.names)                                           0.261    15.079
n10211.in[1] (.names)                                            1.014    16.093
n10211.out[0] (.names)                                           0.261    16.354
n9788.in[1] (.names)                                             1.014    17.367
n9788.out[0] (.names)                                            0.261    17.628
n10057.in[0] (.names)                                            1.014    18.642
n10057.out[0] (.names)                                           0.261    18.903
n10058.in[0] (.names)                                            1.014    19.917
n10058.out[0] (.names)                                           0.261    20.178
n10059.in[0] (.names)                                            1.014    21.192
n10059.out[0] (.names)                                           0.261    21.453
n10098.in[0] (.names)                                            1.014    22.467
n10098.out[0] (.names)                                           0.261    22.728
n10074.in[1] (.names)                                            1.014    23.742
n10074.out[0] (.names)                                           0.261    24.003
n3273.in[1] (.names)                                             1.014    25.016
n3273.out[0] (.names)                                            0.261    25.277
n10097.in[1] (.names)                                            1.014    26.291
n10097.out[0] (.names)                                           0.261    26.552
n9968.in[0] (.names)                                             1.014    27.566
n9968.out[0] (.names)                                            0.261    27.827
n9772.in[1] (.names)                                             1.014    28.841
n9772.out[0] (.names)                                            0.261    29.102
n9969.in[0] (.names)                                             1.014    30.116
n9969.out[0] (.names)                                            0.261    30.377
n9970.in[0] (.names)                                             1.014    31.390
n9970.out[0] (.names)                                            0.261    31.651
n9971.in[0] (.names)                                             1.014    32.665
n9971.out[0] (.names)                                            0.261    32.926
n9972.in[1] (.names)                                             1.014    33.940
n9972.out[0] (.names)                                            0.261    34.201
n10061.in[1] (.names)                                            1.014    35.215
n10061.out[0] (.names)                                           0.261    35.476
n10064.in[1] (.names)                                            1.014    36.490
n10064.out[0] (.names)                                           0.261    36.751
n10068.in[0] (.names)                                            1.014    37.765
n10068.out[0] (.names)                                           0.261    38.026
n10069.in[0] (.names)                                            1.014    39.039
n10069.out[0] (.names)                                           0.261    39.300
n9781.in[0] (.names)                                             1.014    40.314
n9781.out[0] (.names)                                            0.261    40.575
n10103.in[3] (.names)                                            1.014    41.589
n10103.out[0] (.names)                                           0.261    41.850
n2728.in[1] (.names)                                             1.014    42.864
n2728.out[0] (.names)                                            0.261    43.125
n2602.in[1] (.names)                                             1.014    44.139
n2602.out[0] (.names)                                            0.261    44.400
n10153.in[2] (.names)                                            1.014    45.413
n10153.out[0] (.names)                                           0.261    45.674
n10155.in[0] (.names)                                            1.014    46.688
n10155.out[0] (.names)                                           0.261    46.949
n10126.in[1] (.names)                                            1.014    47.963
n10126.out[0] (.names)                                           0.261    48.224
n10128.in[2] (.names)                                            1.014    49.238
n10128.out[0] (.names)                                           0.261    49.499
n10145.in[1] (.names)                                            1.014    50.513
n10145.out[0] (.names)                                           0.261    50.774
n3452.in[1] (.names)                                             1.014    51.787
n3452.out[0] (.names)                                            0.261    52.048
n2414.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2414.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 19
Startpoint: n4896.Q[0] (.latch clocked by pclk)
Endpoint  : n10052.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4896.clk[0] (.latch)                                            1.014     1.014
n4896.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4752.in[0] (.names)                                             1.014     2.070
n4752.out[0] (.names)                                            0.261     2.331
n4753.in[1] (.names)                                             1.014     3.344
n4753.out[0] (.names)                                            0.261     3.605
n4754.in[0] (.names)                                             1.014     4.619
n4754.out[0] (.names)                                            0.261     4.880
n4755.in[0] (.names)                                             1.014     5.894
n4755.out[0] (.names)                                            0.261     6.155
n4799.in[0] (.names)                                             1.014     7.169
n4799.out[0] (.names)                                            0.261     7.430
n4795.in[0] (.names)                                             1.014     8.444
n4795.out[0] (.names)                                            0.261     8.705
n4791.in[2] (.names)                                             1.014     9.719
n4791.out[0] (.names)                                            0.261     9.980
n4793.in[0] (.names)                                             1.014    10.993
n4793.out[0] (.names)                                            0.261    11.254
n4794.in[0] (.names)                                             1.014    12.268
n4794.out[0] (.names)                                            0.261    12.529
n3056.in[1] (.names)                                             1.014    13.543
n3056.out[0] (.names)                                            0.261    13.804
n10136.in[1] (.names)                                            1.014    14.818
n10136.out[0] (.names)                                           0.261    15.079
n10137.in[0] (.names)                                            1.014    16.093
n10137.out[0] (.names)                                           0.261    16.354
n10141.in[0] (.names)                                            1.014    17.367
n10141.out[0] (.names)                                           0.261    17.628
n10132.in[0] (.names)                                            1.014    18.642
n10132.out[0] (.names)                                           0.261    18.903
n10133.in[0] (.names)                                            1.014    19.917
n10133.out[0] (.names)                                           0.261    20.178
n10135.in[1] (.names)                                            1.014    21.192
n10135.out[0] (.names)                                           0.261    21.453
n10205.in[0] (.names)                                            1.014    22.467
n10205.out[0] (.names)                                           0.261    22.728
n10196.in[0] (.names)                                            1.014    23.742
n10196.out[0] (.names)                                           0.261    24.003
n10197.in[0] (.names)                                            1.014    25.016
n10197.out[0] (.names)                                           0.261    25.277
n10230.in[0] (.names)                                            1.014    26.291
n10230.out[0] (.names)                                           0.261    26.552
n9787.in[2] (.names)                                             1.014    27.566
n9787.out[0] (.names)                                            0.261    27.827
n10175.in[3] (.names)                                            1.014    28.841
n10175.out[0] (.names)                                           0.261    29.102
n2498.in[0] (.names)                                             1.014    30.116
n2498.out[0] (.names)                                            0.261    30.377
n10200.in[0] (.names)                                            1.014    31.390
n10200.out[0] (.names)                                           0.261    31.651
n9780.in[2] (.names)                                             1.014    32.665
n9780.out[0] (.names)                                            0.261    32.926
n10201.in[0] (.names)                                            1.014    33.940
n10201.out[0] (.names)                                           0.261    34.201
n10193.in[0] (.names)                                            1.014    35.215
n10193.out[0] (.names)                                           0.261    35.476
n10194.in[0] (.names)                                            1.014    36.490
n10194.out[0] (.names)                                           0.261    36.751
n10195.in[0] (.names)                                            1.014    37.765
n10195.out[0] (.names)                                           0.261    38.026
n10206.in[0] (.names)                                            1.014    39.039
n10206.out[0] (.names)                                           0.261    39.300
n10351.in[0] (.names)                                            1.014    40.314
n10351.out[0] (.names)                                           0.261    40.575
n10344.in[0] (.names)                                            1.014    41.589
n10344.out[0] (.names)                                           0.261    41.850
n9010.in[0] (.names)                                             1.014    42.864
n9010.out[0] (.names)                                            0.261    43.125
n10352.in[0] (.names)                                            1.014    44.139
n10352.out[0] (.names)                                           0.261    44.400
n9055.in[0] (.names)                                             1.014    45.413
n9055.out[0] (.names)                                            0.261    45.674
n8850.in[0] (.names)                                             1.014    46.688
n8850.out[0] (.names)                                            0.261    46.949
n3301.in[2] (.names)                                             1.014    47.963
n3301.out[0] (.names)                                            0.261    48.224
n9796.in[1] (.names)                                             1.014    49.238
n9796.out[0] (.names)                                            0.261    49.499
n10050.in[0] (.names)                                            1.014    50.513
n10050.out[0] (.names)                                           0.261    50.774
n10051.in[1] (.names)                                            1.014    51.787
n10051.out[0] (.names)                                           0.261    52.048
n10052.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10052.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 20
Startpoint: n4815.Q[0] (.latch clocked by pclk)
Endpoint  : n2425.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4815.clk[0] (.latch)                                            1.014     1.014
n4815.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2892.in[0] (.names)                                             1.014     2.070
n2892.out[0] (.names)                                            0.261     2.331
n10078.in[0] (.names)                                            1.014     3.344
n10078.out[0] (.names)                                           0.261     3.605
n2889.in[0] (.names)                                             1.014     4.619
n2889.out[0] (.names)                                            0.261     4.880
n7764.in[0] (.names)                                             1.014     5.894
n7764.out[0] (.names)                                            0.261     6.155
n10242.in[1] (.names)                                            1.014     7.169
n10242.out[0] (.names)                                           0.261     7.430
n10236.in[1] (.names)                                            1.014     8.444
n10236.out[0] (.names)                                           0.261     8.705
n10237.in[0] (.names)                                            1.014     9.719
n10237.out[0] (.names)                                           0.261     9.980
n10239.in[2] (.names)                                            1.014    10.993
n10239.out[0] (.names)                                           0.261    11.254
n10240.in[1] (.names)                                            1.014    12.268
n10240.out[0] (.names)                                           0.261    12.529
n10241.in[0] (.names)                                            1.014    13.543
n10241.out[0] (.names)                                           0.261    13.804
n10243.in[1] (.names)                                            1.014    14.818
n10243.out[0] (.names)                                           0.261    15.079
n10211.in[1] (.names)                                            1.014    16.093
n10211.out[0] (.names)                                           0.261    16.354
n9788.in[1] (.names)                                             1.014    17.367
n9788.out[0] (.names)                                            0.261    17.628
n10057.in[0] (.names)                                            1.014    18.642
n10057.out[0] (.names)                                           0.261    18.903
n10058.in[0] (.names)                                            1.014    19.917
n10058.out[0] (.names)                                           0.261    20.178
n10059.in[0] (.names)                                            1.014    21.192
n10059.out[0] (.names)                                           0.261    21.453
n10098.in[0] (.names)                                            1.014    22.467
n10098.out[0] (.names)                                           0.261    22.728
n10074.in[1] (.names)                                            1.014    23.742
n10074.out[0] (.names)                                           0.261    24.003
n3273.in[1] (.names)                                             1.014    25.016
n3273.out[0] (.names)                                            0.261    25.277
n10097.in[1] (.names)                                            1.014    26.291
n10097.out[0] (.names)                                           0.261    26.552
n9968.in[0] (.names)                                             1.014    27.566
n9968.out[0] (.names)                                            0.261    27.827
n9772.in[1] (.names)                                             1.014    28.841
n9772.out[0] (.names)                                            0.261    29.102
n9969.in[0] (.names)                                             1.014    30.116
n9969.out[0] (.names)                                            0.261    30.377
n9970.in[0] (.names)                                             1.014    31.390
n9970.out[0] (.names)                                            0.261    31.651
n9971.in[0] (.names)                                             1.014    32.665
n9971.out[0] (.names)                                            0.261    32.926
n9972.in[1] (.names)                                             1.014    33.940
n9972.out[0] (.names)                                            0.261    34.201
n9973.in[0] (.names)                                             1.014    35.215
n9973.out[0] (.names)                                            0.261    35.476
n10284.in[1] (.names)                                            1.014    36.490
n10284.out[0] (.names)                                           0.261    36.751
n2584.in[1] (.names)                                             1.014    37.765
n2584.out[0] (.names)                                            0.261    38.026
n3371.in[0] (.names)                                             1.014    39.039
n3371.out[0] (.names)                                            0.261    39.300
n13077.in[0] (.names)                                            1.014    40.314
n13077.out[0] (.names)                                           0.261    40.575
n13081.in[2] (.names)                                            1.014    41.589
n13081.out[0] (.names)                                           0.261    41.850
n13037.in[1] (.names)                                            1.014    42.864
n13037.out[0] (.names)                                           0.261    43.125
n13038.in[1] (.names)                                            1.014    44.139
n13038.out[0] (.names)                                           0.261    44.400
n13059.in[2] (.names)                                            1.014    45.413
n13059.out[0] (.names)                                           0.261    45.674
n8818.in[1] (.names)                                             1.014    46.688
n8818.out[0] (.names)                                            0.261    46.949
n12803.in[1] (.names)                                            1.014    47.963
n12803.out[0] (.names)                                           0.261    48.224
n12806.in[0] (.names)                                            1.014    49.238
n12806.out[0] (.names)                                           0.261    49.499
n12740.in[1] (.names)                                            1.014    50.513
n12740.out[0] (.names)                                           0.261    50.774
n12741.in[1] (.names)                                            1.014    51.787
n12741.out[0] (.names)                                           0.261    52.048
n2425.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2425.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 21
Startpoint: n4815.Q[0] (.latch clocked by pclk)
Endpoint  : n12835.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4815.clk[0] (.latch)                                            1.014     1.014
n4815.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2892.in[0] (.names)                                             1.014     2.070
n2892.out[0] (.names)                                            0.261     2.331
n10078.in[0] (.names)                                            1.014     3.344
n10078.out[0] (.names)                                           0.261     3.605
n2889.in[0] (.names)                                             1.014     4.619
n2889.out[0] (.names)                                            0.261     4.880
n7764.in[0] (.names)                                             1.014     5.894
n7764.out[0] (.names)                                            0.261     6.155
n10242.in[1] (.names)                                            1.014     7.169
n10242.out[0] (.names)                                           0.261     7.430
n10236.in[1] (.names)                                            1.014     8.444
n10236.out[0] (.names)                                           0.261     8.705
n10237.in[0] (.names)                                            1.014     9.719
n10237.out[0] (.names)                                           0.261     9.980
n10239.in[2] (.names)                                            1.014    10.993
n10239.out[0] (.names)                                           0.261    11.254
n10240.in[1] (.names)                                            1.014    12.268
n10240.out[0] (.names)                                           0.261    12.529
n10241.in[0] (.names)                                            1.014    13.543
n10241.out[0] (.names)                                           0.261    13.804
n10243.in[1] (.names)                                            1.014    14.818
n10243.out[0] (.names)                                           0.261    15.079
n10211.in[1] (.names)                                            1.014    16.093
n10211.out[0] (.names)                                           0.261    16.354
n9788.in[1] (.names)                                             1.014    17.367
n9788.out[0] (.names)                                            0.261    17.628
n10057.in[0] (.names)                                            1.014    18.642
n10057.out[0] (.names)                                           0.261    18.903
n10058.in[0] (.names)                                            1.014    19.917
n10058.out[0] (.names)                                           0.261    20.178
n10059.in[0] (.names)                                            1.014    21.192
n10059.out[0] (.names)                                           0.261    21.453
n10098.in[0] (.names)                                            1.014    22.467
n10098.out[0] (.names)                                           0.261    22.728
n10074.in[1] (.names)                                            1.014    23.742
n10074.out[0] (.names)                                           0.261    24.003
n3273.in[1] (.names)                                             1.014    25.016
n3273.out[0] (.names)                                            0.261    25.277
n10097.in[1] (.names)                                            1.014    26.291
n10097.out[0] (.names)                                           0.261    26.552
n9968.in[0] (.names)                                             1.014    27.566
n9968.out[0] (.names)                                            0.261    27.827
n9772.in[1] (.names)                                             1.014    28.841
n9772.out[0] (.names)                                            0.261    29.102
n9969.in[0] (.names)                                             1.014    30.116
n9969.out[0] (.names)                                            0.261    30.377
n9970.in[0] (.names)                                             1.014    31.390
n9970.out[0] (.names)                                            0.261    31.651
n9971.in[0] (.names)                                             1.014    32.665
n9971.out[0] (.names)                                            0.261    32.926
n9972.in[1] (.names)                                             1.014    33.940
n9972.out[0] (.names)                                            0.261    34.201
n9973.in[0] (.names)                                             1.014    35.215
n9973.out[0] (.names)                                            0.261    35.476
n10284.in[1] (.names)                                            1.014    36.490
n10284.out[0] (.names)                                           0.261    36.751
n2584.in[1] (.names)                                             1.014    37.765
n2584.out[0] (.names)                                            0.261    38.026
n3371.in[0] (.names)                                             1.014    39.039
n3371.out[0] (.names)                                            0.261    39.300
n13077.in[0] (.names)                                            1.014    40.314
n13077.out[0] (.names)                                           0.261    40.575
n13078.in[0] (.names)                                            1.014    41.589
n13078.out[0] (.names)                                           0.261    41.850
n13019.in[1] (.names)                                            1.014    42.864
n13019.out[0] (.names)                                           0.261    43.125
n13089.in[0] (.names)                                            1.014    44.139
n13089.out[0] (.names)                                           0.261    44.400
n12757.in[0] (.names)                                            1.014    45.413
n12757.out[0] (.names)                                           0.261    45.674
n12758.in[1] (.names)                                            1.014    46.688
n12758.out[0] (.names)                                           0.261    46.949
n12778.in[2] (.names)                                            1.014    47.963
n12778.out[0] (.names)                                           0.261    48.224
n12781.in[1] (.names)                                            1.014    49.238
n12781.out[0] (.names)                                           0.261    49.499
n3343.in[0] (.names)                                             1.014    50.513
n3343.out[0] (.names)                                            0.261    50.774
n8772.in[0] (.names)                                             1.014    51.787
n8772.out[0] (.names)                                            0.261    52.048
n12835.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12835.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 22
Startpoint: n4815.Q[0] (.latch clocked by pclk)
Endpoint  : n8773.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4815.clk[0] (.latch)                                            1.014     1.014
n4815.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2892.in[0] (.names)                                             1.014     2.070
n2892.out[0] (.names)                                            0.261     2.331
n10078.in[0] (.names)                                            1.014     3.344
n10078.out[0] (.names)                                           0.261     3.605
n2889.in[0] (.names)                                             1.014     4.619
n2889.out[0] (.names)                                            0.261     4.880
n7764.in[0] (.names)                                             1.014     5.894
n7764.out[0] (.names)                                            0.261     6.155
n10242.in[1] (.names)                                            1.014     7.169
n10242.out[0] (.names)                                           0.261     7.430
n10236.in[1] (.names)                                            1.014     8.444
n10236.out[0] (.names)                                           0.261     8.705
n10237.in[0] (.names)                                            1.014     9.719
n10237.out[0] (.names)                                           0.261     9.980
n10239.in[2] (.names)                                            1.014    10.993
n10239.out[0] (.names)                                           0.261    11.254
n10240.in[1] (.names)                                            1.014    12.268
n10240.out[0] (.names)                                           0.261    12.529
n10241.in[0] (.names)                                            1.014    13.543
n10241.out[0] (.names)                                           0.261    13.804
n10243.in[1] (.names)                                            1.014    14.818
n10243.out[0] (.names)                                           0.261    15.079
n10211.in[1] (.names)                                            1.014    16.093
n10211.out[0] (.names)                                           0.261    16.354
n9788.in[1] (.names)                                             1.014    17.367
n9788.out[0] (.names)                                            0.261    17.628
n10057.in[0] (.names)                                            1.014    18.642
n10057.out[0] (.names)                                           0.261    18.903
n10058.in[0] (.names)                                            1.014    19.917
n10058.out[0] (.names)                                           0.261    20.178
n10059.in[0] (.names)                                            1.014    21.192
n10059.out[0] (.names)                                           0.261    21.453
n10098.in[0] (.names)                                            1.014    22.467
n10098.out[0] (.names)                                           0.261    22.728
n10074.in[1] (.names)                                            1.014    23.742
n10074.out[0] (.names)                                           0.261    24.003
n3273.in[1] (.names)                                             1.014    25.016
n3273.out[0] (.names)                                            0.261    25.277
n10097.in[1] (.names)                                            1.014    26.291
n10097.out[0] (.names)                                           0.261    26.552
n9968.in[0] (.names)                                             1.014    27.566
n9968.out[0] (.names)                                            0.261    27.827
n9772.in[1] (.names)                                             1.014    28.841
n9772.out[0] (.names)                                            0.261    29.102
n9969.in[0] (.names)                                             1.014    30.116
n9969.out[0] (.names)                                            0.261    30.377
n9970.in[0] (.names)                                             1.014    31.390
n9970.out[0] (.names)                                            0.261    31.651
n9971.in[0] (.names)                                             1.014    32.665
n9971.out[0] (.names)                                            0.261    32.926
n9972.in[1] (.names)                                             1.014    33.940
n9972.out[0] (.names)                                            0.261    34.201
n9973.in[0] (.names)                                             1.014    35.215
n9973.out[0] (.names)                                            0.261    35.476
n10284.in[1] (.names)                                            1.014    36.490
n10284.out[0] (.names)                                           0.261    36.751
n2584.in[1] (.names)                                             1.014    37.765
n2584.out[0] (.names)                                            0.261    38.026
n3371.in[0] (.names)                                             1.014    39.039
n3371.out[0] (.names)                                            0.261    39.300
n13077.in[0] (.names)                                            1.014    40.314
n13077.out[0] (.names)                                           0.261    40.575
n13078.in[0] (.names)                                            1.014    41.589
n13078.out[0] (.names)                                           0.261    41.850
n13019.in[1] (.names)                                            1.014    42.864
n13019.out[0] (.names)                                           0.261    43.125
n13089.in[0] (.names)                                            1.014    44.139
n13089.out[0] (.names)                                           0.261    44.400
n12757.in[0] (.names)                                            1.014    45.413
n12757.out[0] (.names)                                           0.261    45.674
n12758.in[1] (.names)                                            1.014    46.688
n12758.out[0] (.names)                                           0.261    46.949
n12778.in[2] (.names)                                            1.014    47.963
n12778.out[0] (.names)                                           0.261    48.224
n12781.in[1] (.names)                                            1.014    49.238
n12781.out[0] (.names)                                           0.261    49.499
n3343.in[0] (.names)                                             1.014    50.513
n3343.out[0] (.names)                                            0.261    50.774
n8772.in[0] (.names)                                             1.014    51.787
n8772.out[0] (.names)                                            0.261    52.048
n8773.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8773.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 23
Startpoint: n2644.Q[0] (.latch clocked by pclk)
Endpoint  : n3178.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2644.clk[0] (.latch)                                            1.014     1.014
n2644.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n11658.in[0] (.names)                                            1.014     2.070
n11658.out[0] (.names)                                           0.261     2.331
n11659.in[0] (.names)                                            1.014     3.344
n11659.out[0] (.names)                                           0.261     3.605
n11660.in[0] (.names)                                            1.014     4.619
n11660.out[0] (.names)                                           0.261     4.880
n11661.in[0] (.names)                                            1.014     5.894
n11661.out[0] (.names)                                           0.261     6.155
n11689.in[0] (.names)                                            1.014     7.169
n11689.out[0] (.names)                                           0.261     7.430
n11467.in[1] (.names)                                            1.014     8.444
n11467.out[0] (.names)                                           0.261     8.705
n11037.in[0] (.names)                                            1.014     9.719
n11037.out[0] (.names)                                           0.261     9.980
n11039.in[1] (.names)                                            1.014    10.993
n11039.out[0] (.names)                                           0.261    11.254
n11058.in[0] (.names)                                            1.014    12.268
n11058.out[0] (.names)                                           0.261    12.529
n2785.in[0] (.names)                                             1.014    13.543
n2785.out[0] (.names)                                            0.261    13.804
n11519.in[2] (.names)                                            1.014    14.818
n11519.out[0] (.names)                                           0.261    15.079
n11521.in[0] (.names)                                            1.014    16.093
n11521.out[0] (.names)                                           0.261    16.354
n11522.in[2] (.names)                                            1.014    17.367
n11522.out[0] (.names)                                           0.261    17.628
n11524.in[2] (.names)                                            1.014    18.642
n11524.out[0] (.names)                                           0.261    18.903
n11525.in[0] (.names)                                            1.014    19.917
n11525.out[0] (.names)                                           0.261    20.178
n11433.in[1] (.names)                                            1.014    21.192
n11433.out[0] (.names)                                           0.261    21.453
n11468.in[0] (.names)                                            1.014    22.467
n11468.out[0] (.names)                                           0.261    22.728
n11465.in[0] (.names)                                            1.014    23.742
n11465.out[0] (.names)                                           0.261    24.003
n11466.in[0] (.names)                                            1.014    25.016
n11466.out[0] (.names)                                           0.261    25.277
n11470.in[1] (.names)                                            1.014    26.291
n11470.out[0] (.names)                                           0.261    26.552
n11472.in[2] (.names)                                            1.014    27.566
n11472.out[0] (.names)                                           0.261    27.827
n10429.in[1] (.names)                                            1.014    28.841
n10429.out[0] (.names)                                           0.261    29.102
n11441.in[0] (.names)                                            1.014    30.116
n11441.out[0] (.names)                                           0.261    30.377
n11473.in[0] (.names)                                            1.014    31.390
n11473.out[0] (.names)                                           0.261    31.651
n11490.in[1] (.names)                                            1.014    32.665
n11490.out[0] (.names)                                           0.261    32.926
n11498.in[0] (.names)                                            1.014    33.940
n11498.out[0] (.names)                                           0.261    34.201
n11500.in[2] (.names)                                            1.014    35.215
n11500.out[0] (.names)                                           0.261    35.476
n11485.in[0] (.names)                                            1.014    36.490
n11485.out[0] (.names)                                           0.261    36.751
n11486.in[1] (.names)                                            1.014    37.765
n11486.out[0] (.names)                                           0.261    38.026
n11439.in[1] (.names)                                            1.014    39.039
n11439.out[0] (.names)                                           0.261    39.300
n11548.in[1] (.names)                                            1.014    40.314
n11548.out[0] (.names)                                           0.261    40.575
n11550.in[1] (.names)                                            1.014    41.589
n11550.out[0] (.names)                                           0.261    41.850
n10815.in[0] (.names)                                            1.014    42.864
n10815.out[0] (.names)                                           0.261    43.125
n11053.in[0] (.names)                                            1.014    44.139
n11053.out[0] (.names)                                           0.261    44.400
n11147.in[1] (.names)                                            1.014    45.413
n11147.out[0] (.names)                                           0.261    45.674
n11150.in[1] (.names)                                            1.014    46.688
n11150.out[0] (.names)                                           0.261    46.949
n11155.in[0] (.names)                                            1.014    47.963
n11155.out[0] (.names)                                           0.261    48.224
n10981.in[0] (.names)                                            1.014    49.238
n10981.out[0] (.names)                                           0.261    49.499
n10808.in[1] (.names)                                            1.014    50.513
n10808.out[0] (.names)                                           0.261    50.774
n10785.in[0] (.names)                                            1.014    51.787
n10785.out[0] (.names)                                           0.261    52.048
n3178.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3178.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 24
Startpoint: n8507.Q[0] (.latch clocked by pclk)
Endpoint  : n5938.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8507.clk[0] (.latch)                                            1.014     1.014
n8507.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8398.in[0] (.names)                                             1.014     2.070
n8398.out[0] (.names)                                            0.261     2.331
n8399.in[0] (.names)                                             1.014     3.344
n8399.out[0] (.names)                                            0.261     3.605
n8453.in[0] (.names)                                             1.014     4.619
n8453.out[0] (.names)                                            0.261     4.880
n8458.in[1] (.names)                                             1.014     5.894
n8458.out[0] (.names)                                            0.261     6.155
n8462.in[0] (.names)                                             1.014     7.169
n8462.out[0] (.names)                                            0.261     7.430
n3017.in[0] (.names)                                             1.014     8.444
n3017.out[0] (.names)                                            0.261     8.705
n8400.in[0] (.names)                                             1.014     9.719
n8400.out[0] (.names)                                            0.261     9.980
n8401.in[0] (.names)                                             1.014    10.993
n8401.out[0] (.names)                                            0.261    11.254
n8403.in[0] (.names)                                             1.014    12.268
n8403.out[0] (.names)                                            0.261    12.529
n8405.in[1] (.names)                                             1.014    13.543
n8405.out[0] (.names)                                            0.261    13.804
n8503.in[0] (.names)                                             1.014    14.818
n8503.out[0] (.names)                                            0.261    15.079
n4231.in[0] (.names)                                             1.014    16.093
n4231.out[0] (.names)                                            0.261    16.354
n2983.in[3] (.names)                                             1.014    17.367
n2983.out[0] (.names)                                            0.261    17.628
n8009.in[0] (.names)                                             1.014    18.642
n8009.out[0] (.names)                                            0.261    18.903
n7998.in[1] (.names)                                             1.014    19.917
n7998.out[0] (.names)                                            0.261    20.178
n7999.in[0] (.names)                                             1.014    21.192
n7999.out[0] (.names)                                            0.261    21.453
n8000.in[0] (.names)                                             1.014    22.467
n8000.out[0] (.names)                                            0.261    22.728
n8018.in[1] (.names)                                             1.014    23.742
n8018.out[0] (.names)                                            0.261    24.003
n8019.in[1] (.names)                                             1.014    25.016
n8019.out[0] (.names)                                            0.261    25.277
n8020.in[1] (.names)                                             1.014    26.291
n8020.out[0] (.names)                                            0.261    26.552
n8021.in[0] (.names)                                             1.014    27.566
n8021.out[0] (.names)                                            0.261    27.827
n8079.in[1] (.names)                                             1.014    28.841
n8079.out[0] (.names)                                            0.261    29.102
n8081.in[2] (.names)                                             1.014    30.116
n8081.out[0] (.names)                                            0.261    30.377
n2404.in[0] (.names)                                             1.014    31.390
n2404.out[0] (.names)                                            0.261    31.651
n8085.in[0] (.names)                                             1.014    32.665
n8085.out[0] (.names)                                            0.261    32.926
n5864.in[0] (.names)                                             1.014    33.940
n5864.out[0] (.names)                                            0.261    34.201
n7732.in[2] (.names)                                             1.014    35.215
n7732.out[0] (.names)                                            0.261    35.476
n7759.in[1] (.names)                                             1.014    36.490
n7759.out[0] (.names)                                            0.261    36.751
n7760.in[0] (.names)                                             1.014    37.765
n7760.out[0] (.names)                                            0.261    38.026
n7673.in[0] (.names)                                             1.014    39.039
n7673.out[0] (.names)                                            0.261    39.300
n7769.in[3] (.names)                                             1.014    40.314
n7769.out[0] (.names)                                            0.261    40.575
n5990.in[1] (.names)                                             1.014    41.589
n5990.out[0] (.names)                                            0.261    41.850
n7741.in[0] (.names)                                             1.014    42.864
n7741.out[0] (.names)                                            0.261    43.125
n7726.in[0] (.names)                                             1.014    44.139
n7726.out[0] (.names)                                            0.261    44.400
n7727.in[1] (.names)                                             1.014    45.413
n7727.out[0] (.names)                                            0.261    45.674
n7731.in[2] (.names)                                             1.014    46.688
n7731.out[0] (.names)                                            0.261    46.949
n7601.in[1] (.names)                                             1.014    47.963
n7601.out[0] (.names)                                            0.261    48.224
n7733.in[1] (.names)                                             1.014    49.238
n7733.out[0] (.names)                                            0.261    49.499
n5949.in[1] (.names)                                             1.014    50.513
n5949.out[0] (.names)                                            0.261    50.774
n5937.in[0] (.names)                                             1.014    51.787
n5937.out[0] (.names)                                            0.261    52.048
n5938.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5938.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 25
Startpoint: n4293.Q[0] (.latch clocked by pclk)
Endpoint  : n3077.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4293.clk[0] (.latch)                                            1.014     1.014
n4293.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3815.in[0] (.names)                                             1.014     2.070
n3815.out[0] (.names)                                            0.261     2.331
n3816.in[0] (.names)                                             1.014     3.344
n3816.out[0] (.names)                                            0.261     3.605
n2551.in[0] (.names)                                             1.014     4.619
n2551.out[0] (.names)                                            0.261     4.880
n3817.in[0] (.names)                                             1.014     5.894
n3817.out[0] (.names)                                            0.261     6.155
n3819.in[2] (.names)                                             1.014     7.169
n3819.out[0] (.names)                                            0.261     7.430
n3820.in[0] (.names)                                             1.014     8.444
n3820.out[0] (.names)                                            0.261     8.705
n3831.in[2] (.names)                                             1.014     9.719
n3831.out[0] (.names)                                            0.261     9.980
n3832.in[0] (.names)                                             1.014    10.993
n3832.out[0] (.names)                                            0.261    11.254
n3833.in[0] (.names)                                             1.014    12.268
n3833.out[0] (.names)                                            0.261    12.529
n4929.in[0] (.names)                                             1.014    13.543
n4929.out[0] (.names)                                            0.261    13.804
n4930.in[0] (.names)                                             1.014    14.818
n4930.out[0] (.names)                                            0.261    15.079
n4933.in[1] (.names)                                             1.014    16.093
n4933.out[0] (.names)                                            0.261    16.354
n4858.in[0] (.names)                                             1.014    17.367
n4858.out[0] (.names)                                            0.261    17.628
n4610.in[0] (.names)                                             1.014    18.642
n4610.out[0] (.names)                                            0.261    18.903
n4611.in[3] (.names)                                             1.014    19.917
n4611.out[0] (.names)                                            0.261    20.178
n4613.in[0] (.names)                                             1.014    21.192
n4613.out[0] (.names)                                            0.261    21.453
n3621.in[0] (.names)                                             1.014    22.467
n3621.out[0] (.names)                                            0.261    22.728
n4869.in[3] (.names)                                             1.014    23.742
n4869.out[0] (.names)                                            0.261    24.003
n4870.in[0] (.names)                                             1.014    25.016
n4870.out[0] (.names)                                            0.261    25.277
n4872.in[0] (.names)                                             1.014    26.291
n4872.out[0] (.names)                                            0.261    26.552
n4097.in[0] (.names)                                             1.014    27.566
n4097.out[0] (.names)                                            0.261    27.827
n4100.in[1] (.names)                                             1.014    28.841
n4100.out[0] (.names)                                            0.261    29.102
n4121.in[1] (.names)                                             1.014    30.116
n4121.out[0] (.names)                                            0.261    30.377
n4052.in[0] (.names)                                             1.014    31.390
n4052.out[0] (.names)                                            0.261    31.651
n4122.in[0] (.names)                                             1.014    32.665
n4122.out[0] (.names)                                            0.261    32.926
n4123.in[0] (.names)                                             1.014    33.940
n4123.out[0] (.names)                                            0.261    34.201
n4081.in[0] (.names)                                             1.014    35.215
n4081.out[0] (.names)                                            0.261    35.476
n4082.in[1] (.names)                                             1.014    36.490
n4082.out[0] (.names)                                            0.261    36.751
n4092.in[0] (.names)                                             1.014    37.765
n4092.out[0] (.names)                                            0.261    38.026
n4072.in[0] (.names)                                             1.014    39.039
n4072.out[0] (.names)                                            0.261    39.300
n4093.in[1] (.names)                                             1.014    40.314
n4093.out[0] (.names)                                            0.261    40.575
n4102.in[0] (.names)                                             1.014    41.589
n4102.out[0] (.names)                                            0.261    41.850
n4331.in[1] (.names)                                             1.014    42.864
n4331.out[0] (.names)                                            0.261    43.125
n4332.in[0] (.names)                                             1.014    44.139
n4332.out[0] (.names)                                            0.261    44.400
n4357.in[1] (.names)                                             1.014    45.413
n4357.out[0] (.names)                                            0.261    45.674
n3418.in[1] (.names)                                             1.014    46.688
n3418.out[0] (.names)                                            0.261    46.949
n4034.in[0] (.names)                                             1.014    47.963
n4034.out[0] (.names)                                            0.261    48.224
n4035.in[2] (.names)                                             1.014    49.238
n4035.out[0] (.names)                                            0.261    49.499
n3542.in[0] (.names)                                             1.014    50.513
n3542.out[0] (.names)                                            0.261    50.774
n3432.in[0] (.names)                                             1.014    51.787
n3432.out[0] (.names)                                            0.261    52.048
n3077.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3077.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 26
Startpoint: n10819.Q[0] (.latch clocked by pclk)
Endpoint  : n9044.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10819.clk[0] (.latch)                                           1.014     1.014
n10819.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n10867.in[0] (.names)                                            1.014     2.070
n10867.out[0] (.names)                                           0.261     2.331
n11630.in[0] (.names)                                            1.014     3.344
n11630.out[0] (.names)                                           0.261     3.605
n11604.in[0] (.names)                                            1.014     4.619
n11604.out[0] (.names)                                           0.261     4.880
n11631.in[0] (.names)                                            1.014     5.894
n11631.out[0] (.names)                                           0.261     6.155
n10888.in[0] (.names)                                            1.014     7.169
n10888.out[0] (.names)                                           0.261     7.430
n11134.in[0] (.names)                                            1.014     8.444
n11134.out[0] (.names)                                           0.261     8.705
n11135.in[2] (.names)                                            1.014     9.719
n11135.out[0] (.names)                                           0.261     9.980
n3049.in[2] (.names)                                             1.014    10.993
n3049.out[0] (.names)                                            0.261    11.254
n11089.in[0] (.names)                                            1.014    12.268
n11089.out[0] (.names)                                           0.261    12.529
n11137.in[0] (.names)                                            1.014    13.543
n11137.out[0] (.names)                                           0.261    13.804
n11240.in[1] (.names)                                            1.014    14.818
n11240.out[0] (.names)                                           0.261    15.079
n11241.in[2] (.names)                                            1.014    16.093
n11241.out[0] (.names)                                           0.261    16.354
n11242.in[2] (.names)                                            1.014    17.367
n11242.out[0] (.names)                                           0.261    17.628
n11219.in[2] (.names)                                            1.014    18.642
n11219.out[0] (.names)                                           0.261    18.903
n11220.in[0] (.names)                                            1.014    19.917
n11220.out[0] (.names)                                           0.261    20.178
n11222.in[1] (.names)                                            1.014    21.192
n11222.out[0] (.names)                                           0.261    21.453
n11223.in[0] (.names)                                            1.014    22.467
n11223.out[0] (.names)                                           0.261    22.728
n11026.in[0] (.names)                                            1.014    23.742
n11026.out[0] (.names)                                           0.261    24.003
n11027.in[1] (.names)                                            1.014    25.016
n11027.out[0] (.names)                                           0.261    25.277
n3163.in[1] (.names)                                             1.014    26.291
n3163.out[0] (.names)                                            0.261    26.552
n2496.in[0] (.names)                                             1.014    27.566
n2496.out[0] (.names)                                            0.261    27.827
n11051.in[0] (.names)                                            1.014    28.841
n11051.out[0] (.names)                                           0.261    29.102
n11052.in[0] (.names)                                            1.014    30.116
n11052.out[0] (.names)                                           0.261    30.377
n11072.in[0] (.names)                                            1.014    31.390
n11072.out[0] (.names)                                           0.261    31.651
n11073.in[0] (.names)                                            1.014    32.665
n11073.out[0] (.names)                                           0.261    32.926
n11068.in[0] (.names)                                            1.014    33.940
n11068.out[0] (.names)                                           0.261    34.201
n11063.in[2] (.names)                                            1.014    35.215
n11063.out[0] (.names)                                           0.261    35.476
n11078.in[0] (.names)                                            1.014    36.490
n11078.out[0] (.names)                                           0.261    36.751
n9324.in[0] (.names)                                             1.014    37.765
n9324.out[0] (.names)                                            0.261    38.026
n9326.in[0] (.names)                                             1.014    39.039
n9326.out[0] (.names)                                            0.261    39.300
n9327.in[0] (.names)                                             1.014    40.314
n9327.out[0] (.names)                                            0.261    40.575
n9050.in[2] (.names)                                             1.014    41.589
n9050.out[0] (.names)                                            0.261    41.850
n9333.in[0] (.names)                                             1.014    42.864
n9333.out[0] (.names)                                            0.261    43.125
n9335.in[1] (.names)                                             1.014    44.139
n9335.out[0] (.names)                                            0.261    44.400
n9337.in[2] (.names)                                             1.014    45.413
n9337.out[0] (.names)                                            0.261    45.674
n9063.in[0] (.names)                                             1.014    46.688
n9063.out[0] (.names)                                            0.261    46.949
n9046.in[1] (.names)                                             1.014    47.963
n9046.out[0] (.names)                                            0.261    48.224
n9341.in[1] (.names)                                             1.014    49.238
n9341.out[0] (.names)                                            0.261    49.499
n8839.in[0] (.names)                                             1.014    50.513
n8839.out[0] (.names)                                            0.261    50.774
n9047.in[0] (.names)                                             1.014    51.787
n9047.out[0] (.names)                                            0.261    52.048
n9044.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9044.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 27
Startpoint: n10819.Q[0] (.latch clocked by pclk)
Endpoint  : n9342.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10819.clk[0] (.latch)                                           1.014     1.014
n10819.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n10867.in[0] (.names)                                            1.014     2.070
n10867.out[0] (.names)                                           0.261     2.331
n11630.in[0] (.names)                                            1.014     3.344
n11630.out[0] (.names)                                           0.261     3.605
n11604.in[0] (.names)                                            1.014     4.619
n11604.out[0] (.names)                                           0.261     4.880
n11631.in[0] (.names)                                            1.014     5.894
n11631.out[0] (.names)                                           0.261     6.155
n10888.in[0] (.names)                                            1.014     7.169
n10888.out[0] (.names)                                           0.261     7.430
n11134.in[0] (.names)                                            1.014     8.444
n11134.out[0] (.names)                                           0.261     8.705
n11135.in[2] (.names)                                            1.014     9.719
n11135.out[0] (.names)                                           0.261     9.980
n3049.in[2] (.names)                                             1.014    10.993
n3049.out[0] (.names)                                            0.261    11.254
n11089.in[0] (.names)                                            1.014    12.268
n11089.out[0] (.names)                                           0.261    12.529
n11137.in[0] (.names)                                            1.014    13.543
n11137.out[0] (.names)                                           0.261    13.804
n11240.in[1] (.names)                                            1.014    14.818
n11240.out[0] (.names)                                           0.261    15.079
n11241.in[2] (.names)                                            1.014    16.093
n11241.out[0] (.names)                                           0.261    16.354
n11242.in[2] (.names)                                            1.014    17.367
n11242.out[0] (.names)                                           0.261    17.628
n11219.in[2] (.names)                                            1.014    18.642
n11219.out[0] (.names)                                           0.261    18.903
n11220.in[0] (.names)                                            1.014    19.917
n11220.out[0] (.names)                                           0.261    20.178
n11222.in[1] (.names)                                            1.014    21.192
n11222.out[0] (.names)                                           0.261    21.453
n11223.in[0] (.names)                                            1.014    22.467
n11223.out[0] (.names)                                           0.261    22.728
n11026.in[0] (.names)                                            1.014    23.742
n11026.out[0] (.names)                                           0.261    24.003
n11027.in[1] (.names)                                            1.014    25.016
n11027.out[0] (.names)                                           0.261    25.277
n3163.in[1] (.names)                                             1.014    26.291
n3163.out[0] (.names)                                            0.261    26.552
n2496.in[0] (.names)                                             1.014    27.566
n2496.out[0] (.names)                                            0.261    27.827
n11051.in[0] (.names)                                            1.014    28.841
n11051.out[0] (.names)                                           0.261    29.102
n11052.in[0] (.names)                                            1.014    30.116
n11052.out[0] (.names)                                           0.261    30.377
n11072.in[0] (.names)                                            1.014    31.390
n11072.out[0] (.names)                                           0.261    31.651
n11073.in[0] (.names)                                            1.014    32.665
n11073.out[0] (.names)                                           0.261    32.926
n11068.in[0] (.names)                                            1.014    33.940
n11068.out[0] (.names)                                           0.261    34.201
n11063.in[2] (.names)                                            1.014    35.215
n11063.out[0] (.names)                                           0.261    35.476
n11078.in[0] (.names)                                            1.014    36.490
n11078.out[0] (.names)                                           0.261    36.751
n9324.in[0] (.names)                                             1.014    37.765
n9324.out[0] (.names)                                            0.261    38.026
n9326.in[0] (.names)                                             1.014    39.039
n9326.out[0] (.names)                                            0.261    39.300
n9327.in[0] (.names)                                             1.014    40.314
n9327.out[0] (.names)                                            0.261    40.575
n9050.in[2] (.names)                                             1.014    41.589
n9050.out[0] (.names)                                            0.261    41.850
n9333.in[0] (.names)                                             1.014    42.864
n9333.out[0] (.names)                                            0.261    43.125
n9335.in[1] (.names)                                             1.014    44.139
n9335.out[0] (.names)                                            0.261    44.400
n9337.in[2] (.names)                                             1.014    45.413
n9337.out[0] (.names)                                            0.261    45.674
n9063.in[0] (.names)                                             1.014    46.688
n9063.out[0] (.names)                                            0.261    46.949
n9046.in[1] (.names)                                             1.014    47.963
n9046.out[0] (.names)                                            0.261    48.224
n9341.in[1] (.names)                                             1.014    49.238
n9341.out[0] (.names)                                            0.261    49.499
n8839.in[0] (.names)                                             1.014    50.513
n8839.out[0] (.names)                                            0.261    50.774
n9047.in[0] (.names)                                             1.014    51.787
n9047.out[0] (.names)                                            0.261    52.048
n9342.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9342.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 28
Startpoint: n10819.Q[0] (.latch clocked by pclk)
Endpoint  : n5336.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10819.clk[0] (.latch)                                           1.014     1.014
n10819.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n10867.in[0] (.names)                                            1.014     2.070
n10867.out[0] (.names)                                           0.261     2.331
n11630.in[0] (.names)                                            1.014     3.344
n11630.out[0] (.names)                                           0.261     3.605
n11604.in[0] (.names)                                            1.014     4.619
n11604.out[0] (.names)                                           0.261     4.880
n11631.in[0] (.names)                                            1.014     5.894
n11631.out[0] (.names)                                           0.261     6.155
n10888.in[0] (.names)                                            1.014     7.169
n10888.out[0] (.names)                                           0.261     7.430
n10890.in[0] (.names)                                            1.014     8.444
n10890.out[0] (.names)                                           0.261     8.705
n10886.in[0] (.names)                                            1.014     9.719
n10886.out[0] (.names)                                           0.261     9.980
n10887.in[0] (.names)                                            1.014    10.993
n10887.out[0] (.names)                                           0.261    11.254
n10898.in[0] (.names)                                            1.014    12.268
n10898.out[0] (.names)                                           0.261    12.529
n10899.in[0] (.names)                                            1.014    13.543
n10899.out[0] (.names)                                           0.261    13.804
n10925.in[1] (.names)                                            1.014    14.818
n10925.out[0] (.names)                                           0.261    15.079
n10870.in[0] (.names)                                            1.014    16.093
n10870.out[0] (.names)                                           0.261    16.354
n5754.in[1] (.names)                                             1.014    17.367
n5754.out[0] (.names)                                            0.261    17.628
n3430.in[1] (.names)                                             1.014    18.642
n3430.out[0] (.names)                                            0.261    18.903
n5756.in[1] (.names)                                             1.014    19.917
n5756.out[0] (.names)                                            0.261    20.178
n5758.in[0] (.names)                                             1.014    21.192
n5758.out[0] (.names)                                            0.261    21.453
n2860.in[1] (.names)                                             1.014    22.467
n2860.out[0] (.names)                                            0.261    22.728
n5760.in[0] (.names)                                             1.014    23.742
n5760.out[0] (.names)                                            0.261    24.003
n5851.in[1] (.names)                                             1.014    25.016
n5851.out[0] (.names)                                            0.261    25.277
n5852.in[0] (.names)                                             1.014    26.291
n5852.out[0] (.names)                                            0.261    26.552
n5854.in[0] (.names)                                             1.014    27.566
n5854.out[0] (.names)                                            0.261    27.827
n5855.in[1] (.names)                                             1.014    28.841
n5855.out[0] (.names)                                            0.261    29.102
n5783.in[0] (.names)                                             1.014    30.116
n5783.out[0] (.names)                                            0.261    30.377
n5838.in[0] (.names)                                             1.014    31.390
n5838.out[0] (.names)                                            0.261    31.651
n5262.in[1] (.names)                                             1.014    32.665
n5262.out[0] (.names)                                            0.261    32.926
n5840.in[0] (.names)                                             1.014    33.940
n5840.out[0] (.names)                                            0.261    34.201
n5842.in[1] (.names)                                             1.014    35.215
n5842.out[0] (.names)                                            0.261    35.476
n5835.in[1] (.names)                                             1.014    36.490
n5835.out[0] (.names)                                            0.261    36.751
n5249.in[0] (.names)                                             1.014    37.765
n5249.out[0] (.names)                                            0.261    38.026
n5836.in[0] (.names)                                             1.014    39.039
n5836.out[0] (.names)                                            0.261    39.300
n5796.in[1] (.names)                                             1.014    40.314
n5796.out[0] (.names)                                            0.261    40.575
n5797.in[0] (.names)                                             1.014    41.589
n5797.out[0] (.names)                                            0.261    41.850
n5723.in[0] (.names)                                             1.014    42.864
n5723.out[0] (.names)                                            0.261    43.125
n5798.in[0] (.names)                                             1.014    44.139
n5798.out[0] (.names)                                            0.261    44.400
n5803.in[0] (.names)                                             1.014    45.413
n5803.out[0] (.names)                                            0.261    45.674
n5800.in[0] (.names)                                             1.014    46.688
n5800.out[0] (.names)                                            0.261    46.949
n5801.in[0] (.names)                                             1.014    47.963
n5801.out[0] (.names)                                            0.261    48.224
n5805.in[0] (.names)                                             1.014    49.238
n5805.out[0] (.names)                                            0.261    49.499
n5647.in[0] (.names)                                             1.014    50.513
n5647.out[0] (.names)                                            0.261    50.774
n5648.in[3] (.names)                                             1.014    51.787
n5648.out[0] (.names)                                            0.261    52.048
n5336.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5336.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 29
Startpoint: n10819.Q[0] (.latch clocked by pclk)
Endpoint  : n3218.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10819.clk[0] (.latch)                                           1.014     1.014
n10819.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n10867.in[0] (.names)                                            1.014     2.070
n10867.out[0] (.names)                                           0.261     2.331
n11630.in[0] (.names)                                            1.014     3.344
n11630.out[0] (.names)                                           0.261     3.605
n11604.in[0] (.names)                                            1.014     4.619
n11604.out[0] (.names)                                           0.261     4.880
n11631.in[0] (.names)                                            1.014     5.894
n11631.out[0] (.names)                                           0.261     6.155
n10888.in[0] (.names)                                            1.014     7.169
n10888.out[0] (.names)                                           0.261     7.430
n10890.in[0] (.names)                                            1.014     8.444
n10890.out[0] (.names)                                           0.261     8.705
n10886.in[0] (.names)                                            1.014     9.719
n10886.out[0] (.names)                                           0.261     9.980
n10887.in[0] (.names)                                            1.014    10.993
n10887.out[0] (.names)                                           0.261    11.254
n10898.in[0] (.names)                                            1.014    12.268
n10898.out[0] (.names)                                           0.261    12.529
n10899.in[0] (.names)                                            1.014    13.543
n10899.out[0] (.names)                                           0.261    13.804
n10925.in[1] (.names)                                            1.014    14.818
n10925.out[0] (.names)                                           0.261    15.079
n10870.in[0] (.names)                                            1.014    16.093
n10870.out[0] (.names)                                           0.261    16.354
n5754.in[1] (.names)                                             1.014    17.367
n5754.out[0] (.names)                                            0.261    17.628
n3430.in[1] (.names)                                             1.014    18.642
n3430.out[0] (.names)                                            0.261    18.903
n5756.in[1] (.names)                                             1.014    19.917
n5756.out[0] (.names)                                            0.261    20.178
n5758.in[0] (.names)                                             1.014    21.192
n5758.out[0] (.names)                                            0.261    21.453
n2860.in[1] (.names)                                             1.014    22.467
n2860.out[0] (.names)                                            0.261    22.728
n5760.in[0] (.names)                                             1.014    23.742
n5760.out[0] (.names)                                            0.261    24.003
n5851.in[1] (.names)                                             1.014    25.016
n5851.out[0] (.names)                                            0.261    25.277
n5852.in[0] (.names)                                             1.014    26.291
n5852.out[0] (.names)                                            0.261    26.552
n5854.in[0] (.names)                                             1.014    27.566
n5854.out[0] (.names)                                            0.261    27.827
n5855.in[1] (.names)                                             1.014    28.841
n5855.out[0] (.names)                                            0.261    29.102
n5783.in[0] (.names)                                             1.014    30.116
n5783.out[0] (.names)                                            0.261    30.377
n5838.in[0] (.names)                                             1.014    31.390
n5838.out[0] (.names)                                            0.261    31.651
n5262.in[1] (.names)                                             1.014    32.665
n5262.out[0] (.names)                                            0.261    32.926
n5840.in[0] (.names)                                             1.014    33.940
n5840.out[0] (.names)                                            0.261    34.201
n5842.in[1] (.names)                                             1.014    35.215
n5842.out[0] (.names)                                            0.261    35.476
n5835.in[1] (.names)                                             1.014    36.490
n5835.out[0] (.names)                                            0.261    36.751
n5249.in[0] (.names)                                             1.014    37.765
n5249.out[0] (.names)                                            0.261    38.026
n5836.in[0] (.names)                                             1.014    39.039
n5836.out[0] (.names)                                            0.261    39.300
n5796.in[1] (.names)                                             1.014    40.314
n5796.out[0] (.names)                                            0.261    40.575
n5797.in[0] (.names)                                             1.014    41.589
n5797.out[0] (.names)                                            0.261    41.850
n5723.in[0] (.names)                                             1.014    42.864
n5723.out[0] (.names)                                            0.261    43.125
n5798.in[0] (.names)                                             1.014    44.139
n5798.out[0] (.names)                                            0.261    44.400
n5803.in[0] (.names)                                             1.014    45.413
n5803.out[0] (.names)                                            0.261    45.674
n5800.in[0] (.names)                                             1.014    46.688
n5800.out[0] (.names)                                            0.261    46.949
n5801.in[0] (.names)                                             1.014    47.963
n5801.out[0] (.names)                                            0.261    48.224
n5805.in[0] (.names)                                             1.014    49.238
n5805.out[0] (.names)                                            0.261    49.499
n5647.in[0] (.names)                                             1.014    50.513
n5647.out[0] (.names)                                            0.261    50.774
n5238.in[0] (.names)                                             1.014    51.787
n5238.out[0] (.names)                                            0.261    52.048
n3218.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3218.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 30
Startpoint: n10819.Q[0] (.latch clocked by pclk)
Endpoint  : n11655.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10819.clk[0] (.latch)                                           1.014     1.014
n10819.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n10867.in[0] (.names)                                            1.014     2.070
n10867.out[0] (.names)                                           0.261     2.331
n11630.in[0] (.names)                                            1.014     3.344
n11630.out[0] (.names)                                           0.261     3.605
n11604.in[0] (.names)                                            1.014     4.619
n11604.out[0] (.names)                                           0.261     4.880
n11631.in[0] (.names)                                            1.014     5.894
n11631.out[0] (.names)                                           0.261     6.155
n10888.in[0] (.names)                                            1.014     7.169
n10888.out[0] (.names)                                           0.261     7.430
n10890.in[0] (.names)                                            1.014     8.444
n10890.out[0] (.names)                                           0.261     8.705
n10886.in[0] (.names)                                            1.014     9.719
n10886.out[0] (.names)                                           0.261     9.980
n10887.in[0] (.names)                                            1.014    10.993
n10887.out[0] (.names)                                           0.261    11.254
n10898.in[0] (.names)                                            1.014    12.268
n10898.out[0] (.names)                                           0.261    12.529
n10899.in[0] (.names)                                            1.014    13.543
n10899.out[0] (.names)                                           0.261    13.804
n10925.in[1] (.names)                                            1.014    14.818
n10925.out[0] (.names)                                           0.261    15.079
n10870.in[0] (.names)                                            1.014    16.093
n10870.out[0] (.names)                                           0.261    16.354
n5754.in[1] (.names)                                             1.014    17.367
n5754.out[0] (.names)                                            0.261    17.628
n3430.in[1] (.names)                                             1.014    18.642
n3430.out[0] (.names)                                            0.261    18.903
n5756.in[1] (.names)                                             1.014    19.917
n5756.out[0] (.names)                                            0.261    20.178
n5758.in[0] (.names)                                             1.014    21.192
n5758.out[0] (.names)                                            0.261    21.453
n2860.in[1] (.names)                                             1.014    22.467
n2860.out[0] (.names)                                            0.261    22.728
n5760.in[0] (.names)                                             1.014    23.742
n5760.out[0] (.names)                                            0.261    24.003
n5851.in[1] (.names)                                             1.014    25.016
n5851.out[0] (.names)                                            0.261    25.277
n5852.in[0] (.names)                                             1.014    26.291
n5852.out[0] (.names)                                            0.261    26.552
n5854.in[0] (.names)                                             1.014    27.566
n5854.out[0] (.names)                                            0.261    27.827
n5855.in[1] (.names)                                             1.014    28.841
n5855.out[0] (.names)                                            0.261    29.102
n5783.in[0] (.names)                                             1.014    30.116
n5783.out[0] (.names)                                            0.261    30.377
n5838.in[0] (.names)                                             1.014    31.390
n5838.out[0] (.names)                                            0.261    31.651
n5262.in[1] (.names)                                             1.014    32.665
n5262.out[0] (.names)                                            0.261    32.926
n5840.in[0] (.names)                                             1.014    33.940
n5840.out[0] (.names)                                            0.261    34.201
n5842.in[1] (.names)                                             1.014    35.215
n5842.out[0] (.names)                                            0.261    35.476
n5835.in[1] (.names)                                             1.014    36.490
n5835.out[0] (.names)                                            0.261    36.751
n5249.in[0] (.names)                                             1.014    37.765
n5249.out[0] (.names)                                            0.261    38.026
n5836.in[0] (.names)                                             1.014    39.039
n5836.out[0] (.names)                                            0.261    39.300
n5796.in[1] (.names)                                             1.014    40.314
n5796.out[0] (.names)                                            0.261    40.575
n5797.in[0] (.names)                                             1.014    41.589
n5797.out[0] (.names)                                            0.261    41.850
n5723.in[0] (.names)                                             1.014    42.864
n5723.out[0] (.names)                                            0.261    43.125
n5798.in[0] (.names)                                             1.014    44.139
n5798.out[0] (.names)                                            0.261    44.400
n5803.in[0] (.names)                                             1.014    45.413
n5803.out[0] (.names)                                            0.261    45.674
n5800.in[0] (.names)                                             1.014    46.688
n5800.out[0] (.names)                                            0.261    46.949
n5808.in[0] (.names)                                             1.014    47.963
n5808.out[0] (.names)                                            0.261    48.224
n5809.in[0] (.names)                                             1.014    49.238
n5809.out[0] (.names)                                            0.261    49.499
n3506.in[3] (.names)                                             1.014    50.513
n3506.out[0] (.names)                                            0.261    50.774
n3083.in[1] (.names)                                             1.014    51.787
n3083.out[0] (.names)                                            0.261    52.048
n11655.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11655.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 31
Startpoint: n10819.Q[0] (.latch clocked by pclk)
Endpoint  : n3579.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10819.clk[0] (.latch)                                           1.014     1.014
n10819.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n10867.in[0] (.names)                                            1.014     2.070
n10867.out[0] (.names)                                           0.261     2.331
n11630.in[0] (.names)                                            1.014     3.344
n11630.out[0] (.names)                                           0.261     3.605
n11604.in[0] (.names)                                            1.014     4.619
n11604.out[0] (.names)                                           0.261     4.880
n11631.in[0] (.names)                                            1.014     5.894
n11631.out[0] (.names)                                           0.261     6.155
n10888.in[0] (.names)                                            1.014     7.169
n10888.out[0] (.names)                                           0.261     7.430
n10890.in[0] (.names)                                            1.014     8.444
n10890.out[0] (.names)                                           0.261     8.705
n10886.in[0] (.names)                                            1.014     9.719
n10886.out[0] (.names)                                           0.261     9.980
n10887.in[0] (.names)                                            1.014    10.993
n10887.out[0] (.names)                                           0.261    11.254
n10898.in[0] (.names)                                            1.014    12.268
n10898.out[0] (.names)                                           0.261    12.529
n10899.in[0] (.names)                                            1.014    13.543
n10899.out[0] (.names)                                           0.261    13.804
n10925.in[1] (.names)                                            1.014    14.818
n10925.out[0] (.names)                                           0.261    15.079
n10870.in[0] (.names)                                            1.014    16.093
n10870.out[0] (.names)                                           0.261    16.354
n5754.in[1] (.names)                                             1.014    17.367
n5754.out[0] (.names)                                            0.261    17.628
n3430.in[1] (.names)                                             1.014    18.642
n3430.out[0] (.names)                                            0.261    18.903
n5756.in[1] (.names)                                             1.014    19.917
n5756.out[0] (.names)                                            0.261    20.178
n5758.in[0] (.names)                                             1.014    21.192
n5758.out[0] (.names)                                            0.261    21.453
n2860.in[1] (.names)                                             1.014    22.467
n2860.out[0] (.names)                                            0.261    22.728
n5760.in[0] (.names)                                             1.014    23.742
n5760.out[0] (.names)                                            0.261    24.003
n5851.in[1] (.names)                                             1.014    25.016
n5851.out[0] (.names)                                            0.261    25.277
n5852.in[0] (.names)                                             1.014    26.291
n5852.out[0] (.names)                                            0.261    26.552
n5854.in[0] (.names)                                             1.014    27.566
n5854.out[0] (.names)                                            0.261    27.827
n5855.in[1] (.names)                                             1.014    28.841
n5855.out[0] (.names)                                            0.261    29.102
n5783.in[0] (.names)                                             1.014    30.116
n5783.out[0] (.names)                                            0.261    30.377
n5838.in[0] (.names)                                             1.014    31.390
n5838.out[0] (.names)                                            0.261    31.651
n5262.in[1] (.names)                                             1.014    32.665
n5262.out[0] (.names)                                            0.261    32.926
n5840.in[0] (.names)                                             1.014    33.940
n5840.out[0] (.names)                                            0.261    34.201
n5842.in[1] (.names)                                             1.014    35.215
n5842.out[0] (.names)                                            0.261    35.476
n5835.in[1] (.names)                                             1.014    36.490
n5835.out[0] (.names)                                            0.261    36.751
n5249.in[0] (.names)                                             1.014    37.765
n5249.out[0] (.names)                                            0.261    38.026
n5836.in[0] (.names)                                             1.014    39.039
n5836.out[0] (.names)                                            0.261    39.300
n5796.in[1] (.names)                                             1.014    40.314
n5796.out[0] (.names)                                            0.261    40.575
n5797.in[0] (.names)                                             1.014    41.589
n5797.out[0] (.names)                                            0.261    41.850
n5723.in[0] (.names)                                             1.014    42.864
n5723.out[0] (.names)                                            0.261    43.125
n5798.in[0] (.names)                                             1.014    44.139
n5798.out[0] (.names)                                            0.261    44.400
n5803.in[0] (.names)                                             1.014    45.413
n5803.out[0] (.names)                                            0.261    45.674
n5800.in[0] (.names)                                             1.014    46.688
n5800.out[0] (.names)                                            0.261    46.949
n5808.in[0] (.names)                                             1.014    47.963
n5808.out[0] (.names)                                            0.261    48.224
n5809.in[0] (.names)                                             1.014    49.238
n5809.out[0] (.names)                                            0.261    49.499
n3506.in[3] (.names)                                             1.014    50.513
n3506.out[0] (.names)                                            0.261    50.774
n3578.in[0] (.names)                                             1.014    51.787
n3578.out[0] (.names)                                            0.261    52.048
n3579.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3579.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 32
Startpoint: n10819.Q[0] (.latch clocked by pclk)
Endpoint  : n5832.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10819.clk[0] (.latch)                                           1.014     1.014
n10819.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n10867.in[0] (.names)                                            1.014     2.070
n10867.out[0] (.names)                                           0.261     2.331
n11630.in[0] (.names)                                            1.014     3.344
n11630.out[0] (.names)                                           0.261     3.605
n11604.in[0] (.names)                                            1.014     4.619
n11604.out[0] (.names)                                           0.261     4.880
n11631.in[0] (.names)                                            1.014     5.894
n11631.out[0] (.names)                                           0.261     6.155
n10888.in[0] (.names)                                            1.014     7.169
n10888.out[0] (.names)                                           0.261     7.430
n10890.in[0] (.names)                                            1.014     8.444
n10890.out[0] (.names)                                           0.261     8.705
n10886.in[0] (.names)                                            1.014     9.719
n10886.out[0] (.names)                                           0.261     9.980
n10887.in[0] (.names)                                            1.014    10.993
n10887.out[0] (.names)                                           0.261    11.254
n10898.in[0] (.names)                                            1.014    12.268
n10898.out[0] (.names)                                           0.261    12.529
n10899.in[0] (.names)                                            1.014    13.543
n10899.out[0] (.names)                                           0.261    13.804
n10925.in[1] (.names)                                            1.014    14.818
n10925.out[0] (.names)                                           0.261    15.079
n10870.in[0] (.names)                                            1.014    16.093
n10870.out[0] (.names)                                           0.261    16.354
n5754.in[1] (.names)                                             1.014    17.367
n5754.out[0] (.names)                                            0.261    17.628
n3430.in[1] (.names)                                             1.014    18.642
n3430.out[0] (.names)                                            0.261    18.903
n5756.in[1] (.names)                                             1.014    19.917
n5756.out[0] (.names)                                            0.261    20.178
n5758.in[0] (.names)                                             1.014    21.192
n5758.out[0] (.names)                                            0.261    21.453
n2860.in[1] (.names)                                             1.014    22.467
n2860.out[0] (.names)                                            0.261    22.728
n5760.in[0] (.names)                                             1.014    23.742
n5760.out[0] (.names)                                            0.261    24.003
n5851.in[1] (.names)                                             1.014    25.016
n5851.out[0] (.names)                                            0.261    25.277
n5852.in[0] (.names)                                             1.014    26.291
n5852.out[0] (.names)                                            0.261    26.552
n5854.in[0] (.names)                                             1.014    27.566
n5854.out[0] (.names)                                            0.261    27.827
n5855.in[1] (.names)                                             1.014    28.841
n5855.out[0] (.names)                                            0.261    29.102
n5783.in[0] (.names)                                             1.014    30.116
n5783.out[0] (.names)                                            0.261    30.377
n5838.in[0] (.names)                                             1.014    31.390
n5838.out[0] (.names)                                            0.261    31.651
n5262.in[1] (.names)                                             1.014    32.665
n5262.out[0] (.names)                                            0.261    32.926
n5840.in[0] (.names)                                             1.014    33.940
n5840.out[0] (.names)                                            0.261    34.201
n5842.in[1] (.names)                                             1.014    35.215
n5842.out[0] (.names)                                            0.261    35.476
n5835.in[1] (.names)                                             1.014    36.490
n5835.out[0] (.names)                                            0.261    36.751
n5249.in[0] (.names)                                             1.014    37.765
n5249.out[0] (.names)                                            0.261    38.026
n5836.in[0] (.names)                                             1.014    39.039
n5836.out[0] (.names)                                            0.261    39.300
n5796.in[1] (.names)                                             1.014    40.314
n5796.out[0] (.names)                                            0.261    40.575
n5797.in[0] (.names)                                             1.014    41.589
n5797.out[0] (.names)                                            0.261    41.850
n5723.in[0] (.names)                                             1.014    42.864
n5723.out[0] (.names)                                            0.261    43.125
n5798.in[0] (.names)                                             1.014    44.139
n5798.out[0] (.names)                                            0.261    44.400
n5803.in[0] (.names)                                             1.014    45.413
n5803.out[0] (.names)                                            0.261    45.674
n5800.in[0] (.names)                                             1.014    46.688
n5800.out[0] (.names)                                            0.261    46.949
n5808.in[0] (.names)                                             1.014    47.963
n5808.out[0] (.names)                                            0.261    48.224
n5809.in[0] (.names)                                             1.014    49.238
n5809.out[0] (.names)                                            0.261    49.499
n3506.in[3] (.names)                                             1.014    50.513
n3506.out[0] (.names)                                            0.261    50.774
n3578.in[0] (.names)                                             1.014    51.787
n3578.out[0] (.names)                                            0.261    52.048
n5832.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5832.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 33
Startpoint: n10797.Q[0] (.latch clocked by pclk)
Endpoint  : n2834.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10797.clk[0] (.latch)                                           1.014     1.014
n10797.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n11682.in[0] (.names)                                            1.014     2.070
n11682.out[0] (.names)                                           0.261     2.331
n11685.in[0] (.names)                                            1.014     3.344
n11685.out[0] (.names)                                           0.261     3.605
n2596.in[0] (.names)                                             1.014     4.619
n2596.out[0] (.names)                                            0.261     4.880
n11686.in[0] (.names)                                            1.014     5.894
n11686.out[0] (.names)                                           0.261     6.155
n11687.in[2] (.names)                                            1.014     7.169
n11687.out[0] (.names)                                           0.261     7.430
n11683.in[0] (.names)                                            1.014     8.444
n11683.out[0] (.names)                                           0.261     8.705
n11666.in[0] (.names)                                            1.014     9.719
n11666.out[0] (.names)                                           0.261     9.980
n11648.in[1] (.names)                                            1.014    10.993
n11648.out[0] (.names)                                           0.261    11.254
n11668.in[0] (.names)                                            1.014    12.268
n11668.out[0] (.names)                                           0.261    12.529
n11692.in[3] (.names)                                            1.014    13.543
n11692.out[0] (.names)                                           0.261    13.804
n11693.in[1] (.names)                                            1.014    14.818
n11693.out[0] (.names)                                           0.261    15.079
n2442.in[0] (.names)                                             1.014    16.093
n2442.out[0] (.names)                                            0.261    16.354
n11594.in[2] (.names)                                            1.014    17.367
n11594.out[0] (.names)                                           0.261    17.628
n11582.in[1] (.names)                                            1.014    18.642
n11582.out[0] (.names)                                           0.261    18.903
n8240.in[0] (.names)                                             1.014    19.917
n8240.out[0] (.names)                                            0.261    20.178
n11558.in[0] (.names)                                            1.014    21.192
n11558.out[0] (.names)                                           0.261    21.453
n11595.in[0] (.names)                                            1.014    22.467
n11595.out[0] (.names)                                           0.261    22.728
n11596.in[1] (.names)                                            1.014    23.742
n11596.out[0] (.names)                                           0.261    24.003
n11616.in[0] (.names)                                            1.014    25.016
n11616.out[0] (.names)                                           0.261    25.277
n11617.in[0] (.names)                                            1.014    26.291
n11617.out[0] (.names)                                           0.261    26.552
n11417.in[0] (.names)                                            1.014    27.566
n11417.out[0] (.names)                                           0.261    27.827
n11627.in[1] (.names)                                            1.014    28.841
n11627.out[0] (.names)                                           0.261    29.102
n11628.in[1] (.names)                                            1.014    30.116
n11628.out[0] (.names)                                           0.261    30.377
n11633.in[1] (.names)                                            1.014    31.390
n11633.out[0] (.names)                                           0.261    31.651
n2608.in[0] (.names)                                             1.014    32.665
n2608.out[0] (.names)                                            0.261    32.926
n11634.in[0] (.names)                                            1.014    33.940
n11634.out[0] (.names)                                           0.261    34.201
n11635.in[0] (.names)                                            1.014    35.215
n11635.out[0] (.names)                                           0.261    35.476
n11145.in[1] (.names)                                            1.014    36.490
n11145.out[0] (.names)                                           0.261    36.751
n11600.in[0] (.names)                                            1.014    37.765
n11600.out[0] (.names)                                           0.261    38.026
n9902.in[1] (.names)                                             1.014    39.039
n9902.out[0] (.names)                                            0.261    39.300
n11374.in[2] (.names)                                            1.014    40.314
n11374.out[0] (.names)                                           0.261    40.575
n11378.in[1] (.names)                                            1.014    41.589
n11378.out[0] (.names)                                           0.261    41.850
n8853.in[1] (.names)                                             1.014    42.864
n8853.out[0] (.names)                                            0.261    43.125
n11381.in[0] (.names)                                            1.014    44.139
n11381.out[0] (.names)                                           0.261    44.400
n11382.in[0] (.names)                                            1.014    45.413
n11382.out[0] (.names)                                           0.261    45.674
n11154.in[0] (.names)                                            1.014    46.688
n11154.out[0] (.names)                                           0.261    46.949
n11129.in[0] (.names)                                            1.014    47.963
n11129.out[0] (.names)                                           0.261    48.224
n11130.in[2] (.names)                                            1.014    49.238
n11130.out[0] (.names)                                           0.261    49.499
n11107.in[3] (.names)                                            1.014    50.513
n11107.out[0] (.names)                                           0.261    50.774
n3311.in[1] (.names)                                             1.014    51.787
n3311.out[0] (.names)                                            0.261    52.048
n2834.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2834.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 34
Startpoint: n2644.Q[0] (.latch clocked by pclk)
Endpoint  : n3497.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2644.clk[0] (.latch)                                            1.014     1.014
n2644.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n11658.in[0] (.names)                                            1.014     2.070
n11658.out[0] (.names)                                           0.261     2.331
n11659.in[0] (.names)                                            1.014     3.344
n11659.out[0] (.names)                                           0.261     3.605
n11660.in[0] (.names)                                            1.014     4.619
n11660.out[0] (.names)                                           0.261     4.880
n11661.in[0] (.names)                                            1.014     5.894
n11661.out[0] (.names)                                           0.261     6.155
n11689.in[0] (.names)                                            1.014     7.169
n11689.out[0] (.names)                                           0.261     7.430
n11467.in[1] (.names)                                            1.014     8.444
n11467.out[0] (.names)                                           0.261     8.705
n11037.in[0] (.names)                                            1.014     9.719
n11037.out[0] (.names)                                           0.261     9.980
n11039.in[1] (.names)                                            1.014    10.993
n11039.out[0] (.names)                                           0.261    11.254
n11058.in[0] (.names)                                            1.014    12.268
n11058.out[0] (.names)                                           0.261    12.529
n2785.in[0] (.names)                                             1.014    13.543
n2785.out[0] (.names)                                            0.261    13.804
n11519.in[2] (.names)                                            1.014    14.818
n11519.out[0] (.names)                                           0.261    15.079
n11521.in[0] (.names)                                            1.014    16.093
n11521.out[0] (.names)                                           0.261    16.354
n11522.in[2] (.names)                                            1.014    17.367
n11522.out[0] (.names)                                           0.261    17.628
n11524.in[2] (.names)                                            1.014    18.642
n11524.out[0] (.names)                                           0.261    18.903
n11525.in[0] (.names)                                            1.014    19.917
n11525.out[0] (.names)                                           0.261    20.178
n11433.in[1] (.names)                                            1.014    21.192
n11433.out[0] (.names)                                           0.261    21.453
n11468.in[0] (.names)                                            1.014    22.467
n11468.out[0] (.names)                                           0.261    22.728
n11465.in[0] (.names)                                            1.014    23.742
n11465.out[0] (.names)                                           0.261    24.003
n11466.in[0] (.names)                                            1.014    25.016
n11466.out[0] (.names)                                           0.261    25.277
n11470.in[1] (.names)                                            1.014    26.291
n11470.out[0] (.names)                                           0.261    26.552
n11472.in[2] (.names)                                            1.014    27.566
n11472.out[0] (.names)                                           0.261    27.827
n10429.in[1] (.names)                                            1.014    28.841
n10429.out[0] (.names)                                           0.261    29.102
n11441.in[0] (.names)                                            1.014    30.116
n11441.out[0] (.names)                                           0.261    30.377
n11473.in[0] (.names)                                            1.014    31.390
n11473.out[0] (.names)                                           0.261    31.651
n11490.in[1] (.names)                                            1.014    32.665
n11490.out[0] (.names)                                           0.261    32.926
n11498.in[0] (.names)                                            1.014    33.940
n11498.out[0] (.names)                                           0.261    34.201
n11500.in[2] (.names)                                            1.014    35.215
n11500.out[0] (.names)                                           0.261    35.476
n11485.in[0] (.names)                                            1.014    36.490
n11485.out[0] (.names)                                           0.261    36.751
n11486.in[1] (.names)                                            1.014    37.765
n11486.out[0] (.names)                                           0.261    38.026
n11439.in[1] (.names)                                            1.014    39.039
n11439.out[0] (.names)                                           0.261    39.300
n11548.in[1] (.names)                                            1.014    40.314
n11548.out[0] (.names)                                           0.261    40.575
n11550.in[1] (.names)                                            1.014    41.589
n11550.out[0] (.names)                                           0.261    41.850
n10815.in[0] (.names)                                            1.014    42.864
n10815.out[0] (.names)                                           0.261    43.125
n11053.in[0] (.names)                                            1.014    44.139
n11053.out[0] (.names)                                           0.261    44.400
n11054.in[0] (.names)                                            1.014    45.413
n11054.out[0] (.names)                                           0.261    45.674
n11070.in[0] (.names)                                            1.014    46.688
n11070.out[0] (.names)                                           0.261    46.949
n4337.in[0] (.names)                                             1.014    47.963
n4337.out[0] (.names)                                            0.261    48.224
n3511.in[1] (.names)                                             1.014    49.238
n3511.out[0] (.names)                                            0.261    49.499
n3639.in[1] (.names)                                             1.014    50.513
n3639.out[0] (.names)                                            0.261    50.774
n3496.in[0] (.names)                                             1.014    51.787
n3496.out[0] (.names)                                            0.261    52.048
n3497.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3497.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 35
Startpoint: n2644.Q[0] (.latch clocked by pclk)
Endpoint  : n11160.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2644.clk[0] (.latch)                                            1.014     1.014
n2644.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n11658.in[0] (.names)                                            1.014     2.070
n11658.out[0] (.names)                                           0.261     2.331
n11659.in[0] (.names)                                            1.014     3.344
n11659.out[0] (.names)                                           0.261     3.605
n11660.in[0] (.names)                                            1.014     4.619
n11660.out[0] (.names)                                           0.261     4.880
n11661.in[0] (.names)                                            1.014     5.894
n11661.out[0] (.names)                                           0.261     6.155
n11689.in[0] (.names)                                            1.014     7.169
n11689.out[0] (.names)                                           0.261     7.430
n11467.in[1] (.names)                                            1.014     8.444
n11467.out[0] (.names)                                           0.261     8.705
n11037.in[0] (.names)                                            1.014     9.719
n11037.out[0] (.names)                                           0.261     9.980
n11039.in[1] (.names)                                            1.014    10.993
n11039.out[0] (.names)                                           0.261    11.254
n11058.in[0] (.names)                                            1.014    12.268
n11058.out[0] (.names)                                           0.261    12.529
n2785.in[0] (.names)                                             1.014    13.543
n2785.out[0] (.names)                                            0.261    13.804
n11519.in[2] (.names)                                            1.014    14.818
n11519.out[0] (.names)                                           0.261    15.079
n11521.in[0] (.names)                                            1.014    16.093
n11521.out[0] (.names)                                           0.261    16.354
n11522.in[2] (.names)                                            1.014    17.367
n11522.out[0] (.names)                                           0.261    17.628
n11524.in[2] (.names)                                            1.014    18.642
n11524.out[0] (.names)                                           0.261    18.903
n11525.in[0] (.names)                                            1.014    19.917
n11525.out[0] (.names)                                           0.261    20.178
n11433.in[1] (.names)                                            1.014    21.192
n11433.out[0] (.names)                                           0.261    21.453
n11468.in[0] (.names)                                            1.014    22.467
n11468.out[0] (.names)                                           0.261    22.728
n11465.in[0] (.names)                                            1.014    23.742
n11465.out[0] (.names)                                           0.261    24.003
n11466.in[0] (.names)                                            1.014    25.016
n11466.out[0] (.names)                                           0.261    25.277
n11470.in[1] (.names)                                            1.014    26.291
n11470.out[0] (.names)                                           0.261    26.552
n11472.in[2] (.names)                                            1.014    27.566
n11472.out[0] (.names)                                           0.261    27.827
n10429.in[1] (.names)                                            1.014    28.841
n10429.out[0] (.names)                                           0.261    29.102
n11441.in[0] (.names)                                            1.014    30.116
n11441.out[0] (.names)                                           0.261    30.377
n11473.in[0] (.names)                                            1.014    31.390
n11473.out[0] (.names)                                           0.261    31.651
n11490.in[1] (.names)                                            1.014    32.665
n11490.out[0] (.names)                                           0.261    32.926
n11498.in[0] (.names)                                            1.014    33.940
n11498.out[0] (.names)                                           0.261    34.201
n11500.in[2] (.names)                                            1.014    35.215
n11500.out[0] (.names)                                           0.261    35.476
n11485.in[0] (.names)                                            1.014    36.490
n11485.out[0] (.names)                                           0.261    36.751
n11486.in[1] (.names)                                            1.014    37.765
n11486.out[0] (.names)                                           0.261    38.026
n11439.in[1] (.names)                                            1.014    39.039
n11439.out[0] (.names)                                           0.261    39.300
n11548.in[1] (.names)                                            1.014    40.314
n11548.out[0] (.names)                                           0.261    40.575
n11550.in[1] (.names)                                            1.014    41.589
n11550.out[0] (.names)                                           0.261    41.850
n10815.in[0] (.names)                                            1.014    42.864
n10815.out[0] (.names)                                           0.261    43.125
n11053.in[0] (.names)                                            1.014    44.139
n11053.out[0] (.names)                                           0.261    44.400
n11147.in[1] (.names)                                            1.014    45.413
n11147.out[0] (.names)                                           0.261    45.674
n11150.in[1] (.names)                                            1.014    46.688
n11150.out[0] (.names)                                           0.261    46.949
n11152.in[0] (.names)                                            1.014    47.963
n11152.out[0] (.names)                                           0.261    48.224
n11153.in[0] (.names)                                            1.014    49.238
n11153.out[0] (.names)                                           0.261    49.499
n11005.in[1] (.names)                                            1.014    50.513
n11005.out[0] (.names)                                           0.261    50.774
n11159.in[0] (.names)                                            1.014    51.787
n11159.out[0] (.names)                                           0.261    52.048
n11160.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11160.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 36
Startpoint: n4293.Q[0] (.latch clocked by pclk)
Endpoint  : n3383.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4293.clk[0] (.latch)                                            1.014     1.014
n4293.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3815.in[0] (.names)                                             1.014     2.070
n3815.out[0] (.names)                                            0.261     2.331
n3816.in[0] (.names)                                             1.014     3.344
n3816.out[0] (.names)                                            0.261     3.605
n2551.in[0] (.names)                                             1.014     4.619
n2551.out[0] (.names)                                            0.261     4.880
n3817.in[0] (.names)                                             1.014     5.894
n3817.out[0] (.names)                                            0.261     6.155
n3819.in[2] (.names)                                             1.014     7.169
n3819.out[0] (.names)                                            0.261     7.430
n3820.in[0] (.names)                                             1.014     8.444
n3820.out[0] (.names)                                            0.261     8.705
n3831.in[2] (.names)                                             1.014     9.719
n3831.out[0] (.names)                                            0.261     9.980
n3832.in[0] (.names)                                             1.014    10.993
n3832.out[0] (.names)                                            0.261    11.254
n3843.in[1] (.names)                                             1.014    12.268
n3843.out[0] (.names)                                            0.261    12.529
n3845.in[1] (.names)                                             1.014    13.543
n3845.out[0] (.names)                                            0.261    13.804
n3846.in[0] (.names)                                             1.014    14.818
n3846.out[0] (.names)                                            0.261    15.079
n3848.in[1] (.names)                                             1.014    16.093
n3848.out[0] (.names)                                            0.261    16.354
n3855.in[1] (.names)                                             1.014    17.367
n3855.out[0] (.names)                                            0.261    17.628
n3858.in[0] (.names)                                             1.014    18.642
n3858.out[0] (.names)                                            0.261    18.903
n3849.in[0] (.names)                                             1.014    19.917
n3849.out[0] (.names)                                            0.261    20.178
n3792.in[0] (.names)                                             1.014    21.192
n3792.out[0] (.names)                                            0.261    21.453
n3793.in[1] (.names)                                             1.014    22.467
n3793.out[0] (.names)                                            0.261    22.728
n4190.in[1] (.names)                                             1.014    23.742
n4190.out[0] (.names)                                            0.261    24.003
n4094.in[0] (.names)                                             1.014    25.016
n4094.out[0] (.names)                                            0.261    25.277
n4196.in[2] (.names)                                             1.014    26.291
n4196.out[0] (.names)                                            0.261    26.552
n2387.in[1] (.names)                                             1.014    27.566
n2387.out[0] (.names)                                            0.261    27.827
n4249.in[3] (.names)                                             1.014    28.841
n4249.out[0] (.names)                                            0.261    29.102
n4245.in[0] (.names)                                             1.014    30.116
n4245.out[0] (.names)                                            0.261    30.377
n4246.in[0] (.names)                                             1.014    31.390
n4246.out[0] (.names)                                            0.261    31.651
n2397.in[1] (.names)                                             1.014    32.665
n2397.out[0] (.names)                                            0.261    32.926
n4254.in[0] (.names)                                             1.014    33.940
n4254.out[0] (.names)                                            0.261    34.201
n2792.in[1] (.names)                                             1.014    35.215
n2792.out[0] (.names)                                            0.261    35.476
n4272.in[0] (.names)                                             1.014    36.490
n4272.out[0] (.names)                                            0.261    36.751
n4278.in[1] (.names)                                             1.014    37.765
n4278.out[0] (.names)                                            0.261    38.026
n4279.in[1] (.names)                                             1.014    39.039
n4279.out[0] (.names)                                            0.261    39.300
n8690.in[0] (.names)                                             1.014    40.314
n8690.out[0] (.names)                                            0.261    40.575
n8692.in[0] (.names)                                             1.014    41.589
n8692.out[0] (.names)                                            0.261    41.850
n8700.in[2] (.names)                                             1.014    42.864
n8700.out[0] (.names)                                            0.261    43.125
n8719.in[1] (.names)                                             1.014    44.139
n8719.out[0] (.names)                                            0.261    44.400
n8722.in[1] (.names)                                             1.014    45.413
n8722.out[0] (.names)                                            0.261    45.674
n8725.in[0] (.names)                                             1.014    46.688
n8725.out[0] (.names)                                            0.261    46.949
n2475.in[0] (.names)                                             1.014    47.963
n2475.out[0] (.names)                                            0.261    48.224
n5895.in[0] (.names)                                             1.014    49.238
n5895.out[0] (.names)                                            0.261    49.499
n6167.in[0] (.names)                                             1.014    50.513
n6167.out[0] (.names)                                            0.261    50.774
n3382.in[0] (.names)                                             1.014    51.787
n3382.out[0] (.names)                                            0.261    52.048
n3383.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3383.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 37
Startpoint: n4293.Q[0] (.latch clocked by pclk)
Endpoint  : n2474.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4293.clk[0] (.latch)                                            1.014     1.014
n4293.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3815.in[0] (.names)                                             1.014     2.070
n3815.out[0] (.names)                                            0.261     2.331
n3816.in[0] (.names)                                             1.014     3.344
n3816.out[0] (.names)                                            0.261     3.605
n2551.in[0] (.names)                                             1.014     4.619
n2551.out[0] (.names)                                            0.261     4.880
n3817.in[0] (.names)                                             1.014     5.894
n3817.out[0] (.names)                                            0.261     6.155
n3819.in[2] (.names)                                             1.014     7.169
n3819.out[0] (.names)                                            0.261     7.430
n3820.in[0] (.names)                                             1.014     8.444
n3820.out[0] (.names)                                            0.261     8.705
n3831.in[2] (.names)                                             1.014     9.719
n3831.out[0] (.names)                                            0.261     9.980
n3832.in[0] (.names)                                             1.014    10.993
n3832.out[0] (.names)                                            0.261    11.254
n3833.in[0] (.names)                                             1.014    12.268
n3833.out[0] (.names)                                            0.261    12.529
n4929.in[0] (.names)                                             1.014    13.543
n4929.out[0] (.names)                                            0.261    13.804
n4930.in[0] (.names)                                             1.014    14.818
n4930.out[0] (.names)                                            0.261    15.079
n4933.in[1] (.names)                                             1.014    16.093
n4933.out[0] (.names)                                            0.261    16.354
n4858.in[0] (.names)                                             1.014    17.367
n4858.out[0] (.names)                                            0.261    17.628
n4610.in[0] (.names)                                             1.014    18.642
n4610.out[0] (.names)                                            0.261    18.903
n4611.in[3] (.names)                                             1.014    19.917
n4611.out[0] (.names)                                            0.261    20.178
n4613.in[0] (.names)                                             1.014    21.192
n4613.out[0] (.names)                                            0.261    21.453
n3621.in[0] (.names)                                             1.014    22.467
n3621.out[0] (.names)                                            0.261    22.728
n4869.in[3] (.names)                                             1.014    23.742
n4869.out[0] (.names)                                            0.261    24.003
n4870.in[0] (.names)                                             1.014    25.016
n4870.out[0] (.names)                                            0.261    25.277
n4872.in[0] (.names)                                             1.014    26.291
n4872.out[0] (.names)                                            0.261    26.552
n4097.in[0] (.names)                                             1.014    27.566
n4097.out[0] (.names)                                            0.261    27.827
n4100.in[1] (.names)                                             1.014    28.841
n4100.out[0] (.names)                                            0.261    29.102
n4121.in[1] (.names)                                             1.014    30.116
n4121.out[0] (.names)                                            0.261    30.377
n3524.in[0] (.names)                                             1.014    31.390
n3524.out[0] (.names)                                            0.261    31.651
n4525.in[0] (.names)                                             1.014    32.665
n4525.out[0] (.names)                                            0.261    32.926
n4270.in[0] (.names)                                             1.014    33.940
n4270.out[0] (.names)                                            0.261    34.201
n4526.in[0] (.names)                                             1.014    35.215
n4526.out[0] (.names)                                            0.261    35.476
n4529.in[1] (.names)                                             1.014    36.490
n4529.out[0] (.names)                                            0.261    36.751
n4530.in[0] (.names)                                             1.014    37.765
n4530.out[0] (.names)                                            0.261    38.026
n4532.in[3] (.names)                                             1.014    39.039
n4532.out[0] (.names)                                            0.261    39.300
n3724.in[2] (.names)                                             1.014    40.314
n3724.out[0] (.names)                                            0.261    40.575
n4534.in[2] (.names)                                             1.014    41.589
n4534.out[0] (.names)                                            0.261    41.850
n4535.in[0] (.names)                                             1.014    42.864
n4535.out[0] (.names)                                            0.261    43.125
n4536.in[0] (.names)                                             1.014    44.139
n4536.out[0] (.names)                                            0.261    44.400
n3112.in[3] (.names)                                             1.014    45.413
n3112.out[0] (.names)                                            0.261    45.674
n4410.in[1] (.names)                                             1.014    46.688
n4410.out[0] (.names)                                            0.261    46.949
n3187.in[0] (.names)                                             1.014    47.963
n3187.out[0] (.names)                                            0.261    48.224
n4496.in[1] (.names)                                             1.014    49.238
n4496.out[0] (.names)                                            0.261    49.499
n4255.in[0] (.names)                                             1.014    50.513
n4255.out[0] (.names)                                            0.261    50.774
n3317.in[1] (.names)                                             1.014    51.787
n3317.out[0] (.names)                                            0.261    52.048
n2474.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2474.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 38
Startpoint: n5930.Q[0] (.latch clocked by pclk)
Endpoint  : n2804.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5930.clk[0] (.latch)                                            1.014     1.014
n5930.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7114.in[0] (.names)                                             1.014     2.070
n7114.out[0] (.names)                                            0.261     2.331
n7115.in[0] (.names)                                             1.014     3.344
n7115.out[0] (.names)                                            0.261     3.605
n7125.in[2] (.names)                                             1.014     4.619
n7125.out[0] (.names)                                            0.261     4.880
n7126.in[1] (.names)                                             1.014     5.894
n7126.out[0] (.names)                                            0.261     6.155
n7127.in[2] (.names)                                             1.014     7.169
n7127.out[0] (.names)                                            0.261     7.430
n7037.in[0] (.names)                                             1.014     8.444
n7037.out[0] (.names)                                            0.261     8.705
n7117.in[0] (.names)                                             1.014     9.719
n7117.out[0] (.names)                                            0.261     9.980
n7118.in[2] (.names)                                             1.014    10.993
n7118.out[0] (.names)                                            0.261    11.254
n7120.in[0] (.names)                                             1.014    12.268
n7120.out[0] (.names)                                            0.261    12.529
n2794.in[0] (.names)                                             1.014    13.543
n2794.out[0] (.names)                                            0.261    13.804
n4321.in[2] (.names)                                             1.014    14.818
n4321.out[0] (.names)                                            0.261    15.079
n6223.in[0] (.names)                                             1.014    16.093
n6223.out[0] (.names)                                            0.261    16.354
n6224.in[0] (.names)                                             1.014    17.367
n6224.out[0] (.names)                                            0.261    17.628
n6227.in[0] (.names)                                             1.014    18.642
n6227.out[0] (.names)                                            0.261    18.903
n6203.in[2] (.names)                                             1.014    19.917
n6203.out[0] (.names)                                            0.261    20.178
n6205.in[0] (.names)                                             1.014    21.192
n6205.out[0] (.names)                                            0.261    21.453
n3472.in[0] (.names)                                             1.014    22.467
n3472.out[0] (.names)                                            0.261    22.728
n7270.in[2] (.names)                                             1.014    23.742
n7270.out[0] (.names)                                            0.261    24.003
n7194.in[0] (.names)                                             1.014    25.016
n7194.out[0] (.names)                                            0.261    25.277
n7172.in[1] (.names)                                             1.014    26.291
n7172.out[0] (.names)                                            0.261    26.552
n7173.in[0] (.names)                                             1.014    27.566
n7173.out[0] (.names)                                            0.261    27.827
n7190.in[0] (.names)                                             1.014    28.841
n7190.out[0] (.names)                                            0.261    29.102
n4618.in[0] (.names)                                             1.014    30.116
n4618.out[0] (.names)                                            0.261    30.377
n6036.in[1] (.names)                                             1.014    31.390
n6036.out[0] (.names)                                            0.261    31.651
n6007.in[0] (.names)                                             1.014    32.665
n6007.out[0] (.names)                                            0.261    32.926
n7161.in[0] (.names)                                             1.014    33.940
n7161.out[0] (.names)                                            0.261    34.201
n6020.in[0] (.names)                                             1.014    35.215
n6020.out[0] (.names)                                            0.261    35.476
n7164.in[1] (.names)                                             1.014    36.490
n7164.out[0] (.names)                                            0.261    36.751
n6004.in[0] (.names)                                             1.014    37.765
n6004.out[0] (.names)                                            0.261    38.026
n7166.in[0] (.names)                                             1.014    39.039
n7166.out[0] (.names)                                            0.261    39.300
n7212.in[1] (.names)                                             1.014    40.314
n7212.out[0] (.names)                                            0.261    40.575
n7177.in[1] (.names)                                             1.014    41.589
n7177.out[0] (.names)                                            0.261    41.850
n7214.in[0] (.names)                                             1.014    42.864
n7214.out[0] (.names)                                            0.261    43.125
n7219.in[2] (.names)                                             1.014    44.139
n7219.out[0] (.names)                                            0.261    44.400
n3168.in[1] (.names)                                             1.014    45.413
n3168.out[0] (.names)                                            0.261    45.674
n7220.in[0] (.names)                                             1.014    46.688
n7220.out[0] (.names)                                            0.261    46.949
n8209.in[2] (.names)                                             1.014    47.963
n8209.out[0] (.names)                                            0.261    48.224
n2985.in[1] (.names)                                             1.014    49.238
n2985.out[0] (.names)                                            0.261    49.499
n8150.in[0] (.names)                                             1.014    50.513
n8150.out[0] (.names)                                            0.261    50.774
n3377.in[0] (.names)                                             1.014    51.787
n3377.out[0] (.names)                                            0.261    52.048
n2804.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2804.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 39
Startpoint: n5930.Q[0] (.latch clocked by pclk)
Endpoint  : n8211.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5930.clk[0] (.latch)                                            1.014     1.014
n5930.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7114.in[0] (.names)                                             1.014     2.070
n7114.out[0] (.names)                                            0.261     2.331
n7115.in[0] (.names)                                             1.014     3.344
n7115.out[0] (.names)                                            0.261     3.605
n7125.in[2] (.names)                                             1.014     4.619
n7125.out[0] (.names)                                            0.261     4.880
n7126.in[1] (.names)                                             1.014     5.894
n7126.out[0] (.names)                                            0.261     6.155
n7127.in[2] (.names)                                             1.014     7.169
n7127.out[0] (.names)                                            0.261     7.430
n7037.in[0] (.names)                                             1.014     8.444
n7037.out[0] (.names)                                            0.261     8.705
n7117.in[0] (.names)                                             1.014     9.719
n7117.out[0] (.names)                                            0.261     9.980
n7118.in[2] (.names)                                             1.014    10.993
n7118.out[0] (.names)                                            0.261    11.254
n7120.in[0] (.names)                                             1.014    12.268
n7120.out[0] (.names)                                            0.261    12.529
n2794.in[0] (.names)                                             1.014    13.543
n2794.out[0] (.names)                                            0.261    13.804
n4321.in[2] (.names)                                             1.014    14.818
n4321.out[0] (.names)                                            0.261    15.079
n6223.in[0] (.names)                                             1.014    16.093
n6223.out[0] (.names)                                            0.261    16.354
n6224.in[0] (.names)                                             1.014    17.367
n6224.out[0] (.names)                                            0.261    17.628
n6227.in[0] (.names)                                             1.014    18.642
n6227.out[0] (.names)                                            0.261    18.903
n6203.in[2] (.names)                                             1.014    19.917
n6203.out[0] (.names)                                            0.261    20.178
n6205.in[0] (.names)                                             1.014    21.192
n6205.out[0] (.names)                                            0.261    21.453
n3472.in[0] (.names)                                             1.014    22.467
n3472.out[0] (.names)                                            0.261    22.728
n7270.in[2] (.names)                                             1.014    23.742
n7270.out[0] (.names)                                            0.261    24.003
n7194.in[0] (.names)                                             1.014    25.016
n7194.out[0] (.names)                                            0.261    25.277
n7172.in[1] (.names)                                             1.014    26.291
n7172.out[0] (.names)                                            0.261    26.552
n7173.in[0] (.names)                                             1.014    27.566
n7173.out[0] (.names)                                            0.261    27.827
n7190.in[0] (.names)                                             1.014    28.841
n7190.out[0] (.names)                                            0.261    29.102
n4618.in[0] (.names)                                             1.014    30.116
n4618.out[0] (.names)                                            0.261    30.377
n6036.in[1] (.names)                                             1.014    31.390
n6036.out[0] (.names)                                            0.261    31.651
n6007.in[0] (.names)                                             1.014    32.665
n6007.out[0] (.names)                                            0.261    32.926
n7161.in[0] (.names)                                             1.014    33.940
n7161.out[0] (.names)                                            0.261    34.201
n6020.in[0] (.names)                                             1.014    35.215
n6020.out[0] (.names)                                            0.261    35.476
n7164.in[1] (.names)                                             1.014    36.490
n7164.out[0] (.names)                                            0.261    36.751
n6004.in[0] (.names)                                             1.014    37.765
n6004.out[0] (.names)                                            0.261    38.026
n7166.in[0] (.names)                                             1.014    39.039
n7166.out[0] (.names)                                            0.261    39.300
n7212.in[1] (.names)                                             1.014    40.314
n7212.out[0] (.names)                                            0.261    40.575
n7177.in[1] (.names)                                             1.014    41.589
n7177.out[0] (.names)                                            0.261    41.850
n7214.in[0] (.names)                                             1.014    42.864
n7214.out[0] (.names)                                            0.261    43.125
n7219.in[2] (.names)                                             1.014    44.139
n7219.out[0] (.names)                                            0.261    44.400
n3168.in[1] (.names)                                             1.014    45.413
n3168.out[0] (.names)                                            0.261    45.674
n7220.in[0] (.names)                                             1.014    46.688
n7220.out[0] (.names)                                            0.261    46.949
n8209.in[2] (.names)                                             1.014    47.963
n8209.out[0] (.names)                                            0.261    48.224
n2985.in[1] (.names)                                             1.014    49.238
n2985.out[0] (.names)                                            0.261    49.499
n8150.in[0] (.names)                                             1.014    50.513
n8150.out[0] (.names)                                            0.261    50.774
n3377.in[0] (.names)                                             1.014    51.787
n3377.out[0] (.names)                                            0.261    52.048
n8211.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8211.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 40
Startpoint: n5930.Q[0] (.latch clocked by pclk)
Endpoint  : n5134.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5930.clk[0] (.latch)                                            1.014     1.014
n5930.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7114.in[0] (.names)                                             1.014     2.070
n7114.out[0] (.names)                                            0.261     2.331
n7115.in[0] (.names)                                             1.014     3.344
n7115.out[0] (.names)                                            0.261     3.605
n7125.in[2] (.names)                                             1.014     4.619
n7125.out[0] (.names)                                            0.261     4.880
n7126.in[1] (.names)                                             1.014     5.894
n7126.out[0] (.names)                                            0.261     6.155
n7127.in[2] (.names)                                             1.014     7.169
n7127.out[0] (.names)                                            0.261     7.430
n7037.in[0] (.names)                                             1.014     8.444
n7037.out[0] (.names)                                            0.261     8.705
n7117.in[0] (.names)                                             1.014     9.719
n7117.out[0] (.names)                                            0.261     9.980
n7118.in[2] (.names)                                             1.014    10.993
n7118.out[0] (.names)                                            0.261    11.254
n7120.in[0] (.names)                                             1.014    12.268
n7120.out[0] (.names)                                            0.261    12.529
n2794.in[0] (.names)                                             1.014    13.543
n2794.out[0] (.names)                                            0.261    13.804
n4321.in[2] (.names)                                             1.014    14.818
n4321.out[0] (.names)                                            0.261    15.079
n6223.in[0] (.names)                                             1.014    16.093
n6223.out[0] (.names)                                            0.261    16.354
n6224.in[0] (.names)                                             1.014    17.367
n6224.out[0] (.names)                                            0.261    17.628
n6227.in[0] (.names)                                             1.014    18.642
n6227.out[0] (.names)                                            0.261    18.903
n6203.in[2] (.names)                                             1.014    19.917
n6203.out[0] (.names)                                            0.261    20.178
n6205.in[0] (.names)                                             1.014    21.192
n6205.out[0] (.names)                                            0.261    21.453
n3472.in[0] (.names)                                             1.014    22.467
n3472.out[0] (.names)                                            0.261    22.728
n7270.in[2] (.names)                                             1.014    23.742
n7270.out[0] (.names)                                            0.261    24.003
n7194.in[0] (.names)                                             1.014    25.016
n7194.out[0] (.names)                                            0.261    25.277
n7172.in[1] (.names)                                             1.014    26.291
n7172.out[0] (.names)                                            0.261    26.552
n7173.in[0] (.names)                                             1.014    27.566
n7173.out[0] (.names)                                            0.261    27.827
n7190.in[0] (.names)                                             1.014    28.841
n7190.out[0] (.names)                                            0.261    29.102
n4618.in[0] (.names)                                             1.014    30.116
n4618.out[0] (.names)                                            0.261    30.377
n6036.in[1] (.names)                                             1.014    31.390
n6036.out[0] (.names)                                            0.261    31.651
n6007.in[0] (.names)                                             1.014    32.665
n6007.out[0] (.names)                                            0.261    32.926
n7161.in[0] (.names)                                             1.014    33.940
n7161.out[0] (.names)                                            0.261    34.201
n6020.in[0] (.names)                                             1.014    35.215
n6020.out[0] (.names)                                            0.261    35.476
n7164.in[1] (.names)                                             1.014    36.490
n7164.out[0] (.names)                                            0.261    36.751
n6004.in[0] (.names)                                             1.014    37.765
n6004.out[0] (.names)                                            0.261    38.026
n7166.in[0] (.names)                                             1.014    39.039
n7166.out[0] (.names)                                            0.261    39.300
n7212.in[1] (.names)                                             1.014    40.314
n7212.out[0] (.names)                                            0.261    40.575
n7177.in[1] (.names)                                             1.014    41.589
n7177.out[0] (.names)                                            0.261    41.850
n7214.in[0] (.names)                                             1.014    42.864
n7214.out[0] (.names)                                            0.261    43.125
n7219.in[2] (.names)                                             1.014    44.139
n7219.out[0] (.names)                                            0.261    44.400
n6051.in[0] (.names)                                             1.014    45.413
n6051.out[0] (.names)                                            0.261    45.674
n3545.in[0] (.names)                                             1.014    46.688
n3545.out[0] (.names)                                            0.261    46.949
n6009.in[0] (.names)                                             1.014    47.963
n6009.out[0] (.names)                                            0.261    48.224
n7224.in[0] (.names)                                             1.014    49.238
n7224.out[0] (.names)                                            0.261    49.499
n3491.in[0] (.names)                                             1.014    50.513
n3491.out[0] (.names)                                            0.261    50.774
n5935.in[0] (.names)                                             1.014    51.787
n5935.out[0] (.names)                                            0.261    52.048
n5134.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5134.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 41
Startpoint: n4815.Q[0] (.latch clocked by pclk)
Endpoint  : n3217.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4815.clk[0] (.latch)                                            1.014     1.014
n4815.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2892.in[0] (.names)                                             1.014     2.070
n2892.out[0] (.names)                                            0.261     2.331
n10078.in[0] (.names)                                            1.014     3.344
n10078.out[0] (.names)                                           0.261     3.605
n2889.in[0] (.names)                                             1.014     4.619
n2889.out[0] (.names)                                            0.261     4.880
n7764.in[0] (.names)                                             1.014     5.894
n7764.out[0] (.names)                                            0.261     6.155
n7754.in[3] (.names)                                             1.014     7.169
n7754.out[0] (.names)                                            0.261     7.430
n7766.in[0] (.names)                                             1.014     8.444
n7766.out[0] (.names)                                            0.261     8.705
n6965.in[0] (.names)                                             1.014     9.719
n6965.out[0] (.names)                                            0.261     9.980
n6927.in[3] (.names)                                             1.014    10.993
n6927.out[0] (.names)                                            0.261    11.254
n6937.in[0] (.names)                                             1.014    12.268
n6937.out[0] (.names)                                            0.261    12.529
n6942.in[0] (.names)                                             1.014    13.543
n6942.out[0] (.names)                                            0.261    13.804
n6921.in[0] (.names)                                             1.014    14.818
n6921.out[0] (.names)                                            0.261    15.079
n6923.in[1] (.names)                                             1.014    16.093
n6923.out[0] (.names)                                            0.261    16.354
n6924.in[3] (.names)                                             1.014    17.367
n6924.out[0] (.names)                                            0.261    17.628
n6928.in[1] (.names)                                             1.014    18.642
n6928.out[0] (.names)                                            0.261    18.903
n6842.in[1] (.names)                                             1.014    19.917
n6842.out[0] (.names)                                            0.261    20.178
n6931.in[0] (.names)                                             1.014    21.192
n6931.out[0] (.names)                                            0.261    21.453
n6933.in[0] (.names)                                             1.014    22.467
n6933.out[0] (.names)                                            0.261    22.728
n6305.in[1] (.names)                                             1.014    23.742
n6305.out[0] (.names)                                            0.261    24.003
n6306.in[3] (.names)                                             1.014    25.016
n6306.out[0] (.names)                                            0.261    25.277
n6311.in[0] (.names)                                             1.014    26.291
n6311.out[0] (.names)                                            0.261    26.552
n6316.in[1] (.names)                                             1.014    27.566
n6316.out[0] (.names)                                            0.261    27.827
n6323.in[1] (.names)                                             1.014    28.841
n6323.out[0] (.names)                                            0.261    29.102
n6143.in[2] (.names)                                             1.014    30.116
n6143.out[0] (.names)                                            0.261    30.377
n6144.in[2] (.names)                                             1.014    31.390
n6144.out[0] (.names)                                            0.261    31.651
n6126.in[0] (.names)                                             1.014    32.665
n6126.out[0] (.names)                                            0.261    32.926
n6127.in[2] (.names)                                             1.014    33.940
n6127.out[0] (.names)                                            0.261    34.201
n5987.in[2] (.names)                                             1.014    35.215
n5987.out[0] (.names)                                            0.261    35.476
n2542.in[2] (.names)                                             1.014    36.490
n2542.out[0] (.names)                                            0.261    36.751
n6129.in[1] (.names)                                             1.014    37.765
n6129.out[0] (.names)                                            0.261    38.026
n6149.in[1] (.names)                                             1.014    39.039
n6149.out[0] (.names)                                            0.261    39.300
n4937.in[2] (.names)                                             1.014    40.314
n4937.out[0] (.names)                                            0.261    40.575
n6069.in[1] (.names)                                             1.014    41.589
n6069.out[0] (.names)                                            0.261    41.850
n6391.in[0] (.names)                                             1.014    42.864
n6391.out[0] (.names)                                            0.261    43.125
n6375.in[1] (.names)                                             1.014    44.139
n6375.out[0] (.names)                                            0.261    44.400
n3299.in[2] (.names)                                             1.014    45.413
n3299.out[0] (.names)                                            0.261    45.674
n6376.in[0] (.names)                                             1.014    46.688
n6376.out[0] (.names)                                            0.261    46.949
n6377.in[0] (.names)                                             1.014    47.963
n6377.out[0] (.names)                                            0.261    48.224
n5152.in[2] (.names)                                             1.014    49.238
n5152.out[0] (.names)                                            0.261    49.499
n5205.in[1] (.names)                                             1.014    50.513
n5205.out[0] (.names)                                            0.261    50.774
n5979.in[0] (.names)                                             1.014    51.787
n5979.out[0] (.names)                                            0.261    52.048
n3217.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3217.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 42
Startpoint: n4815.Q[0] (.latch clocked by pclk)
Endpoint  : n4271.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4815.clk[0] (.latch)                                            1.014     1.014
n4815.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2892.in[0] (.names)                                             1.014     2.070
n2892.out[0] (.names)                                            0.261     2.331
n10078.in[0] (.names)                                            1.014     3.344
n10078.out[0] (.names)                                           0.261     3.605
n2889.in[0] (.names)                                             1.014     4.619
n2889.out[0] (.names)                                            0.261     4.880
n7764.in[0] (.names)                                             1.014     5.894
n7764.out[0] (.names)                                            0.261     6.155
n7754.in[3] (.names)                                             1.014     7.169
n7754.out[0] (.names)                                            0.261     7.430
n7766.in[0] (.names)                                             1.014     8.444
n7766.out[0] (.names)                                            0.261     8.705
n6965.in[0] (.names)                                             1.014     9.719
n6965.out[0] (.names)                                            0.261     9.980
n6927.in[3] (.names)                                             1.014    10.993
n6927.out[0] (.names)                                            0.261    11.254
n6937.in[0] (.names)                                             1.014    12.268
n6937.out[0] (.names)                                            0.261    12.529
n6942.in[0] (.names)                                             1.014    13.543
n6942.out[0] (.names)                                            0.261    13.804
n6921.in[0] (.names)                                             1.014    14.818
n6921.out[0] (.names)                                            0.261    15.079
n6923.in[1] (.names)                                             1.014    16.093
n6923.out[0] (.names)                                            0.261    16.354
n6924.in[3] (.names)                                             1.014    17.367
n6924.out[0] (.names)                                            0.261    17.628
n6928.in[1] (.names)                                             1.014    18.642
n6928.out[0] (.names)                                            0.261    18.903
n6842.in[1] (.names)                                             1.014    19.917
n6842.out[0] (.names)                                            0.261    20.178
n6931.in[0] (.names)                                             1.014    21.192
n6931.out[0] (.names)                                            0.261    21.453
n6933.in[0] (.names)                                             1.014    22.467
n6933.out[0] (.names)                                            0.261    22.728
n6305.in[1] (.names)                                             1.014    23.742
n6305.out[0] (.names)                                            0.261    24.003
n6934.in[0] (.names)                                             1.014    25.016
n6934.out[0] (.names)                                            0.261    25.277
n6918.in[0] (.names)                                             1.014    26.291
n6918.out[0] (.names)                                            0.261    26.552
n6935.in[0] (.names)                                             1.014    27.566
n6935.out[0] (.names)                                            0.261    27.827
n6936.in[0] (.names)                                             1.014    28.841
n6936.out[0] (.names)                                            0.261    29.102
n2549.in[0] (.names)                                             1.014    30.116
n2549.out[0] (.names)                                            0.261    30.377
n6940.in[1] (.names)                                             1.014    31.390
n6940.out[0] (.names)                                            0.261    31.651
n6943.in[1] (.names)                                             1.014    32.665
n6943.out[0] (.names)                                            0.261    32.926
n6944.in[0] (.names)                                             1.014    33.940
n6944.out[0] (.names)                                            0.261    34.201
n6955.in[1] (.names)                                             1.014    35.215
n6955.out[0] (.names)                                            0.261    35.476
n6956.in[2] (.names)                                             1.014    36.490
n6956.out[0] (.names)                                            0.261    36.751
n6948.in[0] (.names)                                             1.014    37.765
n6948.out[0] (.names)                                            0.261    38.026
n6949.in[0] (.names)                                             1.014    39.039
n6949.out[0] (.names)                                            0.261    39.300
n6951.in[0] (.names)                                             1.014    40.314
n6951.out[0] (.names)                                            0.261    40.575
n6278.in[2] (.names)                                             1.014    41.589
n6278.out[0] (.names)                                            0.261    41.850
n6947.in[0] (.names)                                             1.014    42.864
n6947.out[0] (.names)                                            0.261    43.125
n6595.in[0] (.names)                                             1.014    44.139
n6595.out[0] (.names)                                            0.261    44.400
n6950.in[0] (.names)                                             1.014    45.413
n6950.out[0] (.names)                                            0.261    45.674
n6952.in[1] (.names)                                             1.014    46.688
n6952.out[0] (.names)                                            0.261    46.949
n6063.in[0] (.names)                                             1.014    47.963
n6063.out[0] (.names)                                            0.261    48.224
n6953.in[0] (.names)                                             1.014    49.238
n6953.out[0] (.names)                                            0.261    49.499
n2682.in[0] (.names)                                             1.014    50.513
n2682.out[0] (.names)                                            0.261    50.774
n5944.in[1] (.names)                                             1.014    51.787
n5944.out[0] (.names)                                            0.261    52.048
n4271.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4271.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 43
Startpoint: n4815.Q[0] (.latch clocked by pclk)
Endpoint  : n2616.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4815.clk[0] (.latch)                                            1.014     1.014
n4815.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2892.in[0] (.names)                                             1.014     2.070
n2892.out[0] (.names)                                            0.261     2.331
n10078.in[0] (.names)                                            1.014     3.344
n10078.out[0] (.names)                                           0.261     3.605
n2889.in[0] (.names)                                             1.014     4.619
n2889.out[0] (.names)                                            0.261     4.880
n7764.in[0] (.names)                                             1.014     5.894
n7764.out[0] (.names)                                            0.261     6.155
n7754.in[3] (.names)                                             1.014     7.169
n7754.out[0] (.names)                                            0.261     7.430
n7766.in[0] (.names)                                             1.014     8.444
n7766.out[0] (.names)                                            0.261     8.705
n6965.in[0] (.names)                                             1.014     9.719
n6965.out[0] (.names)                                            0.261     9.980
n6927.in[3] (.names)                                             1.014    10.993
n6927.out[0] (.names)                                            0.261    11.254
n6937.in[0] (.names)                                             1.014    12.268
n6937.out[0] (.names)                                            0.261    12.529
n6942.in[0] (.names)                                             1.014    13.543
n6942.out[0] (.names)                                            0.261    13.804
n6921.in[0] (.names)                                             1.014    14.818
n6921.out[0] (.names)                                            0.261    15.079
n6923.in[1] (.names)                                             1.014    16.093
n6923.out[0] (.names)                                            0.261    16.354
n6924.in[3] (.names)                                             1.014    17.367
n6924.out[0] (.names)                                            0.261    17.628
n6928.in[1] (.names)                                             1.014    18.642
n6928.out[0] (.names)                                            0.261    18.903
n6842.in[1] (.names)                                             1.014    19.917
n6842.out[0] (.names)                                            0.261    20.178
n6931.in[0] (.names)                                             1.014    21.192
n6931.out[0] (.names)                                            0.261    21.453
n6933.in[0] (.names)                                             1.014    22.467
n6933.out[0] (.names)                                            0.261    22.728
n6305.in[1] (.names)                                             1.014    23.742
n6305.out[0] (.names)                                            0.261    24.003
n6934.in[0] (.names)                                             1.014    25.016
n6934.out[0] (.names)                                            0.261    25.277
n6918.in[0] (.names)                                             1.014    26.291
n6918.out[0] (.names)                                            0.261    26.552
n6935.in[0] (.names)                                             1.014    27.566
n6935.out[0] (.names)                                            0.261    27.827
n6936.in[0] (.names)                                             1.014    28.841
n6936.out[0] (.names)                                            0.261    29.102
n2549.in[0] (.names)                                             1.014    30.116
n2549.out[0] (.names)                                            0.261    30.377
n6940.in[1] (.names)                                             1.014    31.390
n6940.out[0] (.names)                                            0.261    31.651
n6943.in[1] (.names)                                             1.014    32.665
n6943.out[0] (.names)                                            0.261    32.926
n6944.in[0] (.names)                                             1.014    33.940
n6944.out[0] (.names)                                            0.261    34.201
n6955.in[1] (.names)                                             1.014    35.215
n6955.out[0] (.names)                                            0.261    35.476
n6956.in[2] (.names)                                             1.014    36.490
n6956.out[0] (.names)                                            0.261    36.751
n6948.in[0] (.names)                                             1.014    37.765
n6948.out[0] (.names)                                            0.261    38.026
n6949.in[0] (.names)                                             1.014    39.039
n6949.out[0] (.names)                                            0.261    39.300
n6951.in[0] (.names)                                             1.014    40.314
n6951.out[0] (.names)                                            0.261    40.575
n6278.in[2] (.names)                                             1.014    41.589
n6278.out[0] (.names)                                            0.261    41.850
n6947.in[0] (.names)                                             1.014    42.864
n6947.out[0] (.names)                                            0.261    43.125
n6595.in[0] (.names)                                             1.014    44.139
n6595.out[0] (.names)                                            0.261    44.400
n6950.in[0] (.names)                                             1.014    45.413
n6950.out[0] (.names)                                            0.261    45.674
n6010.in[0] (.names)                                             1.014    46.688
n6010.out[0] (.names)                                            0.261    46.949
n6402.in[0] (.names)                                             1.014    47.963
n6402.out[0] (.names)                                            0.261    48.224
n6958.in[0] (.names)                                             1.014    49.238
n6958.out[0] (.names)                                            0.261    49.499
n6960.in[0] (.names)                                             1.014    50.513
n6960.out[0] (.names)                                            0.261    50.774
n6431.in[0] (.names)                                             1.014    51.787
n6431.out[0] (.names)                                            0.261    52.048
n2616.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2616.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 44
Startpoint: n4293.Q[0] (.latch clocked by pclk)
Endpoint  : n4106.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4293.clk[0] (.latch)                                            1.014     1.014
n4293.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3815.in[0] (.names)                                             1.014     2.070
n3815.out[0] (.names)                                            0.261     2.331
n3816.in[0] (.names)                                             1.014     3.344
n3816.out[0] (.names)                                            0.261     3.605
n2551.in[0] (.names)                                             1.014     4.619
n2551.out[0] (.names)                                            0.261     4.880
n3817.in[0] (.names)                                             1.014     5.894
n3817.out[0] (.names)                                            0.261     6.155
n3819.in[2] (.names)                                             1.014     7.169
n3819.out[0] (.names)                                            0.261     7.430
n3820.in[0] (.names)                                             1.014     8.444
n3820.out[0] (.names)                                            0.261     8.705
n3831.in[2] (.names)                                             1.014     9.719
n3831.out[0] (.names)                                            0.261     9.980
n3832.in[0] (.names)                                             1.014    10.993
n3832.out[0] (.names)                                            0.261    11.254
n3833.in[0] (.names)                                             1.014    12.268
n3833.out[0] (.names)                                            0.261    12.529
n4929.in[0] (.names)                                             1.014    13.543
n4929.out[0] (.names)                                            0.261    13.804
n4930.in[0] (.names)                                             1.014    14.818
n4930.out[0] (.names)                                            0.261    15.079
n4933.in[1] (.names)                                             1.014    16.093
n4933.out[0] (.names)                                            0.261    16.354
n4858.in[0] (.names)                                             1.014    17.367
n4858.out[0] (.names)                                            0.261    17.628
n4610.in[0] (.names)                                             1.014    18.642
n4610.out[0] (.names)                                            0.261    18.903
n4611.in[3] (.names)                                             1.014    19.917
n4611.out[0] (.names)                                            0.261    20.178
n4672.in[0] (.names)                                             1.014    21.192
n4672.out[0] (.names)                                            0.261    21.453
n4715.in[1] (.names)                                             1.014    22.467
n4715.out[0] (.names)                                            0.261    22.728
n4703.in[1] (.names)                                             1.014    23.742
n4703.out[0] (.names)                                            0.261    24.003
n4739.in[0] (.names)                                             1.014    25.016
n4739.out[0] (.names)                                            0.261    25.277
n4721.in[1] (.names)                                             1.014    26.291
n4721.out[0] (.names)                                            0.261    26.552
n4722.in[3] (.names)                                             1.014    27.566
n4722.out[0] (.names)                                            0.261    27.827
n2555.in[0] (.names)                                             1.014    28.841
n2555.out[0] (.names)                                            0.261    29.102
n4862.in[0] (.names)                                             1.014    30.116
n4862.out[0] (.names)                                            0.261    30.377
n4882.in[0] (.names)                                             1.014    31.390
n4882.out[0] (.names)                                            0.261    31.651
n4884.in[2] (.names)                                             1.014    32.665
n4884.out[0] (.names)                                            0.261    32.926
n4888.in[2] (.names)                                             1.014    33.940
n4888.out[0] (.names)                                            0.261    34.201
n4891.in[3] (.names)                                             1.014    35.215
n4891.out[0] (.names)                                            0.261    35.476
n4893.in[1] (.names)                                             1.014    36.490
n4893.out[0] (.names)                                            0.261    36.751
n4809.in[1] (.names)                                             1.014    37.765
n4809.out[0] (.names)                                            0.261    38.026
n4927.in[0] (.names)                                             1.014    39.039
n4927.out[0] (.names)                                            0.261    39.300
n4645.in[0] (.names)                                             1.014    40.314
n4645.out[0] (.names)                                            0.261    40.575
n4826.in[0] (.names)                                             1.014    41.589
n4826.out[0] (.names)                                            0.261    41.850
n4889.in[1] (.names)                                             1.014    42.864
n4889.out[0] (.names)                                            0.261    43.125
n4558.in[0] (.names)                                             1.014    44.139
n4558.out[0] (.names)                                            0.261    44.400
n4559.in[1] (.names)                                             1.014    45.413
n4559.out[0] (.names)                                            0.261    45.674
n4562.in[1] (.names)                                             1.014    46.688
n4562.out[0] (.names)                                            0.261    46.949
n4566.in[1] (.names)                                             1.014    47.963
n4566.out[0] (.names)                                            0.261    48.224
n4113.in[0] (.names)                                             1.014    49.238
n4113.out[0] (.names)                                            0.261    49.499
n4114.in[2] (.names)                                             1.014    50.513
n4114.out[0] (.names)                                            0.261    50.774
n4105.in[2] (.names)                                             1.014    51.787
n4105.out[0] (.names)                                            0.261    52.048
n4106.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4106.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 45
Startpoint: n4293.Q[0] (.latch clocked by pclk)
Endpoint  : n4124.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4293.clk[0] (.latch)                                            1.014     1.014
n4293.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3815.in[0] (.names)                                             1.014     2.070
n3815.out[0] (.names)                                            0.261     2.331
n3816.in[0] (.names)                                             1.014     3.344
n3816.out[0] (.names)                                            0.261     3.605
n2551.in[0] (.names)                                             1.014     4.619
n2551.out[0] (.names)                                            0.261     4.880
n3817.in[0] (.names)                                             1.014     5.894
n3817.out[0] (.names)                                            0.261     6.155
n3819.in[2] (.names)                                             1.014     7.169
n3819.out[0] (.names)                                            0.261     7.430
n3820.in[0] (.names)                                             1.014     8.444
n3820.out[0] (.names)                                            0.261     8.705
n3831.in[2] (.names)                                             1.014     9.719
n3831.out[0] (.names)                                            0.261     9.980
n3832.in[0] (.names)                                             1.014    10.993
n3832.out[0] (.names)                                            0.261    11.254
n3833.in[0] (.names)                                             1.014    12.268
n3833.out[0] (.names)                                            0.261    12.529
n4929.in[0] (.names)                                             1.014    13.543
n4929.out[0] (.names)                                            0.261    13.804
n4930.in[0] (.names)                                             1.014    14.818
n4930.out[0] (.names)                                            0.261    15.079
n4933.in[1] (.names)                                             1.014    16.093
n4933.out[0] (.names)                                            0.261    16.354
n4858.in[0] (.names)                                             1.014    17.367
n4858.out[0] (.names)                                            0.261    17.628
n4610.in[0] (.names)                                             1.014    18.642
n4610.out[0] (.names)                                            0.261    18.903
n4611.in[3] (.names)                                             1.014    19.917
n4611.out[0] (.names)                                            0.261    20.178
n4672.in[0] (.names)                                             1.014    21.192
n4672.out[0] (.names)                                            0.261    21.453
n4715.in[1] (.names)                                             1.014    22.467
n4715.out[0] (.names)                                            0.261    22.728
n4703.in[1] (.names)                                             1.014    23.742
n4703.out[0] (.names)                                            0.261    24.003
n4739.in[0] (.names)                                             1.014    25.016
n4739.out[0] (.names)                                            0.261    25.277
n4721.in[1] (.names)                                             1.014    26.291
n4721.out[0] (.names)                                            0.261    26.552
n4722.in[3] (.names)                                             1.014    27.566
n4722.out[0] (.names)                                            0.261    27.827
n2555.in[0] (.names)                                             1.014    28.841
n2555.out[0] (.names)                                            0.261    29.102
n4862.in[0] (.names)                                             1.014    30.116
n4862.out[0] (.names)                                            0.261    30.377
n4882.in[0] (.names)                                             1.014    31.390
n4882.out[0] (.names)                                            0.261    31.651
n4884.in[2] (.names)                                             1.014    32.665
n4884.out[0] (.names)                                            0.261    32.926
n4888.in[2] (.names)                                             1.014    33.940
n4888.out[0] (.names)                                            0.261    34.201
n4891.in[3] (.names)                                             1.014    35.215
n4891.out[0] (.names)                                            0.261    35.476
n4893.in[1] (.names)                                             1.014    36.490
n4893.out[0] (.names)                                            0.261    36.751
n4809.in[1] (.names)                                             1.014    37.765
n4809.out[0] (.names)                                            0.261    38.026
n4927.in[0] (.names)                                             1.014    39.039
n4927.out[0] (.names)                                            0.261    39.300
n4645.in[0] (.names)                                             1.014    40.314
n4645.out[0] (.names)                                            0.261    40.575
n4826.in[0] (.names)                                             1.014    41.589
n4826.out[0] (.names)                                            0.261    41.850
n4889.in[1] (.names)                                             1.014    42.864
n4889.out[0] (.names)                                            0.261    43.125
n4558.in[0] (.names)                                             1.014    44.139
n4558.out[0] (.names)                                            0.261    44.400
n4559.in[1] (.names)                                             1.014    45.413
n4559.out[0] (.names)                                            0.261    45.674
n4562.in[1] (.names)                                             1.014    46.688
n4562.out[0] (.names)                                            0.261    46.949
n4566.in[1] (.names)                                             1.014    47.963
n4566.out[0] (.names)                                            0.261    48.224
n4113.in[0] (.names)                                             1.014    49.238
n4113.out[0] (.names)                                            0.261    49.499
n4114.in[2] (.names)                                             1.014    50.513
n4114.out[0] (.names)                                            0.261    50.774
n4105.in[2] (.names)                                             1.014    51.787
n4105.out[0] (.names)                                            0.261    52.048
n4124.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4124.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 46
Startpoint: n4293.Q[0] (.latch clocked by pclk)
Endpoint  : n3516.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4293.clk[0] (.latch)                                            1.014     1.014
n4293.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3815.in[0] (.names)                                             1.014     2.070
n3815.out[0] (.names)                                            0.261     2.331
n3816.in[0] (.names)                                             1.014     3.344
n3816.out[0] (.names)                                            0.261     3.605
n2551.in[0] (.names)                                             1.014     4.619
n2551.out[0] (.names)                                            0.261     4.880
n3817.in[0] (.names)                                             1.014     5.894
n3817.out[0] (.names)                                            0.261     6.155
n3819.in[2] (.names)                                             1.014     7.169
n3819.out[0] (.names)                                            0.261     7.430
n3820.in[0] (.names)                                             1.014     8.444
n3820.out[0] (.names)                                            0.261     8.705
n3831.in[2] (.names)                                             1.014     9.719
n3831.out[0] (.names)                                            0.261     9.980
n3832.in[0] (.names)                                             1.014    10.993
n3832.out[0] (.names)                                            0.261    11.254
n3833.in[0] (.names)                                             1.014    12.268
n3833.out[0] (.names)                                            0.261    12.529
n4929.in[0] (.names)                                             1.014    13.543
n4929.out[0] (.names)                                            0.261    13.804
n4930.in[0] (.names)                                             1.014    14.818
n4930.out[0] (.names)                                            0.261    15.079
n4933.in[1] (.names)                                             1.014    16.093
n4933.out[0] (.names)                                            0.261    16.354
n4858.in[0] (.names)                                             1.014    17.367
n4858.out[0] (.names)                                            0.261    17.628
n4610.in[0] (.names)                                             1.014    18.642
n4610.out[0] (.names)                                            0.261    18.903
n4611.in[3] (.names)                                             1.014    19.917
n4611.out[0] (.names)                                            0.261    20.178
n4672.in[0] (.names)                                             1.014    21.192
n4672.out[0] (.names)                                            0.261    21.453
n4715.in[1] (.names)                                             1.014    22.467
n4715.out[0] (.names)                                            0.261    22.728
n4703.in[1] (.names)                                             1.014    23.742
n4703.out[0] (.names)                                            0.261    24.003
n4739.in[0] (.names)                                             1.014    25.016
n4739.out[0] (.names)                                            0.261    25.277
n4721.in[1] (.names)                                             1.014    26.291
n4721.out[0] (.names)                                            0.261    26.552
n4722.in[3] (.names)                                             1.014    27.566
n4722.out[0] (.names)                                            0.261    27.827
n2555.in[0] (.names)                                             1.014    28.841
n2555.out[0] (.names)                                            0.261    29.102
n4862.in[0] (.names)                                             1.014    30.116
n4862.out[0] (.names)                                            0.261    30.377
n4882.in[0] (.names)                                             1.014    31.390
n4882.out[0] (.names)                                            0.261    31.651
n4884.in[2] (.names)                                             1.014    32.665
n4884.out[0] (.names)                                            0.261    32.926
n4888.in[2] (.names)                                             1.014    33.940
n4888.out[0] (.names)                                            0.261    34.201
n4891.in[3] (.names)                                             1.014    35.215
n4891.out[0] (.names)                                            0.261    35.476
n4893.in[1] (.names)                                             1.014    36.490
n4893.out[0] (.names)                                            0.261    36.751
n4809.in[1] (.names)                                             1.014    37.765
n4809.out[0] (.names)                                            0.261    38.026
n4927.in[0] (.names)                                             1.014    39.039
n4927.out[0] (.names)                                            0.261    39.300
n4645.in[0] (.names)                                             1.014    40.314
n4645.out[0] (.names)                                            0.261    40.575
n4826.in[0] (.names)                                             1.014    41.589
n4826.out[0] (.names)                                            0.261    41.850
n4889.in[1] (.names)                                             1.014    42.864
n4889.out[0] (.names)                                            0.261    43.125
n4558.in[0] (.names)                                             1.014    44.139
n4558.out[0] (.names)                                            0.261    44.400
n4559.in[1] (.names)                                             1.014    45.413
n4559.out[0] (.names)                                            0.261    45.674
n4562.in[1] (.names)                                             1.014    46.688
n4562.out[0] (.names)                                            0.261    46.949
n4566.in[1] (.names)                                             1.014    47.963
n4566.out[0] (.names)                                            0.261    48.224
n4113.in[0] (.names)                                             1.014    49.238
n4113.out[0] (.names)                                            0.261    49.499
n4568.in[0] (.names)                                             1.014    50.513
n4568.out[0] (.names)                                            0.261    50.774
n3515.in[1] (.names)                                             1.014    51.787
n3515.out[0] (.names)                                            0.261    52.048
n3516.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3516.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 47
Startpoint: n4293.Q[0] (.latch clocked by pclk)
Endpoint  : n4896.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4293.clk[0] (.latch)                                            1.014     1.014
n4293.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3815.in[0] (.names)                                             1.014     2.070
n3815.out[0] (.names)                                            0.261     2.331
n3816.in[0] (.names)                                             1.014     3.344
n3816.out[0] (.names)                                            0.261     3.605
n2551.in[0] (.names)                                             1.014     4.619
n2551.out[0] (.names)                                            0.261     4.880
n3817.in[0] (.names)                                             1.014     5.894
n3817.out[0] (.names)                                            0.261     6.155
n3819.in[2] (.names)                                             1.014     7.169
n3819.out[0] (.names)                                            0.261     7.430
n3820.in[0] (.names)                                             1.014     8.444
n3820.out[0] (.names)                                            0.261     8.705
n3821.in[0] (.names)                                             1.014     9.719
n3821.out[0] (.names)                                            0.261     9.980
n4187.in[0] (.names)                                             1.014    10.993
n4187.out[0] (.names)                                            0.261    11.254
n4543.in[2] (.names)                                             1.014    12.268
n4543.out[0] (.names)                                            0.261    12.529
n4544.in[0] (.names)                                             1.014    13.543
n4544.out[0] (.names)                                            0.261    13.804
n4545.in[0] (.names)                                             1.014    14.818
n4545.out[0] (.names)                                            0.261    15.079
n4546.in[2] (.names)                                             1.014    16.093
n4546.out[0] (.names)                                            0.261    16.354
n3949.in[1] (.names)                                             1.014    17.367
n3949.out[0] (.names)                                            0.261    17.628
n3778.in[0] (.names)                                             1.014    18.642
n3778.out[0] (.names)                                            0.261    18.903
n3730.in[0] (.names)                                             1.014    19.917
n3730.out[0] (.names)                                            0.261    20.178
n3731.in[2] (.names)                                             1.014    21.192
n3731.out[0] (.names)                                            0.261    21.453
n3777.in[1] (.names)                                             1.014    22.467
n3777.out[0] (.names)                                            0.261    22.728
n3782.in[1] (.names)                                             1.014    23.742
n3782.out[0] (.names)                                            0.261    24.003
n3746.in[0] (.names)                                             1.014    25.016
n3746.out[0] (.names)                                            0.261    25.277
n3747.in[0] (.names)                                             1.014    26.291
n3747.out[0] (.names)                                            0.261    26.552
n3748.in[0] (.names)                                             1.014    27.566
n3748.out[0] (.names)                                            0.261    27.827
n3749.in[0] (.names)                                             1.014    28.841
n3749.out[0] (.names)                                            0.261    29.102
n3645.in[1] (.names)                                             1.014    30.116
n3645.out[0] (.names)                                            0.261    30.377
n3752.in[0] (.names)                                             1.014    31.390
n3752.out[0] (.names)                                            0.261    31.651
n3753.in[0] (.names)                                             1.014    32.665
n3753.out[0] (.names)                                            0.261    32.926
n3786.in[3] (.names)                                             1.014    33.940
n3786.out[0] (.names)                                            0.261    34.201
n3376.in[0] (.names)                                             1.014    35.215
n3376.out[0] (.names)                                            0.261    35.476
n2848.in[0] (.names)                                             1.014    36.490
n2848.out[0] (.names)                                            0.261    36.751
n3806.in[0] (.names)                                             1.014    37.765
n3806.out[0] (.names)                                            0.261    38.026
n3808.in[0] (.names)                                             1.014    39.039
n3808.out[0] (.names)                                            0.261    39.300
n3802.in[1] (.names)                                             1.014    40.314
n3802.out[0] (.names)                                            0.261    40.575
n3803.in[0] (.names)                                             1.014    41.589
n3803.out[0] (.names)                                            0.261    41.850
n3477.in[2] (.names)                                             1.014    42.864
n3477.out[0] (.names)                                            0.261    43.125
n3240.in[0] (.names)                                             1.014    44.139
n3240.out[0] (.names)                                            0.261    44.400
n3807.in[1] (.names)                                             1.014    45.413
n3807.out[0] (.names)                                            0.261    45.674
n3813.in[0] (.names)                                             1.014    46.688
n3813.out[0] (.names)                                            0.261    46.949
n3619.in[0] (.names)                                             1.014    47.963
n3619.out[0] (.names)                                            0.261    48.224
n3718.in[1] (.names)                                             1.014    49.238
n3718.out[0] (.names)                                            0.261    49.499
n3553.in[1] (.names)                                             1.014    50.513
n3553.out[0] (.names)                                            0.261    50.774
n4926.in[1] (.names)                                             1.014    51.787
n4926.out[0] (.names)                                            0.261    52.048
n4896.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4896.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 48
Startpoint: n4982.Q[0] (.latch clocked by pclk)
Endpoint  : n2990.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4982.clk[0] (.latch)                                            1.014     1.014
n4982.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4983.in[0] (.names)                                             1.014     2.070
n4983.out[0] (.names)                                            0.261     2.331
n4984.in[0] (.names)                                             1.014     3.344
n4984.out[0] (.names)                                            0.261     3.605
n4985.in[0] (.names)                                             1.014     4.619
n4985.out[0] (.names)                                            0.261     4.880
n2368.in[1] (.names)                                             1.014     5.894
n2368.out[0] (.names)                                            0.261     6.155
n5061.in[2] (.names)                                             1.014     7.169
n5061.out[0] (.names)                                            0.261     7.430
n4571.in[1] (.names)                                             1.014     8.444
n4571.out[0] (.names)                                            0.261     8.705
n4573.in[0] (.names)                                             1.014     9.719
n4573.out[0] (.names)                                            0.261     9.980
n4967.in[2] (.names)                                             1.014    10.993
n4967.out[0] (.names)                                            0.261    11.254
n4979.in[2] (.names)                                             1.014    12.268
n4979.out[0] (.names)                                            0.261    12.529
n5002.in[0] (.names)                                             1.014    13.543
n5002.out[0] (.names)                                            0.261    13.804
n5003.in[2] (.names)                                             1.014    14.818
n5003.out[0] (.names)                                            0.261    15.079
n2490.in[1] (.names)                                             1.014    16.093
n2490.out[0] (.names)                                            0.261    16.354
n4968.in[1] (.names)                                             1.014    17.367
n4968.out[0] (.names)                                            0.261    17.628
n4949.in[0] (.names)                                             1.014    18.642
n4949.out[0] (.names)                                            0.261    18.903
n2362.in[0] (.names)                                             1.014    19.917
n2362.out[0] (.names)                                            0.261    20.178
n4991.in[1] (.names)                                             1.014    21.192
n4991.out[0] (.names)                                            0.261    21.453
n4994.in[3] (.names)                                             1.014    22.467
n4994.out[0] (.names)                                            0.261    22.728
n4995.in[0] (.names)                                             1.014    23.742
n4995.out[0] (.names)                                            0.261    24.003
n4996.in[0] (.names)                                             1.014    25.016
n4996.out[0] (.names)                                            0.261    25.277
n4974.in[0] (.names)                                             1.014    26.291
n4974.out[0] (.names)                                            0.261    26.552
n4976.in[2] (.names)                                             1.014    27.566
n4976.out[0] (.names)                                            0.261    27.827
n4978.in[1] (.names)                                             1.014    28.841
n4978.out[0] (.names)                                            0.261    29.102
n3279.in[1] (.names)                                             1.014    30.116
n3279.out[0] (.names)                                            0.261    30.377
n4986.in[0] (.names)                                             1.014    31.390
n4986.out[0] (.names)                                            0.261    31.651
n5043.in[1] (.names)                                             1.014    32.665
n5043.out[0] (.names)                                            0.261    32.926
n5044.in[1] (.names)                                             1.014    33.940
n5044.out[0] (.names)                                            0.261    34.201
n5046.in[2] (.names)                                             1.014    35.215
n5046.out[0] (.names)                                            0.261    35.476
n5047.in[2] (.names)                                             1.014    36.490
n5047.out[0] (.names)                                            0.261    36.751
n5049.in[0] (.names)                                             1.014    37.765
n5049.out[0] (.names)                                            0.261    38.026
n5051.in[2] (.names)                                             1.014    39.039
n5051.out[0] (.names)                                            0.261    39.300
n5056.in[0] (.names)                                             1.014    40.314
n5056.out[0] (.names)                                            0.261    40.575
n4356.in[0] (.names)                                             1.014    41.589
n4356.out[0] (.names)                                            0.261    41.850
n5057.in[0] (.names)                                             1.014    42.864
n5057.out[0] (.names)                                            0.261    43.125
n5058.in[0] (.names)                                             1.014    44.139
n5058.out[0] (.names)                                            0.261    44.400
n5065.in[1] (.names)                                             1.014    45.413
n5065.out[0] (.names)                                            0.261    45.674
n5066.in[0] (.names)                                             1.014    46.688
n5066.out[0] (.names)                                            0.261    46.949
n3966.in[0] (.names)                                             1.014    47.963
n3966.out[0] (.names)                                            0.261    48.224
n3967.in[0] (.names)                                             1.014    49.238
n3967.out[0] (.names)                                            0.261    49.499
n3484.in[0] (.names)                                             1.014    50.513
n3484.out[0] (.names)                                            0.261    50.774
n3362.in[0] (.names)                                             1.014    51.787
n3362.out[0] (.names)                                            0.261    52.048
n2990.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2990.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 49
Startpoint: n4982.Q[0] (.latch clocked by pclk)
Endpoint  : n3972.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4982.clk[0] (.latch)                                            1.014     1.014
n4982.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4983.in[0] (.names)                                             1.014     2.070
n4983.out[0] (.names)                                            0.261     2.331
n4984.in[0] (.names)                                             1.014     3.344
n4984.out[0] (.names)                                            0.261     3.605
n4985.in[0] (.names)                                             1.014     4.619
n4985.out[0] (.names)                                            0.261     4.880
n2368.in[1] (.names)                                             1.014     5.894
n2368.out[0] (.names)                                            0.261     6.155
n5061.in[2] (.names)                                             1.014     7.169
n5061.out[0] (.names)                                            0.261     7.430
n4571.in[1] (.names)                                             1.014     8.444
n4571.out[0] (.names)                                            0.261     8.705
n4573.in[0] (.names)                                             1.014     9.719
n4573.out[0] (.names)                                            0.261     9.980
n4967.in[2] (.names)                                             1.014    10.993
n4967.out[0] (.names)                                            0.261    11.254
n4979.in[2] (.names)                                             1.014    12.268
n4979.out[0] (.names)                                            0.261    12.529
n5002.in[0] (.names)                                             1.014    13.543
n5002.out[0] (.names)                                            0.261    13.804
n5003.in[2] (.names)                                             1.014    14.818
n5003.out[0] (.names)                                            0.261    15.079
n2490.in[1] (.names)                                             1.014    16.093
n2490.out[0] (.names)                                            0.261    16.354
n4968.in[1] (.names)                                             1.014    17.367
n4968.out[0] (.names)                                            0.261    17.628
n4949.in[0] (.names)                                             1.014    18.642
n4949.out[0] (.names)                                            0.261    18.903
n2362.in[0] (.names)                                             1.014    19.917
n2362.out[0] (.names)                                            0.261    20.178
n4991.in[1] (.names)                                             1.014    21.192
n4991.out[0] (.names)                                            0.261    21.453
n4994.in[3] (.names)                                             1.014    22.467
n4994.out[0] (.names)                                            0.261    22.728
n4995.in[0] (.names)                                             1.014    23.742
n4995.out[0] (.names)                                            0.261    24.003
n4996.in[0] (.names)                                             1.014    25.016
n4996.out[0] (.names)                                            0.261    25.277
n4974.in[0] (.names)                                             1.014    26.291
n4974.out[0] (.names)                                            0.261    26.552
n4976.in[2] (.names)                                             1.014    27.566
n4976.out[0] (.names)                                            0.261    27.827
n4978.in[1] (.names)                                             1.014    28.841
n4978.out[0] (.names)                                            0.261    29.102
n3279.in[1] (.names)                                             1.014    30.116
n3279.out[0] (.names)                                            0.261    30.377
n4986.in[0] (.names)                                             1.014    31.390
n4986.out[0] (.names)                                            0.261    31.651
n5043.in[1] (.names)                                             1.014    32.665
n5043.out[0] (.names)                                            0.261    32.926
n5044.in[1] (.names)                                             1.014    33.940
n5044.out[0] (.names)                                            0.261    34.201
n5046.in[2] (.names)                                             1.014    35.215
n5046.out[0] (.names)                                            0.261    35.476
n5047.in[2] (.names)                                             1.014    36.490
n5047.out[0] (.names)                                            0.261    36.751
n5049.in[0] (.names)                                             1.014    37.765
n5049.out[0] (.names)                                            0.261    38.026
n5051.in[2] (.names)                                             1.014    39.039
n5051.out[0] (.names)                                            0.261    39.300
n5056.in[0] (.names)                                             1.014    40.314
n5056.out[0] (.names)                                            0.261    40.575
n4356.in[0] (.names)                                             1.014    41.589
n4356.out[0] (.names)                                            0.261    41.850
n5057.in[0] (.names)                                             1.014    42.864
n5057.out[0] (.names)                                            0.261    43.125
n5058.in[0] (.names)                                             1.014    44.139
n5058.out[0] (.names)                                            0.261    44.400
n5065.in[1] (.names)                                             1.014    45.413
n5065.out[0] (.names)                                            0.261    45.674
n5066.in[0] (.names)                                             1.014    46.688
n5066.out[0] (.names)                                            0.261    46.949
n3966.in[0] (.names)                                             1.014    47.963
n3966.out[0] (.names)                                            0.261    48.224
n3967.in[0] (.names)                                             1.014    49.238
n3967.out[0] (.names)                                            0.261    49.499
n3484.in[0] (.names)                                             1.014    50.513
n3484.out[0] (.names)                                            0.261    50.774
n3362.in[0] (.names)                                             1.014    51.787
n3362.out[0] (.names)                                            0.261    52.048
n3972.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3972.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 50
Startpoint: n4982.Q[0] (.latch clocked by pclk)
Endpoint  : n3552.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4982.clk[0] (.latch)                                            1.014     1.014
n4982.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4983.in[0] (.names)                                             1.014     2.070
n4983.out[0] (.names)                                            0.261     2.331
n4984.in[0] (.names)                                             1.014     3.344
n4984.out[0] (.names)                                            0.261     3.605
n4985.in[0] (.names)                                             1.014     4.619
n4985.out[0] (.names)                                            0.261     4.880
n2368.in[1] (.names)                                             1.014     5.894
n2368.out[0] (.names)                                            0.261     6.155
n5061.in[2] (.names)                                             1.014     7.169
n5061.out[0] (.names)                                            0.261     7.430
n4571.in[1] (.names)                                             1.014     8.444
n4571.out[0] (.names)                                            0.261     8.705
n4573.in[0] (.names)                                             1.014     9.719
n4573.out[0] (.names)                                            0.261     9.980
n4967.in[2] (.names)                                             1.014    10.993
n4967.out[0] (.names)                                            0.261    11.254
n4979.in[2] (.names)                                             1.014    12.268
n4979.out[0] (.names)                                            0.261    12.529
n5002.in[0] (.names)                                             1.014    13.543
n5002.out[0] (.names)                                            0.261    13.804
n5003.in[2] (.names)                                             1.014    14.818
n5003.out[0] (.names)                                            0.261    15.079
n2490.in[1] (.names)                                             1.014    16.093
n2490.out[0] (.names)                                            0.261    16.354
n4968.in[1] (.names)                                             1.014    17.367
n4968.out[0] (.names)                                            0.261    17.628
n4949.in[0] (.names)                                             1.014    18.642
n4949.out[0] (.names)                                            0.261    18.903
n2362.in[0] (.names)                                             1.014    19.917
n2362.out[0] (.names)                                            0.261    20.178
n4991.in[1] (.names)                                             1.014    21.192
n4991.out[0] (.names)                                            0.261    21.453
n4994.in[3] (.names)                                             1.014    22.467
n4994.out[0] (.names)                                            0.261    22.728
n4995.in[0] (.names)                                             1.014    23.742
n4995.out[0] (.names)                                            0.261    24.003
n4996.in[0] (.names)                                             1.014    25.016
n4996.out[0] (.names)                                            0.261    25.277
n4974.in[0] (.names)                                             1.014    26.291
n4974.out[0] (.names)                                            0.261    26.552
n4976.in[2] (.names)                                             1.014    27.566
n4976.out[0] (.names)                                            0.261    27.827
n4978.in[1] (.names)                                             1.014    28.841
n4978.out[0] (.names)                                            0.261    29.102
n3279.in[1] (.names)                                             1.014    30.116
n3279.out[0] (.names)                                            0.261    30.377
n4986.in[0] (.names)                                             1.014    31.390
n4986.out[0] (.names)                                            0.261    31.651
n5043.in[1] (.names)                                             1.014    32.665
n5043.out[0] (.names)                                            0.261    32.926
n5044.in[1] (.names)                                             1.014    33.940
n5044.out[0] (.names)                                            0.261    34.201
n5046.in[2] (.names)                                             1.014    35.215
n5046.out[0] (.names)                                            0.261    35.476
n5047.in[2] (.names)                                             1.014    36.490
n5047.out[0] (.names)                                            0.261    36.751
n5049.in[0] (.names)                                             1.014    37.765
n5049.out[0] (.names)                                            0.261    38.026
n5051.in[2] (.names)                                             1.014    39.039
n5051.out[0] (.names)                                            0.261    39.300
n5056.in[0] (.names)                                             1.014    40.314
n5056.out[0] (.names)                                            0.261    40.575
n4356.in[0] (.names)                                             1.014    41.589
n4356.out[0] (.names)                                            0.261    41.850
n5057.in[0] (.names)                                             1.014    42.864
n5057.out[0] (.names)                                            0.261    43.125
n5058.in[0] (.names)                                             1.014    44.139
n5058.out[0] (.names)                                            0.261    44.400
n5065.in[1] (.names)                                             1.014    45.413
n5065.out[0] (.names)                                            0.261    45.674
n5066.in[0] (.names)                                             1.014    46.688
n5066.out[0] (.names)                                            0.261    46.949
n3089.in[1] (.names)                                             1.014    47.963
n3089.out[0] (.names)                                            0.261    48.224
n5067.in[1] (.names)                                             1.014    49.238
n5067.out[0] (.names)                                            0.261    49.499
n3012.in[0] (.names)                                             1.014    50.513
n3012.out[0] (.names)                                            0.261    50.774
n3551.in[1] (.names)                                             1.014    51.787
n3551.out[0] (.names)                                            0.261    52.048
n3552.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3552.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 51
Startpoint: n4982.Q[0] (.latch clocked by pclk)
Endpoint  : n3008.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4982.clk[0] (.latch)                                            1.014     1.014
n4982.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4983.in[0] (.names)                                             1.014     2.070
n4983.out[0] (.names)                                            0.261     2.331
n4984.in[0] (.names)                                             1.014     3.344
n4984.out[0] (.names)                                            0.261     3.605
n4985.in[0] (.names)                                             1.014     4.619
n4985.out[0] (.names)                                            0.261     4.880
n2368.in[1] (.names)                                             1.014     5.894
n2368.out[0] (.names)                                            0.261     6.155
n5061.in[2] (.names)                                             1.014     7.169
n5061.out[0] (.names)                                            0.261     7.430
n4571.in[1] (.names)                                             1.014     8.444
n4571.out[0] (.names)                                            0.261     8.705
n4573.in[0] (.names)                                             1.014     9.719
n4573.out[0] (.names)                                            0.261     9.980
n4967.in[2] (.names)                                             1.014    10.993
n4967.out[0] (.names)                                            0.261    11.254
n4979.in[2] (.names)                                             1.014    12.268
n4979.out[0] (.names)                                            0.261    12.529
n5002.in[0] (.names)                                             1.014    13.543
n5002.out[0] (.names)                                            0.261    13.804
n5003.in[2] (.names)                                             1.014    14.818
n5003.out[0] (.names)                                            0.261    15.079
n2490.in[1] (.names)                                             1.014    16.093
n2490.out[0] (.names)                                            0.261    16.354
n4968.in[1] (.names)                                             1.014    17.367
n4968.out[0] (.names)                                            0.261    17.628
n4949.in[0] (.names)                                             1.014    18.642
n4949.out[0] (.names)                                            0.261    18.903
n2362.in[0] (.names)                                             1.014    19.917
n2362.out[0] (.names)                                            0.261    20.178
n4991.in[1] (.names)                                             1.014    21.192
n4991.out[0] (.names)                                            0.261    21.453
n4994.in[3] (.names)                                             1.014    22.467
n4994.out[0] (.names)                                            0.261    22.728
n4995.in[0] (.names)                                             1.014    23.742
n4995.out[0] (.names)                                            0.261    24.003
n4996.in[0] (.names)                                             1.014    25.016
n4996.out[0] (.names)                                            0.261    25.277
n4974.in[0] (.names)                                             1.014    26.291
n4974.out[0] (.names)                                            0.261    26.552
n4976.in[2] (.names)                                             1.014    27.566
n4976.out[0] (.names)                                            0.261    27.827
n4978.in[1] (.names)                                             1.014    28.841
n4978.out[0] (.names)                                            0.261    29.102
n3279.in[1] (.names)                                             1.014    30.116
n3279.out[0] (.names)                                            0.261    30.377
n4986.in[0] (.names)                                             1.014    31.390
n4986.out[0] (.names)                                            0.261    31.651
n5043.in[1] (.names)                                             1.014    32.665
n5043.out[0] (.names)                                            0.261    32.926
n5044.in[1] (.names)                                             1.014    33.940
n5044.out[0] (.names)                                            0.261    34.201
n9030.in[0] (.names)                                             1.014    35.215
n9030.out[0] (.names)                                            0.261    35.476
n9439.in[2] (.names)                                             1.014    36.490
n9439.out[0] (.names)                                            0.261    36.751
n9359.in[0] (.names)                                             1.014    37.765
n9359.out[0] (.names)                                            0.261    38.026
n9432.in[0] (.names)                                             1.014    39.039
n9432.out[0] (.names)                                            0.261    39.300
n9413.in[1] (.names)                                             1.014    40.314
n9413.out[0] (.names)                                            0.261    40.575
n9414.in[2] (.names)                                             1.014    41.589
n9414.out[0] (.names)                                            0.261    41.850
n9418.in[0] (.names)                                             1.014    42.864
n9418.out[0] (.names)                                            0.261    43.125
n9416.in[0] (.names)                                             1.014    44.139
n9416.out[0] (.names)                                            0.261    44.400
n9417.in[1] (.names)                                             1.014    45.413
n9417.out[0] (.names)                                            0.261    45.674
n9475.in[1] (.names)                                             1.014    46.688
n9475.out[0] (.names)                                            0.261    46.949
n9444.in[1] (.names)                                             1.014    47.963
n9444.out[0] (.names)                                            0.261    48.224
n2945.in[0] (.names)                                             1.014    49.238
n2945.out[0] (.names)                                            0.261    49.499
n9447.in[0] (.names)                                             1.014    50.513
n9447.out[0] (.names)                                            0.261    50.774
n8919.in[1] (.names)                                             1.014    51.787
n8919.out[0] (.names)                                            0.261    52.048
n3008.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3008.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 52
Startpoint: n4815.Q[0] (.latch clocked by pclk)
Endpoint  : n8799.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4815.clk[0] (.latch)                                            1.014     1.014
n4815.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2892.in[0] (.names)                                             1.014     2.070
n2892.out[0] (.names)                                            0.261     2.331
n10078.in[0] (.names)                                            1.014     3.344
n10078.out[0] (.names)                                           0.261     3.605
n2889.in[0] (.names)                                             1.014     4.619
n2889.out[0] (.names)                                            0.261     4.880
n7764.in[0] (.names)                                             1.014     5.894
n7764.out[0] (.names)                                            0.261     6.155
n10242.in[1] (.names)                                            1.014     7.169
n10242.out[0] (.names)                                           0.261     7.430
n10236.in[1] (.names)                                            1.014     8.444
n10236.out[0] (.names)                                           0.261     8.705
n10237.in[0] (.names)                                            1.014     9.719
n10237.out[0] (.names)                                           0.261     9.980
n10239.in[2] (.names)                                            1.014    10.993
n10239.out[0] (.names)                                           0.261    11.254
n10240.in[1] (.names)                                            1.014    12.268
n10240.out[0] (.names)                                           0.261    12.529
n10241.in[0] (.names)                                            1.014    13.543
n10241.out[0] (.names)                                           0.261    13.804
n10243.in[1] (.names)                                            1.014    14.818
n10243.out[0] (.names)                                           0.261    15.079
n10211.in[1] (.names)                                            1.014    16.093
n10211.out[0] (.names)                                           0.261    16.354
n9788.in[1] (.names)                                             1.014    17.367
n9788.out[0] (.names)                                            0.261    17.628
n10057.in[0] (.names)                                            1.014    18.642
n10057.out[0] (.names)                                           0.261    18.903
n10058.in[0] (.names)                                            1.014    19.917
n10058.out[0] (.names)                                           0.261    20.178
n10059.in[0] (.names)                                            1.014    21.192
n10059.out[0] (.names)                                           0.261    21.453
n10098.in[0] (.names)                                            1.014    22.467
n10098.out[0] (.names)                                           0.261    22.728
n10074.in[1] (.names)                                            1.014    23.742
n10074.out[0] (.names)                                           0.261    24.003
n3273.in[1] (.names)                                             1.014    25.016
n3273.out[0] (.names)                                            0.261    25.277
n10097.in[1] (.names)                                            1.014    26.291
n10097.out[0] (.names)                                           0.261    26.552
n9968.in[0] (.names)                                             1.014    27.566
n9968.out[0] (.names)                                            0.261    27.827
n9772.in[1] (.names)                                             1.014    28.841
n9772.out[0] (.names)                                            0.261    29.102
n9969.in[0] (.names)                                             1.014    30.116
n9969.out[0] (.names)                                            0.261    30.377
n9970.in[0] (.names)                                             1.014    31.390
n9970.out[0] (.names)                                            0.261    31.651
n9971.in[0] (.names)                                             1.014    32.665
n9971.out[0] (.names)                                            0.261    32.926
n9972.in[1] (.names)                                             1.014    33.940
n9972.out[0] (.names)                                            0.261    34.201
n9973.in[0] (.names)                                             1.014    35.215
n9973.out[0] (.names)                                            0.261    35.476
n10284.in[1] (.names)                                            1.014    36.490
n10284.out[0] (.names)                                           0.261    36.751
n2584.in[1] (.names)                                             1.014    37.765
n2584.out[0] (.names)                                            0.261    38.026
n3371.in[0] (.names)                                             1.014    39.039
n3371.out[0] (.names)                                            0.261    39.300
n13077.in[0] (.names)                                            1.014    40.314
n13077.out[0] (.names)                                           0.261    40.575
n13078.in[0] (.names)                                            1.014    41.589
n13078.out[0] (.names)                                           0.261    41.850
n13019.in[1] (.names)                                            1.014    42.864
n13019.out[0] (.names)                                           0.261    43.125
n13089.in[0] (.names)                                            1.014    44.139
n13089.out[0] (.names)                                           0.261    44.400
n12757.in[0] (.names)                                            1.014    45.413
n12757.out[0] (.names)                                           0.261    45.674
n12758.in[1] (.names)                                            1.014    46.688
n12758.out[0] (.names)                                           0.261    46.949
n12778.in[2] (.names)                                            1.014    47.963
n12778.out[0] (.names)                                           0.261    48.224
n12781.in[1] (.names)                                            1.014    49.238
n12781.out[0] (.names)                                           0.261    49.499
n12783.in[0] (.names)                                            1.014    50.513
n12783.out[0] (.names)                                           0.261    50.774
n8798.in[1] (.names)                                             1.014    51.787
n8798.out[0] (.names)                                            0.261    52.048
n8799.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8799.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 53
Startpoint: n4293.Q[0] (.latch clocked by pclk)
Endpoint  : n4257.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4293.clk[0] (.latch)                                            1.014     1.014
n4293.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3815.in[0] (.names)                                             1.014     2.070
n3815.out[0] (.names)                                            0.261     2.331
n3816.in[0] (.names)                                             1.014     3.344
n3816.out[0] (.names)                                            0.261     3.605
n2551.in[0] (.names)                                             1.014     4.619
n2551.out[0] (.names)                                            0.261     4.880
n3817.in[0] (.names)                                             1.014     5.894
n3817.out[0] (.names)                                            0.261     6.155
n3819.in[2] (.names)                                             1.014     7.169
n3819.out[0] (.names)                                            0.261     7.430
n3820.in[0] (.names)                                             1.014     8.444
n3820.out[0] (.names)                                            0.261     8.705
n3831.in[2] (.names)                                             1.014     9.719
n3831.out[0] (.names)                                            0.261     9.980
n3832.in[0] (.names)                                             1.014    10.993
n3832.out[0] (.names)                                            0.261    11.254
n3833.in[0] (.names)                                             1.014    12.268
n3833.out[0] (.names)                                            0.261    12.529
n4929.in[0] (.names)                                             1.014    13.543
n4929.out[0] (.names)                                            0.261    13.804
n4930.in[0] (.names)                                             1.014    14.818
n4930.out[0] (.names)                                            0.261    15.079
n4933.in[1] (.names)                                             1.014    16.093
n4933.out[0] (.names)                                            0.261    16.354
n4858.in[0] (.names)                                             1.014    17.367
n4858.out[0] (.names)                                            0.261    17.628
n4610.in[0] (.names)                                             1.014    18.642
n4610.out[0] (.names)                                            0.261    18.903
n4611.in[3] (.names)                                             1.014    19.917
n4611.out[0] (.names)                                            0.261    20.178
n4613.in[0] (.names)                                             1.014    21.192
n4613.out[0] (.names)                                            0.261    21.453
n3621.in[0] (.names)                                             1.014    22.467
n3621.out[0] (.names)                                            0.261    22.728
n4869.in[3] (.names)                                             1.014    23.742
n4869.out[0] (.names)                                            0.261    24.003
n4870.in[0] (.names)                                             1.014    25.016
n4870.out[0] (.names)                                            0.261    25.277
n4872.in[0] (.names)                                             1.014    26.291
n4872.out[0] (.names)                                            0.261    26.552
n4097.in[0] (.names)                                             1.014    27.566
n4097.out[0] (.names)                                            0.261    27.827
n4100.in[1] (.names)                                             1.014    28.841
n4100.out[0] (.names)                                            0.261    29.102
n4121.in[1] (.names)                                             1.014    30.116
n4121.out[0] (.names)                                            0.261    30.377
n3524.in[0] (.names)                                             1.014    31.390
n3524.out[0] (.names)                                            0.261    31.651
n4525.in[0] (.names)                                             1.014    32.665
n4525.out[0] (.names)                                            0.261    32.926
n4270.in[0] (.names)                                             1.014    33.940
n4270.out[0] (.names)                                            0.261    34.201
n4526.in[0] (.names)                                             1.014    35.215
n4526.out[0] (.names)                                            0.261    35.476
n4529.in[1] (.names)                                             1.014    36.490
n4529.out[0] (.names)                                            0.261    36.751
n4530.in[0] (.names)                                             1.014    37.765
n4530.out[0] (.names)                                            0.261    38.026
n4532.in[3] (.names)                                             1.014    39.039
n4532.out[0] (.names)                                            0.261    39.300
n3724.in[2] (.names)                                             1.014    40.314
n3724.out[0] (.names)                                            0.261    40.575
n4534.in[2] (.names)                                             1.014    41.589
n4534.out[0] (.names)                                            0.261    41.850
n4535.in[0] (.names)                                             1.014    42.864
n4535.out[0] (.names)                                            0.261    43.125
n4536.in[0] (.names)                                             1.014    44.139
n4536.out[0] (.names)                                            0.261    44.400
n3112.in[3] (.names)                                             1.014    45.413
n3112.out[0] (.names)                                            0.261    45.674
n4410.in[1] (.names)                                             1.014    46.688
n4410.out[0] (.names)                                            0.261    46.949
n3187.in[0] (.names)                                             1.014    47.963
n3187.out[0] (.names)                                            0.261    48.224
n4496.in[1] (.names)                                             1.014    49.238
n4496.out[0] (.names)                                            0.261    49.499
n4255.in[0] (.names)                                             1.014    50.513
n4255.out[0] (.names)                                            0.261    50.774
n3317.in[1] (.names)                                             1.014    51.787
n3317.out[0] (.names)                                            0.261    52.048
n4257.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4257.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 54
Startpoint: n7252.Q[0] (.latch clocked by pclk)
Endpoint  : n8802.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7252.clk[0] (.latch)                                            1.014     1.014
n7252.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8367.in[0] (.names)                                             1.014     2.070
n8367.out[0] (.names)                                            0.261     2.331
n8368.in[0] (.names)                                             1.014     3.344
n8368.out[0] (.names)                                            0.261     3.605
n8369.in[0] (.names)                                             1.014     4.619
n8369.out[0] (.names)                                            0.261     4.880
n8370.in[0] (.names)                                             1.014     5.894
n8370.out[0] (.names)                                            0.261     6.155
n8357.in[0] (.names)                                             1.014     7.169
n8357.out[0] (.names)                                            0.261     7.430
n8358.in[2] (.names)                                             1.014     8.444
n8358.out[0] (.names)                                            0.261     8.705
n8363.in[0] (.names)                                             1.014     9.719
n8363.out[0] (.names)                                            0.261     9.980
n8486.in[2] (.names)                                             1.014    10.993
n8486.out[0] (.names)                                            0.261    11.254
n12529.in[0] (.names)                                            1.014    12.268
n12529.out[0] (.names)                                           0.261    12.529
n12327.in[1] (.names)                                            1.014    13.543
n12327.out[0] (.names)                                           0.261    13.804
n12533.in[0] (.names)                                            1.014    14.818
n12533.out[0] (.names)                                           0.261    15.079
n12515.in[0] (.names)                                            1.014    16.093
n12515.out[0] (.names)                                           0.261    16.354
n12516.in[2] (.names)                                            1.014    17.367
n12516.out[0] (.names)                                           0.261    17.628
n12525.in[0] (.names)                                            1.014    18.642
n12525.out[0] (.names)                                           0.261    18.903
n12522.in[0] (.names)                                            1.014    19.917
n12522.out[0] (.names)                                           0.261    20.178
n12523.in[0] (.names)                                            1.014    21.192
n12523.out[0] (.names)                                           0.261    21.453
n12469.in[0] (.names)                                            1.014    22.467
n12469.out[0] (.names)                                           0.261    22.728
n3413.in[1] (.names)                                             1.014    23.742
n3413.out[0] (.names)                                            0.261    24.003
n10506.in[0] (.names)                                            1.014    25.016
n10506.out[0] (.names)                                           0.261    25.277
n10507.in[0] (.names)                                            1.014    26.291
n10507.out[0] (.names)                                           0.261    26.552
n10513.in[2] (.names)                                            1.014    27.566
n10513.out[0] (.names)                                           0.261    27.827
n10437.in[0] (.names)                                            1.014    28.841
n10437.out[0] (.names)                                           0.261    29.102
n2304.in[2] (.names)                                             1.014    30.116
n2304.out[0] (.names)                                            0.261    30.377
n10444.in[0] (.names)                                            1.014    31.390
n10444.out[0] (.names)                                           0.261    31.651
n3115.in[0] (.names)                                             1.014    32.665
n3115.out[0] (.names)                                            0.261    32.926
n10508.in[2] (.names)                                            1.014    33.940
n10508.out[0] (.names)                                           0.261    34.201
n10520.in[2] (.names)                                            1.014    35.215
n10520.out[0] (.names)                                           0.261    35.476
n10521.in[3] (.names)                                            1.014    36.490
n10521.out[0] (.names)                                           0.261    36.751
n8915.in[0] (.names)                                             1.014    37.765
n8915.out[0] (.names)                                            0.261    38.026
n10527.in[1] (.names)                                            1.014    39.039
n10527.out[0] (.names)                                           0.261    39.300
n10380.in[2] (.names)                                            1.014    40.314
n10380.out[0] (.names)                                           0.261    40.575
n10492.in[0] (.names)                                            1.014    41.589
n10492.out[0] (.names)                                           0.261    41.850
n10511.in[1] (.names)                                            1.014    42.864
n10511.out[0] (.names)                                           0.261    43.125
n3123.in[0] (.names)                                             1.014    44.139
n3123.out[0] (.names)                                            0.261    44.400
n8856.in[1] (.names)                                             1.014    45.413
n8856.out[0] (.names)                                            0.261    45.674
n10332.in[2] (.names)                                            1.014    46.688
n10332.out[0] (.names)                                           0.261    46.949
n9513.in[1] (.names)                                             1.014    47.963
n9513.out[0] (.names)                                            0.261    48.224
n9514.in[0] (.names)                                             1.014    49.238
n9514.out[0] (.names)                                            0.261    49.499
n9515.in[0] (.names)                                             1.014    50.513
n9515.out[0] (.names)                                            0.261    50.774
n8801.in[0] (.names)                                             1.014    51.787
n8801.out[0] (.names)                                            0.261    52.048
n8802.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8802.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 55
Startpoint: n3175.Q[0] (.latch clocked by pclk)
Endpoint  : n10984.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3175.clk[0] (.latch)                                            1.014     1.014
n3175.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n12517.in[0] (.names)                                            1.014     2.070
n12517.out[0] (.names)                                           0.261     2.331
n2303.in[0] (.names)                                             1.014     3.344
n2303.out[0] (.names)                                            0.261     3.605
n12840.in[2] (.names)                                            1.014     4.619
n12840.out[0] (.names)                                           0.261     4.880
n12842.in[0] (.names)                                            1.014     5.894
n12842.out[0] (.names)                                           0.261     6.155
n12831.in[0] (.names)                                            1.014     7.169
n12831.out[0] (.names)                                           0.261     7.430
n12832.in[0] (.names)                                            1.014     8.444
n12832.out[0] (.names)                                           0.261     8.705
n12838.in[2] (.names)                                            1.014     9.719
n12838.out[0] (.names)                                           0.261     9.980
n12839.in[0] (.names)                                            1.014    10.993
n12839.out[0] (.names)                                           0.261    11.254
n12833.in[1] (.names)                                            1.014    12.268
n12833.out[0] (.names)                                           0.261    12.529
n12834.in[0] (.names)                                            1.014    13.543
n12834.out[0] (.names)                                           0.261    13.804
n12836.in[0] (.names)                                            1.014    14.818
n12836.out[0] (.names)                                           0.261    15.079
n12847.in[0] (.names)                                            1.014    16.093
n12847.out[0] (.names)                                           0.261    16.354
n12848.in[1] (.names)                                            1.014    17.367
n12848.out[0] (.names)                                           0.261    17.628
n12849.in[2] (.names)                                            1.014    18.642
n12849.out[0] (.names)                                           0.261    18.903
n12865.in[0] (.names)                                            1.014    19.917
n12865.out[0] (.names)                                           0.261    20.178
n3130.in[0] (.names)                                             1.014    21.192
n3130.out[0] (.names)                                            0.261    21.453
n12266.in[0] (.names)                                            1.014    22.467
n12266.out[0] (.names)                                           0.261    22.728
n12962.in[0] (.names)                                            1.014    23.742
n12962.out[0] (.names)                                           0.261    24.003
n12791.in[0] (.names)                                            1.014    25.016
n12791.out[0] (.names)                                           0.261    25.277
n12911.in[0] (.names)                                            1.014    26.291
n12911.out[0] (.names)                                           0.261    26.552
n12963.in[0] (.names)                                            1.014    27.566
n12963.out[0] (.names)                                           0.261    27.827
n12959.in[2] (.names)                                            1.014    28.841
n12959.out[0] (.names)                                           0.261    29.102
n5213.in[1] (.names)                                             1.014    30.116
n5213.out[0] (.names)                                            0.261    30.377
n12826.in[1] (.names)                                            1.014    31.390
n12826.out[0] (.names)                                           0.261    31.651
n12827.in[1] (.names)                                            1.014    32.665
n12827.out[0] (.names)                                           0.261    32.926
n12920.in[1] (.names)                                            1.014    33.940
n12920.out[0] (.names)                                           0.261    34.201
n12882.in[1] (.names)                                            1.014    35.215
n12882.out[0] (.names)                                           0.261    35.476
n12883.in[2] (.names)                                            1.014    36.490
n12883.out[0] (.names)                                           0.261    36.751
n12886.in[2] (.names)                                            1.014    37.765
n12886.out[0] (.names)                                           0.261    38.026
n12887.in[1] (.names)                                            1.014    39.039
n12887.out[0] (.names)                                           0.261    39.300
n11442.in[2] (.names)                                            1.014    40.314
n11442.out[0] (.names)                                           0.261    40.575
n11444.in[2] (.names)                                            1.014    41.589
n11444.out[0] (.names)                                           0.261    41.850
n11447.in[2] (.names)                                            1.014    42.864
n11447.out[0] (.names)                                           0.261    43.125
n11451.in[1] (.names)                                            1.014    44.139
n11451.out[0] (.names)                                           0.261    44.400
n11448.in[0] (.names)                                            1.014    45.413
n11448.out[0] (.names)                                           0.261    45.674
n11453.in[0] (.names)                                            1.014    46.688
n11453.out[0] (.names)                                           0.261    46.949
n11454.in[0] (.names)                                            1.014    47.963
n11454.out[0] (.names)                                           0.261    48.224
n11545.in[1] (.names)                                            1.014    49.238
n11545.out[0] (.names)                                           0.261    49.499
n10994.in[1] (.names)                                            1.014    50.513
n10994.out[0] (.names)                                           0.261    50.774
n10983.in[0] (.names)                                            1.014    51.787
n10983.out[0] (.names)                                           0.261    52.048
n10984.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10984.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 56
Startpoint: n3175.Q[0] (.latch clocked by pclk)
Endpoint  : n2523.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3175.clk[0] (.latch)                                            1.014     1.014
n3175.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n12517.in[0] (.names)                                            1.014     2.070
n12517.out[0] (.names)                                           0.261     2.331
n2303.in[0] (.names)                                             1.014     3.344
n2303.out[0] (.names)                                            0.261     3.605
n12840.in[2] (.names)                                            1.014     4.619
n12840.out[0] (.names)                                           0.261     4.880
n12842.in[0] (.names)                                            1.014     5.894
n12842.out[0] (.names)                                           0.261     6.155
n12831.in[0] (.names)                                            1.014     7.169
n12831.out[0] (.names)                                           0.261     7.430
n12832.in[0] (.names)                                            1.014     8.444
n12832.out[0] (.names)                                           0.261     8.705
n12838.in[2] (.names)                                            1.014     9.719
n12838.out[0] (.names)                                           0.261     9.980
n12839.in[0] (.names)                                            1.014    10.993
n12839.out[0] (.names)                                           0.261    11.254
n12833.in[1] (.names)                                            1.014    12.268
n12833.out[0] (.names)                                           0.261    12.529
n12834.in[0] (.names)                                            1.014    13.543
n12834.out[0] (.names)                                           0.261    13.804
n12836.in[0] (.names)                                            1.014    14.818
n12836.out[0] (.names)                                           0.261    15.079
n12847.in[0] (.names)                                            1.014    16.093
n12847.out[0] (.names)                                           0.261    16.354
n12848.in[1] (.names)                                            1.014    17.367
n12848.out[0] (.names)                                           0.261    17.628
n12849.in[2] (.names)                                            1.014    18.642
n12849.out[0] (.names)                                           0.261    18.903
n12865.in[0] (.names)                                            1.014    19.917
n12865.out[0] (.names)                                           0.261    20.178
n3130.in[0] (.names)                                             1.014    21.192
n3130.out[0] (.names)                                            0.261    21.453
n12266.in[0] (.names)                                            1.014    22.467
n12266.out[0] (.names)                                           0.261    22.728
n12962.in[0] (.names)                                            1.014    23.742
n12962.out[0] (.names)                                           0.261    24.003
n12791.in[0] (.names)                                            1.014    25.016
n12791.out[0] (.names)                                           0.261    25.277
n12911.in[0] (.names)                                            1.014    26.291
n12911.out[0] (.names)                                           0.261    26.552
n12963.in[0] (.names)                                            1.014    27.566
n12963.out[0] (.names)                                           0.261    27.827
n12959.in[2] (.names)                                            1.014    28.841
n12959.out[0] (.names)                                           0.261    29.102
n5213.in[1] (.names)                                             1.014    30.116
n5213.out[0] (.names)                                            0.261    30.377
n12826.in[1] (.names)                                            1.014    31.390
n12826.out[0] (.names)                                           0.261    31.651
n12827.in[1] (.names)                                            1.014    32.665
n12827.out[0] (.names)                                           0.261    32.926
n12920.in[1] (.names)                                            1.014    33.940
n12920.out[0] (.names)                                           0.261    34.201
n12882.in[1] (.names)                                            1.014    35.215
n12882.out[0] (.names)                                           0.261    35.476
n12883.in[2] (.names)                                            1.014    36.490
n12883.out[0] (.names)                                           0.261    36.751
n12886.in[2] (.names)                                            1.014    37.765
n12886.out[0] (.names)                                           0.261    38.026
n12887.in[1] (.names)                                            1.014    39.039
n12887.out[0] (.names)                                           0.261    39.300
n11442.in[2] (.names)                                            1.014    40.314
n11442.out[0] (.names)                                           0.261    40.575
n11444.in[2] (.names)                                            1.014    41.589
n11444.out[0] (.names)                                           0.261    41.850
n11447.in[2] (.names)                                            1.014    42.864
n11447.out[0] (.names)                                           0.261    43.125
n11451.in[1] (.names)                                            1.014    44.139
n11451.out[0] (.names)                                           0.261    44.400
n11448.in[0] (.names)                                            1.014    45.413
n11448.out[0] (.names)                                           0.261    45.674
n11453.in[0] (.names)                                            1.014    46.688
n11453.out[0] (.names)                                           0.261    46.949
n11458.in[0] (.names)                                            1.014    47.963
n11458.out[0] (.names)                                           0.261    48.224
n11461.in[1] (.names)                                            1.014    49.238
n11461.out[0] (.names)                                           0.261    49.499
n11601.in[0] (.names)                                            1.014    50.513
n11601.out[0] (.names)                                           0.261    50.774
n3440.in[0] (.names)                                             1.014    51.787
n3440.out[0] (.names)                                            0.261    52.048
n2523.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2523.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 57
Startpoint: n3175.Q[0] (.latch clocked by pclk)
Endpoint  : n11556.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3175.clk[0] (.latch)                                            1.014     1.014
n3175.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n12517.in[0] (.names)                                            1.014     2.070
n12517.out[0] (.names)                                           0.261     2.331
n2303.in[0] (.names)                                             1.014     3.344
n2303.out[0] (.names)                                            0.261     3.605
n12840.in[2] (.names)                                            1.014     4.619
n12840.out[0] (.names)                                           0.261     4.880
n12842.in[0] (.names)                                            1.014     5.894
n12842.out[0] (.names)                                           0.261     6.155
n12831.in[0] (.names)                                            1.014     7.169
n12831.out[0] (.names)                                           0.261     7.430
n12832.in[0] (.names)                                            1.014     8.444
n12832.out[0] (.names)                                           0.261     8.705
n12838.in[2] (.names)                                            1.014     9.719
n12838.out[0] (.names)                                           0.261     9.980
n12839.in[0] (.names)                                            1.014    10.993
n12839.out[0] (.names)                                           0.261    11.254
n12833.in[1] (.names)                                            1.014    12.268
n12833.out[0] (.names)                                           0.261    12.529
n12834.in[0] (.names)                                            1.014    13.543
n12834.out[0] (.names)                                           0.261    13.804
n12836.in[0] (.names)                                            1.014    14.818
n12836.out[0] (.names)                                           0.261    15.079
n12847.in[0] (.names)                                            1.014    16.093
n12847.out[0] (.names)                                           0.261    16.354
n12848.in[1] (.names)                                            1.014    17.367
n12848.out[0] (.names)                                           0.261    17.628
n12849.in[2] (.names)                                            1.014    18.642
n12849.out[0] (.names)                                           0.261    18.903
n12865.in[0] (.names)                                            1.014    19.917
n12865.out[0] (.names)                                           0.261    20.178
n3130.in[0] (.names)                                             1.014    21.192
n3130.out[0] (.names)                                            0.261    21.453
n12266.in[0] (.names)                                            1.014    22.467
n12266.out[0] (.names)                                           0.261    22.728
n12962.in[0] (.names)                                            1.014    23.742
n12962.out[0] (.names)                                           0.261    24.003
n12791.in[0] (.names)                                            1.014    25.016
n12791.out[0] (.names)                                           0.261    25.277
n12911.in[0] (.names)                                            1.014    26.291
n12911.out[0] (.names)                                           0.261    26.552
n12963.in[0] (.names)                                            1.014    27.566
n12963.out[0] (.names)                                           0.261    27.827
n12959.in[2] (.names)                                            1.014    28.841
n12959.out[0] (.names)                                           0.261    29.102
n5213.in[1] (.names)                                             1.014    30.116
n5213.out[0] (.names)                                            0.261    30.377
n12826.in[1] (.names)                                            1.014    31.390
n12826.out[0] (.names)                                           0.261    31.651
n12827.in[1] (.names)                                            1.014    32.665
n12827.out[0] (.names)                                           0.261    32.926
n12920.in[1] (.names)                                            1.014    33.940
n12920.out[0] (.names)                                           0.261    34.201
n12882.in[1] (.names)                                            1.014    35.215
n12882.out[0] (.names)                                           0.261    35.476
n12883.in[2] (.names)                                            1.014    36.490
n12883.out[0] (.names)                                           0.261    36.751
n12886.in[2] (.names)                                            1.014    37.765
n12886.out[0] (.names)                                           0.261    38.026
n12887.in[1] (.names)                                            1.014    39.039
n12887.out[0] (.names)                                           0.261    39.300
n11442.in[2] (.names)                                            1.014    40.314
n11442.out[0] (.names)                                           0.261    40.575
n11444.in[2] (.names)                                            1.014    41.589
n11444.out[0] (.names)                                           0.261    41.850
n11447.in[2] (.names)                                            1.014    42.864
n11447.out[0] (.names)                                           0.261    43.125
n11451.in[1] (.names)                                            1.014    44.139
n11451.out[0] (.names)                                           0.261    44.400
n11448.in[0] (.names)                                            1.014    45.413
n11448.out[0] (.names)                                           0.261    45.674
n11453.in[0] (.names)                                            1.014    46.688
n11453.out[0] (.names)                                           0.261    46.949
n11458.in[0] (.names)                                            1.014    47.963
n11458.out[0] (.names)                                           0.261    48.224
n11461.in[1] (.names)                                            1.014    49.238
n11461.out[0] (.names)                                           0.261    49.499
n11601.in[0] (.names)                                            1.014    50.513
n11601.out[0] (.names)                                           0.261    50.774
n3440.in[0] (.names)                                             1.014    51.787
n3440.out[0] (.names)                                            0.261    52.048
n11556.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11556.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 58
Startpoint: n5097.Q[0] (.latch clocked by pclk)
Endpoint  : n4555.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5097.clk[0] (.latch)                                            1.014     1.014
n5097.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9824.in[0] (.names)                                             1.014     2.070
n9824.out[0] (.names)                                            0.261     2.331
n9822.in[1] (.names)                                             1.014     3.344
n9822.out[0] (.names)                                            0.261     3.605
n9823.in[0] (.names)                                             1.014     4.619
n9823.out[0] (.names)                                            0.261     4.880
n9828.in[0] (.names)                                             1.014     5.894
n9828.out[0] (.names)                                            0.261     6.155
n9853.in[1] (.names)                                             1.014     7.169
n9853.out[0] (.names)                                            0.261     7.430
n9873.in[0] (.names)                                             1.014     8.444
n9873.out[0] (.names)                                            0.261     8.705
n9876.in[1] (.names)                                             1.014     9.719
n9876.out[0] (.names)                                            0.261     9.980
n9877.in[0] (.names)                                             1.014    10.993
n9877.out[0] (.names)                                            0.261    11.254
n9878.in[0] (.names)                                             1.014    12.268
n9878.out[0] (.names)                                            0.261    12.529
n9879.in[1] (.names)                                             1.014    13.543
n9879.out[0] (.names)                                            0.261    13.804
n2911.in[1] (.names)                                             1.014    14.818
n2911.out[0] (.names)                                            0.261    15.079
n10555.in[2] (.names)                                            1.014    16.093
n10555.out[0] (.names)                                           0.261    16.354
n10556.in[2] (.names)                                            1.014    17.367
n10556.out[0] (.names)                                           0.261    17.628
n10561.in[2] (.names)                                            1.014    18.642
n10561.out[0] (.names)                                           0.261    18.903
n10582.in[0] (.names)                                            1.014    19.917
n10582.out[0] (.names)                                           0.261    20.178
n7927.in[1] (.names)                                             1.014    21.192
n7927.out[0] (.names)                                            0.261    21.453
n10563.in[1] (.names)                                            1.014    22.467
n10563.out[0] (.names)                                           0.261    22.728
n10564.in[0] (.names)                                            1.014    23.742
n10564.out[0] (.names)                                           0.261    24.003
n10557.in[0] (.names)                                            1.014    25.016
n10557.out[0] (.names)                                           0.261    25.277
n10565.in[0] (.names)                                            1.014    26.291
n10565.out[0] (.names)                                           0.261    26.552
n10576.in[1] (.names)                                            1.014    27.566
n10576.out[0] (.names)                                           0.261    27.827
n10578.in[0] (.names)                                            1.014    28.841
n10578.out[0] (.names)                                           0.261    29.102
n10579.in[1] (.names)                                            1.014    30.116
n10579.out[0] (.names)                                           0.261    30.377
n10567.in[0] (.names)                                            1.014    31.390
n10567.out[0] (.names)                                           0.261    31.651
n10568.in[0] (.names)                                            1.014    32.665
n10568.out[0] (.names)                                           0.261    32.926
n8905.in[0] (.names)                                             1.014    33.940
n8905.out[0] (.names)                                            0.261    34.201
n10571.in[2] (.names)                                            1.014    35.215
n10571.out[0] (.names)                                           0.261    35.476
n10075.in[0] (.names)                                            1.014    36.490
n10075.out[0] (.names)                                           0.261    36.751
n2643.in[0] (.names)                                             1.014    37.765
n2643.out[0] (.names)                                            0.261    38.026
n6355.in[2] (.names)                                             1.014    39.039
n6355.out[0] (.names)                                            0.261    39.300
n6358.in[0] (.names)                                             1.014    40.314
n6358.out[0] (.names)                                            0.261    40.575
n7890.in[0] (.names)                                             1.014    41.589
n7890.out[0] (.names)                                            0.261    41.850
n7869.in[0] (.names)                                             1.014    42.864
n7869.out[0] (.names)                                            0.261    43.125
n7870.in[1] (.names)                                             1.014    44.139
n7870.out[0] (.names)                                            0.261    44.400
n7872.in[2] (.names)                                             1.014    45.413
n7872.out[0] (.names)                                            0.261    45.674
n8390.in[2] (.names)                                             1.014    46.688
n8390.out[0] (.names)                                            0.261    46.949
n3294.in[3] (.names)                                             1.014    47.963
n3294.out[0] (.names)                                            0.261    48.224
n8509.in[0] (.names)                                             1.014    49.238
n8509.out[0] (.names)                                            0.261    49.499
n8510.in[0] (.names)                                             1.014    50.513
n8510.out[0] (.names)                                            0.261    50.774
n5174.in[0] (.names)                                             1.014    51.787
n5174.out[0] (.names)                                            0.261    52.048
n4555.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4555.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 59
Startpoint: n5097.Q[0] (.latch clocked by pclk)
Endpoint  : n8508.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5097.clk[0] (.latch)                                            1.014     1.014
n5097.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9824.in[0] (.names)                                             1.014     2.070
n9824.out[0] (.names)                                            0.261     2.331
n9822.in[1] (.names)                                             1.014     3.344
n9822.out[0] (.names)                                            0.261     3.605
n9823.in[0] (.names)                                             1.014     4.619
n9823.out[0] (.names)                                            0.261     4.880
n9828.in[0] (.names)                                             1.014     5.894
n9828.out[0] (.names)                                            0.261     6.155
n9853.in[1] (.names)                                             1.014     7.169
n9853.out[0] (.names)                                            0.261     7.430
n9873.in[0] (.names)                                             1.014     8.444
n9873.out[0] (.names)                                            0.261     8.705
n9876.in[1] (.names)                                             1.014     9.719
n9876.out[0] (.names)                                            0.261     9.980
n9877.in[0] (.names)                                             1.014    10.993
n9877.out[0] (.names)                                            0.261    11.254
n9878.in[0] (.names)                                             1.014    12.268
n9878.out[0] (.names)                                            0.261    12.529
n9879.in[1] (.names)                                             1.014    13.543
n9879.out[0] (.names)                                            0.261    13.804
n2911.in[1] (.names)                                             1.014    14.818
n2911.out[0] (.names)                                            0.261    15.079
n10555.in[2] (.names)                                            1.014    16.093
n10555.out[0] (.names)                                           0.261    16.354
n10556.in[2] (.names)                                            1.014    17.367
n10556.out[0] (.names)                                           0.261    17.628
n10561.in[2] (.names)                                            1.014    18.642
n10561.out[0] (.names)                                           0.261    18.903
n10582.in[0] (.names)                                            1.014    19.917
n10582.out[0] (.names)                                           0.261    20.178
n7927.in[1] (.names)                                             1.014    21.192
n7927.out[0] (.names)                                            0.261    21.453
n10563.in[1] (.names)                                            1.014    22.467
n10563.out[0] (.names)                                           0.261    22.728
n10564.in[0] (.names)                                            1.014    23.742
n10564.out[0] (.names)                                           0.261    24.003
n10557.in[0] (.names)                                            1.014    25.016
n10557.out[0] (.names)                                           0.261    25.277
n10565.in[0] (.names)                                            1.014    26.291
n10565.out[0] (.names)                                           0.261    26.552
n10576.in[1] (.names)                                            1.014    27.566
n10576.out[0] (.names)                                           0.261    27.827
n10578.in[0] (.names)                                            1.014    28.841
n10578.out[0] (.names)                                           0.261    29.102
n10579.in[1] (.names)                                            1.014    30.116
n10579.out[0] (.names)                                           0.261    30.377
n10567.in[0] (.names)                                            1.014    31.390
n10567.out[0] (.names)                                           0.261    31.651
n10568.in[0] (.names)                                            1.014    32.665
n10568.out[0] (.names)                                           0.261    32.926
n8905.in[0] (.names)                                             1.014    33.940
n8905.out[0] (.names)                                            0.261    34.201
n10571.in[2] (.names)                                            1.014    35.215
n10571.out[0] (.names)                                           0.261    35.476
n10075.in[0] (.names)                                            1.014    36.490
n10075.out[0] (.names)                                           0.261    36.751
n2643.in[0] (.names)                                             1.014    37.765
n2643.out[0] (.names)                                            0.261    38.026
n6355.in[2] (.names)                                             1.014    39.039
n6355.out[0] (.names)                                            0.261    39.300
n6358.in[0] (.names)                                             1.014    40.314
n6358.out[0] (.names)                                            0.261    40.575
n7890.in[0] (.names)                                             1.014    41.589
n7890.out[0] (.names)                                            0.261    41.850
n7869.in[0] (.names)                                             1.014    42.864
n7869.out[0] (.names)                                            0.261    43.125
n7870.in[1] (.names)                                             1.014    44.139
n7870.out[0] (.names)                                            0.261    44.400
n7872.in[2] (.names)                                             1.014    45.413
n7872.out[0] (.names)                                            0.261    45.674
n8390.in[2] (.names)                                             1.014    46.688
n8390.out[0] (.names)                                            0.261    46.949
n3294.in[3] (.names)                                             1.014    47.963
n3294.out[0] (.names)                                            0.261    48.224
n8509.in[0] (.names)                                             1.014    49.238
n8509.out[0] (.names)                                            0.261    49.499
n8510.in[0] (.names)                                             1.014    50.513
n8510.out[0] (.names)                                            0.261    50.774
n5174.in[0] (.names)                                             1.014    51.787
n5174.out[0] (.names)                                            0.261    52.048
n8508.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8508.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 60
Startpoint: n5097.Q[0] (.latch clocked by pclk)
Endpoint  : n10455.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5097.clk[0] (.latch)                                            1.014     1.014
n5097.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9824.in[0] (.names)                                             1.014     2.070
n9824.out[0] (.names)                                            0.261     2.331
n9822.in[1] (.names)                                             1.014     3.344
n9822.out[0] (.names)                                            0.261     3.605
n9823.in[0] (.names)                                             1.014     4.619
n9823.out[0] (.names)                                            0.261     4.880
n9828.in[0] (.names)                                             1.014     5.894
n9828.out[0] (.names)                                            0.261     6.155
n9853.in[1] (.names)                                             1.014     7.169
n9853.out[0] (.names)                                            0.261     7.430
n9873.in[0] (.names)                                             1.014     8.444
n9873.out[0] (.names)                                            0.261     8.705
n9876.in[1] (.names)                                             1.014     9.719
n9876.out[0] (.names)                                            0.261     9.980
n9877.in[0] (.names)                                             1.014    10.993
n9877.out[0] (.names)                                            0.261    11.254
n9878.in[0] (.names)                                             1.014    12.268
n9878.out[0] (.names)                                            0.261    12.529
n9879.in[1] (.names)                                             1.014    13.543
n9879.out[0] (.names)                                            0.261    13.804
n2911.in[1] (.names)                                             1.014    14.818
n2911.out[0] (.names)                                            0.261    15.079
n10555.in[2] (.names)                                            1.014    16.093
n10555.out[0] (.names)                                           0.261    16.354
n10556.in[2] (.names)                                            1.014    17.367
n10556.out[0] (.names)                                           0.261    17.628
n10561.in[2] (.names)                                            1.014    18.642
n10561.out[0] (.names)                                           0.261    18.903
n10582.in[0] (.names)                                            1.014    19.917
n10582.out[0] (.names)                                           0.261    20.178
n7927.in[1] (.names)                                             1.014    21.192
n7927.out[0] (.names)                                            0.261    21.453
n10563.in[1] (.names)                                            1.014    22.467
n10563.out[0] (.names)                                           0.261    22.728
n10564.in[0] (.names)                                            1.014    23.742
n10564.out[0] (.names)                                           0.261    24.003
n10557.in[0] (.names)                                            1.014    25.016
n10557.out[0] (.names)                                           0.261    25.277
n10565.in[0] (.names)                                            1.014    26.291
n10565.out[0] (.names)                                           0.261    26.552
n10576.in[1] (.names)                                            1.014    27.566
n10576.out[0] (.names)                                           0.261    27.827
n10578.in[0] (.names)                                            1.014    28.841
n10578.out[0] (.names)                                           0.261    29.102
n10579.in[1] (.names)                                            1.014    30.116
n10579.out[0] (.names)                                           0.261    30.377
n10567.in[0] (.names)                                            1.014    31.390
n10567.out[0] (.names)                                           0.261    31.651
n10568.in[0] (.names)                                            1.014    32.665
n10568.out[0] (.names)                                           0.261    32.926
n8905.in[0] (.names)                                             1.014    33.940
n8905.out[0] (.names)                                            0.261    34.201
n10571.in[2] (.names)                                            1.014    35.215
n10571.out[0] (.names)                                           0.261    35.476
n10075.in[0] (.names)                                            1.014    36.490
n10075.out[0] (.names)                                           0.261    36.751
n2643.in[0] (.names)                                             1.014    37.765
n2643.out[0] (.names)                                            0.261    38.026
n10573.in[1] (.names)                                            1.014    39.039
n10573.out[0] (.names)                                           0.261    39.300
n10574.in[0] (.names)                                            1.014    40.314
n10574.out[0] (.names)                                           0.261    40.575
n10575.in[0] (.names)                                            1.014    41.589
n10575.out[0] (.names)                                           0.261    41.850
n10577.in[1] (.names)                                            1.014    42.864
n10577.out[0] (.names)                                           0.261    43.125
n8951.in[0] (.names)                                             1.014    44.139
n8951.out[0] (.names)                                            0.261    44.400
n8945.in[0] (.names)                                             1.014    45.413
n8945.out[0] (.names)                                            0.261    45.674
n10457.in[0] (.names)                                            1.014    46.688
n10457.out[0] (.names)                                           0.261    46.949
n10459.in[2] (.names)                                            1.014    47.963
n10459.out[0] (.names)                                           0.261    48.224
n10460.in[0] (.names)                                            1.014    49.238
n10460.out[0] (.names)                                           0.261    49.499
n8937.in[0] (.names)                                             1.014    50.513
n8937.out[0] (.names)                                            0.261    50.774
n10454.in[0] (.names)                                            1.014    51.787
n10454.out[0] (.names)                                           0.261    52.048
n10455.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10455.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 61
Startpoint: n5097.Q[0] (.latch clocked by pclk)
Endpoint  : n8797.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5097.clk[0] (.latch)                                            1.014     1.014
n5097.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9824.in[0] (.names)                                             1.014     2.070
n9824.out[0] (.names)                                            0.261     2.331
n9822.in[1] (.names)                                             1.014     3.344
n9822.out[0] (.names)                                            0.261     3.605
n9823.in[0] (.names)                                             1.014     4.619
n9823.out[0] (.names)                                            0.261     4.880
n9828.in[0] (.names)                                             1.014     5.894
n9828.out[0] (.names)                                            0.261     6.155
n9853.in[1] (.names)                                             1.014     7.169
n9853.out[0] (.names)                                            0.261     7.430
n9873.in[0] (.names)                                             1.014     8.444
n9873.out[0] (.names)                                            0.261     8.705
n9876.in[1] (.names)                                             1.014     9.719
n9876.out[0] (.names)                                            0.261     9.980
n9877.in[0] (.names)                                             1.014    10.993
n9877.out[0] (.names)                                            0.261    11.254
n9878.in[0] (.names)                                             1.014    12.268
n9878.out[0] (.names)                                            0.261    12.529
n9879.in[1] (.names)                                             1.014    13.543
n9879.out[0] (.names)                                            0.261    13.804
n2911.in[1] (.names)                                             1.014    14.818
n2911.out[0] (.names)                                            0.261    15.079
n10555.in[2] (.names)                                            1.014    16.093
n10555.out[0] (.names)                                           0.261    16.354
n10556.in[2] (.names)                                            1.014    17.367
n10556.out[0] (.names)                                           0.261    17.628
n10561.in[2] (.names)                                            1.014    18.642
n10561.out[0] (.names)                                           0.261    18.903
n10582.in[0] (.names)                                            1.014    19.917
n10582.out[0] (.names)                                           0.261    20.178
n7927.in[1] (.names)                                             1.014    21.192
n7927.out[0] (.names)                                            0.261    21.453
n10563.in[1] (.names)                                            1.014    22.467
n10563.out[0] (.names)                                           0.261    22.728
n10564.in[0] (.names)                                            1.014    23.742
n10564.out[0] (.names)                                           0.261    24.003
n10557.in[0] (.names)                                            1.014    25.016
n10557.out[0] (.names)                                           0.261    25.277
n10565.in[0] (.names)                                            1.014    26.291
n10565.out[0] (.names)                                           0.261    26.552
n10576.in[1] (.names)                                            1.014    27.566
n10576.out[0] (.names)                                           0.261    27.827
n10578.in[0] (.names)                                            1.014    28.841
n10578.out[0] (.names)                                           0.261    29.102
n10579.in[1] (.names)                                            1.014    30.116
n10579.out[0] (.names)                                           0.261    30.377
n10567.in[0] (.names)                                            1.014    31.390
n10567.out[0] (.names)                                           0.261    31.651
n10568.in[0] (.names)                                            1.014    32.665
n10568.out[0] (.names)                                           0.261    32.926
n8905.in[0] (.names)                                             1.014    33.940
n8905.out[0] (.names)                                            0.261    34.201
n10571.in[2] (.names)                                            1.014    35.215
n10571.out[0] (.names)                                           0.261    35.476
n10075.in[0] (.names)                                            1.014    36.490
n10075.out[0] (.names)                                           0.261    36.751
n2643.in[0] (.names)                                             1.014    37.765
n2643.out[0] (.names)                                            0.261    38.026
n10573.in[1] (.names)                                            1.014    39.039
n10573.out[0] (.names)                                           0.261    39.300
n10574.in[0] (.names)                                            1.014    40.314
n10574.out[0] (.names)                                           0.261    40.575
n10575.in[0] (.names)                                            1.014    41.589
n10575.out[0] (.names)                                           0.261    41.850
n10577.in[1] (.names)                                            1.014    42.864
n10577.out[0] (.names)                                           0.261    43.125
n10580.in[1] (.names)                                            1.014    44.139
n10580.out[0] (.names)                                           0.261    44.400
n12932.in[1] (.names)                                            1.014    45.413
n12932.out[0] (.names)                                           0.261    45.674
n3355.in[3] (.names)                                             1.014    46.688
n3355.out[0] (.names)                                            0.261    46.949
n8804.in[0] (.names)                                             1.014    47.963
n8804.out[0] (.names)                                            0.261    48.224
n12824.in[2] (.names)                                            1.014    49.238
n12824.out[0] (.names)                                           0.261    49.499
n12813.in[1] (.names)                                            1.014    50.513
n12813.out[0] (.names)                                           0.261    50.774
n8796.in[0] (.names)                                             1.014    51.787
n8796.out[0] (.names)                                            0.261    52.048
n8797.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8797.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 62
Startpoint: n5097.Q[0] (.latch clocked by pclk)
Endpoint  : n12903.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5097.clk[0] (.latch)                                            1.014     1.014
n5097.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9824.in[0] (.names)                                             1.014     2.070
n9824.out[0] (.names)                                            0.261     2.331
n9822.in[1] (.names)                                             1.014     3.344
n9822.out[0] (.names)                                            0.261     3.605
n9823.in[0] (.names)                                             1.014     4.619
n9823.out[0] (.names)                                            0.261     4.880
n9828.in[0] (.names)                                             1.014     5.894
n9828.out[0] (.names)                                            0.261     6.155
n9853.in[1] (.names)                                             1.014     7.169
n9853.out[0] (.names)                                            0.261     7.430
n9873.in[0] (.names)                                             1.014     8.444
n9873.out[0] (.names)                                            0.261     8.705
n9876.in[1] (.names)                                             1.014     9.719
n9876.out[0] (.names)                                            0.261     9.980
n9877.in[0] (.names)                                             1.014    10.993
n9877.out[0] (.names)                                            0.261    11.254
n9878.in[0] (.names)                                             1.014    12.268
n9878.out[0] (.names)                                            0.261    12.529
n9879.in[1] (.names)                                             1.014    13.543
n9879.out[0] (.names)                                            0.261    13.804
n2911.in[1] (.names)                                             1.014    14.818
n2911.out[0] (.names)                                            0.261    15.079
n10555.in[2] (.names)                                            1.014    16.093
n10555.out[0] (.names)                                           0.261    16.354
n10556.in[2] (.names)                                            1.014    17.367
n10556.out[0] (.names)                                           0.261    17.628
n10561.in[2] (.names)                                            1.014    18.642
n10561.out[0] (.names)                                           0.261    18.903
n10582.in[0] (.names)                                            1.014    19.917
n10582.out[0] (.names)                                           0.261    20.178
n7927.in[1] (.names)                                             1.014    21.192
n7927.out[0] (.names)                                            0.261    21.453
n10563.in[1] (.names)                                            1.014    22.467
n10563.out[0] (.names)                                           0.261    22.728
n10564.in[0] (.names)                                            1.014    23.742
n10564.out[0] (.names)                                           0.261    24.003
n10557.in[0] (.names)                                            1.014    25.016
n10557.out[0] (.names)                                           0.261    25.277
n10565.in[0] (.names)                                            1.014    26.291
n10565.out[0] (.names)                                           0.261    26.552
n10576.in[1] (.names)                                            1.014    27.566
n10576.out[0] (.names)                                           0.261    27.827
n10578.in[0] (.names)                                            1.014    28.841
n10578.out[0] (.names)                                           0.261    29.102
n10579.in[1] (.names)                                            1.014    30.116
n10579.out[0] (.names)                                           0.261    30.377
n10567.in[0] (.names)                                            1.014    31.390
n10567.out[0] (.names)                                           0.261    31.651
n10568.in[0] (.names)                                            1.014    32.665
n10568.out[0] (.names)                                           0.261    32.926
n8905.in[0] (.names)                                             1.014    33.940
n8905.out[0] (.names)                                            0.261    34.201
n10571.in[2] (.names)                                            1.014    35.215
n10571.out[0] (.names)                                           0.261    35.476
n10075.in[0] (.names)                                            1.014    36.490
n10075.out[0] (.names)                                           0.261    36.751
n2643.in[0] (.names)                                             1.014    37.765
n2643.out[0] (.names)                                            0.261    38.026
n10573.in[1] (.names)                                            1.014    39.039
n10573.out[0] (.names)                                           0.261    39.300
n10574.in[0] (.names)                                            1.014    40.314
n10574.out[0] (.names)                                           0.261    40.575
n10575.in[0] (.names)                                            1.014    41.589
n10575.out[0] (.names)                                           0.261    41.850
n10577.in[1] (.names)                                            1.014    42.864
n10577.out[0] (.names)                                           0.261    43.125
n10580.in[1] (.names)                                            1.014    44.139
n10580.out[0] (.names)                                           0.261    44.400
n12932.in[1] (.names)                                            1.014    45.413
n12932.out[0] (.names)                                           0.261    45.674
n3355.in[3] (.names)                                             1.014    46.688
n3355.out[0] (.names)                                            0.261    46.949
n8804.in[0] (.names)                                             1.014    47.963
n8804.out[0] (.names)                                            0.261    48.224
n12824.in[2] (.names)                                            1.014    49.238
n12824.out[0] (.names)                                           0.261    49.499
n8810.in[0] (.names)                                             1.014    50.513
n8810.out[0] (.names)                                            0.261    50.774
n12939.in[0] (.names)                                            1.014    51.787
n12939.out[0] (.names)                                           0.261    52.048
n12903.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12903.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 63
Startpoint: n4293.Q[0] (.latch clocked by pclk)
Endpoint  : n8892.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4293.clk[0] (.latch)                                            1.014     1.014
n4293.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3815.in[0] (.names)                                             1.014     2.070
n3815.out[0] (.names)                                            0.261     2.331
n3816.in[0] (.names)                                             1.014     3.344
n3816.out[0] (.names)                                            0.261     3.605
n2551.in[0] (.names)                                             1.014     4.619
n2551.out[0] (.names)                                            0.261     4.880
n3817.in[0] (.names)                                             1.014     5.894
n3817.out[0] (.names)                                            0.261     6.155
n3819.in[2] (.names)                                             1.014     7.169
n3819.out[0] (.names)                                            0.261     7.430
n3820.in[0] (.names)                                             1.014     8.444
n3820.out[0] (.names)                                            0.261     8.705
n3831.in[2] (.names)                                             1.014     9.719
n3831.out[0] (.names)                                            0.261     9.980
n3832.in[0] (.names)                                             1.014    10.993
n3832.out[0] (.names)                                            0.261    11.254
n3833.in[0] (.names)                                             1.014    12.268
n3833.out[0] (.names)                                            0.261    12.529
n4929.in[0] (.names)                                             1.014    13.543
n4929.out[0] (.names)                                            0.261    13.804
n4930.in[0] (.names)                                             1.014    14.818
n4930.out[0] (.names)                                            0.261    15.079
n4933.in[1] (.names)                                             1.014    16.093
n4933.out[0] (.names)                                            0.261    16.354
n4858.in[0] (.names)                                             1.014    17.367
n4858.out[0] (.names)                                            0.261    17.628
n4610.in[0] (.names)                                             1.014    18.642
n4610.out[0] (.names)                                            0.261    18.903
n4611.in[3] (.names)                                             1.014    19.917
n4611.out[0] (.names)                                            0.261    20.178
n4672.in[0] (.names)                                             1.014    21.192
n4672.out[0] (.names)                                            0.261    21.453
n4715.in[1] (.names)                                             1.014    22.467
n4715.out[0] (.names)                                            0.261    22.728
n4703.in[1] (.names)                                             1.014    23.742
n4703.out[0] (.names)                                            0.261    24.003
n4739.in[0] (.names)                                             1.014    25.016
n4739.out[0] (.names)                                            0.261    25.277
n4721.in[1] (.names)                                             1.014    26.291
n4721.out[0] (.names)                                            0.261    26.552
n4722.in[3] (.names)                                             1.014    27.566
n4722.out[0] (.names)                                            0.261    27.827
n2555.in[0] (.names)                                             1.014    28.841
n2555.out[0] (.names)                                            0.261    29.102
n4862.in[0] (.names)                                             1.014    30.116
n4862.out[0] (.names)                                            0.261    30.377
n4882.in[0] (.names)                                             1.014    31.390
n4882.out[0] (.names)                                            0.261    31.651
n4884.in[2] (.names)                                             1.014    32.665
n4884.out[0] (.names)                                            0.261    32.926
n4888.in[2] (.names)                                             1.014    33.940
n4888.out[0] (.names)                                            0.261    34.201
n4891.in[3] (.names)                                             1.014    35.215
n4891.out[0] (.names)                                            0.261    35.476
n9043.in[0] (.names)                                             1.014    36.490
n9043.out[0] (.names)                                            0.261    36.751
n9045.in[2] (.names)                                             1.014    37.765
n9045.out[0] (.names)                                            0.261    38.026
n2914.in[0] (.names)                                             1.014    39.039
n2914.out[0] (.names)                                            0.261    39.300
n9068.in[1] (.names)                                             1.014    40.314
n9068.out[0] (.names)                                            0.261    40.575
n9986.in[0] (.names)                                             1.014    41.589
n9986.out[0] (.names)                                            0.261    41.850
n9987.in[0] (.names)                                             1.014    42.864
n9987.out[0] (.names)                                            0.261    43.125
n9988.in[0] (.names)                                             1.014    44.139
n9988.out[0] (.names)                                            0.261    44.400
n9990.in[0] (.names)                                             1.014    45.413
n9990.out[0] (.names)                                            0.261    45.674
n9978.in[1] (.names)                                             1.014    46.688
n9978.out[0] (.names)                                            0.261    46.949
n9608.in[0] (.names)                                             1.014    47.963
n9608.out[0] (.names)                                            0.261    48.224
n8859.in[0] (.names)                                             1.014    49.238
n8859.out[0] (.names)                                            0.261    49.499
n3405.in[0] (.names)                                             1.014    50.513
n3405.out[0] (.names)                                            0.261    50.774
n8891.in[0] (.names)                                             1.014    51.787
n8891.out[0] (.names)                                            0.261    52.048
n8892.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8892.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 64
Startpoint: n2600.Q[0] (.latch clocked by pclk)
Endpoint  : n12424.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2600.clk[0] (.latch)                                            1.014     1.014
n2600.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9866.in[0] (.names)                                             1.014     2.070
n9866.out[0] (.names)                                            0.261     2.331
n9867.in[0] (.names)                                             1.014     3.344
n9867.out[0] (.names)                                            0.261     3.605
n9909.in[2] (.names)                                             1.014     4.619
n9909.out[0] (.names)                                            0.261     4.880
n9910.in[2] (.names)                                             1.014     5.894
n9910.out[0] (.names)                                            0.261     6.155
n9911.in[0] (.names)                                             1.014     7.169
n9911.out[0] (.names)                                            0.261     7.430
n9912.in[0] (.names)                                             1.014     8.444
n9912.out[0] (.names)                                            0.261     8.705
n9928.in[0] (.names)                                             1.014     9.719
n9928.out[0] (.names)                                            0.261     9.980
n9929.in[1] (.names)                                             1.014    10.993
n9929.out[0] (.names)                                            0.261    11.254
n9939.in[0] (.names)                                             1.014    12.268
n9939.out[0] (.names)                                            0.261    12.529
n2601.in[0] (.names)                                             1.014    13.543
n2601.out[0] (.names)                                            0.261    13.804
n9373.in[0] (.names)                                             1.014    14.818
n9373.out[0] (.names)                                            0.261    15.079
n9943.in[0] (.names)                                             1.014    16.093
n9943.out[0] (.names)                                            0.261    16.354
n9944.in[0] (.names)                                             1.014    17.367
n9944.out[0] (.names)                                            0.261    17.628
n9946.in[2] (.names)                                             1.014    18.642
n9946.out[0] (.names)                                            0.261    18.903
n9800.in[1] (.names)                                             1.014    19.917
n9800.out[0] (.names)                                            0.261    20.178
n9801.in[1] (.names)                                             1.014    21.192
n9801.out[0] (.names)                                            0.261    21.453
n9803.in[1] (.names)                                             1.014    22.467
n9803.out[0] (.names)                                            0.261    22.728
n9805.in[1] (.names)                                             1.014    23.742
n9805.out[0] (.names)                                            0.261    24.003
n9807.in[1] (.names)                                             1.014    25.016
n9807.out[0] (.names)                                            0.261    25.277
n9808.in[0] (.names)                                             1.014    26.291
n9808.out[0] (.names)                                            0.261    26.552
n9813.in[0] (.names)                                             1.014    27.566
n9813.out[0] (.names)                                            0.261    27.827
n9814.in[0] (.names)                                             1.014    28.841
n9814.out[0] (.names)                                            0.261    29.102
n9816.in[0] (.names)                                             1.014    30.116
n9816.out[0] (.names)                                            0.261    30.377
n12346.in[0] (.names)                                            1.014    31.390
n12346.out[0] (.names)                                           0.261    31.651
n12295.in[0] (.names)                                            1.014    32.665
n12295.out[0] (.names)                                           0.261    32.926
n12320.in[1] (.names)                                            1.014    33.940
n12320.out[0] (.names)                                           0.261    34.201
n8902.in[0] (.names)                                             1.014    35.215
n8902.out[0] (.names)                                            0.261    35.476
n12693.in[1] (.names)                                            1.014    36.490
n12693.out[0] (.names)                                           0.261    36.751
n12694.in[1] (.names)                                            1.014    37.765
n12694.out[0] (.names)                                           0.261    38.026
n12652.in[0] (.names)                                            1.014    39.039
n12652.out[0] (.names)                                           0.261    39.300
n12696.in[1] (.names)                                            1.014    40.314
n12696.out[0] (.names)                                           0.261    40.575
n12353.in[0] (.names)                                            1.014    41.589
n12353.out[0] (.names)                                           0.261    41.850
n12354.in[2] (.names)                                            1.014    42.864
n12354.out[0] (.names)                                           0.261    43.125
n12488.in[3] (.names)                                            1.014    44.139
n12488.out[0] (.names)                                           0.261    44.400
n12489.in[0] (.names)                                            1.014    45.413
n12489.out[0] (.names)                                           0.261    45.674
n12490.in[0] (.names)                                            1.014    46.688
n12490.out[0] (.names)                                           0.261    46.949
n12711.in[1] (.names)                                            1.014    47.963
n12711.out[0] (.names)                                           0.261    48.224
n10741.in[0] (.names)                                            1.014    49.238
n10741.out[0] (.names)                                           0.261    49.499
n12422.in[1] (.names)                                            1.014    50.513
n12422.out[0] (.names)                                           0.261    50.774
n12423.in[3] (.names)                                            1.014    51.787
n12423.out[0] (.names)                                           0.261    52.048
n12424.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12424.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 65
Startpoint: n2600.Q[0] (.latch clocked by pclk)
Endpoint  : n9633.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2600.clk[0] (.latch)                                            1.014     1.014
n2600.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9866.in[0] (.names)                                             1.014     2.070
n9866.out[0] (.names)                                            0.261     2.331
n9867.in[0] (.names)                                             1.014     3.344
n9867.out[0] (.names)                                            0.261     3.605
n9909.in[2] (.names)                                             1.014     4.619
n9909.out[0] (.names)                                            0.261     4.880
n9910.in[2] (.names)                                             1.014     5.894
n9910.out[0] (.names)                                            0.261     6.155
n9911.in[0] (.names)                                             1.014     7.169
n9911.out[0] (.names)                                            0.261     7.430
n9912.in[0] (.names)                                             1.014     8.444
n9912.out[0] (.names)                                            0.261     8.705
n9928.in[0] (.names)                                             1.014     9.719
n9928.out[0] (.names)                                            0.261     9.980
n9929.in[1] (.names)                                             1.014    10.993
n9929.out[0] (.names)                                            0.261    11.254
n9939.in[0] (.names)                                             1.014    12.268
n9939.out[0] (.names)                                            0.261    12.529
n2601.in[0] (.names)                                             1.014    13.543
n2601.out[0] (.names)                                            0.261    13.804
n9373.in[0] (.names)                                             1.014    14.818
n9373.out[0] (.names)                                            0.261    15.079
n9943.in[0] (.names)                                             1.014    16.093
n9943.out[0] (.names)                                            0.261    16.354
n9944.in[0] (.names)                                             1.014    17.367
n9944.out[0] (.names)                                            0.261    17.628
n9946.in[2] (.names)                                             1.014    18.642
n9946.out[0] (.names)                                            0.261    18.903
n9800.in[1] (.names)                                             1.014    19.917
n9800.out[0] (.names)                                            0.261    20.178
n9801.in[1] (.names)                                             1.014    21.192
n9801.out[0] (.names)                                            0.261    21.453
n9803.in[1] (.names)                                             1.014    22.467
n9803.out[0] (.names)                                            0.261    22.728
n9805.in[1] (.names)                                             1.014    23.742
n9805.out[0] (.names)                                            0.261    24.003
n9807.in[1] (.names)                                             1.014    25.016
n9807.out[0] (.names)                                            0.261    25.277
n9808.in[0] (.names)                                             1.014    26.291
n9808.out[0] (.names)                                            0.261    26.552
n9813.in[0] (.names)                                             1.014    27.566
n9813.out[0] (.names)                                            0.261    27.827
n9814.in[0] (.names)                                             1.014    28.841
n9814.out[0] (.names)                                            0.261    29.102
n9830.in[2] (.names)                                             1.014    30.116
n9830.out[0] (.names)                                            0.261    30.377
n9859.in[2] (.names)                                             1.014    31.390
n9859.out[0] (.names)                                            0.261    31.651
n10251.in[0] (.names)                                            1.014    32.665
n10251.out[0] (.names)                                           0.261    32.926
n9778.in[0] (.names)                                             1.014    33.940
n9778.out[0] (.names)                                            0.261    34.201
n10263.in[0] (.names)                                            1.014    35.215
n10263.out[0] (.names)                                           0.261    35.476
n10264.in[0] (.names)                                            1.014    36.490
n10264.out[0] (.names)                                           0.261    36.751
n10265.in[0] (.names)                                            1.014    37.765
n10265.out[0] (.names)                                           0.261    38.026
n10266.in[0] (.names)                                            1.014    39.039
n10266.out[0] (.names)                                           0.261    39.300
n10267.in[0] (.names)                                            1.014    40.314
n10267.out[0] (.names)                                           0.261    40.575
n10253.in[0] (.names)                                            1.014    41.589
n10253.out[0] (.names)                                           0.261    41.850
n10127.in[0] (.names)                                            1.014    42.864
n10127.out[0] (.names)                                           0.261    43.125
n10215.in[0] (.names)                                            1.014    44.139
n10215.out[0] (.names)                                           0.261    44.400
n3162.in[1] (.names)                                             1.014    45.413
n3162.out[0] (.names)                                            0.261    45.674
n9607.in[2] (.names)                                             1.014    46.688
n9607.out[0] (.names)                                            0.261    46.949
n9521.in[0] (.names)                                             1.014    47.963
n9521.out[0] (.names)                                            0.261    48.224
n9645.in[2] (.names)                                             1.014    49.238
n9645.out[0] (.names)                                            0.261    49.499
n9646.in[0] (.names)                                             1.014    50.513
n9646.out[0] (.names)                                            0.261    50.774
n9632.in[0] (.names)                                             1.014    51.787
n9632.out[0] (.names)                                            0.261    52.048
n9633.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9633.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 66
Startpoint: n2600.Q[0] (.latch clocked by pclk)
Endpoint  : n9392.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2600.clk[0] (.latch)                                            1.014     1.014
n2600.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9866.in[0] (.names)                                             1.014     2.070
n9866.out[0] (.names)                                            0.261     2.331
n9867.in[0] (.names)                                             1.014     3.344
n9867.out[0] (.names)                                            0.261     3.605
n9909.in[2] (.names)                                             1.014     4.619
n9909.out[0] (.names)                                            0.261     4.880
n9910.in[2] (.names)                                             1.014     5.894
n9910.out[0] (.names)                                            0.261     6.155
n9911.in[0] (.names)                                             1.014     7.169
n9911.out[0] (.names)                                            0.261     7.430
n9912.in[0] (.names)                                             1.014     8.444
n9912.out[0] (.names)                                            0.261     8.705
n9928.in[0] (.names)                                             1.014     9.719
n9928.out[0] (.names)                                            0.261     9.980
n9929.in[1] (.names)                                             1.014    10.993
n9929.out[0] (.names)                                            0.261    11.254
n9939.in[0] (.names)                                             1.014    12.268
n9939.out[0] (.names)                                            0.261    12.529
n2601.in[0] (.names)                                             1.014    13.543
n2601.out[0] (.names)                                            0.261    13.804
n9373.in[0] (.names)                                             1.014    14.818
n9373.out[0] (.names)                                            0.261    15.079
n9943.in[0] (.names)                                             1.014    16.093
n9943.out[0] (.names)                                            0.261    16.354
n9944.in[0] (.names)                                             1.014    17.367
n9944.out[0] (.names)                                            0.261    17.628
n9946.in[2] (.names)                                             1.014    18.642
n9946.out[0] (.names)                                            0.261    18.903
n9800.in[1] (.names)                                             1.014    19.917
n9800.out[0] (.names)                                            0.261    20.178
n9801.in[1] (.names)                                             1.014    21.192
n9801.out[0] (.names)                                            0.261    21.453
n9803.in[1] (.names)                                             1.014    22.467
n9803.out[0] (.names)                                            0.261    22.728
n9805.in[1] (.names)                                             1.014    23.742
n9805.out[0] (.names)                                            0.261    24.003
n9807.in[1] (.names)                                             1.014    25.016
n9807.out[0] (.names)                                            0.261    25.277
n9808.in[0] (.names)                                             1.014    26.291
n9808.out[0] (.names)                                            0.261    26.552
n9813.in[0] (.names)                                             1.014    27.566
n9813.out[0] (.names)                                            0.261    27.827
n9814.in[0] (.names)                                             1.014    28.841
n9814.out[0] (.names)                                            0.261    29.102
n9830.in[2] (.names)                                             1.014    30.116
n9830.out[0] (.names)                                            0.261    30.377
n9859.in[2] (.names)                                             1.014    31.390
n9859.out[0] (.names)                                            0.261    31.651
n10251.in[0] (.names)                                            1.014    32.665
n10251.out[0] (.names)                                           0.261    32.926
n9778.in[0] (.names)                                             1.014    33.940
n9778.out[0] (.names)                                            0.261    34.201
n10263.in[0] (.names)                                            1.014    35.215
n10263.out[0] (.names)                                           0.261    35.476
n10264.in[0] (.names)                                            1.014    36.490
n10264.out[0] (.names)                                           0.261    36.751
n10265.in[0] (.names)                                            1.014    37.765
n10265.out[0] (.names)                                           0.261    38.026
n10266.in[0] (.names)                                            1.014    39.039
n10266.out[0] (.names)                                           0.261    39.300
n10267.in[0] (.names)                                            1.014    40.314
n10267.out[0] (.names)                                           0.261    40.575
n10253.in[0] (.names)                                            1.014    41.589
n10253.out[0] (.names)                                           0.261    41.850
n10127.in[0] (.names)                                            1.014    42.864
n10127.out[0] (.names)                                           0.261    43.125
n10215.in[0] (.names)                                            1.014    44.139
n10215.out[0] (.names)                                           0.261    44.400
n3162.in[1] (.names)                                             1.014    45.413
n3162.out[0] (.names)                                            0.261    45.674
n9607.in[2] (.names)                                             1.014    46.688
n9607.out[0] (.names)                                            0.261    46.949
n9521.in[0] (.names)                                             1.014    47.963
n9521.out[0] (.names)                                            0.261    48.224
n9645.in[2] (.names)                                             1.014    49.238
n9645.out[0] (.names)                                            0.261    49.499
n9646.in[0] (.names)                                             1.014    50.513
n9646.out[0] (.names)                                            0.261    50.774
n9632.in[0] (.names)                                             1.014    51.787
n9632.out[0] (.names)                                            0.261    52.048
n9392.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9392.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 67
Startpoint: n5909.Q[0] (.latch clocked by pclk)
Endpoint  : n6422.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5909.clk[0] (.latch)                                            1.014     1.014
n5909.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4923.in[0] (.names)                                             1.014     2.070
n4923.out[0] (.names)                                            0.261     2.331
n7351.in[0] (.names)                                             1.014     3.344
n7351.out[0] (.names)                                            0.261     3.605
n7317.in[0] (.names)                                             1.014     4.619
n7317.out[0] (.names)                                            0.261     4.880
n7319.in[0] (.names)                                             1.014     5.894
n7319.out[0] (.names)                                            0.261     6.155
n7343.in[0] (.names)                                             1.014     7.169
n7343.out[0] (.names)                                            0.261     7.430
n7349.in[0] (.names)                                             1.014     8.444
n7349.out[0] (.names)                                            0.261     8.705
n7324.in[0] (.names)                                             1.014     9.719
n7324.out[0] (.names)                                            0.261     9.980
n7325.in[0] (.names)                                             1.014    10.993
n7325.out[0] (.names)                                            0.261    11.254
n6506.in[0] (.names)                                             1.014    12.268
n6506.out[0] (.names)                                            0.261    12.529
n6486.in[0] (.names)                                             1.014    13.543
n6486.out[0] (.names)                                            0.261    13.804
n6487.in[2] (.names)                                             1.014    14.818
n6487.out[0] (.names)                                            0.261    15.079
n6491.in[1] (.names)                                             1.014    16.093
n6491.out[0] (.names)                                            0.261    16.354
n6503.in[0] (.names)                                             1.014    17.367
n6503.out[0] (.names)                                            0.261    17.628
n6481.in[0] (.names)                                             1.014    18.642
n6481.out[0] (.names)                                            0.261    18.903
n6505.in[0] (.names)                                             1.014    19.917
n6505.out[0] (.names)                                            0.261    20.178
n7006.in[1] (.names)                                             1.014    21.192
n7006.out[0] (.names)                                            0.261    21.453
n7009.in[0] (.names)                                             1.014    22.467
n7009.out[0] (.names)                                            0.261    22.728
n6824.in[0] (.names)                                             1.014    23.742
n6824.out[0] (.names)                                            0.261    24.003
n7010.in[0] (.names)                                             1.014    25.016
n7010.out[0] (.names)                                            0.261    25.277
n7000.in[0] (.names)                                             1.014    26.291
n7000.out[0] (.names)                                            0.261    26.552
n6817.in[0] (.names)                                             1.014    27.566
n6817.out[0] (.names)                                            0.261    27.827
n7013.in[1] (.names)                                             1.014    28.841
n7013.out[0] (.names)                                            0.261    29.102
n6684.in[0] (.names)                                             1.014    30.116
n6684.out[0] (.names)                                            0.261    30.377
n6685.in[1] (.names)                                             1.014    31.390
n6685.out[0] (.names)                                            0.261    31.651
n6583.in[0] (.names)                                             1.014    32.665
n6583.out[0] (.names)                                            0.261    32.926
n6686.in[0] (.names)                                             1.014    33.940
n6686.out[0] (.names)                                            0.261    34.201
n6692.in[2] (.names)                                             1.014    35.215
n6692.out[0] (.names)                                            0.261    35.476
n6626.in[0] (.names)                                             1.014    36.490
n6626.out[0] (.names)                                            0.261    36.751
n6518.in[0] (.names)                                             1.014    37.765
n6518.out[0] (.names)                                            0.261    38.026
n6519.in[3] (.names)                                             1.014    39.039
n6519.out[0] (.names)                                            0.261    39.300
n3160.in[1] (.names)                                             1.014    40.314
n3160.out[0] (.names)                                            0.261    40.575
n6567.in[0] (.names)                                             1.014    41.589
n6567.out[0] (.names)                                            0.261    41.850
n3346.in[1] (.names)                                             1.014    42.864
n3346.out[0] (.names)                                            0.261    43.125
n5165.in[2] (.names)                                             1.014    44.139
n5165.out[0] (.names)                                            0.261    44.400
n2611.in[2] (.names)                                             1.014    45.413
n2611.out[0] (.names)                                            0.261    45.674
n6584.in[2] (.names)                                             1.014    46.688
n6584.out[0] (.names)                                            0.261    46.949
n6586.in[0] (.names)                                             1.014    47.963
n6586.out[0] (.names)                                            0.261    48.224
n2890.in[0] (.names)                                             1.014    49.238
n2890.out[0] (.names)                                            0.261    49.499
n6588.in[0] (.names)                                             1.014    50.513
n6588.out[0] (.names)                                            0.261    50.774
n6421.in[0] (.names)                                             1.014    51.787
n6421.out[0] (.names)                                            0.261    52.048
n6422.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6422.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 68
Startpoint: n9480.Q[0] (.latch clocked by pclk)
Endpoint  : n5267.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9480.clk[0] (.latch)                                            1.014     1.014
n9480.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9481.in[0] (.names)                                             1.014     2.070
n9481.out[0] (.names)                                            0.261     2.331
n6635.in[0] (.names)                                             1.014     3.344
n6635.out[0] (.names)                                            0.261     3.605
n6636.in[0] (.names)                                             1.014     4.619
n6636.out[0] (.names)                                            0.261     4.880
n6640.in[1] (.names)                                             1.014     5.894
n6640.out[0] (.names)                                            0.261     6.155
n6642.in[1] (.names)                                             1.014     7.169
n6642.out[0] (.names)                                            0.261     7.430
n6647.in[0] (.names)                                             1.014     8.444
n6647.out[0] (.names)                                            0.261     8.705
n6649.in[0] (.names)                                             1.014     9.719
n6649.out[0] (.names)                                            0.261     9.980
n6650.in[0] (.names)                                             1.014    10.993
n6650.out[0] (.names)                                            0.261    11.254
n6651.in[0] (.names)                                             1.014    12.268
n6651.out[0] (.names)                                            0.261    12.529
n6652.in[0] (.names)                                             1.014    13.543
n6652.out[0] (.names)                                            0.261    13.804
n6659.in[0] (.names)                                             1.014    14.818
n6659.out[0] (.names)                                            0.261    15.079
n6666.in[0] (.names)                                             1.014    16.093
n6666.out[0] (.names)                                            0.261    16.354
n6670.in[0] (.names)                                             1.014    17.367
n6670.out[0] (.names)                                            0.261    17.628
n3189.in[0] (.names)                                             1.014    18.642
n3189.out[0] (.names)                                            0.261    18.903
n5773.in[0] (.names)                                             1.014    19.917
n5773.out[0] (.names)                                            0.261    20.178
n7722.in[1] (.names)                                             1.014    21.192
n7722.out[0] (.names)                                            0.261    21.453
n7723.in[2] (.names)                                             1.014    22.467
n7723.out[0] (.names)                                            0.261    22.728
n7724.in[0] (.names)                                             1.014    23.742
n7724.out[0] (.names)                                            0.261    24.003
n7832.in[2] (.names)                                             1.014    25.016
n7832.out[0] (.names)                                            0.261    25.277
n7526.in[1] (.names)                                             1.014    26.291
n7526.out[0] (.names)                                            0.261    26.552
n7842.in[0] (.names)                                             1.014    27.566
n7842.out[0] (.names)                                            0.261    27.827
n7830.in[1] (.names)                                             1.014    28.841
n7830.out[0] (.names)                                            0.261    29.102
n7831.in[1] (.names)                                             1.014    30.116
n7831.out[0] (.names)                                            0.261    30.377
n5538.in[0] (.names)                                             1.014    31.390
n5538.out[0] (.names)                                            0.261    31.651
n5539.in[0] (.names)                                             1.014    32.665
n5539.out[0] (.names)                                            0.261    32.926
n5544.in[2] (.names)                                             1.014    33.940
n5544.out[0] (.names)                                            0.261    34.201
n5547.in[1] (.names)                                             1.014    35.215
n5547.out[0] (.names)                                            0.261    35.476
n5603.in[3] (.names)                                             1.014    36.490
n5603.out[0] (.names)                                            0.261    36.751
n5604.in[1] (.names)                                             1.014    37.765
n5604.out[0] (.names)                                            0.261    38.026
n5606.in[1] (.names)                                             1.014    39.039
n5606.out[0] (.names)                                            0.261    39.300
n5605.in[0] (.names)                                             1.014    40.314
n5605.out[0] (.names)                                            0.261    40.575
n5551.in[1] (.names)                                             1.014    41.589
n5551.out[0] (.names)                                            0.261    41.850
n5607.in[0] (.names)                                             1.014    42.864
n5607.out[0] (.names)                                            0.261    43.125
n5609.in[0] (.names)                                             1.014    44.139
n5609.out[0] (.names)                                            0.261    44.400
n5400.in[3] (.names)                                             1.014    45.413
n5400.out[0] (.names)                                            0.261    45.674
n2488.in[0] (.names)                                             1.014    46.688
n2488.out[0] (.names)                                            0.261    46.949
n5563.in[0] (.names)                                             1.014    47.963
n5563.out[0] (.names)                                            0.261    48.224
n2864.in[0] (.names)                                             1.014    49.238
n2864.out[0] (.names)                                            0.261    49.499
n5203.in[0] (.names)                                             1.014    50.513
n5203.out[0] (.names)                                            0.261    50.774
n5266.in[0] (.names)                                             1.014    51.787
n5266.out[0] (.names)                                            0.261    52.048
n5267.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5267.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 69
Startpoint: n3615.Q[0] (.latch clocked by pclk)
Endpoint  : n9016.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3615.clk[0] (.latch)                                            1.014     1.014
n3615.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3134.in[1] (.names)                                             1.014     2.070
n3134.out[0] (.names)                                            0.261     2.331
n9207.in[0] (.names)                                             1.014     3.344
n9207.out[0] (.names)                                            0.261     3.605
n9211.in[0] (.names)                                             1.014     4.619
n9211.out[0] (.names)                                            0.261     4.880
n9572.in[0] (.names)                                             1.014     5.894
n9572.out[0] (.names)                                            0.261     6.155
n9574.in[0] (.names)                                             1.014     7.169
n9574.out[0] (.names)                                            0.261     7.430
n9576.in[2] (.names)                                             1.014     8.444
n9576.out[0] (.names)                                            0.261     8.705
n9577.in[0] (.names)                                             1.014     9.719
n9577.out[0] (.names)                                            0.261     9.980
n9616.in[0] (.names)                                             1.014    10.993
n9616.out[0] (.names)                                            0.261    11.254
n9639.in[1] (.names)                                             1.014    12.268
n9639.out[0] (.names)                                            0.261    12.529
n9627.in[0] (.names)                                             1.014    13.543
n9627.out[0] (.names)                                            0.261    13.804
n7186.in[0] (.names)                                             1.014    14.818
n7186.out[0] (.names)                                            0.261    15.079
n2781.in[0] (.names)                                             1.014    16.093
n2781.out[0] (.names)                                            0.261    16.354
n9003.in[0] (.names)                                             1.014    17.367
n9003.out[0] (.names)                                            0.261    17.628
n9643.in[0] (.names)                                             1.014    18.642
n9643.out[0] (.names)                                            0.261    18.903
n9665.in[1] (.names)                                             1.014    19.917
n9665.out[0] (.names)                                            0.261    20.178
n9667.in[3] (.names)                                             1.014    21.192
n9667.out[0] (.names)                                            0.261    21.453
n9669.in[1] (.names)                                             1.014    22.467
n9669.out[0] (.names)                                            0.261    22.728
n9673.in[0] (.names)                                             1.014    23.742
n9673.out[0] (.names)                                            0.261    24.003
n9675.in[1] (.names)                                             1.014    25.016
n9675.out[0] (.names)                                            0.261    25.277
n9676.in[0] (.names)                                             1.014    26.291
n9676.out[0] (.names)                                            0.261    26.552
n9649.in[0] (.names)                                             1.014    27.566
n9649.out[0] (.names)                                            0.261    27.827
n9678.in[0] (.names)                                             1.014    28.841
n9678.out[0] (.names)                                            0.261    29.102
n9685.in[1] (.names)                                             1.014    30.116
n9685.out[0] (.names)                                            0.261    30.377
n9686.in[1] (.names)                                             1.014    31.390
n9686.out[0] (.names)                                            0.261    31.651
n9687.in[1] (.names)                                             1.014    32.665
n9687.out[0] (.names)                                            0.261    32.926
n9688.in[1] (.names)                                             1.014    33.940
n9688.out[0] (.names)                                            0.261    34.201
n9690.in[0] (.names)                                             1.014    35.215
n9690.out[0] (.names)                                            0.261    35.476
n9654.in[1] (.names)                                             1.014    36.490
n9654.out[0] (.names)                                            0.261    36.751
n9656.in[0] (.names)                                             1.014    37.765
n9656.out[0] (.names)                                            0.261    38.026
n9695.in[2] (.names)                                             1.014    39.039
n9695.out[0] (.names)                                            0.261    39.300
n9696.in[1] (.names)                                             1.014    40.314
n9696.out[0] (.names)                                            0.261    40.575
n9709.in[0] (.names)                                             1.014    41.589
n9709.out[0] (.names)                                            0.261    41.850
n3257.in[0] (.names)                                             1.014    42.864
n3257.out[0] (.names)                                            0.261    43.125
n9710.in[0] (.names)                                             1.014    44.139
n9710.out[0] (.names)                                            0.261    44.400
n9662.in[0] (.names)                                             1.014    45.413
n9662.out[0] (.names)                                            0.261    45.674
n3460.in[2] (.names)                                             1.014    46.688
n3460.out[0] (.names)                                            0.261    46.949
n8803.in[0] (.names)                                             1.014    47.963
n8803.out[0] (.names)                                            0.261    48.224
n9674.in[0] (.names)                                             1.014    49.238
n9674.out[0] (.names)                                            0.261    49.499
n10149.in[0] (.names)                                            1.014    50.513
n10149.out[0] (.names)                                           0.261    50.774
n9384.in[1] (.names)                                             1.014    51.787
n9384.out[0] (.names)                                            0.261    52.048
n9016.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9016.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 70
Startpoint: n3175.Q[0] (.latch clocked by pclk)
Endpoint  : n3054.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3175.clk[0] (.latch)                                            1.014     1.014
n3175.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n12517.in[0] (.names)                                            1.014     2.070
n12517.out[0] (.names)                                           0.261     2.331
n2303.in[0] (.names)                                             1.014     3.344
n2303.out[0] (.names)                                            0.261     3.605
n12840.in[2] (.names)                                            1.014     4.619
n12840.out[0] (.names)                                           0.261     4.880
n12842.in[0] (.names)                                            1.014     5.894
n12842.out[0] (.names)                                           0.261     6.155
n12831.in[0] (.names)                                            1.014     7.169
n12831.out[0] (.names)                                           0.261     7.430
n12832.in[0] (.names)                                            1.014     8.444
n12832.out[0] (.names)                                           0.261     8.705
n12838.in[2] (.names)                                            1.014     9.719
n12838.out[0] (.names)                                           0.261     9.980
n12839.in[0] (.names)                                            1.014    10.993
n12839.out[0] (.names)                                           0.261    11.254
n12833.in[1] (.names)                                            1.014    12.268
n12833.out[0] (.names)                                           0.261    12.529
n12834.in[0] (.names)                                            1.014    13.543
n12834.out[0] (.names)                                           0.261    13.804
n12836.in[0] (.names)                                            1.014    14.818
n12836.out[0] (.names)                                           0.261    15.079
n12847.in[0] (.names)                                            1.014    16.093
n12847.out[0] (.names)                                           0.261    16.354
n12848.in[1] (.names)                                            1.014    17.367
n12848.out[0] (.names)                                           0.261    17.628
n12849.in[2] (.names)                                            1.014    18.642
n12849.out[0] (.names)                                           0.261    18.903
n12865.in[0] (.names)                                            1.014    19.917
n12865.out[0] (.names)                                           0.261    20.178
n3130.in[0] (.names)                                             1.014    21.192
n3130.out[0] (.names)                                            0.261    21.453
n12266.in[0] (.names)                                            1.014    22.467
n12266.out[0] (.names)                                           0.261    22.728
n12962.in[0] (.names)                                            1.014    23.742
n12962.out[0] (.names)                                           0.261    24.003
n12791.in[0] (.names)                                            1.014    25.016
n12791.out[0] (.names)                                           0.261    25.277
n12792.in[2] (.names)                                            1.014    26.291
n12792.out[0] (.names)                                           0.261    26.552
n12807.in[2] (.names)                                            1.014    27.566
n12807.out[0] (.names)                                           0.261    27.827
n12760.in[0] (.names)                                            1.014    28.841
n12760.out[0] (.names)                                           0.261    29.102
n12789.in[1] (.names)                                            1.014    30.116
n12789.out[0] (.names)                                           0.261    30.377
n2557.in[0] (.names)                                             1.014    31.390
n2557.out[0] (.names)                                            0.261    31.651
n5270.in[2] (.names)                                             1.014    32.665
n5270.out[0] (.names)                                            0.261    32.926
n5457.in[0] (.names)                                             1.014    33.940
n5457.out[0] (.names)                                            0.261    34.201
n5455.in[1] (.names)                                             1.014    35.215
n5455.out[0] (.names)                                            0.261    35.476
n5456.in[0] (.names)                                             1.014    36.490
n5456.out[0] (.names)                                            0.261    36.751
n5257.in[2] (.names)                                             1.014    37.765
n5257.out[0] (.names)                                            0.261    38.026
n5460.in[1] (.names)                                             1.014    39.039
n5460.out[0] (.names)                                            0.261    39.300
n5461.in[1] (.names)                                             1.014    40.314
n5461.out[0] (.names)                                            0.261    40.575
n7677.in[2] (.names)                                             1.014    41.589
n7677.out[0] (.names)                                            0.261    41.850
n7678.in[2] (.names)                                             1.014    42.864
n7678.out[0] (.names)                                            0.261    43.125
n2631.in[0] (.names)                                             1.014    44.139
n2631.out[0] (.names)                                            0.261    44.400
n7686.in[1] (.names)                                             1.014    45.413
n7686.out[0] (.names)                                            0.261    45.674
n7698.in[2] (.names)                                             1.014    46.688
n7698.out[0] (.names)                                            0.261    46.949
n7699.in[1] (.names)                                             1.014    47.963
n7699.out[0] (.names)                                            0.261    48.224
n3548.in[2] (.names)                                             1.014    49.238
n3548.out[0] (.names)                                            0.261    49.499
n7523.in[1] (.names)                                             1.014    50.513
n7523.out[0] (.names)                                            0.261    50.774
n5882.in[0] (.names)                                             1.014    51.787
n5882.out[0] (.names)                                            0.261    52.048
n3054.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3054.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 71
Startpoint: n3175.Q[0] (.latch clocked by pclk)
Endpoint  : n4153.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3175.clk[0] (.latch)                                            1.014     1.014
n3175.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n12517.in[0] (.names)                                            1.014     2.070
n12517.out[0] (.names)                                           0.261     2.331
n2303.in[0] (.names)                                             1.014     3.344
n2303.out[0] (.names)                                            0.261     3.605
n12840.in[2] (.names)                                            1.014     4.619
n12840.out[0] (.names)                                           0.261     4.880
n12842.in[0] (.names)                                            1.014     5.894
n12842.out[0] (.names)                                           0.261     6.155
n12831.in[0] (.names)                                            1.014     7.169
n12831.out[0] (.names)                                           0.261     7.430
n12832.in[0] (.names)                                            1.014     8.444
n12832.out[0] (.names)                                           0.261     8.705
n12838.in[2] (.names)                                            1.014     9.719
n12838.out[0] (.names)                                           0.261     9.980
n12839.in[0] (.names)                                            1.014    10.993
n12839.out[0] (.names)                                           0.261    11.254
n12833.in[1] (.names)                                            1.014    12.268
n12833.out[0] (.names)                                           0.261    12.529
n12834.in[0] (.names)                                            1.014    13.543
n12834.out[0] (.names)                                           0.261    13.804
n12836.in[0] (.names)                                            1.014    14.818
n12836.out[0] (.names)                                           0.261    15.079
n12847.in[0] (.names)                                            1.014    16.093
n12847.out[0] (.names)                                           0.261    16.354
n12848.in[1] (.names)                                            1.014    17.367
n12848.out[0] (.names)                                           0.261    17.628
n12849.in[2] (.names)                                            1.014    18.642
n12849.out[0] (.names)                                           0.261    18.903
n12865.in[0] (.names)                                            1.014    19.917
n12865.out[0] (.names)                                           0.261    20.178
n3130.in[0] (.names)                                             1.014    21.192
n3130.out[0] (.names)                                            0.261    21.453
n12266.in[0] (.names)                                            1.014    22.467
n12266.out[0] (.names)                                           0.261    22.728
n12962.in[0] (.names)                                            1.014    23.742
n12962.out[0] (.names)                                           0.261    24.003
n12791.in[0] (.names)                                            1.014    25.016
n12791.out[0] (.names)                                           0.261    25.277
n12792.in[2] (.names)                                            1.014    26.291
n12792.out[0] (.names)                                           0.261    26.552
n12807.in[2] (.names)                                            1.014    27.566
n12807.out[0] (.names)                                           0.261    27.827
n12760.in[0] (.names)                                            1.014    28.841
n12760.out[0] (.names)                                           0.261    29.102
n12789.in[1] (.names)                                            1.014    30.116
n12789.out[0] (.names)                                           0.261    30.377
n2557.in[0] (.names)                                             1.014    31.390
n2557.out[0] (.names)                                            0.261    31.651
n5270.in[2] (.names)                                             1.014    32.665
n5270.out[0] (.names)                                            0.261    32.926
n5457.in[0] (.names)                                             1.014    33.940
n5457.out[0] (.names)                                            0.261    34.201
n5455.in[1] (.names)                                             1.014    35.215
n5455.out[0] (.names)                                            0.261    35.476
n5456.in[0] (.names)                                             1.014    36.490
n5456.out[0] (.names)                                            0.261    36.751
n5257.in[2] (.names)                                             1.014    37.765
n5257.out[0] (.names)                                            0.261    38.026
n5460.in[1] (.names)                                             1.014    39.039
n5460.out[0] (.names)                                            0.261    39.300
n5461.in[1] (.names)                                             1.014    40.314
n5461.out[0] (.names)                                            0.261    40.575
n7677.in[2] (.names)                                             1.014    41.589
n7677.out[0] (.names)                                            0.261    41.850
n7678.in[2] (.names)                                             1.014    42.864
n7678.out[0] (.names)                                            0.261    43.125
n2631.in[0] (.names)                                             1.014    44.139
n2631.out[0] (.names)                                            0.261    44.400
n7700.in[0] (.names)                                             1.014    45.413
n7700.out[0] (.names)                                            0.261    45.674
n4147.in[2] (.names)                                             1.014    46.688
n4147.out[0] (.names)                                            0.261    46.949
n4148.in[0] (.names)                                             1.014    47.963
n4148.out[0] (.names)                                            0.261    48.224
n3105.in[0] (.names)                                             1.014    49.238
n3105.out[0] (.names)                                            0.261    49.499
n4149.in[0] (.names)                                             1.014    50.513
n4149.out[0] (.names)                                            0.261    50.774
n3000.in[0] (.names)                                             1.014    51.787
n3000.out[0] (.names)                                            0.261    52.048
n4153.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4153.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 72
Startpoint: n3175.Q[0] (.latch clocked by pclk)
Endpoint  : n5186.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3175.clk[0] (.latch)                                            1.014     1.014
n3175.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n12517.in[0] (.names)                                            1.014     2.070
n12517.out[0] (.names)                                           0.261     2.331
n2303.in[0] (.names)                                             1.014     3.344
n2303.out[0] (.names)                                            0.261     3.605
n12840.in[2] (.names)                                            1.014     4.619
n12840.out[0] (.names)                                           0.261     4.880
n12842.in[0] (.names)                                            1.014     5.894
n12842.out[0] (.names)                                           0.261     6.155
n12831.in[0] (.names)                                            1.014     7.169
n12831.out[0] (.names)                                           0.261     7.430
n12832.in[0] (.names)                                            1.014     8.444
n12832.out[0] (.names)                                           0.261     8.705
n12838.in[2] (.names)                                            1.014     9.719
n12838.out[0] (.names)                                           0.261     9.980
n12839.in[0] (.names)                                            1.014    10.993
n12839.out[0] (.names)                                           0.261    11.254
n12833.in[1] (.names)                                            1.014    12.268
n12833.out[0] (.names)                                           0.261    12.529
n12834.in[0] (.names)                                            1.014    13.543
n12834.out[0] (.names)                                           0.261    13.804
n12836.in[0] (.names)                                            1.014    14.818
n12836.out[0] (.names)                                           0.261    15.079
n12847.in[0] (.names)                                            1.014    16.093
n12847.out[0] (.names)                                           0.261    16.354
n12848.in[1] (.names)                                            1.014    17.367
n12848.out[0] (.names)                                           0.261    17.628
n12849.in[2] (.names)                                            1.014    18.642
n12849.out[0] (.names)                                           0.261    18.903
n12865.in[0] (.names)                                            1.014    19.917
n12865.out[0] (.names)                                           0.261    20.178
n3130.in[0] (.names)                                             1.014    21.192
n3130.out[0] (.names)                                            0.261    21.453
n12266.in[0] (.names)                                            1.014    22.467
n12266.out[0] (.names)                                           0.261    22.728
n12962.in[0] (.names)                                            1.014    23.742
n12962.out[0] (.names)                                           0.261    24.003
n12791.in[0] (.names)                                            1.014    25.016
n12791.out[0] (.names)                                           0.261    25.277
n12792.in[2] (.names)                                            1.014    26.291
n12792.out[0] (.names)                                           0.261    26.552
n12807.in[2] (.names)                                            1.014    27.566
n12807.out[0] (.names)                                           0.261    27.827
n12760.in[0] (.names)                                            1.014    28.841
n12760.out[0] (.names)                                           0.261    29.102
n12789.in[1] (.names)                                            1.014    30.116
n12789.out[0] (.names)                                           0.261    30.377
n2557.in[0] (.names)                                             1.014    31.390
n2557.out[0] (.names)                                            0.261    31.651
n5270.in[2] (.names)                                             1.014    32.665
n5270.out[0] (.names)                                            0.261    32.926
n5457.in[0] (.names)                                             1.014    33.940
n5457.out[0] (.names)                                            0.261    34.201
n5455.in[1] (.names)                                             1.014    35.215
n5455.out[0] (.names)                                            0.261    35.476
n5456.in[0] (.names)                                             1.014    36.490
n5456.out[0] (.names)                                            0.261    36.751
n5257.in[2] (.names)                                             1.014    37.765
n5257.out[0] (.names)                                            0.261    38.026
n5460.in[1] (.names)                                             1.014    39.039
n5460.out[0] (.names)                                            0.261    39.300
n5461.in[1] (.names)                                             1.014    40.314
n5461.out[0] (.names)                                            0.261    40.575
n7677.in[2] (.names)                                             1.014    41.589
n7677.out[0] (.names)                                            0.261    41.850
n7678.in[2] (.names)                                             1.014    42.864
n7678.out[0] (.names)                                            0.261    43.125
n2631.in[0] (.names)                                             1.014    44.139
n2631.out[0] (.names)                                            0.261    44.400
n7700.in[0] (.names)                                             1.014    45.413
n7700.out[0] (.names)                                            0.261    45.674
n4147.in[2] (.names)                                             1.014    46.688
n4147.out[0] (.names)                                            0.261    46.949
n7778.in[0] (.names)                                             1.014    47.963
n7778.out[0] (.names)                                            0.261    48.224
n2483.in[2] (.names)                                             1.014    49.238
n2483.out[0] (.names)                                            0.261    49.499
n7525.in[1] (.names)                                             1.014    50.513
n7525.out[0] (.names)                                            0.261    50.774
n5185.in[0] (.names)                                             1.014    51.787
n5185.out[0] (.names)                                            0.261    52.048
n5186.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5186.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 73
Startpoint: n3175.Q[0] (.latch clocked by pclk)
Endpoint  : n6485.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3175.clk[0] (.latch)                                            1.014     1.014
n3175.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n12517.in[0] (.names)                                            1.014     2.070
n12517.out[0] (.names)                                           0.261     2.331
n2303.in[0] (.names)                                             1.014     3.344
n2303.out[0] (.names)                                            0.261     3.605
n12840.in[2] (.names)                                            1.014     4.619
n12840.out[0] (.names)                                           0.261     4.880
n12842.in[0] (.names)                                            1.014     5.894
n12842.out[0] (.names)                                           0.261     6.155
n12831.in[0] (.names)                                            1.014     7.169
n12831.out[0] (.names)                                           0.261     7.430
n12832.in[0] (.names)                                            1.014     8.444
n12832.out[0] (.names)                                           0.261     8.705
n12838.in[2] (.names)                                            1.014     9.719
n12838.out[0] (.names)                                           0.261     9.980
n12839.in[0] (.names)                                            1.014    10.993
n12839.out[0] (.names)                                           0.261    11.254
n12833.in[1] (.names)                                            1.014    12.268
n12833.out[0] (.names)                                           0.261    12.529
n12834.in[0] (.names)                                            1.014    13.543
n12834.out[0] (.names)                                           0.261    13.804
n12836.in[0] (.names)                                            1.014    14.818
n12836.out[0] (.names)                                           0.261    15.079
n12847.in[0] (.names)                                            1.014    16.093
n12847.out[0] (.names)                                           0.261    16.354
n12848.in[1] (.names)                                            1.014    17.367
n12848.out[0] (.names)                                           0.261    17.628
n12849.in[2] (.names)                                            1.014    18.642
n12849.out[0] (.names)                                           0.261    18.903
n12865.in[0] (.names)                                            1.014    19.917
n12865.out[0] (.names)                                           0.261    20.178
n3130.in[0] (.names)                                             1.014    21.192
n3130.out[0] (.names)                                            0.261    21.453
n12266.in[0] (.names)                                            1.014    22.467
n12266.out[0] (.names)                                           0.261    22.728
n12962.in[0] (.names)                                            1.014    23.742
n12962.out[0] (.names)                                           0.261    24.003
n12791.in[0] (.names)                                            1.014    25.016
n12791.out[0] (.names)                                           0.261    25.277
n12792.in[2] (.names)                                            1.014    26.291
n12792.out[0] (.names)                                           0.261    26.552
n12807.in[2] (.names)                                            1.014    27.566
n12807.out[0] (.names)                                           0.261    27.827
n12760.in[0] (.names)                                            1.014    28.841
n12760.out[0] (.names)                                           0.261    29.102
n12789.in[1] (.names)                                            1.014    30.116
n12789.out[0] (.names)                                           0.261    30.377
n2557.in[0] (.names)                                             1.014    31.390
n2557.out[0] (.names)                                            0.261    31.651
n5270.in[2] (.names)                                             1.014    32.665
n5270.out[0] (.names)                                            0.261    32.926
n5457.in[0] (.names)                                             1.014    33.940
n5457.out[0] (.names)                                            0.261    34.201
n5455.in[1] (.names)                                             1.014    35.215
n5455.out[0] (.names)                                            0.261    35.476
n5456.in[0] (.names)                                             1.014    36.490
n5456.out[0] (.names)                                            0.261    36.751
n5257.in[2] (.names)                                             1.014    37.765
n5257.out[0] (.names)                                            0.261    38.026
n5460.in[1] (.names)                                             1.014    39.039
n5460.out[0] (.names)                                            0.261    39.300
n5461.in[1] (.names)                                             1.014    40.314
n5461.out[0] (.names)                                            0.261    40.575
n7677.in[2] (.names)                                             1.014    41.589
n7677.out[0] (.names)                                            0.261    41.850
n7678.in[2] (.names)                                             1.014    42.864
n7678.out[0] (.names)                                            0.261    43.125
n2631.in[0] (.names)                                             1.014    44.139
n2631.out[0] (.names)                                            0.261    44.400
n7776.in[0] (.names)                                             1.014    45.413
n7776.out[0] (.names)                                            0.261    45.674
n5118.in[2] (.names)                                             1.014    46.688
n5118.out[0] (.names)                                            0.261    46.949
n5119.in[2] (.names)                                             1.014    47.963
n5119.out[0] (.names)                                            0.261    48.224
n6482.in[3] (.names)                                             1.014    49.238
n6482.out[0] (.names)                                            0.261    49.499
n6427.in[2] (.names)                                             1.014    50.513
n6427.out[0] (.names)                                            0.261    50.774
n6484.in[0] (.names)                                             1.014    51.787
n6484.out[0] (.names)                                            0.261    52.048
n6485.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6485.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 74
Startpoint: n3175.Q[0] (.latch clocked by pclk)
Endpoint  : n6495.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3175.clk[0] (.latch)                                            1.014     1.014
n3175.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n12517.in[0] (.names)                                            1.014     2.070
n12517.out[0] (.names)                                           0.261     2.331
n2303.in[0] (.names)                                             1.014     3.344
n2303.out[0] (.names)                                            0.261     3.605
n12840.in[2] (.names)                                            1.014     4.619
n12840.out[0] (.names)                                           0.261     4.880
n12842.in[0] (.names)                                            1.014     5.894
n12842.out[0] (.names)                                           0.261     6.155
n12831.in[0] (.names)                                            1.014     7.169
n12831.out[0] (.names)                                           0.261     7.430
n12832.in[0] (.names)                                            1.014     8.444
n12832.out[0] (.names)                                           0.261     8.705
n12838.in[2] (.names)                                            1.014     9.719
n12838.out[0] (.names)                                           0.261     9.980
n12839.in[0] (.names)                                            1.014    10.993
n12839.out[0] (.names)                                           0.261    11.254
n12833.in[1] (.names)                                            1.014    12.268
n12833.out[0] (.names)                                           0.261    12.529
n12834.in[0] (.names)                                            1.014    13.543
n12834.out[0] (.names)                                           0.261    13.804
n12836.in[0] (.names)                                            1.014    14.818
n12836.out[0] (.names)                                           0.261    15.079
n12847.in[0] (.names)                                            1.014    16.093
n12847.out[0] (.names)                                           0.261    16.354
n12848.in[1] (.names)                                            1.014    17.367
n12848.out[0] (.names)                                           0.261    17.628
n12849.in[2] (.names)                                            1.014    18.642
n12849.out[0] (.names)                                           0.261    18.903
n12865.in[0] (.names)                                            1.014    19.917
n12865.out[0] (.names)                                           0.261    20.178
n3130.in[0] (.names)                                             1.014    21.192
n3130.out[0] (.names)                                            0.261    21.453
n12266.in[0] (.names)                                            1.014    22.467
n12266.out[0] (.names)                                           0.261    22.728
n12962.in[0] (.names)                                            1.014    23.742
n12962.out[0] (.names)                                           0.261    24.003
n12791.in[0] (.names)                                            1.014    25.016
n12791.out[0] (.names)                                           0.261    25.277
n12792.in[2] (.names)                                            1.014    26.291
n12792.out[0] (.names)                                           0.261    26.552
n12807.in[2] (.names)                                            1.014    27.566
n12807.out[0] (.names)                                           0.261    27.827
n12760.in[0] (.names)                                            1.014    28.841
n12760.out[0] (.names)                                           0.261    29.102
n12789.in[1] (.names)                                            1.014    30.116
n12789.out[0] (.names)                                           0.261    30.377
n2557.in[0] (.names)                                             1.014    31.390
n2557.out[0] (.names)                                            0.261    31.651
n5270.in[2] (.names)                                             1.014    32.665
n5270.out[0] (.names)                                            0.261    32.926
n5457.in[0] (.names)                                             1.014    33.940
n5457.out[0] (.names)                                            0.261    34.201
n5455.in[1] (.names)                                             1.014    35.215
n5455.out[0] (.names)                                            0.261    35.476
n5456.in[0] (.names)                                             1.014    36.490
n5456.out[0] (.names)                                            0.261    36.751
n5257.in[2] (.names)                                             1.014    37.765
n5257.out[0] (.names)                                            0.261    38.026
n5460.in[1] (.names)                                             1.014    39.039
n5460.out[0] (.names)                                            0.261    39.300
n5461.in[1] (.names)                                             1.014    40.314
n5461.out[0] (.names)                                            0.261    40.575
n7677.in[2] (.names)                                             1.014    41.589
n7677.out[0] (.names)                                            0.261    41.850
n7678.in[2] (.names)                                             1.014    42.864
n7678.out[0] (.names)                                            0.261    43.125
n2631.in[0] (.names)                                             1.014    44.139
n2631.out[0] (.names)                                            0.261    44.400
n7776.in[0] (.names)                                             1.014    45.413
n7776.out[0] (.names)                                            0.261    45.674
n5118.in[2] (.names)                                             1.014    46.688
n5118.out[0] (.names)                                            0.261    46.949
n5119.in[2] (.names)                                             1.014    47.963
n5119.out[0] (.names)                                            0.261    48.224
n6482.in[3] (.names)                                             1.014    49.238
n6482.out[0] (.names)                                            0.261    49.499
n6427.in[2] (.names)                                             1.014    50.513
n6427.out[0] (.names)                                            0.261    50.774
n6484.in[0] (.names)                                             1.014    51.787
n6484.out[0] (.names)                                            0.261    52.048
n6495.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6495.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 75
Startpoint: n3175.Q[0] (.latch clocked by pclk)
Endpoint  : n2741.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3175.clk[0] (.latch)                                            1.014     1.014
n3175.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n12517.in[0] (.names)                                            1.014     2.070
n12517.out[0] (.names)                                           0.261     2.331
n2303.in[0] (.names)                                             1.014     3.344
n2303.out[0] (.names)                                            0.261     3.605
n12840.in[2] (.names)                                            1.014     4.619
n12840.out[0] (.names)                                           0.261     4.880
n12842.in[0] (.names)                                            1.014     5.894
n12842.out[0] (.names)                                           0.261     6.155
n12831.in[0] (.names)                                            1.014     7.169
n12831.out[0] (.names)                                           0.261     7.430
n12832.in[0] (.names)                                            1.014     8.444
n12832.out[0] (.names)                                           0.261     8.705
n12838.in[2] (.names)                                            1.014     9.719
n12838.out[0] (.names)                                           0.261     9.980
n12839.in[0] (.names)                                            1.014    10.993
n12839.out[0] (.names)                                           0.261    11.254
n12833.in[1] (.names)                                            1.014    12.268
n12833.out[0] (.names)                                           0.261    12.529
n12834.in[0] (.names)                                            1.014    13.543
n12834.out[0] (.names)                                           0.261    13.804
n12836.in[0] (.names)                                            1.014    14.818
n12836.out[0] (.names)                                           0.261    15.079
n12847.in[0] (.names)                                            1.014    16.093
n12847.out[0] (.names)                                           0.261    16.354
n12848.in[1] (.names)                                            1.014    17.367
n12848.out[0] (.names)                                           0.261    17.628
n12849.in[2] (.names)                                            1.014    18.642
n12849.out[0] (.names)                                           0.261    18.903
n12865.in[0] (.names)                                            1.014    19.917
n12865.out[0] (.names)                                           0.261    20.178
n3130.in[0] (.names)                                             1.014    21.192
n3130.out[0] (.names)                                            0.261    21.453
n12266.in[0] (.names)                                            1.014    22.467
n12266.out[0] (.names)                                           0.261    22.728
n12962.in[0] (.names)                                            1.014    23.742
n12962.out[0] (.names)                                           0.261    24.003
n12791.in[0] (.names)                                            1.014    25.016
n12791.out[0] (.names)                                           0.261    25.277
n12792.in[2] (.names)                                            1.014    26.291
n12792.out[0] (.names)                                           0.261    26.552
n12807.in[2] (.names)                                            1.014    27.566
n12807.out[0] (.names)                                           0.261    27.827
n12760.in[0] (.names)                                            1.014    28.841
n12760.out[0] (.names)                                           0.261    29.102
n12789.in[1] (.names)                                            1.014    30.116
n12789.out[0] (.names)                                           0.261    30.377
n2557.in[0] (.names)                                             1.014    31.390
n2557.out[0] (.names)                                            0.261    31.651
n5270.in[2] (.names)                                             1.014    32.665
n5270.out[0] (.names)                                            0.261    32.926
n5457.in[0] (.names)                                             1.014    33.940
n5457.out[0] (.names)                                            0.261    34.201
n5455.in[1] (.names)                                             1.014    35.215
n5455.out[0] (.names)                                            0.261    35.476
n5456.in[0] (.names)                                             1.014    36.490
n5456.out[0] (.names)                                            0.261    36.751
n5257.in[2] (.names)                                             1.014    37.765
n5257.out[0] (.names)                                            0.261    38.026
n5460.in[1] (.names)                                             1.014    39.039
n5460.out[0] (.names)                                            0.261    39.300
n2592.in[0] (.names)                                             1.014    40.314
n2592.out[0] (.names)                                            0.261    40.575
n5463.in[0] (.names)                                             1.014    41.589
n5463.out[0] (.names)                                            0.261    41.850
n3324.in[0] (.names)                                             1.014    42.864
n3324.out[0] (.names)                                            0.261    43.125
n5624.in[2] (.names)                                             1.014    44.139
n5624.out[0] (.names)                                            0.261    44.400
n5629.in[0] (.names)                                             1.014    45.413
n5629.out[0] (.names)                                            0.261    45.674
n5630.in[0] (.names)                                             1.014    46.688
n5630.out[0] (.names)                                            0.261    46.949
n5558.in[0] (.names)                                             1.014    47.963
n5558.out[0] (.names)                                            0.261    48.224
n3312.in[0] (.names)                                             1.014    49.238
n3312.out[0] (.names)                                            0.261    49.499
n5253.in[0] (.names)                                             1.014    50.513
n5253.out[0] (.names)                                            0.261    50.774
n5200.in[0] (.names)                                             1.014    51.787
n5200.out[0] (.names)                                            0.261    52.048
n2741.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2741.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 76
Startpoint: n3175.Q[0] (.latch clocked by pclk)
Endpoint  : n5286.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3175.clk[0] (.latch)                                            1.014     1.014
n3175.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n12517.in[0] (.names)                                            1.014     2.070
n12517.out[0] (.names)                                           0.261     2.331
n2303.in[0] (.names)                                             1.014     3.344
n2303.out[0] (.names)                                            0.261     3.605
n12840.in[2] (.names)                                            1.014     4.619
n12840.out[0] (.names)                                           0.261     4.880
n12842.in[0] (.names)                                            1.014     5.894
n12842.out[0] (.names)                                           0.261     6.155
n12831.in[0] (.names)                                            1.014     7.169
n12831.out[0] (.names)                                           0.261     7.430
n12832.in[0] (.names)                                            1.014     8.444
n12832.out[0] (.names)                                           0.261     8.705
n12838.in[2] (.names)                                            1.014     9.719
n12838.out[0] (.names)                                           0.261     9.980
n12839.in[0] (.names)                                            1.014    10.993
n12839.out[0] (.names)                                           0.261    11.254
n12833.in[1] (.names)                                            1.014    12.268
n12833.out[0] (.names)                                           0.261    12.529
n12834.in[0] (.names)                                            1.014    13.543
n12834.out[0] (.names)                                           0.261    13.804
n12836.in[0] (.names)                                            1.014    14.818
n12836.out[0] (.names)                                           0.261    15.079
n12847.in[0] (.names)                                            1.014    16.093
n12847.out[0] (.names)                                           0.261    16.354
n12848.in[1] (.names)                                            1.014    17.367
n12848.out[0] (.names)                                           0.261    17.628
n12849.in[2] (.names)                                            1.014    18.642
n12849.out[0] (.names)                                           0.261    18.903
n12865.in[0] (.names)                                            1.014    19.917
n12865.out[0] (.names)                                           0.261    20.178
n3130.in[0] (.names)                                             1.014    21.192
n3130.out[0] (.names)                                            0.261    21.453
n12266.in[0] (.names)                                            1.014    22.467
n12266.out[0] (.names)                                           0.261    22.728
n12962.in[0] (.names)                                            1.014    23.742
n12962.out[0] (.names)                                           0.261    24.003
n12791.in[0] (.names)                                            1.014    25.016
n12791.out[0] (.names)                                           0.261    25.277
n12792.in[2] (.names)                                            1.014    26.291
n12792.out[0] (.names)                                           0.261    26.552
n12807.in[2] (.names)                                            1.014    27.566
n12807.out[0] (.names)                                           0.261    27.827
n12760.in[0] (.names)                                            1.014    28.841
n12760.out[0] (.names)                                           0.261    29.102
n12789.in[1] (.names)                                            1.014    30.116
n12789.out[0] (.names)                                           0.261    30.377
n2557.in[0] (.names)                                             1.014    31.390
n2557.out[0] (.names)                                            0.261    31.651
n5270.in[2] (.names)                                             1.014    32.665
n5270.out[0] (.names)                                            0.261    32.926
n5457.in[0] (.names)                                             1.014    33.940
n5457.out[0] (.names)                                            0.261    34.201
n5455.in[1] (.names)                                             1.014    35.215
n5455.out[0] (.names)                                            0.261    35.476
n5456.in[0] (.names)                                             1.014    36.490
n5456.out[0] (.names)                                            0.261    36.751
n5257.in[2] (.names)                                             1.014    37.765
n5257.out[0] (.names)                                            0.261    38.026
n5460.in[1] (.names)                                             1.014    39.039
n5460.out[0] (.names)                                            0.261    39.300
n2592.in[0] (.names)                                             1.014    40.314
n2592.out[0] (.names)                                            0.261    40.575
n5463.in[0] (.names)                                             1.014    41.589
n5463.out[0] (.names)                                            0.261    41.850
n3324.in[0] (.names)                                             1.014    42.864
n3324.out[0] (.names)                                            0.261    43.125
n5624.in[2] (.names)                                             1.014    44.139
n5624.out[0] (.names)                                            0.261    44.400
n5629.in[0] (.names)                                             1.014    45.413
n5629.out[0] (.names)                                            0.261    45.674
n5630.in[0] (.names)                                             1.014    46.688
n5630.out[0] (.names)                                            0.261    46.949
n5558.in[0] (.names)                                             1.014    47.963
n5558.out[0] (.names)                                            0.261    48.224
n3312.in[0] (.names)                                             1.014    49.238
n3312.out[0] (.names)                                            0.261    49.499
n5253.in[0] (.names)                                             1.014    50.513
n5253.out[0] (.names)                                            0.261    50.774
n5200.in[0] (.names)                                             1.014    51.787
n5200.out[0] (.names)                                            0.261    52.048
n5286.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5286.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 77
Startpoint: n10819.Q[0] (.latch clocked by pclk)
Endpoint  : n10764.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10819.clk[0] (.latch)                                           1.014     1.014
n10819.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n10867.in[0] (.names)                                            1.014     2.070
n10867.out[0] (.names)                                           0.261     2.331
n11630.in[0] (.names)                                            1.014     3.344
n11630.out[0] (.names)                                           0.261     3.605
n11604.in[0] (.names)                                            1.014     4.619
n11604.out[0] (.names)                                           0.261     4.880
n11631.in[0] (.names)                                            1.014     5.894
n11631.out[0] (.names)                                           0.261     6.155
n10888.in[0] (.names)                                            1.014     7.169
n10888.out[0] (.names)                                           0.261     7.430
n11134.in[0] (.names)                                            1.014     8.444
n11134.out[0] (.names)                                           0.261     8.705
n11135.in[2] (.names)                                            1.014     9.719
n11135.out[0] (.names)                                           0.261     9.980
n3049.in[2] (.names)                                             1.014    10.993
n3049.out[0] (.names)                                            0.261    11.254
n12549.in[0] (.names)                                            1.014    12.268
n12549.out[0] (.names)                                           0.261    12.529
n12550.in[2] (.names)                                            1.014    13.543
n12550.out[0] (.names)                                           0.261    13.804
n12551.in[0] (.names)                                            1.014    14.818
n12551.out[0] (.names)                                           0.261    15.079
n12552.in[0] (.names)                                            1.014    16.093
n12552.out[0] (.names)                                           0.261    16.354
n12553.in[2] (.names)                                            1.014    17.367
n12553.out[0] (.names)                                           0.261    17.628
n12554.in[3] (.names)                                            1.014    18.642
n12554.out[0] (.names)                                           0.261    18.903
n12581.in[0] (.names)                                            1.014    19.917
n12581.out[0] (.names)                                           0.261    20.178
n12588.in[1] (.names)                                            1.014    21.192
n12588.out[0] (.names)                                           0.261    21.453
n12556.in[1] (.names)                                            1.014    22.467
n12556.out[0] (.names)                                           0.261    22.728
n12219.in[0] (.names)                                            1.014    23.742
n12219.out[0] (.names)                                           0.261    24.003
n12191.in[0] (.names)                                            1.014    25.016
n12191.out[0] (.names)                                           0.261    25.277
n12193.in[0] (.names)                                            1.014    26.291
n12193.out[0] (.names)                                           0.261    26.552
n12079.in[0] (.names)                                            1.014    27.566
n12079.out[0] (.names)                                           0.261    27.827
n12195.in[0] (.names)                                            1.014    28.841
n12195.out[0] (.names)                                           0.261    29.102
n12178.in[0] (.names)                                            1.014    30.116
n12178.out[0] (.names)                                           0.261    30.377
n12197.in[0] (.names)                                            1.014    31.390
n12197.out[0] (.names)                                           0.261    31.651
n12181.in[0] (.names)                                            1.014    32.665
n12181.out[0] (.names)                                           0.261    32.926
n10771.in[0] (.names)                                            1.014    33.940
n10771.out[0] (.names)                                           0.261    34.201
n12173.in[0] (.names)                                            1.014    35.215
n12173.out[0] (.names)                                           0.261    35.476
n12185.in[0] (.names)                                            1.014    36.490
n12185.out[0] (.names)                                           0.261    36.751
n12151.in[0] (.names)                                            1.014    37.765
n12151.out[0] (.names)                                           0.261    38.026
n12152.in[2] (.names)                                            1.014    39.039
n12152.out[0] (.names)                                           0.261    39.300
n12157.in[0] (.names)                                            1.014    40.314
n12157.out[0] (.names)                                           0.261    40.575
n12162.in[0] (.names)                                            1.014    41.589
n12162.out[0] (.names)                                           0.261    41.850
n12163.in[0] (.names)                                            1.014    42.864
n12163.out[0] (.names)                                           0.261    43.125
n12164.in[0] (.names)                                            1.014    44.139
n12164.out[0] (.names)                                           0.261    44.400
n12166.in[1] (.names)                                            1.014    45.413
n12166.out[0] (.names)                                           0.261    45.674
n12169.in[1] (.names)                                            1.014    46.688
n12169.out[0] (.names)                                           0.261    46.949
n10745.in[1] (.names)                                            1.014    47.963
n10745.out[0] (.names)                                           0.261    48.224
n12073.in[0] (.names)                                            1.014    49.238
n12073.out[0] (.names)                                           0.261    49.499
n12085.in[0] (.names)                                            1.014    50.513
n12085.out[0] (.names)                                           0.261    50.774
n10763.in[0] (.names)                                            1.014    51.787
n10763.out[0] (.names)                                           0.261    52.048
n10764.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10764.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 78
Startpoint: n6453.Q[0] (.latch clocked by pclk)
Endpoint  : n9612.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6453.clk[0] (.latch)                                            1.014     1.014
n6453.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6445.in[0] (.names)                                             1.014     2.070
n6445.out[0] (.names)                                            0.261     2.331
n7130.in[2] (.names)                                             1.014     3.344
n7130.out[0] (.names)                                            0.261     3.605
n7131.in[0] (.names)                                             1.014     4.619
n7131.out[0] (.names)                                            0.261     4.880
n7132.in[0] (.names)                                             1.014     5.894
n7132.out[0] (.names)                                            0.261     6.155
n2784.in[2] (.names)                                             1.014     7.169
n2784.out[0] (.names)                                            0.261     7.430
n6296.in[0] (.names)                                             1.014     8.444
n6296.out[0] (.names)                                            0.261     8.705
n6901.in[2] (.names)                                             1.014     9.719
n6901.out[0] (.names)                                            0.261     9.980
n5487.in[3] (.names)                                             1.014    10.993
n5487.out[0] (.names)                                            0.261    11.254
n6873.in[0] (.names)                                             1.014    12.268
n6873.out[0] (.names)                                            0.261    12.529
n6874.in[2] (.names)                                             1.014    13.543
n6874.out[0] (.names)                                            0.261    13.804
n6870.in[0] (.names)                                             1.014    14.818
n6870.out[0] (.names)                                            0.261    15.079
n6871.in[0] (.names)                                             1.014    16.093
n6871.out[0] (.names)                                            0.261    16.354
n6880.in[2] (.names)                                             1.014    17.367
n6880.out[0] (.names)                                            0.261    17.628
n6881.in[1] (.names)                                             1.014    18.642
n6881.out[0] (.names)                                            0.261    18.903
n2653.in[0] (.names)                                             1.014    19.917
n2653.out[0] (.names)                                            0.261    20.178
n7048.in[0] (.names)                                             1.014    21.192
n7048.out[0] (.names)                                            0.261    21.453
n2340.in[1] (.names)                                             1.014    22.467
n2340.out[0] (.names)                                            0.261    22.728
n7071.in[0] (.names)                                             1.014    23.742
n7071.out[0] (.names)                                            0.261    24.003
n6785.in[1] (.names)                                             1.014    25.016
n6785.out[0] (.names)                                            0.261    25.277
n6512.in[2] (.names)                                             1.014    26.291
n6512.out[0] (.names)                                            0.261    26.552
n6788.in[2] (.names)                                             1.014    27.566
n6788.out[0] (.names)                                            0.261    27.827
n6114.in[0] (.names)                                             1.014    28.841
n6114.out[0] (.names)                                            0.261    29.102
n6115.in[1] (.names)                                             1.014    30.116
n6115.out[0] (.names)                                            0.261    30.377
n6116.in[2] (.names)                                             1.014    31.390
n6116.out[0] (.names)                                            0.261    31.651
n6119.in[0] (.names)                                             1.014    32.665
n6119.out[0] (.names)                                            0.261    32.926
n5992.in[1] (.names)                                             1.014    33.940
n5992.out[0] (.names)                                            0.261    34.201
n3409.in[0] (.names)                                             1.014    35.215
n3409.out[0] (.names)                                            0.261    35.476
n6000.in[1] (.names)                                             1.014    36.490
n6000.out[0] (.names)                                            0.261    36.751
n7338.in[1] (.names)                                             1.014    37.765
n7338.out[0] (.names)                                            0.261    38.026
n7339.in[0] (.names)                                             1.014    39.039
n7339.out[0] (.names)                                            0.261    39.300
n3474.in[0] (.names)                                             1.014    40.314
n3474.out[0] (.names)                                            0.261    40.575
n7380.in[1] (.names)                                             1.014    41.589
n7380.out[0] (.names)                                            0.261    41.850
n6018.in[2] (.names)                                             1.014    42.864
n6018.out[0] (.names)                                            0.261    43.125
n3271.in[0] (.names)                                             1.014    44.139
n3271.out[0] (.names)                                            0.261    44.400
n9508.in[3] (.names)                                             1.014    45.413
n9508.out[0] (.names)                                            0.261    45.674
n9509.in[1] (.names)                                             1.014    46.688
n9509.out[0] (.names)                                            0.261    46.949
n9510.in[0] (.names)                                             1.014    47.963
n9510.out[0] (.names)                                            0.261    48.224
n9511.in[1] (.names)                                             1.014    49.238
n9511.out[0] (.names)                                            0.261    49.499
n9512.in[0] (.names)                                             1.014    50.513
n9512.out[0] (.names)                                            0.261    50.774
n9611.in[2] (.names)                                             1.014    51.787
n9611.out[0] (.names)                                            0.261    52.048
n9612.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9612.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 79
Startpoint: n6453.Q[0] (.latch clocked by pclk)
Endpoint  : n9759.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6453.clk[0] (.latch)                                            1.014     1.014
n6453.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6445.in[0] (.names)                                             1.014     2.070
n6445.out[0] (.names)                                            0.261     2.331
n7130.in[2] (.names)                                             1.014     3.344
n7130.out[0] (.names)                                            0.261     3.605
n7131.in[0] (.names)                                             1.014     4.619
n7131.out[0] (.names)                                            0.261     4.880
n7132.in[0] (.names)                                             1.014     5.894
n7132.out[0] (.names)                                            0.261     6.155
n2784.in[2] (.names)                                             1.014     7.169
n2784.out[0] (.names)                                            0.261     7.430
n6296.in[0] (.names)                                             1.014     8.444
n6296.out[0] (.names)                                            0.261     8.705
n6901.in[2] (.names)                                             1.014     9.719
n6901.out[0] (.names)                                            0.261     9.980
n5487.in[3] (.names)                                             1.014    10.993
n5487.out[0] (.names)                                            0.261    11.254
n6873.in[0] (.names)                                             1.014    12.268
n6873.out[0] (.names)                                            0.261    12.529
n6874.in[2] (.names)                                             1.014    13.543
n6874.out[0] (.names)                                            0.261    13.804
n6870.in[0] (.names)                                             1.014    14.818
n6870.out[0] (.names)                                            0.261    15.079
n6871.in[0] (.names)                                             1.014    16.093
n6871.out[0] (.names)                                            0.261    16.354
n6880.in[2] (.names)                                             1.014    17.367
n6880.out[0] (.names)                                            0.261    17.628
n6881.in[1] (.names)                                             1.014    18.642
n6881.out[0] (.names)                                            0.261    18.903
n2653.in[0] (.names)                                             1.014    19.917
n2653.out[0] (.names)                                            0.261    20.178
n7048.in[0] (.names)                                             1.014    21.192
n7048.out[0] (.names)                                            0.261    21.453
n2340.in[1] (.names)                                             1.014    22.467
n2340.out[0] (.names)                                            0.261    22.728
n7071.in[0] (.names)                                             1.014    23.742
n7071.out[0] (.names)                                            0.261    24.003
n6785.in[1] (.names)                                             1.014    25.016
n6785.out[0] (.names)                                            0.261    25.277
n6512.in[2] (.names)                                             1.014    26.291
n6512.out[0] (.names)                                            0.261    26.552
n6788.in[2] (.names)                                             1.014    27.566
n6788.out[0] (.names)                                            0.261    27.827
n6114.in[0] (.names)                                             1.014    28.841
n6114.out[0] (.names)                                            0.261    29.102
n6115.in[1] (.names)                                             1.014    30.116
n6115.out[0] (.names)                                            0.261    30.377
n6116.in[2] (.names)                                             1.014    31.390
n6116.out[0] (.names)                                            0.261    31.651
n6119.in[0] (.names)                                             1.014    32.665
n6119.out[0] (.names)                                            0.261    32.926
n5992.in[1] (.names)                                             1.014    33.940
n5992.out[0] (.names)                                            0.261    34.201
n3409.in[0] (.names)                                             1.014    35.215
n3409.out[0] (.names)                                            0.261    35.476
n6000.in[1] (.names)                                             1.014    36.490
n6000.out[0] (.names)                                            0.261    36.751
n7338.in[1] (.names)                                             1.014    37.765
n7338.out[0] (.names)                                            0.261    38.026
n7339.in[0] (.names)                                             1.014    39.039
n7339.out[0] (.names)                                            0.261    39.300
n3474.in[0] (.names)                                             1.014    40.314
n3474.out[0] (.names)                                            0.261    40.575
n7380.in[1] (.names)                                             1.014    41.589
n7380.out[0] (.names)                                            0.261    41.850
n6018.in[2] (.names)                                             1.014    42.864
n6018.out[0] (.names)                                            0.261    43.125
n3271.in[0] (.names)                                             1.014    44.139
n3271.out[0] (.names)                                            0.261    44.400
n9508.in[3] (.names)                                             1.014    45.413
n9508.out[0] (.names)                                            0.261    45.674
n9509.in[1] (.names)                                             1.014    46.688
n9509.out[0] (.names)                                            0.261    46.949
n9510.in[0] (.names)                                             1.014    47.963
n9510.out[0] (.names)                                            0.261    48.224
n9511.in[1] (.names)                                             1.014    49.238
n9511.out[0] (.names)                                            0.261    49.499
n9512.in[0] (.names)                                             1.014    50.513
n9512.out[0] (.names)                                            0.261    50.774
n9611.in[2] (.names)                                             1.014    51.787
n9611.out[0] (.names)                                            0.261    52.048
n9759.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9759.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 80
Startpoint: n5909.Q[0] (.latch clocked by pclk)
Endpoint  : n6406.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5909.clk[0] (.latch)                                            1.014     1.014
n5909.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4923.in[0] (.names)                                             1.014     2.070
n4923.out[0] (.names)                                            0.261     2.331
n7351.in[0] (.names)                                             1.014     3.344
n7351.out[0] (.names)                                            0.261     3.605
n7317.in[0] (.names)                                             1.014     4.619
n7317.out[0] (.names)                                            0.261     4.880
n7319.in[0] (.names)                                             1.014     5.894
n7319.out[0] (.names)                                            0.261     6.155
n7343.in[0] (.names)                                             1.014     7.169
n7343.out[0] (.names)                                            0.261     7.430
n7349.in[0] (.names)                                             1.014     8.444
n7349.out[0] (.names)                                            0.261     8.705
n7324.in[0] (.names)                                             1.014     9.719
n7324.out[0] (.names)                                            0.261     9.980
n7325.in[0] (.names)                                             1.014    10.993
n7325.out[0] (.names)                                            0.261    11.254
n6506.in[0] (.names)                                             1.014    12.268
n6506.out[0] (.names)                                            0.261    12.529
n6486.in[0] (.names)                                             1.014    13.543
n6486.out[0] (.names)                                            0.261    13.804
n6487.in[2] (.names)                                             1.014    14.818
n6487.out[0] (.names)                                            0.261    15.079
n6491.in[1] (.names)                                             1.014    16.093
n6491.out[0] (.names)                                            0.261    16.354
n6503.in[0] (.names)                                             1.014    17.367
n6503.out[0] (.names)                                            0.261    17.628
n6481.in[0] (.names)                                             1.014    18.642
n6481.out[0] (.names)                                            0.261    18.903
n6505.in[0] (.names)                                             1.014    19.917
n6505.out[0] (.names)                                            0.261    20.178
n7006.in[1] (.names)                                             1.014    21.192
n7006.out[0] (.names)                                            0.261    21.453
n7009.in[0] (.names)                                             1.014    22.467
n7009.out[0] (.names)                                            0.261    22.728
n6824.in[0] (.names)                                             1.014    23.742
n6824.out[0] (.names)                                            0.261    24.003
n7010.in[0] (.names)                                             1.014    25.016
n7010.out[0] (.names)                                            0.261    25.277
n7000.in[0] (.names)                                             1.014    26.291
n7000.out[0] (.names)                                            0.261    26.552
n6817.in[0] (.names)                                             1.014    27.566
n6817.out[0] (.names)                                            0.261    27.827
n7013.in[1] (.names)                                             1.014    28.841
n7013.out[0] (.names)                                            0.261    29.102
n6684.in[0] (.names)                                             1.014    30.116
n6684.out[0] (.names)                                            0.261    30.377
n6685.in[1] (.names)                                             1.014    31.390
n6685.out[0] (.names)                                            0.261    31.651
n6583.in[0] (.names)                                             1.014    32.665
n6583.out[0] (.names)                                            0.261    32.926
n6686.in[0] (.names)                                             1.014    33.940
n6686.out[0] (.names)                                            0.261    34.201
n6692.in[2] (.names)                                             1.014    35.215
n6692.out[0] (.names)                                            0.261    35.476
n6626.in[0] (.names)                                             1.014    36.490
n6626.out[0] (.names)                                            0.261    36.751
n6518.in[0] (.names)                                             1.014    37.765
n6518.out[0] (.names)                                            0.261    38.026
n6519.in[3] (.names)                                             1.014    39.039
n6519.out[0] (.names)                                            0.261    39.300
n3160.in[1] (.names)                                             1.014    40.314
n3160.out[0] (.names)                                            0.261    40.575
n6567.in[0] (.names)                                             1.014    41.589
n6567.out[0] (.names)                                            0.261    41.850
n3346.in[1] (.names)                                             1.014    42.864
n3346.out[0] (.names)                                            0.261    43.125
n5165.in[2] (.names)                                             1.014    44.139
n5165.out[0] (.names)                                            0.261    44.400
n2611.in[2] (.names)                                             1.014    45.413
n2611.out[0] (.names)                                            0.261    45.674
n6584.in[2] (.names)                                             1.014    46.688
n6584.out[0] (.names)                                            0.261    46.949
n6586.in[0] (.names)                                             1.014    47.963
n6586.out[0] (.names)                                            0.261    48.224
n2679.in[0] (.names)                                             1.014    49.238
n2679.out[0] (.names)                                            0.261    49.499
n5150.in[0] (.names)                                             1.014    50.513
n5150.out[0] (.names)                                            0.261    50.774
n6405.in[0] (.names)                                             1.014    51.787
n6405.out[0] (.names)                                            0.261    52.048
n6406.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6406.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 81
Startpoint: n5909.Q[0] (.latch clocked by pclk)
Endpoint  : n2993.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5909.clk[0] (.latch)                                            1.014     1.014
n5909.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4923.in[0] (.names)                                             1.014     2.070
n4923.out[0] (.names)                                            0.261     2.331
n7351.in[0] (.names)                                             1.014     3.344
n7351.out[0] (.names)                                            0.261     3.605
n7317.in[0] (.names)                                             1.014     4.619
n7317.out[0] (.names)                                            0.261     4.880
n7319.in[0] (.names)                                             1.014     5.894
n7319.out[0] (.names)                                            0.261     6.155
n7343.in[0] (.names)                                             1.014     7.169
n7343.out[0] (.names)                                            0.261     7.430
n7349.in[0] (.names)                                             1.014     8.444
n7349.out[0] (.names)                                            0.261     8.705
n7324.in[0] (.names)                                             1.014     9.719
n7324.out[0] (.names)                                            0.261     9.980
n7325.in[0] (.names)                                             1.014    10.993
n7325.out[0] (.names)                                            0.261    11.254
n6506.in[0] (.names)                                             1.014    12.268
n6506.out[0] (.names)                                            0.261    12.529
n6486.in[0] (.names)                                             1.014    13.543
n6486.out[0] (.names)                                            0.261    13.804
n6487.in[2] (.names)                                             1.014    14.818
n6487.out[0] (.names)                                            0.261    15.079
n6491.in[1] (.names)                                             1.014    16.093
n6491.out[0] (.names)                                            0.261    16.354
n6503.in[0] (.names)                                             1.014    17.367
n6503.out[0] (.names)                                            0.261    17.628
n6481.in[0] (.names)                                             1.014    18.642
n6481.out[0] (.names)                                            0.261    18.903
n6505.in[0] (.names)                                             1.014    19.917
n6505.out[0] (.names)                                            0.261    20.178
n7006.in[1] (.names)                                             1.014    21.192
n7006.out[0] (.names)                                            0.261    21.453
n7009.in[0] (.names)                                             1.014    22.467
n7009.out[0] (.names)                                            0.261    22.728
n6824.in[0] (.names)                                             1.014    23.742
n6824.out[0] (.names)                                            0.261    24.003
n7010.in[0] (.names)                                             1.014    25.016
n7010.out[0] (.names)                                            0.261    25.277
n7000.in[0] (.names)                                             1.014    26.291
n7000.out[0] (.names)                                            0.261    26.552
n6817.in[0] (.names)                                             1.014    27.566
n6817.out[0] (.names)                                            0.261    27.827
n7013.in[1] (.names)                                             1.014    28.841
n7013.out[0] (.names)                                            0.261    29.102
n6684.in[0] (.names)                                             1.014    30.116
n6684.out[0] (.names)                                            0.261    30.377
n6685.in[1] (.names)                                             1.014    31.390
n6685.out[0] (.names)                                            0.261    31.651
n6583.in[0] (.names)                                             1.014    32.665
n6583.out[0] (.names)                                            0.261    32.926
n6686.in[0] (.names)                                             1.014    33.940
n6686.out[0] (.names)                                            0.261    34.201
n6692.in[2] (.names)                                             1.014    35.215
n6692.out[0] (.names)                                            0.261    35.476
n6626.in[0] (.names)                                             1.014    36.490
n6626.out[0] (.names)                                            0.261    36.751
n6518.in[0] (.names)                                             1.014    37.765
n6518.out[0] (.names)                                            0.261    38.026
n6519.in[3] (.names)                                             1.014    39.039
n6519.out[0] (.names)                                            0.261    39.300
n3160.in[1] (.names)                                             1.014    40.314
n3160.out[0] (.names)                                            0.261    40.575
n6567.in[0] (.names)                                             1.014    41.589
n6567.out[0] (.names)                                            0.261    41.850
n3346.in[1] (.names)                                             1.014    42.864
n3346.out[0] (.names)                                            0.261    43.125
n5165.in[2] (.names)                                             1.014    44.139
n5165.out[0] (.names)                                            0.261    44.400
n2611.in[2] (.names)                                             1.014    45.413
n2611.out[0] (.names)                                            0.261    45.674
n6584.in[2] (.names)                                             1.014    46.688
n6584.out[0] (.names)                                            0.261    46.949
n6586.in[0] (.names)                                             1.014    47.963
n6586.out[0] (.names)                                            0.261    48.224
n2679.in[0] (.names)                                             1.014    49.238
n2679.out[0] (.names)                                            0.261    49.499
n5178.in[0] (.names)                                             1.014    50.513
n5178.out[0] (.names)                                            0.261    50.774
n5997.in[0] (.names)                                             1.014    51.787
n5997.out[0] (.names)                                            0.261    52.048
n2993.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2993.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 82
Startpoint: n4815.Q[0] (.latch clocked by pclk)
Endpoint  : n2489.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4815.clk[0] (.latch)                                            1.014     1.014
n4815.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2892.in[0] (.names)                                             1.014     2.070
n2892.out[0] (.names)                                            0.261     2.331
n10078.in[0] (.names)                                            1.014     3.344
n10078.out[0] (.names)                                           0.261     3.605
n2889.in[0] (.names)                                             1.014     4.619
n2889.out[0] (.names)                                            0.261     4.880
n7764.in[0] (.names)                                             1.014     5.894
n7764.out[0] (.names)                                            0.261     6.155
n10242.in[1] (.names)                                            1.014     7.169
n10242.out[0] (.names)                                           0.261     7.430
n10236.in[1] (.names)                                            1.014     8.444
n10236.out[0] (.names)                                           0.261     8.705
n10237.in[0] (.names)                                            1.014     9.719
n10237.out[0] (.names)                                           0.261     9.980
n10239.in[2] (.names)                                            1.014    10.993
n10239.out[0] (.names)                                           0.261    11.254
n10240.in[1] (.names)                                            1.014    12.268
n10240.out[0] (.names)                                           0.261    12.529
n10241.in[0] (.names)                                            1.014    13.543
n10241.out[0] (.names)                                           0.261    13.804
n10243.in[1] (.names)                                            1.014    14.818
n10243.out[0] (.names)                                           0.261    15.079
n10211.in[1] (.names)                                            1.014    16.093
n10211.out[0] (.names)                                           0.261    16.354
n9788.in[1] (.names)                                             1.014    17.367
n9788.out[0] (.names)                                            0.261    17.628
n10057.in[0] (.names)                                            1.014    18.642
n10057.out[0] (.names)                                           0.261    18.903
n10058.in[0] (.names)                                            1.014    19.917
n10058.out[0] (.names)                                           0.261    20.178
n10059.in[0] (.names)                                            1.014    21.192
n10059.out[0] (.names)                                           0.261    21.453
n10098.in[0] (.names)                                            1.014    22.467
n10098.out[0] (.names)                                           0.261    22.728
n10074.in[1] (.names)                                            1.014    23.742
n10074.out[0] (.names)                                           0.261    24.003
n3273.in[1] (.names)                                             1.014    25.016
n3273.out[0] (.names)                                            0.261    25.277
n10097.in[1] (.names)                                            1.014    26.291
n10097.out[0] (.names)                                           0.261    26.552
n9968.in[0] (.names)                                             1.014    27.566
n9968.out[0] (.names)                                            0.261    27.827
n9772.in[1] (.names)                                             1.014    28.841
n9772.out[0] (.names)                                            0.261    29.102
n9969.in[0] (.names)                                             1.014    30.116
n9969.out[0] (.names)                                            0.261    30.377
n9970.in[0] (.names)                                             1.014    31.390
n9970.out[0] (.names)                                            0.261    31.651
n9971.in[0] (.names)                                             1.014    32.665
n9971.out[0] (.names)                                            0.261    32.926
n9972.in[1] (.names)                                             1.014    33.940
n9972.out[0] (.names)                                            0.261    34.201
n9973.in[0] (.names)                                             1.014    35.215
n9973.out[0] (.names)                                            0.261    35.476
n10284.in[1] (.names)                                            1.014    36.490
n10284.out[0] (.names)                                           0.261    36.751
n2584.in[1] (.names)                                             1.014    37.765
n2584.out[0] (.names)                                            0.261    38.026
n3371.in[0] (.names)                                             1.014    39.039
n3371.out[0] (.names)                                            0.261    39.300
n9735.in[1] (.names)                                             1.014    40.314
n9735.out[0] (.names)                                            0.261    40.575
n9743.in[0] (.names)                                             1.014    41.589
n9743.out[0] (.names)                                            0.261    41.850
n9744.in[2] (.names)                                             1.014    42.864
n9744.out[0] (.names)                                            0.261    43.125
n9745.in[2] (.names)                                             1.014    44.139
n9745.out[0] (.names)                                            0.261    44.400
n9597.in[1] (.names)                                             1.014    45.413
n9597.out[0] (.names)                                            0.261    45.674
n8990.in[1] (.names)                                             1.014    46.688
n8990.out[0] (.names)                                            0.261    46.949
n9751.in[0] (.names)                                             1.014    47.963
n9751.out[0] (.names)                                            0.261    48.224
n9746.in[0] (.names)                                             1.014    49.238
n9746.out[0] (.names)                                            0.261    49.499
n9747.in[0] (.names)                                             1.014    50.513
n9747.out[0] (.names)                                            0.261    50.774
n8927.in[0] (.names)                                             1.014    51.787
n8927.out[0] (.names)                                            0.261    52.048
n2489.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2489.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 83
Startpoint: n8507.Q[0] (.latch clocked by pclk)
Endpoint  : n8082.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8507.clk[0] (.latch)                                            1.014     1.014
n8507.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8398.in[0] (.names)                                             1.014     2.070
n8398.out[0] (.names)                                            0.261     2.331
n8399.in[0] (.names)                                             1.014     3.344
n8399.out[0] (.names)                                            0.261     3.605
n8453.in[0] (.names)                                             1.014     4.619
n8453.out[0] (.names)                                            0.261     4.880
n8458.in[1] (.names)                                             1.014     5.894
n8458.out[0] (.names)                                            0.261     6.155
n8462.in[0] (.names)                                             1.014     7.169
n8462.out[0] (.names)                                            0.261     7.430
n3017.in[0] (.names)                                             1.014     8.444
n3017.out[0] (.names)                                            0.261     8.705
n8400.in[0] (.names)                                             1.014     9.719
n8400.out[0] (.names)                                            0.261     9.980
n8401.in[0] (.names)                                             1.014    10.993
n8401.out[0] (.names)                                            0.261    11.254
n8403.in[0] (.names)                                             1.014    12.268
n8403.out[0] (.names)                                            0.261    12.529
n8405.in[1] (.names)                                             1.014    13.543
n8405.out[0] (.names)                                            0.261    13.804
n8503.in[0] (.names)                                             1.014    14.818
n8503.out[0] (.names)                                            0.261    15.079
n4231.in[0] (.names)                                             1.014    16.093
n4231.out[0] (.names)                                            0.261    16.354
n2983.in[3] (.names)                                             1.014    17.367
n2983.out[0] (.names)                                            0.261    17.628
n8009.in[0] (.names)                                             1.014    18.642
n8009.out[0] (.names)                                            0.261    18.903
n7998.in[1] (.names)                                             1.014    19.917
n7998.out[0] (.names)                                            0.261    20.178
n7999.in[0] (.names)                                             1.014    21.192
n7999.out[0] (.names)                                            0.261    21.453
n8000.in[0] (.names)                                             1.014    22.467
n8000.out[0] (.names)                                            0.261    22.728
n8018.in[1] (.names)                                             1.014    23.742
n8018.out[0] (.names)                                            0.261    24.003
n8019.in[1] (.names)                                             1.014    25.016
n8019.out[0] (.names)                                            0.261    25.277
n8020.in[1] (.names)                                             1.014    26.291
n8020.out[0] (.names)                                            0.261    26.552
n8021.in[0] (.names)                                             1.014    27.566
n8021.out[0] (.names)                                            0.261    27.827
n8079.in[1] (.names)                                             1.014    28.841
n8079.out[0] (.names)                                            0.261    29.102
n8081.in[2] (.names)                                             1.014    30.116
n8081.out[0] (.names)                                            0.261    30.377
n2404.in[0] (.names)                                             1.014    31.390
n2404.out[0] (.names)                                            0.261    31.651
n8085.in[0] (.names)                                             1.014    32.665
n8085.out[0] (.names)                                            0.261    32.926
n5864.in[0] (.names)                                             1.014    33.940
n5864.out[0] (.names)                                            0.261    34.201
n7732.in[2] (.names)                                             1.014    35.215
n7732.out[0] (.names)                                            0.261    35.476
n7759.in[1] (.names)                                             1.014    36.490
n7759.out[0] (.names)                                            0.261    36.751
n7760.in[0] (.names)                                             1.014    37.765
n7760.out[0] (.names)                                            0.261    38.026
n7673.in[0] (.names)                                             1.014    39.039
n7673.out[0] (.names)                                            0.261    39.300
n7769.in[3] (.names)                                             1.014    40.314
n7769.out[0] (.names)                                            0.261    40.575
n5990.in[1] (.names)                                             1.014    41.589
n5990.out[0] (.names)                                            0.261    41.850
n7741.in[0] (.names)                                             1.014    42.864
n7741.out[0] (.names)                                            0.261    43.125
n7726.in[0] (.names)                                             1.014    44.139
n7726.out[0] (.names)                                            0.261    44.400
n7727.in[1] (.names)                                             1.014    45.413
n7727.out[0] (.names)                                            0.261    45.674
n7731.in[2] (.names)                                             1.014    46.688
n7731.out[0] (.names)                                            0.261    46.949
n7601.in[1] (.names)                                             1.014    47.963
n7601.out[0] (.names)                                            0.261    48.224
n7602.in[0] (.names)                                             1.014    49.238
n7602.out[0] (.names)                                            0.261    49.499
n5876.in[1] (.names)                                             1.014    50.513
n5876.out[0] (.names)                                            0.261    50.774
n8063.in[1] (.names)                                             1.014    51.787
n8063.out[0] (.names)                                            0.261    52.048
n8082.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8082.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 84
Startpoint: n6187.Q[0] (.latch clocked by pclk)
Endpoint  : n3381.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6187.clk[0] (.latch)                                            1.014     1.014
n6187.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6522.in[1] (.names)                                             1.014     2.070
n6522.out[0] (.names)                                            0.261     2.331
n6532.in[0] (.names)                                             1.014     3.344
n6532.out[0] (.names)                                            0.261     3.605
n6525.in[0] (.names)                                             1.014     4.619
n6525.out[0] (.names)                                            0.261     4.880
n6526.in[1] (.names)                                             1.014     5.894
n6526.out[0] (.names)                                            0.261     6.155
n6527.in[0] (.names)                                             1.014     7.169
n6527.out[0] (.names)                                            0.261     7.430
n6531.in[0] (.names)                                             1.014     8.444
n6531.out[0] (.names)                                            0.261     8.705
n2516.in[2] (.names)                                             1.014     9.719
n2516.out[0] (.names)                                            0.261     9.980
n6542.in[0] (.names)                                             1.014    10.993
n6542.out[0] (.names)                                            0.261    11.254
n6543.in[0] (.names)                                             1.014    12.268
n6543.out[0] (.names)                                            0.261    12.529
n6529.in[1] (.names)                                             1.014    13.543
n6529.out[0] (.names)                                            0.261    13.804
n6530.in[1] (.names)                                             1.014    14.818
n6530.out[0] (.names)                                            0.261    15.079
n6533.in[2] (.names)                                             1.014    16.093
n6533.out[0] (.names)                                            0.261    16.354
n6534.in[1] (.names)                                             1.014    17.367
n6534.out[0] (.names)                                            0.261    17.628
n6597.in[2] (.names)                                             1.014    18.642
n6597.out[0] (.names)                                            0.261    18.903
n6604.in[1] (.names)                                             1.014    19.917
n6604.out[0] (.names)                                            0.261    20.178
n6510.in[2] (.names)                                             1.014    21.192
n6510.out[0] (.names)                                            0.261    21.453
n6607.in[1] (.names)                                             1.014    22.467
n6607.out[0] (.names)                                            0.261    22.728
n7138.in[1] (.names)                                             1.014    23.742
n7138.out[0] (.names)                                            0.261    24.003
n7139.in[0] (.names)                                             1.014    25.016
n7139.out[0] (.names)                                            0.261    25.277
n7141.in[3] (.names)                                             1.014    26.291
n7141.out[0] (.names)                                            0.261    26.552
n7142.in[1] (.names)                                             1.014    27.566
n7142.out[0] (.names)                                            0.261    27.827
n6466.in[2] (.names)                                             1.014    28.841
n6466.out[0] (.names)                                            0.261    29.102
n7014.in[1] (.names)                                             1.014    30.116
n7014.out[0] (.names)                                            0.261    30.377
n6436.in[0] (.names)                                             1.014    31.390
n6436.out[0] (.names)                                            0.261    31.651
n7015.in[0] (.names)                                             1.014    32.665
n7015.out[0] (.names)                                            0.261    32.926
n7102.in[0] (.names)                                             1.014    33.940
n7102.out[0] (.names)                                            0.261    34.201
n5904.in[2] (.names)                                             1.014    35.215
n5904.out[0] (.names)                                            0.261    35.476
n6464.in[0] (.names)                                             1.014    36.490
n6464.out[0] (.names)                                            0.261    36.751
n5893.in[0] (.names)                                             1.014    37.765
n5893.out[0] (.names)                                            0.261    38.026
n7046.in[1] (.names)                                             1.014    39.039
n7046.out[0] (.names)                                            0.261    39.300
n7049.in[0] (.names)                                             1.014    40.314
n7049.out[0] (.names)                                            0.261    40.575
n5988.in[0] (.names)                                             1.014    41.589
n5988.out[0] (.names)                                            0.261    41.850
n7085.in[0] (.names)                                             1.014    42.864
n7085.out[0] (.names)                                            0.261    43.125
n7086.in[0] (.names)                                             1.014    44.139
n7086.out[0] (.names)                                            0.261    44.400
n6999.in[0] (.names)                                             1.014    45.413
n6999.out[0] (.names)                                            0.261    45.674
n7088.in[1] (.names)                                             1.014    46.688
n7088.out[0] (.names)                                            0.261    46.949
n6730.in[0] (.names)                                             1.014    47.963
n6730.out[0] (.names)                                            0.261    48.224
n6732.in[0] (.names)                                             1.014    49.238
n6732.out[0] (.names)                                            0.261    49.499
n6733.in[1] (.names)                                             1.014    50.513
n6733.out[0] (.names)                                            0.261    50.774
n3380.in[0] (.names)                                             1.014    51.787
n3380.out[0] (.names)                                            0.261    52.048
n3381.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3381.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 85
Startpoint: n6187.Q[0] (.latch clocked by pclk)
Endpoint  : n2607.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6187.clk[0] (.latch)                                            1.014     1.014
n6187.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6522.in[1] (.names)                                             1.014     2.070
n6522.out[0] (.names)                                            0.261     2.331
n6532.in[0] (.names)                                             1.014     3.344
n6532.out[0] (.names)                                            0.261     3.605
n6525.in[0] (.names)                                             1.014     4.619
n6525.out[0] (.names)                                            0.261     4.880
n6526.in[1] (.names)                                             1.014     5.894
n6526.out[0] (.names)                                            0.261     6.155
n6527.in[0] (.names)                                             1.014     7.169
n6527.out[0] (.names)                                            0.261     7.430
n6531.in[0] (.names)                                             1.014     8.444
n6531.out[0] (.names)                                            0.261     8.705
n2516.in[2] (.names)                                             1.014     9.719
n2516.out[0] (.names)                                            0.261     9.980
n6542.in[0] (.names)                                             1.014    10.993
n6542.out[0] (.names)                                            0.261    11.254
n6543.in[0] (.names)                                             1.014    12.268
n6543.out[0] (.names)                                            0.261    12.529
n6529.in[1] (.names)                                             1.014    13.543
n6529.out[0] (.names)                                            0.261    13.804
n6530.in[1] (.names)                                             1.014    14.818
n6530.out[0] (.names)                                            0.261    15.079
n6533.in[2] (.names)                                             1.014    16.093
n6533.out[0] (.names)                                            0.261    16.354
n6534.in[1] (.names)                                             1.014    17.367
n6534.out[0] (.names)                                            0.261    17.628
n6597.in[2] (.names)                                             1.014    18.642
n6597.out[0] (.names)                                            0.261    18.903
n6604.in[1] (.names)                                             1.014    19.917
n6604.out[0] (.names)                                            0.261    20.178
n6510.in[2] (.names)                                             1.014    21.192
n6510.out[0] (.names)                                            0.261    21.453
n6607.in[1] (.names)                                             1.014    22.467
n6607.out[0] (.names)                                            0.261    22.728
n7138.in[1] (.names)                                             1.014    23.742
n7138.out[0] (.names)                                            0.261    24.003
n7139.in[0] (.names)                                             1.014    25.016
n7139.out[0] (.names)                                            0.261    25.277
n7141.in[3] (.names)                                             1.014    26.291
n7141.out[0] (.names)                                            0.261    26.552
n7142.in[1] (.names)                                             1.014    27.566
n7142.out[0] (.names)                                            0.261    27.827
n6466.in[2] (.names)                                             1.014    28.841
n6466.out[0] (.names)                                            0.261    29.102
n7014.in[1] (.names)                                             1.014    30.116
n7014.out[0] (.names)                                            0.261    30.377
n6436.in[0] (.names)                                             1.014    31.390
n6436.out[0] (.names)                                            0.261    31.651
n7015.in[0] (.names)                                             1.014    32.665
n7015.out[0] (.names)                                            0.261    32.926
n7102.in[0] (.names)                                             1.014    33.940
n7102.out[0] (.names)                                            0.261    34.201
n5904.in[2] (.names)                                             1.014    35.215
n5904.out[0] (.names)                                            0.261    35.476
n6464.in[0] (.names)                                             1.014    36.490
n6464.out[0] (.names)                                            0.261    36.751
n5893.in[0] (.names)                                             1.014    37.765
n5893.out[0] (.names)                                            0.261    38.026
n7046.in[1] (.names)                                             1.014    39.039
n7046.out[0] (.names)                                            0.261    39.300
n7049.in[0] (.names)                                             1.014    40.314
n7049.out[0] (.names)                                            0.261    40.575
n5988.in[0] (.names)                                             1.014    41.589
n5988.out[0] (.names)                                            0.261    41.850
n7085.in[0] (.names)                                             1.014    42.864
n7085.out[0] (.names)                                            0.261    43.125
n7086.in[0] (.names)                                             1.014    44.139
n7086.out[0] (.names)                                            0.261    44.400
n6999.in[0] (.names)                                             1.014    45.413
n6999.out[0] (.names)                                            0.261    45.674
n7088.in[1] (.names)                                             1.014    46.688
n7088.out[0] (.names)                                            0.261    46.949
n6730.in[0] (.names)                                             1.014    47.963
n6730.out[0] (.names)                                            0.261    48.224
n6732.in[0] (.names)                                             1.014    49.238
n6732.out[0] (.names)                                            0.261    49.499
n6811.in[1] (.names)                                             1.014    50.513
n6811.out[0] (.names)                                            0.261    50.774
n6066.in[1] (.names)                                             1.014    51.787
n6066.out[0] (.names)                                            0.261    52.048
n2607.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2607.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 86
Startpoint: n6187.Q[0] (.latch clocked by pclk)
Endpoint  : n6812.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6187.clk[0] (.latch)                                            1.014     1.014
n6187.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6522.in[1] (.names)                                             1.014     2.070
n6522.out[0] (.names)                                            0.261     2.331
n6532.in[0] (.names)                                             1.014     3.344
n6532.out[0] (.names)                                            0.261     3.605
n6525.in[0] (.names)                                             1.014     4.619
n6525.out[0] (.names)                                            0.261     4.880
n6526.in[1] (.names)                                             1.014     5.894
n6526.out[0] (.names)                                            0.261     6.155
n6527.in[0] (.names)                                             1.014     7.169
n6527.out[0] (.names)                                            0.261     7.430
n6531.in[0] (.names)                                             1.014     8.444
n6531.out[0] (.names)                                            0.261     8.705
n2516.in[2] (.names)                                             1.014     9.719
n2516.out[0] (.names)                                            0.261     9.980
n6542.in[0] (.names)                                             1.014    10.993
n6542.out[0] (.names)                                            0.261    11.254
n6543.in[0] (.names)                                             1.014    12.268
n6543.out[0] (.names)                                            0.261    12.529
n6529.in[1] (.names)                                             1.014    13.543
n6529.out[0] (.names)                                            0.261    13.804
n6530.in[1] (.names)                                             1.014    14.818
n6530.out[0] (.names)                                            0.261    15.079
n6533.in[2] (.names)                                             1.014    16.093
n6533.out[0] (.names)                                            0.261    16.354
n6534.in[1] (.names)                                             1.014    17.367
n6534.out[0] (.names)                                            0.261    17.628
n6597.in[2] (.names)                                             1.014    18.642
n6597.out[0] (.names)                                            0.261    18.903
n6604.in[1] (.names)                                             1.014    19.917
n6604.out[0] (.names)                                            0.261    20.178
n6510.in[2] (.names)                                             1.014    21.192
n6510.out[0] (.names)                                            0.261    21.453
n6607.in[1] (.names)                                             1.014    22.467
n6607.out[0] (.names)                                            0.261    22.728
n7138.in[1] (.names)                                             1.014    23.742
n7138.out[0] (.names)                                            0.261    24.003
n7139.in[0] (.names)                                             1.014    25.016
n7139.out[0] (.names)                                            0.261    25.277
n7141.in[3] (.names)                                             1.014    26.291
n7141.out[0] (.names)                                            0.261    26.552
n7142.in[1] (.names)                                             1.014    27.566
n7142.out[0] (.names)                                            0.261    27.827
n6466.in[2] (.names)                                             1.014    28.841
n6466.out[0] (.names)                                            0.261    29.102
n7014.in[1] (.names)                                             1.014    30.116
n7014.out[0] (.names)                                            0.261    30.377
n6436.in[0] (.names)                                             1.014    31.390
n6436.out[0] (.names)                                            0.261    31.651
n7015.in[0] (.names)                                             1.014    32.665
n7015.out[0] (.names)                                            0.261    32.926
n7102.in[0] (.names)                                             1.014    33.940
n7102.out[0] (.names)                                            0.261    34.201
n5904.in[2] (.names)                                             1.014    35.215
n5904.out[0] (.names)                                            0.261    35.476
n6464.in[0] (.names)                                             1.014    36.490
n6464.out[0] (.names)                                            0.261    36.751
n5893.in[0] (.names)                                             1.014    37.765
n5893.out[0] (.names)                                            0.261    38.026
n7046.in[1] (.names)                                             1.014    39.039
n7046.out[0] (.names)                                            0.261    39.300
n7049.in[0] (.names)                                             1.014    40.314
n7049.out[0] (.names)                                            0.261    40.575
n5988.in[0] (.names)                                             1.014    41.589
n5988.out[0] (.names)                                            0.261    41.850
n7085.in[0] (.names)                                             1.014    42.864
n7085.out[0] (.names)                                            0.261    43.125
n7086.in[0] (.names)                                             1.014    44.139
n7086.out[0] (.names)                                            0.261    44.400
n6999.in[0] (.names)                                             1.014    45.413
n6999.out[0] (.names)                                            0.261    45.674
n7088.in[1] (.names)                                             1.014    46.688
n7088.out[0] (.names)                                            0.261    46.949
n6730.in[0] (.names)                                             1.014    47.963
n6730.out[0] (.names)                                            0.261    48.224
n6732.in[0] (.names)                                             1.014    49.238
n6732.out[0] (.names)                                            0.261    49.499
n6811.in[1] (.names)                                             1.014    50.513
n6811.out[0] (.names)                                            0.261    50.774
n2341.in[0] (.names)                                             1.014    51.787
n2341.out[0] (.names)                                            0.261    52.048
n6812.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6812.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 87
Startpoint: n6187.Q[0] (.latch clocked by pclk)
Endpoint  : n6243.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6187.clk[0] (.latch)                                            1.014     1.014
n6187.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6522.in[1] (.names)                                             1.014     2.070
n6522.out[0] (.names)                                            0.261     2.331
n6532.in[0] (.names)                                             1.014     3.344
n6532.out[0] (.names)                                            0.261     3.605
n6525.in[0] (.names)                                             1.014     4.619
n6525.out[0] (.names)                                            0.261     4.880
n6526.in[1] (.names)                                             1.014     5.894
n6526.out[0] (.names)                                            0.261     6.155
n6527.in[0] (.names)                                             1.014     7.169
n6527.out[0] (.names)                                            0.261     7.430
n6531.in[0] (.names)                                             1.014     8.444
n6531.out[0] (.names)                                            0.261     8.705
n2516.in[2] (.names)                                             1.014     9.719
n2516.out[0] (.names)                                            0.261     9.980
n6542.in[0] (.names)                                             1.014    10.993
n6542.out[0] (.names)                                            0.261    11.254
n6543.in[0] (.names)                                             1.014    12.268
n6543.out[0] (.names)                                            0.261    12.529
n6529.in[1] (.names)                                             1.014    13.543
n6529.out[0] (.names)                                            0.261    13.804
n6530.in[1] (.names)                                             1.014    14.818
n6530.out[0] (.names)                                            0.261    15.079
n6533.in[2] (.names)                                             1.014    16.093
n6533.out[0] (.names)                                            0.261    16.354
n6534.in[1] (.names)                                             1.014    17.367
n6534.out[0] (.names)                                            0.261    17.628
n6597.in[2] (.names)                                             1.014    18.642
n6597.out[0] (.names)                                            0.261    18.903
n6604.in[1] (.names)                                             1.014    19.917
n6604.out[0] (.names)                                            0.261    20.178
n6510.in[2] (.names)                                             1.014    21.192
n6510.out[0] (.names)                                            0.261    21.453
n6607.in[1] (.names)                                             1.014    22.467
n6607.out[0] (.names)                                            0.261    22.728
n7138.in[1] (.names)                                             1.014    23.742
n7138.out[0] (.names)                                            0.261    24.003
n7139.in[0] (.names)                                             1.014    25.016
n7139.out[0] (.names)                                            0.261    25.277
n7141.in[3] (.names)                                             1.014    26.291
n7141.out[0] (.names)                                            0.261    26.552
n7142.in[1] (.names)                                             1.014    27.566
n7142.out[0] (.names)                                            0.261    27.827
n6466.in[2] (.names)                                             1.014    28.841
n6466.out[0] (.names)                                            0.261    29.102
n7014.in[1] (.names)                                             1.014    30.116
n7014.out[0] (.names)                                            0.261    30.377
n6436.in[0] (.names)                                             1.014    31.390
n6436.out[0] (.names)                                            0.261    31.651
n7015.in[0] (.names)                                             1.014    32.665
n7015.out[0] (.names)                                            0.261    32.926
n7102.in[0] (.names)                                             1.014    33.940
n7102.out[0] (.names)                                            0.261    34.201
n5904.in[2] (.names)                                             1.014    35.215
n5904.out[0] (.names)                                            0.261    35.476
n6464.in[0] (.names)                                             1.014    36.490
n6464.out[0] (.names)                                            0.261    36.751
n5893.in[0] (.names)                                             1.014    37.765
n5893.out[0] (.names)                                            0.261    38.026
n7046.in[1] (.names)                                             1.014    39.039
n7046.out[0] (.names)                                            0.261    39.300
n7049.in[0] (.names)                                             1.014    40.314
n7049.out[0] (.names)                                            0.261    40.575
n5988.in[0] (.names)                                             1.014    41.589
n5988.out[0] (.names)                                            0.261    41.850
n7085.in[0] (.names)                                             1.014    42.864
n7085.out[0] (.names)                                            0.261    43.125
n7086.in[0] (.names)                                             1.014    44.139
n7086.out[0] (.names)                                            0.261    44.400
n6999.in[0] (.names)                                             1.014    45.413
n6999.out[0] (.names)                                            0.261    45.674
n7088.in[1] (.names)                                             1.014    46.688
n7088.out[0] (.names)                                            0.261    46.949
n6730.in[0] (.names)                                             1.014    47.963
n6730.out[0] (.names)                                            0.261    48.224
n6790.in[0] (.names)                                             1.014    49.238
n6790.out[0] (.names)                                            0.261    49.499
n5953.in[0] (.names)                                             1.014    50.513
n5953.out[0] (.names)                                            0.261    50.774
n6792.in[1] (.names)                                             1.014    51.787
n6792.out[0] (.names)                                            0.261    52.048
n6243.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6243.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 88
Startpoint: n6187.Q[0] (.latch clocked by pclk)
Endpoint  : n6801.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6187.clk[0] (.latch)                                            1.014     1.014
n6187.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6522.in[1] (.names)                                             1.014     2.070
n6522.out[0] (.names)                                            0.261     2.331
n6532.in[0] (.names)                                             1.014     3.344
n6532.out[0] (.names)                                            0.261     3.605
n6525.in[0] (.names)                                             1.014     4.619
n6525.out[0] (.names)                                            0.261     4.880
n6526.in[1] (.names)                                             1.014     5.894
n6526.out[0] (.names)                                            0.261     6.155
n6527.in[0] (.names)                                             1.014     7.169
n6527.out[0] (.names)                                            0.261     7.430
n6531.in[0] (.names)                                             1.014     8.444
n6531.out[0] (.names)                                            0.261     8.705
n2516.in[2] (.names)                                             1.014     9.719
n2516.out[0] (.names)                                            0.261     9.980
n6542.in[0] (.names)                                             1.014    10.993
n6542.out[0] (.names)                                            0.261    11.254
n6543.in[0] (.names)                                             1.014    12.268
n6543.out[0] (.names)                                            0.261    12.529
n6529.in[1] (.names)                                             1.014    13.543
n6529.out[0] (.names)                                            0.261    13.804
n6530.in[1] (.names)                                             1.014    14.818
n6530.out[0] (.names)                                            0.261    15.079
n6533.in[2] (.names)                                             1.014    16.093
n6533.out[0] (.names)                                            0.261    16.354
n6534.in[1] (.names)                                             1.014    17.367
n6534.out[0] (.names)                                            0.261    17.628
n6597.in[2] (.names)                                             1.014    18.642
n6597.out[0] (.names)                                            0.261    18.903
n6604.in[1] (.names)                                             1.014    19.917
n6604.out[0] (.names)                                            0.261    20.178
n6510.in[2] (.names)                                             1.014    21.192
n6510.out[0] (.names)                                            0.261    21.453
n6607.in[1] (.names)                                             1.014    22.467
n6607.out[0] (.names)                                            0.261    22.728
n7138.in[1] (.names)                                             1.014    23.742
n7138.out[0] (.names)                                            0.261    24.003
n7139.in[0] (.names)                                             1.014    25.016
n7139.out[0] (.names)                                            0.261    25.277
n7141.in[3] (.names)                                             1.014    26.291
n7141.out[0] (.names)                                            0.261    26.552
n7142.in[1] (.names)                                             1.014    27.566
n7142.out[0] (.names)                                            0.261    27.827
n6466.in[2] (.names)                                             1.014    28.841
n6466.out[0] (.names)                                            0.261    29.102
n7014.in[1] (.names)                                             1.014    30.116
n7014.out[0] (.names)                                            0.261    30.377
n6436.in[0] (.names)                                             1.014    31.390
n6436.out[0] (.names)                                            0.261    31.651
n7015.in[0] (.names)                                             1.014    32.665
n7015.out[0] (.names)                                            0.261    32.926
n7102.in[0] (.names)                                             1.014    33.940
n7102.out[0] (.names)                                            0.261    34.201
n5904.in[2] (.names)                                             1.014    35.215
n5904.out[0] (.names)                                            0.261    35.476
n6464.in[0] (.names)                                             1.014    36.490
n6464.out[0] (.names)                                            0.261    36.751
n5893.in[0] (.names)                                             1.014    37.765
n5893.out[0] (.names)                                            0.261    38.026
n7046.in[1] (.names)                                             1.014    39.039
n7046.out[0] (.names)                                            0.261    39.300
n7049.in[0] (.names)                                             1.014    40.314
n7049.out[0] (.names)                                            0.261    40.575
n5988.in[0] (.names)                                             1.014    41.589
n5988.out[0] (.names)                                            0.261    41.850
n7085.in[0] (.names)                                             1.014    42.864
n7085.out[0] (.names)                                            0.261    43.125
n7086.in[0] (.names)                                             1.014    44.139
n7086.out[0] (.names)                                            0.261    44.400
n6999.in[0] (.names)                                             1.014    45.413
n6999.out[0] (.names)                                            0.261    45.674
n7088.in[1] (.names)                                             1.014    46.688
n7088.out[0] (.names)                                            0.261    46.949
n6730.in[0] (.names)                                             1.014    47.963
n6730.out[0] (.names)                                            0.261    48.224
n6790.in[0] (.names)                                             1.014    49.238
n6790.out[0] (.names)                                            0.261    49.499
n6774.in[0] (.names)                                             1.014    50.513
n6774.out[0] (.names)                                            0.261    50.774
n6775.in[1] (.names)                                             1.014    51.787
n6775.out[0] (.names)                                            0.261    52.048
n6801.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6801.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 89
Startpoint: n4293.Q[0] (.latch clocked by pclk)
Endpoint  : n4542.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4293.clk[0] (.latch)                                            1.014     1.014
n4293.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3815.in[0] (.names)                                             1.014     2.070
n3815.out[0] (.names)                                            0.261     2.331
n3816.in[0] (.names)                                             1.014     3.344
n3816.out[0] (.names)                                            0.261     3.605
n2551.in[0] (.names)                                             1.014     4.619
n2551.out[0] (.names)                                            0.261     4.880
n3817.in[0] (.names)                                             1.014     5.894
n3817.out[0] (.names)                                            0.261     6.155
n3819.in[2] (.names)                                             1.014     7.169
n3819.out[0] (.names)                                            0.261     7.430
n3820.in[0] (.names)                                             1.014     8.444
n3820.out[0] (.names)                                            0.261     8.705
n3831.in[2] (.names)                                             1.014     9.719
n3831.out[0] (.names)                                            0.261     9.980
n3832.in[0] (.names)                                             1.014    10.993
n3832.out[0] (.names)                                            0.261    11.254
n3843.in[1] (.names)                                             1.014    12.268
n3843.out[0] (.names)                                            0.261    12.529
n3845.in[1] (.names)                                             1.014    13.543
n3845.out[0] (.names)                                            0.261    13.804
n3846.in[0] (.names)                                             1.014    14.818
n3846.out[0] (.names)                                            0.261    15.079
n3848.in[1] (.names)                                             1.014    16.093
n3848.out[0] (.names)                                            0.261    16.354
n3855.in[1] (.names)                                             1.014    17.367
n3855.out[0] (.names)                                            0.261    17.628
n3858.in[0] (.names)                                             1.014    18.642
n3858.out[0] (.names)                                            0.261    18.903
n3849.in[0] (.names)                                             1.014    19.917
n3849.out[0] (.names)                                            0.261    20.178
n3792.in[0] (.names)                                             1.014    21.192
n3792.out[0] (.names)                                            0.261    21.453
n3793.in[1] (.names)                                             1.014    22.467
n3793.out[0] (.names)                                            0.261    22.728
n4190.in[1] (.names)                                             1.014    23.742
n4190.out[0] (.names)                                            0.261    24.003
n4094.in[0] (.names)                                             1.014    25.016
n4094.out[0] (.names)                                            0.261    25.277
n4196.in[2] (.names)                                             1.014    26.291
n4196.out[0] (.names)                                            0.261    26.552
n2387.in[1] (.names)                                             1.014    27.566
n2387.out[0] (.names)                                            0.261    27.827
n4249.in[3] (.names)                                             1.014    28.841
n4249.out[0] (.names)                                            0.261    29.102
n4245.in[0] (.names)                                             1.014    30.116
n4245.out[0] (.names)                                            0.261    30.377
n4246.in[0] (.names)                                             1.014    31.390
n4246.out[0] (.names)                                            0.261    31.651
n2397.in[1] (.names)                                             1.014    32.665
n2397.out[0] (.names)                                            0.261    32.926
n4254.in[0] (.names)                                             1.014    33.940
n4254.out[0] (.names)                                            0.261    34.201
n2792.in[1] (.names)                                             1.014    35.215
n2792.out[0] (.names)                                            0.261    35.476
n4272.in[0] (.names)                                             1.014    36.490
n4272.out[0] (.names)                                            0.261    36.751
n3393.in[1] (.names)                                             1.014    37.765
n3393.out[0] (.names)                                            0.261    38.026
n4277.in[1] (.names)                                             1.014    39.039
n4277.out[0] (.names)                                            0.261    39.300
n4284.in[0] (.names)                                             1.014    40.314
n4284.out[0] (.names)                                            0.261    40.575
n3129.in[3] (.names)                                             1.014    41.589
n3129.out[0] (.names)                                            0.261    41.850
n3408.in[0] (.names)                                             1.014    42.864
n3408.out[0] (.names)                                            0.261    43.125
n3974.in[0] (.names)                                             1.014    44.139
n3974.out[0] (.names)                                            0.261    44.400
n4286.in[0] (.names)                                             1.014    45.413
n4286.out[0] (.names)                                            0.261    45.674
n3015.in[0] (.names)                                             1.014    46.688
n3015.out[0] (.names)                                            0.261    46.949
n3450.in[1] (.names)                                             1.014    47.963
n3450.out[0] (.names)                                            0.261    48.224
n4418.in[0] (.names)                                             1.014    49.238
n4418.out[0] (.names)                                            0.261    49.499
n4420.in[1] (.names)                                             1.014    50.513
n4420.out[0] (.names)                                            0.261    50.774
n4422.in[1] (.names)                                             1.014    51.787
n4422.out[0] (.names)                                            0.261    52.048
n4542.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4542.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 90
Startpoint: n4293.Q[0] (.latch clocked by pclk)
Endpoint  : n3895.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4293.clk[0] (.latch)                                            1.014     1.014
n4293.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3815.in[0] (.names)                                             1.014     2.070
n3815.out[0] (.names)                                            0.261     2.331
n3816.in[0] (.names)                                             1.014     3.344
n3816.out[0] (.names)                                            0.261     3.605
n2551.in[0] (.names)                                             1.014     4.619
n2551.out[0] (.names)                                            0.261     4.880
n3817.in[0] (.names)                                             1.014     5.894
n3817.out[0] (.names)                                            0.261     6.155
n3819.in[2] (.names)                                             1.014     7.169
n3819.out[0] (.names)                                            0.261     7.430
n3820.in[0] (.names)                                             1.014     8.444
n3820.out[0] (.names)                                            0.261     8.705
n3831.in[2] (.names)                                             1.014     9.719
n3831.out[0] (.names)                                            0.261     9.980
n3832.in[0] (.names)                                             1.014    10.993
n3832.out[0] (.names)                                            0.261    11.254
n3843.in[1] (.names)                                             1.014    12.268
n3843.out[0] (.names)                                            0.261    12.529
n3845.in[1] (.names)                                             1.014    13.543
n3845.out[0] (.names)                                            0.261    13.804
n3846.in[0] (.names)                                             1.014    14.818
n3846.out[0] (.names)                                            0.261    15.079
n3848.in[1] (.names)                                             1.014    16.093
n3848.out[0] (.names)                                            0.261    16.354
n3855.in[1] (.names)                                             1.014    17.367
n3855.out[0] (.names)                                            0.261    17.628
n3858.in[0] (.names)                                             1.014    18.642
n3858.out[0] (.names)                                            0.261    18.903
n3849.in[0] (.names)                                             1.014    19.917
n3849.out[0] (.names)                                            0.261    20.178
n3792.in[0] (.names)                                             1.014    21.192
n3792.out[0] (.names)                                            0.261    21.453
n3793.in[1] (.names)                                             1.014    22.467
n3793.out[0] (.names)                                            0.261    22.728
n4190.in[1] (.names)                                             1.014    23.742
n4190.out[0] (.names)                                            0.261    24.003
n4094.in[0] (.names)                                             1.014    25.016
n4094.out[0] (.names)                                            0.261    25.277
n4196.in[2] (.names)                                             1.014    26.291
n4196.out[0] (.names)                                            0.261    26.552
n2387.in[1] (.names)                                             1.014    27.566
n2387.out[0] (.names)                                            0.261    27.827
n4249.in[3] (.names)                                             1.014    28.841
n4249.out[0] (.names)                                            0.261    29.102
n4245.in[0] (.names)                                             1.014    30.116
n4245.out[0] (.names)                                            0.261    30.377
n4246.in[0] (.names)                                             1.014    31.390
n4246.out[0] (.names)                                            0.261    31.651
n2397.in[1] (.names)                                             1.014    32.665
n2397.out[0] (.names)                                            0.261    32.926
n4254.in[0] (.names)                                             1.014    33.940
n4254.out[0] (.names)                                            0.261    34.201
n2792.in[1] (.names)                                             1.014    35.215
n2792.out[0] (.names)                                            0.261    35.476
n4272.in[0] (.names)                                             1.014    36.490
n4272.out[0] (.names)                                            0.261    36.751
n3393.in[1] (.names)                                             1.014    37.765
n3393.out[0] (.names)                                            0.261    38.026
n4277.in[1] (.names)                                             1.014    39.039
n4277.out[0] (.names)                                            0.261    39.300
n4284.in[0] (.names)                                             1.014    40.314
n4284.out[0] (.names)                                            0.261    40.575
n3129.in[3] (.names)                                             1.014    41.589
n3129.out[0] (.names)                                            0.261    41.850
n3408.in[0] (.names)                                             1.014    42.864
n3408.out[0] (.names)                                            0.261    43.125
n3974.in[0] (.names)                                             1.014    44.139
n3974.out[0] (.names)                                            0.261    44.400
n4286.in[0] (.names)                                             1.014    45.413
n4286.out[0] (.names)                                            0.261    45.674
n3015.in[0] (.names)                                             1.014    46.688
n3015.out[0] (.names)                                            0.261    46.949
n3450.in[1] (.names)                                             1.014    47.963
n3450.out[0] (.names)                                            0.261    48.224
n4418.in[0] (.names)                                             1.014    49.238
n4418.out[0] (.names)                                            0.261    49.499
n3604.in[1] (.names)                                             1.014    50.513
n3604.out[0] (.names)                                            0.261    50.774
n3903.in[1] (.names)                                             1.014    51.787
n3903.out[0] (.names)                                            0.261    52.048
n3895.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3895.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 91
Startpoint: n4293.Q[0] (.latch clocked by pclk)
Endpoint  : n4416.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4293.clk[0] (.latch)                                            1.014     1.014
n4293.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3815.in[0] (.names)                                             1.014     2.070
n3815.out[0] (.names)                                            0.261     2.331
n3816.in[0] (.names)                                             1.014     3.344
n3816.out[0] (.names)                                            0.261     3.605
n2551.in[0] (.names)                                             1.014     4.619
n2551.out[0] (.names)                                            0.261     4.880
n3817.in[0] (.names)                                             1.014     5.894
n3817.out[0] (.names)                                            0.261     6.155
n3819.in[2] (.names)                                             1.014     7.169
n3819.out[0] (.names)                                            0.261     7.430
n3820.in[0] (.names)                                             1.014     8.444
n3820.out[0] (.names)                                            0.261     8.705
n3831.in[2] (.names)                                             1.014     9.719
n3831.out[0] (.names)                                            0.261     9.980
n3832.in[0] (.names)                                             1.014    10.993
n3832.out[0] (.names)                                            0.261    11.254
n3843.in[1] (.names)                                             1.014    12.268
n3843.out[0] (.names)                                            0.261    12.529
n3845.in[1] (.names)                                             1.014    13.543
n3845.out[0] (.names)                                            0.261    13.804
n3846.in[0] (.names)                                             1.014    14.818
n3846.out[0] (.names)                                            0.261    15.079
n3848.in[1] (.names)                                             1.014    16.093
n3848.out[0] (.names)                                            0.261    16.354
n3855.in[1] (.names)                                             1.014    17.367
n3855.out[0] (.names)                                            0.261    17.628
n3858.in[0] (.names)                                             1.014    18.642
n3858.out[0] (.names)                                            0.261    18.903
n3849.in[0] (.names)                                             1.014    19.917
n3849.out[0] (.names)                                            0.261    20.178
n3792.in[0] (.names)                                             1.014    21.192
n3792.out[0] (.names)                                            0.261    21.453
n3793.in[1] (.names)                                             1.014    22.467
n3793.out[0] (.names)                                            0.261    22.728
n4190.in[1] (.names)                                             1.014    23.742
n4190.out[0] (.names)                                            0.261    24.003
n4094.in[0] (.names)                                             1.014    25.016
n4094.out[0] (.names)                                            0.261    25.277
n4196.in[2] (.names)                                             1.014    26.291
n4196.out[0] (.names)                                            0.261    26.552
n2387.in[1] (.names)                                             1.014    27.566
n2387.out[0] (.names)                                            0.261    27.827
n4249.in[3] (.names)                                             1.014    28.841
n4249.out[0] (.names)                                            0.261    29.102
n4245.in[0] (.names)                                             1.014    30.116
n4245.out[0] (.names)                                            0.261    30.377
n4246.in[0] (.names)                                             1.014    31.390
n4246.out[0] (.names)                                            0.261    31.651
n2397.in[1] (.names)                                             1.014    32.665
n2397.out[0] (.names)                                            0.261    32.926
n4254.in[0] (.names)                                             1.014    33.940
n4254.out[0] (.names)                                            0.261    34.201
n2792.in[1] (.names)                                             1.014    35.215
n2792.out[0] (.names)                                            0.261    35.476
n4272.in[0] (.names)                                             1.014    36.490
n4272.out[0] (.names)                                            0.261    36.751
n3393.in[1] (.names)                                             1.014    37.765
n3393.out[0] (.names)                                            0.261    38.026
n4277.in[1] (.names)                                             1.014    39.039
n4277.out[0] (.names)                                            0.261    39.300
n4284.in[0] (.names)                                             1.014    40.314
n4284.out[0] (.names)                                            0.261    40.575
n3129.in[3] (.names)                                             1.014    41.589
n3129.out[0] (.names)                                            0.261    41.850
n3408.in[0] (.names)                                             1.014    42.864
n3408.out[0] (.names)                                            0.261    43.125
n3974.in[0] (.names)                                             1.014    44.139
n3974.out[0] (.names)                                            0.261    44.400
n4286.in[0] (.names)                                             1.014    45.413
n4286.out[0] (.names)                                            0.261    45.674
n3015.in[0] (.names)                                             1.014    46.688
n3015.out[0] (.names)                                            0.261    46.949
n3450.in[1] (.names)                                             1.014    47.963
n3450.out[0] (.names)                                            0.261    48.224
n4418.in[0] (.names)                                             1.014    49.238
n4418.out[0] (.names)                                            0.261    49.499
n3604.in[1] (.names)                                             1.014    50.513
n3604.out[0] (.names)                                            0.261    50.774
n3903.in[1] (.names)                                             1.014    51.787
n3903.out[0] (.names)                                            0.261    52.048
n4416.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4416.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 92
Startpoint: n4293.Q[0] (.latch clocked by pclk)
Endpoint  : n3422.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4293.clk[0] (.latch)                                            1.014     1.014
n4293.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3815.in[0] (.names)                                             1.014     2.070
n3815.out[0] (.names)                                            0.261     2.331
n3816.in[0] (.names)                                             1.014     3.344
n3816.out[0] (.names)                                            0.261     3.605
n2551.in[0] (.names)                                             1.014     4.619
n2551.out[0] (.names)                                            0.261     4.880
n3817.in[0] (.names)                                             1.014     5.894
n3817.out[0] (.names)                                            0.261     6.155
n3819.in[2] (.names)                                             1.014     7.169
n3819.out[0] (.names)                                            0.261     7.430
n3820.in[0] (.names)                                             1.014     8.444
n3820.out[0] (.names)                                            0.261     8.705
n3831.in[2] (.names)                                             1.014     9.719
n3831.out[0] (.names)                                            0.261     9.980
n3832.in[0] (.names)                                             1.014    10.993
n3832.out[0] (.names)                                            0.261    11.254
n3843.in[1] (.names)                                             1.014    12.268
n3843.out[0] (.names)                                            0.261    12.529
n3845.in[1] (.names)                                             1.014    13.543
n3845.out[0] (.names)                                            0.261    13.804
n3846.in[0] (.names)                                             1.014    14.818
n3846.out[0] (.names)                                            0.261    15.079
n3848.in[1] (.names)                                             1.014    16.093
n3848.out[0] (.names)                                            0.261    16.354
n3855.in[1] (.names)                                             1.014    17.367
n3855.out[0] (.names)                                            0.261    17.628
n3858.in[0] (.names)                                             1.014    18.642
n3858.out[0] (.names)                                            0.261    18.903
n3849.in[0] (.names)                                             1.014    19.917
n3849.out[0] (.names)                                            0.261    20.178
n3792.in[0] (.names)                                             1.014    21.192
n3792.out[0] (.names)                                            0.261    21.453
n3793.in[1] (.names)                                             1.014    22.467
n3793.out[0] (.names)                                            0.261    22.728
n4190.in[1] (.names)                                             1.014    23.742
n4190.out[0] (.names)                                            0.261    24.003
n4094.in[0] (.names)                                             1.014    25.016
n4094.out[0] (.names)                                            0.261    25.277
n4196.in[2] (.names)                                             1.014    26.291
n4196.out[0] (.names)                                            0.261    26.552
n2387.in[1] (.names)                                             1.014    27.566
n2387.out[0] (.names)                                            0.261    27.827
n4249.in[3] (.names)                                             1.014    28.841
n4249.out[0] (.names)                                            0.261    29.102
n4245.in[0] (.names)                                             1.014    30.116
n4245.out[0] (.names)                                            0.261    30.377
n4246.in[0] (.names)                                             1.014    31.390
n4246.out[0] (.names)                                            0.261    31.651
n2397.in[1] (.names)                                             1.014    32.665
n2397.out[0] (.names)                                            0.261    32.926
n4254.in[0] (.names)                                             1.014    33.940
n4254.out[0] (.names)                                            0.261    34.201
n2792.in[1] (.names)                                             1.014    35.215
n2792.out[0] (.names)                                            0.261    35.476
n4272.in[0] (.names)                                             1.014    36.490
n4272.out[0] (.names)                                            0.261    36.751
n4278.in[1] (.names)                                             1.014    37.765
n4278.out[0] (.names)                                            0.261    38.026
n4279.in[1] (.names)                                             1.014    39.039
n4279.out[0] (.names)                                            0.261    39.300
n8690.in[0] (.names)                                             1.014    40.314
n8690.out[0] (.names)                                            0.261    40.575
n8692.in[0] (.names)                                             1.014    41.589
n8692.out[0] (.names)                                            0.261    41.850
n8700.in[2] (.names)                                             1.014    42.864
n8700.out[0] (.names)                                            0.261    43.125
n8719.in[1] (.names)                                             1.014    44.139
n8719.out[0] (.names)                                            0.261    44.400
n8722.in[1] (.names)                                             1.014    45.413
n8722.out[0] (.names)                                            0.261    45.674
n8725.in[0] (.names)                                             1.014    46.688
n8725.out[0] (.names)                                            0.261    46.949
n2475.in[0] (.names)                                             1.014    47.963
n2475.out[0] (.names)                                            0.261    48.224
n5895.in[0] (.names)                                             1.014    49.238
n5895.out[0] (.names)                                            0.261    49.499
n6167.in[0] (.names)                                             1.014    50.513
n6167.out[0] (.names)                                            0.261    50.774
n3421.in[2] (.names)                                             1.014    51.787
n3421.out[0] (.names)                                            0.261    52.048
n3422.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3422.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 93
Startpoint: n4293.Q[0] (.latch clocked by pclk)
Endpoint  : n6169.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4293.clk[0] (.latch)                                            1.014     1.014
n4293.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3815.in[0] (.names)                                             1.014     2.070
n3815.out[0] (.names)                                            0.261     2.331
n3816.in[0] (.names)                                             1.014     3.344
n3816.out[0] (.names)                                            0.261     3.605
n2551.in[0] (.names)                                             1.014     4.619
n2551.out[0] (.names)                                            0.261     4.880
n3817.in[0] (.names)                                             1.014     5.894
n3817.out[0] (.names)                                            0.261     6.155
n3819.in[2] (.names)                                             1.014     7.169
n3819.out[0] (.names)                                            0.261     7.430
n3820.in[0] (.names)                                             1.014     8.444
n3820.out[0] (.names)                                            0.261     8.705
n3831.in[2] (.names)                                             1.014     9.719
n3831.out[0] (.names)                                            0.261     9.980
n3832.in[0] (.names)                                             1.014    10.993
n3832.out[0] (.names)                                            0.261    11.254
n3843.in[1] (.names)                                             1.014    12.268
n3843.out[0] (.names)                                            0.261    12.529
n3845.in[1] (.names)                                             1.014    13.543
n3845.out[0] (.names)                                            0.261    13.804
n3846.in[0] (.names)                                             1.014    14.818
n3846.out[0] (.names)                                            0.261    15.079
n3848.in[1] (.names)                                             1.014    16.093
n3848.out[0] (.names)                                            0.261    16.354
n3855.in[1] (.names)                                             1.014    17.367
n3855.out[0] (.names)                                            0.261    17.628
n3858.in[0] (.names)                                             1.014    18.642
n3858.out[0] (.names)                                            0.261    18.903
n3849.in[0] (.names)                                             1.014    19.917
n3849.out[0] (.names)                                            0.261    20.178
n3792.in[0] (.names)                                             1.014    21.192
n3792.out[0] (.names)                                            0.261    21.453
n3793.in[1] (.names)                                             1.014    22.467
n3793.out[0] (.names)                                            0.261    22.728
n4190.in[1] (.names)                                             1.014    23.742
n4190.out[0] (.names)                                            0.261    24.003
n4094.in[0] (.names)                                             1.014    25.016
n4094.out[0] (.names)                                            0.261    25.277
n4196.in[2] (.names)                                             1.014    26.291
n4196.out[0] (.names)                                            0.261    26.552
n2387.in[1] (.names)                                             1.014    27.566
n2387.out[0] (.names)                                            0.261    27.827
n4249.in[3] (.names)                                             1.014    28.841
n4249.out[0] (.names)                                            0.261    29.102
n4245.in[0] (.names)                                             1.014    30.116
n4245.out[0] (.names)                                            0.261    30.377
n4246.in[0] (.names)                                             1.014    31.390
n4246.out[0] (.names)                                            0.261    31.651
n2397.in[1] (.names)                                             1.014    32.665
n2397.out[0] (.names)                                            0.261    32.926
n4254.in[0] (.names)                                             1.014    33.940
n4254.out[0] (.names)                                            0.261    34.201
n2792.in[1] (.names)                                             1.014    35.215
n2792.out[0] (.names)                                            0.261    35.476
n4272.in[0] (.names)                                             1.014    36.490
n4272.out[0] (.names)                                            0.261    36.751
n4278.in[1] (.names)                                             1.014    37.765
n4278.out[0] (.names)                                            0.261    38.026
n4279.in[1] (.names)                                             1.014    39.039
n4279.out[0] (.names)                                            0.261    39.300
n8690.in[0] (.names)                                             1.014    40.314
n8690.out[0] (.names)                                            0.261    40.575
n8692.in[0] (.names)                                             1.014    41.589
n8692.out[0] (.names)                                            0.261    41.850
n8700.in[2] (.names)                                             1.014    42.864
n8700.out[0] (.names)                                            0.261    43.125
n8719.in[1] (.names)                                             1.014    44.139
n8719.out[0] (.names)                                            0.261    44.400
n8722.in[1] (.names)                                             1.014    45.413
n8722.out[0] (.names)                                            0.261    45.674
n8725.in[0] (.names)                                             1.014    46.688
n8725.out[0] (.names)                                            0.261    46.949
n2475.in[0] (.names)                                             1.014    47.963
n2475.out[0] (.names)                                            0.261    48.224
n5895.in[0] (.names)                                             1.014    49.238
n5895.out[0] (.names)                                            0.261    49.499
n6167.in[0] (.names)                                             1.014    50.513
n6167.out[0] (.names)                                            0.261    50.774
n3421.in[2] (.names)                                             1.014    51.787
n3421.out[0] (.names)                                            0.261    52.048
n6169.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6169.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 94
Startpoint: n4293.Q[0] (.latch clocked by pclk)
Endpoint  : n6201.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4293.clk[0] (.latch)                                            1.014     1.014
n4293.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3815.in[0] (.names)                                             1.014     2.070
n3815.out[0] (.names)                                            0.261     2.331
n3816.in[0] (.names)                                             1.014     3.344
n3816.out[0] (.names)                                            0.261     3.605
n2551.in[0] (.names)                                             1.014     4.619
n2551.out[0] (.names)                                            0.261     4.880
n3817.in[0] (.names)                                             1.014     5.894
n3817.out[0] (.names)                                            0.261     6.155
n3819.in[2] (.names)                                             1.014     7.169
n3819.out[0] (.names)                                            0.261     7.430
n3820.in[0] (.names)                                             1.014     8.444
n3820.out[0] (.names)                                            0.261     8.705
n3831.in[2] (.names)                                             1.014     9.719
n3831.out[0] (.names)                                            0.261     9.980
n3832.in[0] (.names)                                             1.014    10.993
n3832.out[0] (.names)                                            0.261    11.254
n3843.in[1] (.names)                                             1.014    12.268
n3843.out[0] (.names)                                            0.261    12.529
n3845.in[1] (.names)                                             1.014    13.543
n3845.out[0] (.names)                                            0.261    13.804
n3846.in[0] (.names)                                             1.014    14.818
n3846.out[0] (.names)                                            0.261    15.079
n3848.in[1] (.names)                                             1.014    16.093
n3848.out[0] (.names)                                            0.261    16.354
n3855.in[1] (.names)                                             1.014    17.367
n3855.out[0] (.names)                                            0.261    17.628
n3858.in[0] (.names)                                             1.014    18.642
n3858.out[0] (.names)                                            0.261    18.903
n3849.in[0] (.names)                                             1.014    19.917
n3849.out[0] (.names)                                            0.261    20.178
n3792.in[0] (.names)                                             1.014    21.192
n3792.out[0] (.names)                                            0.261    21.453
n3793.in[1] (.names)                                             1.014    22.467
n3793.out[0] (.names)                                            0.261    22.728
n4190.in[1] (.names)                                             1.014    23.742
n4190.out[0] (.names)                                            0.261    24.003
n4094.in[0] (.names)                                             1.014    25.016
n4094.out[0] (.names)                                            0.261    25.277
n4196.in[2] (.names)                                             1.014    26.291
n4196.out[0] (.names)                                            0.261    26.552
n2387.in[1] (.names)                                             1.014    27.566
n2387.out[0] (.names)                                            0.261    27.827
n4249.in[3] (.names)                                             1.014    28.841
n4249.out[0] (.names)                                            0.261    29.102
n4245.in[0] (.names)                                             1.014    30.116
n4245.out[0] (.names)                                            0.261    30.377
n4246.in[0] (.names)                                             1.014    31.390
n4246.out[0] (.names)                                            0.261    31.651
n2397.in[1] (.names)                                             1.014    32.665
n2397.out[0] (.names)                                            0.261    32.926
n4254.in[0] (.names)                                             1.014    33.940
n4254.out[0] (.names)                                            0.261    34.201
n2792.in[1] (.names)                                             1.014    35.215
n2792.out[0] (.names)                                            0.261    35.476
n4272.in[0] (.names)                                             1.014    36.490
n4272.out[0] (.names)                                            0.261    36.751
n4278.in[1] (.names)                                             1.014    37.765
n4278.out[0] (.names)                                            0.261    38.026
n4279.in[1] (.names)                                             1.014    39.039
n4279.out[0] (.names)                                            0.261    39.300
n8690.in[0] (.names)                                             1.014    40.314
n8690.out[0] (.names)                                            0.261    40.575
n8692.in[0] (.names)                                             1.014    41.589
n8692.out[0] (.names)                                            0.261    41.850
n8700.in[2] (.names)                                             1.014    42.864
n8700.out[0] (.names)                                            0.261    43.125
n8719.in[1] (.names)                                             1.014    44.139
n8719.out[0] (.names)                                            0.261    44.400
n8722.in[1] (.names)                                             1.014    45.413
n8722.out[0] (.names)                                            0.261    45.674
n8725.in[0] (.names)                                             1.014    46.688
n8725.out[0] (.names)                                            0.261    46.949
n2475.in[0] (.names)                                             1.014    47.963
n2475.out[0] (.names)                                            0.261    48.224
n5895.in[0] (.names)                                             1.014    49.238
n5895.out[0] (.names)                                            0.261    49.499
n6167.in[0] (.names)                                             1.014    50.513
n6167.out[0] (.names)                                            0.261    50.774
n3421.in[2] (.names)                                             1.014    51.787
n3421.out[0] (.names)                                            0.261    52.048
n6201.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6201.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 95
Startpoint: n2644.Q[0] (.latch clocked by pclk)
Endpoint  : n11018.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2644.clk[0] (.latch)                                            1.014     1.014
n2644.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n11658.in[0] (.names)                                            1.014     2.070
n11658.out[0] (.names)                                           0.261     2.331
n11659.in[0] (.names)                                            1.014     3.344
n11659.out[0] (.names)                                           0.261     3.605
n11660.in[0] (.names)                                            1.014     4.619
n11660.out[0] (.names)                                           0.261     4.880
n11661.in[0] (.names)                                            1.014     5.894
n11661.out[0] (.names)                                           0.261     6.155
n11689.in[0] (.names)                                            1.014     7.169
n11689.out[0] (.names)                                           0.261     7.430
n11467.in[1] (.names)                                            1.014     8.444
n11467.out[0] (.names)                                           0.261     8.705
n11037.in[0] (.names)                                            1.014     9.719
n11037.out[0] (.names)                                           0.261     9.980
n11039.in[1] (.names)                                            1.014    10.993
n11039.out[0] (.names)                                           0.261    11.254
n11058.in[0] (.names)                                            1.014    12.268
n11058.out[0] (.names)                                           0.261    12.529
n2785.in[0] (.names)                                             1.014    13.543
n2785.out[0] (.names)                                            0.261    13.804
n11519.in[2] (.names)                                            1.014    14.818
n11519.out[0] (.names)                                           0.261    15.079
n11521.in[0] (.names)                                            1.014    16.093
n11521.out[0] (.names)                                           0.261    16.354
n11522.in[2] (.names)                                            1.014    17.367
n11522.out[0] (.names)                                           0.261    17.628
n11524.in[2] (.names)                                            1.014    18.642
n11524.out[0] (.names)                                           0.261    18.903
n11525.in[0] (.names)                                            1.014    19.917
n11525.out[0] (.names)                                           0.261    20.178
n11433.in[1] (.names)                                            1.014    21.192
n11433.out[0] (.names)                                           0.261    21.453
n11468.in[0] (.names)                                            1.014    22.467
n11468.out[0] (.names)                                           0.261    22.728
n11465.in[0] (.names)                                            1.014    23.742
n11465.out[0] (.names)                                           0.261    24.003
n11466.in[0] (.names)                                            1.014    25.016
n11466.out[0] (.names)                                           0.261    25.277
n11470.in[1] (.names)                                            1.014    26.291
n11470.out[0] (.names)                                           0.261    26.552
n11472.in[2] (.names)                                            1.014    27.566
n11472.out[0] (.names)                                           0.261    27.827
n10429.in[1] (.names)                                            1.014    28.841
n10429.out[0] (.names)                                           0.261    29.102
n11441.in[0] (.names)                                            1.014    30.116
n11441.out[0] (.names)                                           0.261    30.377
n11473.in[0] (.names)                                            1.014    31.390
n11473.out[0] (.names)                                           0.261    31.651
n11490.in[1] (.names)                                            1.014    32.665
n11490.out[0] (.names)                                           0.261    32.926
n11498.in[0] (.names)                                            1.014    33.940
n11498.out[0] (.names)                                           0.261    34.201
n11500.in[2] (.names)                                            1.014    35.215
n11500.out[0] (.names)                                           0.261    35.476
n11485.in[0] (.names)                                            1.014    36.490
n11485.out[0] (.names)                                           0.261    36.751
n11486.in[1] (.names)                                            1.014    37.765
n11486.out[0] (.names)                                           0.261    38.026
n11439.in[1] (.names)                                            1.014    39.039
n11439.out[0] (.names)                                           0.261    39.300
n11548.in[1] (.names)                                            1.014    40.314
n11548.out[0] (.names)                                           0.261    40.575
n11550.in[1] (.names)                                            1.014    41.589
n11550.out[0] (.names)                                           0.261    41.850
n10815.in[0] (.names)                                            1.014    42.864
n10815.out[0] (.names)                                           0.261    43.125
n11053.in[0] (.names)                                            1.014    44.139
n11053.out[0] (.names)                                           0.261    44.400
n11147.in[1] (.names)                                            1.014    45.413
n11147.out[0] (.names)                                           0.261    45.674
n11216.in[2] (.names)                                            1.014    46.688
n11216.out[0] (.names)                                           0.261    46.949
n11193.in[1] (.names)                                            1.014    47.963
n11193.out[0] (.names)                                           0.261    48.224
n2310.in[0] (.names)                                             1.014    49.238
n2310.out[0] (.names)                                            0.261    49.499
n3165.in[0] (.names)                                             1.014    50.513
n3165.out[0] (.names)                                            0.261    50.774
n11017.in[0] (.names)                                            1.014    51.787
n11017.out[0] (.names)                                           0.261    52.048
n11018.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11018.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 96
Startpoint: n2955.Q[0] (.latch clocked by pclk)
Endpoint  : n2530.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2955.clk[0] (.latch)                                            1.014     1.014
n2955.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2870.in[0] (.names)                                             1.014     2.070
n2870.out[0] (.names)                                            0.261     2.331
n12712.in[1] (.names)                                            1.014     3.344
n12712.out[0] (.names)                                           0.261     3.605
n12594.in[0] (.names)                                            1.014     4.619
n12594.out[0] (.names)                                           0.261     4.880
n12568.in[0] (.names)                                            1.014     5.894
n12568.out[0] (.names)                                           0.261     6.155
n12538.in[0] (.names)                                            1.014     7.169
n12538.out[0] (.names)                                           0.261     7.430
n12535.in[0] (.names)                                            1.014     8.444
n12535.out[0] (.names)                                           0.261     8.705
n12536.in[0] (.names)                                            1.014     9.719
n12536.out[0] (.names)                                           0.261     9.980
n12315.in[1] (.names)                                            1.014    10.993
n12315.out[0] (.names)                                           0.261    11.254
n12316.in[1] (.names)                                            1.014    12.268
n12316.out[0] (.names)                                           0.261    12.529
n12325.in[1] (.names)                                            1.014    13.543
n12325.out[0] (.names)                                           0.261    13.804
n12326.in[0] (.names)                                            1.014    14.818
n12326.out[0] (.names)                                           0.261    15.079
n12328.in[0] (.names)                                            1.014    16.093
n12328.out[0] (.names)                                           0.261    16.354
n12329.in[2] (.names)                                            1.014    17.367
n12329.out[0] (.names)                                           0.261    17.628
n9442.in[0] (.names)                                             1.014    18.642
n9442.out[0] (.names)                                            0.261    18.903
n9443.in[2] (.names)                                             1.014    19.917
n9443.out[0] (.names)                                            0.261    20.178
n9456.in[2] (.names)                                             1.014    21.192
n9456.out[0] (.names)                                            0.261    21.453
n9457.in[0] (.names)                                             1.014    22.467
n9457.out[0] (.names)                                            0.261    22.728
n9459.in[0] (.names)                                             1.014    23.742
n9459.out[0] (.names)                                            0.261    24.003
n9460.in[0] (.names)                                             1.014    25.016
n9460.out[0] (.names)                                            0.261    25.277
n3470.in[0] (.names)                                             1.014    26.291
n3470.out[0] (.names)                                            0.261    26.552
n9461.in[1] (.names)                                             1.014    27.566
n9461.out[0] (.names)                                            0.261    27.827
n9462.in[0] (.names)                                             1.014    28.841
n9462.out[0] (.names)                                            0.261    29.102
n9545.in[0] (.names)                                             1.014    30.116
n9545.out[0] (.names)                                            0.261    30.377
n8896.in[0] (.names)                                             1.014    31.390
n8896.out[0] (.names)                                            0.261    31.651
n9402.in[0] (.names)                                             1.014    32.665
n9402.out[0] (.names)                                            0.261    32.926
n9556.in[0] (.names)                                             1.014    33.940
n9556.out[0] (.names)                                            0.261    34.201
n9557.in[0] (.names)                                             1.014    35.215
n9557.out[0] (.names)                                            0.261    35.476
n11930.in[1] (.names)                                            1.014    36.490
n11930.out[0] (.names)                                           0.261    36.751
n11934.in[3] (.names)                                            1.014    37.765
n11934.out[0] (.names)                                           0.261    38.026
n11942.in[1] (.names)                                            1.014    39.039
n11942.out[0] (.names)                                           0.261    39.300
n11944.in[0] (.names)                                            1.014    40.314
n11944.out[0] (.names)                                           0.261    40.575
n11945.in[1] (.names)                                            1.014    41.589
n11945.out[0] (.names)                                           0.261    41.850
n12607.in[2] (.names)                                            1.014    42.864
n12607.out[0] (.names)                                           0.261    43.125
n12608.in[0] (.names)                                            1.014    44.139
n12608.out[0] (.names)                                           0.261    44.400
n12077.in[0] (.names)                                            1.014    45.413
n12077.out[0] (.names)                                           0.261    45.674
n12609.in[0] (.names)                                            1.014    46.688
n12609.out[0] (.names)                                           0.261    46.949
n12630.in[1] (.names)                                            1.014    47.963
n12630.out[0] (.names)                                           0.261    48.224
n12655.in[1] (.names)                                            1.014    49.238
n12655.out[0] (.names)                                           0.261    49.499
n12662.in[1] (.names)                                            1.014    50.513
n12662.out[0] (.names)                                           0.261    50.774
n10754.in[1] (.names)                                            1.014    51.787
n10754.out[0] (.names)                                           0.261    52.048
n2530.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2530.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 97
Startpoint: n2600.Q[0] (.latch clocked by pclk)
Endpoint  : n8146.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2600.clk[0] (.latch)                                            1.014     1.014
n2600.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9866.in[0] (.names)                                             1.014     2.070
n9866.out[0] (.names)                                            0.261     2.331
n9867.in[0] (.names)                                             1.014     3.344
n9867.out[0] (.names)                                            0.261     3.605
n9909.in[2] (.names)                                             1.014     4.619
n9909.out[0] (.names)                                            0.261     4.880
n9910.in[2] (.names)                                             1.014     5.894
n9910.out[0] (.names)                                            0.261     6.155
n9911.in[0] (.names)                                             1.014     7.169
n9911.out[0] (.names)                                            0.261     7.430
n9912.in[0] (.names)                                             1.014     8.444
n9912.out[0] (.names)                                            0.261     8.705
n9928.in[0] (.names)                                             1.014     9.719
n9928.out[0] (.names)                                            0.261     9.980
n9929.in[1] (.names)                                             1.014    10.993
n9929.out[0] (.names)                                            0.261    11.254
n9939.in[0] (.names)                                             1.014    12.268
n9939.out[0] (.names)                                            0.261    12.529
n2601.in[0] (.names)                                             1.014    13.543
n2601.out[0] (.names)                                            0.261    13.804
n9373.in[0] (.names)                                             1.014    14.818
n9373.out[0] (.names)                                            0.261    15.079
n9943.in[0] (.names)                                             1.014    16.093
n9943.out[0] (.names)                                            0.261    16.354
n9944.in[0] (.names)                                             1.014    17.367
n9944.out[0] (.names)                                            0.261    17.628
n9946.in[2] (.names)                                             1.014    18.642
n9946.out[0] (.names)                                            0.261    18.903
n9800.in[1] (.names)                                             1.014    19.917
n9800.out[0] (.names)                                            0.261    20.178
n9801.in[1] (.names)                                             1.014    21.192
n9801.out[0] (.names)                                            0.261    21.453
n9803.in[1] (.names)                                             1.014    22.467
n9803.out[0] (.names)                                            0.261    22.728
n9805.in[1] (.names)                                             1.014    23.742
n9805.out[0] (.names)                                            0.261    24.003
n9807.in[1] (.names)                                             1.014    25.016
n9807.out[0] (.names)                                            0.261    25.277
n9808.in[0] (.names)                                             1.014    26.291
n9808.out[0] (.names)                                            0.261    26.552
n9813.in[0] (.names)                                             1.014    27.566
n9813.out[0] (.names)                                            0.261    27.827
n9814.in[0] (.names)                                             1.014    28.841
n9814.out[0] (.names)                                            0.261    29.102
n9816.in[0] (.names)                                             1.014    30.116
n9816.out[0] (.names)                                            0.261    30.377
n12346.in[0] (.names)                                            1.014    31.390
n12346.out[0] (.names)                                           0.261    31.651
n12295.in[0] (.names)                                            1.014    32.665
n12295.out[0] (.names)                                           0.261    32.926
n12320.in[1] (.names)                                            1.014    33.940
n12320.out[0] (.names)                                           0.261    34.201
n8902.in[0] (.names)                                             1.014    35.215
n8902.out[0] (.names)                                            0.261    35.476
n12693.in[1] (.names)                                            1.014    36.490
n12693.out[0] (.names)                                           0.261    36.751
n12694.in[1] (.names)                                            1.014    37.765
n12694.out[0] (.names)                                           0.261    38.026
n12652.in[0] (.names)                                            1.014    39.039
n12652.out[0] (.names)                                           0.261    39.300
n12696.in[1] (.names)                                            1.014    40.314
n12696.out[0] (.names)                                           0.261    40.575
n12484.in[0] (.names)                                            1.014    41.589
n12484.out[0] (.names)                                           0.261    41.850
n12459.in[1] (.names)                                            1.014    42.864
n12459.out[0] (.names)                                           0.261    43.125
n10783.in[0] (.names)                                            1.014    44.139
n10783.out[0] (.names)                                           0.261    44.400
n10772.in[0] (.names)                                            1.014    45.413
n10772.out[0] (.names)                                           0.261    45.674
n12407.in[0] (.names)                                            1.014    46.688
n12407.out[0] (.names)                                           0.261    46.949
n8391.in[0] (.names)                                             1.014    47.963
n8391.out[0] (.names)                                            0.261    48.224
n8392.in[2] (.names)                                             1.014    49.238
n8392.out[0] (.names)                                            0.261    49.499
n8396.in[0] (.names)                                             1.014    50.513
n8396.out[0] (.names)                                            0.261    50.774
n8145.in[0] (.names)                                             1.014    51.787
n8145.out[0] (.names)                                            0.261    52.048
n8146.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8146.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 98
Startpoint: n2644.Q[0] (.latch clocked by pclk)
Endpoint  : n3254.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2644.clk[0] (.latch)                                            1.014     1.014
n2644.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n11658.in[0] (.names)                                            1.014     2.070
n11658.out[0] (.names)                                           0.261     2.331
n11659.in[0] (.names)                                            1.014     3.344
n11659.out[0] (.names)                                           0.261     3.605
n11660.in[0] (.names)                                            1.014     4.619
n11660.out[0] (.names)                                           0.261     4.880
n11661.in[0] (.names)                                            1.014     5.894
n11661.out[0] (.names)                                           0.261     6.155
n11689.in[0] (.names)                                            1.014     7.169
n11689.out[0] (.names)                                           0.261     7.430
n11467.in[1] (.names)                                            1.014     8.444
n11467.out[0] (.names)                                           0.261     8.705
n11037.in[0] (.names)                                            1.014     9.719
n11037.out[0] (.names)                                           0.261     9.980
n11039.in[1] (.names)                                            1.014    10.993
n11039.out[0] (.names)                                           0.261    11.254
n11058.in[0] (.names)                                            1.014    12.268
n11058.out[0] (.names)                                           0.261    12.529
n2785.in[0] (.names)                                             1.014    13.543
n2785.out[0] (.names)                                            0.261    13.804
n11519.in[2] (.names)                                            1.014    14.818
n11519.out[0] (.names)                                           0.261    15.079
n11521.in[0] (.names)                                            1.014    16.093
n11521.out[0] (.names)                                           0.261    16.354
n11522.in[2] (.names)                                            1.014    17.367
n11522.out[0] (.names)                                           0.261    17.628
n11524.in[2] (.names)                                            1.014    18.642
n11524.out[0] (.names)                                           0.261    18.903
n11525.in[0] (.names)                                            1.014    19.917
n11525.out[0] (.names)                                           0.261    20.178
n11433.in[1] (.names)                                            1.014    21.192
n11433.out[0] (.names)                                           0.261    21.453
n11468.in[0] (.names)                                            1.014    22.467
n11468.out[0] (.names)                                           0.261    22.728
n11465.in[0] (.names)                                            1.014    23.742
n11465.out[0] (.names)                                           0.261    24.003
n11466.in[0] (.names)                                            1.014    25.016
n11466.out[0] (.names)                                           0.261    25.277
n11470.in[1] (.names)                                            1.014    26.291
n11470.out[0] (.names)                                           0.261    26.552
n11472.in[2] (.names)                                            1.014    27.566
n11472.out[0] (.names)                                           0.261    27.827
n11474.in[1] (.names)                                            1.014    28.841
n11474.out[0] (.names)                                           0.261    29.102
n11484.in[0] (.names)                                            1.014    30.116
n11484.out[0] (.names)                                           0.261    30.377
n11488.in[0] (.names)                                            1.014    31.390
n11488.out[0] (.names)                                           0.261    31.651
n11569.in[1] (.names)                                            1.014    32.665
n11569.out[0] (.names)                                           0.261    32.926
n11580.in[2] (.names)                                            1.014    33.940
n11580.out[0] (.names)                                           0.261    34.201
n11578.in[0] (.names)                                            1.014    35.215
n11578.out[0] (.names)                                           0.261    35.476
n11581.in[0] (.names)                                            1.014    36.490
n11581.out[0] (.names)                                           0.261    36.751
n11149.in[1] (.names)                                            1.014    37.765
n11149.out[0] (.names)                                           0.261    38.026
n10773.in[1] (.names)                                            1.014    39.039
n10773.out[0] (.names)                                           0.261    39.300
n11403.in[0] (.names)                                            1.014    40.314
n11403.out[0] (.names)                                           0.261    40.575
n11404.in[0] (.names)                                            1.014    41.589
n11404.out[0] (.names)                                           0.261    41.850
n11415.in[0] (.names)                                            1.014    42.864
n11415.out[0] (.names)                                           0.261    43.125
n11419.in[1] (.names)                                            1.014    44.139
n11419.out[0] (.names)                                           0.261    44.400
n11421.in[0] (.names)                                            1.014    45.413
n11421.out[0] (.names)                                           0.261    45.674
n11041.in[0] (.names)                                            1.014    46.688
n11041.out[0] (.names)                                           0.261    46.949
n11042.in[3] (.names)                                            1.014    47.963
n11042.out[0] (.names)                                           0.261    48.224
n11043.in[0] (.names)                                            1.014    49.238
n11043.out[0] (.names)                                           0.261    49.499
n11055.in[2] (.names)                                            1.014    50.513
n11055.out[0] (.names)                                           0.261    50.774
n10740.in[1] (.names)                                            1.014    51.787
n10740.out[0] (.names)                                           0.261    52.048
n3254.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3254.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 99
Startpoint: n2644.Q[0] (.latch clocked by pclk)
Endpoint  : n10803.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2644.clk[0] (.latch)                                            1.014     1.014
n2644.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n11658.in[0] (.names)                                            1.014     2.070
n11658.out[0] (.names)                                           0.261     2.331
n11659.in[0] (.names)                                            1.014     3.344
n11659.out[0] (.names)                                           0.261     3.605
n11660.in[0] (.names)                                            1.014     4.619
n11660.out[0] (.names)                                           0.261     4.880
n11661.in[0] (.names)                                            1.014     5.894
n11661.out[0] (.names)                                           0.261     6.155
n11689.in[0] (.names)                                            1.014     7.169
n11689.out[0] (.names)                                           0.261     7.430
n11467.in[1] (.names)                                            1.014     8.444
n11467.out[0] (.names)                                           0.261     8.705
n11037.in[0] (.names)                                            1.014     9.719
n11037.out[0] (.names)                                           0.261     9.980
n11039.in[1] (.names)                                            1.014    10.993
n11039.out[0] (.names)                                           0.261    11.254
n11058.in[0] (.names)                                            1.014    12.268
n11058.out[0] (.names)                                           0.261    12.529
n2785.in[0] (.names)                                             1.014    13.543
n2785.out[0] (.names)                                            0.261    13.804
n11519.in[2] (.names)                                            1.014    14.818
n11519.out[0] (.names)                                           0.261    15.079
n11521.in[0] (.names)                                            1.014    16.093
n11521.out[0] (.names)                                           0.261    16.354
n11522.in[2] (.names)                                            1.014    17.367
n11522.out[0] (.names)                                           0.261    17.628
n11524.in[2] (.names)                                            1.014    18.642
n11524.out[0] (.names)                                           0.261    18.903
n11525.in[0] (.names)                                            1.014    19.917
n11525.out[0] (.names)                                           0.261    20.178
n11433.in[1] (.names)                                            1.014    21.192
n11433.out[0] (.names)                                           0.261    21.453
n11468.in[0] (.names)                                            1.014    22.467
n11468.out[0] (.names)                                           0.261    22.728
n11465.in[0] (.names)                                            1.014    23.742
n11465.out[0] (.names)                                           0.261    24.003
n11466.in[0] (.names)                                            1.014    25.016
n11466.out[0] (.names)                                           0.261    25.277
n11470.in[1] (.names)                                            1.014    26.291
n11470.out[0] (.names)                                           0.261    26.552
n11472.in[2] (.names)                                            1.014    27.566
n11472.out[0] (.names)                                           0.261    27.827
n11474.in[1] (.names)                                            1.014    28.841
n11474.out[0] (.names)                                           0.261    29.102
n11484.in[0] (.names)                                            1.014    30.116
n11484.out[0] (.names)                                           0.261    30.377
n11488.in[0] (.names)                                            1.014    31.390
n11488.out[0] (.names)                                           0.261    31.651
n11569.in[1] (.names)                                            1.014    32.665
n11569.out[0] (.names)                                           0.261    32.926
n11580.in[2] (.names)                                            1.014    33.940
n11580.out[0] (.names)                                           0.261    34.201
n11578.in[0] (.names)                                            1.014    35.215
n11578.out[0] (.names)                                           0.261    35.476
n11581.in[0] (.names)                                            1.014    36.490
n11581.out[0] (.names)                                           0.261    36.751
n11149.in[1] (.names)                                            1.014    37.765
n11149.out[0] (.names)                                           0.261    38.026
n10773.in[1] (.names)                                            1.014    39.039
n10773.out[0] (.names)                                           0.261    39.300
n11584.in[0] (.names)                                            1.014    40.314
n11584.out[0] (.names)                                           0.261    40.575
n11587.in[1] (.names)                                            1.014    41.589
n11587.out[0] (.names)                                           0.261    41.850
n11231.in[2] (.names)                                            1.014    42.864
n11231.out[0] (.names)                                           0.261    43.125
n8846.in[3] (.names)                                             1.014    44.139
n8846.out[0] (.names)                                            0.261    44.400
n8898.in[2] (.names)                                             1.014    45.413
n8898.out[0] (.names)                                            0.261    45.674
n11232.in[0] (.names)                                            1.014    46.688
n11232.out[0] (.names)                                           0.261    46.949
n11363.in[1] (.names)                                            1.014    47.963
n11363.out[0] (.names)                                           0.261    48.224
n10830.in[0] (.names)                                            1.014    49.238
n10830.out[0] (.names)                                           0.261    49.499
n11128.in[0] (.names)                                            1.014    50.513
n11128.out[0] (.names)                                           0.261    50.774
n10802.in[1] (.names)                                            1.014    51.787
n10802.out[0] (.names)                                           0.261    52.048
n10803.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10803.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 100
Startpoint: n3626.Q[0] (.latch clocked by pclk)
Endpoint  : n11455.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3626.clk[0] (.latch)                                            1.014     1.014
n3626.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n11641.in[0] (.names)                                            1.014     2.070
n11641.out[0] (.names)                                           0.261     2.331
n11624.in[0] (.names)                                            1.014     3.344
n11624.out[0] (.names)                                           0.261     3.605
n11598.in[0] (.names)                                            1.014     4.619
n11598.out[0] (.names)                                           0.261     4.880
n11599.in[1] (.names)                                            1.014     5.894
n11599.out[0] (.names)                                           0.261     6.155
n11602.in[1] (.names)                                            1.014     7.169
n11602.out[0] (.names)                                           0.261     7.430
n11603.in[0] (.names)                                            1.014     8.444
n11603.out[0] (.names)                                           0.261     8.705
n11605.in[1] (.names)                                            1.014     9.719
n11605.out[0] (.names)                                           0.261     9.980
n11553.in[0] (.names)                                            1.014    10.993
n11553.out[0] (.names)                                           0.261    11.254
n11554.in[0] (.names)                                            1.014    12.268
n11554.out[0] (.names)                                           0.261    12.529
n11608.in[3] (.names)                                            1.014    13.543
n11608.out[0] (.names)                                           0.261    13.804
n11609.in[1] (.names)                                            1.014    14.818
n11609.out[0] (.names)                                           0.261    15.079
n11610.in[0] (.names)                                            1.014    16.093
n11610.out[0] (.names)                                           0.261    16.354
n11615.in[0] (.names)                                            1.014    17.367
n11615.out[0] (.names)                                           0.261    17.628
n11618.in[0] (.names)                                            1.014    18.642
n11618.out[0] (.names)                                           0.261    18.903
n11352.in[2] (.names)                                            1.014    19.917
n11352.out[0] (.names)                                           0.261    20.178
n11622.in[0] (.names)                                            1.014    21.192
n11622.out[0] (.names)                                           0.261    21.453
n10939.in[0] (.names)                                            1.014    22.467
n10939.out[0] (.names)                                           0.261    22.728
n10805.in[1] (.names)                                            1.014    23.742
n10805.out[0] (.names)                                           0.261    24.003
n10940.in[1] (.names)                                            1.014    25.016
n10940.out[0] (.names)                                           0.261    25.277
n10943.in[1] (.names)                                            1.014    26.291
n10943.out[0] (.names)                                           0.261    26.552
n2971.in[1] (.names)                                             1.014    27.566
n2971.out[0] (.names)                                            0.261    27.827
n10920.in[0] (.names)                                            1.014    28.841
n10920.out[0] (.names)                                           0.261    29.102
n10945.in[1] (.names)                                            1.014    30.116
n10945.out[0] (.names)                                           0.261    30.377
n10955.in[2] (.names)                                            1.014    31.390
n10955.out[0] (.names)                                           0.261    31.651
n10956.in[0] (.names)                                            1.014    32.665
n10956.out[0] (.names)                                           0.261    32.926
n10812.in[1] (.names)                                            1.014    33.940
n10812.out[0] (.names)                                           0.261    34.201
n10960.in[1] (.names)                                            1.014    35.215
n10960.out[0] (.names)                                           0.261    35.476
n10961.in[0] (.names)                                            1.014    36.490
n10961.out[0] (.names)                                           0.261    36.751
n10822.in[3] (.names)                                            1.014    37.765
n10822.out[0] (.names)                                           0.261    38.026
n10963.in[2] (.names)                                            1.014    39.039
n10963.out[0] (.names)                                           0.261    39.300
n2929.in[0] (.names)                                             1.014    40.314
n2929.out[0] (.names)                                            0.261    40.575
n10965.in[0] (.names)                                            1.014    41.589
n10965.out[0] (.names)                                           0.261    41.850
n10804.in[1] (.names)                                            1.014    42.864
n10804.out[0] (.names)                                           0.261    43.125
n8878.in[2] (.names)                                             1.014    44.139
n8878.out[0] (.names)                                            0.261    44.400
n10824.in[1] (.names)                                            1.014    45.413
n10824.out[0] (.names)                                           0.261    45.674
n2524.in[0] (.names)                                             1.014    46.688
n2524.out[0] (.names)                                            0.261    46.949
n10723.in[1] (.names)                                            1.014    47.963
n10723.out[0] (.names)                                           0.261    48.224
n10979.in[0] (.names)                                            1.014    49.238
n10979.out[0] (.names)                                           0.261    49.499
n11543.in[0] (.names)                                            1.014    50.513
n11543.out[0] (.names)                                           0.261    50.774
n11546.in[0] (.names)                                            1.014    51.787
n11546.out[0] (.names)                                           0.261    52.048
n11455.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11455.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#End of timing report
