v 20110619 2
N 42600 46500 42300 46500 4
{
T 42100 46600 5 10 1 1 0 0 1
netname=clk
}
N 44900 41800 44900 47300 4
N 42000 48300 42800 48300 4
N 42000 48300 42000 45700 4
N 42000 45700 42600 45700 4
N 44500 47900 44800 47900 4
{
T 45000 47600 5 10 1 1 0 6 1
netname=reset
}
N 44500 48700 44800 48700 4
{
T 45000 48800 5 10 1 1 0 6 1
netname=clk
}
N 54600 47100 55100 47100 4
N 44500 48300 55100 48300 4
N 54600 44700 54900 44700 4
N 54900 42200 54900 44700 4
N 46700 48000 46700 45700 4
N 46700 45700 47300 45700 4
T 44115 50195 8 10 0 0 0 0 1
architecture=arc
C 44800 47200 1 0 1 br8gen_arc.sym
{
T 43100 49120 5 10 1 1 0 0 1
refdes=BAUD
}
N 39400 44700 39700 44700 4
{
T 40000 44600 5 10 1 1 0 6 1
netname=clk
}
N 39400 43500 39700 43500 4
{
T 40200 43400 5 10 1 1 0 6 1
netname=reset
}
N 39400 46100 42600 46100 4
C 39600 44400 1 0 1 IPAD-STD_LOGIC.sym
{
T 39150 44850 5 10 1 1 0 6 1
refdes=CLK
}
C 55900 42800 1 0 0 IPAD-WBWS.sym
{
T 56250 43250 5 10 1 1 0 0 1
refdes=WBW
}
C 55900 43600 1 0 0 OPAD-WBRS.sym
{
T 56250 44050 5 10 1 1 0 0 1
refdes=WBR
}
C 55900 44500 1 0 0 OPAD-STD_LOGIC.sym
{
T 56250 45050 5 10 1 1 0 0 1
refdes=RDY
}
C 39600 43200 1 0 1 IPAD-STD_LOGIC.sym
{
T 39350 43650 5 10 1 1 0 6 1
refdes=RESET
}
C 39600 45800 1 0 1 IPAD-STD_LOGIC.sym
{
T 39150 46350 5 10 1 1 0 6 1
refdes=RX
}
T 55784 40595 8 10 1 0 0 0 1
id : device_id=?x"BADD"
N 47300 46500 47000 46500 4
{
T 46800 46600 5 10 1 1 0 0 1
netname=clk
}
N 54600 43900 56100 43900 4
C 48900 45000 1 0 0 inv_inv_v.sym
{
T 50300 45895 5 10 1 1 0 6 1
refdes=NEG1
T 49500 46100 5 10 0 0 0 0 1
device=inv
}
N 49000 45700 49600 45700 4
N 44400 46100 47300 46100 4
N 44400 45700 46600 45700 4
N 46600 45700 46600 45300 4
N 46600 45300 47300 45300 4
N 44400 42200 46000 42200 4
N 47100 41400 47300 41400 4
N 46300 41800 47300 41800 4
N 49000 42600 49300 42600 4
{
T 49400 42700 5 10 1 1 0 6 1
netname=clk
}
N 44400 42600 44700 42600 4
{
T 44900 42700 5 10 1 1 0 6 1
netname=clk
}
N 44900 41800 44400 41800 4
C 47000 41100 1 0 1 inv_inv_v.sym
{
T 45600 41995 5 10 1 1 0 0 1
refdes=NEG2
T 46400 42200 5 10 0 0 0 6 1
device=inv
}
N 44400 41400 45100 41400 4
N 54600 45500 55100 45500 4
N 55100 45500 55100 41400 4
N 42600 41600 42400 41600 4
N 42400 41600 42400 43300 4
N 42400 43300 49700 43300 4
N 49700 43300 49700 41800 4
N 49700 41800 49000 41800 4
C 39600 41700 1 0 1 OPAD-STD_LOGIC.sym
{
T 39500 42500 5 10 0 0 0 6 1
device=OPAD
T 39050 42150 5 10 1 1 0 6 1
refdes=TX
}
N 39400 42000 42600 42000 4
T 47915 48795 8 10 1 1 0 0 1
entity=UART_TRANSCEIVER_MOD
C 47000 44200 1 0 0 cfifoc_arc.sym
{
T 48700 46920 5 10 1 1 0 6 1
refdes=RX_BUF
T 47600 46900 5 10 0 0 0 0 1
device=cfifoc
T 47600 44500 5 10 1 0 0 0 1
a : integer=a
}
N 49000 46100 49700 46100 4
C 49300 40300 1 0 1 cfifoc_arc.sym
{
T 47600 43020 5 10 1 1 0 0 1
refdes=TX_BUF
T 48700 43000 5 10 0 0 0 6 1
device=cfifoc
T 48700 40600 5 10 1 0 0 6 1
a : integer=a
}
N 46500 42200 47300 42200 4
N 54600 45100 55600 45100 4
C 51300 42800 1 0 0 wb_uart_transceiver_rtl.sym
{
T 54300 47620 5 10 1 1 0 6 1
refdes=WISHBONE
T 51900 47100 5 10 0 0 0 0 1
device=wb_uart_transceiver
T 52000 43200 5 10 1 0 0 0 1
id : device_id=id
T 52000 43500 5 10 1 0 0 0 1
a : integer=a
}
N 55100 48300 55100 47100 4
C 55900 45500 1 0 0 OPAD-STD_LOGIC.sym
{
T 56000 46300 5 10 0 0 0 0 1
device=OPAD
T 56450 45950 5 10 1 1 0 0 1
refdes=UART_ERROR
}
N 54600 46700 54900 46700 4
N 54900 46700 54900 48000 4
T 55784 40895 8 10 1 0 0 0 1
a : integer=?4
C 44700 40300 1 0 1 uart_tx_arch.sym
{
T 42900 43020 5 10 1 1 0 0 1
refdes=WRITER
T 44100 43000 5 10 0 0 0 6 1
device=uart_tx
T 44100 40600 5 10 1 0 0 6 1
dbit : integer=?8
T 44300 40800 5 10 1 0 0 6 1
sb_tick : integer=?16     
}
C 42300 44600 1 0 0 uart_rx_arch.sym
{
T 44100 46920 5 10 1 1 0 6 1
refdes=READER
T 42900 46900 5 10 0 0 0 0 1
device=uart_rx
T 42900 44900 5 10 1 0 0 0 1
dbit : integer=?8
T 42900 45200 5 10 1 0 0 0 1
sb_tick : integer=?16     
}
N 47300 42600 46000 42600 4
N 46000 42600 46000 42200 4
N 44900 47300 42000 47300 4
N 50700 45700 51600 45700 4
N 49700 46100 49700 46500 4
N 49700 46500 51600 46500 4
N 49000 45300 50800 45300 4
N 50800 45300 50800 46100 4
N 50800 46100 51600 46100 4
N 49000 46500 49300 46500 4
N 49300 44100 49300 46500 4
N 49300 44100 51600 44100 4
N 46700 48000 54900 48000 4
N 56100 45800 55600 45800 4
N 55600 45800 55600 45100 4
N 54600 43500 55600 43500 4
N 55600 43500 55600 43100 4
N 55600 43100 56100 43100 4
N 49000 42200 54900 42200 4
N 49000 41400 55100 41400 4
N 51600 45300 50900 45300 4
N 50900 44300 50900 45300 4
N 46500 42200 46500 44300 4
N 46500 44300 50900 44300 4
N 46900 41800 46900 43900 4
N 46900 43900 51000 43900 4
N 51000 43900 51000 44900 4
N 51000 44900 51600 44900 4
N 51600 44500 51100 44500 4
N 51100 43700 51100 44500 4
N 51100 43700 47100 43700 4
N 47100 43700 47100 41400 4
N 54600 44300 55600 44300 4
N 55600 44300 55600 44800 4
N 55600 44800 56100 44800 4
C 40900 44900 1 0 0 or2_or2_v.sym
{
T 41800 45620 5 10 1 1 0 6 1
refdes=OR1
T 41500 46400 5 10 0 0 0 0 1
device=or2
}
N 42300 45300 42600 45300 4
N 41100 45100 40800 45100 4
{
T 40600 44800 5 10 1 1 0 0 1
netname=reset
}
N 54600 45900 54900 45900 4
{
T 54800 45700 5 10 1 1 0 0 1
netname=tx_reset
}
N 54600 46300 54900 46300 4
{
T 54800 46400 5 10 1 1 0 0 1
netname=rx_reset
}
N 51600 43700 51300 43700 4
{
T 51100 43400 5 10 1 1 0 0 1
netname=reset
}
N 51600 46900 51300 46900 4
{
T 51100 47000 5 10 1 1 0 0 1
netname=clk
}
N 41100 45500 40800 45500 4
{
T 41000 45600 5 10 1 1 0 6 1
netname=rx_reset
}
C 45600 44500 1 0 0 or2_or2_v.sym
{
T 46500 45220 5 10 1 1 0 6 1
refdes=OR2
T 46200 46000 5 10 0 0 0 0 1
device=or2
}
N 45800 44700 45500 44700 4
{
T 45300 44400 5 10 1 1 0 0 1
netname=reset
}
N 45800 45100 45500 45100 4
{
T 45700 45200 5 10 1 1 0 6 1
netname=rx_reset
}
N 47000 44900 47300 44900 4
N 45100 41400 45100 41800 4
N 45100 41800 45200 41800 4
N 46100 40800 46400 40800 4
{
T 46600 40500 5 10 1 1 0 6 1
netname=reset
}
N 46100 41200 46400 41200 4
{
T 46200 41300 5 10 1 1 0 0 1
netname=tx_reset
}
C 46300 40600 1 0 1 or2_or2_v.sym
{
T 45400 41320 5 10 1 1 0 0 1
refdes=OR3
T 45700 42100 5 10 0 0 0 6 1
device=or2
}
N 44900 41000 44400 41000 4
C 50600 40400 1 0 1 or2_or2_v.sym
{
T 49700 41120 5 10 1 1 0 0 1
refdes=OR4
T 50000 41900 5 10 0 0 0 6 1
device=or2
}
N 50400 41000 50700 41000 4
{
T 50500 41100 5 10 1 1 0 0 1
netname=tx_reset
}
N 50400 40600 50700 40600 4
{
T 50900 40300 5 10 1 1 0 6 1
netname=reset
}
N 49100 40800 49100 41000 4
N 49000 41000 49100 41000 4
N 49100 40800 49200 40800 4
