// Seed: 2079499946
module module_0 (
    output supply1 id_0,
    input tri0 id_1,
    output tri0 id_2
);
  logic [7:0] id_4;
  wire id_5;
  wire id_6;
  assign id_4[$display(1'b0, "")] = 1'b0;
endmodule
module module_0 (
    output wire module_1,
    input uwire id_1,
    input wor id_2,
    input uwire id_3,
    output wor id_4,
    input supply0 id_5,
    output tri0 id_6,
    input tri id_7,
    input supply1 id_8,
    input tri id_9,
    input tri0 id_10,
    input tri id_11,
    output tri1 id_12,
    output wire id_13,
    input wire id_14,
    output tri id_15,
    input tri1 id_16,
    input supply0 id_17,
    output wor id_18,
    input tri1 id_19,
    output supply0 id_20,
    output tri1 id_21,
    output tri1 id_22,
    output wor id_23,
    input supply1 id_24,
    output wor id_25,
    input wire id_26,
    output logic id_27,
    output uwire id_28,
    output supply0 id_29,
    output tri0 id_30,
    input tri0 id_31,
    input wire id_32,
    output wand id_33,
    output wire id_34,
    output tri0 id_35
);
  uwire id_37 = 1, id_38;
  wire  id_39;
  initial begin : LABEL_0
    if (id_3) id_27 <= 1;
    else begin : LABEL_0
      assign id_4 = 1'b0;
    end
  end
  module_0 modCall_1 (
      id_6,
      id_9,
      id_18
  );
endmodule
