// Seed: 2799536590
module module_0 (
    output supply0 id_0,
    output supply1 id_1
);
  wire id_3, id_4, id_5;
  assign (highz1, strong0) id_4 = id_5;
  wire id_6;
  wire id_7;
  assign id_5 = id_5;
endmodule
program module_1 (
    output tri0 id_0,
    input supply1 id_1,
    input supply0 id_2,
    input supply1 id_3,
    input logic id_4,
    input tri0 id_5#(.id_14(-1)),
    output tri1 id_6,
    input tri0 id_7,
    input tri id_8,
    input tri id_9,
    output uwire id_10,
    input uwire id_11,
    input wire id_12
);
  logic id_15 = id_4;
  module_0 modCall_1 (
      id_0,
      id_6
  );
  assign id_6 = -1;
  assign id_6 = "" - -1;
  localparam id_16 = id_7 - id_3;
  if (-1 <= "" != id_2) wire id_17, id_18;
  wire id_19 = id_18;
  initial
    if (id_3) begin : LABEL_0
      id_15 <= 1'b0;
    end
  wire id_20;
endmodule
