###########################################
## Statistics of Channel 0
###########################################
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_srefx_cmds                 =            0   # Number of SREFX commands
num_refb_cmds                  =            0   # Number of REFb commands
num_ref_cmds                   =          114   # Number of REF commands
num_ondemand_pres              =         5090   # Number of ondemend PRE commands
num_pre_cmds                   =         6141   # Number of PRE commands
num_cycles                     =       594885   # Number of DRAM cycles
num_write_buf_hits             =            0   # Number of write buffer hits
num_read_row_hits              =        22753   # Number of read row buffer hits
num_reads_done                 =        28161   # Number of read requests issued
num_write_cmds                 =         1184   # Number of WRITE/WRITEP commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_writes_done                =         1194   # Number of read requests issued
num_write_row_hits             =          457   # Number of write row buffer hits
num_read_cmds                  =        28161   # Number of READ/READP commands
epoch_num                      =            0   # Number of epochs
num_act_cmds                   =         6156   # Number of ACT commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =       573959   # Cyles of rank active rank.0
rank_active_cycles.1           =       573844   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =        20926   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =        21041   # Cyles of all bank idle in rank rank.1
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =           33   # Write cmd latency (cycles)
write_latency[80-99]           =           87   # Write cmd latency (cycles)
write_latency[100-119]         =           72   # Write cmd latency (cycles)
write_latency[120-139]         =           44   # Write cmd latency (cycles)
write_latency[140-159]         =           90   # Write cmd latency (cycles)
write_latency[160-179]         =           92   # Write cmd latency (cycles)
write_latency[180-199]         =           59   # Write cmd latency (cycles)
write_latency[200-]            =          707   # Write cmd latency (cycles)
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        11346   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         5809   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4885   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3148   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2199   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1186   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          479   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          169   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           61   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =           19   # Request interarrival latency (cycles)
interarrival_latency[100-]     =           55   # Request interarrival latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =        22534   # Read request latency (cycles)
read_latency[40-59]            =          877   # Read request latency (cycles)
read_latency[60-79]            =         3709   # Read request latency (cycles)
read_latency[80-99]            =          228   # Read request latency (cycles)
read_latency[100-119]          =          201   # Read request latency (cycles)
read_latency[120-139]          =          166   # Read request latency (cycles)
read_latency[140-159]          =           83   # Read request latency (cycles)
read_latency[160-179]          =           26   # Read request latency (cycles)
read_latency[180-199]          =           18   # Read request latency (cycles)
read_latency[200-]             =          319   # Read request latency (cycles)
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  5.91053e+06   # Write energy
ref_energy                     =  4.17732e+07   # Refresh energy
read_energy                    =  1.13545e+08   # Read energy
act_energy                     =  1.68428e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.00445e+07   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.00997e+07   # Precharge standby energy rank.1
act_stb_energy.0               =   3.5815e+08   # Active standby energy rank.0
act_stb_energy.1               =  3.58079e+08   # Active standby energy rank.1
average_read_latency           =      36.5689   # Average read request latency (cycles)
average_power                  =      1537.18   # Average power (mW)
total_energy                   =  9.14445e+08   # Total energy (pJ)
average_interarrival           =      20.2638   # Average request interarrival latency (cycles)
average_bandwidth              =      4.21083   # Average bandwidth
