m255
K3
13
cModel Technology
dC:\altera\13.1
Econtbcd
Z0 w1743996305
Z1 DPx4 ieee 11 numeric_std 0 22 O3PF8EB`?j9=z7KT`fn941
Z2 DPx3 std 6 textio 0 22 5>J:;AW>W0[[dW0I6EN1Q0
Z3 DPx4 ieee 14 std_logic_1164 0 22 5=aWaoGZSMWIcH0i^f`XF1
Z4 dC:\Users\Juanma\Documents\CESE\CLP\TPs_CLP\Practica_VHDL\Ejercicio_18\contBCD_lento\Simulacion
Z5 8C:/Users/Juanma/Documents/CESE/CLP/TPs_CLP/Practica_VHDL/Ejercicio_18/contBCD_lento/Fuentes/contBCD.vhd
Z6 FC:/Users/Juanma/Documents/CESE/CLP/TPs_CLP/Practica_VHDL/Ejercicio_18/contBCD_lento/Fuentes/contBCD.vhd
l0
L6
Vc>_kD`0Xi[E`_88?<2lfX3
Z7 OV;C;10.1d;51
32
Z8 !s108 1744477445.531000
Z9 !s90 -reportprogress|300|-work|work|-2002|-explicit|C:/Users/Juanma/Documents/CESE/CLP/TPs_CLP/Practica_VHDL/Ejercicio_18/contBCD_lento/Fuentes/contBCD.vhd|
Z10 !s107 C:/Users/Juanma/Documents/CESE/CLP/TPs_CLP/Practica_VHDL/Ejercicio_18/contBCD_lento/Fuentes/contBCD.vhd|
Z11 o-work work -2002 -explicit -O0
Z12 tExplicit 1
!s100 =6nNYJI<:Dl<Bzbm?[>ke0
!i10b 1
Acontbcd_arq
R1
R2
R3
DEx4 work 7 contbcd 0 22 c>_kD`0Xi[E`_88?<2lfX3
l22
L19
VV>Y:4n9jGe0oJV32EodV[0
R7
32
R8
R9
R10
R11
R12
!s100 A7>INGW7R^I7;S`mYC@Q43
!i10b 1
Econtbcd_lento
Z13 w1743998759
R1
R2
R3
R4
Z14 8C:/Users/Juanma/Documents/CESE/CLP/TPs_CLP/Practica_VHDL/Ejercicio_18/contBCD_lento/Fuentes/contBCD_Lento.vhd
Z15 FC:/Users/Juanma/Documents/CESE/CLP/TPs_CLP/Practica_VHDL/Ejercicio_18/contBCD_lento/Fuentes/contBCD_Lento.vhd
l0
L6
V4PiM4L0fOC3c?OTf22L?<3
R7
32
Z16 !s108 1744477445.668000
Z17 !s90 -reportprogress|300|-work|work|-2002|-explicit|C:/Users/Juanma/Documents/CESE/CLP/TPs_CLP/Practica_VHDL/Ejercicio_18/contBCD_lento/Fuentes/contBCD_Lento.vhd|
Z18 !s107 C:/Users/Juanma/Documents/CESE/CLP/TPs_CLP/Practica_VHDL/Ejercicio_18/contBCD_lento/Fuentes/contBCD_Lento.vhd|
R11
R12
!s100 5FY?MBKP=aSl<k1K=83]Y3
!i10b 1
Acontbcd_lento_arq
R1
R2
R3
DEx4 work 13 contbcd_lento 0 22 4PiM4L0fOC3c?OTf22L?<3
l48
L19
Vm`WH0P^]ogPX0TmRSLFQ71
R7
32
R16
R17
R18
R11
R12
!s100 O79?c7NKWzXZ_FK8HPh553
!i10b 1
Econtbcd_lento_tb
Z19 w1743998535
R1
R2
R3
R4
Z20 8C:/Users/Juanma/Documents/CESE/CLP/TPs_CLP/Practica_VHDL/Ejercicio_18/contBCD_lento/Fuentes/contBCD_Lento_tb.vhd
Z21 FC:/Users/Juanma/Documents/CESE/CLP/TPs_CLP/Practica_VHDL/Ejercicio_18/contBCD_lento/Fuentes/contBCD_Lento_tb.vhd
l0
L6
VNZh@CCD<YD4no61QMhQHF0
R7
32
Z22 !s108 1744477445.738000
Z23 !s90 -reportprogress|300|-work|work|-2002|-explicit|C:/Users/Juanma/Documents/CESE/CLP/TPs_CLP/Practica_VHDL/Ejercicio_18/contBCD_lento/Fuentes/contBCD_Lento_tb.vhd|
Z24 !s107 C:/Users/Juanma/Documents/CESE/CLP/TPs_CLP/Practica_VHDL/Ejercicio_18/contBCD_lento/Fuentes/contBCD_Lento_tb.vhd|
R11
R12
!s100 0o9^A<HE:dHZMaGPKYH`[2
!i10b 1
Acontbcd_lento_tb_arq
R1
R2
R3
DEx4 work 16 contbcd_lento_tb 0 22 NZh@CCD<YD4no61QMhQHF0
l29
L10
Va>moYdH4;<VUEJF4BDRRe0
R7
32
R22
R23
R24
R11
R12
!s100 GH<A3VX>?Vmh=2Tl?71gJ2
!i10b 1
Egenena
Z25 w1743973219
R1
R2
R3
R4
Z26 8C:/Users/Juanma/Documents/CESE/CLP/TPs_CLP/Practica_VHDL/Ejercicio_18/contBCD_lento/Fuentes/genEna.vhd
Z27 FC:/Users/Juanma/Documents/CESE/CLP/TPs_CLP/Practica_VHDL/Ejercicio_18/contBCD_lento/Fuentes/genEna.vhd
l0
L6
VCLhb^:8b[IHCIe1Jf;?Rl1
R7
32
Z28 !s108 1744477445.808000
Z29 !s90 -reportprogress|300|-work|work|-2002|-explicit|C:/Users/Juanma/Documents/CESE/CLP/TPs_CLP/Practica_VHDL/Ejercicio_18/contBCD_lento/Fuentes/genEna.vhd|
Z30 !s107 C:/Users/Juanma/Documents/CESE/CLP/TPs_CLP/Practica_VHDL/Ejercicio_18/contBCD_lento/Fuentes/genEna.vhd|
R11
R12
!s100 ABKEYN4Nm>J0iUZ=3gE0B3
!i10b 1
Agenena_arq
R1
R2
R3
DEx4 work 6 genena 0 22 CLhb^:8b[IHCIe1Jf;?Rl1
l21
L19
VZXiRgWmGCb=FOd]V@`;_>2
R7
32
R28
R29
R30
R11
R12
!s100 >YSPaAX:V[z;TEnb>4zPb2
!i10b 1
Ereg
Z31 w1743388535
R2
R3
R4
Z32 8C:/Users/Juanma/Documents/CESE/CLP/TPs_CLP/Practica_VHDL/Ejercicio_18/contBCD_lento/Fuentes/reg.vhd
Z33 FC:/Users/Juanma/Documents/CESE/CLP/TPs_CLP/Practica_VHDL/Ejercicio_18/contBCD_lento/Fuentes/reg.vhd
l0
L5
VIJ0M^Kb<n4Dl1P80gD=N23
!s100 GeU:PzeC@3V:NAXCY51aZ3
R7
32
!i10b 1
Z34 !s108 1744477445.881000
Z35 !s90 -reportprogress|300|-work|work|-2002|-explicit|C:/Users/Juanma/Documents/CESE/CLP/TPs_CLP/Practica_VHDL/Ejercicio_18/contBCD_lento/Fuentes/reg.vhd|
Z36 !s107 C:/Users/Juanma/Documents/CESE/CLP/TPs_CLP/Practica_VHDL/Ejercicio_18/contBCD_lento/Fuentes/reg.vhd|
R11
R12
Areg_arq
R2
R3
DEx4 work 3 reg 0 22 IJ0M^Kb<n4Dl1P80gD=N23
l21
L19
VSBF5I?Kc2A2XA4kFf3N`g0
!s100 L9>_zD`^?RBKG64NXQ=kk2
R7
32
!i10b 1
R34
R35
R36
R11
R12
