{
    "design__lint_error__count": 0,
    "design__lint_timing_construct__count": 0,
    "design__lint_warning__count": 526,
    "design__inferred_latch__count": 0,
    "design__instance__count": 654,
    "design__instance__area": 5550.32,
    "design__instance_unmapped__count": 0,
    "synthesis__check_error__count": 4,
    "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0,
    "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 1,
    "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0,
    "power__internal__total": 0.0007599356467835605,
    "power__switching__total": 0.0009614265291020274,
    "power__leakage__total": 5.5410334098837666e-09,
    "power__total": 0.0017213677056133747,
    "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.26471145469307383,
    "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.26482125575331467,
    "timing__hold__ws__corner:nom_tt_025C_1v80": 0.1487373599717293,
    "timing__setup__ws__corner:nom_tt_025C_1v80": 3.1406635958637086,
    "timing__hold__tns__corner:nom_tt_025C_1v80": 0,
    "timing__setup__tns__corner:nom_tt_025C_1v80": 0,
    "timing__hold__wns__corner:nom_tt_025C_1v80": 0,
    "timing__setup__wns__corner:nom_tt_025C_1v80": 0,
    "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.148737,
    "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 3.140664,
    "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0,
    "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 1,
    "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0,
    "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.26429242875615383,
    "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.26439570725594047,
    "timing__hold__ws__corner:nom_ss_100C_1v60": 0.5586832821168934,
    "timing__setup__ws__corner:nom_ss_100C_1v60": -0.09600942534965642,
    "timing__hold__tns__corner:nom_ss_100C_1v60": 0,
    "timing__setup__tns__corner:nom_ss_100C_1v60": -0.09600942534965642,
    "timing__hold__wns__corner:nom_ss_100C_1v60": 0,
    "timing__setup__wns__corner:nom_ss_100C_1v60": -0.09600942534965642,
    "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.558683,
    "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:nom_ss_100C_1v60": 1,
    "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": -0.096009,
    "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 1,
    "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0,
    "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 1,
    "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0,
    "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.2650085226272896,
    "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.2651269834273674,
    "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.005848238725490577,
    "timing__setup__ws__corner:nom_ff_n40C_1v95": 4.398981747821937,
    "timing__hold__tns__corner:nom_ff_n40C_1v95": 0,
    "timing__setup__tns__corner:nom_ff_n40C_1v95": 0,
    "timing__hold__wns__corner:nom_ff_n40C_1v95": 0,
    "timing__setup__wns__corner:nom_ff_n40C_1v95": 0,
    "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.005848,
    "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 4.398982,
    "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
    "design__max_slew_violation__count": 0,
    "design__max_fanout_violation__count": 1,
    "design__max_cap_violation__count": 0,
    "clock__skew__worst_hold": -0.26000813349410845,
    "clock__skew__worst_setup": 0.26006930678449536,
    "timing__hold__ws": 0.002570832508530121,
    "timing__setup__ws": -0.16286261689122222,
    "timing__hold__tns": 0,
    "timing__setup__tns": -0.16286261689122222,
    "timing__hold__wns": 0,
    "timing__setup__wns": -0.16286261689122222,
    "timing__hold_vio__count": 0,
    "timing__hold_r2r__ws": 0.002571,
    "timing__hold_r2r_vio__count": 0,
    "timing__setup_vio__count": 3,
    "timing__setup_r2r__ws": -0.162863,
    "timing__setup_r2r_vio__count": 3,
    "design__die__bbox": "0.0 0.0 135.0 110.0",
    "design__core__bbox": "5.52 5.44 129.26 103.36",
    "design__io": 42,
    "design__die__area": 14850,
    "design__core__area": 12116.6,
    "design__instance__count__stdcell": 825,
    "design__instance__area__stdcell": 5764.28,
    "design__instance__count__macros": 0,
    "design__instance__area__macros": 0,
    "design__instance__count__padcells": 0,
    "design__instance__area__padcells": 0,
    "design__instance__count__cover": 0,
    "design__instance__area__cover": 0,
    "design__instance__utilization": 0.475733,
    "design__instance__utilization__stdcell": 0.475733,
    "design__rows": 36,
    "design__rows:unithd": 36,
    "design__sites": 9684,
    "design__sites:unithd": 9684,
    "design__instance__count__class:buffer": 113,
    "design__instance__area__class:buffer": 480.461,
    "design__instance__count__class:inverter": 24,
    "design__instance__area__class:inverter": 110.106,
    "design__instance__count__class:sequential_cell": 74,
    "design__instance__area__class:sequential_cell": 1855.53,
    "design__instance__count__class:multi_input_combinational_cell": 400,
    "design__instance__area__class:multi_input_combinational_cell": 2889.02,
    "flow__warnings__count": 1,
    "flow__errors__count": 0,
    "design__power_grid_violation__count__net:VPWR": 0,
    "design__power_grid_violation__count__net:VGND": 0,
    "design__power_grid_violation__count": 0,
    "design__instance__count__class:timing_repair_buffer": 36,
    "design__instance__area__class:timing_repair_buffer": 197.69,
    "design__instance__displacement__total": 0,
    "design__instance__displacement__mean": 0,
    "design__instance__displacement__max": 0,
    "route__wirelength__estimated": 12095.2,
    "design__violations": 0,
    "antenna__violating__nets": 0,
    "antenna__violating__pins": 0,
    "route__antenna_violation__count": 0,
    "antenna_diodes_count": 7,
    "design__instance__count__class:antenna_cell": 7,
    "design__instance__area__class:antenna_cell": 17.5168,
    "route__net": 658,
    "route__net__special": 2,
    "route__drc_errors__iter:0": 230,
    "route__wirelength__iter:0": 13526,
    "route__drc_errors__iter:1": 121,
    "route__wirelength__iter:1": 13328,
    "route__drc_errors__iter:2": 74,
    "route__wirelength__iter:2": 13323,
    "route__drc_errors__iter:3": 15,
    "route__wirelength__iter:3": 13353,
    "route__drc_errors__iter:4": 0,
    "route__wirelength__iter:4": 13351,
    "route__drc_errors": 0,
    "route__wirelength": 13351,
    "route__vias": 4075,
    "route__vias__singlecut": 4075,
    "route__vias__multicut": 0,
    "design__disconnected_pin__count": 0,
    "design__critical_disconnected_pin__count": 0,
    "route__wirelength__max": 688.77,
    "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 1,
    "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0,
    "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 1,
    "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0,
    "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 1,
    "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0,
    "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0,
    "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 1,
    "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0,
    "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.2603471678598419,
    "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.26040975668462524,
    "timing__hold__ws__corner:min_tt_025C_1v80": 0.14411894308097334,
    "timing__setup__ws__corner:min_tt_025C_1v80": 3.178080333297843,
    "timing__hold__tns__corner:min_tt_025C_1v80": 0,
    "timing__setup__tns__corner:min_tt_025C_1v80": 0,
    "timing__hold__wns__corner:min_tt_025C_1v80": 0,
    "timing__setup__wns__corner:min_tt_025C_1v80": 0,
    "timing__hold_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.144119,
    "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 3.17808,
    "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__unannotated_net__count__corner:min_tt_025C_1v80": 1,
    "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0,
    "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 1,
    "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0,
    "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.26000813349410845,
    "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.26006930678449536,
    "timing__hold__ws__corner:min_ss_100C_1v60": 0.5512032652992346,
    "timing__setup__ws__corner:min_ss_100C_1v60": -0.03609912471124486,
    "timing__hold__tns__corner:min_ss_100C_1v60": 0,
    "timing__setup__tns__corner:min_ss_100C_1v60": -0.03609912471124486,
    "timing__hold__wns__corner:min_ss_100C_1v60": 0,
    "timing__setup__wns__corner:min_ss_100C_1v60": -0.03609912471124486,
    "timing__hold_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.551203,
    "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:min_ss_100C_1v60": 1,
    "timing__setup_r2r__ws__corner:min_ss_100C_1v60": -0.036099,
    "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 1,
    "timing__unannotated_net__count__corner:min_ss_100C_1v60": 1,
    "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0,
    "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 1,
    "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0,
    "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.2605990774712538,
    "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.2606641920534897,
    "timing__hold__ws__corner:min_ff_n40C_1v95": 0.002570832508530121,
    "timing__setup__ws__corner:min_ff_n40C_1v95": 4.427547342964222,
    "timing__hold__tns__corner:min_ff_n40C_1v95": 0,
    "timing__setup__tns__corner:min_ff_n40C_1v95": 0,
    "timing__hold__wns__corner:min_ff_n40C_1v95": 0,
    "timing__setup__wns__corner:min_ff_n40C_1v95": 0,
    "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.002571,
    "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 4.427547,
    "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 1,
    "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0,
    "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0,
    "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 1,
    "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0,
    "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.2765813212298296,
    "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.2768683694009647,
    "timing__hold__ws__corner:max_tt_025C_1v80": 0.15615892354548844,
    "timing__setup__ws__corner:max_tt_025C_1v80": 3.0998897659527676,
    "timing__hold__tns__corner:max_tt_025C_1v80": 0,
    "timing__setup__tns__corner:max_tt_025C_1v80": 0,
    "timing__hold__wns__corner:max_tt_025C_1v80": 0,
    "timing__setup__wns__corner:max_tt_025C_1v80": 0,
    "timing__hold_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.156159,
    "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 3.09989,
    "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__unannotated_net__count__corner:max_tt_025C_1v80": 1,
    "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:max_ss_100C_1v60": 0,
    "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 1,
    "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0,
    "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.2761707329881354,
    "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.2764083207221246,
    "timing__hold__ws__corner:max_ss_100C_1v60": 0.5693891630461367,
    "timing__setup__ws__corner:max_ss_100C_1v60": -0.16286261689122222,
    "timing__hold__tns__corner:max_ss_100C_1v60": 0,
    "timing__setup__tns__corner:max_ss_100C_1v60": -0.16286261689122222,
    "timing__hold__wns__corner:max_ss_100C_1v60": 0,
    "timing__setup__wns__corner:max_ss_100C_1v60": -0.16286261689122222,
    "timing__hold_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.569389,
    "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:max_ss_100C_1v60": 1,
    "timing__setup_r2r__ws__corner:max_ss_100C_1v60": -0.162863,
    "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 1,
    "timing__unannotated_net__count__corner:max_ss_100C_1v60": 1,
    "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0,
    "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 1,
    "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0,
    "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.27674124886104995,
    "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.2770865282314735,
    "timing__hold__ws__corner:max_ff_n40C_1v95": 0.012145590432719428,
    "timing__setup__ws__corner:max_ff_n40C_1v95": 4.368924456981577,
    "timing__hold__tns__corner:max_ff_n40C_1v95": 0,
    "timing__setup__tns__corner:max_ff_n40C_1v95": 0,
    "timing__hold__wns__corner:max_ff_n40C_1v95": 0,
    "timing__setup__wns__corner:max_ff_n40C_1v95": 0,
    "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.012146,
    "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 4.368925,
    "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 1,
    "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0,
    "timing__unannotated_net__count": 1,
    "timing__unannotated_net_filtered__count": 0,
    "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79983,
    "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79995,
    "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.000171454,
    "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000315943,
    "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 6.26799e-05,
    "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000315943,
    "design_powergrid__voltage__worst": 0.000315943,
    "design_powergrid__voltage__worst__net:VPWR": 1.79983,
    "design_powergrid__drop__worst": 0.000315943,
    "design_powergrid__drop__worst__net:VPWR": 0.000171454,
    "design_powergrid__voltage__worst__net:VGND": 0.000315943,
    "design_powergrid__drop__worst__net:VGND": 0.000315943,
    "ir__voltage__worst": 1.8,
    "ir__drop__avg": 4.52e-05,
    "ir__drop__worst": 0.000171,
    "design__xor_difference__count": 0,
    "magic__drc_error__count": 0,
    "klayout__drc_error__count": 0,
    "magic__illegal_overlap__count": 0,
    "design__lvs_device_difference__count": 0,
    "design__lvs_net_difference__count": 0,
    "design__lvs_property_fail__count": 0,
    "design__lvs_error__count": 0,
    "design__lvs_unmatched_device__count": 0,
    "design__lvs_unmatched_net__count": 0,
    "design__lvs_unmatched_pin__count": 0
}