
pro_1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008ea0  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003a8  08009040  08009040  0000a040  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080093e8  080093e8  0000b1f0  2**0
                  CONTENTS
  4 .ARM          00000008  080093e8  080093e8  0000a3e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080093f0  080093f0  0000b1f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080093f0  080093f0  0000a3f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080093f4  080093f4  0000a3f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001f0  20000000  080093f8  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000344  200001f0  080095e8  0000b1f0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000534  080095e8  0000b534  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b1f0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012c0a  00000000  00000000  0000b220  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002db0  00000000  00000000  0001de2a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001028  00000000  00000000  00020be0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c61  00000000  00000000  00021c08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00004502  00000000  00000000  00022869  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000163c8  00000000  00000000  00026d6b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000918e6  00000000  00000000  0003d133  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000cea19  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005308  00000000  00000000  000cea5c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000052  00000000  00000000  000d3d64  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001f0 	.word	0x200001f0
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08009028 	.word	0x08009028

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001f4 	.word	0x200001f4
 80001dc:	08009028 	.word	0x08009028

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_uldivmod>:
 8000bf8:	b953      	cbnz	r3, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfa:	b94a      	cbnz	r2, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bf08      	it	eq
 8000c00:	2800      	cmpeq	r0, #0
 8000c02:	bf1c      	itt	ne
 8000c04:	f04f 31ff 	movne.w	r1, #4294967295
 8000c08:	f04f 30ff 	movne.w	r0, #4294967295
 8000c0c:	f000 b96a 	b.w	8000ee4 <__aeabi_idiv0>
 8000c10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c18:	f000 f806 	bl	8000c28 <__udivmoddi4>
 8000c1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c24:	b004      	add	sp, #16
 8000c26:	4770      	bx	lr

08000c28 <__udivmoddi4>:
 8000c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c2c:	9d08      	ldr	r5, [sp, #32]
 8000c2e:	460c      	mov	r4, r1
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	d14e      	bne.n	8000cd2 <__udivmoddi4+0xaa>
 8000c34:	4694      	mov	ip, r2
 8000c36:	458c      	cmp	ip, r1
 8000c38:	4686      	mov	lr, r0
 8000c3a:	fab2 f282 	clz	r2, r2
 8000c3e:	d962      	bls.n	8000d06 <__udivmoddi4+0xde>
 8000c40:	b14a      	cbz	r2, 8000c56 <__udivmoddi4+0x2e>
 8000c42:	f1c2 0320 	rsb	r3, r2, #32
 8000c46:	4091      	lsls	r1, r2
 8000c48:	fa20 f303 	lsr.w	r3, r0, r3
 8000c4c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c50:	4319      	orrs	r1, r3
 8000c52:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c56:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c5a:	fa1f f68c 	uxth.w	r6, ip
 8000c5e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c62:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c66:	fb07 1114 	mls	r1, r7, r4, r1
 8000c6a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c6e:	fb04 f106 	mul.w	r1, r4, r6
 8000c72:	4299      	cmp	r1, r3
 8000c74:	d90a      	bls.n	8000c8c <__udivmoddi4+0x64>
 8000c76:	eb1c 0303 	adds.w	r3, ip, r3
 8000c7a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c7e:	f080 8112 	bcs.w	8000ea6 <__udivmoddi4+0x27e>
 8000c82:	4299      	cmp	r1, r3
 8000c84:	f240 810f 	bls.w	8000ea6 <__udivmoddi4+0x27e>
 8000c88:	3c02      	subs	r4, #2
 8000c8a:	4463      	add	r3, ip
 8000c8c:	1a59      	subs	r1, r3, r1
 8000c8e:	fa1f f38e 	uxth.w	r3, lr
 8000c92:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c96:	fb07 1110 	mls	r1, r7, r0, r1
 8000c9a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c9e:	fb00 f606 	mul.w	r6, r0, r6
 8000ca2:	429e      	cmp	r6, r3
 8000ca4:	d90a      	bls.n	8000cbc <__udivmoddi4+0x94>
 8000ca6:	eb1c 0303 	adds.w	r3, ip, r3
 8000caa:	f100 31ff 	add.w	r1, r0, #4294967295
 8000cae:	f080 80fc 	bcs.w	8000eaa <__udivmoddi4+0x282>
 8000cb2:	429e      	cmp	r6, r3
 8000cb4:	f240 80f9 	bls.w	8000eaa <__udivmoddi4+0x282>
 8000cb8:	4463      	add	r3, ip
 8000cba:	3802      	subs	r0, #2
 8000cbc:	1b9b      	subs	r3, r3, r6
 8000cbe:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000cc2:	2100      	movs	r1, #0
 8000cc4:	b11d      	cbz	r5, 8000cce <__udivmoddi4+0xa6>
 8000cc6:	40d3      	lsrs	r3, r2
 8000cc8:	2200      	movs	r2, #0
 8000cca:	e9c5 3200 	strd	r3, r2, [r5]
 8000cce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cd2:	428b      	cmp	r3, r1
 8000cd4:	d905      	bls.n	8000ce2 <__udivmoddi4+0xba>
 8000cd6:	b10d      	cbz	r5, 8000cdc <__udivmoddi4+0xb4>
 8000cd8:	e9c5 0100 	strd	r0, r1, [r5]
 8000cdc:	2100      	movs	r1, #0
 8000cde:	4608      	mov	r0, r1
 8000ce0:	e7f5      	b.n	8000cce <__udivmoddi4+0xa6>
 8000ce2:	fab3 f183 	clz	r1, r3
 8000ce6:	2900      	cmp	r1, #0
 8000ce8:	d146      	bne.n	8000d78 <__udivmoddi4+0x150>
 8000cea:	42a3      	cmp	r3, r4
 8000cec:	d302      	bcc.n	8000cf4 <__udivmoddi4+0xcc>
 8000cee:	4290      	cmp	r0, r2
 8000cf0:	f0c0 80f0 	bcc.w	8000ed4 <__udivmoddi4+0x2ac>
 8000cf4:	1a86      	subs	r6, r0, r2
 8000cf6:	eb64 0303 	sbc.w	r3, r4, r3
 8000cfa:	2001      	movs	r0, #1
 8000cfc:	2d00      	cmp	r5, #0
 8000cfe:	d0e6      	beq.n	8000cce <__udivmoddi4+0xa6>
 8000d00:	e9c5 6300 	strd	r6, r3, [r5]
 8000d04:	e7e3      	b.n	8000cce <__udivmoddi4+0xa6>
 8000d06:	2a00      	cmp	r2, #0
 8000d08:	f040 8090 	bne.w	8000e2c <__udivmoddi4+0x204>
 8000d0c:	eba1 040c 	sub.w	r4, r1, ip
 8000d10:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d14:	fa1f f78c 	uxth.w	r7, ip
 8000d18:	2101      	movs	r1, #1
 8000d1a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000d1e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d22:	fb08 4416 	mls	r4, r8, r6, r4
 8000d26:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d2a:	fb07 f006 	mul.w	r0, r7, r6
 8000d2e:	4298      	cmp	r0, r3
 8000d30:	d908      	bls.n	8000d44 <__udivmoddi4+0x11c>
 8000d32:	eb1c 0303 	adds.w	r3, ip, r3
 8000d36:	f106 34ff 	add.w	r4, r6, #4294967295
 8000d3a:	d202      	bcs.n	8000d42 <__udivmoddi4+0x11a>
 8000d3c:	4298      	cmp	r0, r3
 8000d3e:	f200 80cd 	bhi.w	8000edc <__udivmoddi4+0x2b4>
 8000d42:	4626      	mov	r6, r4
 8000d44:	1a1c      	subs	r4, r3, r0
 8000d46:	fa1f f38e 	uxth.w	r3, lr
 8000d4a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d4e:	fb08 4410 	mls	r4, r8, r0, r4
 8000d52:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d56:	fb00 f707 	mul.w	r7, r0, r7
 8000d5a:	429f      	cmp	r7, r3
 8000d5c:	d908      	bls.n	8000d70 <__udivmoddi4+0x148>
 8000d5e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d62:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d66:	d202      	bcs.n	8000d6e <__udivmoddi4+0x146>
 8000d68:	429f      	cmp	r7, r3
 8000d6a:	f200 80b0 	bhi.w	8000ece <__udivmoddi4+0x2a6>
 8000d6e:	4620      	mov	r0, r4
 8000d70:	1bdb      	subs	r3, r3, r7
 8000d72:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d76:	e7a5      	b.n	8000cc4 <__udivmoddi4+0x9c>
 8000d78:	f1c1 0620 	rsb	r6, r1, #32
 8000d7c:	408b      	lsls	r3, r1
 8000d7e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d82:	431f      	orrs	r7, r3
 8000d84:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d88:	fa04 f301 	lsl.w	r3, r4, r1
 8000d8c:	ea43 030c 	orr.w	r3, r3, ip
 8000d90:	40f4      	lsrs	r4, r6
 8000d92:	fa00 f801 	lsl.w	r8, r0, r1
 8000d96:	0c38      	lsrs	r0, r7, #16
 8000d98:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d9c:	fbb4 fef0 	udiv	lr, r4, r0
 8000da0:	fa1f fc87 	uxth.w	ip, r7
 8000da4:	fb00 441e 	mls	r4, r0, lr, r4
 8000da8:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000dac:	fb0e f90c 	mul.w	r9, lr, ip
 8000db0:	45a1      	cmp	r9, r4
 8000db2:	fa02 f201 	lsl.w	r2, r2, r1
 8000db6:	d90a      	bls.n	8000dce <__udivmoddi4+0x1a6>
 8000db8:	193c      	adds	r4, r7, r4
 8000dba:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000dbe:	f080 8084 	bcs.w	8000eca <__udivmoddi4+0x2a2>
 8000dc2:	45a1      	cmp	r9, r4
 8000dc4:	f240 8081 	bls.w	8000eca <__udivmoddi4+0x2a2>
 8000dc8:	f1ae 0e02 	sub.w	lr, lr, #2
 8000dcc:	443c      	add	r4, r7
 8000dce:	eba4 0409 	sub.w	r4, r4, r9
 8000dd2:	fa1f f983 	uxth.w	r9, r3
 8000dd6:	fbb4 f3f0 	udiv	r3, r4, r0
 8000dda:	fb00 4413 	mls	r4, r0, r3, r4
 8000dde:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000de2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000de6:	45a4      	cmp	ip, r4
 8000de8:	d907      	bls.n	8000dfa <__udivmoddi4+0x1d2>
 8000dea:	193c      	adds	r4, r7, r4
 8000dec:	f103 30ff 	add.w	r0, r3, #4294967295
 8000df0:	d267      	bcs.n	8000ec2 <__udivmoddi4+0x29a>
 8000df2:	45a4      	cmp	ip, r4
 8000df4:	d965      	bls.n	8000ec2 <__udivmoddi4+0x29a>
 8000df6:	3b02      	subs	r3, #2
 8000df8:	443c      	add	r4, r7
 8000dfa:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dfe:	fba0 9302 	umull	r9, r3, r0, r2
 8000e02:	eba4 040c 	sub.w	r4, r4, ip
 8000e06:	429c      	cmp	r4, r3
 8000e08:	46ce      	mov	lr, r9
 8000e0a:	469c      	mov	ip, r3
 8000e0c:	d351      	bcc.n	8000eb2 <__udivmoddi4+0x28a>
 8000e0e:	d04e      	beq.n	8000eae <__udivmoddi4+0x286>
 8000e10:	b155      	cbz	r5, 8000e28 <__udivmoddi4+0x200>
 8000e12:	ebb8 030e 	subs.w	r3, r8, lr
 8000e16:	eb64 040c 	sbc.w	r4, r4, ip
 8000e1a:	fa04 f606 	lsl.w	r6, r4, r6
 8000e1e:	40cb      	lsrs	r3, r1
 8000e20:	431e      	orrs	r6, r3
 8000e22:	40cc      	lsrs	r4, r1
 8000e24:	e9c5 6400 	strd	r6, r4, [r5]
 8000e28:	2100      	movs	r1, #0
 8000e2a:	e750      	b.n	8000cce <__udivmoddi4+0xa6>
 8000e2c:	f1c2 0320 	rsb	r3, r2, #32
 8000e30:	fa20 f103 	lsr.w	r1, r0, r3
 8000e34:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e38:	fa24 f303 	lsr.w	r3, r4, r3
 8000e3c:	4094      	lsls	r4, r2
 8000e3e:	430c      	orrs	r4, r1
 8000e40:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e44:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e48:	fa1f f78c 	uxth.w	r7, ip
 8000e4c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e50:	fb08 3110 	mls	r1, r8, r0, r3
 8000e54:	0c23      	lsrs	r3, r4, #16
 8000e56:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e5a:	fb00 f107 	mul.w	r1, r0, r7
 8000e5e:	4299      	cmp	r1, r3
 8000e60:	d908      	bls.n	8000e74 <__udivmoddi4+0x24c>
 8000e62:	eb1c 0303 	adds.w	r3, ip, r3
 8000e66:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e6a:	d22c      	bcs.n	8000ec6 <__udivmoddi4+0x29e>
 8000e6c:	4299      	cmp	r1, r3
 8000e6e:	d92a      	bls.n	8000ec6 <__udivmoddi4+0x29e>
 8000e70:	3802      	subs	r0, #2
 8000e72:	4463      	add	r3, ip
 8000e74:	1a5b      	subs	r3, r3, r1
 8000e76:	b2a4      	uxth	r4, r4
 8000e78:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e7c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e80:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e84:	fb01 f307 	mul.w	r3, r1, r7
 8000e88:	42a3      	cmp	r3, r4
 8000e8a:	d908      	bls.n	8000e9e <__udivmoddi4+0x276>
 8000e8c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e90:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e94:	d213      	bcs.n	8000ebe <__udivmoddi4+0x296>
 8000e96:	42a3      	cmp	r3, r4
 8000e98:	d911      	bls.n	8000ebe <__udivmoddi4+0x296>
 8000e9a:	3902      	subs	r1, #2
 8000e9c:	4464      	add	r4, ip
 8000e9e:	1ae4      	subs	r4, r4, r3
 8000ea0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000ea4:	e739      	b.n	8000d1a <__udivmoddi4+0xf2>
 8000ea6:	4604      	mov	r4, r0
 8000ea8:	e6f0      	b.n	8000c8c <__udivmoddi4+0x64>
 8000eaa:	4608      	mov	r0, r1
 8000eac:	e706      	b.n	8000cbc <__udivmoddi4+0x94>
 8000eae:	45c8      	cmp	r8, r9
 8000eb0:	d2ae      	bcs.n	8000e10 <__udivmoddi4+0x1e8>
 8000eb2:	ebb9 0e02 	subs.w	lr, r9, r2
 8000eb6:	eb63 0c07 	sbc.w	ip, r3, r7
 8000eba:	3801      	subs	r0, #1
 8000ebc:	e7a8      	b.n	8000e10 <__udivmoddi4+0x1e8>
 8000ebe:	4631      	mov	r1, r6
 8000ec0:	e7ed      	b.n	8000e9e <__udivmoddi4+0x276>
 8000ec2:	4603      	mov	r3, r0
 8000ec4:	e799      	b.n	8000dfa <__udivmoddi4+0x1d2>
 8000ec6:	4630      	mov	r0, r6
 8000ec8:	e7d4      	b.n	8000e74 <__udivmoddi4+0x24c>
 8000eca:	46d6      	mov	lr, sl
 8000ecc:	e77f      	b.n	8000dce <__udivmoddi4+0x1a6>
 8000ece:	4463      	add	r3, ip
 8000ed0:	3802      	subs	r0, #2
 8000ed2:	e74d      	b.n	8000d70 <__udivmoddi4+0x148>
 8000ed4:	4606      	mov	r6, r0
 8000ed6:	4623      	mov	r3, r4
 8000ed8:	4608      	mov	r0, r1
 8000eda:	e70f      	b.n	8000cfc <__udivmoddi4+0xd4>
 8000edc:	3e02      	subs	r6, #2
 8000ede:	4463      	add	r3, ip
 8000ee0:	e730      	b.n	8000d44 <__udivmoddi4+0x11c>
 8000ee2:	bf00      	nop

08000ee4 <__aeabi_idiv0>:
 8000ee4:	4770      	bx	lr
 8000ee6:	bf00      	nop

08000ee8 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	b088      	sub	sp, #32
 8000eec:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000eee:	f107 030c 	add.w	r3, r7, #12
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	601a      	str	r2, [r3, #0]
 8000ef6:	605a      	str	r2, [r3, #4]
 8000ef8:	609a      	str	r2, [r3, #8]
 8000efa:	60da      	str	r2, [r3, #12]
 8000efc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000efe:	2300      	movs	r3, #0
 8000f00:	60bb      	str	r3, [r7, #8]
 8000f02:	4b33      	ldr	r3, [pc, #204]	@ (8000fd0 <MX_GPIO_Init+0xe8>)
 8000f04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f06:	4a32      	ldr	r2, [pc, #200]	@ (8000fd0 <MX_GPIO_Init+0xe8>)
 8000f08:	f043 0304 	orr.w	r3, r3, #4
 8000f0c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f0e:	4b30      	ldr	r3, [pc, #192]	@ (8000fd0 <MX_GPIO_Init+0xe8>)
 8000f10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f12:	f003 0304 	and.w	r3, r3, #4
 8000f16:	60bb      	str	r3, [r7, #8]
 8000f18:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	607b      	str	r3, [r7, #4]
 8000f1e:	4b2c      	ldr	r3, [pc, #176]	@ (8000fd0 <MX_GPIO_Init+0xe8>)
 8000f20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f22:	4a2b      	ldr	r2, [pc, #172]	@ (8000fd0 <MX_GPIO_Init+0xe8>)
 8000f24:	f043 0301 	orr.w	r3, r3, #1
 8000f28:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f2a:	4b29      	ldr	r3, [pc, #164]	@ (8000fd0 <MX_GPIO_Init+0xe8>)
 8000f2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f2e:	f003 0301 	and.w	r3, r3, #1
 8000f32:	607b      	str	r3, [r7, #4]
 8000f34:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f36:	2300      	movs	r3, #0
 8000f38:	603b      	str	r3, [r7, #0]
 8000f3a:	4b25      	ldr	r3, [pc, #148]	@ (8000fd0 <MX_GPIO_Init+0xe8>)
 8000f3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f3e:	4a24      	ldr	r2, [pc, #144]	@ (8000fd0 <MX_GPIO_Init+0xe8>)
 8000f40:	f043 0302 	orr.w	r3, r3, #2
 8000f44:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f46:	4b22      	ldr	r3, [pc, #136]	@ (8000fd0 <MX_GPIO_Init+0xe8>)
 8000f48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f4a:	f003 0302 	and.w	r3, r3, #2
 8000f4e:	603b      	str	r3, [r7, #0]
 8000f50:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2
 8000f52:	2200      	movs	r2, #0
 8000f54:	f242 010f 	movw	r1, #8207	@ 0x200f
 8000f58:	481e      	ldr	r0, [pc, #120]	@ (8000fd4 <MX_GPIO_Init+0xec>)
 8000f5a:	f001 fd23 	bl	80029a4 <HAL_GPIO_WritePin>
                          |GPIO_PIN_3, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TRIG_GPIO_Port, TRIG_Pin, GPIO_PIN_RESET);
 8000f5e:	2200      	movs	r2, #0
 8000f60:	2140      	movs	r1, #64	@ 0x40
 8000f62:	481d      	ldr	r0, [pc, #116]	@ (8000fd8 <MX_GPIO_Init+0xf0>)
 8000f64:	f001 fd1e 	bl	80029a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_RESET);
 8000f68:	2200      	movs	r2, #0
 8000f6a:	210f      	movs	r1, #15
 8000f6c:	481b      	ldr	r0, [pc, #108]	@ (8000fdc <MX_GPIO_Init+0xf4>)
 8000f6e:	f001 fd19 	bl	80029a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC0 PC1 PC2
                           PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2
 8000f72:	f242 030f 	movw	r3, #8207	@ 0x200f
 8000f76:	60fb      	str	r3, [r7, #12]
                          |GPIO_PIN_3;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f78:	2301      	movs	r3, #1
 8000f7a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f7c:	2300      	movs	r3, #0
 8000f7e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f80:	2300      	movs	r3, #0
 8000f82:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f84:	f107 030c 	add.w	r3, r7, #12
 8000f88:	4619      	mov	r1, r3
 8000f8a:	4812      	ldr	r0, [pc, #72]	@ (8000fd4 <MX_GPIO_Init+0xec>)
 8000f8c:	f001 fb86 	bl	800269c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = TRIG_Pin;
 8000f90:	2340      	movs	r3, #64	@ 0x40
 8000f92:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f94:	2301      	movs	r3, #1
 8000f96:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f98:	2300      	movs	r3, #0
 8000f9a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(TRIG_GPIO_Port, &GPIO_InitStruct);
 8000fa0:	f107 030c 	add.w	r3, r7, #12
 8000fa4:	4619      	mov	r1, r3
 8000fa6:	480c      	ldr	r0, [pc, #48]	@ (8000fd8 <MX_GPIO_Init+0xf0>)
 8000fa8:	f001 fb78 	bl	800269c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8000fac:	230f      	movs	r3, #15
 8000fae:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fb0:	2301      	movs	r3, #1
 8000fb2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fb4:	2300      	movs	r3, #0
 8000fb6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fb8:	2300      	movs	r3, #0
 8000fba:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fbc:	f107 030c 	add.w	r3, r7, #12
 8000fc0:	4619      	mov	r1, r3
 8000fc2:	4806      	ldr	r0, [pc, #24]	@ (8000fdc <MX_GPIO_Init+0xf4>)
 8000fc4:	f001 fb6a 	bl	800269c <HAL_GPIO_Init>

}
 8000fc8:	bf00      	nop
 8000fca:	3720      	adds	r7, #32
 8000fcc:	46bd      	mov	sp, r7
 8000fce:	bd80      	pop	{r7, pc}
 8000fd0:	40023800 	.word	0x40023800
 8000fd4:	40020800 	.word	0x40020800
 8000fd8:	40020000 	.word	0x40020000
 8000fdc:	40020400 	.word	0x40020400

08000fe0 <HAL_TIM_IC_CaptureCallback>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

/* callback for ultrasonic */
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	b082      	sub	sp, #8
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	6078      	str	r0, [r7, #4]
   if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2)  // if the interrupt source is channel1
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	7f1b      	ldrb	r3, [r3, #28]
 8000fec:	2b02      	cmp	r3, #2
 8000fee:	d178      	bne.n	80010e2 <HAL_TIM_IC_CaptureCallback+0x102>
   {
       if (Is_First_Captured == 0) // if the first value is not captured
 8000ff0:	4b41      	ldr	r3, [pc, #260]	@ (80010f8 <HAL_TIM_IC_CaptureCallback+0x118>)
 8000ff2:	781b      	ldrb	r3, [r3, #0]
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d11a      	bne.n	800102e <HAL_TIM_IC_CaptureCallback+0x4e>
       {
           IC_Val1 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2); // read the first value
 8000ff8:	2104      	movs	r1, #4
 8000ffa:	6878      	ldr	r0, [r7, #4]
 8000ffc:	f003 fafa 	bl	80045f4 <HAL_TIM_ReadCapturedValue>
 8001000:	4603      	mov	r3, r0
 8001002:	4a3e      	ldr	r2, [pc, #248]	@ (80010fc <HAL_TIM_IC_CaptureCallback+0x11c>)
 8001004:	6013      	str	r3, [r2, #0]
           Is_First_Captured = 1;  // set the first captured as true
 8001006:	4b3c      	ldr	r3, [pc, #240]	@ (80010f8 <HAL_TIM_IC_CaptureCallback+0x118>)
 8001008:	2201      	movs	r2, #1
 800100a:	701a      	strb	r2, [r3, #0]
           // Now change the polarity to falling edge
           __HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_2, TIM_INPUTCHANNELPOLARITY_FALLING);
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	6a1a      	ldr	r2, [r3, #32]
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	681b      	ldr	r3, [r3, #0]
 8001016:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800101a:	621a      	str	r2, [r3, #32]
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	6a1a      	ldr	r2, [r3, #32]
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	681b      	ldr	r3, [r3, #0]
 8001026:	f042 0220 	orr.w	r2, r2, #32
 800102a:	621a      	str	r2, [r3, #32]
           // set polarity to rising edge
           __HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_2, TIM_INPUTCHANNELPOLARITY_RISING);
           __HAL_TIM_DISABLE_IT(&htim1, TIM_IT_CC2);
       }
   }
}
 800102c:	e059      	b.n	80010e2 <HAL_TIM_IC_CaptureCallback+0x102>
       else if (Is_First_Captured==1)   // if the first is already captured
 800102e:	4b32      	ldr	r3, [pc, #200]	@ (80010f8 <HAL_TIM_IC_CaptureCallback+0x118>)
 8001030:	781b      	ldrb	r3, [r3, #0]
 8001032:	2b01      	cmp	r3, #1
 8001034:	d155      	bne.n	80010e2 <HAL_TIM_IC_CaptureCallback+0x102>
           IC_Val2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2);  // read second value
 8001036:	2104      	movs	r1, #4
 8001038:	6878      	ldr	r0, [r7, #4]
 800103a:	f003 fadb 	bl	80045f4 <HAL_TIM_ReadCapturedValue>
 800103e:	4603      	mov	r3, r0
 8001040:	4a2f      	ldr	r2, [pc, #188]	@ (8001100 <HAL_TIM_IC_CaptureCallback+0x120>)
 8001042:	6013      	str	r3, [r2, #0]
           __HAL_TIM_SET_COUNTER(htim, 0);  // reset the counter
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	2200      	movs	r2, #0
 800104a:	625a      	str	r2, [r3, #36]	@ 0x24
           if (IC_Val2 > IC_Val1)
 800104c:	4b2c      	ldr	r3, [pc, #176]	@ (8001100 <HAL_TIM_IC_CaptureCallback+0x120>)
 800104e:	681a      	ldr	r2, [r3, #0]
 8001050:	4b2a      	ldr	r3, [pc, #168]	@ (80010fc <HAL_TIM_IC_CaptureCallback+0x11c>)
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	429a      	cmp	r2, r3
 8001056:	d907      	bls.n	8001068 <HAL_TIM_IC_CaptureCallback+0x88>
               Difference = IC_Val2-IC_Val1;
 8001058:	4b29      	ldr	r3, [pc, #164]	@ (8001100 <HAL_TIM_IC_CaptureCallback+0x120>)
 800105a:	681a      	ldr	r2, [r3, #0]
 800105c:	4b27      	ldr	r3, [pc, #156]	@ (80010fc <HAL_TIM_IC_CaptureCallback+0x11c>)
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	1ad3      	subs	r3, r2, r3
 8001062:	4a28      	ldr	r2, [pc, #160]	@ (8001104 <HAL_TIM_IC_CaptureCallback+0x124>)
 8001064:	6013      	str	r3, [r2, #0]
 8001066:	e00f      	b.n	8001088 <HAL_TIM_IC_CaptureCallback+0xa8>
           else if (IC_Val1 > IC_Val2)
 8001068:	4b24      	ldr	r3, [pc, #144]	@ (80010fc <HAL_TIM_IC_CaptureCallback+0x11c>)
 800106a:	681a      	ldr	r2, [r3, #0]
 800106c:	4b24      	ldr	r3, [pc, #144]	@ (8001100 <HAL_TIM_IC_CaptureCallback+0x120>)
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	429a      	cmp	r2, r3
 8001072:	d909      	bls.n	8001088 <HAL_TIM_IC_CaptureCallback+0xa8>
               Difference = (0xffff - IC_Val1) + IC_Val2;
 8001074:	4b22      	ldr	r3, [pc, #136]	@ (8001100 <HAL_TIM_IC_CaptureCallback+0x120>)
 8001076:	681a      	ldr	r2, [r3, #0]
 8001078:	4b20      	ldr	r3, [pc, #128]	@ (80010fc <HAL_TIM_IC_CaptureCallback+0x11c>)
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	1ad3      	subs	r3, r2, r3
 800107e:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 8001082:	33ff      	adds	r3, #255	@ 0xff
 8001084:	4a1f      	ldr	r2, [pc, #124]	@ (8001104 <HAL_TIM_IC_CaptureCallback+0x124>)
 8001086:	6013      	str	r3, [r2, #0]
           Distance = Difference * (0.034/2);
 8001088:	4b1e      	ldr	r3, [pc, #120]	@ (8001104 <HAL_TIM_IC_CaptureCallback+0x124>)
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	4618      	mov	r0, r3
 800108e:	f7ff fa41 	bl	8000514 <__aeabi_ui2d>
 8001092:	a317      	add	r3, pc, #92	@ (adr r3, 80010f0 <HAL_TIM_IC_CaptureCallback+0x110>)
 8001094:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001098:	f7ff fab6 	bl	8000608 <__aeabi_dmul>
 800109c:	4602      	mov	r2, r0
 800109e:	460b      	mov	r3, r1
 80010a0:	4610      	mov	r0, r2
 80010a2:	4619      	mov	r1, r3
 80010a4:	f7ff fd88 	bl	8000bb8 <__aeabi_d2uiz>
 80010a8:	4603      	mov	r3, r0
 80010aa:	b2da      	uxtb	r2, r3
 80010ac:	4b16      	ldr	r3, [pc, #88]	@ (8001108 <HAL_TIM_IC_CaptureCallback+0x128>)
 80010ae:	701a      	strb	r2, [r3, #0]
           Is_First_Captured = 0; // set it back to false
 80010b0:	4b11      	ldr	r3, [pc, #68]	@ (80010f8 <HAL_TIM_IC_CaptureCallback+0x118>)
 80010b2:	2200      	movs	r2, #0
 80010b4:	701a      	strb	r2, [r3, #0]
           __HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_2, TIM_INPUTCHANNELPOLARITY_RISING);
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	6a1a      	ldr	r2, [r3, #32]
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80010c4:	621a      	str	r2, [r3, #32]
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	681a      	ldr	r2, [r3, #0]
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	681b      	ldr	r3, [r3, #0]
 80010ce:	6a12      	ldr	r2, [r2, #32]
 80010d0:	621a      	str	r2, [r3, #32]
           __HAL_TIM_DISABLE_IT(&htim1, TIM_IT_CC2);
 80010d2:	4b0e      	ldr	r3, [pc, #56]	@ (800110c <HAL_TIM_IC_CaptureCallback+0x12c>)
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	68da      	ldr	r2, [r3, #12]
 80010d8:	4b0c      	ldr	r3, [pc, #48]	@ (800110c <HAL_TIM_IC_CaptureCallback+0x12c>)
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	f022 0204 	bic.w	r2, r2, #4
 80010e0:	60da      	str	r2, [r3, #12]
}
 80010e2:	bf00      	nop
 80010e4:	3708      	adds	r7, #8
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bd80      	pop	{r7, pc}
 80010ea:	bf00      	nop
 80010ec:	f3af 8000 	nop.w
 80010f0:	b020c49c 	.word	0xb020c49c
 80010f4:	3f916872 	.word	0x3f916872
 80010f8:	20000218 	.word	0x20000218
 80010fc:	2000020c 	.word	0x2000020c
 8001100:	20000210 	.word	0x20000210
 8001104:	20000214 	.word	0x20000214
 8001108:	20000219 	.word	0x20000219
 800110c:	2000027c 	.word	0x2000027c

08001110 <HAL_UART_RxCpltCallback>:

/* UART receive interrupt */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8001110:	b580      	push	{r7, lr}
 8001112:	b082      	sub	sp, #8
 8001114:	af00      	add	r7, sp, #0
 8001116:	6078      	str	r0, [r7, #4]
	if(huart == &huart1){
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	4a14      	ldr	r2, [pc, #80]	@ (800116c <HAL_UART_RxCpltCallback+0x5c>)
 800111c:	4293      	cmp	r3, r2
 800111e:	d105      	bne.n	800112c <HAL_UART_RxCpltCallback+0x1c>
		HAL_UART_Receive_IT(&huart1,&data_receive_uart1,1);
 8001120:	2201      	movs	r2, #1
 8001122:	4913      	ldr	r1, [pc, #76]	@ (8001170 <HAL_UART_RxCpltCallback+0x60>)
 8001124:	4811      	ldr	r0, [pc, #68]	@ (800116c <HAL_UART_RxCpltCallback+0x5c>)
 8001126:	f004 f824 	bl	8005172 <HAL_UART_Receive_IT>
		if(counter_recieve == 2){
			counter_recieve = 0;
		}
	}

}
 800112a:	e01a      	b.n	8001162 <HAL_UART_RxCpltCallback+0x52>
	}else if(huart == &huart2){
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	4a11      	ldr	r2, [pc, #68]	@ (8001174 <HAL_UART_RxCpltCallback+0x64>)
 8001130:	4293      	cmp	r3, r2
 8001132:	d116      	bne.n	8001162 <HAL_UART_RxCpltCallback+0x52>
		HAL_UART_Receive_IT(&huart2,&data_receive_uart2[counter_recieve],1);
 8001134:	4b10      	ldr	r3, [pc, #64]	@ (8001178 <HAL_UART_RxCpltCallback+0x68>)
 8001136:	781b      	ldrb	r3, [r3, #0]
 8001138:	461a      	mov	r2, r3
 800113a:	4b10      	ldr	r3, [pc, #64]	@ (800117c <HAL_UART_RxCpltCallback+0x6c>)
 800113c:	4413      	add	r3, r2
 800113e:	2201      	movs	r2, #1
 8001140:	4619      	mov	r1, r3
 8001142:	480c      	ldr	r0, [pc, #48]	@ (8001174 <HAL_UART_RxCpltCallback+0x64>)
 8001144:	f004 f815 	bl	8005172 <HAL_UART_Receive_IT>
		counter_recieve++;
 8001148:	4b0b      	ldr	r3, [pc, #44]	@ (8001178 <HAL_UART_RxCpltCallback+0x68>)
 800114a:	781b      	ldrb	r3, [r3, #0]
 800114c:	3301      	adds	r3, #1
 800114e:	b2da      	uxtb	r2, r3
 8001150:	4b09      	ldr	r3, [pc, #36]	@ (8001178 <HAL_UART_RxCpltCallback+0x68>)
 8001152:	701a      	strb	r2, [r3, #0]
		if(counter_recieve == 2){
 8001154:	4b08      	ldr	r3, [pc, #32]	@ (8001178 <HAL_UART_RxCpltCallback+0x68>)
 8001156:	781b      	ldrb	r3, [r3, #0]
 8001158:	2b02      	cmp	r3, #2
 800115a:	d102      	bne.n	8001162 <HAL_UART_RxCpltCallback+0x52>
			counter_recieve = 0;
 800115c:	4b06      	ldr	r3, [pc, #24]	@ (8001178 <HAL_UART_RxCpltCallback+0x68>)
 800115e:	2200      	movs	r2, #0
 8001160:	701a      	strb	r2, [r3, #0]
}
 8001162:	bf00      	nop
 8001164:	3708      	adds	r7, #8
 8001166:	46bd      	mov	sp, r7
 8001168:	bd80      	pop	{r7, pc}
 800116a:	bf00      	nop
 800116c:	2000030c 	.word	0x2000030c
 8001170:	2000021e 	.word	0x2000021e
 8001174:	20000354 	.word	0x20000354
 8001178:	20000000 	.word	0x20000000
 800117c:	2000021c 	.word	0x2000021c

08001180 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001180:	b580      	push	{r7, lr}
 8001182:	b08a      	sub	sp, #40	@ 0x28
 8001184:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001186:	f001 f84f 	bl	8002228 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800118a:	f000 fa91 	bl	80016b0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800118e:	f7ff feab 	bl	8000ee8 <MX_GPIO_Init>
  MX_TIM1_Init();
 8001192:	f000 fd19 	bl	8001bc8 <MX_TIM1_Init>
  MX_USART2_UART_Init();
 8001196:	f000 fedf 	bl	8001f58 <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 800119a:	f000 feb3 	bl	8001f04 <MX_USART1_UART_Init>
  MX_USART6_UART_Init();
 800119e:	f000 ff05 	bl	8001fac <MX_USART6_UART_Init>
  MX_TIM2_Init();
 80011a2:	f000 fd85 	bl	8001cb0 <MX_TIM2_Init>
  MX_SPI1_Init();
 80011a6:	f000 fae9 	bl	800177c <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_IC_Start_IT(&htim1, TIM_CHANNEL_2);                  //start timer for ultasonic
 80011aa:	2104      	movs	r1, #4
 80011ac:	48bd      	ldr	r0, [pc, #756]	@ (80014a4 <main+0x324>)
 80011ae:	f002 fdf1 	bl	8003d94 <HAL_TIM_IC_Start_IT>
  HAL_UART_Receive_IT(&huart1,&data_receive_uart1,1);          //receive data Bluetooth
 80011b2:	2201      	movs	r2, #1
 80011b4:	49bc      	ldr	r1, [pc, #752]	@ (80014a8 <main+0x328>)
 80011b6:	48bd      	ldr	r0, [pc, #756]	@ (80014ac <main+0x32c>)
 80011b8:	f003 ffdb 	bl	8005172 <HAL_UART_Receive_IT>
  HAL_UART_Receive_IT(&huart2,&data_receive_uart2[0],1);       //receive data from pic
 80011bc:	2201      	movs	r2, #1
 80011be:	49bc      	ldr	r1, [pc, #752]	@ (80014b0 <main+0x330>)
 80011c0:	48bc      	ldr	r0, [pc, #752]	@ (80014b4 <main+0x334>)
 80011c2:	f003 ffd6 	bl	8005172 <HAL_UART_Receive_IT>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  /* send data with SPI */
	  HAL_SPI_Transmit(&hspi1,&data_receive_uart2[1],1,HAL_MAX_DELAY);
 80011c6:	f04f 33ff 	mov.w	r3, #4294967295
 80011ca:	2201      	movs	r2, #1
 80011cc:	49ba      	ldr	r1, [pc, #744]	@ (80014b8 <main+0x338>)
 80011ce:	48bb      	ldr	r0, [pc, #748]	@ (80014bc <main+0x33c>)
 80011d0:	f002 f8fd 	bl	80033ce <HAL_SPI_Transmit>
	  /* read ultrasonic data*/
	  HCSR04_Read(&ultra_1);
 80011d4:	48ba      	ldr	r0, [pc, #744]	@ (80014c0 <main+0x340>)
 80011d6:	f005 f8b9 	bl	800634c <HCSR04_Read>
	  if(Distance >= 35){
 80011da:	4bba      	ldr	r3, [pc, #744]	@ (80014c4 <main+0x344>)
 80011dc:	781b      	ldrb	r3, [r3, #0]
 80011de:	2b22      	cmp	r3, #34	@ 0x22
 80011e0:	d903      	bls.n	80011ea <main+0x6a>
		  servo_Motor_Start_angle_90(&servo);
 80011e2:	48b9      	ldr	r0, [pc, #740]	@ (80014c8 <main+0x348>)
 80011e4:	f004 ff40 	bl	8006068 <servo_Motor_Start_angle_90>
 80011e8:	e032      	b.n	8001250 <main+0xd0>
	  }else if((Distance >= 31) && Distance < 35){
 80011ea:	4bb6      	ldr	r3, [pc, #728]	@ (80014c4 <main+0x344>)
 80011ec:	781b      	ldrb	r3, [r3, #0]
 80011ee:	2b1e      	cmp	r3, #30
 80011f0:	d907      	bls.n	8001202 <main+0x82>
 80011f2:	4bb4      	ldr	r3, [pc, #720]	@ (80014c4 <main+0x344>)
 80011f4:	781b      	ldrb	r3, [r3, #0]
 80011f6:	2b22      	cmp	r3, #34	@ 0x22
 80011f8:	d803      	bhi.n	8001202 <main+0x82>
		  servo_Motor_Start_angle_45(&servo);
 80011fa:	48b3      	ldr	r0, [pc, #716]	@ (80014c8 <main+0x348>)
 80011fc:	f004 ff7e 	bl	80060fc <servo_Motor_Start_angle_45>
 8001200:	e026      	b.n	8001250 <main+0xd0>
	  }else if((Distance >= 28) && Distance < 31){
 8001202:	4bb0      	ldr	r3, [pc, #704]	@ (80014c4 <main+0x344>)
 8001204:	781b      	ldrb	r3, [r3, #0]
 8001206:	2b1b      	cmp	r3, #27
 8001208:	d907      	bls.n	800121a <main+0x9a>
 800120a:	4bae      	ldr	r3, [pc, #696]	@ (80014c4 <main+0x344>)
 800120c:	781b      	ldrb	r3, [r3, #0]
 800120e:	2b1e      	cmp	r3, #30
 8001210:	d803      	bhi.n	800121a <main+0x9a>
		  servo_Motor_Start_angle_0(&servo);
 8001212:	48ad      	ldr	r0, [pc, #692]	@ (80014c8 <main+0x348>)
 8001214:	f004 ffbc 	bl	8006190 <servo_Motor_Start_angle_0>
 8001218:	e01a      	b.n	8001250 <main+0xd0>
	  }else if((Distance >= 24) && Distance < 28){
 800121a:	4baa      	ldr	r3, [pc, #680]	@ (80014c4 <main+0x344>)
 800121c:	781b      	ldrb	r3, [r3, #0]
 800121e:	2b17      	cmp	r3, #23
 8001220:	d907      	bls.n	8001232 <main+0xb2>
 8001222:	4ba8      	ldr	r3, [pc, #672]	@ (80014c4 <main+0x344>)
 8001224:	781b      	ldrb	r3, [r3, #0]
 8001226:	2b1b      	cmp	r3, #27
 8001228:	d803      	bhi.n	8001232 <main+0xb2>
		  servo_Motor_Start_angle_N45(&servo);
 800122a:	48a7      	ldr	r0, [pc, #668]	@ (80014c8 <main+0x348>)
 800122c:	f004 fffa 	bl	8006224 <servo_Motor_Start_angle_N45>
 8001230:	e00e      	b.n	8001250 <main+0xd0>
	  }else if((Distance >= 20) && Distance < 24){
 8001232:	4ba4      	ldr	r3, [pc, #656]	@ (80014c4 <main+0x344>)
 8001234:	781b      	ldrb	r3, [r3, #0]
 8001236:	2b13      	cmp	r3, #19
 8001238:	d907      	bls.n	800124a <main+0xca>
 800123a:	4ba2      	ldr	r3, [pc, #648]	@ (80014c4 <main+0x344>)
 800123c:	781b      	ldrb	r3, [r3, #0]
 800123e:	2b17      	cmp	r3, #23
 8001240:	d803      	bhi.n	800124a <main+0xca>
		  servo_Motor_Start_angle_N90(&servo);
 8001242:	48a1      	ldr	r0, [pc, #644]	@ (80014c8 <main+0x348>)
 8001244:	f005 f838 	bl	80062b8 <servo_Motor_Start_angle_N90>
 8001248:	e002      	b.n	8001250 <main+0xd0>
	  }else{
		  servo_Motor_Start_angle_90(&servo);
 800124a:	489f      	ldr	r0, [pc, #636]	@ (80014c8 <main+0x348>)
 800124c:	f004 ff0c 	bl	8006068 <servo_Motor_Start_angle_90>
	  }


	  /* for debug */
	  sprintf(MSG, "data1 = %d \r\n",data_receive_uart2[0]);
 8001250:	4b97      	ldr	r3, [pc, #604]	@ (80014b0 <main+0x330>)
 8001252:	781b      	ldrb	r3, [r3, #0]
 8001254:	461a      	mov	r2, r3
 8001256:	463b      	mov	r3, r7
 8001258:	499c      	ldr	r1, [pc, #624]	@ (80014cc <main+0x34c>)
 800125a:	4618      	mov	r0, r3
 800125c:	f005 fdb6 	bl	8006dcc <siprintf>
	  HAL_UART_Transmit(&huart6, MSG,strlen(MSG), 1000);
 8001260:	463b      	mov	r3, r7
 8001262:	4618      	mov	r0, r3
 8001264:	f7ff f80c 	bl	8000280 <strlen>
 8001268:	4603      	mov	r3, r0
 800126a:	b29a      	uxth	r2, r3
 800126c:	4639      	mov	r1, r7
 800126e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001272:	4897      	ldr	r0, [pc, #604]	@ (80014d0 <main+0x350>)
 8001274:	f003 fef2 	bl	800505c <HAL_UART_Transmit>
	  sprintf(MSG, "data2 = %d \r\n",data_receive_uart2[1]);
 8001278:	4b8d      	ldr	r3, [pc, #564]	@ (80014b0 <main+0x330>)
 800127a:	785b      	ldrb	r3, [r3, #1]
 800127c:	461a      	mov	r2, r3
 800127e:	463b      	mov	r3, r7
 8001280:	4994      	ldr	r1, [pc, #592]	@ (80014d4 <main+0x354>)
 8001282:	4618      	mov	r0, r3
 8001284:	f005 fda2 	bl	8006dcc <siprintf>
	  HAL_UART_Transmit(&huart6, MSG,strlen(MSG), 1000);
 8001288:	463b      	mov	r3, r7
 800128a:	4618      	mov	r0, r3
 800128c:	f7fe fff8 	bl	8000280 <strlen>
 8001290:	4603      	mov	r3, r0
 8001292:	b29a      	uxth	r2, r3
 8001294:	4639      	mov	r1, r7
 8001296:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800129a:	488d      	ldr	r0, [pc, #564]	@ (80014d0 <main+0x350>)
 800129c:	f003 fede 	bl	800505c <HAL_UART_Transmit>

	  /* sun value */
	  if(data_receive_uart2[0] > 38 ){
 80012a0:	4b83      	ldr	r3, [pc, #524]	@ (80014b0 <main+0x330>)
 80012a2:	781b      	ldrb	r3, [r3, #0]
 80012a4:	2b26      	cmp	r3, #38	@ 0x26
 80012a6:	d92e      	bls.n	8001306 <main+0x186>
		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_RESET);
 80012a8:	2200      	movs	r2, #0
 80012aa:	2101      	movs	r1, #1
 80012ac:	488a      	ldr	r0, [pc, #552]	@ (80014d8 <main+0x358>)
 80012ae:	f001 fb79 	bl	80029a4 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_RESET);
 80012b2:	2200      	movs	r2, #0
 80012b4:	2102      	movs	r1, #2
 80012b6:	4888      	ldr	r0, [pc, #544]	@ (80014d8 <main+0x358>)
 80012b8:	f001 fb74 	bl	80029a4 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_RESET);
 80012bc:	2200      	movs	r2, #0
 80012be:	2104      	movs	r1, #4
 80012c0:	4885      	ldr	r0, [pc, #532]	@ (80014d8 <main+0x358>)
 80012c2:	f001 fb6f 	bl	80029a4 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_RESET);
 80012c6:	2200      	movs	r2, #0
 80012c8:	2108      	movs	r1, #8
 80012ca:	4883      	ldr	r0, [pc, #524]	@ (80014d8 <main+0x358>)
 80012cc:	f001 fb6a 	bl	80029a4 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 80012d0:	2200      	movs	r2, #0
 80012d2:	2101      	movs	r1, #1
 80012d4:	4881      	ldr	r0, [pc, #516]	@ (80014dc <main+0x35c>)
 80012d6:	f001 fb65 	bl	80029a4 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
 80012da:	2200      	movs	r2, #0
 80012dc:	2102      	movs	r1, #2
 80012de:	487f      	ldr	r0, [pc, #508]	@ (80014dc <main+0x35c>)
 80012e0:	f001 fb60 	bl	80029a4 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);
 80012e4:	2200      	movs	r2, #0
 80012e6:	2104      	movs	r1, #4
 80012e8:	487c      	ldr	r0, [pc, #496]	@ (80014dc <main+0x35c>)
 80012ea:	f001 fb5b 	bl	80029a4 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 80012ee:	2200      	movs	r2, #0
 80012f0:	2108      	movs	r1, #8
 80012f2:	487a      	ldr	r0, [pc, #488]	@ (80014dc <main+0x35c>)
 80012f4:	f001 fb56 	bl	80029a4 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13,GPIO_PIN_RESET);
 80012f8:	2200      	movs	r2, #0
 80012fa:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80012fe:	4876      	ldr	r0, [pc, #472]	@ (80014d8 <main+0x358>)
 8001300:	f001 fb50 	bl	80029a4 <HAL_GPIO_WritePin>
 8001304:	e1c2      	b.n	800168c <main+0x50c>
	      }else{
	    	  /* bluetooth receive data and operation */
	    	  switch(data_receive_uart1){
 8001306:	4b68      	ldr	r3, [pc, #416]	@ (80014a8 <main+0x328>)
 8001308:	781b      	ldrb	r3, [r3, #0]
 800130a:	b2db      	uxtb	r3, r3
 800130c:	3b61      	subs	r3, #97	@ 0x61
 800130e:	2b12      	cmp	r3, #18
 8001310:	f200 80a8 	bhi.w	8001464 <main+0x2e4>
 8001314:	a201      	add	r2, pc, #4	@ (adr r2, 800131c <main+0x19c>)
 8001316:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800131a:	bf00      	nop
 800131c:	08001369 	.word	0x08001369
 8001320:	08001465 	.word	0x08001465
 8001324:	08001465 	.word	0x08001465
 8001328:	080013bd 	.word	0x080013bd
 800132c:	08001465 	.word	0x08001465
 8001330:	080013e7 	.word	0x080013e7
 8001334:	08001411 	.word	0x08001411
 8001338:	0800143b 	.word	0x0800143b
 800133c:	08001465 	.word	0x08001465
 8001340:	08001465 	.word	0x08001465
 8001344:	08001465 	.word	0x08001465
 8001348:	08001465 	.word	0x08001465
 800134c:	08001465 	.word	0x08001465
 8001350:	08001465 	.word	0x08001465
 8001354:	08001465 	.word	0x08001465
 8001358:	08001465 	.word	0x08001465
 800135c:	08001465 	.word	0x08001465
 8001360:	08001465 	.word	0x08001465
 8001364:	08001393 	.word	0x08001393
	    	  	  	  case 'a':
	    	  	  		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_SET);
 8001368:	2201      	movs	r2, #1
 800136a:	2101      	movs	r1, #1
 800136c:	485a      	ldr	r0, [pc, #360]	@ (80014d8 <main+0x358>)
 800136e:	f001 fb19 	bl	80029a4 <HAL_GPIO_WritePin>
	    	  	  		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_RESET);
 8001372:	2200      	movs	r2, #0
 8001374:	2102      	movs	r1, #2
 8001376:	4858      	ldr	r0, [pc, #352]	@ (80014d8 <main+0x358>)
 8001378:	f001 fb14 	bl	80029a4 <HAL_GPIO_WritePin>
	    	  	  		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_RESET);
 800137c:	2200      	movs	r2, #0
 800137e:	2104      	movs	r1, #4
 8001380:	4855      	ldr	r0, [pc, #340]	@ (80014d8 <main+0x358>)
 8001382:	f001 fb0f 	bl	80029a4 <HAL_GPIO_WritePin>
	    	  	  		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_RESET);
 8001386:	2200      	movs	r2, #0
 8001388:	2108      	movs	r1, #8
 800138a:	4853      	ldr	r0, [pc, #332]	@ (80014d8 <main+0x358>)
 800138c:	f001 fb0a 	bl	80029a4 <HAL_GPIO_WritePin>
	    	  	  		  break;
 8001390:	e069      	b.n	8001466 <main+0x2e6>
	    	  	  	  case 's':
	    	  	  	  		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_RESET);
 8001392:	2200      	movs	r2, #0
 8001394:	2101      	movs	r1, #1
 8001396:	4850      	ldr	r0, [pc, #320]	@ (80014d8 <main+0x358>)
 8001398:	f001 fb04 	bl	80029a4 <HAL_GPIO_WritePin>
	    	  	  	  		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_SET);
 800139c:	2201      	movs	r2, #1
 800139e:	2102      	movs	r1, #2
 80013a0:	484d      	ldr	r0, [pc, #308]	@ (80014d8 <main+0x358>)
 80013a2:	f001 faff 	bl	80029a4 <HAL_GPIO_WritePin>
	    	  	  	  		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_RESET);
 80013a6:	2200      	movs	r2, #0
 80013a8:	2104      	movs	r1, #4
 80013aa:	484b      	ldr	r0, [pc, #300]	@ (80014d8 <main+0x358>)
 80013ac:	f001 fafa 	bl	80029a4 <HAL_GPIO_WritePin>
	    	  	  	  		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_RESET);
 80013b0:	2200      	movs	r2, #0
 80013b2:	2108      	movs	r1, #8
 80013b4:	4848      	ldr	r0, [pc, #288]	@ (80014d8 <main+0x358>)
 80013b6:	f001 faf5 	bl	80029a4 <HAL_GPIO_WritePin>
	    	  	  	  		  break;
 80013ba:	e054      	b.n	8001466 <main+0x2e6>
	    	  	  	  case 'd':
	    	  	  	  		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_RESET);
 80013bc:	2200      	movs	r2, #0
 80013be:	2101      	movs	r1, #1
 80013c0:	4845      	ldr	r0, [pc, #276]	@ (80014d8 <main+0x358>)
 80013c2:	f001 faef 	bl	80029a4 <HAL_GPIO_WritePin>
	    	  	  	  		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_RESET);
 80013c6:	2200      	movs	r2, #0
 80013c8:	2102      	movs	r1, #2
 80013ca:	4843      	ldr	r0, [pc, #268]	@ (80014d8 <main+0x358>)
 80013cc:	f001 faea 	bl	80029a4 <HAL_GPIO_WritePin>
	    	  	  	  		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_SET);
 80013d0:	2201      	movs	r2, #1
 80013d2:	2104      	movs	r1, #4
 80013d4:	4840      	ldr	r0, [pc, #256]	@ (80014d8 <main+0x358>)
 80013d6:	f001 fae5 	bl	80029a4 <HAL_GPIO_WritePin>
	    	  	  	  		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_RESET);
 80013da:	2200      	movs	r2, #0
 80013dc:	2108      	movs	r1, #8
 80013de:	483e      	ldr	r0, [pc, #248]	@ (80014d8 <main+0x358>)
 80013e0:	f001 fae0 	bl	80029a4 <HAL_GPIO_WritePin>
	    	  	  	  		  break;
 80013e4:	e03f      	b.n	8001466 <main+0x2e6>
	    	  	  	  case 'f':
	    	  	  	  		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_RESET);
 80013e6:	2200      	movs	r2, #0
 80013e8:	2101      	movs	r1, #1
 80013ea:	483b      	ldr	r0, [pc, #236]	@ (80014d8 <main+0x358>)
 80013ec:	f001 fada 	bl	80029a4 <HAL_GPIO_WritePin>
	    	  	  	  		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_RESET);
 80013f0:	2200      	movs	r2, #0
 80013f2:	2102      	movs	r1, #2
 80013f4:	4838      	ldr	r0, [pc, #224]	@ (80014d8 <main+0x358>)
 80013f6:	f001 fad5 	bl	80029a4 <HAL_GPIO_WritePin>
	    	  	  	  		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_RESET);
 80013fa:	2200      	movs	r2, #0
 80013fc:	2104      	movs	r1, #4
 80013fe:	4836      	ldr	r0, [pc, #216]	@ (80014d8 <main+0x358>)
 8001400:	f001 fad0 	bl	80029a4 <HAL_GPIO_WritePin>
	    	  	  	  		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_SET);
 8001404:	2201      	movs	r2, #1
 8001406:	2108      	movs	r1, #8
 8001408:	4833      	ldr	r0, [pc, #204]	@ (80014d8 <main+0x358>)
 800140a:	f001 facb 	bl	80029a4 <HAL_GPIO_WritePin>
	    	  	  	  		  break;
 800140e:	e02a      	b.n	8001466 <main+0x2e6>
	    	  	  	  case 'g':
	    	  	  	  		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_SET);
 8001410:	2201      	movs	r2, #1
 8001412:	2101      	movs	r1, #1
 8001414:	4830      	ldr	r0, [pc, #192]	@ (80014d8 <main+0x358>)
 8001416:	f001 fac5 	bl	80029a4 <HAL_GPIO_WritePin>
	    	  	  	  		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_SET);
 800141a:	2201      	movs	r2, #1
 800141c:	2102      	movs	r1, #2
 800141e:	482e      	ldr	r0, [pc, #184]	@ (80014d8 <main+0x358>)
 8001420:	f001 fac0 	bl	80029a4 <HAL_GPIO_WritePin>
	    	  	  	  		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_SET);
 8001424:	2201      	movs	r2, #1
 8001426:	2104      	movs	r1, #4
 8001428:	482b      	ldr	r0, [pc, #172]	@ (80014d8 <main+0x358>)
 800142a:	f001 fabb 	bl	80029a4 <HAL_GPIO_WritePin>
	    	  	  	  		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_SET);
 800142e:	2201      	movs	r2, #1
 8001430:	2108      	movs	r1, #8
 8001432:	4829      	ldr	r0, [pc, #164]	@ (80014d8 <main+0x358>)
 8001434:	f001 fab6 	bl	80029a4 <HAL_GPIO_WritePin>
	    	  	  	  		  break;
 8001438:	e015      	b.n	8001466 <main+0x2e6>
	    	  	  	  case 'h':
	    	  	  	  	  		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_RESET);
 800143a:	2200      	movs	r2, #0
 800143c:	2101      	movs	r1, #1
 800143e:	4826      	ldr	r0, [pc, #152]	@ (80014d8 <main+0x358>)
 8001440:	f001 fab0 	bl	80029a4 <HAL_GPIO_WritePin>
	    	  	  	  	  		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_RESET);
 8001444:	2200      	movs	r2, #0
 8001446:	2102      	movs	r1, #2
 8001448:	4823      	ldr	r0, [pc, #140]	@ (80014d8 <main+0x358>)
 800144a:	f001 faab 	bl	80029a4 <HAL_GPIO_WritePin>
	    	  	  	  	  		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_RESET);
 800144e:	2200      	movs	r2, #0
 8001450:	2104      	movs	r1, #4
 8001452:	4821      	ldr	r0, [pc, #132]	@ (80014d8 <main+0x358>)
 8001454:	f001 faa6 	bl	80029a4 <HAL_GPIO_WritePin>
	    	  	  	  	  		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_RESET);
 8001458:	2200      	movs	r2, #0
 800145a:	2108      	movs	r1, #8
 800145c:	481e      	ldr	r0, [pc, #120]	@ (80014d8 <main+0x358>)
 800145e:	f001 faa1 	bl	80029a4 <HAL_GPIO_WritePin>
	    	  	  	  	  		  break;
 8001462:	e000      	b.n	8001466 <main+0x2e6>
	    	  	  	  default :
	    	  	  		  break;
 8001464:	bf00      	nop
	    	  	  	  }
	    	  /* ultrasonic distance */
	    	  if(Distance >= 35){
 8001466:	4b17      	ldr	r3, [pc, #92]	@ (80014c4 <main+0x344>)
 8001468:	781b      	ldrb	r3, [r3, #0]
 800146a:	2b22      	cmp	r3, #34	@ 0x22
 800146c:	d938      	bls.n	80014e0 <main+0x360>
	    	  		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 800146e:	2200      	movs	r2, #0
 8001470:	2101      	movs	r1, #1
 8001472:	481a      	ldr	r0, [pc, #104]	@ (80014dc <main+0x35c>)
 8001474:	f001 fa96 	bl	80029a4 <HAL_GPIO_WritePin>
	    	  		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
 8001478:	2200      	movs	r2, #0
 800147a:	2102      	movs	r1, #2
 800147c:	4817      	ldr	r0, [pc, #92]	@ (80014dc <main+0x35c>)
 800147e:	f001 fa91 	bl	80029a4 <HAL_GPIO_WritePin>
	    	  		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);
 8001482:	2200      	movs	r2, #0
 8001484:	2104      	movs	r1, #4
 8001486:	4815      	ldr	r0, [pc, #84]	@ (80014dc <main+0x35c>)
 8001488:	f001 fa8c 	bl	80029a4 <HAL_GPIO_WritePin>
	    	  		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 800148c:	2200      	movs	r2, #0
 800148e:	2108      	movs	r1, #8
 8001490:	4812      	ldr	r0, [pc, #72]	@ (80014dc <main+0x35c>)
 8001492:	f001 fa87 	bl	80029a4 <HAL_GPIO_WritePin>
	    	  		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001496:	2200      	movs	r2, #0
 8001498:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800149c:	480e      	ldr	r0, [pc, #56]	@ (80014d8 <main+0x358>)
 800149e:	f001 fa81 	bl	80029a4 <HAL_GPIO_WritePin>
 80014a2:	e0f3      	b.n	800168c <main+0x50c>
 80014a4:	2000027c 	.word	0x2000027c
 80014a8:	2000021e 	.word	0x2000021e
 80014ac:	2000030c 	.word	0x2000030c
 80014b0:	2000021c 	.word	0x2000021c
 80014b4:	20000354 	.word	0x20000354
 80014b8:	2000021d 	.word	0x2000021d
 80014bc:	20000220 	.word	0x20000220
 80014c0:	20000018 	.word	0x20000018
 80014c4:	20000219 	.word	0x20000219
 80014c8:	20000010 	.word	0x20000010
 80014cc:	08009040 	.word	0x08009040
 80014d0:	2000039c 	.word	0x2000039c
 80014d4:	08009050 	.word	0x08009050
 80014d8:	40020800 	.word	0x40020800
 80014dc:	40020400 	.word	0x40020400
	    	  	  }else if((Distance >= 31) && Distance < 35){
 80014e0:	4b6d      	ldr	r3, [pc, #436]	@ (8001698 <main+0x518>)
 80014e2:	781b      	ldrb	r3, [r3, #0]
 80014e4:	2b1e      	cmp	r3, #30
 80014e6:	d91e      	bls.n	8001526 <main+0x3a6>
 80014e8:	4b6b      	ldr	r3, [pc, #428]	@ (8001698 <main+0x518>)
 80014ea:	781b      	ldrb	r3, [r3, #0]
 80014ec:	2b22      	cmp	r3, #34	@ 0x22
 80014ee:	d81a      	bhi.n	8001526 <main+0x3a6>
	    	  		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 80014f0:	2201      	movs	r2, #1
 80014f2:	2101      	movs	r1, #1
 80014f4:	4869      	ldr	r0, [pc, #420]	@ (800169c <main+0x51c>)
 80014f6:	f001 fa55 	bl	80029a4 <HAL_GPIO_WritePin>
	    	  		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
 80014fa:	2200      	movs	r2, #0
 80014fc:	2102      	movs	r1, #2
 80014fe:	4867      	ldr	r0, [pc, #412]	@ (800169c <main+0x51c>)
 8001500:	f001 fa50 	bl	80029a4 <HAL_GPIO_WritePin>
	    	  		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);
 8001504:	2200      	movs	r2, #0
 8001506:	2104      	movs	r1, #4
 8001508:	4864      	ldr	r0, [pc, #400]	@ (800169c <main+0x51c>)
 800150a:	f001 fa4b 	bl	80029a4 <HAL_GPIO_WritePin>
	    	  		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 800150e:	2200      	movs	r2, #0
 8001510:	2108      	movs	r1, #8
 8001512:	4862      	ldr	r0, [pc, #392]	@ (800169c <main+0x51c>)
 8001514:	f001 fa46 	bl	80029a4 <HAL_GPIO_WritePin>
	    	  		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001518:	2200      	movs	r2, #0
 800151a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800151e:	4860      	ldr	r0, [pc, #384]	@ (80016a0 <main+0x520>)
 8001520:	f001 fa40 	bl	80029a4 <HAL_GPIO_WritePin>
 8001524:	e082      	b.n	800162c <main+0x4ac>
	    	  	  }else if((Distance >= 28) && Distance < 31){
 8001526:	4b5c      	ldr	r3, [pc, #368]	@ (8001698 <main+0x518>)
 8001528:	781b      	ldrb	r3, [r3, #0]
 800152a:	2b1b      	cmp	r3, #27
 800152c:	d91e      	bls.n	800156c <main+0x3ec>
 800152e:	4b5a      	ldr	r3, [pc, #360]	@ (8001698 <main+0x518>)
 8001530:	781b      	ldrb	r3, [r3, #0]
 8001532:	2b1e      	cmp	r3, #30
 8001534:	d81a      	bhi.n	800156c <main+0x3ec>
	    	  		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 8001536:	2201      	movs	r2, #1
 8001538:	2101      	movs	r1, #1
 800153a:	4858      	ldr	r0, [pc, #352]	@ (800169c <main+0x51c>)
 800153c:	f001 fa32 	bl	80029a4 <HAL_GPIO_WritePin>
	    	  		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_SET);
 8001540:	2201      	movs	r2, #1
 8001542:	2102      	movs	r1, #2
 8001544:	4855      	ldr	r0, [pc, #340]	@ (800169c <main+0x51c>)
 8001546:	f001 fa2d 	bl	80029a4 <HAL_GPIO_WritePin>
	    	  		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);
 800154a:	2200      	movs	r2, #0
 800154c:	2104      	movs	r1, #4
 800154e:	4853      	ldr	r0, [pc, #332]	@ (800169c <main+0x51c>)
 8001550:	f001 fa28 	bl	80029a4 <HAL_GPIO_WritePin>
	    	  		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 8001554:	2200      	movs	r2, #0
 8001556:	2108      	movs	r1, #8
 8001558:	4850      	ldr	r0, [pc, #320]	@ (800169c <main+0x51c>)
 800155a:	f001 fa23 	bl	80029a4 <HAL_GPIO_WritePin>
	    	  		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 800155e:	2200      	movs	r2, #0
 8001560:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001564:	484e      	ldr	r0, [pc, #312]	@ (80016a0 <main+0x520>)
 8001566:	f001 fa1d 	bl	80029a4 <HAL_GPIO_WritePin>
 800156a:	e05f      	b.n	800162c <main+0x4ac>
	    	  	  }else if((Distance >= 24) && Distance < 28){
 800156c:	4b4a      	ldr	r3, [pc, #296]	@ (8001698 <main+0x518>)
 800156e:	781b      	ldrb	r3, [r3, #0]
 8001570:	2b17      	cmp	r3, #23
 8001572:	d91e      	bls.n	80015b2 <main+0x432>
 8001574:	4b48      	ldr	r3, [pc, #288]	@ (8001698 <main+0x518>)
 8001576:	781b      	ldrb	r3, [r3, #0]
 8001578:	2b1b      	cmp	r3, #27
 800157a:	d81a      	bhi.n	80015b2 <main+0x432>
	    	  		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 800157c:	2201      	movs	r2, #1
 800157e:	2101      	movs	r1, #1
 8001580:	4846      	ldr	r0, [pc, #280]	@ (800169c <main+0x51c>)
 8001582:	f001 fa0f 	bl	80029a4 <HAL_GPIO_WritePin>
	    	  		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_SET);
 8001586:	2201      	movs	r2, #1
 8001588:	2102      	movs	r1, #2
 800158a:	4844      	ldr	r0, [pc, #272]	@ (800169c <main+0x51c>)
 800158c:	f001 fa0a 	bl	80029a4 <HAL_GPIO_WritePin>
	    	  		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_SET);
 8001590:	2201      	movs	r2, #1
 8001592:	2104      	movs	r1, #4
 8001594:	4841      	ldr	r0, [pc, #260]	@ (800169c <main+0x51c>)
 8001596:	f001 fa05 	bl	80029a4 <HAL_GPIO_WritePin>
	    	  		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 800159a:	2200      	movs	r2, #0
 800159c:	2108      	movs	r1, #8
 800159e:	483f      	ldr	r0, [pc, #252]	@ (800169c <main+0x51c>)
 80015a0:	f001 fa00 	bl	80029a4 <HAL_GPIO_WritePin>
	    	  		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80015a4:	2200      	movs	r2, #0
 80015a6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80015aa:	483d      	ldr	r0, [pc, #244]	@ (80016a0 <main+0x520>)
 80015ac:	f001 f9fa 	bl	80029a4 <HAL_GPIO_WritePin>
 80015b0:	e03c      	b.n	800162c <main+0x4ac>
	    	  	  }else if((Distance >= 20) && Distance < 24){
 80015b2:	4b39      	ldr	r3, [pc, #228]	@ (8001698 <main+0x518>)
 80015b4:	781b      	ldrb	r3, [r3, #0]
 80015b6:	2b13      	cmp	r3, #19
 80015b8:	d91e      	bls.n	80015f8 <main+0x478>
 80015ba:	4b37      	ldr	r3, [pc, #220]	@ (8001698 <main+0x518>)
 80015bc:	781b      	ldrb	r3, [r3, #0]
 80015be:	2b17      	cmp	r3, #23
 80015c0:	d81a      	bhi.n	80015f8 <main+0x478>
	    	  		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 80015c2:	2201      	movs	r2, #1
 80015c4:	2101      	movs	r1, #1
 80015c6:	4835      	ldr	r0, [pc, #212]	@ (800169c <main+0x51c>)
 80015c8:	f001 f9ec 	bl	80029a4 <HAL_GPIO_WritePin>
	    	  		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_SET);
 80015cc:	2201      	movs	r2, #1
 80015ce:	2102      	movs	r1, #2
 80015d0:	4832      	ldr	r0, [pc, #200]	@ (800169c <main+0x51c>)
 80015d2:	f001 f9e7 	bl	80029a4 <HAL_GPIO_WritePin>
	    	  		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_SET);
 80015d6:	2201      	movs	r2, #1
 80015d8:	2104      	movs	r1, #4
 80015da:	4830      	ldr	r0, [pc, #192]	@ (800169c <main+0x51c>)
 80015dc:	f001 f9e2 	bl	80029a4 <HAL_GPIO_WritePin>
	    	  		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_SET);
 80015e0:	2201      	movs	r2, #1
 80015e2:	2108      	movs	r1, #8
 80015e4:	482d      	ldr	r0, [pc, #180]	@ (800169c <main+0x51c>)
 80015e6:	f001 f9dd 	bl	80029a4 <HAL_GPIO_WritePin>
	    	  		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80015ea:	2200      	movs	r2, #0
 80015ec:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80015f0:	482b      	ldr	r0, [pc, #172]	@ (80016a0 <main+0x520>)
 80015f2:	f001 f9d7 	bl	80029a4 <HAL_GPIO_WritePin>
 80015f6:	e019      	b.n	800162c <main+0x4ac>
	    	  	  }else{
	    	  		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 80015f8:	2201      	movs	r2, #1
 80015fa:	2101      	movs	r1, #1
 80015fc:	4827      	ldr	r0, [pc, #156]	@ (800169c <main+0x51c>)
 80015fe:	f001 f9d1 	bl	80029a4 <HAL_GPIO_WritePin>
	    	  		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_SET);
 8001602:	2201      	movs	r2, #1
 8001604:	2102      	movs	r1, #2
 8001606:	4825      	ldr	r0, [pc, #148]	@ (800169c <main+0x51c>)
 8001608:	f001 f9cc 	bl	80029a4 <HAL_GPIO_WritePin>
	    	  		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_SET);
 800160c:	2201      	movs	r2, #1
 800160e:	2104      	movs	r1, #4
 8001610:	4822      	ldr	r0, [pc, #136]	@ (800169c <main+0x51c>)
 8001612:	f001 f9c7 	bl	80029a4 <HAL_GPIO_WritePin>
	    	  		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_SET);
 8001616:	2201      	movs	r2, #1
 8001618:	2108      	movs	r1, #8
 800161a:	4820      	ldr	r0, [pc, #128]	@ (800169c <main+0x51c>)
 800161c:	f001 f9c2 	bl	80029a4 <HAL_GPIO_WritePin>
	    	  		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 8001620:	2201      	movs	r2, #1
 8001622:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001626:	481e      	ldr	r0, [pc, #120]	@ (80016a0 <main+0x520>)
 8001628:	f001 f9bc 	bl	80029a4 <HAL_GPIO_WritePin>
	    	  	  }
	      }

	  while(data_receive_uart2[1] >= 40){
 800162c:	e02e      	b.n	800168c <main+0x50c>
		  HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_0);
 800162e:	2101      	movs	r1, #1
 8001630:	481b      	ldr	r0, [pc, #108]	@ (80016a0 <main+0x520>)
 8001632:	f001 f9d0 	bl	80029d6 <HAL_GPIO_TogglePin>
		  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_1);
 8001636:	2102      	movs	r1, #2
 8001638:	4818      	ldr	r0, [pc, #96]	@ (800169c <main+0x51c>)
 800163a:	f001 f9cc 	bl	80029d6 <HAL_GPIO_TogglePin>
		  HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_2);
 800163e:	2104      	movs	r1, #4
 8001640:	4817      	ldr	r0, [pc, #92]	@ (80016a0 <main+0x520>)
 8001642:	f001 f9c8 	bl	80029d6 <HAL_GPIO_TogglePin>
		  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_3);
 8001646:	2108      	movs	r1, #8
 8001648:	4814      	ldr	r0, [pc, #80]	@ (800169c <main+0x51c>)
 800164a:	f001 f9c4 	bl	80029d6 <HAL_GPIO_TogglePin>
		  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_0);
 800164e:	2101      	movs	r1, #1
 8001650:	4812      	ldr	r0, [pc, #72]	@ (800169c <main+0x51c>)
 8001652:	f001 f9c0 	bl	80029d6 <HAL_GPIO_TogglePin>
		  HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_1);
 8001656:	2102      	movs	r1, #2
 8001658:	4811      	ldr	r0, [pc, #68]	@ (80016a0 <main+0x520>)
 800165a:	f001 f9bc 	bl	80029d6 <HAL_GPIO_TogglePin>
		  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_2);
 800165e:	2104      	movs	r1, #4
 8001660:	480e      	ldr	r0, [pc, #56]	@ (800169c <main+0x51c>)
 8001662:	f001 f9b8 	bl	80029d6 <HAL_GPIO_TogglePin>
		  HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_3);
 8001666:	2108      	movs	r1, #8
 8001668:	480d      	ldr	r0, [pc, #52]	@ (80016a0 <main+0x520>)
 800166a:	f001 f9b4 	bl	80029d6 <HAL_GPIO_TogglePin>
		  HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 800166e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001672:	480b      	ldr	r0, [pc, #44]	@ (80016a0 <main+0x520>)
 8001674:	f001 f9af 	bl	80029d6 <HAL_GPIO_TogglePin>
		  HAL_Delay(60);
 8001678:	203c      	movs	r0, #60	@ 0x3c
 800167a:	f000 fe47 	bl	800230c <HAL_Delay>
		  /* send data with SPI */
		  HAL_SPI_Transmit(&hspi1,&data_receive_uart2[1],1,HAL_MAX_DELAY);
 800167e:	f04f 33ff 	mov.w	r3, #4294967295
 8001682:	2201      	movs	r2, #1
 8001684:	4907      	ldr	r1, [pc, #28]	@ (80016a4 <main+0x524>)
 8001686:	4808      	ldr	r0, [pc, #32]	@ (80016a8 <main+0x528>)
 8001688:	f001 fea1 	bl	80033ce <HAL_SPI_Transmit>
	  while(data_receive_uart2[1] >= 40){
 800168c:	4b07      	ldr	r3, [pc, #28]	@ (80016ac <main+0x52c>)
 800168e:	785b      	ldrb	r3, [r3, #1]
 8001690:	2b27      	cmp	r3, #39	@ 0x27
 8001692:	d8cc      	bhi.n	800162e <main+0x4ae>
	  HAL_SPI_Transmit(&hspi1,&data_receive_uart2[1],1,HAL_MAX_DELAY);
 8001694:	e597      	b.n	80011c6 <main+0x46>
 8001696:	bf00      	nop
 8001698:	20000219 	.word	0x20000219
 800169c:	40020400 	.word	0x40020400
 80016a0:	40020800 	.word	0x40020800
 80016a4:	2000021d 	.word	0x2000021d
 80016a8:	20000220 	.word	0x20000220
 80016ac:	2000021c 	.word	0x2000021c

080016b0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b094      	sub	sp, #80	@ 0x50
 80016b4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80016b6:	f107 0320 	add.w	r3, r7, #32
 80016ba:	2230      	movs	r2, #48	@ 0x30
 80016bc:	2100      	movs	r1, #0
 80016be:	4618      	mov	r0, r3
 80016c0:	f005 fbe7 	bl	8006e92 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80016c4:	f107 030c 	add.w	r3, r7, #12
 80016c8:	2200      	movs	r2, #0
 80016ca:	601a      	str	r2, [r3, #0]
 80016cc:	605a      	str	r2, [r3, #4]
 80016ce:	609a      	str	r2, [r3, #8]
 80016d0:	60da      	str	r2, [r3, #12]
 80016d2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80016d4:	2300      	movs	r3, #0
 80016d6:	60bb      	str	r3, [r7, #8]
 80016d8:	4b23      	ldr	r3, [pc, #140]	@ (8001768 <SystemClock_Config+0xb8>)
 80016da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016dc:	4a22      	ldr	r2, [pc, #136]	@ (8001768 <SystemClock_Config+0xb8>)
 80016de:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80016e2:	6413      	str	r3, [r2, #64]	@ 0x40
 80016e4:	4b20      	ldr	r3, [pc, #128]	@ (8001768 <SystemClock_Config+0xb8>)
 80016e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016e8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80016ec:	60bb      	str	r3, [r7, #8]
 80016ee:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80016f0:	2300      	movs	r3, #0
 80016f2:	607b      	str	r3, [r7, #4]
 80016f4:	4b1d      	ldr	r3, [pc, #116]	@ (800176c <SystemClock_Config+0xbc>)
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80016fc:	4a1b      	ldr	r2, [pc, #108]	@ (800176c <SystemClock_Config+0xbc>)
 80016fe:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001702:	6013      	str	r3, [r2, #0]
 8001704:	4b19      	ldr	r3, [pc, #100]	@ (800176c <SystemClock_Config+0xbc>)
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800170c:	607b      	str	r3, [r7, #4]
 800170e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001710:	2302      	movs	r3, #2
 8001712:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001714:	2301      	movs	r3, #1
 8001716:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001718:	2310      	movs	r3, #16
 800171a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800171c:	2300      	movs	r3, #0
 800171e:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001720:	f107 0320 	add.w	r3, r7, #32
 8001724:	4618      	mov	r0, r3
 8001726:	f001 f971 	bl	8002a0c <HAL_RCC_OscConfig>
 800172a:	4603      	mov	r3, r0
 800172c:	2b00      	cmp	r3, #0
 800172e:	d001      	beq.n	8001734 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8001730:	f000 f81e 	bl	8001770 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001734:	230f      	movs	r3, #15
 8001736:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001738:	2300      	movs	r3, #0
 800173a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800173c:	2300      	movs	r3, #0
 800173e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001740:	2300      	movs	r3, #0
 8001742:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001744:	2300      	movs	r3, #0
 8001746:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001748:	f107 030c 	add.w	r3, r7, #12
 800174c:	2100      	movs	r1, #0
 800174e:	4618      	mov	r0, r3
 8001750:	f001 fbd4 	bl	8002efc <HAL_RCC_ClockConfig>
 8001754:	4603      	mov	r3, r0
 8001756:	2b00      	cmp	r3, #0
 8001758:	d001      	beq.n	800175e <SystemClock_Config+0xae>
  {
    Error_Handler();
 800175a:	f000 f809 	bl	8001770 <Error_Handler>
  }
}
 800175e:	bf00      	nop
 8001760:	3750      	adds	r7, #80	@ 0x50
 8001762:	46bd      	mov	sp, r7
 8001764:	bd80      	pop	{r7, pc}
 8001766:	bf00      	nop
 8001768:	40023800 	.word	0x40023800
 800176c:	40007000 	.word	0x40007000

08001770 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001770:	b480      	push	{r7}
 8001772:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001774:	b672      	cpsid	i
}
 8001776:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001778:	bf00      	nop
 800177a:	e7fd      	b.n	8001778 <Error_Handler+0x8>

0800177c <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 800177c:	b580      	push	{r7, lr}
 800177e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8001780:	4b17      	ldr	r3, [pc, #92]	@ (80017e0 <MX_SPI1_Init+0x64>)
 8001782:	4a18      	ldr	r2, [pc, #96]	@ (80017e4 <MX_SPI1_Init+0x68>)
 8001784:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001786:	4b16      	ldr	r3, [pc, #88]	@ (80017e0 <MX_SPI1_Init+0x64>)
 8001788:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800178c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800178e:	4b14      	ldr	r3, [pc, #80]	@ (80017e0 <MX_SPI1_Init+0x64>)
 8001790:	2200      	movs	r2, #0
 8001792:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001794:	4b12      	ldr	r3, [pc, #72]	@ (80017e0 <MX_SPI1_Init+0x64>)
 8001796:	2200      	movs	r2, #0
 8001798:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800179a:	4b11      	ldr	r3, [pc, #68]	@ (80017e0 <MX_SPI1_Init+0x64>)
 800179c:	2200      	movs	r2, #0
 800179e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80017a0:	4b0f      	ldr	r3, [pc, #60]	@ (80017e0 <MX_SPI1_Init+0x64>)
 80017a2:	2200      	movs	r2, #0
 80017a4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_OUTPUT;
 80017a6:	4b0e      	ldr	r3, [pc, #56]	@ (80017e0 <MX_SPI1_Init+0x64>)
 80017a8:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80017ac:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80017ae:	4b0c      	ldr	r3, [pc, #48]	@ (80017e0 <MX_SPI1_Init+0x64>)
 80017b0:	2200      	movs	r2, #0
 80017b2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80017b4:	4b0a      	ldr	r3, [pc, #40]	@ (80017e0 <MX_SPI1_Init+0x64>)
 80017b6:	2200      	movs	r2, #0
 80017b8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80017ba:	4b09      	ldr	r3, [pc, #36]	@ (80017e0 <MX_SPI1_Init+0x64>)
 80017bc:	2200      	movs	r2, #0
 80017be:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80017c0:	4b07      	ldr	r3, [pc, #28]	@ (80017e0 <MX_SPI1_Init+0x64>)
 80017c2:	2200      	movs	r2, #0
 80017c4:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80017c6:	4b06      	ldr	r3, [pc, #24]	@ (80017e0 <MX_SPI1_Init+0x64>)
 80017c8:	220a      	movs	r2, #10
 80017ca:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80017cc:	4804      	ldr	r0, [pc, #16]	@ (80017e0 <MX_SPI1_Init+0x64>)
 80017ce:	f001 fd75 	bl	80032bc <HAL_SPI_Init>
 80017d2:	4603      	mov	r3, r0
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d001      	beq.n	80017dc <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80017d8:	f7ff ffca 	bl	8001770 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80017dc:	bf00      	nop
 80017de:	bd80      	pop	{r7, pc}
 80017e0:	20000220 	.word	0x20000220
 80017e4:	40013000 	.word	0x40013000

080017e8 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b08a      	sub	sp, #40	@ 0x28
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017f0:	f107 0314 	add.w	r3, r7, #20
 80017f4:	2200      	movs	r2, #0
 80017f6:	601a      	str	r2, [r3, #0]
 80017f8:	605a      	str	r2, [r3, #4]
 80017fa:	609a      	str	r2, [r3, #8]
 80017fc:	60da      	str	r2, [r3, #12]
 80017fe:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	4a2c      	ldr	r2, [pc, #176]	@ (80018b8 <HAL_SPI_MspInit+0xd0>)
 8001806:	4293      	cmp	r3, r2
 8001808:	d151      	bne.n	80018ae <HAL_SPI_MspInit+0xc6>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800180a:	2300      	movs	r3, #0
 800180c:	613b      	str	r3, [r7, #16]
 800180e:	4b2b      	ldr	r3, [pc, #172]	@ (80018bc <HAL_SPI_MspInit+0xd4>)
 8001810:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001812:	4a2a      	ldr	r2, [pc, #168]	@ (80018bc <HAL_SPI_MspInit+0xd4>)
 8001814:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001818:	6453      	str	r3, [r2, #68]	@ 0x44
 800181a:	4b28      	ldr	r3, [pc, #160]	@ (80018bc <HAL_SPI_MspInit+0xd4>)
 800181c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800181e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001822:	613b      	str	r3, [r7, #16]
 8001824:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001826:	2300      	movs	r3, #0
 8001828:	60fb      	str	r3, [r7, #12]
 800182a:	4b24      	ldr	r3, [pc, #144]	@ (80018bc <HAL_SPI_MspInit+0xd4>)
 800182c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800182e:	4a23      	ldr	r2, [pc, #140]	@ (80018bc <HAL_SPI_MspInit+0xd4>)
 8001830:	f043 0301 	orr.w	r3, r3, #1
 8001834:	6313      	str	r3, [r2, #48]	@ 0x30
 8001836:	4b21      	ldr	r3, [pc, #132]	@ (80018bc <HAL_SPI_MspInit+0xd4>)
 8001838:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800183a:	f003 0301 	and.w	r3, r3, #1
 800183e:	60fb      	str	r3, [r7, #12]
 8001840:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001842:	2300      	movs	r3, #0
 8001844:	60bb      	str	r3, [r7, #8]
 8001846:	4b1d      	ldr	r3, [pc, #116]	@ (80018bc <HAL_SPI_MspInit+0xd4>)
 8001848:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800184a:	4a1c      	ldr	r2, [pc, #112]	@ (80018bc <HAL_SPI_MspInit+0xd4>)
 800184c:	f043 0302 	orr.w	r3, r3, #2
 8001850:	6313      	str	r3, [r2, #48]	@ 0x30
 8001852:	4b1a      	ldr	r3, [pc, #104]	@ (80018bc <HAL_SPI_MspInit+0xd4>)
 8001854:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001856:	f003 0302 	and.w	r3, r3, #2
 800185a:	60bb      	str	r3, [r7, #8]
 800185c:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> SPI1_NSS
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    PB4     ------> SPI1_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7;
 800185e:	23b0      	movs	r3, #176	@ 0xb0
 8001860:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001862:	2302      	movs	r3, #2
 8001864:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001866:	2300      	movs	r3, #0
 8001868:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800186a:	2303      	movs	r3, #3
 800186c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800186e:	2305      	movs	r3, #5
 8001870:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001872:	f107 0314 	add.w	r3, r7, #20
 8001876:	4619      	mov	r1, r3
 8001878:	4811      	ldr	r0, [pc, #68]	@ (80018c0 <HAL_SPI_MspInit+0xd8>)
 800187a:	f000 ff0f 	bl	800269c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800187e:	2310      	movs	r3, #16
 8001880:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001882:	2302      	movs	r3, #2
 8001884:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001886:	2300      	movs	r3, #0
 8001888:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800188a:	2303      	movs	r3, #3
 800188c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800188e:	2305      	movs	r3, #5
 8001890:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001892:	f107 0314 	add.w	r3, r7, #20
 8001896:	4619      	mov	r1, r3
 8001898:	480a      	ldr	r0, [pc, #40]	@ (80018c4 <HAL_SPI_MspInit+0xdc>)
 800189a:	f000 feff 	bl	800269c <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 800189e:	2200      	movs	r2, #0
 80018a0:	2100      	movs	r1, #0
 80018a2:	2023      	movs	r0, #35	@ 0x23
 80018a4:	f000 fe31 	bl	800250a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 80018a8:	2023      	movs	r0, #35	@ 0x23
 80018aa:	f000 fe4a 	bl	8002542 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 80018ae:	bf00      	nop
 80018b0:	3728      	adds	r7, #40	@ 0x28
 80018b2:	46bd      	mov	sp, r7
 80018b4:	bd80      	pop	{r7, pc}
 80018b6:	bf00      	nop
 80018b8:	40013000 	.word	0x40013000
 80018bc:	40023800 	.word	0x40023800
 80018c0:	40020000 	.word	0x40020000
 80018c4:	40020400 	.word	0x40020400

080018c8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80018c8:	b480      	push	{r7}
 80018ca:	b083      	sub	sp, #12
 80018cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018ce:	2300      	movs	r3, #0
 80018d0:	607b      	str	r3, [r7, #4]
 80018d2:	4b10      	ldr	r3, [pc, #64]	@ (8001914 <HAL_MspInit+0x4c>)
 80018d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018d6:	4a0f      	ldr	r2, [pc, #60]	@ (8001914 <HAL_MspInit+0x4c>)
 80018d8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80018dc:	6453      	str	r3, [r2, #68]	@ 0x44
 80018de:	4b0d      	ldr	r3, [pc, #52]	@ (8001914 <HAL_MspInit+0x4c>)
 80018e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018e2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80018e6:	607b      	str	r3, [r7, #4]
 80018e8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80018ea:	2300      	movs	r3, #0
 80018ec:	603b      	str	r3, [r7, #0]
 80018ee:	4b09      	ldr	r3, [pc, #36]	@ (8001914 <HAL_MspInit+0x4c>)
 80018f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018f2:	4a08      	ldr	r2, [pc, #32]	@ (8001914 <HAL_MspInit+0x4c>)
 80018f4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80018f8:	6413      	str	r3, [r2, #64]	@ 0x40
 80018fa:	4b06      	ldr	r3, [pc, #24]	@ (8001914 <HAL_MspInit+0x4c>)
 80018fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001902:	603b      	str	r3, [r7, #0]
 8001904:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001906:	bf00      	nop
 8001908:	370c      	adds	r7, #12
 800190a:	46bd      	mov	sp, r7
 800190c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001910:	4770      	bx	lr
 8001912:	bf00      	nop
 8001914:	40023800 	.word	0x40023800

08001918 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001918:	b480      	push	{r7}
 800191a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800191c:	bf00      	nop
 800191e:	e7fd      	b.n	800191c <NMI_Handler+0x4>

08001920 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001920:	b480      	push	{r7}
 8001922:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001924:	bf00      	nop
 8001926:	e7fd      	b.n	8001924 <HardFault_Handler+0x4>

08001928 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001928:	b480      	push	{r7}
 800192a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800192c:	bf00      	nop
 800192e:	e7fd      	b.n	800192c <MemManage_Handler+0x4>

08001930 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001930:	b480      	push	{r7}
 8001932:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001934:	bf00      	nop
 8001936:	e7fd      	b.n	8001934 <BusFault_Handler+0x4>

08001938 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001938:	b480      	push	{r7}
 800193a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800193c:	bf00      	nop
 800193e:	e7fd      	b.n	800193c <UsageFault_Handler+0x4>

08001940 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001940:	b480      	push	{r7}
 8001942:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001944:	bf00      	nop
 8001946:	46bd      	mov	sp, r7
 8001948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800194c:	4770      	bx	lr

0800194e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800194e:	b480      	push	{r7}
 8001950:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001952:	bf00      	nop
 8001954:	46bd      	mov	sp, r7
 8001956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800195a:	4770      	bx	lr

0800195c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800195c:	b480      	push	{r7}
 800195e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001960:	bf00      	nop
 8001962:	46bd      	mov	sp, r7
 8001964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001968:	4770      	bx	lr

0800196a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800196a:	b580      	push	{r7, lr}
 800196c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800196e:	f000 fcad 	bl	80022cc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001972:	bf00      	nop
 8001974:	bd80      	pop	{r7, pc}
	...

08001978 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 8001978:	b580      	push	{r7, lr}
 800197a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800197c:	4802      	ldr	r0, [pc, #8]	@ (8001988 <TIM1_BRK_TIM9_IRQHandler+0x10>)
 800197e:	f002 fb23 	bl	8003fc8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 8001982:	bf00      	nop
 8001984:	bd80      	pop	{r7, pc}
 8001986:	bf00      	nop
 8001988:	2000027c 	.word	0x2000027c

0800198c <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 800198c:	b580      	push	{r7, lr}
 800198e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001990:	4802      	ldr	r0, [pc, #8]	@ (800199c <TIM1_UP_TIM10_IRQHandler+0x10>)
 8001992:	f002 fb19 	bl	8003fc8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8001996:	bf00      	nop
 8001998:	bd80      	pop	{r7, pc}
 800199a:	bf00      	nop
 800199c:	2000027c 	.word	0x2000027c

080019a0 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80019a4:	4802      	ldr	r0, [pc, #8]	@ (80019b0 <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 80019a6:	f002 fb0f 	bl	8003fc8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 80019aa:	bf00      	nop
 80019ac:	bd80      	pop	{r7, pc}
 80019ae:	bf00      	nop
 80019b0:	2000027c 	.word	0x2000027c

080019b4 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 80019b4:	b580      	push	{r7, lr}
 80019b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80019b8:	4802      	ldr	r0, [pc, #8]	@ (80019c4 <TIM1_CC_IRQHandler+0x10>)
 80019ba:	f002 fb05 	bl	8003fc8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 80019be:	bf00      	nop
 80019c0:	bd80      	pop	{r7, pc}
 80019c2:	bf00      	nop
 80019c4:	2000027c 	.word	0x2000027c

080019c8 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 80019c8:	b580      	push	{r7, lr}
 80019ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 80019cc:	4802      	ldr	r0, [pc, #8]	@ (80019d8 <SPI1_IRQHandler+0x10>)
 80019ce:	f001 fe41 	bl	8003654 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 80019d2:	bf00      	nop
 80019d4:	bd80      	pop	{r7, pc}
 80019d6:	bf00      	nop
 80019d8:	20000220 	.word	0x20000220

080019dc <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80019e0:	4802      	ldr	r0, [pc, #8]	@ (80019ec <USART1_IRQHandler+0x10>)
 80019e2:	f003 fbeb 	bl	80051bc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80019e6:	bf00      	nop
 80019e8:	bd80      	pop	{r7, pc}
 80019ea:	bf00      	nop
 80019ec:	2000030c 	.word	0x2000030c

080019f0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80019f4:	4802      	ldr	r0, [pc, #8]	@ (8001a00 <USART2_IRQHandler+0x10>)
 80019f6:	f003 fbe1 	bl	80051bc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80019fa:	bf00      	nop
 80019fc:	bd80      	pop	{r7, pc}
 80019fe:	bf00      	nop
 8001a00:	20000354 	.word	0x20000354

08001a04 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8001a04:	b580      	push	{r7, lr}
 8001a06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8001a08:	4802      	ldr	r0, [pc, #8]	@ (8001a14 <USART6_IRQHandler+0x10>)
 8001a0a:	f003 fbd7 	bl	80051bc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8001a0e:	bf00      	nop
 8001a10:	bd80      	pop	{r7, pc}
 8001a12:	bf00      	nop
 8001a14:	2000039c 	.word	0x2000039c

08001a18 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001a18:	b480      	push	{r7}
 8001a1a:	af00      	add	r7, sp, #0
  return 1;
 8001a1c:	2301      	movs	r3, #1
}
 8001a1e:	4618      	mov	r0, r3
 8001a20:	46bd      	mov	sp, r7
 8001a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a26:	4770      	bx	lr

08001a28 <_kill>:

int _kill(int pid, int sig)
{
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	b082      	sub	sp, #8
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	6078      	str	r0, [r7, #4]
 8001a30:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001a32:	f005 fa81 	bl	8006f38 <__errno>
 8001a36:	4603      	mov	r3, r0
 8001a38:	2216      	movs	r2, #22
 8001a3a:	601a      	str	r2, [r3, #0]
  return -1;
 8001a3c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a40:	4618      	mov	r0, r3
 8001a42:	3708      	adds	r7, #8
 8001a44:	46bd      	mov	sp, r7
 8001a46:	bd80      	pop	{r7, pc}

08001a48 <_exit>:

void _exit (int status)
{
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	b082      	sub	sp, #8
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001a50:	f04f 31ff 	mov.w	r1, #4294967295
 8001a54:	6878      	ldr	r0, [r7, #4]
 8001a56:	f7ff ffe7 	bl	8001a28 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001a5a:	bf00      	nop
 8001a5c:	e7fd      	b.n	8001a5a <_exit+0x12>

08001a5e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001a5e:	b580      	push	{r7, lr}
 8001a60:	b086      	sub	sp, #24
 8001a62:	af00      	add	r7, sp, #0
 8001a64:	60f8      	str	r0, [r7, #12]
 8001a66:	60b9      	str	r1, [r7, #8]
 8001a68:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a6a:	2300      	movs	r3, #0
 8001a6c:	617b      	str	r3, [r7, #20]
 8001a6e:	e00a      	b.n	8001a86 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001a70:	f3af 8000 	nop.w
 8001a74:	4601      	mov	r1, r0
 8001a76:	68bb      	ldr	r3, [r7, #8]
 8001a78:	1c5a      	adds	r2, r3, #1
 8001a7a:	60ba      	str	r2, [r7, #8]
 8001a7c:	b2ca      	uxtb	r2, r1
 8001a7e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a80:	697b      	ldr	r3, [r7, #20]
 8001a82:	3301      	adds	r3, #1
 8001a84:	617b      	str	r3, [r7, #20]
 8001a86:	697a      	ldr	r2, [r7, #20]
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	429a      	cmp	r2, r3
 8001a8c:	dbf0      	blt.n	8001a70 <_read+0x12>
  }

  return len;
 8001a8e:	687b      	ldr	r3, [r7, #4]
}
 8001a90:	4618      	mov	r0, r3
 8001a92:	3718      	adds	r7, #24
 8001a94:	46bd      	mov	sp, r7
 8001a96:	bd80      	pop	{r7, pc}

08001a98 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	b086      	sub	sp, #24
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	60f8      	str	r0, [r7, #12]
 8001aa0:	60b9      	str	r1, [r7, #8]
 8001aa2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	617b      	str	r3, [r7, #20]
 8001aa8:	e009      	b.n	8001abe <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001aaa:	68bb      	ldr	r3, [r7, #8]
 8001aac:	1c5a      	adds	r2, r3, #1
 8001aae:	60ba      	str	r2, [r7, #8]
 8001ab0:	781b      	ldrb	r3, [r3, #0]
 8001ab2:	4618      	mov	r0, r3
 8001ab4:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ab8:	697b      	ldr	r3, [r7, #20]
 8001aba:	3301      	adds	r3, #1
 8001abc:	617b      	str	r3, [r7, #20]
 8001abe:	697a      	ldr	r2, [r7, #20]
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	429a      	cmp	r2, r3
 8001ac4:	dbf1      	blt.n	8001aaa <_write+0x12>
  }
  return len;
 8001ac6:	687b      	ldr	r3, [r7, #4]
}
 8001ac8:	4618      	mov	r0, r3
 8001aca:	3718      	adds	r7, #24
 8001acc:	46bd      	mov	sp, r7
 8001ace:	bd80      	pop	{r7, pc}

08001ad0 <_close>:

int _close(int file)
{
 8001ad0:	b480      	push	{r7}
 8001ad2:	b083      	sub	sp, #12
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001ad8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001adc:	4618      	mov	r0, r3
 8001ade:	370c      	adds	r7, #12
 8001ae0:	46bd      	mov	sp, r7
 8001ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae6:	4770      	bx	lr

08001ae8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001ae8:	b480      	push	{r7}
 8001aea:	b083      	sub	sp, #12
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	6078      	str	r0, [r7, #4]
 8001af0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001af2:	683b      	ldr	r3, [r7, #0]
 8001af4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001af8:	605a      	str	r2, [r3, #4]
  return 0;
 8001afa:	2300      	movs	r3, #0
}
 8001afc:	4618      	mov	r0, r3
 8001afe:	370c      	adds	r7, #12
 8001b00:	46bd      	mov	sp, r7
 8001b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b06:	4770      	bx	lr

08001b08 <_isatty>:

int _isatty(int file)
{
 8001b08:	b480      	push	{r7}
 8001b0a:	b083      	sub	sp, #12
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001b10:	2301      	movs	r3, #1
}
 8001b12:	4618      	mov	r0, r3
 8001b14:	370c      	adds	r7, #12
 8001b16:	46bd      	mov	sp, r7
 8001b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b1c:	4770      	bx	lr

08001b1e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001b1e:	b480      	push	{r7}
 8001b20:	b085      	sub	sp, #20
 8001b22:	af00      	add	r7, sp, #0
 8001b24:	60f8      	str	r0, [r7, #12]
 8001b26:	60b9      	str	r1, [r7, #8]
 8001b28:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001b2a:	2300      	movs	r3, #0
}
 8001b2c:	4618      	mov	r0, r3
 8001b2e:	3714      	adds	r7, #20
 8001b30:	46bd      	mov	sp, r7
 8001b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b36:	4770      	bx	lr

08001b38 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	b086      	sub	sp, #24
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b40:	4a14      	ldr	r2, [pc, #80]	@ (8001b94 <_sbrk+0x5c>)
 8001b42:	4b15      	ldr	r3, [pc, #84]	@ (8001b98 <_sbrk+0x60>)
 8001b44:	1ad3      	subs	r3, r2, r3
 8001b46:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b48:	697b      	ldr	r3, [r7, #20]
 8001b4a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b4c:	4b13      	ldr	r3, [pc, #76]	@ (8001b9c <_sbrk+0x64>)
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d102      	bne.n	8001b5a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b54:	4b11      	ldr	r3, [pc, #68]	@ (8001b9c <_sbrk+0x64>)
 8001b56:	4a12      	ldr	r2, [pc, #72]	@ (8001ba0 <_sbrk+0x68>)
 8001b58:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b5a:	4b10      	ldr	r3, [pc, #64]	@ (8001b9c <_sbrk+0x64>)
 8001b5c:	681a      	ldr	r2, [r3, #0]
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	4413      	add	r3, r2
 8001b62:	693a      	ldr	r2, [r7, #16]
 8001b64:	429a      	cmp	r2, r3
 8001b66:	d207      	bcs.n	8001b78 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001b68:	f005 f9e6 	bl	8006f38 <__errno>
 8001b6c:	4603      	mov	r3, r0
 8001b6e:	220c      	movs	r2, #12
 8001b70:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001b72:	f04f 33ff 	mov.w	r3, #4294967295
 8001b76:	e009      	b.n	8001b8c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001b78:	4b08      	ldr	r3, [pc, #32]	@ (8001b9c <_sbrk+0x64>)
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001b7e:	4b07      	ldr	r3, [pc, #28]	@ (8001b9c <_sbrk+0x64>)
 8001b80:	681a      	ldr	r2, [r3, #0]
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	4413      	add	r3, r2
 8001b86:	4a05      	ldr	r2, [pc, #20]	@ (8001b9c <_sbrk+0x64>)
 8001b88:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001b8a:	68fb      	ldr	r3, [r7, #12]
}
 8001b8c:	4618      	mov	r0, r3
 8001b8e:	3718      	adds	r7, #24
 8001b90:	46bd      	mov	sp, r7
 8001b92:	bd80      	pop	{r7, pc}
 8001b94:	20010000 	.word	0x20010000
 8001b98:	00000400 	.word	0x00000400
 8001b9c:	20000278 	.word	0x20000278
 8001ba0:	20000538 	.word	0x20000538

08001ba4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001ba4:	b480      	push	{r7}
 8001ba6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001ba8:	4b06      	ldr	r3, [pc, #24]	@ (8001bc4 <SystemInit+0x20>)
 8001baa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001bae:	4a05      	ldr	r2, [pc, #20]	@ (8001bc4 <SystemInit+0x20>)
 8001bb0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001bb4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001bb8:	bf00      	nop
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc0:	4770      	bx	lr
 8001bc2:	bf00      	nop
 8001bc4:	e000ed00 	.word	0xe000ed00

08001bc8 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim2;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	b08a      	sub	sp, #40	@ 0x28
 8001bcc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001bce:	f107 0318 	add.w	r3, r7, #24
 8001bd2:	2200      	movs	r2, #0
 8001bd4:	601a      	str	r2, [r3, #0]
 8001bd6:	605a      	str	r2, [r3, #4]
 8001bd8:	609a      	str	r2, [r3, #8]
 8001bda:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001bdc:	f107 0310 	add.w	r3, r7, #16
 8001be0:	2200      	movs	r2, #0
 8001be2:	601a      	str	r2, [r3, #0]
 8001be4:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001be6:	463b      	mov	r3, r7
 8001be8:	2200      	movs	r2, #0
 8001bea:	601a      	str	r2, [r3, #0]
 8001bec:	605a      	str	r2, [r3, #4]
 8001bee:	609a      	str	r2, [r3, #8]
 8001bf0:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001bf2:	4b2d      	ldr	r3, [pc, #180]	@ (8001ca8 <MX_TIM1_Init+0xe0>)
 8001bf4:	4a2d      	ldr	r2, [pc, #180]	@ (8001cac <MX_TIM1_Init+0xe4>)
 8001bf6:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 16-1;
 8001bf8:	4b2b      	ldr	r3, [pc, #172]	@ (8001ca8 <MX_TIM1_Init+0xe0>)
 8001bfa:	220f      	movs	r2, #15
 8001bfc:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001bfe:	4b2a      	ldr	r3, [pc, #168]	@ (8001ca8 <MX_TIM1_Init+0xe0>)
 8001c00:	2200      	movs	r2, #0
 8001c02:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 0xffff-1;
 8001c04:	4b28      	ldr	r3, [pc, #160]	@ (8001ca8 <MX_TIM1_Init+0xe0>)
 8001c06:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8001c0a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c0c:	4b26      	ldr	r3, [pc, #152]	@ (8001ca8 <MX_TIM1_Init+0xe0>)
 8001c0e:	2200      	movs	r2, #0
 8001c10:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001c12:	4b25      	ldr	r3, [pc, #148]	@ (8001ca8 <MX_TIM1_Init+0xe0>)
 8001c14:	2200      	movs	r2, #0
 8001c16:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c18:	4b23      	ldr	r3, [pc, #140]	@ (8001ca8 <MX_TIM1_Init+0xe0>)
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001c1e:	4822      	ldr	r0, [pc, #136]	@ (8001ca8 <MX_TIM1_Init+0xe0>)
 8001c20:	f001 ff06 	bl	8003a30 <HAL_TIM_Base_Init>
 8001c24:	4603      	mov	r3, r0
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d001      	beq.n	8001c2e <MX_TIM1_Init+0x66>
  {
    Error_Handler();
 8001c2a:	f7ff fda1 	bl	8001770 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c2e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001c32:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001c34:	f107 0318 	add.w	r3, r7, #24
 8001c38:	4619      	mov	r1, r3
 8001c3a:	481b      	ldr	r0, [pc, #108]	@ (8001ca8 <MX_TIM1_Init+0xe0>)
 8001c3c:	f002 fc12 	bl	8004464 <HAL_TIM_ConfigClockSource>
 8001c40:	4603      	mov	r3, r0
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d001      	beq.n	8001c4a <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 8001c46:	f7ff fd93 	bl	8001770 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 8001c4a:	4817      	ldr	r0, [pc, #92]	@ (8001ca8 <MX_TIM1_Init+0xe0>)
 8001c4c:	f002 f848 	bl	8003ce0 <HAL_TIM_IC_Init>
 8001c50:	4603      	mov	r3, r0
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d001      	beq.n	8001c5a <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 8001c56:	f7ff fd8b 	bl	8001770 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c5a:	2300      	movs	r3, #0
 8001c5c:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c5e:	2300      	movs	r3, #0
 8001c60:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001c62:	f107 0310 	add.w	r3, r7, #16
 8001c66:	4619      	mov	r1, r3
 8001c68:	480f      	ldr	r0, [pc, #60]	@ (8001ca8 <MX_TIM1_Init+0xe0>)
 8001c6a:	f003 f925 	bl	8004eb8 <HAL_TIMEx_MasterConfigSynchronization>
 8001c6e:	4603      	mov	r3, r0
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d001      	beq.n	8001c78 <MX_TIM1_Init+0xb0>
  {
    Error_Handler();
 8001c74:	f7ff fd7c 	bl	8001770 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001c78:	2300      	movs	r3, #0
 8001c7a:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001c7c:	2301      	movs	r3, #1
 8001c7e:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001c80:	2300      	movs	r3, #0
 8001c82:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8001c84:	2300      	movs	r3, #0
 8001c86:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8001c88:	463b      	mov	r3, r7
 8001c8a:	2204      	movs	r2, #4
 8001c8c:	4619      	mov	r1, r3
 8001c8e:	4806      	ldr	r0, [pc, #24]	@ (8001ca8 <MX_TIM1_Init+0xe0>)
 8001c90:	f002 fa8a 	bl	80041a8 <HAL_TIM_IC_ConfigChannel>
 8001c94:	4603      	mov	r3, r0
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d001      	beq.n	8001c9e <MX_TIM1_Init+0xd6>
  {
    Error_Handler();
 8001c9a:	f7ff fd69 	bl	8001770 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001c9e:	bf00      	nop
 8001ca0:	3728      	adds	r7, #40	@ 0x28
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	bd80      	pop	{r7, pc}
 8001ca6:	bf00      	nop
 8001ca8:	2000027c 	.word	0x2000027c
 8001cac:	40010000 	.word	0x40010000

08001cb0 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b08e      	sub	sp, #56	@ 0x38
 8001cb4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001cb6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001cba:	2200      	movs	r2, #0
 8001cbc:	601a      	str	r2, [r3, #0]
 8001cbe:	605a      	str	r2, [r3, #4]
 8001cc0:	609a      	str	r2, [r3, #8]
 8001cc2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001cc4:	f107 0320 	add.w	r3, r7, #32
 8001cc8:	2200      	movs	r2, #0
 8001cca:	601a      	str	r2, [r3, #0]
 8001ccc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001cce:	1d3b      	adds	r3, r7, #4
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	601a      	str	r2, [r3, #0]
 8001cd4:	605a      	str	r2, [r3, #4]
 8001cd6:	609a      	str	r2, [r3, #8]
 8001cd8:	60da      	str	r2, [r3, #12]
 8001cda:	611a      	str	r2, [r3, #16]
 8001cdc:	615a      	str	r2, [r3, #20]
 8001cde:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001ce0:	4b2d      	ldr	r3, [pc, #180]	@ (8001d98 <MX_TIM2_Init+0xe8>)
 8001ce2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001ce6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 160-1;
 8001ce8:	4b2b      	ldr	r3, [pc, #172]	@ (8001d98 <MX_TIM2_Init+0xe8>)
 8001cea:	229f      	movs	r2, #159	@ 0x9f
 8001cec:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001cee:	4b2a      	ldr	r3, [pc, #168]	@ (8001d98 <MX_TIM2_Init+0xe8>)
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 2000-1;
 8001cf4:	4b28      	ldr	r3, [pc, #160]	@ (8001d98 <MX_TIM2_Init+0xe8>)
 8001cf6:	f240 72cf 	movw	r2, #1999	@ 0x7cf
 8001cfa:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001cfc:	4b26      	ldr	r3, [pc, #152]	@ (8001d98 <MX_TIM2_Init+0xe8>)
 8001cfe:	2200      	movs	r2, #0
 8001d00:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d02:	4b25      	ldr	r3, [pc, #148]	@ (8001d98 <MX_TIM2_Init+0xe8>)
 8001d04:	2200      	movs	r2, #0
 8001d06:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001d08:	4823      	ldr	r0, [pc, #140]	@ (8001d98 <MX_TIM2_Init+0xe8>)
 8001d0a:	f001 fe91 	bl	8003a30 <HAL_TIM_Base_Init>
 8001d0e:	4603      	mov	r3, r0
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d001      	beq.n	8001d18 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8001d14:	f7ff fd2c 	bl	8001770 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001d18:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001d1c:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001d1e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001d22:	4619      	mov	r1, r3
 8001d24:	481c      	ldr	r0, [pc, #112]	@ (8001d98 <MX_TIM2_Init+0xe8>)
 8001d26:	f002 fb9d 	bl	8004464 <HAL_TIM_ConfigClockSource>
 8001d2a:	4603      	mov	r3, r0
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d001      	beq.n	8001d34 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8001d30:	f7ff fd1e 	bl	8001770 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001d34:	4818      	ldr	r0, [pc, #96]	@ (8001d98 <MX_TIM2_Init+0xe8>)
 8001d36:	f001 feca 	bl	8003ace <HAL_TIM_PWM_Init>
 8001d3a:	4603      	mov	r3, r0
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d001      	beq.n	8001d44 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8001d40:	f7ff fd16 	bl	8001770 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d44:	2300      	movs	r3, #0
 8001d46:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d48:	2300      	movs	r3, #0
 8001d4a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001d4c:	f107 0320 	add.w	r3, r7, #32
 8001d50:	4619      	mov	r1, r3
 8001d52:	4811      	ldr	r0, [pc, #68]	@ (8001d98 <MX_TIM2_Init+0xe8>)
 8001d54:	f003 f8b0 	bl	8004eb8 <HAL_TIMEx_MasterConfigSynchronization>
 8001d58:	4603      	mov	r3, r0
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d001      	beq.n	8001d62 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8001d5e:	f7ff fd07 	bl	8001770 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001d62:	2360      	movs	r3, #96	@ 0x60
 8001d64:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001d66:	2300      	movs	r3, #0
 8001d68:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001d6a:	2300      	movs	r3, #0
 8001d6c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001d6e:	2300      	movs	r3, #0
 8001d70:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001d72:	1d3b      	adds	r3, r7, #4
 8001d74:	2200      	movs	r2, #0
 8001d76:	4619      	mov	r1, r3
 8001d78:	4807      	ldr	r0, [pc, #28]	@ (8001d98 <MX_TIM2_Init+0xe8>)
 8001d7a:	f002 fab1 	bl	80042e0 <HAL_TIM_PWM_ConfigChannel>
 8001d7e:	4603      	mov	r3, r0
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d001      	beq.n	8001d88 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8001d84:	f7ff fcf4 	bl	8001770 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001d88:	4803      	ldr	r0, [pc, #12]	@ (8001d98 <MX_TIM2_Init+0xe8>)
 8001d8a:	f000 f883 	bl	8001e94 <HAL_TIM_MspPostInit>

}
 8001d8e:	bf00      	nop
 8001d90:	3738      	adds	r7, #56	@ 0x38
 8001d92:	46bd      	mov	sp, r7
 8001d94:	bd80      	pop	{r7, pc}
 8001d96:	bf00      	nop
 8001d98:	200002c4 	.word	0x200002c4

08001d9c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001d9c:	b580      	push	{r7, lr}
 8001d9e:	b08a      	sub	sp, #40	@ 0x28
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001da4:	f107 0314 	add.w	r3, r7, #20
 8001da8:	2200      	movs	r2, #0
 8001daa:	601a      	str	r2, [r3, #0]
 8001dac:	605a      	str	r2, [r3, #4]
 8001dae:	609a      	str	r2, [r3, #8]
 8001db0:	60da      	str	r2, [r3, #12]
 8001db2:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM1)
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	4a33      	ldr	r2, [pc, #204]	@ (8001e88 <HAL_TIM_Base_MspInit+0xec>)
 8001dba:	4293      	cmp	r3, r2
 8001dbc:	d14d      	bne.n	8001e5a <HAL_TIM_Base_MspInit+0xbe>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001dbe:	2300      	movs	r3, #0
 8001dc0:	613b      	str	r3, [r7, #16]
 8001dc2:	4b32      	ldr	r3, [pc, #200]	@ (8001e8c <HAL_TIM_Base_MspInit+0xf0>)
 8001dc4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001dc6:	4a31      	ldr	r2, [pc, #196]	@ (8001e8c <HAL_TIM_Base_MspInit+0xf0>)
 8001dc8:	f043 0301 	orr.w	r3, r3, #1
 8001dcc:	6453      	str	r3, [r2, #68]	@ 0x44
 8001dce:	4b2f      	ldr	r3, [pc, #188]	@ (8001e8c <HAL_TIM_Base_MspInit+0xf0>)
 8001dd0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001dd2:	f003 0301 	and.w	r3, r3, #1
 8001dd6:	613b      	str	r3, [r7, #16]
 8001dd8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001dda:	2300      	movs	r3, #0
 8001ddc:	60fb      	str	r3, [r7, #12]
 8001dde:	4b2b      	ldr	r3, [pc, #172]	@ (8001e8c <HAL_TIM_Base_MspInit+0xf0>)
 8001de0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001de2:	4a2a      	ldr	r2, [pc, #168]	@ (8001e8c <HAL_TIM_Base_MspInit+0xf0>)
 8001de4:	f043 0301 	orr.w	r3, r3, #1
 8001de8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001dea:	4b28      	ldr	r3, [pc, #160]	@ (8001e8c <HAL_TIM_Base_MspInit+0xf0>)
 8001dec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dee:	f003 0301 	and.w	r3, r3, #1
 8001df2:	60fb      	str	r3, [r7, #12]
 8001df4:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001df6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001dfa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dfc:	2302      	movs	r3, #2
 8001dfe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e00:	2300      	movs	r3, #0
 8001e02:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e04:	2300      	movs	r3, #0
 8001e06:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001e08:	2301      	movs	r3, #1
 8001e0a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e0c:	f107 0314 	add.w	r3, r7, #20
 8001e10:	4619      	mov	r1, r3
 8001e12:	481f      	ldr	r0, [pc, #124]	@ (8001e90 <HAL_TIM_Base_MspInit+0xf4>)
 8001e14:	f000 fc42 	bl	800269c <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 8001e18:	2200      	movs	r2, #0
 8001e1a:	2100      	movs	r1, #0
 8001e1c:	2018      	movs	r0, #24
 8001e1e:	f000 fb74 	bl	800250a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8001e22:	2018      	movs	r0, #24
 8001e24:	f000 fb8d 	bl	8002542 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8001e28:	2200      	movs	r2, #0
 8001e2a:	2100      	movs	r1, #0
 8001e2c:	2019      	movs	r0, #25
 8001e2e:	f000 fb6c 	bl	800250a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8001e32:	2019      	movs	r0, #25
 8001e34:	f000 fb85 	bl	8002542 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 8001e38:	2200      	movs	r2, #0
 8001e3a:	2100      	movs	r1, #0
 8001e3c:	201a      	movs	r0, #26
 8001e3e:	f000 fb64 	bl	800250a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8001e42:	201a      	movs	r0, #26
 8001e44:	f000 fb7d 	bl	8002542 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8001e48:	2200      	movs	r2, #0
 8001e4a:	2100      	movs	r1, #0
 8001e4c:	201b      	movs	r0, #27
 8001e4e:	f000 fb5c 	bl	800250a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8001e52:	201b      	movs	r0, #27
 8001e54:	f000 fb75 	bl	8002542 <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM2_CLK_ENABLE();
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8001e58:	e012      	b.n	8001e80 <HAL_TIM_Base_MspInit+0xe4>
  else if(tim_baseHandle->Instance==TIM2)
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001e62:	d10d      	bne.n	8001e80 <HAL_TIM_Base_MspInit+0xe4>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001e64:	2300      	movs	r3, #0
 8001e66:	60bb      	str	r3, [r7, #8]
 8001e68:	4b08      	ldr	r3, [pc, #32]	@ (8001e8c <HAL_TIM_Base_MspInit+0xf0>)
 8001e6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e6c:	4a07      	ldr	r2, [pc, #28]	@ (8001e8c <HAL_TIM_Base_MspInit+0xf0>)
 8001e6e:	f043 0301 	orr.w	r3, r3, #1
 8001e72:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e74:	4b05      	ldr	r3, [pc, #20]	@ (8001e8c <HAL_TIM_Base_MspInit+0xf0>)
 8001e76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e78:	f003 0301 	and.w	r3, r3, #1
 8001e7c:	60bb      	str	r3, [r7, #8]
 8001e7e:	68bb      	ldr	r3, [r7, #8]
}
 8001e80:	bf00      	nop
 8001e82:	3728      	adds	r7, #40	@ 0x28
 8001e84:	46bd      	mov	sp, r7
 8001e86:	bd80      	pop	{r7, pc}
 8001e88:	40010000 	.word	0x40010000
 8001e8c:	40023800 	.word	0x40023800
 8001e90:	40020000 	.word	0x40020000

08001e94 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001e94:	b580      	push	{r7, lr}
 8001e96:	b088      	sub	sp, #32
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e9c:	f107 030c 	add.w	r3, r7, #12
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	601a      	str	r2, [r3, #0]
 8001ea4:	605a      	str	r2, [r3, #4]
 8001ea6:	609a      	str	r2, [r3, #8]
 8001ea8:	60da      	str	r2, [r3, #12]
 8001eaa:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001eb4:	d11d      	bne.n	8001ef2 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	60bb      	str	r3, [r7, #8]
 8001eba:	4b10      	ldr	r3, [pc, #64]	@ (8001efc <HAL_TIM_MspPostInit+0x68>)
 8001ebc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ebe:	4a0f      	ldr	r2, [pc, #60]	@ (8001efc <HAL_TIM_MspPostInit+0x68>)
 8001ec0:	f043 0301 	orr.w	r3, r3, #1
 8001ec4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ec6:	4b0d      	ldr	r3, [pc, #52]	@ (8001efc <HAL_TIM_MspPostInit+0x68>)
 8001ec8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001eca:	f003 0301 	and.w	r3, r3, #1
 8001ece:	60bb      	str	r3, [r7, #8]
 8001ed0:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001ed2:	2301      	movs	r3, #1
 8001ed4:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ed6:	2302      	movs	r3, #2
 8001ed8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eda:	2300      	movs	r3, #0
 8001edc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ede:	2300      	movs	r3, #0
 8001ee0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001ee2:	2301      	movs	r3, #1
 8001ee4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ee6:	f107 030c 	add.w	r3, r7, #12
 8001eea:	4619      	mov	r1, r3
 8001eec:	4804      	ldr	r0, [pc, #16]	@ (8001f00 <HAL_TIM_MspPostInit+0x6c>)
 8001eee:	f000 fbd5 	bl	800269c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001ef2:	bf00      	nop
 8001ef4:	3720      	adds	r7, #32
 8001ef6:	46bd      	mov	sp, r7
 8001ef8:	bd80      	pop	{r7, pc}
 8001efa:	bf00      	nop
 8001efc:	40023800 	.word	0x40023800
 8001f00:	40020000 	.word	0x40020000

08001f04 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart6;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001f04:	b580      	push	{r7, lr}
 8001f06:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001f08:	4b11      	ldr	r3, [pc, #68]	@ (8001f50 <MX_USART1_UART_Init+0x4c>)
 8001f0a:	4a12      	ldr	r2, [pc, #72]	@ (8001f54 <MX_USART1_UART_Init+0x50>)
 8001f0c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8001f0e:	4b10      	ldr	r3, [pc, #64]	@ (8001f50 <MX_USART1_UART_Init+0x4c>)
 8001f10:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001f14:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001f16:	4b0e      	ldr	r3, [pc, #56]	@ (8001f50 <MX_USART1_UART_Init+0x4c>)
 8001f18:	2200      	movs	r2, #0
 8001f1a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001f1c:	4b0c      	ldr	r3, [pc, #48]	@ (8001f50 <MX_USART1_UART_Init+0x4c>)
 8001f1e:	2200      	movs	r2, #0
 8001f20:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001f22:	4b0b      	ldr	r3, [pc, #44]	@ (8001f50 <MX_USART1_UART_Init+0x4c>)
 8001f24:	2200      	movs	r2, #0
 8001f26:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001f28:	4b09      	ldr	r3, [pc, #36]	@ (8001f50 <MX_USART1_UART_Init+0x4c>)
 8001f2a:	220c      	movs	r2, #12
 8001f2c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f2e:	4b08      	ldr	r3, [pc, #32]	@ (8001f50 <MX_USART1_UART_Init+0x4c>)
 8001f30:	2200      	movs	r2, #0
 8001f32:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f34:	4b06      	ldr	r3, [pc, #24]	@ (8001f50 <MX_USART1_UART_Init+0x4c>)
 8001f36:	2200      	movs	r2, #0
 8001f38:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001f3a:	4805      	ldr	r0, [pc, #20]	@ (8001f50 <MX_USART1_UART_Init+0x4c>)
 8001f3c:	f003 f83e 	bl	8004fbc <HAL_UART_Init>
 8001f40:	4603      	mov	r3, r0
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d001      	beq.n	8001f4a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001f46:	f7ff fc13 	bl	8001770 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001f4a:	bf00      	nop
 8001f4c:	bd80      	pop	{r7, pc}
 8001f4e:	bf00      	nop
 8001f50:	2000030c 	.word	0x2000030c
 8001f54:	40011000 	.word	0x40011000

08001f58 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001f5c:	4b11      	ldr	r3, [pc, #68]	@ (8001fa4 <MX_USART2_UART_Init+0x4c>)
 8001f5e:	4a12      	ldr	r2, [pc, #72]	@ (8001fa8 <MX_USART2_UART_Init+0x50>)
 8001f60:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8001f62:	4b10      	ldr	r3, [pc, #64]	@ (8001fa4 <MX_USART2_UART_Init+0x4c>)
 8001f64:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001f68:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001f6a:	4b0e      	ldr	r3, [pc, #56]	@ (8001fa4 <MX_USART2_UART_Init+0x4c>)
 8001f6c:	2200      	movs	r2, #0
 8001f6e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001f70:	4b0c      	ldr	r3, [pc, #48]	@ (8001fa4 <MX_USART2_UART_Init+0x4c>)
 8001f72:	2200      	movs	r2, #0
 8001f74:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001f76:	4b0b      	ldr	r3, [pc, #44]	@ (8001fa4 <MX_USART2_UART_Init+0x4c>)
 8001f78:	2200      	movs	r2, #0
 8001f7a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001f7c:	4b09      	ldr	r3, [pc, #36]	@ (8001fa4 <MX_USART2_UART_Init+0x4c>)
 8001f7e:	220c      	movs	r2, #12
 8001f80:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f82:	4b08      	ldr	r3, [pc, #32]	@ (8001fa4 <MX_USART2_UART_Init+0x4c>)
 8001f84:	2200      	movs	r2, #0
 8001f86:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f88:	4b06      	ldr	r3, [pc, #24]	@ (8001fa4 <MX_USART2_UART_Init+0x4c>)
 8001f8a:	2200      	movs	r2, #0
 8001f8c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001f8e:	4805      	ldr	r0, [pc, #20]	@ (8001fa4 <MX_USART2_UART_Init+0x4c>)
 8001f90:	f003 f814 	bl	8004fbc <HAL_UART_Init>
 8001f94:	4603      	mov	r3, r0
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d001      	beq.n	8001f9e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001f9a:	f7ff fbe9 	bl	8001770 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001f9e:	bf00      	nop
 8001fa0:	bd80      	pop	{r7, pc}
 8001fa2:	bf00      	nop
 8001fa4:	20000354 	.word	0x20000354
 8001fa8:	40004400 	.word	0x40004400

08001fac <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 8001fac:	b580      	push	{r7, lr}
 8001fae:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8001fb0:	4b11      	ldr	r3, [pc, #68]	@ (8001ff8 <MX_USART6_UART_Init+0x4c>)
 8001fb2:	4a12      	ldr	r2, [pc, #72]	@ (8001ffc <MX_USART6_UART_Init+0x50>)
 8001fb4:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 9600;
 8001fb6:	4b10      	ldr	r3, [pc, #64]	@ (8001ff8 <MX_USART6_UART_Init+0x4c>)
 8001fb8:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001fbc:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8001fbe:	4b0e      	ldr	r3, [pc, #56]	@ (8001ff8 <MX_USART6_UART_Init+0x4c>)
 8001fc0:	2200      	movs	r2, #0
 8001fc2:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8001fc4:	4b0c      	ldr	r3, [pc, #48]	@ (8001ff8 <MX_USART6_UART_Init+0x4c>)
 8001fc6:	2200      	movs	r2, #0
 8001fc8:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8001fca:	4b0b      	ldr	r3, [pc, #44]	@ (8001ff8 <MX_USART6_UART_Init+0x4c>)
 8001fcc:	2200      	movs	r2, #0
 8001fce:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8001fd0:	4b09      	ldr	r3, [pc, #36]	@ (8001ff8 <MX_USART6_UART_Init+0x4c>)
 8001fd2:	220c      	movs	r2, #12
 8001fd4:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001fd6:	4b08      	ldr	r3, [pc, #32]	@ (8001ff8 <MX_USART6_UART_Init+0x4c>)
 8001fd8:	2200      	movs	r2, #0
 8001fda:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8001fdc:	4b06      	ldr	r3, [pc, #24]	@ (8001ff8 <MX_USART6_UART_Init+0x4c>)
 8001fde:	2200      	movs	r2, #0
 8001fe0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8001fe2:	4805      	ldr	r0, [pc, #20]	@ (8001ff8 <MX_USART6_UART_Init+0x4c>)
 8001fe4:	f002 ffea 	bl	8004fbc <HAL_UART_Init>
 8001fe8:	4603      	mov	r3, r0
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d001      	beq.n	8001ff2 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8001fee:	f7ff fbbf 	bl	8001770 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8001ff2:	bf00      	nop
 8001ff4:	bd80      	pop	{r7, pc}
 8001ff6:	bf00      	nop
 8001ff8:	2000039c 	.word	0x2000039c
 8001ffc:	40011400 	.word	0x40011400

08002000 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	b08e      	sub	sp, #56	@ 0x38
 8002004:	af00      	add	r7, sp, #0
 8002006:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002008:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800200c:	2200      	movs	r2, #0
 800200e:	601a      	str	r2, [r3, #0]
 8002010:	605a      	str	r2, [r3, #4]
 8002012:	609a      	str	r2, [r3, #8]
 8002014:	60da      	str	r2, [r3, #12]
 8002016:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	4a66      	ldr	r2, [pc, #408]	@ (80021b8 <HAL_UART_MspInit+0x1b8>)
 800201e:	4293      	cmp	r3, r2
 8002020:	d153      	bne.n	80020ca <HAL_UART_MspInit+0xca>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002022:	2300      	movs	r3, #0
 8002024:	623b      	str	r3, [r7, #32]
 8002026:	4b65      	ldr	r3, [pc, #404]	@ (80021bc <HAL_UART_MspInit+0x1bc>)
 8002028:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800202a:	4a64      	ldr	r2, [pc, #400]	@ (80021bc <HAL_UART_MspInit+0x1bc>)
 800202c:	f043 0310 	orr.w	r3, r3, #16
 8002030:	6453      	str	r3, [r2, #68]	@ 0x44
 8002032:	4b62      	ldr	r3, [pc, #392]	@ (80021bc <HAL_UART_MspInit+0x1bc>)
 8002034:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002036:	f003 0310 	and.w	r3, r3, #16
 800203a:	623b      	str	r3, [r7, #32]
 800203c:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800203e:	2300      	movs	r3, #0
 8002040:	61fb      	str	r3, [r7, #28]
 8002042:	4b5e      	ldr	r3, [pc, #376]	@ (80021bc <HAL_UART_MspInit+0x1bc>)
 8002044:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002046:	4a5d      	ldr	r2, [pc, #372]	@ (80021bc <HAL_UART_MspInit+0x1bc>)
 8002048:	f043 0301 	orr.w	r3, r3, #1
 800204c:	6313      	str	r3, [r2, #48]	@ 0x30
 800204e:	4b5b      	ldr	r3, [pc, #364]	@ (80021bc <HAL_UART_MspInit+0x1bc>)
 8002050:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002052:	f003 0301 	and.w	r3, r3, #1
 8002056:	61fb      	str	r3, [r7, #28]
 8002058:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800205a:	2300      	movs	r3, #0
 800205c:	61bb      	str	r3, [r7, #24]
 800205e:	4b57      	ldr	r3, [pc, #348]	@ (80021bc <HAL_UART_MspInit+0x1bc>)
 8002060:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002062:	4a56      	ldr	r2, [pc, #344]	@ (80021bc <HAL_UART_MspInit+0x1bc>)
 8002064:	f043 0302 	orr.w	r3, r3, #2
 8002068:	6313      	str	r3, [r2, #48]	@ 0x30
 800206a:	4b54      	ldr	r3, [pc, #336]	@ (80021bc <HAL_UART_MspInit+0x1bc>)
 800206c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800206e:	f003 0302 	and.w	r3, r3, #2
 8002072:	61bb      	str	r3, [r7, #24]
 8002074:	69bb      	ldr	r3, [r7, #24]
    /**USART1 GPIO Configuration
    PA10     ------> USART1_RX
    PB6     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002076:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800207a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800207c:	2302      	movs	r3, #2
 800207e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002080:	2300      	movs	r3, #0
 8002082:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002084:	2303      	movs	r3, #3
 8002086:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002088:	2307      	movs	r3, #7
 800208a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800208c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002090:	4619      	mov	r1, r3
 8002092:	484b      	ldr	r0, [pc, #300]	@ (80021c0 <HAL_UART_MspInit+0x1c0>)
 8002094:	f000 fb02 	bl	800269c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002098:	2340      	movs	r3, #64	@ 0x40
 800209a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800209c:	2302      	movs	r3, #2
 800209e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020a0:	2300      	movs	r3, #0
 80020a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020a4:	2303      	movs	r3, #3
 80020a6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80020a8:	2307      	movs	r3, #7
 80020aa:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020ac:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80020b0:	4619      	mov	r1, r3
 80020b2:	4844      	ldr	r0, [pc, #272]	@ (80021c4 <HAL_UART_MspInit+0x1c4>)
 80020b4:	f000 faf2 	bl	800269c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80020b8:	2200      	movs	r2, #0
 80020ba:	2100      	movs	r1, #0
 80020bc:	2025      	movs	r0, #37	@ 0x25
 80020be:	f000 fa24 	bl	800250a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80020c2:	2025      	movs	r0, #37	@ 0x25
 80020c4:	f000 fa3d 	bl	8002542 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 80020c8:	e072      	b.n	80021b0 <HAL_UART_MspInit+0x1b0>
  else if(uartHandle->Instance==USART2)
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	4a3e      	ldr	r2, [pc, #248]	@ (80021c8 <HAL_UART_MspInit+0x1c8>)
 80020d0:	4293      	cmp	r3, r2
 80020d2:	d134      	bne.n	800213e <HAL_UART_MspInit+0x13e>
    __HAL_RCC_USART2_CLK_ENABLE();
 80020d4:	2300      	movs	r3, #0
 80020d6:	617b      	str	r3, [r7, #20]
 80020d8:	4b38      	ldr	r3, [pc, #224]	@ (80021bc <HAL_UART_MspInit+0x1bc>)
 80020da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020dc:	4a37      	ldr	r2, [pc, #220]	@ (80021bc <HAL_UART_MspInit+0x1bc>)
 80020de:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80020e2:	6413      	str	r3, [r2, #64]	@ 0x40
 80020e4:	4b35      	ldr	r3, [pc, #212]	@ (80021bc <HAL_UART_MspInit+0x1bc>)
 80020e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020e8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020ec:	617b      	str	r3, [r7, #20]
 80020ee:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020f0:	2300      	movs	r3, #0
 80020f2:	613b      	str	r3, [r7, #16]
 80020f4:	4b31      	ldr	r3, [pc, #196]	@ (80021bc <HAL_UART_MspInit+0x1bc>)
 80020f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020f8:	4a30      	ldr	r2, [pc, #192]	@ (80021bc <HAL_UART_MspInit+0x1bc>)
 80020fa:	f043 0301 	orr.w	r3, r3, #1
 80020fe:	6313      	str	r3, [r2, #48]	@ 0x30
 8002100:	4b2e      	ldr	r3, [pc, #184]	@ (80021bc <HAL_UART_MspInit+0x1bc>)
 8002102:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002104:	f003 0301 	and.w	r3, r3, #1
 8002108:	613b      	str	r3, [r7, #16]
 800210a:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800210c:	230c      	movs	r3, #12
 800210e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002110:	2302      	movs	r3, #2
 8002112:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002114:	2300      	movs	r3, #0
 8002116:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002118:	2303      	movs	r3, #3
 800211a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800211c:	2307      	movs	r3, #7
 800211e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002120:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002124:	4619      	mov	r1, r3
 8002126:	4826      	ldr	r0, [pc, #152]	@ (80021c0 <HAL_UART_MspInit+0x1c0>)
 8002128:	f000 fab8 	bl	800269c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800212c:	2200      	movs	r2, #0
 800212e:	2100      	movs	r1, #0
 8002130:	2026      	movs	r0, #38	@ 0x26
 8002132:	f000 f9ea 	bl	800250a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002136:	2026      	movs	r0, #38	@ 0x26
 8002138:	f000 fa03 	bl	8002542 <HAL_NVIC_EnableIRQ>
}
 800213c:	e038      	b.n	80021b0 <HAL_UART_MspInit+0x1b0>
  else if(uartHandle->Instance==USART6)
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	4a22      	ldr	r2, [pc, #136]	@ (80021cc <HAL_UART_MspInit+0x1cc>)
 8002144:	4293      	cmp	r3, r2
 8002146:	d133      	bne.n	80021b0 <HAL_UART_MspInit+0x1b0>
    __HAL_RCC_USART6_CLK_ENABLE();
 8002148:	2300      	movs	r3, #0
 800214a:	60fb      	str	r3, [r7, #12]
 800214c:	4b1b      	ldr	r3, [pc, #108]	@ (80021bc <HAL_UART_MspInit+0x1bc>)
 800214e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002150:	4a1a      	ldr	r2, [pc, #104]	@ (80021bc <HAL_UART_MspInit+0x1bc>)
 8002152:	f043 0320 	orr.w	r3, r3, #32
 8002156:	6453      	str	r3, [r2, #68]	@ 0x44
 8002158:	4b18      	ldr	r3, [pc, #96]	@ (80021bc <HAL_UART_MspInit+0x1bc>)
 800215a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800215c:	f003 0320 	and.w	r3, r3, #32
 8002160:	60fb      	str	r3, [r7, #12]
 8002162:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002164:	2300      	movs	r3, #0
 8002166:	60bb      	str	r3, [r7, #8]
 8002168:	4b14      	ldr	r3, [pc, #80]	@ (80021bc <HAL_UART_MspInit+0x1bc>)
 800216a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800216c:	4a13      	ldr	r2, [pc, #76]	@ (80021bc <HAL_UART_MspInit+0x1bc>)
 800216e:	f043 0304 	orr.w	r3, r3, #4
 8002172:	6313      	str	r3, [r2, #48]	@ 0x30
 8002174:	4b11      	ldr	r3, [pc, #68]	@ (80021bc <HAL_UART_MspInit+0x1bc>)
 8002176:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002178:	f003 0304 	and.w	r3, r3, #4
 800217c:	60bb      	str	r3, [r7, #8]
 800217e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002180:	23c0      	movs	r3, #192	@ 0xc0
 8002182:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002184:	2302      	movs	r3, #2
 8002186:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002188:	2300      	movs	r3, #0
 800218a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800218c:	2303      	movs	r3, #3
 800218e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8002190:	2308      	movs	r3, #8
 8002192:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002194:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002198:	4619      	mov	r1, r3
 800219a:	480d      	ldr	r0, [pc, #52]	@ (80021d0 <HAL_UART_MspInit+0x1d0>)
 800219c:	f000 fa7e 	bl	800269c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 80021a0:	2200      	movs	r2, #0
 80021a2:	2100      	movs	r1, #0
 80021a4:	2047      	movs	r0, #71	@ 0x47
 80021a6:	f000 f9b0 	bl	800250a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 80021aa:	2047      	movs	r0, #71	@ 0x47
 80021ac:	f000 f9c9 	bl	8002542 <HAL_NVIC_EnableIRQ>
}
 80021b0:	bf00      	nop
 80021b2:	3738      	adds	r7, #56	@ 0x38
 80021b4:	46bd      	mov	sp, r7
 80021b6:	bd80      	pop	{r7, pc}
 80021b8:	40011000 	.word	0x40011000
 80021bc:	40023800 	.word	0x40023800
 80021c0:	40020000 	.word	0x40020000
 80021c4:	40020400 	.word	0x40020400
 80021c8:	40004400 	.word	0x40004400
 80021cc:	40011400 	.word	0x40011400
 80021d0:	40020800 	.word	0x40020800

080021d4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80021d4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800220c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80021d8:	f7ff fce4 	bl	8001ba4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80021dc:	480c      	ldr	r0, [pc, #48]	@ (8002210 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80021de:	490d      	ldr	r1, [pc, #52]	@ (8002214 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80021e0:	4a0d      	ldr	r2, [pc, #52]	@ (8002218 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80021e2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80021e4:	e002      	b.n	80021ec <LoopCopyDataInit>

080021e6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80021e6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80021e8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80021ea:	3304      	adds	r3, #4

080021ec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80021ec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80021ee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80021f0:	d3f9      	bcc.n	80021e6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80021f2:	4a0a      	ldr	r2, [pc, #40]	@ (800221c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80021f4:	4c0a      	ldr	r4, [pc, #40]	@ (8002220 <LoopFillZerobss+0x22>)
  movs r3, #0
 80021f6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80021f8:	e001      	b.n	80021fe <LoopFillZerobss>

080021fa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80021fa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80021fc:	3204      	adds	r2, #4

080021fe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80021fe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002200:	d3fb      	bcc.n	80021fa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002202:	f004 fe9f 	bl	8006f44 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002206:	f7fe ffbb 	bl	8001180 <main>
  bx  lr    
 800220a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800220c:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8002210:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002214:	200001f0 	.word	0x200001f0
  ldr r2, =_sidata
 8002218:	080093f8 	.word	0x080093f8
  ldr r2, =_sbss
 800221c:	200001f0 	.word	0x200001f0
  ldr r4, =_ebss
 8002220:	20000534 	.word	0x20000534

08002224 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002224:	e7fe      	b.n	8002224 <ADC_IRQHandler>
	...

08002228 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002228:	b580      	push	{r7, lr}
 800222a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800222c:	4b0e      	ldr	r3, [pc, #56]	@ (8002268 <HAL_Init+0x40>)
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	4a0d      	ldr	r2, [pc, #52]	@ (8002268 <HAL_Init+0x40>)
 8002232:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002236:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002238:	4b0b      	ldr	r3, [pc, #44]	@ (8002268 <HAL_Init+0x40>)
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	4a0a      	ldr	r2, [pc, #40]	@ (8002268 <HAL_Init+0x40>)
 800223e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002242:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002244:	4b08      	ldr	r3, [pc, #32]	@ (8002268 <HAL_Init+0x40>)
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	4a07      	ldr	r2, [pc, #28]	@ (8002268 <HAL_Init+0x40>)
 800224a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800224e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002250:	2003      	movs	r0, #3
 8002252:	f000 f94f 	bl	80024f4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002256:	200f      	movs	r0, #15
 8002258:	f000 f808 	bl	800226c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800225c:	f7ff fb34 	bl	80018c8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002260:	2300      	movs	r3, #0
}
 8002262:	4618      	mov	r0, r3
 8002264:	bd80      	pop	{r7, pc}
 8002266:	bf00      	nop
 8002268:	40023c00 	.word	0x40023c00

0800226c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800226c:	b580      	push	{r7, lr}
 800226e:	b082      	sub	sp, #8
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002274:	4b12      	ldr	r3, [pc, #72]	@ (80022c0 <HAL_InitTick+0x54>)
 8002276:	681a      	ldr	r2, [r3, #0]
 8002278:	4b12      	ldr	r3, [pc, #72]	@ (80022c4 <HAL_InitTick+0x58>)
 800227a:	781b      	ldrb	r3, [r3, #0]
 800227c:	4619      	mov	r1, r3
 800227e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002282:	fbb3 f3f1 	udiv	r3, r3, r1
 8002286:	fbb2 f3f3 	udiv	r3, r2, r3
 800228a:	4618      	mov	r0, r3
 800228c:	f000 f967 	bl	800255e <HAL_SYSTICK_Config>
 8002290:	4603      	mov	r3, r0
 8002292:	2b00      	cmp	r3, #0
 8002294:	d001      	beq.n	800229a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002296:	2301      	movs	r3, #1
 8002298:	e00e      	b.n	80022b8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	2b0f      	cmp	r3, #15
 800229e:	d80a      	bhi.n	80022b6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80022a0:	2200      	movs	r2, #0
 80022a2:	6879      	ldr	r1, [r7, #4]
 80022a4:	f04f 30ff 	mov.w	r0, #4294967295
 80022a8:	f000 f92f 	bl	800250a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80022ac:	4a06      	ldr	r2, [pc, #24]	@ (80022c8 <HAL_InitTick+0x5c>)
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80022b2:	2300      	movs	r3, #0
 80022b4:	e000      	b.n	80022b8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80022b6:	2301      	movs	r3, #1
}
 80022b8:	4618      	mov	r0, r3
 80022ba:	3708      	adds	r7, #8
 80022bc:	46bd      	mov	sp, r7
 80022be:	bd80      	pop	{r7, pc}
 80022c0:	20000004 	.word	0x20000004
 80022c4:	2000000c 	.word	0x2000000c
 80022c8:	20000008 	.word	0x20000008

080022cc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80022cc:	b480      	push	{r7}
 80022ce:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80022d0:	4b06      	ldr	r3, [pc, #24]	@ (80022ec <HAL_IncTick+0x20>)
 80022d2:	781b      	ldrb	r3, [r3, #0]
 80022d4:	461a      	mov	r2, r3
 80022d6:	4b06      	ldr	r3, [pc, #24]	@ (80022f0 <HAL_IncTick+0x24>)
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	4413      	add	r3, r2
 80022dc:	4a04      	ldr	r2, [pc, #16]	@ (80022f0 <HAL_IncTick+0x24>)
 80022de:	6013      	str	r3, [r2, #0]
}
 80022e0:	bf00      	nop
 80022e2:	46bd      	mov	sp, r7
 80022e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e8:	4770      	bx	lr
 80022ea:	bf00      	nop
 80022ec:	2000000c 	.word	0x2000000c
 80022f0:	200003e4 	.word	0x200003e4

080022f4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80022f4:	b480      	push	{r7}
 80022f6:	af00      	add	r7, sp, #0
  return uwTick;
 80022f8:	4b03      	ldr	r3, [pc, #12]	@ (8002308 <HAL_GetTick+0x14>)
 80022fa:	681b      	ldr	r3, [r3, #0]
}
 80022fc:	4618      	mov	r0, r3
 80022fe:	46bd      	mov	sp, r7
 8002300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002304:	4770      	bx	lr
 8002306:	bf00      	nop
 8002308:	200003e4 	.word	0x200003e4

0800230c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800230c:	b580      	push	{r7, lr}
 800230e:	b084      	sub	sp, #16
 8002310:	af00      	add	r7, sp, #0
 8002312:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002314:	f7ff ffee 	bl	80022f4 <HAL_GetTick>
 8002318:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002324:	d005      	beq.n	8002332 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002326:	4b0a      	ldr	r3, [pc, #40]	@ (8002350 <HAL_Delay+0x44>)
 8002328:	781b      	ldrb	r3, [r3, #0]
 800232a:	461a      	mov	r2, r3
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	4413      	add	r3, r2
 8002330:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002332:	bf00      	nop
 8002334:	f7ff ffde 	bl	80022f4 <HAL_GetTick>
 8002338:	4602      	mov	r2, r0
 800233a:	68bb      	ldr	r3, [r7, #8]
 800233c:	1ad3      	subs	r3, r2, r3
 800233e:	68fa      	ldr	r2, [r7, #12]
 8002340:	429a      	cmp	r2, r3
 8002342:	d8f7      	bhi.n	8002334 <HAL_Delay+0x28>
  {
  }
}
 8002344:	bf00      	nop
 8002346:	bf00      	nop
 8002348:	3710      	adds	r7, #16
 800234a:	46bd      	mov	sp, r7
 800234c:	bd80      	pop	{r7, pc}
 800234e:	bf00      	nop
 8002350:	2000000c 	.word	0x2000000c

08002354 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002354:	b480      	push	{r7}
 8002356:	b085      	sub	sp, #20
 8002358:	af00      	add	r7, sp, #0
 800235a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	f003 0307 	and.w	r3, r3, #7
 8002362:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002364:	4b0c      	ldr	r3, [pc, #48]	@ (8002398 <__NVIC_SetPriorityGrouping+0x44>)
 8002366:	68db      	ldr	r3, [r3, #12]
 8002368:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800236a:	68ba      	ldr	r2, [r7, #8]
 800236c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002370:	4013      	ands	r3, r2
 8002372:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002378:	68bb      	ldr	r3, [r7, #8]
 800237a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800237c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002380:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002384:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002386:	4a04      	ldr	r2, [pc, #16]	@ (8002398 <__NVIC_SetPriorityGrouping+0x44>)
 8002388:	68bb      	ldr	r3, [r7, #8]
 800238a:	60d3      	str	r3, [r2, #12]
}
 800238c:	bf00      	nop
 800238e:	3714      	adds	r7, #20
 8002390:	46bd      	mov	sp, r7
 8002392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002396:	4770      	bx	lr
 8002398:	e000ed00 	.word	0xe000ed00

0800239c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800239c:	b480      	push	{r7}
 800239e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80023a0:	4b04      	ldr	r3, [pc, #16]	@ (80023b4 <__NVIC_GetPriorityGrouping+0x18>)
 80023a2:	68db      	ldr	r3, [r3, #12]
 80023a4:	0a1b      	lsrs	r3, r3, #8
 80023a6:	f003 0307 	and.w	r3, r3, #7
}
 80023aa:	4618      	mov	r0, r3
 80023ac:	46bd      	mov	sp, r7
 80023ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b2:	4770      	bx	lr
 80023b4:	e000ed00 	.word	0xe000ed00

080023b8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80023b8:	b480      	push	{r7}
 80023ba:	b083      	sub	sp, #12
 80023bc:	af00      	add	r7, sp, #0
 80023be:	4603      	mov	r3, r0
 80023c0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80023c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	db0b      	blt.n	80023e2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80023ca:	79fb      	ldrb	r3, [r7, #7]
 80023cc:	f003 021f 	and.w	r2, r3, #31
 80023d0:	4907      	ldr	r1, [pc, #28]	@ (80023f0 <__NVIC_EnableIRQ+0x38>)
 80023d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023d6:	095b      	lsrs	r3, r3, #5
 80023d8:	2001      	movs	r0, #1
 80023da:	fa00 f202 	lsl.w	r2, r0, r2
 80023de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80023e2:	bf00      	nop
 80023e4:	370c      	adds	r7, #12
 80023e6:	46bd      	mov	sp, r7
 80023e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ec:	4770      	bx	lr
 80023ee:	bf00      	nop
 80023f0:	e000e100 	.word	0xe000e100

080023f4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80023f4:	b480      	push	{r7}
 80023f6:	b083      	sub	sp, #12
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	4603      	mov	r3, r0
 80023fc:	6039      	str	r1, [r7, #0]
 80023fe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002400:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002404:	2b00      	cmp	r3, #0
 8002406:	db0a      	blt.n	800241e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002408:	683b      	ldr	r3, [r7, #0]
 800240a:	b2da      	uxtb	r2, r3
 800240c:	490c      	ldr	r1, [pc, #48]	@ (8002440 <__NVIC_SetPriority+0x4c>)
 800240e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002412:	0112      	lsls	r2, r2, #4
 8002414:	b2d2      	uxtb	r2, r2
 8002416:	440b      	add	r3, r1
 8002418:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800241c:	e00a      	b.n	8002434 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800241e:	683b      	ldr	r3, [r7, #0]
 8002420:	b2da      	uxtb	r2, r3
 8002422:	4908      	ldr	r1, [pc, #32]	@ (8002444 <__NVIC_SetPriority+0x50>)
 8002424:	79fb      	ldrb	r3, [r7, #7]
 8002426:	f003 030f 	and.w	r3, r3, #15
 800242a:	3b04      	subs	r3, #4
 800242c:	0112      	lsls	r2, r2, #4
 800242e:	b2d2      	uxtb	r2, r2
 8002430:	440b      	add	r3, r1
 8002432:	761a      	strb	r2, [r3, #24]
}
 8002434:	bf00      	nop
 8002436:	370c      	adds	r7, #12
 8002438:	46bd      	mov	sp, r7
 800243a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800243e:	4770      	bx	lr
 8002440:	e000e100 	.word	0xe000e100
 8002444:	e000ed00 	.word	0xe000ed00

08002448 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002448:	b480      	push	{r7}
 800244a:	b089      	sub	sp, #36	@ 0x24
 800244c:	af00      	add	r7, sp, #0
 800244e:	60f8      	str	r0, [r7, #12]
 8002450:	60b9      	str	r1, [r7, #8]
 8002452:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	f003 0307 	and.w	r3, r3, #7
 800245a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800245c:	69fb      	ldr	r3, [r7, #28]
 800245e:	f1c3 0307 	rsb	r3, r3, #7
 8002462:	2b04      	cmp	r3, #4
 8002464:	bf28      	it	cs
 8002466:	2304      	movcs	r3, #4
 8002468:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800246a:	69fb      	ldr	r3, [r7, #28]
 800246c:	3304      	adds	r3, #4
 800246e:	2b06      	cmp	r3, #6
 8002470:	d902      	bls.n	8002478 <NVIC_EncodePriority+0x30>
 8002472:	69fb      	ldr	r3, [r7, #28]
 8002474:	3b03      	subs	r3, #3
 8002476:	e000      	b.n	800247a <NVIC_EncodePriority+0x32>
 8002478:	2300      	movs	r3, #0
 800247a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800247c:	f04f 32ff 	mov.w	r2, #4294967295
 8002480:	69bb      	ldr	r3, [r7, #24]
 8002482:	fa02 f303 	lsl.w	r3, r2, r3
 8002486:	43da      	mvns	r2, r3
 8002488:	68bb      	ldr	r3, [r7, #8]
 800248a:	401a      	ands	r2, r3
 800248c:	697b      	ldr	r3, [r7, #20]
 800248e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002490:	f04f 31ff 	mov.w	r1, #4294967295
 8002494:	697b      	ldr	r3, [r7, #20]
 8002496:	fa01 f303 	lsl.w	r3, r1, r3
 800249a:	43d9      	mvns	r1, r3
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80024a0:	4313      	orrs	r3, r2
         );
}
 80024a2:	4618      	mov	r0, r3
 80024a4:	3724      	adds	r7, #36	@ 0x24
 80024a6:	46bd      	mov	sp, r7
 80024a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ac:	4770      	bx	lr
	...

080024b0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80024b0:	b580      	push	{r7, lr}
 80024b2:	b082      	sub	sp, #8
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	3b01      	subs	r3, #1
 80024bc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80024c0:	d301      	bcc.n	80024c6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80024c2:	2301      	movs	r3, #1
 80024c4:	e00f      	b.n	80024e6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80024c6:	4a0a      	ldr	r2, [pc, #40]	@ (80024f0 <SysTick_Config+0x40>)
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	3b01      	subs	r3, #1
 80024cc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80024ce:	210f      	movs	r1, #15
 80024d0:	f04f 30ff 	mov.w	r0, #4294967295
 80024d4:	f7ff ff8e 	bl	80023f4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80024d8:	4b05      	ldr	r3, [pc, #20]	@ (80024f0 <SysTick_Config+0x40>)
 80024da:	2200      	movs	r2, #0
 80024dc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80024de:	4b04      	ldr	r3, [pc, #16]	@ (80024f0 <SysTick_Config+0x40>)
 80024e0:	2207      	movs	r2, #7
 80024e2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80024e4:	2300      	movs	r3, #0
}
 80024e6:	4618      	mov	r0, r3
 80024e8:	3708      	adds	r7, #8
 80024ea:	46bd      	mov	sp, r7
 80024ec:	bd80      	pop	{r7, pc}
 80024ee:	bf00      	nop
 80024f0:	e000e010 	.word	0xe000e010

080024f4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80024f4:	b580      	push	{r7, lr}
 80024f6:	b082      	sub	sp, #8
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80024fc:	6878      	ldr	r0, [r7, #4]
 80024fe:	f7ff ff29 	bl	8002354 <__NVIC_SetPriorityGrouping>
}
 8002502:	bf00      	nop
 8002504:	3708      	adds	r7, #8
 8002506:	46bd      	mov	sp, r7
 8002508:	bd80      	pop	{r7, pc}

0800250a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800250a:	b580      	push	{r7, lr}
 800250c:	b086      	sub	sp, #24
 800250e:	af00      	add	r7, sp, #0
 8002510:	4603      	mov	r3, r0
 8002512:	60b9      	str	r1, [r7, #8]
 8002514:	607a      	str	r2, [r7, #4]
 8002516:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002518:	2300      	movs	r3, #0
 800251a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800251c:	f7ff ff3e 	bl	800239c <__NVIC_GetPriorityGrouping>
 8002520:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002522:	687a      	ldr	r2, [r7, #4]
 8002524:	68b9      	ldr	r1, [r7, #8]
 8002526:	6978      	ldr	r0, [r7, #20]
 8002528:	f7ff ff8e 	bl	8002448 <NVIC_EncodePriority>
 800252c:	4602      	mov	r2, r0
 800252e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002532:	4611      	mov	r1, r2
 8002534:	4618      	mov	r0, r3
 8002536:	f7ff ff5d 	bl	80023f4 <__NVIC_SetPriority>
}
 800253a:	bf00      	nop
 800253c:	3718      	adds	r7, #24
 800253e:	46bd      	mov	sp, r7
 8002540:	bd80      	pop	{r7, pc}

08002542 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002542:	b580      	push	{r7, lr}
 8002544:	b082      	sub	sp, #8
 8002546:	af00      	add	r7, sp, #0
 8002548:	4603      	mov	r3, r0
 800254a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800254c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002550:	4618      	mov	r0, r3
 8002552:	f7ff ff31 	bl	80023b8 <__NVIC_EnableIRQ>
}
 8002556:	bf00      	nop
 8002558:	3708      	adds	r7, #8
 800255a:	46bd      	mov	sp, r7
 800255c:	bd80      	pop	{r7, pc}

0800255e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800255e:	b580      	push	{r7, lr}
 8002560:	b082      	sub	sp, #8
 8002562:	af00      	add	r7, sp, #0
 8002564:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002566:	6878      	ldr	r0, [r7, #4]
 8002568:	f7ff ffa2 	bl	80024b0 <SysTick_Config>
 800256c:	4603      	mov	r3, r0
}
 800256e:	4618      	mov	r0, r3
 8002570:	3708      	adds	r7, #8
 8002572:	46bd      	mov	sp, r7
 8002574:	bd80      	pop	{r7, pc}

08002576 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002576:	b580      	push	{r7, lr}
 8002578:	b084      	sub	sp, #16
 800257a:	af00      	add	r7, sp, #0
 800257c:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002582:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002584:	f7ff feb6 	bl	80022f4 <HAL_GetTick>
 8002588:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002590:	b2db      	uxtb	r3, r3
 8002592:	2b02      	cmp	r3, #2
 8002594:	d008      	beq.n	80025a8 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	2280      	movs	r2, #128	@ 0x80
 800259a:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	2200      	movs	r2, #0
 80025a0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80025a4:	2301      	movs	r3, #1
 80025a6:	e052      	b.n	800264e <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	681a      	ldr	r2, [r3, #0]
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	f022 0216 	bic.w	r2, r2, #22
 80025b6:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	695a      	ldr	r2, [r3, #20]
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80025c6:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d103      	bne.n	80025d8 <HAL_DMA_Abort+0x62>
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d007      	beq.n	80025e8 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	681a      	ldr	r2, [r3, #0]
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	f022 0208 	bic.w	r2, r2, #8
 80025e6:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	681a      	ldr	r2, [r3, #0]
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	f022 0201 	bic.w	r2, r2, #1
 80025f6:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80025f8:	e013      	b.n	8002622 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80025fa:	f7ff fe7b 	bl	80022f4 <HAL_GetTick>
 80025fe:	4602      	mov	r2, r0
 8002600:	68bb      	ldr	r3, [r7, #8]
 8002602:	1ad3      	subs	r3, r2, r3
 8002604:	2b05      	cmp	r3, #5
 8002606:	d90c      	bls.n	8002622 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	2220      	movs	r2, #32
 800260c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	2203      	movs	r2, #3
 8002612:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	2200      	movs	r2, #0
 800261a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 800261e:	2303      	movs	r3, #3
 8002620:	e015      	b.n	800264e <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	f003 0301 	and.w	r3, r3, #1
 800262c:	2b00      	cmp	r3, #0
 800262e:	d1e4      	bne.n	80025fa <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002634:	223f      	movs	r2, #63	@ 0x3f
 8002636:	409a      	lsls	r2, r3
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	2201      	movs	r2, #1
 8002640:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	2200      	movs	r2, #0
 8002648:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 800264c:	2300      	movs	r3, #0
}
 800264e:	4618      	mov	r0, r3
 8002650:	3710      	adds	r7, #16
 8002652:	46bd      	mov	sp, r7
 8002654:	bd80      	pop	{r7, pc}

08002656 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002656:	b480      	push	{r7}
 8002658:	b083      	sub	sp, #12
 800265a:	af00      	add	r7, sp, #0
 800265c:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002664:	b2db      	uxtb	r3, r3
 8002666:	2b02      	cmp	r3, #2
 8002668:	d004      	beq.n	8002674 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	2280      	movs	r2, #128	@ 0x80
 800266e:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002670:	2301      	movs	r3, #1
 8002672:	e00c      	b.n	800268e <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	2205      	movs	r2, #5
 8002678:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	681a      	ldr	r2, [r3, #0]
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	f022 0201 	bic.w	r2, r2, #1
 800268a:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800268c:	2300      	movs	r3, #0
}
 800268e:	4618      	mov	r0, r3
 8002690:	370c      	adds	r7, #12
 8002692:	46bd      	mov	sp, r7
 8002694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002698:	4770      	bx	lr
	...

0800269c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800269c:	b480      	push	{r7}
 800269e:	b089      	sub	sp, #36	@ 0x24
 80026a0:	af00      	add	r7, sp, #0
 80026a2:	6078      	str	r0, [r7, #4]
 80026a4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80026a6:	2300      	movs	r3, #0
 80026a8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80026aa:	2300      	movs	r3, #0
 80026ac:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80026ae:	2300      	movs	r3, #0
 80026b0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80026b2:	2300      	movs	r3, #0
 80026b4:	61fb      	str	r3, [r7, #28]
 80026b6:	e159      	b.n	800296c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80026b8:	2201      	movs	r2, #1
 80026ba:	69fb      	ldr	r3, [r7, #28]
 80026bc:	fa02 f303 	lsl.w	r3, r2, r3
 80026c0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80026c2:	683b      	ldr	r3, [r7, #0]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	697a      	ldr	r2, [r7, #20]
 80026c8:	4013      	ands	r3, r2
 80026ca:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80026cc:	693a      	ldr	r2, [r7, #16]
 80026ce:	697b      	ldr	r3, [r7, #20]
 80026d0:	429a      	cmp	r2, r3
 80026d2:	f040 8148 	bne.w	8002966 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80026d6:	683b      	ldr	r3, [r7, #0]
 80026d8:	685b      	ldr	r3, [r3, #4]
 80026da:	f003 0303 	and.w	r3, r3, #3
 80026de:	2b01      	cmp	r3, #1
 80026e0:	d005      	beq.n	80026ee <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80026e2:	683b      	ldr	r3, [r7, #0]
 80026e4:	685b      	ldr	r3, [r3, #4]
 80026e6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80026ea:	2b02      	cmp	r3, #2
 80026ec:	d130      	bne.n	8002750 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	689b      	ldr	r3, [r3, #8]
 80026f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80026f4:	69fb      	ldr	r3, [r7, #28]
 80026f6:	005b      	lsls	r3, r3, #1
 80026f8:	2203      	movs	r2, #3
 80026fa:	fa02 f303 	lsl.w	r3, r2, r3
 80026fe:	43db      	mvns	r3, r3
 8002700:	69ba      	ldr	r2, [r7, #24]
 8002702:	4013      	ands	r3, r2
 8002704:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002706:	683b      	ldr	r3, [r7, #0]
 8002708:	68da      	ldr	r2, [r3, #12]
 800270a:	69fb      	ldr	r3, [r7, #28]
 800270c:	005b      	lsls	r3, r3, #1
 800270e:	fa02 f303 	lsl.w	r3, r2, r3
 8002712:	69ba      	ldr	r2, [r7, #24]
 8002714:	4313      	orrs	r3, r2
 8002716:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	69ba      	ldr	r2, [r7, #24]
 800271c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	685b      	ldr	r3, [r3, #4]
 8002722:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002724:	2201      	movs	r2, #1
 8002726:	69fb      	ldr	r3, [r7, #28]
 8002728:	fa02 f303 	lsl.w	r3, r2, r3
 800272c:	43db      	mvns	r3, r3
 800272e:	69ba      	ldr	r2, [r7, #24]
 8002730:	4013      	ands	r3, r2
 8002732:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002734:	683b      	ldr	r3, [r7, #0]
 8002736:	685b      	ldr	r3, [r3, #4]
 8002738:	091b      	lsrs	r3, r3, #4
 800273a:	f003 0201 	and.w	r2, r3, #1
 800273e:	69fb      	ldr	r3, [r7, #28]
 8002740:	fa02 f303 	lsl.w	r3, r2, r3
 8002744:	69ba      	ldr	r2, [r7, #24]
 8002746:	4313      	orrs	r3, r2
 8002748:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	69ba      	ldr	r2, [r7, #24]
 800274e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002750:	683b      	ldr	r3, [r7, #0]
 8002752:	685b      	ldr	r3, [r3, #4]
 8002754:	f003 0303 	and.w	r3, r3, #3
 8002758:	2b03      	cmp	r3, #3
 800275a:	d017      	beq.n	800278c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	68db      	ldr	r3, [r3, #12]
 8002760:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002762:	69fb      	ldr	r3, [r7, #28]
 8002764:	005b      	lsls	r3, r3, #1
 8002766:	2203      	movs	r2, #3
 8002768:	fa02 f303 	lsl.w	r3, r2, r3
 800276c:	43db      	mvns	r3, r3
 800276e:	69ba      	ldr	r2, [r7, #24]
 8002770:	4013      	ands	r3, r2
 8002772:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002774:	683b      	ldr	r3, [r7, #0]
 8002776:	689a      	ldr	r2, [r3, #8]
 8002778:	69fb      	ldr	r3, [r7, #28]
 800277a:	005b      	lsls	r3, r3, #1
 800277c:	fa02 f303 	lsl.w	r3, r2, r3
 8002780:	69ba      	ldr	r2, [r7, #24]
 8002782:	4313      	orrs	r3, r2
 8002784:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	69ba      	ldr	r2, [r7, #24]
 800278a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800278c:	683b      	ldr	r3, [r7, #0]
 800278e:	685b      	ldr	r3, [r3, #4]
 8002790:	f003 0303 	and.w	r3, r3, #3
 8002794:	2b02      	cmp	r3, #2
 8002796:	d123      	bne.n	80027e0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002798:	69fb      	ldr	r3, [r7, #28]
 800279a:	08da      	lsrs	r2, r3, #3
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	3208      	adds	r2, #8
 80027a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80027a4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80027a6:	69fb      	ldr	r3, [r7, #28]
 80027a8:	f003 0307 	and.w	r3, r3, #7
 80027ac:	009b      	lsls	r3, r3, #2
 80027ae:	220f      	movs	r2, #15
 80027b0:	fa02 f303 	lsl.w	r3, r2, r3
 80027b4:	43db      	mvns	r3, r3
 80027b6:	69ba      	ldr	r2, [r7, #24]
 80027b8:	4013      	ands	r3, r2
 80027ba:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80027bc:	683b      	ldr	r3, [r7, #0]
 80027be:	691a      	ldr	r2, [r3, #16]
 80027c0:	69fb      	ldr	r3, [r7, #28]
 80027c2:	f003 0307 	and.w	r3, r3, #7
 80027c6:	009b      	lsls	r3, r3, #2
 80027c8:	fa02 f303 	lsl.w	r3, r2, r3
 80027cc:	69ba      	ldr	r2, [r7, #24]
 80027ce:	4313      	orrs	r3, r2
 80027d0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80027d2:	69fb      	ldr	r3, [r7, #28]
 80027d4:	08da      	lsrs	r2, r3, #3
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	3208      	adds	r2, #8
 80027da:	69b9      	ldr	r1, [r7, #24]
 80027dc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80027e6:	69fb      	ldr	r3, [r7, #28]
 80027e8:	005b      	lsls	r3, r3, #1
 80027ea:	2203      	movs	r2, #3
 80027ec:	fa02 f303 	lsl.w	r3, r2, r3
 80027f0:	43db      	mvns	r3, r3
 80027f2:	69ba      	ldr	r2, [r7, #24]
 80027f4:	4013      	ands	r3, r2
 80027f6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80027f8:	683b      	ldr	r3, [r7, #0]
 80027fa:	685b      	ldr	r3, [r3, #4]
 80027fc:	f003 0203 	and.w	r2, r3, #3
 8002800:	69fb      	ldr	r3, [r7, #28]
 8002802:	005b      	lsls	r3, r3, #1
 8002804:	fa02 f303 	lsl.w	r3, r2, r3
 8002808:	69ba      	ldr	r2, [r7, #24]
 800280a:	4313      	orrs	r3, r2
 800280c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	69ba      	ldr	r2, [r7, #24]
 8002812:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002814:	683b      	ldr	r3, [r7, #0]
 8002816:	685b      	ldr	r3, [r3, #4]
 8002818:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800281c:	2b00      	cmp	r3, #0
 800281e:	f000 80a2 	beq.w	8002966 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002822:	2300      	movs	r3, #0
 8002824:	60fb      	str	r3, [r7, #12]
 8002826:	4b57      	ldr	r3, [pc, #348]	@ (8002984 <HAL_GPIO_Init+0x2e8>)
 8002828:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800282a:	4a56      	ldr	r2, [pc, #344]	@ (8002984 <HAL_GPIO_Init+0x2e8>)
 800282c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002830:	6453      	str	r3, [r2, #68]	@ 0x44
 8002832:	4b54      	ldr	r3, [pc, #336]	@ (8002984 <HAL_GPIO_Init+0x2e8>)
 8002834:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002836:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800283a:	60fb      	str	r3, [r7, #12]
 800283c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800283e:	4a52      	ldr	r2, [pc, #328]	@ (8002988 <HAL_GPIO_Init+0x2ec>)
 8002840:	69fb      	ldr	r3, [r7, #28]
 8002842:	089b      	lsrs	r3, r3, #2
 8002844:	3302      	adds	r3, #2
 8002846:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800284a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800284c:	69fb      	ldr	r3, [r7, #28]
 800284e:	f003 0303 	and.w	r3, r3, #3
 8002852:	009b      	lsls	r3, r3, #2
 8002854:	220f      	movs	r2, #15
 8002856:	fa02 f303 	lsl.w	r3, r2, r3
 800285a:	43db      	mvns	r3, r3
 800285c:	69ba      	ldr	r2, [r7, #24]
 800285e:	4013      	ands	r3, r2
 8002860:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	4a49      	ldr	r2, [pc, #292]	@ (800298c <HAL_GPIO_Init+0x2f0>)
 8002866:	4293      	cmp	r3, r2
 8002868:	d019      	beq.n	800289e <HAL_GPIO_Init+0x202>
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	4a48      	ldr	r2, [pc, #288]	@ (8002990 <HAL_GPIO_Init+0x2f4>)
 800286e:	4293      	cmp	r3, r2
 8002870:	d013      	beq.n	800289a <HAL_GPIO_Init+0x1fe>
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	4a47      	ldr	r2, [pc, #284]	@ (8002994 <HAL_GPIO_Init+0x2f8>)
 8002876:	4293      	cmp	r3, r2
 8002878:	d00d      	beq.n	8002896 <HAL_GPIO_Init+0x1fa>
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	4a46      	ldr	r2, [pc, #280]	@ (8002998 <HAL_GPIO_Init+0x2fc>)
 800287e:	4293      	cmp	r3, r2
 8002880:	d007      	beq.n	8002892 <HAL_GPIO_Init+0x1f6>
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	4a45      	ldr	r2, [pc, #276]	@ (800299c <HAL_GPIO_Init+0x300>)
 8002886:	4293      	cmp	r3, r2
 8002888:	d101      	bne.n	800288e <HAL_GPIO_Init+0x1f2>
 800288a:	2304      	movs	r3, #4
 800288c:	e008      	b.n	80028a0 <HAL_GPIO_Init+0x204>
 800288e:	2307      	movs	r3, #7
 8002890:	e006      	b.n	80028a0 <HAL_GPIO_Init+0x204>
 8002892:	2303      	movs	r3, #3
 8002894:	e004      	b.n	80028a0 <HAL_GPIO_Init+0x204>
 8002896:	2302      	movs	r3, #2
 8002898:	e002      	b.n	80028a0 <HAL_GPIO_Init+0x204>
 800289a:	2301      	movs	r3, #1
 800289c:	e000      	b.n	80028a0 <HAL_GPIO_Init+0x204>
 800289e:	2300      	movs	r3, #0
 80028a0:	69fa      	ldr	r2, [r7, #28]
 80028a2:	f002 0203 	and.w	r2, r2, #3
 80028a6:	0092      	lsls	r2, r2, #2
 80028a8:	4093      	lsls	r3, r2
 80028aa:	69ba      	ldr	r2, [r7, #24]
 80028ac:	4313      	orrs	r3, r2
 80028ae:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80028b0:	4935      	ldr	r1, [pc, #212]	@ (8002988 <HAL_GPIO_Init+0x2ec>)
 80028b2:	69fb      	ldr	r3, [r7, #28]
 80028b4:	089b      	lsrs	r3, r3, #2
 80028b6:	3302      	adds	r3, #2
 80028b8:	69ba      	ldr	r2, [r7, #24]
 80028ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80028be:	4b38      	ldr	r3, [pc, #224]	@ (80029a0 <HAL_GPIO_Init+0x304>)
 80028c0:	689b      	ldr	r3, [r3, #8]
 80028c2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80028c4:	693b      	ldr	r3, [r7, #16]
 80028c6:	43db      	mvns	r3, r3
 80028c8:	69ba      	ldr	r2, [r7, #24]
 80028ca:	4013      	ands	r3, r2
 80028cc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80028ce:	683b      	ldr	r3, [r7, #0]
 80028d0:	685b      	ldr	r3, [r3, #4]
 80028d2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d003      	beq.n	80028e2 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80028da:	69ba      	ldr	r2, [r7, #24]
 80028dc:	693b      	ldr	r3, [r7, #16]
 80028de:	4313      	orrs	r3, r2
 80028e0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80028e2:	4a2f      	ldr	r2, [pc, #188]	@ (80029a0 <HAL_GPIO_Init+0x304>)
 80028e4:	69bb      	ldr	r3, [r7, #24]
 80028e6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80028e8:	4b2d      	ldr	r3, [pc, #180]	@ (80029a0 <HAL_GPIO_Init+0x304>)
 80028ea:	68db      	ldr	r3, [r3, #12]
 80028ec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80028ee:	693b      	ldr	r3, [r7, #16]
 80028f0:	43db      	mvns	r3, r3
 80028f2:	69ba      	ldr	r2, [r7, #24]
 80028f4:	4013      	ands	r3, r2
 80028f6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80028f8:	683b      	ldr	r3, [r7, #0]
 80028fa:	685b      	ldr	r3, [r3, #4]
 80028fc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002900:	2b00      	cmp	r3, #0
 8002902:	d003      	beq.n	800290c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002904:	69ba      	ldr	r2, [r7, #24]
 8002906:	693b      	ldr	r3, [r7, #16]
 8002908:	4313      	orrs	r3, r2
 800290a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800290c:	4a24      	ldr	r2, [pc, #144]	@ (80029a0 <HAL_GPIO_Init+0x304>)
 800290e:	69bb      	ldr	r3, [r7, #24]
 8002910:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002912:	4b23      	ldr	r3, [pc, #140]	@ (80029a0 <HAL_GPIO_Init+0x304>)
 8002914:	685b      	ldr	r3, [r3, #4]
 8002916:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002918:	693b      	ldr	r3, [r7, #16]
 800291a:	43db      	mvns	r3, r3
 800291c:	69ba      	ldr	r2, [r7, #24]
 800291e:	4013      	ands	r3, r2
 8002920:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002922:	683b      	ldr	r3, [r7, #0]
 8002924:	685b      	ldr	r3, [r3, #4]
 8002926:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800292a:	2b00      	cmp	r3, #0
 800292c:	d003      	beq.n	8002936 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800292e:	69ba      	ldr	r2, [r7, #24]
 8002930:	693b      	ldr	r3, [r7, #16]
 8002932:	4313      	orrs	r3, r2
 8002934:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002936:	4a1a      	ldr	r2, [pc, #104]	@ (80029a0 <HAL_GPIO_Init+0x304>)
 8002938:	69bb      	ldr	r3, [r7, #24]
 800293a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800293c:	4b18      	ldr	r3, [pc, #96]	@ (80029a0 <HAL_GPIO_Init+0x304>)
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002942:	693b      	ldr	r3, [r7, #16]
 8002944:	43db      	mvns	r3, r3
 8002946:	69ba      	ldr	r2, [r7, #24]
 8002948:	4013      	ands	r3, r2
 800294a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800294c:	683b      	ldr	r3, [r7, #0]
 800294e:	685b      	ldr	r3, [r3, #4]
 8002950:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002954:	2b00      	cmp	r3, #0
 8002956:	d003      	beq.n	8002960 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002958:	69ba      	ldr	r2, [r7, #24]
 800295a:	693b      	ldr	r3, [r7, #16]
 800295c:	4313      	orrs	r3, r2
 800295e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002960:	4a0f      	ldr	r2, [pc, #60]	@ (80029a0 <HAL_GPIO_Init+0x304>)
 8002962:	69bb      	ldr	r3, [r7, #24]
 8002964:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002966:	69fb      	ldr	r3, [r7, #28]
 8002968:	3301      	adds	r3, #1
 800296a:	61fb      	str	r3, [r7, #28]
 800296c:	69fb      	ldr	r3, [r7, #28]
 800296e:	2b0f      	cmp	r3, #15
 8002970:	f67f aea2 	bls.w	80026b8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002974:	bf00      	nop
 8002976:	bf00      	nop
 8002978:	3724      	adds	r7, #36	@ 0x24
 800297a:	46bd      	mov	sp, r7
 800297c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002980:	4770      	bx	lr
 8002982:	bf00      	nop
 8002984:	40023800 	.word	0x40023800
 8002988:	40013800 	.word	0x40013800
 800298c:	40020000 	.word	0x40020000
 8002990:	40020400 	.word	0x40020400
 8002994:	40020800 	.word	0x40020800
 8002998:	40020c00 	.word	0x40020c00
 800299c:	40021000 	.word	0x40021000
 80029a0:	40013c00 	.word	0x40013c00

080029a4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80029a4:	b480      	push	{r7}
 80029a6:	b083      	sub	sp, #12
 80029a8:	af00      	add	r7, sp, #0
 80029aa:	6078      	str	r0, [r7, #4]
 80029ac:	460b      	mov	r3, r1
 80029ae:	807b      	strh	r3, [r7, #2]
 80029b0:	4613      	mov	r3, r2
 80029b2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80029b4:	787b      	ldrb	r3, [r7, #1]
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d003      	beq.n	80029c2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80029ba:	887a      	ldrh	r2, [r7, #2]
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80029c0:	e003      	b.n	80029ca <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80029c2:	887b      	ldrh	r3, [r7, #2]
 80029c4:	041a      	lsls	r2, r3, #16
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	619a      	str	r2, [r3, #24]
}
 80029ca:	bf00      	nop
 80029cc:	370c      	adds	r7, #12
 80029ce:	46bd      	mov	sp, r7
 80029d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d4:	4770      	bx	lr

080029d6 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80029d6:	b480      	push	{r7}
 80029d8:	b085      	sub	sp, #20
 80029da:	af00      	add	r7, sp, #0
 80029dc:	6078      	str	r0, [r7, #4]
 80029de:	460b      	mov	r3, r1
 80029e0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	695b      	ldr	r3, [r3, #20]
 80029e6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80029e8:	887a      	ldrh	r2, [r7, #2]
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	4013      	ands	r3, r2
 80029ee:	041a      	lsls	r2, r3, #16
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	43d9      	mvns	r1, r3
 80029f4:	887b      	ldrh	r3, [r7, #2]
 80029f6:	400b      	ands	r3, r1
 80029f8:	431a      	orrs	r2, r3
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	619a      	str	r2, [r3, #24]
}
 80029fe:	bf00      	nop
 8002a00:	3714      	adds	r7, #20
 8002a02:	46bd      	mov	sp, r7
 8002a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a08:	4770      	bx	lr
	...

08002a0c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002a0c:	b580      	push	{r7, lr}
 8002a0e:	b086      	sub	sp, #24
 8002a10:	af00      	add	r7, sp, #0
 8002a12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d101      	bne.n	8002a1e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002a1a:	2301      	movs	r3, #1
 8002a1c:	e267      	b.n	8002eee <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	f003 0301 	and.w	r3, r3, #1
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d075      	beq.n	8002b16 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002a2a:	4b88      	ldr	r3, [pc, #544]	@ (8002c4c <HAL_RCC_OscConfig+0x240>)
 8002a2c:	689b      	ldr	r3, [r3, #8]
 8002a2e:	f003 030c 	and.w	r3, r3, #12
 8002a32:	2b04      	cmp	r3, #4
 8002a34:	d00c      	beq.n	8002a50 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002a36:	4b85      	ldr	r3, [pc, #532]	@ (8002c4c <HAL_RCC_OscConfig+0x240>)
 8002a38:	689b      	ldr	r3, [r3, #8]
 8002a3a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002a3e:	2b08      	cmp	r3, #8
 8002a40:	d112      	bne.n	8002a68 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002a42:	4b82      	ldr	r3, [pc, #520]	@ (8002c4c <HAL_RCC_OscConfig+0x240>)
 8002a44:	685b      	ldr	r3, [r3, #4]
 8002a46:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002a4a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002a4e:	d10b      	bne.n	8002a68 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a50:	4b7e      	ldr	r3, [pc, #504]	@ (8002c4c <HAL_RCC_OscConfig+0x240>)
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d05b      	beq.n	8002b14 <HAL_RCC_OscConfig+0x108>
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	685b      	ldr	r3, [r3, #4]
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d157      	bne.n	8002b14 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002a64:	2301      	movs	r3, #1
 8002a66:	e242      	b.n	8002eee <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	685b      	ldr	r3, [r3, #4]
 8002a6c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002a70:	d106      	bne.n	8002a80 <HAL_RCC_OscConfig+0x74>
 8002a72:	4b76      	ldr	r3, [pc, #472]	@ (8002c4c <HAL_RCC_OscConfig+0x240>)
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	4a75      	ldr	r2, [pc, #468]	@ (8002c4c <HAL_RCC_OscConfig+0x240>)
 8002a78:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a7c:	6013      	str	r3, [r2, #0]
 8002a7e:	e01d      	b.n	8002abc <HAL_RCC_OscConfig+0xb0>
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	685b      	ldr	r3, [r3, #4]
 8002a84:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002a88:	d10c      	bne.n	8002aa4 <HAL_RCC_OscConfig+0x98>
 8002a8a:	4b70      	ldr	r3, [pc, #448]	@ (8002c4c <HAL_RCC_OscConfig+0x240>)
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	4a6f      	ldr	r2, [pc, #444]	@ (8002c4c <HAL_RCC_OscConfig+0x240>)
 8002a90:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002a94:	6013      	str	r3, [r2, #0]
 8002a96:	4b6d      	ldr	r3, [pc, #436]	@ (8002c4c <HAL_RCC_OscConfig+0x240>)
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	4a6c      	ldr	r2, [pc, #432]	@ (8002c4c <HAL_RCC_OscConfig+0x240>)
 8002a9c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002aa0:	6013      	str	r3, [r2, #0]
 8002aa2:	e00b      	b.n	8002abc <HAL_RCC_OscConfig+0xb0>
 8002aa4:	4b69      	ldr	r3, [pc, #420]	@ (8002c4c <HAL_RCC_OscConfig+0x240>)
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	4a68      	ldr	r2, [pc, #416]	@ (8002c4c <HAL_RCC_OscConfig+0x240>)
 8002aaa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002aae:	6013      	str	r3, [r2, #0]
 8002ab0:	4b66      	ldr	r3, [pc, #408]	@ (8002c4c <HAL_RCC_OscConfig+0x240>)
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	4a65      	ldr	r2, [pc, #404]	@ (8002c4c <HAL_RCC_OscConfig+0x240>)
 8002ab6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002aba:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	685b      	ldr	r3, [r3, #4]
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d013      	beq.n	8002aec <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ac4:	f7ff fc16 	bl	80022f4 <HAL_GetTick>
 8002ac8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002aca:	e008      	b.n	8002ade <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002acc:	f7ff fc12 	bl	80022f4 <HAL_GetTick>
 8002ad0:	4602      	mov	r2, r0
 8002ad2:	693b      	ldr	r3, [r7, #16]
 8002ad4:	1ad3      	subs	r3, r2, r3
 8002ad6:	2b64      	cmp	r3, #100	@ 0x64
 8002ad8:	d901      	bls.n	8002ade <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002ada:	2303      	movs	r3, #3
 8002adc:	e207      	b.n	8002eee <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ade:	4b5b      	ldr	r3, [pc, #364]	@ (8002c4c <HAL_RCC_OscConfig+0x240>)
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d0f0      	beq.n	8002acc <HAL_RCC_OscConfig+0xc0>
 8002aea:	e014      	b.n	8002b16 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002aec:	f7ff fc02 	bl	80022f4 <HAL_GetTick>
 8002af0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002af2:	e008      	b.n	8002b06 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002af4:	f7ff fbfe 	bl	80022f4 <HAL_GetTick>
 8002af8:	4602      	mov	r2, r0
 8002afa:	693b      	ldr	r3, [r7, #16]
 8002afc:	1ad3      	subs	r3, r2, r3
 8002afe:	2b64      	cmp	r3, #100	@ 0x64
 8002b00:	d901      	bls.n	8002b06 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002b02:	2303      	movs	r3, #3
 8002b04:	e1f3      	b.n	8002eee <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002b06:	4b51      	ldr	r3, [pc, #324]	@ (8002c4c <HAL_RCC_OscConfig+0x240>)
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d1f0      	bne.n	8002af4 <HAL_RCC_OscConfig+0xe8>
 8002b12:	e000      	b.n	8002b16 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b14:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	f003 0302 	and.w	r3, r3, #2
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d063      	beq.n	8002bea <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002b22:	4b4a      	ldr	r3, [pc, #296]	@ (8002c4c <HAL_RCC_OscConfig+0x240>)
 8002b24:	689b      	ldr	r3, [r3, #8]
 8002b26:	f003 030c 	and.w	r3, r3, #12
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d00b      	beq.n	8002b46 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002b2e:	4b47      	ldr	r3, [pc, #284]	@ (8002c4c <HAL_RCC_OscConfig+0x240>)
 8002b30:	689b      	ldr	r3, [r3, #8]
 8002b32:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002b36:	2b08      	cmp	r3, #8
 8002b38:	d11c      	bne.n	8002b74 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002b3a:	4b44      	ldr	r3, [pc, #272]	@ (8002c4c <HAL_RCC_OscConfig+0x240>)
 8002b3c:	685b      	ldr	r3, [r3, #4]
 8002b3e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d116      	bne.n	8002b74 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b46:	4b41      	ldr	r3, [pc, #260]	@ (8002c4c <HAL_RCC_OscConfig+0x240>)
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f003 0302 	and.w	r3, r3, #2
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d005      	beq.n	8002b5e <HAL_RCC_OscConfig+0x152>
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	68db      	ldr	r3, [r3, #12]
 8002b56:	2b01      	cmp	r3, #1
 8002b58:	d001      	beq.n	8002b5e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002b5a:	2301      	movs	r3, #1
 8002b5c:	e1c7      	b.n	8002eee <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b5e:	4b3b      	ldr	r3, [pc, #236]	@ (8002c4c <HAL_RCC_OscConfig+0x240>)
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	691b      	ldr	r3, [r3, #16]
 8002b6a:	00db      	lsls	r3, r3, #3
 8002b6c:	4937      	ldr	r1, [pc, #220]	@ (8002c4c <HAL_RCC_OscConfig+0x240>)
 8002b6e:	4313      	orrs	r3, r2
 8002b70:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b72:	e03a      	b.n	8002bea <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	68db      	ldr	r3, [r3, #12]
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d020      	beq.n	8002bbe <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002b7c:	4b34      	ldr	r3, [pc, #208]	@ (8002c50 <HAL_RCC_OscConfig+0x244>)
 8002b7e:	2201      	movs	r2, #1
 8002b80:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b82:	f7ff fbb7 	bl	80022f4 <HAL_GetTick>
 8002b86:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b88:	e008      	b.n	8002b9c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002b8a:	f7ff fbb3 	bl	80022f4 <HAL_GetTick>
 8002b8e:	4602      	mov	r2, r0
 8002b90:	693b      	ldr	r3, [r7, #16]
 8002b92:	1ad3      	subs	r3, r2, r3
 8002b94:	2b02      	cmp	r3, #2
 8002b96:	d901      	bls.n	8002b9c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002b98:	2303      	movs	r3, #3
 8002b9a:	e1a8      	b.n	8002eee <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b9c:	4b2b      	ldr	r3, [pc, #172]	@ (8002c4c <HAL_RCC_OscConfig+0x240>)
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	f003 0302 	and.w	r3, r3, #2
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d0f0      	beq.n	8002b8a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ba8:	4b28      	ldr	r3, [pc, #160]	@ (8002c4c <HAL_RCC_OscConfig+0x240>)
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	691b      	ldr	r3, [r3, #16]
 8002bb4:	00db      	lsls	r3, r3, #3
 8002bb6:	4925      	ldr	r1, [pc, #148]	@ (8002c4c <HAL_RCC_OscConfig+0x240>)
 8002bb8:	4313      	orrs	r3, r2
 8002bba:	600b      	str	r3, [r1, #0]
 8002bbc:	e015      	b.n	8002bea <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002bbe:	4b24      	ldr	r3, [pc, #144]	@ (8002c50 <HAL_RCC_OscConfig+0x244>)
 8002bc0:	2200      	movs	r2, #0
 8002bc2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bc4:	f7ff fb96 	bl	80022f4 <HAL_GetTick>
 8002bc8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002bca:	e008      	b.n	8002bde <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002bcc:	f7ff fb92 	bl	80022f4 <HAL_GetTick>
 8002bd0:	4602      	mov	r2, r0
 8002bd2:	693b      	ldr	r3, [r7, #16]
 8002bd4:	1ad3      	subs	r3, r2, r3
 8002bd6:	2b02      	cmp	r3, #2
 8002bd8:	d901      	bls.n	8002bde <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002bda:	2303      	movs	r3, #3
 8002bdc:	e187      	b.n	8002eee <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002bde:	4b1b      	ldr	r3, [pc, #108]	@ (8002c4c <HAL_RCC_OscConfig+0x240>)
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	f003 0302 	and.w	r3, r3, #2
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d1f0      	bne.n	8002bcc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	f003 0308 	and.w	r3, r3, #8
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d036      	beq.n	8002c64 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	695b      	ldr	r3, [r3, #20]
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d016      	beq.n	8002c2c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002bfe:	4b15      	ldr	r3, [pc, #84]	@ (8002c54 <HAL_RCC_OscConfig+0x248>)
 8002c00:	2201      	movs	r2, #1
 8002c02:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c04:	f7ff fb76 	bl	80022f4 <HAL_GetTick>
 8002c08:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002c0a:	e008      	b.n	8002c1e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002c0c:	f7ff fb72 	bl	80022f4 <HAL_GetTick>
 8002c10:	4602      	mov	r2, r0
 8002c12:	693b      	ldr	r3, [r7, #16]
 8002c14:	1ad3      	subs	r3, r2, r3
 8002c16:	2b02      	cmp	r3, #2
 8002c18:	d901      	bls.n	8002c1e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002c1a:	2303      	movs	r3, #3
 8002c1c:	e167      	b.n	8002eee <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002c1e:	4b0b      	ldr	r3, [pc, #44]	@ (8002c4c <HAL_RCC_OscConfig+0x240>)
 8002c20:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002c22:	f003 0302 	and.w	r3, r3, #2
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d0f0      	beq.n	8002c0c <HAL_RCC_OscConfig+0x200>
 8002c2a:	e01b      	b.n	8002c64 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002c2c:	4b09      	ldr	r3, [pc, #36]	@ (8002c54 <HAL_RCC_OscConfig+0x248>)
 8002c2e:	2200      	movs	r2, #0
 8002c30:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c32:	f7ff fb5f 	bl	80022f4 <HAL_GetTick>
 8002c36:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c38:	e00e      	b.n	8002c58 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002c3a:	f7ff fb5b 	bl	80022f4 <HAL_GetTick>
 8002c3e:	4602      	mov	r2, r0
 8002c40:	693b      	ldr	r3, [r7, #16]
 8002c42:	1ad3      	subs	r3, r2, r3
 8002c44:	2b02      	cmp	r3, #2
 8002c46:	d907      	bls.n	8002c58 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002c48:	2303      	movs	r3, #3
 8002c4a:	e150      	b.n	8002eee <HAL_RCC_OscConfig+0x4e2>
 8002c4c:	40023800 	.word	0x40023800
 8002c50:	42470000 	.word	0x42470000
 8002c54:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c58:	4b88      	ldr	r3, [pc, #544]	@ (8002e7c <HAL_RCC_OscConfig+0x470>)
 8002c5a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002c5c:	f003 0302 	and.w	r3, r3, #2
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d1ea      	bne.n	8002c3a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	f003 0304 	and.w	r3, r3, #4
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	f000 8097 	beq.w	8002da0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002c72:	2300      	movs	r3, #0
 8002c74:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002c76:	4b81      	ldr	r3, [pc, #516]	@ (8002e7c <HAL_RCC_OscConfig+0x470>)
 8002c78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c7a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d10f      	bne.n	8002ca2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002c82:	2300      	movs	r3, #0
 8002c84:	60bb      	str	r3, [r7, #8]
 8002c86:	4b7d      	ldr	r3, [pc, #500]	@ (8002e7c <HAL_RCC_OscConfig+0x470>)
 8002c88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c8a:	4a7c      	ldr	r2, [pc, #496]	@ (8002e7c <HAL_RCC_OscConfig+0x470>)
 8002c8c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002c90:	6413      	str	r3, [r2, #64]	@ 0x40
 8002c92:	4b7a      	ldr	r3, [pc, #488]	@ (8002e7c <HAL_RCC_OscConfig+0x470>)
 8002c94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c96:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c9a:	60bb      	str	r3, [r7, #8]
 8002c9c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002c9e:	2301      	movs	r3, #1
 8002ca0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ca2:	4b77      	ldr	r3, [pc, #476]	@ (8002e80 <HAL_RCC_OscConfig+0x474>)
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d118      	bne.n	8002ce0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002cae:	4b74      	ldr	r3, [pc, #464]	@ (8002e80 <HAL_RCC_OscConfig+0x474>)
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	4a73      	ldr	r2, [pc, #460]	@ (8002e80 <HAL_RCC_OscConfig+0x474>)
 8002cb4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002cb8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002cba:	f7ff fb1b 	bl	80022f4 <HAL_GetTick>
 8002cbe:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002cc0:	e008      	b.n	8002cd4 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002cc2:	f7ff fb17 	bl	80022f4 <HAL_GetTick>
 8002cc6:	4602      	mov	r2, r0
 8002cc8:	693b      	ldr	r3, [r7, #16]
 8002cca:	1ad3      	subs	r3, r2, r3
 8002ccc:	2b02      	cmp	r3, #2
 8002cce:	d901      	bls.n	8002cd4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002cd0:	2303      	movs	r3, #3
 8002cd2:	e10c      	b.n	8002eee <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002cd4:	4b6a      	ldr	r3, [pc, #424]	@ (8002e80 <HAL_RCC_OscConfig+0x474>)
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d0f0      	beq.n	8002cc2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	689b      	ldr	r3, [r3, #8]
 8002ce4:	2b01      	cmp	r3, #1
 8002ce6:	d106      	bne.n	8002cf6 <HAL_RCC_OscConfig+0x2ea>
 8002ce8:	4b64      	ldr	r3, [pc, #400]	@ (8002e7c <HAL_RCC_OscConfig+0x470>)
 8002cea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002cec:	4a63      	ldr	r2, [pc, #396]	@ (8002e7c <HAL_RCC_OscConfig+0x470>)
 8002cee:	f043 0301 	orr.w	r3, r3, #1
 8002cf2:	6713      	str	r3, [r2, #112]	@ 0x70
 8002cf4:	e01c      	b.n	8002d30 <HAL_RCC_OscConfig+0x324>
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	689b      	ldr	r3, [r3, #8]
 8002cfa:	2b05      	cmp	r3, #5
 8002cfc:	d10c      	bne.n	8002d18 <HAL_RCC_OscConfig+0x30c>
 8002cfe:	4b5f      	ldr	r3, [pc, #380]	@ (8002e7c <HAL_RCC_OscConfig+0x470>)
 8002d00:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d02:	4a5e      	ldr	r2, [pc, #376]	@ (8002e7c <HAL_RCC_OscConfig+0x470>)
 8002d04:	f043 0304 	orr.w	r3, r3, #4
 8002d08:	6713      	str	r3, [r2, #112]	@ 0x70
 8002d0a:	4b5c      	ldr	r3, [pc, #368]	@ (8002e7c <HAL_RCC_OscConfig+0x470>)
 8002d0c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d0e:	4a5b      	ldr	r2, [pc, #364]	@ (8002e7c <HAL_RCC_OscConfig+0x470>)
 8002d10:	f043 0301 	orr.w	r3, r3, #1
 8002d14:	6713      	str	r3, [r2, #112]	@ 0x70
 8002d16:	e00b      	b.n	8002d30 <HAL_RCC_OscConfig+0x324>
 8002d18:	4b58      	ldr	r3, [pc, #352]	@ (8002e7c <HAL_RCC_OscConfig+0x470>)
 8002d1a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d1c:	4a57      	ldr	r2, [pc, #348]	@ (8002e7c <HAL_RCC_OscConfig+0x470>)
 8002d1e:	f023 0301 	bic.w	r3, r3, #1
 8002d22:	6713      	str	r3, [r2, #112]	@ 0x70
 8002d24:	4b55      	ldr	r3, [pc, #340]	@ (8002e7c <HAL_RCC_OscConfig+0x470>)
 8002d26:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d28:	4a54      	ldr	r2, [pc, #336]	@ (8002e7c <HAL_RCC_OscConfig+0x470>)
 8002d2a:	f023 0304 	bic.w	r3, r3, #4
 8002d2e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	689b      	ldr	r3, [r3, #8]
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d015      	beq.n	8002d64 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d38:	f7ff fadc 	bl	80022f4 <HAL_GetTick>
 8002d3c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d3e:	e00a      	b.n	8002d56 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002d40:	f7ff fad8 	bl	80022f4 <HAL_GetTick>
 8002d44:	4602      	mov	r2, r0
 8002d46:	693b      	ldr	r3, [r7, #16]
 8002d48:	1ad3      	subs	r3, r2, r3
 8002d4a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d4e:	4293      	cmp	r3, r2
 8002d50:	d901      	bls.n	8002d56 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002d52:	2303      	movs	r3, #3
 8002d54:	e0cb      	b.n	8002eee <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d56:	4b49      	ldr	r3, [pc, #292]	@ (8002e7c <HAL_RCC_OscConfig+0x470>)
 8002d58:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d5a:	f003 0302 	and.w	r3, r3, #2
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d0ee      	beq.n	8002d40 <HAL_RCC_OscConfig+0x334>
 8002d62:	e014      	b.n	8002d8e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d64:	f7ff fac6 	bl	80022f4 <HAL_GetTick>
 8002d68:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002d6a:	e00a      	b.n	8002d82 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002d6c:	f7ff fac2 	bl	80022f4 <HAL_GetTick>
 8002d70:	4602      	mov	r2, r0
 8002d72:	693b      	ldr	r3, [r7, #16]
 8002d74:	1ad3      	subs	r3, r2, r3
 8002d76:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d7a:	4293      	cmp	r3, r2
 8002d7c:	d901      	bls.n	8002d82 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002d7e:	2303      	movs	r3, #3
 8002d80:	e0b5      	b.n	8002eee <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002d82:	4b3e      	ldr	r3, [pc, #248]	@ (8002e7c <HAL_RCC_OscConfig+0x470>)
 8002d84:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d86:	f003 0302 	and.w	r3, r3, #2
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d1ee      	bne.n	8002d6c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002d8e:	7dfb      	ldrb	r3, [r7, #23]
 8002d90:	2b01      	cmp	r3, #1
 8002d92:	d105      	bne.n	8002da0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002d94:	4b39      	ldr	r3, [pc, #228]	@ (8002e7c <HAL_RCC_OscConfig+0x470>)
 8002d96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d98:	4a38      	ldr	r2, [pc, #224]	@ (8002e7c <HAL_RCC_OscConfig+0x470>)
 8002d9a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002d9e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	699b      	ldr	r3, [r3, #24]
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	f000 80a1 	beq.w	8002eec <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002daa:	4b34      	ldr	r3, [pc, #208]	@ (8002e7c <HAL_RCC_OscConfig+0x470>)
 8002dac:	689b      	ldr	r3, [r3, #8]
 8002dae:	f003 030c 	and.w	r3, r3, #12
 8002db2:	2b08      	cmp	r3, #8
 8002db4:	d05c      	beq.n	8002e70 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	699b      	ldr	r3, [r3, #24]
 8002dba:	2b02      	cmp	r3, #2
 8002dbc:	d141      	bne.n	8002e42 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002dbe:	4b31      	ldr	r3, [pc, #196]	@ (8002e84 <HAL_RCC_OscConfig+0x478>)
 8002dc0:	2200      	movs	r2, #0
 8002dc2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002dc4:	f7ff fa96 	bl	80022f4 <HAL_GetTick>
 8002dc8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002dca:	e008      	b.n	8002dde <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002dcc:	f7ff fa92 	bl	80022f4 <HAL_GetTick>
 8002dd0:	4602      	mov	r2, r0
 8002dd2:	693b      	ldr	r3, [r7, #16]
 8002dd4:	1ad3      	subs	r3, r2, r3
 8002dd6:	2b02      	cmp	r3, #2
 8002dd8:	d901      	bls.n	8002dde <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002dda:	2303      	movs	r3, #3
 8002ddc:	e087      	b.n	8002eee <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002dde:	4b27      	ldr	r3, [pc, #156]	@ (8002e7c <HAL_RCC_OscConfig+0x470>)
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d1f0      	bne.n	8002dcc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	69da      	ldr	r2, [r3, #28]
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	6a1b      	ldr	r3, [r3, #32]
 8002df2:	431a      	orrs	r2, r3
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002df8:	019b      	lsls	r3, r3, #6
 8002dfa:	431a      	orrs	r2, r3
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e00:	085b      	lsrs	r3, r3, #1
 8002e02:	3b01      	subs	r3, #1
 8002e04:	041b      	lsls	r3, r3, #16
 8002e06:	431a      	orrs	r2, r3
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e0c:	061b      	lsls	r3, r3, #24
 8002e0e:	491b      	ldr	r1, [pc, #108]	@ (8002e7c <HAL_RCC_OscConfig+0x470>)
 8002e10:	4313      	orrs	r3, r2
 8002e12:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002e14:	4b1b      	ldr	r3, [pc, #108]	@ (8002e84 <HAL_RCC_OscConfig+0x478>)
 8002e16:	2201      	movs	r2, #1
 8002e18:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e1a:	f7ff fa6b 	bl	80022f4 <HAL_GetTick>
 8002e1e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002e20:	e008      	b.n	8002e34 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002e22:	f7ff fa67 	bl	80022f4 <HAL_GetTick>
 8002e26:	4602      	mov	r2, r0
 8002e28:	693b      	ldr	r3, [r7, #16]
 8002e2a:	1ad3      	subs	r3, r2, r3
 8002e2c:	2b02      	cmp	r3, #2
 8002e2e:	d901      	bls.n	8002e34 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002e30:	2303      	movs	r3, #3
 8002e32:	e05c      	b.n	8002eee <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002e34:	4b11      	ldr	r3, [pc, #68]	@ (8002e7c <HAL_RCC_OscConfig+0x470>)
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d0f0      	beq.n	8002e22 <HAL_RCC_OscConfig+0x416>
 8002e40:	e054      	b.n	8002eec <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e42:	4b10      	ldr	r3, [pc, #64]	@ (8002e84 <HAL_RCC_OscConfig+0x478>)
 8002e44:	2200      	movs	r2, #0
 8002e46:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e48:	f7ff fa54 	bl	80022f4 <HAL_GetTick>
 8002e4c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e4e:	e008      	b.n	8002e62 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002e50:	f7ff fa50 	bl	80022f4 <HAL_GetTick>
 8002e54:	4602      	mov	r2, r0
 8002e56:	693b      	ldr	r3, [r7, #16]
 8002e58:	1ad3      	subs	r3, r2, r3
 8002e5a:	2b02      	cmp	r3, #2
 8002e5c:	d901      	bls.n	8002e62 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002e5e:	2303      	movs	r3, #3
 8002e60:	e045      	b.n	8002eee <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e62:	4b06      	ldr	r3, [pc, #24]	@ (8002e7c <HAL_RCC_OscConfig+0x470>)
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d1f0      	bne.n	8002e50 <HAL_RCC_OscConfig+0x444>
 8002e6e:	e03d      	b.n	8002eec <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	699b      	ldr	r3, [r3, #24]
 8002e74:	2b01      	cmp	r3, #1
 8002e76:	d107      	bne.n	8002e88 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002e78:	2301      	movs	r3, #1
 8002e7a:	e038      	b.n	8002eee <HAL_RCC_OscConfig+0x4e2>
 8002e7c:	40023800 	.word	0x40023800
 8002e80:	40007000 	.word	0x40007000
 8002e84:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002e88:	4b1b      	ldr	r3, [pc, #108]	@ (8002ef8 <HAL_RCC_OscConfig+0x4ec>)
 8002e8a:	685b      	ldr	r3, [r3, #4]
 8002e8c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	699b      	ldr	r3, [r3, #24]
 8002e92:	2b01      	cmp	r3, #1
 8002e94:	d028      	beq.n	8002ee8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002ea0:	429a      	cmp	r2, r3
 8002ea2:	d121      	bne.n	8002ee8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002eae:	429a      	cmp	r2, r3
 8002eb0:	d11a      	bne.n	8002ee8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002eb2:	68fa      	ldr	r2, [r7, #12]
 8002eb4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002eb8:	4013      	ands	r3, r2
 8002eba:	687a      	ldr	r2, [r7, #4]
 8002ebc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002ebe:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002ec0:	4293      	cmp	r3, r2
 8002ec2:	d111      	bne.n	8002ee8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ece:	085b      	lsrs	r3, r3, #1
 8002ed0:	3b01      	subs	r3, #1
 8002ed2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002ed4:	429a      	cmp	r2, r3
 8002ed6:	d107      	bne.n	8002ee8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ee2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002ee4:	429a      	cmp	r2, r3
 8002ee6:	d001      	beq.n	8002eec <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8002ee8:	2301      	movs	r3, #1
 8002eea:	e000      	b.n	8002eee <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002eec:	2300      	movs	r3, #0
}
 8002eee:	4618      	mov	r0, r3
 8002ef0:	3718      	adds	r7, #24
 8002ef2:	46bd      	mov	sp, r7
 8002ef4:	bd80      	pop	{r7, pc}
 8002ef6:	bf00      	nop
 8002ef8:	40023800 	.word	0x40023800

08002efc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002efc:	b580      	push	{r7, lr}
 8002efe:	b084      	sub	sp, #16
 8002f00:	af00      	add	r7, sp, #0
 8002f02:	6078      	str	r0, [r7, #4]
 8002f04:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d101      	bne.n	8002f10 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002f0c:	2301      	movs	r3, #1
 8002f0e:	e0cc      	b.n	80030aa <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002f10:	4b68      	ldr	r3, [pc, #416]	@ (80030b4 <HAL_RCC_ClockConfig+0x1b8>)
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	f003 0307 	and.w	r3, r3, #7
 8002f18:	683a      	ldr	r2, [r7, #0]
 8002f1a:	429a      	cmp	r2, r3
 8002f1c:	d90c      	bls.n	8002f38 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f1e:	4b65      	ldr	r3, [pc, #404]	@ (80030b4 <HAL_RCC_ClockConfig+0x1b8>)
 8002f20:	683a      	ldr	r2, [r7, #0]
 8002f22:	b2d2      	uxtb	r2, r2
 8002f24:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f26:	4b63      	ldr	r3, [pc, #396]	@ (80030b4 <HAL_RCC_ClockConfig+0x1b8>)
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	f003 0307 	and.w	r3, r3, #7
 8002f2e:	683a      	ldr	r2, [r7, #0]
 8002f30:	429a      	cmp	r2, r3
 8002f32:	d001      	beq.n	8002f38 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002f34:	2301      	movs	r3, #1
 8002f36:	e0b8      	b.n	80030aa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	f003 0302 	and.w	r3, r3, #2
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d020      	beq.n	8002f86 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	f003 0304 	and.w	r3, r3, #4
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d005      	beq.n	8002f5c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002f50:	4b59      	ldr	r3, [pc, #356]	@ (80030b8 <HAL_RCC_ClockConfig+0x1bc>)
 8002f52:	689b      	ldr	r3, [r3, #8]
 8002f54:	4a58      	ldr	r2, [pc, #352]	@ (80030b8 <HAL_RCC_ClockConfig+0x1bc>)
 8002f56:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002f5a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	f003 0308 	and.w	r3, r3, #8
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d005      	beq.n	8002f74 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002f68:	4b53      	ldr	r3, [pc, #332]	@ (80030b8 <HAL_RCC_ClockConfig+0x1bc>)
 8002f6a:	689b      	ldr	r3, [r3, #8]
 8002f6c:	4a52      	ldr	r2, [pc, #328]	@ (80030b8 <HAL_RCC_ClockConfig+0x1bc>)
 8002f6e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002f72:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002f74:	4b50      	ldr	r3, [pc, #320]	@ (80030b8 <HAL_RCC_ClockConfig+0x1bc>)
 8002f76:	689b      	ldr	r3, [r3, #8]
 8002f78:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	689b      	ldr	r3, [r3, #8]
 8002f80:	494d      	ldr	r1, [pc, #308]	@ (80030b8 <HAL_RCC_ClockConfig+0x1bc>)
 8002f82:	4313      	orrs	r3, r2
 8002f84:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	f003 0301 	and.w	r3, r3, #1
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d044      	beq.n	800301c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	685b      	ldr	r3, [r3, #4]
 8002f96:	2b01      	cmp	r3, #1
 8002f98:	d107      	bne.n	8002faa <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f9a:	4b47      	ldr	r3, [pc, #284]	@ (80030b8 <HAL_RCC_ClockConfig+0x1bc>)
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d119      	bne.n	8002fda <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002fa6:	2301      	movs	r3, #1
 8002fa8:	e07f      	b.n	80030aa <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	685b      	ldr	r3, [r3, #4]
 8002fae:	2b02      	cmp	r3, #2
 8002fb0:	d003      	beq.n	8002fba <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002fb6:	2b03      	cmp	r3, #3
 8002fb8:	d107      	bne.n	8002fca <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002fba:	4b3f      	ldr	r3, [pc, #252]	@ (80030b8 <HAL_RCC_ClockConfig+0x1bc>)
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d109      	bne.n	8002fda <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002fc6:	2301      	movs	r3, #1
 8002fc8:	e06f      	b.n	80030aa <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002fca:	4b3b      	ldr	r3, [pc, #236]	@ (80030b8 <HAL_RCC_ClockConfig+0x1bc>)
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	f003 0302 	and.w	r3, r3, #2
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d101      	bne.n	8002fda <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002fd6:	2301      	movs	r3, #1
 8002fd8:	e067      	b.n	80030aa <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002fda:	4b37      	ldr	r3, [pc, #220]	@ (80030b8 <HAL_RCC_ClockConfig+0x1bc>)
 8002fdc:	689b      	ldr	r3, [r3, #8]
 8002fde:	f023 0203 	bic.w	r2, r3, #3
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	685b      	ldr	r3, [r3, #4]
 8002fe6:	4934      	ldr	r1, [pc, #208]	@ (80030b8 <HAL_RCC_ClockConfig+0x1bc>)
 8002fe8:	4313      	orrs	r3, r2
 8002fea:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002fec:	f7ff f982 	bl	80022f4 <HAL_GetTick>
 8002ff0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ff2:	e00a      	b.n	800300a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002ff4:	f7ff f97e 	bl	80022f4 <HAL_GetTick>
 8002ff8:	4602      	mov	r2, r0
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	1ad3      	subs	r3, r2, r3
 8002ffe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003002:	4293      	cmp	r3, r2
 8003004:	d901      	bls.n	800300a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003006:	2303      	movs	r3, #3
 8003008:	e04f      	b.n	80030aa <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800300a:	4b2b      	ldr	r3, [pc, #172]	@ (80030b8 <HAL_RCC_ClockConfig+0x1bc>)
 800300c:	689b      	ldr	r3, [r3, #8]
 800300e:	f003 020c 	and.w	r2, r3, #12
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	685b      	ldr	r3, [r3, #4]
 8003016:	009b      	lsls	r3, r3, #2
 8003018:	429a      	cmp	r2, r3
 800301a:	d1eb      	bne.n	8002ff4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800301c:	4b25      	ldr	r3, [pc, #148]	@ (80030b4 <HAL_RCC_ClockConfig+0x1b8>)
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	f003 0307 	and.w	r3, r3, #7
 8003024:	683a      	ldr	r2, [r7, #0]
 8003026:	429a      	cmp	r2, r3
 8003028:	d20c      	bcs.n	8003044 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800302a:	4b22      	ldr	r3, [pc, #136]	@ (80030b4 <HAL_RCC_ClockConfig+0x1b8>)
 800302c:	683a      	ldr	r2, [r7, #0]
 800302e:	b2d2      	uxtb	r2, r2
 8003030:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003032:	4b20      	ldr	r3, [pc, #128]	@ (80030b4 <HAL_RCC_ClockConfig+0x1b8>)
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	f003 0307 	and.w	r3, r3, #7
 800303a:	683a      	ldr	r2, [r7, #0]
 800303c:	429a      	cmp	r2, r3
 800303e:	d001      	beq.n	8003044 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003040:	2301      	movs	r3, #1
 8003042:	e032      	b.n	80030aa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	f003 0304 	and.w	r3, r3, #4
 800304c:	2b00      	cmp	r3, #0
 800304e:	d008      	beq.n	8003062 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003050:	4b19      	ldr	r3, [pc, #100]	@ (80030b8 <HAL_RCC_ClockConfig+0x1bc>)
 8003052:	689b      	ldr	r3, [r3, #8]
 8003054:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	68db      	ldr	r3, [r3, #12]
 800305c:	4916      	ldr	r1, [pc, #88]	@ (80030b8 <HAL_RCC_ClockConfig+0x1bc>)
 800305e:	4313      	orrs	r3, r2
 8003060:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	f003 0308 	and.w	r3, r3, #8
 800306a:	2b00      	cmp	r3, #0
 800306c:	d009      	beq.n	8003082 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800306e:	4b12      	ldr	r3, [pc, #72]	@ (80030b8 <HAL_RCC_ClockConfig+0x1bc>)
 8003070:	689b      	ldr	r3, [r3, #8]
 8003072:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	691b      	ldr	r3, [r3, #16]
 800307a:	00db      	lsls	r3, r3, #3
 800307c:	490e      	ldr	r1, [pc, #56]	@ (80030b8 <HAL_RCC_ClockConfig+0x1bc>)
 800307e:	4313      	orrs	r3, r2
 8003080:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003082:	f000 f821 	bl	80030c8 <HAL_RCC_GetSysClockFreq>
 8003086:	4602      	mov	r2, r0
 8003088:	4b0b      	ldr	r3, [pc, #44]	@ (80030b8 <HAL_RCC_ClockConfig+0x1bc>)
 800308a:	689b      	ldr	r3, [r3, #8]
 800308c:	091b      	lsrs	r3, r3, #4
 800308e:	f003 030f 	and.w	r3, r3, #15
 8003092:	490a      	ldr	r1, [pc, #40]	@ (80030bc <HAL_RCC_ClockConfig+0x1c0>)
 8003094:	5ccb      	ldrb	r3, [r1, r3]
 8003096:	fa22 f303 	lsr.w	r3, r2, r3
 800309a:	4a09      	ldr	r2, [pc, #36]	@ (80030c0 <HAL_RCC_ClockConfig+0x1c4>)
 800309c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800309e:	4b09      	ldr	r3, [pc, #36]	@ (80030c4 <HAL_RCC_ClockConfig+0x1c8>)
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	4618      	mov	r0, r3
 80030a4:	f7ff f8e2 	bl	800226c <HAL_InitTick>

  return HAL_OK;
 80030a8:	2300      	movs	r3, #0
}
 80030aa:	4618      	mov	r0, r3
 80030ac:	3710      	adds	r7, #16
 80030ae:	46bd      	mov	sp, r7
 80030b0:	bd80      	pop	{r7, pc}
 80030b2:	bf00      	nop
 80030b4:	40023c00 	.word	0x40023c00
 80030b8:	40023800 	.word	0x40023800
 80030bc:	08009060 	.word	0x08009060
 80030c0:	20000004 	.word	0x20000004
 80030c4:	20000008 	.word	0x20000008

080030c8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80030c8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80030cc:	b090      	sub	sp, #64	@ 0x40
 80030ce:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80030d0:	2300      	movs	r3, #0
 80030d2:	637b      	str	r3, [r7, #52]	@ 0x34
 80030d4:	2300      	movs	r3, #0
 80030d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80030d8:	2300      	movs	r3, #0
 80030da:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 80030dc:	2300      	movs	r3, #0
 80030de:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80030e0:	4b59      	ldr	r3, [pc, #356]	@ (8003248 <HAL_RCC_GetSysClockFreq+0x180>)
 80030e2:	689b      	ldr	r3, [r3, #8]
 80030e4:	f003 030c 	and.w	r3, r3, #12
 80030e8:	2b08      	cmp	r3, #8
 80030ea:	d00d      	beq.n	8003108 <HAL_RCC_GetSysClockFreq+0x40>
 80030ec:	2b08      	cmp	r3, #8
 80030ee:	f200 80a1 	bhi.w	8003234 <HAL_RCC_GetSysClockFreq+0x16c>
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d002      	beq.n	80030fc <HAL_RCC_GetSysClockFreq+0x34>
 80030f6:	2b04      	cmp	r3, #4
 80030f8:	d003      	beq.n	8003102 <HAL_RCC_GetSysClockFreq+0x3a>
 80030fa:	e09b      	b.n	8003234 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80030fc:	4b53      	ldr	r3, [pc, #332]	@ (800324c <HAL_RCC_GetSysClockFreq+0x184>)
 80030fe:	63bb      	str	r3, [r7, #56]	@ 0x38
       break;
 8003100:	e09b      	b.n	800323a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003102:	4b53      	ldr	r3, [pc, #332]	@ (8003250 <HAL_RCC_GetSysClockFreq+0x188>)
 8003104:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003106:	e098      	b.n	800323a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003108:	4b4f      	ldr	r3, [pc, #316]	@ (8003248 <HAL_RCC_GetSysClockFreq+0x180>)
 800310a:	685b      	ldr	r3, [r3, #4]
 800310c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003110:	637b      	str	r3, [r7, #52]	@ 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003112:	4b4d      	ldr	r3, [pc, #308]	@ (8003248 <HAL_RCC_GetSysClockFreq+0x180>)
 8003114:	685b      	ldr	r3, [r3, #4]
 8003116:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800311a:	2b00      	cmp	r3, #0
 800311c:	d028      	beq.n	8003170 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800311e:	4b4a      	ldr	r3, [pc, #296]	@ (8003248 <HAL_RCC_GetSysClockFreq+0x180>)
 8003120:	685b      	ldr	r3, [r3, #4]
 8003122:	099b      	lsrs	r3, r3, #6
 8003124:	2200      	movs	r2, #0
 8003126:	623b      	str	r3, [r7, #32]
 8003128:	627a      	str	r2, [r7, #36]	@ 0x24
 800312a:	6a3b      	ldr	r3, [r7, #32]
 800312c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003130:	2100      	movs	r1, #0
 8003132:	4b47      	ldr	r3, [pc, #284]	@ (8003250 <HAL_RCC_GetSysClockFreq+0x188>)
 8003134:	fb03 f201 	mul.w	r2, r3, r1
 8003138:	2300      	movs	r3, #0
 800313a:	fb00 f303 	mul.w	r3, r0, r3
 800313e:	4413      	add	r3, r2
 8003140:	4a43      	ldr	r2, [pc, #268]	@ (8003250 <HAL_RCC_GetSysClockFreq+0x188>)
 8003142:	fba0 1202 	umull	r1, r2, r0, r2
 8003146:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003148:	460a      	mov	r2, r1
 800314a:	62ba      	str	r2, [r7, #40]	@ 0x28
 800314c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800314e:	4413      	add	r3, r2
 8003150:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003152:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003154:	2200      	movs	r2, #0
 8003156:	61bb      	str	r3, [r7, #24]
 8003158:	61fa      	str	r2, [r7, #28]
 800315a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800315e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8003162:	f7fd fd49 	bl	8000bf8 <__aeabi_uldivmod>
 8003166:	4602      	mov	r2, r0
 8003168:	460b      	mov	r3, r1
 800316a:	4613      	mov	r3, r2
 800316c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800316e:	e053      	b.n	8003218 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003170:	4b35      	ldr	r3, [pc, #212]	@ (8003248 <HAL_RCC_GetSysClockFreq+0x180>)
 8003172:	685b      	ldr	r3, [r3, #4]
 8003174:	099b      	lsrs	r3, r3, #6
 8003176:	2200      	movs	r2, #0
 8003178:	613b      	str	r3, [r7, #16]
 800317a:	617a      	str	r2, [r7, #20]
 800317c:	693b      	ldr	r3, [r7, #16]
 800317e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8003182:	f04f 0b00 	mov.w	fp, #0
 8003186:	4652      	mov	r2, sl
 8003188:	465b      	mov	r3, fp
 800318a:	f04f 0000 	mov.w	r0, #0
 800318e:	f04f 0100 	mov.w	r1, #0
 8003192:	0159      	lsls	r1, r3, #5
 8003194:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003198:	0150      	lsls	r0, r2, #5
 800319a:	4602      	mov	r2, r0
 800319c:	460b      	mov	r3, r1
 800319e:	ebb2 080a 	subs.w	r8, r2, sl
 80031a2:	eb63 090b 	sbc.w	r9, r3, fp
 80031a6:	f04f 0200 	mov.w	r2, #0
 80031aa:	f04f 0300 	mov.w	r3, #0
 80031ae:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80031b2:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80031b6:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80031ba:	ebb2 0408 	subs.w	r4, r2, r8
 80031be:	eb63 0509 	sbc.w	r5, r3, r9
 80031c2:	f04f 0200 	mov.w	r2, #0
 80031c6:	f04f 0300 	mov.w	r3, #0
 80031ca:	00eb      	lsls	r3, r5, #3
 80031cc:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80031d0:	00e2      	lsls	r2, r4, #3
 80031d2:	4614      	mov	r4, r2
 80031d4:	461d      	mov	r5, r3
 80031d6:	eb14 030a 	adds.w	r3, r4, sl
 80031da:	603b      	str	r3, [r7, #0]
 80031dc:	eb45 030b 	adc.w	r3, r5, fp
 80031e0:	607b      	str	r3, [r7, #4]
 80031e2:	f04f 0200 	mov.w	r2, #0
 80031e6:	f04f 0300 	mov.w	r3, #0
 80031ea:	e9d7 4500 	ldrd	r4, r5, [r7]
 80031ee:	4629      	mov	r1, r5
 80031f0:	028b      	lsls	r3, r1, #10
 80031f2:	4621      	mov	r1, r4
 80031f4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80031f8:	4621      	mov	r1, r4
 80031fa:	028a      	lsls	r2, r1, #10
 80031fc:	4610      	mov	r0, r2
 80031fe:	4619      	mov	r1, r3
 8003200:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003202:	2200      	movs	r2, #0
 8003204:	60bb      	str	r3, [r7, #8]
 8003206:	60fa      	str	r2, [r7, #12]
 8003208:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800320c:	f7fd fcf4 	bl	8000bf8 <__aeabi_uldivmod>
 8003210:	4602      	mov	r2, r0
 8003212:	460b      	mov	r3, r1
 8003214:	4613      	mov	r3, r2
 8003216:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003218:	4b0b      	ldr	r3, [pc, #44]	@ (8003248 <HAL_RCC_GetSysClockFreq+0x180>)
 800321a:	685b      	ldr	r3, [r3, #4]
 800321c:	0c1b      	lsrs	r3, r3, #16
 800321e:	f003 0303 	and.w	r3, r3, #3
 8003222:	3301      	adds	r3, #1
 8003224:	005b      	lsls	r3, r3, #1
 8003226:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco/pllp;
 8003228:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800322a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800322c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003230:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003232:	e002      	b.n	800323a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003234:	4b05      	ldr	r3, [pc, #20]	@ (800324c <HAL_RCC_GetSysClockFreq+0x184>)
 8003236:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003238:	bf00      	nop
    }
  }
  return sysclockfreq;
 800323a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 800323c:	4618      	mov	r0, r3
 800323e:	3740      	adds	r7, #64	@ 0x40
 8003240:	46bd      	mov	sp, r7
 8003242:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003246:	bf00      	nop
 8003248:	40023800 	.word	0x40023800
 800324c:	00f42400 	.word	0x00f42400
 8003250:	017d7840 	.word	0x017d7840

08003254 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003254:	b480      	push	{r7}
 8003256:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003258:	4b03      	ldr	r3, [pc, #12]	@ (8003268 <HAL_RCC_GetHCLKFreq+0x14>)
 800325a:	681b      	ldr	r3, [r3, #0]
}
 800325c:	4618      	mov	r0, r3
 800325e:	46bd      	mov	sp, r7
 8003260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003264:	4770      	bx	lr
 8003266:	bf00      	nop
 8003268:	20000004 	.word	0x20000004

0800326c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800326c:	b580      	push	{r7, lr}
 800326e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003270:	f7ff fff0 	bl	8003254 <HAL_RCC_GetHCLKFreq>
 8003274:	4602      	mov	r2, r0
 8003276:	4b05      	ldr	r3, [pc, #20]	@ (800328c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003278:	689b      	ldr	r3, [r3, #8]
 800327a:	0a9b      	lsrs	r3, r3, #10
 800327c:	f003 0307 	and.w	r3, r3, #7
 8003280:	4903      	ldr	r1, [pc, #12]	@ (8003290 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003282:	5ccb      	ldrb	r3, [r1, r3]
 8003284:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003288:	4618      	mov	r0, r3
 800328a:	bd80      	pop	{r7, pc}
 800328c:	40023800 	.word	0x40023800
 8003290:	08009070 	.word	0x08009070

08003294 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003294:	b580      	push	{r7, lr}
 8003296:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003298:	f7ff ffdc 	bl	8003254 <HAL_RCC_GetHCLKFreq>
 800329c:	4602      	mov	r2, r0
 800329e:	4b05      	ldr	r3, [pc, #20]	@ (80032b4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80032a0:	689b      	ldr	r3, [r3, #8]
 80032a2:	0b5b      	lsrs	r3, r3, #13
 80032a4:	f003 0307 	and.w	r3, r3, #7
 80032a8:	4903      	ldr	r1, [pc, #12]	@ (80032b8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80032aa:	5ccb      	ldrb	r3, [r1, r3]
 80032ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 80032b0:	4618      	mov	r0, r3
 80032b2:	bd80      	pop	{r7, pc}
 80032b4:	40023800 	.word	0x40023800
 80032b8:	08009070 	.word	0x08009070

080032bc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80032bc:	b580      	push	{r7, lr}
 80032be:	b082      	sub	sp, #8
 80032c0:	af00      	add	r7, sp, #0
 80032c2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d101      	bne.n	80032ce <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80032ca:	2301      	movs	r3, #1
 80032cc:	e07b      	b.n	80033c6 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d108      	bne.n	80032e8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	685b      	ldr	r3, [r3, #4]
 80032da:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80032de:	d009      	beq.n	80032f4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	2200      	movs	r2, #0
 80032e4:	61da      	str	r2, [r3, #28]
 80032e6:	e005      	b.n	80032f4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	2200      	movs	r2, #0
 80032ec:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	2200      	movs	r2, #0
 80032f2:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	2200      	movs	r2, #0
 80032f8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003300:	b2db      	uxtb	r3, r3
 8003302:	2b00      	cmp	r3, #0
 8003304:	d106      	bne.n	8003314 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	2200      	movs	r2, #0
 800330a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800330e:	6878      	ldr	r0, [r7, #4]
 8003310:	f7fe fa6a 	bl	80017e8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	2202      	movs	r2, #2
 8003318:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	681a      	ldr	r2, [r3, #0]
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800332a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	685b      	ldr	r3, [r3, #4]
 8003330:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	689b      	ldr	r3, [r3, #8]
 8003338:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800333c:	431a      	orrs	r2, r3
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	68db      	ldr	r3, [r3, #12]
 8003342:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003346:	431a      	orrs	r2, r3
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	691b      	ldr	r3, [r3, #16]
 800334c:	f003 0302 	and.w	r3, r3, #2
 8003350:	431a      	orrs	r2, r3
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	695b      	ldr	r3, [r3, #20]
 8003356:	f003 0301 	and.w	r3, r3, #1
 800335a:	431a      	orrs	r2, r3
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	699b      	ldr	r3, [r3, #24]
 8003360:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003364:	431a      	orrs	r2, r3
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	69db      	ldr	r3, [r3, #28]
 800336a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800336e:	431a      	orrs	r2, r3
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	6a1b      	ldr	r3, [r3, #32]
 8003374:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003378:	ea42 0103 	orr.w	r1, r2, r3
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003380:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	430a      	orrs	r2, r1
 800338a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	699b      	ldr	r3, [r3, #24]
 8003390:	0c1b      	lsrs	r3, r3, #16
 8003392:	f003 0104 	and.w	r1, r3, #4
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800339a:	f003 0210 	and.w	r2, r3, #16
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	430a      	orrs	r2, r1
 80033a4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	69da      	ldr	r2, [r3, #28]
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80033b4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	2200      	movs	r2, #0
 80033ba:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	2201      	movs	r2, #1
 80033c0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80033c4:	2300      	movs	r3, #0
}
 80033c6:	4618      	mov	r0, r3
 80033c8:	3708      	adds	r7, #8
 80033ca:	46bd      	mov	sp, r7
 80033cc:	bd80      	pop	{r7, pc}

080033ce <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80033ce:	b580      	push	{r7, lr}
 80033d0:	b088      	sub	sp, #32
 80033d2:	af00      	add	r7, sp, #0
 80033d4:	60f8      	str	r0, [r7, #12]
 80033d6:	60b9      	str	r1, [r7, #8]
 80033d8:	603b      	str	r3, [r7, #0]
 80033da:	4613      	mov	r3, r2
 80033dc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80033de:	2300      	movs	r3, #0
 80033e0:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80033e8:	2b01      	cmp	r3, #1
 80033ea:	d101      	bne.n	80033f0 <HAL_SPI_Transmit+0x22>
 80033ec:	2302      	movs	r3, #2
 80033ee:	e12d      	b.n	800364c <HAL_SPI_Transmit+0x27e>
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	2201      	movs	r2, #1
 80033f4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80033f8:	f7fe ff7c 	bl	80022f4 <HAL_GetTick>
 80033fc:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80033fe:	88fb      	ldrh	r3, [r7, #6]
 8003400:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003408:	b2db      	uxtb	r3, r3
 800340a:	2b01      	cmp	r3, #1
 800340c:	d002      	beq.n	8003414 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800340e:	2302      	movs	r3, #2
 8003410:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003412:	e116      	b.n	8003642 <HAL_SPI_Transmit+0x274>
  }

  if ((pData == NULL) || (Size == 0U))
 8003414:	68bb      	ldr	r3, [r7, #8]
 8003416:	2b00      	cmp	r3, #0
 8003418:	d002      	beq.n	8003420 <HAL_SPI_Transmit+0x52>
 800341a:	88fb      	ldrh	r3, [r7, #6]
 800341c:	2b00      	cmp	r3, #0
 800341e:	d102      	bne.n	8003426 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8003420:	2301      	movs	r3, #1
 8003422:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003424:	e10d      	b.n	8003642 <HAL_SPI_Transmit+0x274>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	2203      	movs	r2, #3
 800342a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	2200      	movs	r2, #0
 8003432:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	68ba      	ldr	r2, [r7, #8]
 8003438:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	88fa      	ldrh	r2, [r7, #6]
 800343e:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	88fa      	ldrh	r2, [r7, #6]
 8003444:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	2200      	movs	r2, #0
 800344a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	2200      	movs	r2, #0
 8003450:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	2200      	movs	r2, #0
 8003456:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	2200      	movs	r2, #0
 800345c:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	2200      	movs	r2, #0
 8003462:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	689b      	ldr	r3, [r3, #8]
 8003468:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800346c:	d10f      	bne.n	800348e <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	681a      	ldr	r2, [r3, #0]
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800347c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	681a      	ldr	r2, [r3, #0]
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800348c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003498:	2b40      	cmp	r3, #64	@ 0x40
 800349a:	d007      	beq.n	80034ac <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	681a      	ldr	r2, [r3, #0]
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80034aa:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	68db      	ldr	r3, [r3, #12]
 80034b0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80034b4:	d14f      	bne.n	8003556 <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	685b      	ldr	r3, [r3, #4]
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d002      	beq.n	80034c4 <HAL_SPI_Transmit+0xf6>
 80034be:	8afb      	ldrh	r3, [r7, #22]
 80034c0:	2b01      	cmp	r3, #1
 80034c2:	d142      	bne.n	800354a <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034c8:	881a      	ldrh	r2, [r3, #0]
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034d4:	1c9a      	adds	r2, r3, #2
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80034de:	b29b      	uxth	r3, r3
 80034e0:	3b01      	subs	r3, #1
 80034e2:	b29a      	uxth	r2, r3
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80034e8:	e02f      	b.n	800354a <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	689b      	ldr	r3, [r3, #8]
 80034f0:	f003 0302 	and.w	r3, r3, #2
 80034f4:	2b02      	cmp	r3, #2
 80034f6:	d112      	bne.n	800351e <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034fc:	881a      	ldrh	r2, [r3, #0]
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003508:	1c9a      	adds	r2, r3, #2
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003512:	b29b      	uxth	r3, r3
 8003514:	3b01      	subs	r3, #1
 8003516:	b29a      	uxth	r2, r3
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	86da      	strh	r2, [r3, #54]	@ 0x36
 800351c:	e015      	b.n	800354a <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800351e:	f7fe fee9 	bl	80022f4 <HAL_GetTick>
 8003522:	4602      	mov	r2, r0
 8003524:	69bb      	ldr	r3, [r7, #24]
 8003526:	1ad3      	subs	r3, r2, r3
 8003528:	683a      	ldr	r2, [r7, #0]
 800352a:	429a      	cmp	r2, r3
 800352c:	d803      	bhi.n	8003536 <HAL_SPI_Transmit+0x168>
 800352e:	683b      	ldr	r3, [r7, #0]
 8003530:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003534:	d102      	bne.n	800353c <HAL_SPI_Transmit+0x16e>
 8003536:	683b      	ldr	r3, [r7, #0]
 8003538:	2b00      	cmp	r3, #0
 800353a:	d106      	bne.n	800354a <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 800353c:	2303      	movs	r3, #3
 800353e:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	2201      	movs	r2, #1
 8003544:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 8003548:	e07b      	b.n	8003642 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800354e:	b29b      	uxth	r3, r3
 8003550:	2b00      	cmp	r3, #0
 8003552:	d1ca      	bne.n	80034ea <HAL_SPI_Transmit+0x11c>
 8003554:	e050      	b.n	80035f8 <HAL_SPI_Transmit+0x22a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	685b      	ldr	r3, [r3, #4]
 800355a:	2b00      	cmp	r3, #0
 800355c:	d002      	beq.n	8003564 <HAL_SPI_Transmit+0x196>
 800355e:	8afb      	ldrh	r3, [r7, #22]
 8003560:	2b01      	cmp	r3, #1
 8003562:	d144      	bne.n	80035ee <HAL_SPI_Transmit+0x220>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	330c      	adds	r3, #12
 800356e:	7812      	ldrb	r2, [r2, #0]
 8003570:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003576:	1c5a      	adds	r2, r3, #1
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003580:	b29b      	uxth	r3, r3
 8003582:	3b01      	subs	r3, #1
 8003584:	b29a      	uxth	r2, r3
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 800358a:	e030      	b.n	80035ee <HAL_SPI_Transmit+0x220>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	689b      	ldr	r3, [r3, #8]
 8003592:	f003 0302 	and.w	r3, r3, #2
 8003596:	2b02      	cmp	r3, #2
 8003598:	d113      	bne.n	80035c2 <HAL_SPI_Transmit+0x1f4>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	330c      	adds	r3, #12
 80035a4:	7812      	ldrb	r2, [r2, #0]
 80035a6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035ac:	1c5a      	adds	r2, r3, #1
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80035b6:	b29b      	uxth	r3, r3
 80035b8:	3b01      	subs	r3, #1
 80035ba:	b29a      	uxth	r2, r3
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	86da      	strh	r2, [r3, #54]	@ 0x36
 80035c0:	e015      	b.n	80035ee <HAL_SPI_Transmit+0x220>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80035c2:	f7fe fe97 	bl	80022f4 <HAL_GetTick>
 80035c6:	4602      	mov	r2, r0
 80035c8:	69bb      	ldr	r3, [r7, #24]
 80035ca:	1ad3      	subs	r3, r2, r3
 80035cc:	683a      	ldr	r2, [r7, #0]
 80035ce:	429a      	cmp	r2, r3
 80035d0:	d803      	bhi.n	80035da <HAL_SPI_Transmit+0x20c>
 80035d2:	683b      	ldr	r3, [r7, #0]
 80035d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035d8:	d102      	bne.n	80035e0 <HAL_SPI_Transmit+0x212>
 80035da:	683b      	ldr	r3, [r7, #0]
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d106      	bne.n	80035ee <HAL_SPI_Transmit+0x220>
        {
          errorcode = HAL_TIMEOUT;
 80035e0:	2303      	movs	r3, #3
 80035e2:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	2201      	movs	r2, #1
 80035e8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 80035ec:	e029      	b.n	8003642 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80035f2:	b29b      	uxth	r3, r3
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d1c9      	bne.n	800358c <HAL_SPI_Transmit+0x1be>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80035f8:	69ba      	ldr	r2, [r7, #24]
 80035fa:	6839      	ldr	r1, [r7, #0]
 80035fc:	68f8      	ldr	r0, [r7, #12]
 80035fe:	f000 f9c3 	bl	8003988 <SPI_EndRxTxTransaction>
 8003602:	4603      	mov	r3, r0
 8003604:	2b00      	cmp	r3, #0
 8003606:	d002      	beq.n	800360e <HAL_SPI_Transmit+0x240>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	2220      	movs	r2, #32
 800360c:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	689b      	ldr	r3, [r3, #8]
 8003612:	2b00      	cmp	r3, #0
 8003614:	d10a      	bne.n	800362c <HAL_SPI_Transmit+0x25e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003616:	2300      	movs	r3, #0
 8003618:	613b      	str	r3, [r7, #16]
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	68db      	ldr	r3, [r3, #12]
 8003620:	613b      	str	r3, [r7, #16]
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	689b      	ldr	r3, [r3, #8]
 8003628:	613b      	str	r3, [r7, #16]
 800362a:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003630:	2b00      	cmp	r3, #0
 8003632:	d002      	beq.n	800363a <HAL_SPI_Transmit+0x26c>
  {
    errorcode = HAL_ERROR;
 8003634:	2301      	movs	r3, #1
 8003636:	77fb      	strb	r3, [r7, #31]
 8003638:	e003      	b.n	8003642 <HAL_SPI_Transmit+0x274>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	2201      	movs	r2, #1
 800363e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	2200      	movs	r2, #0
 8003646:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 800364a:	7ffb      	ldrb	r3, [r7, #31]
}
 800364c:	4618      	mov	r0, r3
 800364e:	3720      	adds	r7, #32
 8003650:	46bd      	mov	sp, r7
 8003652:	bd80      	pop	{r7, pc}

08003654 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8003654:	b580      	push	{r7, lr}
 8003656:	b088      	sub	sp, #32
 8003658:	af00      	add	r7, sp, #0
 800365a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	685b      	ldr	r3, [r3, #4]
 8003662:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	689b      	ldr	r3, [r3, #8]
 800366a:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800366c:	69bb      	ldr	r3, [r7, #24]
 800366e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003672:	2b00      	cmp	r3, #0
 8003674:	d10e      	bne.n	8003694 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8003676:	69bb      	ldr	r3, [r7, #24]
 8003678:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800367c:	2b00      	cmp	r3, #0
 800367e:	d009      	beq.n	8003694 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8003680:	69fb      	ldr	r3, [r7, #28]
 8003682:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003686:	2b00      	cmp	r3, #0
 8003688:	d004      	beq.n	8003694 <HAL_SPI_IRQHandler+0x40>
  {
    hspi->RxISR(hspi);
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800368e:	6878      	ldr	r0, [r7, #4]
 8003690:	4798      	blx	r3
    return;
 8003692:	e0ce      	b.n	8003832 <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8003694:	69bb      	ldr	r3, [r7, #24]
 8003696:	f003 0302 	and.w	r3, r3, #2
 800369a:	2b00      	cmp	r3, #0
 800369c:	d009      	beq.n	80036b2 <HAL_SPI_IRQHandler+0x5e>
 800369e:	69fb      	ldr	r3, [r7, #28]
 80036a0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d004      	beq.n	80036b2 <HAL_SPI_IRQHandler+0x5e>
  {
    hspi->TxISR(hspi);
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80036ac:	6878      	ldr	r0, [r7, #4]
 80036ae:	4798      	blx	r3
    return;
 80036b0:	e0bf      	b.n	8003832 <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80036b2:	69bb      	ldr	r3, [r7, #24]
 80036b4:	f003 0320 	and.w	r3, r3, #32
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d10a      	bne.n	80036d2 <HAL_SPI_IRQHandler+0x7e>
 80036bc:	69bb      	ldr	r3, [r7, #24]
 80036be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d105      	bne.n	80036d2 <HAL_SPI_IRQHandler+0x7e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80036c6:	69bb      	ldr	r3, [r7, #24]
 80036c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	f000 80b0 	beq.w	8003832 <HAL_SPI_IRQHandler+0x1de>
 80036d2:	69fb      	ldr	r3, [r7, #28]
 80036d4:	f003 0320 	and.w	r3, r3, #32
 80036d8:	2b00      	cmp	r3, #0
 80036da:	f000 80aa 	beq.w	8003832 <HAL_SPI_IRQHandler+0x1de>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80036de:	69bb      	ldr	r3, [r7, #24]
 80036e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d023      	beq.n	8003730 <HAL_SPI_IRQHandler+0xdc>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80036ee:	b2db      	uxtb	r3, r3
 80036f0:	2b03      	cmp	r3, #3
 80036f2:	d011      	beq.n	8003718 <HAL_SPI_IRQHandler+0xc4>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036f8:	f043 0204 	orr.w	r2, r3, #4
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	655a      	str	r2, [r3, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003700:	2300      	movs	r3, #0
 8003702:	617b      	str	r3, [r7, #20]
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	68db      	ldr	r3, [r3, #12]
 800370a:	617b      	str	r3, [r7, #20]
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	689b      	ldr	r3, [r3, #8]
 8003712:	617b      	str	r3, [r7, #20]
 8003714:	697b      	ldr	r3, [r7, #20]
 8003716:	e00b      	b.n	8003730 <HAL_SPI_IRQHandler+0xdc>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003718:	2300      	movs	r3, #0
 800371a:	613b      	str	r3, [r7, #16]
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	68db      	ldr	r3, [r3, #12]
 8003722:	613b      	str	r3, [r7, #16]
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	689b      	ldr	r3, [r3, #8]
 800372a:	613b      	str	r3, [r7, #16]
 800372c:	693b      	ldr	r3, [r7, #16]
        return;
 800372e:	e080      	b.n	8003832 <HAL_SPI_IRQHandler+0x1de>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8003730:	69bb      	ldr	r3, [r7, #24]
 8003732:	f003 0320 	and.w	r3, r3, #32
 8003736:	2b00      	cmp	r3, #0
 8003738:	d014      	beq.n	8003764 <HAL_SPI_IRQHandler+0x110>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800373e:	f043 0201 	orr.w	r2, r3, #1
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8003746:	2300      	movs	r3, #0
 8003748:	60fb      	str	r3, [r7, #12]
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	689b      	ldr	r3, [r3, #8]
 8003750:	60fb      	str	r3, [r7, #12]
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	681a      	ldr	r2, [r3, #0]
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003760:	601a      	str	r2, [r3, #0]
 8003762:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8003764:	69bb      	ldr	r3, [r7, #24]
 8003766:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800376a:	2b00      	cmp	r3, #0
 800376c:	d00c      	beq.n	8003788 <HAL_SPI_IRQHandler+0x134>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003772:	f043 0208 	orr.w	r2, r3, #8
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800377a:	2300      	movs	r3, #0
 800377c:	60bb      	str	r3, [r7, #8]
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	689b      	ldr	r3, [r3, #8]
 8003784:	60bb      	str	r3, [r7, #8]
 8003786:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800378c:	2b00      	cmp	r3, #0
 800378e:	d04f      	beq.n	8003830 <HAL_SPI_IRQHandler+0x1dc>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	685a      	ldr	r2, [r3, #4]
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800379e:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	2201      	movs	r2, #1
 80037a4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 80037a8:	69fb      	ldr	r3, [r7, #28]
 80037aa:	f003 0302 	and.w	r3, r3, #2
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d104      	bne.n	80037bc <HAL_SPI_IRQHandler+0x168>
 80037b2:	69fb      	ldr	r3, [r7, #28]
 80037b4:	f003 0301 	and.w	r3, r3, #1
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d034      	beq.n	8003826 <HAL_SPI_IRQHandler+0x1d2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	685a      	ldr	r2, [r3, #4]
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	f022 0203 	bic.w	r2, r2, #3
 80037ca:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d011      	beq.n	80037f8 <HAL_SPI_IRQHandler+0x1a4>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80037d8:	4a17      	ldr	r2, [pc, #92]	@ (8003838 <HAL_SPI_IRQHandler+0x1e4>)
 80037da:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80037e0:	4618      	mov	r0, r3
 80037e2:	f7fe ff38 	bl	8002656 <HAL_DMA_Abort_IT>
 80037e6:	4603      	mov	r3, r0
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d005      	beq.n	80037f8 <HAL_SPI_IRQHandler+0x1a4>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80037f0:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	655a      	str	r2, [r3, #84]	@ 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d016      	beq.n	800382e <HAL_SPI_IRQHandler+0x1da>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003804:	4a0c      	ldr	r2, [pc, #48]	@ (8003838 <HAL_SPI_IRQHandler+0x1e4>)
 8003806:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800380c:	4618      	mov	r0, r3
 800380e:	f7fe ff22 	bl	8002656 <HAL_DMA_Abort_IT>
 8003812:	4603      	mov	r3, r0
 8003814:	2b00      	cmp	r3, #0
 8003816:	d00a      	beq.n	800382e <HAL_SPI_IRQHandler+0x1da>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800381c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	655a      	str	r2, [r3, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 8003824:	e003      	b.n	800382e <HAL_SPI_IRQHandler+0x1da>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8003826:	6878      	ldr	r0, [r7, #4]
 8003828:	f000 f808 	bl	800383c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800382c:	e000      	b.n	8003830 <HAL_SPI_IRQHandler+0x1dc>
        if (hspi->hdmatx != NULL)
 800382e:	bf00      	nop
    return;
 8003830:	bf00      	nop
  }
}
 8003832:	3720      	adds	r7, #32
 8003834:	46bd      	mov	sp, r7
 8003836:	bd80      	pop	{r7, pc}
 8003838:	08003851 	.word	0x08003851

0800383c <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800383c:	b480      	push	{r7}
 800383e:	b083      	sub	sp, #12
 8003840:	af00      	add	r7, sp, #0
 8003842:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8003844:	bf00      	nop
 8003846:	370c      	adds	r7, #12
 8003848:	46bd      	mov	sp, r7
 800384a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800384e:	4770      	bx	lr

08003850 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003850:	b580      	push	{r7, lr}
 8003852:	b084      	sub	sp, #16
 8003854:	af00      	add	r7, sp, #0
 8003856:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800385c:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	2200      	movs	r2, #0
 8003862:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	2200      	movs	r2, #0
 8003868:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800386a:	68f8      	ldr	r0, [r7, #12]
 800386c:	f7ff ffe6 	bl	800383c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003870:	bf00      	nop
 8003872:	3710      	adds	r7, #16
 8003874:	46bd      	mov	sp, r7
 8003876:	bd80      	pop	{r7, pc}

08003878 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003878:	b580      	push	{r7, lr}
 800387a:	b088      	sub	sp, #32
 800387c:	af00      	add	r7, sp, #0
 800387e:	60f8      	str	r0, [r7, #12]
 8003880:	60b9      	str	r1, [r7, #8]
 8003882:	603b      	str	r3, [r7, #0]
 8003884:	4613      	mov	r3, r2
 8003886:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003888:	f7fe fd34 	bl	80022f4 <HAL_GetTick>
 800388c:	4602      	mov	r2, r0
 800388e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003890:	1a9b      	subs	r3, r3, r2
 8003892:	683a      	ldr	r2, [r7, #0]
 8003894:	4413      	add	r3, r2
 8003896:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003898:	f7fe fd2c 	bl	80022f4 <HAL_GetTick>
 800389c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800389e:	4b39      	ldr	r3, [pc, #228]	@ (8003984 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	015b      	lsls	r3, r3, #5
 80038a4:	0d1b      	lsrs	r3, r3, #20
 80038a6:	69fa      	ldr	r2, [r7, #28]
 80038a8:	fb02 f303 	mul.w	r3, r2, r3
 80038ac:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80038ae:	e054      	b.n	800395a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80038b0:	683b      	ldr	r3, [r7, #0]
 80038b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038b6:	d050      	beq.n	800395a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80038b8:	f7fe fd1c 	bl	80022f4 <HAL_GetTick>
 80038bc:	4602      	mov	r2, r0
 80038be:	69bb      	ldr	r3, [r7, #24]
 80038c0:	1ad3      	subs	r3, r2, r3
 80038c2:	69fa      	ldr	r2, [r7, #28]
 80038c4:	429a      	cmp	r2, r3
 80038c6:	d902      	bls.n	80038ce <SPI_WaitFlagStateUntilTimeout+0x56>
 80038c8:	69fb      	ldr	r3, [r7, #28]
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d13d      	bne.n	800394a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	685a      	ldr	r2, [r3, #4]
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80038dc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	685b      	ldr	r3, [r3, #4]
 80038e2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80038e6:	d111      	bne.n	800390c <SPI_WaitFlagStateUntilTimeout+0x94>
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	689b      	ldr	r3, [r3, #8]
 80038ec:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80038f0:	d004      	beq.n	80038fc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	689b      	ldr	r3, [r3, #8]
 80038f6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80038fa:	d107      	bne.n	800390c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	681a      	ldr	r2, [r3, #0]
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800390a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003910:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003914:	d10f      	bne.n	8003936 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	681a      	ldr	r2, [r3, #0]
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003924:	601a      	str	r2, [r3, #0]
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	681a      	ldr	r2, [r3, #0]
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003934:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	2201      	movs	r2, #1
 800393a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	2200      	movs	r2, #0
 8003942:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8003946:	2303      	movs	r3, #3
 8003948:	e017      	b.n	800397a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800394a:	697b      	ldr	r3, [r7, #20]
 800394c:	2b00      	cmp	r3, #0
 800394e:	d101      	bne.n	8003954 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003950:	2300      	movs	r3, #0
 8003952:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003954:	697b      	ldr	r3, [r7, #20]
 8003956:	3b01      	subs	r3, #1
 8003958:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	689a      	ldr	r2, [r3, #8]
 8003960:	68bb      	ldr	r3, [r7, #8]
 8003962:	4013      	ands	r3, r2
 8003964:	68ba      	ldr	r2, [r7, #8]
 8003966:	429a      	cmp	r2, r3
 8003968:	bf0c      	ite	eq
 800396a:	2301      	moveq	r3, #1
 800396c:	2300      	movne	r3, #0
 800396e:	b2db      	uxtb	r3, r3
 8003970:	461a      	mov	r2, r3
 8003972:	79fb      	ldrb	r3, [r7, #7]
 8003974:	429a      	cmp	r2, r3
 8003976:	d19b      	bne.n	80038b0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003978:	2300      	movs	r3, #0
}
 800397a:	4618      	mov	r0, r3
 800397c:	3720      	adds	r7, #32
 800397e:	46bd      	mov	sp, r7
 8003980:	bd80      	pop	{r7, pc}
 8003982:	bf00      	nop
 8003984:	20000004 	.word	0x20000004

08003988 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003988:	b580      	push	{r7, lr}
 800398a:	b088      	sub	sp, #32
 800398c:	af02      	add	r7, sp, #8
 800398e:	60f8      	str	r0, [r7, #12]
 8003990:	60b9      	str	r1, [r7, #8]
 8003992:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	9300      	str	r3, [sp, #0]
 8003998:	68bb      	ldr	r3, [r7, #8]
 800399a:	2201      	movs	r2, #1
 800399c:	2102      	movs	r1, #2
 800399e:	68f8      	ldr	r0, [r7, #12]
 80039a0:	f7ff ff6a 	bl	8003878 <SPI_WaitFlagStateUntilTimeout>
 80039a4:	4603      	mov	r3, r0
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d007      	beq.n	80039ba <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80039ae:	f043 0220 	orr.w	r2, r3, #32
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80039b6:	2303      	movs	r3, #3
 80039b8:	e032      	b.n	8003a20 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80039ba:	4b1b      	ldr	r3, [pc, #108]	@ (8003a28 <SPI_EndRxTxTransaction+0xa0>)
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	4a1b      	ldr	r2, [pc, #108]	@ (8003a2c <SPI_EndRxTxTransaction+0xa4>)
 80039c0:	fba2 2303 	umull	r2, r3, r2, r3
 80039c4:	0d5b      	lsrs	r3, r3, #21
 80039c6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80039ca:	fb02 f303 	mul.w	r3, r2, r3
 80039ce:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	685b      	ldr	r3, [r3, #4]
 80039d4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80039d8:	d112      	bne.n	8003a00 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	9300      	str	r3, [sp, #0]
 80039de:	68bb      	ldr	r3, [r7, #8]
 80039e0:	2200      	movs	r2, #0
 80039e2:	2180      	movs	r1, #128	@ 0x80
 80039e4:	68f8      	ldr	r0, [r7, #12]
 80039e6:	f7ff ff47 	bl	8003878 <SPI_WaitFlagStateUntilTimeout>
 80039ea:	4603      	mov	r3, r0
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d016      	beq.n	8003a1e <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80039f4:	f043 0220 	orr.w	r2, r3, #32
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80039fc:	2303      	movs	r3, #3
 80039fe:	e00f      	b.n	8003a20 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8003a00:	697b      	ldr	r3, [r7, #20]
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d00a      	beq.n	8003a1c <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8003a06:	697b      	ldr	r3, [r7, #20]
 8003a08:	3b01      	subs	r3, #1
 8003a0a:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	689b      	ldr	r3, [r3, #8]
 8003a12:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a16:	2b80      	cmp	r3, #128	@ 0x80
 8003a18:	d0f2      	beq.n	8003a00 <SPI_EndRxTxTransaction+0x78>
 8003a1a:	e000      	b.n	8003a1e <SPI_EndRxTxTransaction+0x96>
        break;
 8003a1c:	bf00      	nop
  }

  return HAL_OK;
 8003a1e:	2300      	movs	r3, #0
}
 8003a20:	4618      	mov	r0, r3
 8003a22:	3718      	adds	r7, #24
 8003a24:	46bd      	mov	sp, r7
 8003a26:	bd80      	pop	{r7, pc}
 8003a28:	20000004 	.word	0x20000004
 8003a2c:	165e9f81 	.word	0x165e9f81

08003a30 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003a30:	b580      	push	{r7, lr}
 8003a32:	b082      	sub	sp, #8
 8003a34:	af00      	add	r7, sp, #0
 8003a36:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d101      	bne.n	8003a42 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003a3e:	2301      	movs	r3, #1
 8003a40:	e041      	b.n	8003ac6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003a48:	b2db      	uxtb	r3, r3
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d106      	bne.n	8003a5c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	2200      	movs	r2, #0
 8003a52:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003a56:	6878      	ldr	r0, [r7, #4]
 8003a58:	f7fe f9a0 	bl	8001d9c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	2202      	movs	r2, #2
 8003a60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681a      	ldr	r2, [r3, #0]
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	3304      	adds	r3, #4
 8003a6c:	4619      	mov	r1, r3
 8003a6e:	4610      	mov	r0, r2
 8003a70:	f000 fe2c 	bl	80046cc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	2201      	movs	r2, #1
 8003a78:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	2201      	movs	r2, #1
 8003a80:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	2201      	movs	r2, #1
 8003a88:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	2201      	movs	r2, #1
 8003a90:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	2201      	movs	r2, #1
 8003a98:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	2201      	movs	r2, #1
 8003aa0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	2201      	movs	r2, #1
 8003aa8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	2201      	movs	r2, #1
 8003ab0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	2201      	movs	r2, #1
 8003ab8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	2201      	movs	r2, #1
 8003ac0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003ac4:	2300      	movs	r3, #0
}
 8003ac6:	4618      	mov	r0, r3
 8003ac8:	3708      	adds	r7, #8
 8003aca:	46bd      	mov	sp, r7
 8003acc:	bd80      	pop	{r7, pc}

08003ace <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003ace:	b580      	push	{r7, lr}
 8003ad0:	b082      	sub	sp, #8
 8003ad2:	af00      	add	r7, sp, #0
 8003ad4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d101      	bne.n	8003ae0 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003adc:	2301      	movs	r3, #1
 8003ade:	e041      	b.n	8003b64 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003ae6:	b2db      	uxtb	r3, r3
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d106      	bne.n	8003afa <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	2200      	movs	r2, #0
 8003af0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003af4:	6878      	ldr	r0, [r7, #4]
 8003af6:	f000 f839 	bl	8003b6c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	2202      	movs	r2, #2
 8003afe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681a      	ldr	r2, [r3, #0]
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	3304      	adds	r3, #4
 8003b0a:	4619      	mov	r1, r3
 8003b0c:	4610      	mov	r0, r2
 8003b0e:	f000 fddd 	bl	80046cc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	2201      	movs	r2, #1
 8003b16:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	2201      	movs	r2, #1
 8003b1e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	2201      	movs	r2, #1
 8003b26:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	2201      	movs	r2, #1
 8003b2e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	2201      	movs	r2, #1
 8003b36:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	2201      	movs	r2, #1
 8003b3e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	2201      	movs	r2, #1
 8003b46:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	2201      	movs	r2, #1
 8003b4e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	2201      	movs	r2, #1
 8003b56:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	2201      	movs	r2, #1
 8003b5e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003b62:	2300      	movs	r3, #0
}
 8003b64:	4618      	mov	r0, r3
 8003b66:	3708      	adds	r7, #8
 8003b68:	46bd      	mov	sp, r7
 8003b6a:	bd80      	pop	{r7, pc}

08003b6c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003b6c:	b480      	push	{r7}
 8003b6e:	b083      	sub	sp, #12
 8003b70:	af00      	add	r7, sp, #0
 8003b72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003b74:	bf00      	nop
 8003b76:	370c      	adds	r7, #12
 8003b78:	46bd      	mov	sp, r7
 8003b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b7e:	4770      	bx	lr

08003b80 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003b80:	b580      	push	{r7, lr}
 8003b82:	b084      	sub	sp, #16
 8003b84:	af00      	add	r7, sp, #0
 8003b86:	6078      	str	r0, [r7, #4]
 8003b88:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003b8a:	683b      	ldr	r3, [r7, #0]
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d109      	bne.n	8003ba4 <HAL_TIM_PWM_Start+0x24>
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003b96:	b2db      	uxtb	r3, r3
 8003b98:	2b01      	cmp	r3, #1
 8003b9a:	bf14      	ite	ne
 8003b9c:	2301      	movne	r3, #1
 8003b9e:	2300      	moveq	r3, #0
 8003ba0:	b2db      	uxtb	r3, r3
 8003ba2:	e022      	b.n	8003bea <HAL_TIM_PWM_Start+0x6a>
 8003ba4:	683b      	ldr	r3, [r7, #0]
 8003ba6:	2b04      	cmp	r3, #4
 8003ba8:	d109      	bne.n	8003bbe <HAL_TIM_PWM_Start+0x3e>
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003bb0:	b2db      	uxtb	r3, r3
 8003bb2:	2b01      	cmp	r3, #1
 8003bb4:	bf14      	ite	ne
 8003bb6:	2301      	movne	r3, #1
 8003bb8:	2300      	moveq	r3, #0
 8003bba:	b2db      	uxtb	r3, r3
 8003bbc:	e015      	b.n	8003bea <HAL_TIM_PWM_Start+0x6a>
 8003bbe:	683b      	ldr	r3, [r7, #0]
 8003bc0:	2b08      	cmp	r3, #8
 8003bc2:	d109      	bne.n	8003bd8 <HAL_TIM_PWM_Start+0x58>
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003bca:	b2db      	uxtb	r3, r3
 8003bcc:	2b01      	cmp	r3, #1
 8003bce:	bf14      	ite	ne
 8003bd0:	2301      	movne	r3, #1
 8003bd2:	2300      	moveq	r3, #0
 8003bd4:	b2db      	uxtb	r3, r3
 8003bd6:	e008      	b.n	8003bea <HAL_TIM_PWM_Start+0x6a>
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003bde:	b2db      	uxtb	r3, r3
 8003be0:	2b01      	cmp	r3, #1
 8003be2:	bf14      	ite	ne
 8003be4:	2301      	movne	r3, #1
 8003be6:	2300      	moveq	r3, #0
 8003be8:	b2db      	uxtb	r3, r3
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d001      	beq.n	8003bf2 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8003bee:	2301      	movs	r3, #1
 8003bf0:	e068      	b.n	8003cc4 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003bf2:	683b      	ldr	r3, [r7, #0]
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d104      	bne.n	8003c02 <HAL_TIM_PWM_Start+0x82>
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	2202      	movs	r2, #2
 8003bfc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003c00:	e013      	b.n	8003c2a <HAL_TIM_PWM_Start+0xaa>
 8003c02:	683b      	ldr	r3, [r7, #0]
 8003c04:	2b04      	cmp	r3, #4
 8003c06:	d104      	bne.n	8003c12 <HAL_TIM_PWM_Start+0x92>
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	2202      	movs	r2, #2
 8003c0c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003c10:	e00b      	b.n	8003c2a <HAL_TIM_PWM_Start+0xaa>
 8003c12:	683b      	ldr	r3, [r7, #0]
 8003c14:	2b08      	cmp	r3, #8
 8003c16:	d104      	bne.n	8003c22 <HAL_TIM_PWM_Start+0xa2>
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	2202      	movs	r2, #2
 8003c1c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003c20:	e003      	b.n	8003c2a <HAL_TIM_PWM_Start+0xaa>
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	2202      	movs	r2, #2
 8003c26:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	2201      	movs	r2, #1
 8003c30:	6839      	ldr	r1, [r7, #0]
 8003c32:	4618      	mov	r0, r3
 8003c34:	f001 f91a 	bl	8004e6c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	4a23      	ldr	r2, [pc, #140]	@ (8003ccc <HAL_TIM_PWM_Start+0x14c>)
 8003c3e:	4293      	cmp	r3, r2
 8003c40:	d107      	bne.n	8003c52 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003c50:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	4a1d      	ldr	r2, [pc, #116]	@ (8003ccc <HAL_TIM_PWM_Start+0x14c>)
 8003c58:	4293      	cmp	r3, r2
 8003c5a:	d018      	beq.n	8003c8e <HAL_TIM_PWM_Start+0x10e>
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003c64:	d013      	beq.n	8003c8e <HAL_TIM_PWM_Start+0x10e>
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	4a19      	ldr	r2, [pc, #100]	@ (8003cd0 <HAL_TIM_PWM_Start+0x150>)
 8003c6c:	4293      	cmp	r3, r2
 8003c6e:	d00e      	beq.n	8003c8e <HAL_TIM_PWM_Start+0x10e>
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	4a17      	ldr	r2, [pc, #92]	@ (8003cd4 <HAL_TIM_PWM_Start+0x154>)
 8003c76:	4293      	cmp	r3, r2
 8003c78:	d009      	beq.n	8003c8e <HAL_TIM_PWM_Start+0x10e>
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	4a16      	ldr	r2, [pc, #88]	@ (8003cd8 <HAL_TIM_PWM_Start+0x158>)
 8003c80:	4293      	cmp	r3, r2
 8003c82:	d004      	beq.n	8003c8e <HAL_TIM_PWM_Start+0x10e>
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	4a14      	ldr	r2, [pc, #80]	@ (8003cdc <HAL_TIM_PWM_Start+0x15c>)
 8003c8a:	4293      	cmp	r3, r2
 8003c8c:	d111      	bne.n	8003cb2 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	689b      	ldr	r3, [r3, #8]
 8003c94:	f003 0307 	and.w	r3, r3, #7
 8003c98:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	2b06      	cmp	r3, #6
 8003c9e:	d010      	beq.n	8003cc2 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	681a      	ldr	r2, [r3, #0]
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	f042 0201 	orr.w	r2, r2, #1
 8003cae:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003cb0:	e007      	b.n	8003cc2 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	681a      	ldr	r2, [r3, #0]
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	f042 0201 	orr.w	r2, r2, #1
 8003cc0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003cc2:	2300      	movs	r3, #0
}
 8003cc4:	4618      	mov	r0, r3
 8003cc6:	3710      	adds	r7, #16
 8003cc8:	46bd      	mov	sp, r7
 8003cca:	bd80      	pop	{r7, pc}
 8003ccc:	40010000 	.word	0x40010000
 8003cd0:	40000400 	.word	0x40000400
 8003cd4:	40000800 	.word	0x40000800
 8003cd8:	40000c00 	.word	0x40000c00
 8003cdc:	40014000 	.word	0x40014000

08003ce0 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8003ce0:	b580      	push	{r7, lr}
 8003ce2:	b082      	sub	sp, #8
 8003ce4:	af00      	add	r7, sp, #0
 8003ce6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d101      	bne.n	8003cf2 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8003cee:	2301      	movs	r3, #1
 8003cf0:	e041      	b.n	8003d76 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003cf8:	b2db      	uxtb	r3, r3
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d106      	bne.n	8003d0c <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	2200      	movs	r2, #0
 8003d02:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8003d06:	6878      	ldr	r0, [r7, #4]
 8003d08:	f000 f839 	bl	8003d7e <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	2202      	movs	r2, #2
 8003d10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681a      	ldr	r2, [r3, #0]
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	3304      	adds	r3, #4
 8003d1c:	4619      	mov	r1, r3
 8003d1e:	4610      	mov	r0, r2
 8003d20:	f000 fcd4 	bl	80046cc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	2201      	movs	r2, #1
 8003d28:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	2201      	movs	r2, #1
 8003d30:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	2201      	movs	r2, #1
 8003d38:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	2201      	movs	r2, #1
 8003d40:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	2201      	movs	r2, #1
 8003d48:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	2201      	movs	r2, #1
 8003d50:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	2201      	movs	r2, #1
 8003d58:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	2201      	movs	r2, #1
 8003d60:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	2201      	movs	r2, #1
 8003d68:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	2201      	movs	r2, #1
 8003d70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003d74:	2300      	movs	r3, #0
}
 8003d76:	4618      	mov	r0, r3
 8003d78:	3708      	adds	r7, #8
 8003d7a:	46bd      	mov	sp, r7
 8003d7c:	bd80      	pop	{r7, pc}

08003d7e <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8003d7e:	b480      	push	{r7}
 8003d80:	b083      	sub	sp, #12
 8003d82:	af00      	add	r7, sp, #0
 8003d84:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8003d86:	bf00      	nop
 8003d88:	370c      	adds	r7, #12
 8003d8a:	46bd      	mov	sp, r7
 8003d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d90:	4770      	bx	lr
	...

08003d94 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003d94:	b580      	push	{r7, lr}
 8003d96:	b084      	sub	sp, #16
 8003d98:	af00      	add	r7, sp, #0
 8003d9a:	6078      	str	r0, [r7, #4]
 8003d9c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003d9e:	2300      	movs	r3, #0
 8003da0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8003da2:	683b      	ldr	r3, [r7, #0]
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d104      	bne.n	8003db2 <HAL_TIM_IC_Start_IT+0x1e>
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003dae:	b2db      	uxtb	r3, r3
 8003db0:	e013      	b.n	8003dda <HAL_TIM_IC_Start_IT+0x46>
 8003db2:	683b      	ldr	r3, [r7, #0]
 8003db4:	2b04      	cmp	r3, #4
 8003db6:	d104      	bne.n	8003dc2 <HAL_TIM_IC_Start_IT+0x2e>
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003dbe:	b2db      	uxtb	r3, r3
 8003dc0:	e00b      	b.n	8003dda <HAL_TIM_IC_Start_IT+0x46>
 8003dc2:	683b      	ldr	r3, [r7, #0]
 8003dc4:	2b08      	cmp	r3, #8
 8003dc6:	d104      	bne.n	8003dd2 <HAL_TIM_IC_Start_IT+0x3e>
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003dce:	b2db      	uxtb	r3, r3
 8003dd0:	e003      	b.n	8003dda <HAL_TIM_IC_Start_IT+0x46>
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003dd8:	b2db      	uxtb	r3, r3
 8003dda:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8003ddc:	683b      	ldr	r3, [r7, #0]
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d104      	bne.n	8003dec <HAL_TIM_IC_Start_IT+0x58>
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003de8:	b2db      	uxtb	r3, r3
 8003dea:	e013      	b.n	8003e14 <HAL_TIM_IC_Start_IT+0x80>
 8003dec:	683b      	ldr	r3, [r7, #0]
 8003dee:	2b04      	cmp	r3, #4
 8003df0:	d104      	bne.n	8003dfc <HAL_TIM_IC_Start_IT+0x68>
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8003df8:	b2db      	uxtb	r3, r3
 8003dfa:	e00b      	b.n	8003e14 <HAL_TIM_IC_Start_IT+0x80>
 8003dfc:	683b      	ldr	r3, [r7, #0]
 8003dfe:	2b08      	cmp	r3, #8
 8003e00:	d104      	bne.n	8003e0c <HAL_TIM_IC_Start_IT+0x78>
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003e08:	b2db      	uxtb	r3, r3
 8003e0a:	e003      	b.n	8003e14 <HAL_TIM_IC_Start_IT+0x80>
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003e12:	b2db      	uxtb	r3, r3
 8003e14:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8003e16:	7bbb      	ldrb	r3, [r7, #14]
 8003e18:	2b01      	cmp	r3, #1
 8003e1a:	d102      	bne.n	8003e22 <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8003e1c:	7b7b      	ldrb	r3, [r7, #13]
 8003e1e:	2b01      	cmp	r3, #1
 8003e20:	d001      	beq.n	8003e26 <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 8003e22:	2301      	movs	r3, #1
 8003e24:	e0c2      	b.n	8003fac <HAL_TIM_IC_Start_IT+0x218>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003e26:	683b      	ldr	r3, [r7, #0]
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d104      	bne.n	8003e36 <HAL_TIM_IC_Start_IT+0xa2>
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	2202      	movs	r2, #2
 8003e30:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003e34:	e013      	b.n	8003e5e <HAL_TIM_IC_Start_IT+0xca>
 8003e36:	683b      	ldr	r3, [r7, #0]
 8003e38:	2b04      	cmp	r3, #4
 8003e3a:	d104      	bne.n	8003e46 <HAL_TIM_IC_Start_IT+0xb2>
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	2202      	movs	r2, #2
 8003e40:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003e44:	e00b      	b.n	8003e5e <HAL_TIM_IC_Start_IT+0xca>
 8003e46:	683b      	ldr	r3, [r7, #0]
 8003e48:	2b08      	cmp	r3, #8
 8003e4a:	d104      	bne.n	8003e56 <HAL_TIM_IC_Start_IT+0xc2>
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	2202      	movs	r2, #2
 8003e50:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003e54:	e003      	b.n	8003e5e <HAL_TIM_IC_Start_IT+0xca>
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	2202      	movs	r2, #2
 8003e5a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003e5e:	683b      	ldr	r3, [r7, #0]
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d104      	bne.n	8003e6e <HAL_TIM_IC_Start_IT+0xda>
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	2202      	movs	r2, #2
 8003e68:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003e6c:	e013      	b.n	8003e96 <HAL_TIM_IC_Start_IT+0x102>
 8003e6e:	683b      	ldr	r3, [r7, #0]
 8003e70:	2b04      	cmp	r3, #4
 8003e72:	d104      	bne.n	8003e7e <HAL_TIM_IC_Start_IT+0xea>
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	2202      	movs	r2, #2
 8003e78:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003e7c:	e00b      	b.n	8003e96 <HAL_TIM_IC_Start_IT+0x102>
 8003e7e:	683b      	ldr	r3, [r7, #0]
 8003e80:	2b08      	cmp	r3, #8
 8003e82:	d104      	bne.n	8003e8e <HAL_TIM_IC_Start_IT+0xfa>
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	2202      	movs	r2, #2
 8003e88:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003e8c:	e003      	b.n	8003e96 <HAL_TIM_IC_Start_IT+0x102>
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	2202      	movs	r2, #2
 8003e92:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  switch (Channel)
 8003e96:	683b      	ldr	r3, [r7, #0]
 8003e98:	2b0c      	cmp	r3, #12
 8003e9a:	d841      	bhi.n	8003f20 <HAL_TIM_IC_Start_IT+0x18c>
 8003e9c:	a201      	add	r2, pc, #4	@ (adr r2, 8003ea4 <HAL_TIM_IC_Start_IT+0x110>)
 8003e9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ea2:	bf00      	nop
 8003ea4:	08003ed9 	.word	0x08003ed9
 8003ea8:	08003f21 	.word	0x08003f21
 8003eac:	08003f21 	.word	0x08003f21
 8003eb0:	08003f21 	.word	0x08003f21
 8003eb4:	08003eeb 	.word	0x08003eeb
 8003eb8:	08003f21 	.word	0x08003f21
 8003ebc:	08003f21 	.word	0x08003f21
 8003ec0:	08003f21 	.word	0x08003f21
 8003ec4:	08003efd 	.word	0x08003efd
 8003ec8:	08003f21 	.word	0x08003f21
 8003ecc:	08003f21 	.word	0x08003f21
 8003ed0:	08003f21 	.word	0x08003f21
 8003ed4:	08003f0f 	.word	0x08003f0f
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	68da      	ldr	r2, [r3, #12]
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	f042 0202 	orr.w	r2, r2, #2
 8003ee6:	60da      	str	r2, [r3, #12]
      break;
 8003ee8:	e01d      	b.n	8003f26 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	68da      	ldr	r2, [r3, #12]
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	f042 0204 	orr.w	r2, r2, #4
 8003ef8:	60da      	str	r2, [r3, #12]
      break;
 8003efa:	e014      	b.n	8003f26 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	68da      	ldr	r2, [r3, #12]
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	f042 0208 	orr.w	r2, r2, #8
 8003f0a:	60da      	str	r2, [r3, #12]
      break;
 8003f0c:	e00b      	b.n	8003f26 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	68da      	ldr	r2, [r3, #12]
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	f042 0210 	orr.w	r2, r2, #16
 8003f1c:	60da      	str	r2, [r3, #12]
      break;
 8003f1e:	e002      	b.n	8003f26 <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8003f20:	2301      	movs	r3, #1
 8003f22:	73fb      	strb	r3, [r7, #15]
      break;
 8003f24:	bf00      	nop
  }

  if (status == HAL_OK)
 8003f26:	7bfb      	ldrb	r3, [r7, #15]
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d13e      	bne.n	8003faa <HAL_TIM_IC_Start_IT+0x216>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	2201      	movs	r2, #1
 8003f32:	6839      	ldr	r1, [r7, #0]
 8003f34:	4618      	mov	r0, r3
 8003f36:	f000 ff99 	bl	8004e6c <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	4a1d      	ldr	r2, [pc, #116]	@ (8003fb4 <HAL_TIM_IC_Start_IT+0x220>)
 8003f40:	4293      	cmp	r3, r2
 8003f42:	d018      	beq.n	8003f76 <HAL_TIM_IC_Start_IT+0x1e2>
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003f4c:	d013      	beq.n	8003f76 <HAL_TIM_IC_Start_IT+0x1e2>
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	4a19      	ldr	r2, [pc, #100]	@ (8003fb8 <HAL_TIM_IC_Start_IT+0x224>)
 8003f54:	4293      	cmp	r3, r2
 8003f56:	d00e      	beq.n	8003f76 <HAL_TIM_IC_Start_IT+0x1e2>
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	4a17      	ldr	r2, [pc, #92]	@ (8003fbc <HAL_TIM_IC_Start_IT+0x228>)
 8003f5e:	4293      	cmp	r3, r2
 8003f60:	d009      	beq.n	8003f76 <HAL_TIM_IC_Start_IT+0x1e2>
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	4a16      	ldr	r2, [pc, #88]	@ (8003fc0 <HAL_TIM_IC_Start_IT+0x22c>)
 8003f68:	4293      	cmp	r3, r2
 8003f6a:	d004      	beq.n	8003f76 <HAL_TIM_IC_Start_IT+0x1e2>
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	4a14      	ldr	r2, [pc, #80]	@ (8003fc4 <HAL_TIM_IC_Start_IT+0x230>)
 8003f72:	4293      	cmp	r3, r2
 8003f74:	d111      	bne.n	8003f9a <HAL_TIM_IC_Start_IT+0x206>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	689b      	ldr	r3, [r3, #8]
 8003f7c:	f003 0307 	and.w	r3, r3, #7
 8003f80:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003f82:	68bb      	ldr	r3, [r7, #8]
 8003f84:	2b06      	cmp	r3, #6
 8003f86:	d010      	beq.n	8003faa <HAL_TIM_IC_Start_IT+0x216>
      {
        __HAL_TIM_ENABLE(htim);
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	681a      	ldr	r2, [r3, #0]
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	f042 0201 	orr.w	r2, r2, #1
 8003f96:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003f98:	e007      	b.n	8003faa <HAL_TIM_IC_Start_IT+0x216>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	681a      	ldr	r2, [r3, #0]
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	f042 0201 	orr.w	r2, r2, #1
 8003fa8:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8003faa:	7bfb      	ldrb	r3, [r7, #15]
}
 8003fac:	4618      	mov	r0, r3
 8003fae:	3710      	adds	r7, #16
 8003fb0:	46bd      	mov	sp, r7
 8003fb2:	bd80      	pop	{r7, pc}
 8003fb4:	40010000 	.word	0x40010000
 8003fb8:	40000400 	.word	0x40000400
 8003fbc:	40000800 	.word	0x40000800
 8003fc0:	40000c00 	.word	0x40000c00
 8003fc4:	40014000 	.word	0x40014000

08003fc8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003fc8:	b580      	push	{r7, lr}
 8003fca:	b084      	sub	sp, #16
 8003fcc:	af00      	add	r7, sp, #0
 8003fce:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	68db      	ldr	r3, [r3, #12]
 8003fd6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	691b      	ldr	r3, [r3, #16]
 8003fde:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003fe0:	68bb      	ldr	r3, [r7, #8]
 8003fe2:	f003 0302 	and.w	r3, r3, #2
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d020      	beq.n	800402c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	f003 0302 	and.w	r3, r3, #2
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d01b      	beq.n	800402c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	f06f 0202 	mvn.w	r2, #2
 8003ffc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	2201      	movs	r2, #1
 8004002:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	699b      	ldr	r3, [r3, #24]
 800400a:	f003 0303 	and.w	r3, r3, #3
 800400e:	2b00      	cmp	r3, #0
 8004010:	d003      	beq.n	800401a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004012:	6878      	ldr	r0, [r7, #4]
 8004014:	f7fc ffe4 	bl	8000fe0 <HAL_TIM_IC_CaptureCallback>
 8004018:	e005      	b.n	8004026 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800401a:	6878      	ldr	r0, [r7, #4]
 800401c:	f000 fb38 	bl	8004690 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004020:	6878      	ldr	r0, [r7, #4]
 8004022:	f000 fb3f 	bl	80046a4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	2200      	movs	r2, #0
 800402a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800402c:	68bb      	ldr	r3, [r7, #8]
 800402e:	f003 0304 	and.w	r3, r3, #4
 8004032:	2b00      	cmp	r3, #0
 8004034:	d020      	beq.n	8004078 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	f003 0304 	and.w	r3, r3, #4
 800403c:	2b00      	cmp	r3, #0
 800403e:	d01b      	beq.n	8004078 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	f06f 0204 	mvn.w	r2, #4
 8004048:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	2202      	movs	r2, #2
 800404e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	699b      	ldr	r3, [r3, #24]
 8004056:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800405a:	2b00      	cmp	r3, #0
 800405c:	d003      	beq.n	8004066 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800405e:	6878      	ldr	r0, [r7, #4]
 8004060:	f7fc ffbe 	bl	8000fe0 <HAL_TIM_IC_CaptureCallback>
 8004064:	e005      	b.n	8004072 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004066:	6878      	ldr	r0, [r7, #4]
 8004068:	f000 fb12 	bl	8004690 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800406c:	6878      	ldr	r0, [r7, #4]
 800406e:	f000 fb19 	bl	80046a4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	2200      	movs	r2, #0
 8004076:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004078:	68bb      	ldr	r3, [r7, #8]
 800407a:	f003 0308 	and.w	r3, r3, #8
 800407e:	2b00      	cmp	r3, #0
 8004080:	d020      	beq.n	80040c4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	f003 0308 	and.w	r3, r3, #8
 8004088:	2b00      	cmp	r3, #0
 800408a:	d01b      	beq.n	80040c4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	f06f 0208 	mvn.w	r2, #8
 8004094:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	2204      	movs	r2, #4
 800409a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	69db      	ldr	r3, [r3, #28]
 80040a2:	f003 0303 	and.w	r3, r3, #3
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d003      	beq.n	80040b2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80040aa:	6878      	ldr	r0, [r7, #4]
 80040ac:	f7fc ff98 	bl	8000fe0 <HAL_TIM_IC_CaptureCallback>
 80040b0:	e005      	b.n	80040be <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80040b2:	6878      	ldr	r0, [r7, #4]
 80040b4:	f000 faec 	bl	8004690 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80040b8:	6878      	ldr	r0, [r7, #4]
 80040ba:	f000 faf3 	bl	80046a4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	2200      	movs	r2, #0
 80040c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80040c4:	68bb      	ldr	r3, [r7, #8]
 80040c6:	f003 0310 	and.w	r3, r3, #16
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d020      	beq.n	8004110 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	f003 0310 	and.w	r3, r3, #16
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d01b      	beq.n	8004110 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	f06f 0210 	mvn.w	r2, #16
 80040e0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	2208      	movs	r2, #8
 80040e6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	69db      	ldr	r3, [r3, #28]
 80040ee:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d003      	beq.n	80040fe <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80040f6:	6878      	ldr	r0, [r7, #4]
 80040f8:	f7fc ff72 	bl	8000fe0 <HAL_TIM_IC_CaptureCallback>
 80040fc:	e005      	b.n	800410a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80040fe:	6878      	ldr	r0, [r7, #4]
 8004100:	f000 fac6 	bl	8004690 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004104:	6878      	ldr	r0, [r7, #4]
 8004106:	f000 facd 	bl	80046a4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	2200      	movs	r2, #0
 800410e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004110:	68bb      	ldr	r3, [r7, #8]
 8004112:	f003 0301 	and.w	r3, r3, #1
 8004116:	2b00      	cmp	r3, #0
 8004118:	d00c      	beq.n	8004134 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	f003 0301 	and.w	r3, r3, #1
 8004120:	2b00      	cmp	r3, #0
 8004122:	d007      	beq.n	8004134 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	f06f 0201 	mvn.w	r2, #1
 800412c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800412e:	6878      	ldr	r0, [r7, #4]
 8004130:	f000 faa4 	bl	800467c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004134:	68bb      	ldr	r3, [r7, #8]
 8004136:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800413a:	2b00      	cmp	r3, #0
 800413c:	d00c      	beq.n	8004158 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004144:	2b00      	cmp	r3, #0
 8004146:	d007      	beq.n	8004158 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004150:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004152:	6878      	ldr	r0, [r7, #4]
 8004154:	f000 ff28 	bl	8004fa8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004158:	68bb      	ldr	r3, [r7, #8]
 800415a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800415e:	2b00      	cmp	r3, #0
 8004160:	d00c      	beq.n	800417c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004168:	2b00      	cmp	r3, #0
 800416a:	d007      	beq.n	800417c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004174:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004176:	6878      	ldr	r0, [r7, #4]
 8004178:	f000 fa9e 	bl	80046b8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800417c:	68bb      	ldr	r3, [r7, #8]
 800417e:	f003 0320 	and.w	r3, r3, #32
 8004182:	2b00      	cmp	r3, #0
 8004184:	d00c      	beq.n	80041a0 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	f003 0320 	and.w	r3, r3, #32
 800418c:	2b00      	cmp	r3, #0
 800418e:	d007      	beq.n	80041a0 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	f06f 0220 	mvn.w	r2, #32
 8004198:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800419a:	6878      	ldr	r0, [r7, #4]
 800419c:	f000 fefa 	bl	8004f94 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80041a0:	bf00      	nop
 80041a2:	3710      	adds	r7, #16
 80041a4:	46bd      	mov	sp, r7
 80041a6:	bd80      	pop	{r7, pc}

080041a8 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80041a8:	b580      	push	{r7, lr}
 80041aa:	b086      	sub	sp, #24
 80041ac:	af00      	add	r7, sp, #0
 80041ae:	60f8      	str	r0, [r7, #12]
 80041b0:	60b9      	str	r1, [r7, #8]
 80041b2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80041b4:	2300      	movs	r3, #0
 80041b6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80041be:	2b01      	cmp	r3, #1
 80041c0:	d101      	bne.n	80041c6 <HAL_TIM_IC_ConfigChannel+0x1e>
 80041c2:	2302      	movs	r3, #2
 80041c4:	e088      	b.n	80042d8 <HAL_TIM_IC_ConfigChannel+0x130>
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	2201      	movs	r2, #1
 80041ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d11b      	bne.n	800420c <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80041d8:	68bb      	ldr	r3, [r7, #8]
 80041da:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80041dc:	68bb      	ldr	r3, [r7, #8]
 80041de:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80041e0:	68bb      	ldr	r3, [r7, #8]
 80041e2:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 80041e4:	f000 fc8a 	bl	8004afc <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	699a      	ldr	r2, [r3, #24]
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	f022 020c 	bic.w	r2, r2, #12
 80041f6:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	6999      	ldr	r1, [r3, #24]
 80041fe:	68bb      	ldr	r3, [r7, #8]
 8004200:	689a      	ldr	r2, [r3, #8]
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	430a      	orrs	r2, r1
 8004208:	619a      	str	r2, [r3, #24]
 800420a:	e060      	b.n	80042ce <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	2b04      	cmp	r3, #4
 8004210:	d11c      	bne.n	800424c <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004216:	68bb      	ldr	r3, [r7, #8]
 8004218:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800421a:	68bb      	ldr	r3, [r7, #8]
 800421c:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800421e:	68bb      	ldr	r3, [r7, #8]
 8004220:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8004222:	f000 fd02 	bl	8004c2a <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	699a      	ldr	r2, [r3, #24]
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8004234:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	6999      	ldr	r1, [r3, #24]
 800423c:	68bb      	ldr	r3, [r7, #8]
 800423e:	689b      	ldr	r3, [r3, #8]
 8004240:	021a      	lsls	r2, r3, #8
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	430a      	orrs	r2, r1
 8004248:	619a      	str	r2, [r3, #24]
 800424a:	e040      	b.n	80042ce <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	2b08      	cmp	r3, #8
 8004250:	d11b      	bne.n	800428a <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004256:	68bb      	ldr	r3, [r7, #8]
 8004258:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800425a:	68bb      	ldr	r3, [r7, #8]
 800425c:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800425e:	68bb      	ldr	r3, [r7, #8]
 8004260:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8004262:	f000 fd4f 	bl	8004d04 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	69da      	ldr	r2, [r3, #28]
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	f022 020c 	bic.w	r2, r2, #12
 8004274:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	69d9      	ldr	r1, [r3, #28]
 800427c:	68bb      	ldr	r3, [r7, #8]
 800427e:	689a      	ldr	r2, [r3, #8]
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	430a      	orrs	r2, r1
 8004286:	61da      	str	r2, [r3, #28]
 8004288:	e021      	b.n	80042ce <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	2b0c      	cmp	r3, #12
 800428e:	d11c      	bne.n	80042ca <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004294:	68bb      	ldr	r3, [r7, #8]
 8004296:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004298:	68bb      	ldr	r3, [r7, #8]
 800429a:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800429c:	68bb      	ldr	r3, [r7, #8]
 800429e:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 80042a0:	f000 fd6c 	bl	8004d7c <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	69da      	ldr	r2, [r3, #28]
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80042b2:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	69d9      	ldr	r1, [r3, #28]
 80042ba:	68bb      	ldr	r3, [r7, #8]
 80042bc:	689b      	ldr	r3, [r3, #8]
 80042be:	021a      	lsls	r2, r3, #8
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	430a      	orrs	r2, r1
 80042c6:	61da      	str	r2, [r3, #28]
 80042c8:	e001      	b.n	80042ce <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 80042ca:	2301      	movs	r3, #1
 80042cc:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	2200      	movs	r2, #0
 80042d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80042d6:	7dfb      	ldrb	r3, [r7, #23]
}
 80042d8:	4618      	mov	r0, r3
 80042da:	3718      	adds	r7, #24
 80042dc:	46bd      	mov	sp, r7
 80042de:	bd80      	pop	{r7, pc}

080042e0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80042e0:	b580      	push	{r7, lr}
 80042e2:	b086      	sub	sp, #24
 80042e4:	af00      	add	r7, sp, #0
 80042e6:	60f8      	str	r0, [r7, #12]
 80042e8:	60b9      	str	r1, [r7, #8]
 80042ea:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80042ec:	2300      	movs	r3, #0
 80042ee:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80042f6:	2b01      	cmp	r3, #1
 80042f8:	d101      	bne.n	80042fe <HAL_TIM_PWM_ConfigChannel+0x1e>
 80042fa:	2302      	movs	r3, #2
 80042fc:	e0ae      	b.n	800445c <HAL_TIM_PWM_ConfigChannel+0x17c>
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	2201      	movs	r2, #1
 8004302:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	2b0c      	cmp	r3, #12
 800430a:	f200 809f 	bhi.w	800444c <HAL_TIM_PWM_ConfigChannel+0x16c>
 800430e:	a201      	add	r2, pc, #4	@ (adr r2, 8004314 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004310:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004314:	08004349 	.word	0x08004349
 8004318:	0800444d 	.word	0x0800444d
 800431c:	0800444d 	.word	0x0800444d
 8004320:	0800444d 	.word	0x0800444d
 8004324:	08004389 	.word	0x08004389
 8004328:	0800444d 	.word	0x0800444d
 800432c:	0800444d 	.word	0x0800444d
 8004330:	0800444d 	.word	0x0800444d
 8004334:	080043cb 	.word	0x080043cb
 8004338:	0800444d 	.word	0x0800444d
 800433c:	0800444d 	.word	0x0800444d
 8004340:	0800444d 	.word	0x0800444d
 8004344:	0800440b 	.word	0x0800440b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	68b9      	ldr	r1, [r7, #8]
 800434e:	4618      	mov	r0, r3
 8004350:	f000 fa48 	bl	80047e4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	699a      	ldr	r2, [r3, #24]
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	f042 0208 	orr.w	r2, r2, #8
 8004362:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	699a      	ldr	r2, [r3, #24]
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	f022 0204 	bic.w	r2, r2, #4
 8004372:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	6999      	ldr	r1, [r3, #24]
 800437a:	68bb      	ldr	r3, [r7, #8]
 800437c:	691a      	ldr	r2, [r3, #16]
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	430a      	orrs	r2, r1
 8004384:	619a      	str	r2, [r3, #24]
      break;
 8004386:	e064      	b.n	8004452 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	68b9      	ldr	r1, [r7, #8]
 800438e:	4618      	mov	r0, r3
 8004390:	f000 fa8e 	bl	80048b0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	699a      	ldr	r2, [r3, #24]
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80043a2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	699a      	ldr	r2, [r3, #24]
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80043b2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	6999      	ldr	r1, [r3, #24]
 80043ba:	68bb      	ldr	r3, [r7, #8]
 80043bc:	691b      	ldr	r3, [r3, #16]
 80043be:	021a      	lsls	r2, r3, #8
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	430a      	orrs	r2, r1
 80043c6:	619a      	str	r2, [r3, #24]
      break;
 80043c8:	e043      	b.n	8004452 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	68b9      	ldr	r1, [r7, #8]
 80043d0:	4618      	mov	r0, r3
 80043d2:	f000 fad9 	bl	8004988 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	69da      	ldr	r2, [r3, #28]
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	f042 0208 	orr.w	r2, r2, #8
 80043e4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	69da      	ldr	r2, [r3, #28]
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	f022 0204 	bic.w	r2, r2, #4
 80043f4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	69d9      	ldr	r1, [r3, #28]
 80043fc:	68bb      	ldr	r3, [r7, #8]
 80043fe:	691a      	ldr	r2, [r3, #16]
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	430a      	orrs	r2, r1
 8004406:	61da      	str	r2, [r3, #28]
      break;
 8004408:	e023      	b.n	8004452 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	68b9      	ldr	r1, [r7, #8]
 8004410:	4618      	mov	r0, r3
 8004412:	f000 fb23 	bl	8004a5c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	69da      	ldr	r2, [r3, #28]
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004424:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	69da      	ldr	r2, [r3, #28]
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004434:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	69d9      	ldr	r1, [r3, #28]
 800443c:	68bb      	ldr	r3, [r7, #8]
 800443e:	691b      	ldr	r3, [r3, #16]
 8004440:	021a      	lsls	r2, r3, #8
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	430a      	orrs	r2, r1
 8004448:	61da      	str	r2, [r3, #28]
      break;
 800444a:	e002      	b.n	8004452 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800444c:	2301      	movs	r3, #1
 800444e:	75fb      	strb	r3, [r7, #23]
      break;
 8004450:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	2200      	movs	r2, #0
 8004456:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800445a:	7dfb      	ldrb	r3, [r7, #23]
}
 800445c:	4618      	mov	r0, r3
 800445e:	3718      	adds	r7, #24
 8004460:	46bd      	mov	sp, r7
 8004462:	bd80      	pop	{r7, pc}

08004464 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004464:	b580      	push	{r7, lr}
 8004466:	b084      	sub	sp, #16
 8004468:	af00      	add	r7, sp, #0
 800446a:	6078      	str	r0, [r7, #4]
 800446c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800446e:	2300      	movs	r3, #0
 8004470:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004478:	2b01      	cmp	r3, #1
 800447a:	d101      	bne.n	8004480 <HAL_TIM_ConfigClockSource+0x1c>
 800447c:	2302      	movs	r3, #2
 800447e:	e0b4      	b.n	80045ea <HAL_TIM_ConfigClockSource+0x186>
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	2201      	movs	r2, #1
 8004484:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	2202      	movs	r2, #2
 800448c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	689b      	ldr	r3, [r3, #8]
 8004496:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004498:	68bb      	ldr	r3, [r7, #8]
 800449a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800449e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80044a0:	68bb      	ldr	r3, [r7, #8]
 80044a2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80044a6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	68ba      	ldr	r2, [r7, #8]
 80044ae:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80044b0:	683b      	ldr	r3, [r7, #0]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80044b8:	d03e      	beq.n	8004538 <HAL_TIM_ConfigClockSource+0xd4>
 80044ba:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80044be:	f200 8087 	bhi.w	80045d0 <HAL_TIM_ConfigClockSource+0x16c>
 80044c2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80044c6:	f000 8086 	beq.w	80045d6 <HAL_TIM_ConfigClockSource+0x172>
 80044ca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80044ce:	d87f      	bhi.n	80045d0 <HAL_TIM_ConfigClockSource+0x16c>
 80044d0:	2b70      	cmp	r3, #112	@ 0x70
 80044d2:	d01a      	beq.n	800450a <HAL_TIM_ConfigClockSource+0xa6>
 80044d4:	2b70      	cmp	r3, #112	@ 0x70
 80044d6:	d87b      	bhi.n	80045d0 <HAL_TIM_ConfigClockSource+0x16c>
 80044d8:	2b60      	cmp	r3, #96	@ 0x60
 80044da:	d050      	beq.n	800457e <HAL_TIM_ConfigClockSource+0x11a>
 80044dc:	2b60      	cmp	r3, #96	@ 0x60
 80044de:	d877      	bhi.n	80045d0 <HAL_TIM_ConfigClockSource+0x16c>
 80044e0:	2b50      	cmp	r3, #80	@ 0x50
 80044e2:	d03c      	beq.n	800455e <HAL_TIM_ConfigClockSource+0xfa>
 80044e4:	2b50      	cmp	r3, #80	@ 0x50
 80044e6:	d873      	bhi.n	80045d0 <HAL_TIM_ConfigClockSource+0x16c>
 80044e8:	2b40      	cmp	r3, #64	@ 0x40
 80044ea:	d058      	beq.n	800459e <HAL_TIM_ConfigClockSource+0x13a>
 80044ec:	2b40      	cmp	r3, #64	@ 0x40
 80044ee:	d86f      	bhi.n	80045d0 <HAL_TIM_ConfigClockSource+0x16c>
 80044f0:	2b30      	cmp	r3, #48	@ 0x30
 80044f2:	d064      	beq.n	80045be <HAL_TIM_ConfigClockSource+0x15a>
 80044f4:	2b30      	cmp	r3, #48	@ 0x30
 80044f6:	d86b      	bhi.n	80045d0 <HAL_TIM_ConfigClockSource+0x16c>
 80044f8:	2b20      	cmp	r3, #32
 80044fa:	d060      	beq.n	80045be <HAL_TIM_ConfigClockSource+0x15a>
 80044fc:	2b20      	cmp	r3, #32
 80044fe:	d867      	bhi.n	80045d0 <HAL_TIM_ConfigClockSource+0x16c>
 8004500:	2b00      	cmp	r3, #0
 8004502:	d05c      	beq.n	80045be <HAL_TIM_ConfigClockSource+0x15a>
 8004504:	2b10      	cmp	r3, #16
 8004506:	d05a      	beq.n	80045be <HAL_TIM_ConfigClockSource+0x15a>
 8004508:	e062      	b.n	80045d0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800450e:	683b      	ldr	r3, [r7, #0]
 8004510:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004512:	683b      	ldr	r3, [r7, #0]
 8004514:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004516:	683b      	ldr	r3, [r7, #0]
 8004518:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800451a:	f000 fc87 	bl	8004e2c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	689b      	ldr	r3, [r3, #8]
 8004524:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004526:	68bb      	ldr	r3, [r7, #8]
 8004528:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800452c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	68ba      	ldr	r2, [r7, #8]
 8004534:	609a      	str	r2, [r3, #8]
      break;
 8004536:	e04f      	b.n	80045d8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800453c:	683b      	ldr	r3, [r7, #0]
 800453e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004540:	683b      	ldr	r3, [r7, #0]
 8004542:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004544:	683b      	ldr	r3, [r7, #0]
 8004546:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004548:	f000 fc70 	bl	8004e2c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	689a      	ldr	r2, [r3, #8]
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800455a:	609a      	str	r2, [r3, #8]
      break;
 800455c:	e03c      	b.n	80045d8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004562:	683b      	ldr	r3, [r7, #0]
 8004564:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004566:	683b      	ldr	r3, [r7, #0]
 8004568:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800456a:	461a      	mov	r2, r3
 800456c:	f000 fb2e 	bl	8004bcc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	2150      	movs	r1, #80	@ 0x50
 8004576:	4618      	mov	r0, r3
 8004578:	f000 fc3d 	bl	8004df6 <TIM_ITRx_SetConfig>
      break;
 800457c:	e02c      	b.n	80045d8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004582:	683b      	ldr	r3, [r7, #0]
 8004584:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004586:	683b      	ldr	r3, [r7, #0]
 8004588:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800458a:	461a      	mov	r2, r3
 800458c:	f000 fb8a 	bl	8004ca4 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	2160      	movs	r1, #96	@ 0x60
 8004596:	4618      	mov	r0, r3
 8004598:	f000 fc2d 	bl	8004df6 <TIM_ITRx_SetConfig>
      break;
 800459c:	e01c      	b.n	80045d8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80045a2:	683b      	ldr	r3, [r7, #0]
 80045a4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80045a6:	683b      	ldr	r3, [r7, #0]
 80045a8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80045aa:	461a      	mov	r2, r3
 80045ac:	f000 fb0e 	bl	8004bcc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	2140      	movs	r1, #64	@ 0x40
 80045b6:	4618      	mov	r0, r3
 80045b8:	f000 fc1d 	bl	8004df6 <TIM_ITRx_SetConfig>
      break;
 80045bc:	e00c      	b.n	80045d8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681a      	ldr	r2, [r3, #0]
 80045c2:	683b      	ldr	r3, [r7, #0]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	4619      	mov	r1, r3
 80045c8:	4610      	mov	r0, r2
 80045ca:	f000 fc14 	bl	8004df6 <TIM_ITRx_SetConfig>
      break;
 80045ce:	e003      	b.n	80045d8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80045d0:	2301      	movs	r3, #1
 80045d2:	73fb      	strb	r3, [r7, #15]
      break;
 80045d4:	e000      	b.n	80045d8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80045d6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	2201      	movs	r2, #1
 80045dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	2200      	movs	r2, #0
 80045e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80045e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80045ea:	4618      	mov	r0, r3
 80045ec:	3710      	adds	r7, #16
 80045ee:	46bd      	mov	sp, r7
 80045f0:	bd80      	pop	{r7, pc}
	...

080045f4 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80045f4:	b480      	push	{r7}
 80045f6:	b085      	sub	sp, #20
 80045f8:	af00      	add	r7, sp, #0
 80045fa:	6078      	str	r0, [r7, #4]
 80045fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 80045fe:	2300      	movs	r3, #0
 8004600:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8004602:	683b      	ldr	r3, [r7, #0]
 8004604:	2b0c      	cmp	r3, #12
 8004606:	d831      	bhi.n	800466c <HAL_TIM_ReadCapturedValue+0x78>
 8004608:	a201      	add	r2, pc, #4	@ (adr r2, 8004610 <HAL_TIM_ReadCapturedValue+0x1c>)
 800460a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800460e:	bf00      	nop
 8004610:	08004645 	.word	0x08004645
 8004614:	0800466d 	.word	0x0800466d
 8004618:	0800466d 	.word	0x0800466d
 800461c:	0800466d 	.word	0x0800466d
 8004620:	0800464f 	.word	0x0800464f
 8004624:	0800466d 	.word	0x0800466d
 8004628:	0800466d 	.word	0x0800466d
 800462c:	0800466d 	.word	0x0800466d
 8004630:	08004659 	.word	0x08004659
 8004634:	0800466d 	.word	0x0800466d
 8004638:	0800466d 	.word	0x0800466d
 800463c:	0800466d 	.word	0x0800466d
 8004640:	08004663 	.word	0x08004663
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800464a:	60fb      	str	r3, [r7, #12]

      break;
 800464c:	e00f      	b.n	800466e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004654:	60fb      	str	r3, [r7, #12]

      break;
 8004656:	e00a      	b.n	800466e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800465e:	60fb      	str	r3, [r7, #12]

      break;
 8004660:	e005      	b.n	800466e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004668:	60fb      	str	r3, [r7, #12]

      break;
 800466a:	e000      	b.n	800466e <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 800466c:	bf00      	nop
  }

  return tmpreg;
 800466e:	68fb      	ldr	r3, [r7, #12]
}
 8004670:	4618      	mov	r0, r3
 8004672:	3714      	adds	r7, #20
 8004674:	46bd      	mov	sp, r7
 8004676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800467a:	4770      	bx	lr

0800467c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800467c:	b480      	push	{r7}
 800467e:	b083      	sub	sp, #12
 8004680:	af00      	add	r7, sp, #0
 8004682:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8004684:	bf00      	nop
 8004686:	370c      	adds	r7, #12
 8004688:	46bd      	mov	sp, r7
 800468a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800468e:	4770      	bx	lr

08004690 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004690:	b480      	push	{r7}
 8004692:	b083      	sub	sp, #12
 8004694:	af00      	add	r7, sp, #0
 8004696:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004698:	bf00      	nop
 800469a:	370c      	adds	r7, #12
 800469c:	46bd      	mov	sp, r7
 800469e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a2:	4770      	bx	lr

080046a4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80046a4:	b480      	push	{r7}
 80046a6:	b083      	sub	sp, #12
 80046a8:	af00      	add	r7, sp, #0
 80046aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80046ac:	bf00      	nop
 80046ae:	370c      	adds	r7, #12
 80046b0:	46bd      	mov	sp, r7
 80046b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046b6:	4770      	bx	lr

080046b8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80046b8:	b480      	push	{r7}
 80046ba:	b083      	sub	sp, #12
 80046bc:	af00      	add	r7, sp, #0
 80046be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80046c0:	bf00      	nop
 80046c2:	370c      	adds	r7, #12
 80046c4:	46bd      	mov	sp, r7
 80046c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ca:	4770      	bx	lr

080046cc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80046cc:	b480      	push	{r7}
 80046ce:	b085      	sub	sp, #20
 80046d0:	af00      	add	r7, sp, #0
 80046d2:	6078      	str	r0, [r7, #4]
 80046d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	4a3a      	ldr	r2, [pc, #232]	@ (80047c8 <TIM_Base_SetConfig+0xfc>)
 80046e0:	4293      	cmp	r3, r2
 80046e2:	d00f      	beq.n	8004704 <TIM_Base_SetConfig+0x38>
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80046ea:	d00b      	beq.n	8004704 <TIM_Base_SetConfig+0x38>
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	4a37      	ldr	r2, [pc, #220]	@ (80047cc <TIM_Base_SetConfig+0x100>)
 80046f0:	4293      	cmp	r3, r2
 80046f2:	d007      	beq.n	8004704 <TIM_Base_SetConfig+0x38>
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	4a36      	ldr	r2, [pc, #216]	@ (80047d0 <TIM_Base_SetConfig+0x104>)
 80046f8:	4293      	cmp	r3, r2
 80046fa:	d003      	beq.n	8004704 <TIM_Base_SetConfig+0x38>
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	4a35      	ldr	r2, [pc, #212]	@ (80047d4 <TIM_Base_SetConfig+0x108>)
 8004700:	4293      	cmp	r3, r2
 8004702:	d108      	bne.n	8004716 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800470a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800470c:	683b      	ldr	r3, [r7, #0]
 800470e:	685b      	ldr	r3, [r3, #4]
 8004710:	68fa      	ldr	r2, [r7, #12]
 8004712:	4313      	orrs	r3, r2
 8004714:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	4a2b      	ldr	r2, [pc, #172]	@ (80047c8 <TIM_Base_SetConfig+0xfc>)
 800471a:	4293      	cmp	r3, r2
 800471c:	d01b      	beq.n	8004756 <TIM_Base_SetConfig+0x8a>
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004724:	d017      	beq.n	8004756 <TIM_Base_SetConfig+0x8a>
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	4a28      	ldr	r2, [pc, #160]	@ (80047cc <TIM_Base_SetConfig+0x100>)
 800472a:	4293      	cmp	r3, r2
 800472c:	d013      	beq.n	8004756 <TIM_Base_SetConfig+0x8a>
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	4a27      	ldr	r2, [pc, #156]	@ (80047d0 <TIM_Base_SetConfig+0x104>)
 8004732:	4293      	cmp	r3, r2
 8004734:	d00f      	beq.n	8004756 <TIM_Base_SetConfig+0x8a>
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	4a26      	ldr	r2, [pc, #152]	@ (80047d4 <TIM_Base_SetConfig+0x108>)
 800473a:	4293      	cmp	r3, r2
 800473c:	d00b      	beq.n	8004756 <TIM_Base_SetConfig+0x8a>
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	4a25      	ldr	r2, [pc, #148]	@ (80047d8 <TIM_Base_SetConfig+0x10c>)
 8004742:	4293      	cmp	r3, r2
 8004744:	d007      	beq.n	8004756 <TIM_Base_SetConfig+0x8a>
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	4a24      	ldr	r2, [pc, #144]	@ (80047dc <TIM_Base_SetConfig+0x110>)
 800474a:	4293      	cmp	r3, r2
 800474c:	d003      	beq.n	8004756 <TIM_Base_SetConfig+0x8a>
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	4a23      	ldr	r2, [pc, #140]	@ (80047e0 <TIM_Base_SetConfig+0x114>)
 8004752:	4293      	cmp	r3, r2
 8004754:	d108      	bne.n	8004768 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800475c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800475e:	683b      	ldr	r3, [r7, #0]
 8004760:	68db      	ldr	r3, [r3, #12]
 8004762:	68fa      	ldr	r2, [r7, #12]
 8004764:	4313      	orrs	r3, r2
 8004766:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800476e:	683b      	ldr	r3, [r7, #0]
 8004770:	695b      	ldr	r3, [r3, #20]
 8004772:	4313      	orrs	r3, r2
 8004774:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	68fa      	ldr	r2, [r7, #12]
 800477a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800477c:	683b      	ldr	r3, [r7, #0]
 800477e:	689a      	ldr	r2, [r3, #8]
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004784:	683b      	ldr	r3, [r7, #0]
 8004786:	681a      	ldr	r2, [r3, #0]
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	4a0e      	ldr	r2, [pc, #56]	@ (80047c8 <TIM_Base_SetConfig+0xfc>)
 8004790:	4293      	cmp	r3, r2
 8004792:	d103      	bne.n	800479c <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004794:	683b      	ldr	r3, [r7, #0]
 8004796:	691a      	ldr	r2, [r3, #16]
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	2201      	movs	r2, #1
 80047a0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	691b      	ldr	r3, [r3, #16]
 80047a6:	f003 0301 	and.w	r3, r3, #1
 80047aa:	2b01      	cmp	r3, #1
 80047ac:	d105      	bne.n	80047ba <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	691b      	ldr	r3, [r3, #16]
 80047b2:	f023 0201 	bic.w	r2, r3, #1
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	611a      	str	r2, [r3, #16]
  }
}
 80047ba:	bf00      	nop
 80047bc:	3714      	adds	r7, #20
 80047be:	46bd      	mov	sp, r7
 80047c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047c4:	4770      	bx	lr
 80047c6:	bf00      	nop
 80047c8:	40010000 	.word	0x40010000
 80047cc:	40000400 	.word	0x40000400
 80047d0:	40000800 	.word	0x40000800
 80047d4:	40000c00 	.word	0x40000c00
 80047d8:	40014000 	.word	0x40014000
 80047dc:	40014400 	.word	0x40014400
 80047e0:	40014800 	.word	0x40014800

080047e4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80047e4:	b480      	push	{r7}
 80047e6:	b087      	sub	sp, #28
 80047e8:	af00      	add	r7, sp, #0
 80047ea:	6078      	str	r0, [r7, #4]
 80047ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	6a1b      	ldr	r3, [r3, #32]
 80047f2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	6a1b      	ldr	r3, [r3, #32]
 80047f8:	f023 0201 	bic.w	r2, r3, #1
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	685b      	ldr	r3, [r3, #4]
 8004804:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	699b      	ldr	r3, [r3, #24]
 800480a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004812:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	f023 0303 	bic.w	r3, r3, #3
 800481a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800481c:	683b      	ldr	r3, [r7, #0]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	68fa      	ldr	r2, [r7, #12]
 8004822:	4313      	orrs	r3, r2
 8004824:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004826:	697b      	ldr	r3, [r7, #20]
 8004828:	f023 0302 	bic.w	r3, r3, #2
 800482c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800482e:	683b      	ldr	r3, [r7, #0]
 8004830:	689b      	ldr	r3, [r3, #8]
 8004832:	697a      	ldr	r2, [r7, #20]
 8004834:	4313      	orrs	r3, r2
 8004836:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	4a1c      	ldr	r2, [pc, #112]	@ (80048ac <TIM_OC1_SetConfig+0xc8>)
 800483c:	4293      	cmp	r3, r2
 800483e:	d10c      	bne.n	800485a <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004840:	697b      	ldr	r3, [r7, #20]
 8004842:	f023 0308 	bic.w	r3, r3, #8
 8004846:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004848:	683b      	ldr	r3, [r7, #0]
 800484a:	68db      	ldr	r3, [r3, #12]
 800484c:	697a      	ldr	r2, [r7, #20]
 800484e:	4313      	orrs	r3, r2
 8004850:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004852:	697b      	ldr	r3, [r7, #20]
 8004854:	f023 0304 	bic.w	r3, r3, #4
 8004858:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	4a13      	ldr	r2, [pc, #76]	@ (80048ac <TIM_OC1_SetConfig+0xc8>)
 800485e:	4293      	cmp	r3, r2
 8004860:	d111      	bne.n	8004886 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004862:	693b      	ldr	r3, [r7, #16]
 8004864:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004868:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800486a:	693b      	ldr	r3, [r7, #16]
 800486c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004870:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004872:	683b      	ldr	r3, [r7, #0]
 8004874:	695b      	ldr	r3, [r3, #20]
 8004876:	693a      	ldr	r2, [r7, #16]
 8004878:	4313      	orrs	r3, r2
 800487a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800487c:	683b      	ldr	r3, [r7, #0]
 800487e:	699b      	ldr	r3, [r3, #24]
 8004880:	693a      	ldr	r2, [r7, #16]
 8004882:	4313      	orrs	r3, r2
 8004884:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	693a      	ldr	r2, [r7, #16]
 800488a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	68fa      	ldr	r2, [r7, #12]
 8004890:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004892:	683b      	ldr	r3, [r7, #0]
 8004894:	685a      	ldr	r2, [r3, #4]
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	697a      	ldr	r2, [r7, #20]
 800489e:	621a      	str	r2, [r3, #32]
}
 80048a0:	bf00      	nop
 80048a2:	371c      	adds	r7, #28
 80048a4:	46bd      	mov	sp, r7
 80048a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048aa:	4770      	bx	lr
 80048ac:	40010000 	.word	0x40010000

080048b0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80048b0:	b480      	push	{r7}
 80048b2:	b087      	sub	sp, #28
 80048b4:	af00      	add	r7, sp, #0
 80048b6:	6078      	str	r0, [r7, #4]
 80048b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	6a1b      	ldr	r3, [r3, #32]
 80048be:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	6a1b      	ldr	r3, [r3, #32]
 80048c4:	f023 0210 	bic.w	r2, r3, #16
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	685b      	ldr	r3, [r3, #4]
 80048d0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	699b      	ldr	r3, [r3, #24]
 80048d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80048de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80048e6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80048e8:	683b      	ldr	r3, [r7, #0]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	021b      	lsls	r3, r3, #8
 80048ee:	68fa      	ldr	r2, [r7, #12]
 80048f0:	4313      	orrs	r3, r2
 80048f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80048f4:	697b      	ldr	r3, [r7, #20]
 80048f6:	f023 0320 	bic.w	r3, r3, #32
 80048fa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80048fc:	683b      	ldr	r3, [r7, #0]
 80048fe:	689b      	ldr	r3, [r3, #8]
 8004900:	011b      	lsls	r3, r3, #4
 8004902:	697a      	ldr	r2, [r7, #20]
 8004904:	4313      	orrs	r3, r2
 8004906:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	4a1e      	ldr	r2, [pc, #120]	@ (8004984 <TIM_OC2_SetConfig+0xd4>)
 800490c:	4293      	cmp	r3, r2
 800490e:	d10d      	bne.n	800492c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004910:	697b      	ldr	r3, [r7, #20]
 8004912:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004916:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004918:	683b      	ldr	r3, [r7, #0]
 800491a:	68db      	ldr	r3, [r3, #12]
 800491c:	011b      	lsls	r3, r3, #4
 800491e:	697a      	ldr	r2, [r7, #20]
 8004920:	4313      	orrs	r3, r2
 8004922:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004924:	697b      	ldr	r3, [r7, #20]
 8004926:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800492a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	4a15      	ldr	r2, [pc, #84]	@ (8004984 <TIM_OC2_SetConfig+0xd4>)
 8004930:	4293      	cmp	r3, r2
 8004932:	d113      	bne.n	800495c <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004934:	693b      	ldr	r3, [r7, #16]
 8004936:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800493a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800493c:	693b      	ldr	r3, [r7, #16]
 800493e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004942:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004944:	683b      	ldr	r3, [r7, #0]
 8004946:	695b      	ldr	r3, [r3, #20]
 8004948:	009b      	lsls	r3, r3, #2
 800494a:	693a      	ldr	r2, [r7, #16]
 800494c:	4313      	orrs	r3, r2
 800494e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004950:	683b      	ldr	r3, [r7, #0]
 8004952:	699b      	ldr	r3, [r3, #24]
 8004954:	009b      	lsls	r3, r3, #2
 8004956:	693a      	ldr	r2, [r7, #16]
 8004958:	4313      	orrs	r3, r2
 800495a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	693a      	ldr	r2, [r7, #16]
 8004960:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	68fa      	ldr	r2, [r7, #12]
 8004966:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004968:	683b      	ldr	r3, [r7, #0]
 800496a:	685a      	ldr	r2, [r3, #4]
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	697a      	ldr	r2, [r7, #20]
 8004974:	621a      	str	r2, [r3, #32]
}
 8004976:	bf00      	nop
 8004978:	371c      	adds	r7, #28
 800497a:	46bd      	mov	sp, r7
 800497c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004980:	4770      	bx	lr
 8004982:	bf00      	nop
 8004984:	40010000 	.word	0x40010000

08004988 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004988:	b480      	push	{r7}
 800498a:	b087      	sub	sp, #28
 800498c:	af00      	add	r7, sp, #0
 800498e:	6078      	str	r0, [r7, #4]
 8004990:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	6a1b      	ldr	r3, [r3, #32]
 8004996:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	6a1b      	ldr	r3, [r3, #32]
 800499c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	685b      	ldr	r3, [r3, #4]
 80049a8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	69db      	ldr	r3, [r3, #28]
 80049ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80049b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	f023 0303 	bic.w	r3, r3, #3
 80049be:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80049c0:	683b      	ldr	r3, [r7, #0]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	68fa      	ldr	r2, [r7, #12]
 80049c6:	4313      	orrs	r3, r2
 80049c8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80049ca:	697b      	ldr	r3, [r7, #20]
 80049cc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80049d0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80049d2:	683b      	ldr	r3, [r7, #0]
 80049d4:	689b      	ldr	r3, [r3, #8]
 80049d6:	021b      	lsls	r3, r3, #8
 80049d8:	697a      	ldr	r2, [r7, #20]
 80049da:	4313      	orrs	r3, r2
 80049dc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	4a1d      	ldr	r2, [pc, #116]	@ (8004a58 <TIM_OC3_SetConfig+0xd0>)
 80049e2:	4293      	cmp	r3, r2
 80049e4:	d10d      	bne.n	8004a02 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80049e6:	697b      	ldr	r3, [r7, #20]
 80049e8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80049ec:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80049ee:	683b      	ldr	r3, [r7, #0]
 80049f0:	68db      	ldr	r3, [r3, #12]
 80049f2:	021b      	lsls	r3, r3, #8
 80049f4:	697a      	ldr	r2, [r7, #20]
 80049f6:	4313      	orrs	r3, r2
 80049f8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80049fa:	697b      	ldr	r3, [r7, #20]
 80049fc:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004a00:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	4a14      	ldr	r2, [pc, #80]	@ (8004a58 <TIM_OC3_SetConfig+0xd0>)
 8004a06:	4293      	cmp	r3, r2
 8004a08:	d113      	bne.n	8004a32 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004a0a:	693b      	ldr	r3, [r7, #16]
 8004a0c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004a10:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004a12:	693b      	ldr	r3, [r7, #16]
 8004a14:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004a18:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004a1a:	683b      	ldr	r3, [r7, #0]
 8004a1c:	695b      	ldr	r3, [r3, #20]
 8004a1e:	011b      	lsls	r3, r3, #4
 8004a20:	693a      	ldr	r2, [r7, #16]
 8004a22:	4313      	orrs	r3, r2
 8004a24:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004a26:	683b      	ldr	r3, [r7, #0]
 8004a28:	699b      	ldr	r3, [r3, #24]
 8004a2a:	011b      	lsls	r3, r3, #4
 8004a2c:	693a      	ldr	r2, [r7, #16]
 8004a2e:	4313      	orrs	r3, r2
 8004a30:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	693a      	ldr	r2, [r7, #16]
 8004a36:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	68fa      	ldr	r2, [r7, #12]
 8004a3c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004a3e:	683b      	ldr	r3, [r7, #0]
 8004a40:	685a      	ldr	r2, [r3, #4]
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	697a      	ldr	r2, [r7, #20]
 8004a4a:	621a      	str	r2, [r3, #32]
}
 8004a4c:	bf00      	nop
 8004a4e:	371c      	adds	r7, #28
 8004a50:	46bd      	mov	sp, r7
 8004a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a56:	4770      	bx	lr
 8004a58:	40010000 	.word	0x40010000

08004a5c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004a5c:	b480      	push	{r7}
 8004a5e:	b087      	sub	sp, #28
 8004a60:	af00      	add	r7, sp, #0
 8004a62:	6078      	str	r0, [r7, #4]
 8004a64:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	6a1b      	ldr	r3, [r3, #32]
 8004a6a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	6a1b      	ldr	r3, [r3, #32]
 8004a70:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	685b      	ldr	r3, [r3, #4]
 8004a7c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	69db      	ldr	r3, [r3, #28]
 8004a82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004a8a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004a92:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004a94:	683b      	ldr	r3, [r7, #0]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	021b      	lsls	r3, r3, #8
 8004a9a:	68fa      	ldr	r2, [r7, #12]
 8004a9c:	4313      	orrs	r3, r2
 8004a9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004aa0:	693b      	ldr	r3, [r7, #16]
 8004aa2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004aa6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004aa8:	683b      	ldr	r3, [r7, #0]
 8004aaa:	689b      	ldr	r3, [r3, #8]
 8004aac:	031b      	lsls	r3, r3, #12
 8004aae:	693a      	ldr	r2, [r7, #16]
 8004ab0:	4313      	orrs	r3, r2
 8004ab2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	4a10      	ldr	r2, [pc, #64]	@ (8004af8 <TIM_OC4_SetConfig+0x9c>)
 8004ab8:	4293      	cmp	r3, r2
 8004aba:	d109      	bne.n	8004ad0 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004abc:	697b      	ldr	r3, [r7, #20]
 8004abe:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004ac2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004ac4:	683b      	ldr	r3, [r7, #0]
 8004ac6:	695b      	ldr	r3, [r3, #20]
 8004ac8:	019b      	lsls	r3, r3, #6
 8004aca:	697a      	ldr	r2, [r7, #20]
 8004acc:	4313      	orrs	r3, r2
 8004ace:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	697a      	ldr	r2, [r7, #20]
 8004ad4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	68fa      	ldr	r2, [r7, #12]
 8004ada:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004adc:	683b      	ldr	r3, [r7, #0]
 8004ade:	685a      	ldr	r2, [r3, #4]
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	693a      	ldr	r2, [r7, #16]
 8004ae8:	621a      	str	r2, [r3, #32]
}
 8004aea:	bf00      	nop
 8004aec:	371c      	adds	r7, #28
 8004aee:	46bd      	mov	sp, r7
 8004af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af4:	4770      	bx	lr
 8004af6:	bf00      	nop
 8004af8:	40010000 	.word	0x40010000

08004afc <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8004afc:	b480      	push	{r7}
 8004afe:	b087      	sub	sp, #28
 8004b00:	af00      	add	r7, sp, #0
 8004b02:	60f8      	str	r0, [r7, #12]
 8004b04:	60b9      	str	r1, [r7, #8]
 8004b06:	607a      	str	r2, [r7, #4]
 8004b08:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	6a1b      	ldr	r3, [r3, #32]
 8004b0e:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	6a1b      	ldr	r3, [r3, #32]
 8004b14:	f023 0201 	bic.w	r2, r3, #1
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	699b      	ldr	r3, [r3, #24]
 8004b20:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	4a24      	ldr	r2, [pc, #144]	@ (8004bb8 <TIM_TI1_SetConfig+0xbc>)
 8004b26:	4293      	cmp	r3, r2
 8004b28:	d013      	beq.n	8004b52 <TIM_TI1_SetConfig+0x56>
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004b30:	d00f      	beq.n	8004b52 <TIM_TI1_SetConfig+0x56>
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	4a21      	ldr	r2, [pc, #132]	@ (8004bbc <TIM_TI1_SetConfig+0xc0>)
 8004b36:	4293      	cmp	r3, r2
 8004b38:	d00b      	beq.n	8004b52 <TIM_TI1_SetConfig+0x56>
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	4a20      	ldr	r2, [pc, #128]	@ (8004bc0 <TIM_TI1_SetConfig+0xc4>)
 8004b3e:	4293      	cmp	r3, r2
 8004b40:	d007      	beq.n	8004b52 <TIM_TI1_SetConfig+0x56>
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	4a1f      	ldr	r2, [pc, #124]	@ (8004bc4 <TIM_TI1_SetConfig+0xc8>)
 8004b46:	4293      	cmp	r3, r2
 8004b48:	d003      	beq.n	8004b52 <TIM_TI1_SetConfig+0x56>
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	4a1e      	ldr	r2, [pc, #120]	@ (8004bc8 <TIM_TI1_SetConfig+0xcc>)
 8004b4e:	4293      	cmp	r3, r2
 8004b50:	d101      	bne.n	8004b56 <TIM_TI1_SetConfig+0x5a>
 8004b52:	2301      	movs	r3, #1
 8004b54:	e000      	b.n	8004b58 <TIM_TI1_SetConfig+0x5c>
 8004b56:	2300      	movs	r3, #0
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d008      	beq.n	8004b6e <TIM_TI1_SetConfig+0x72>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8004b5c:	697b      	ldr	r3, [r7, #20]
 8004b5e:	f023 0303 	bic.w	r3, r3, #3
 8004b62:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8004b64:	697a      	ldr	r2, [r7, #20]
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	4313      	orrs	r3, r2
 8004b6a:	617b      	str	r3, [r7, #20]
 8004b6c:	e003      	b.n	8004b76 <TIM_TI1_SetConfig+0x7a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8004b6e:	697b      	ldr	r3, [r7, #20]
 8004b70:	f043 0301 	orr.w	r3, r3, #1
 8004b74:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004b76:	697b      	ldr	r3, [r7, #20]
 8004b78:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004b7c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8004b7e:	683b      	ldr	r3, [r7, #0]
 8004b80:	011b      	lsls	r3, r3, #4
 8004b82:	b2db      	uxtb	r3, r3
 8004b84:	697a      	ldr	r2, [r7, #20]
 8004b86:	4313      	orrs	r3, r2
 8004b88:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004b8a:	693b      	ldr	r3, [r7, #16]
 8004b8c:	f023 030a 	bic.w	r3, r3, #10
 8004b90:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8004b92:	68bb      	ldr	r3, [r7, #8]
 8004b94:	f003 030a 	and.w	r3, r3, #10
 8004b98:	693a      	ldr	r2, [r7, #16]
 8004b9a:	4313      	orrs	r3, r2
 8004b9c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	697a      	ldr	r2, [r7, #20]
 8004ba2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	693a      	ldr	r2, [r7, #16]
 8004ba8:	621a      	str	r2, [r3, #32]
}
 8004baa:	bf00      	nop
 8004bac:	371c      	adds	r7, #28
 8004bae:	46bd      	mov	sp, r7
 8004bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bb4:	4770      	bx	lr
 8004bb6:	bf00      	nop
 8004bb8:	40010000 	.word	0x40010000
 8004bbc:	40000400 	.word	0x40000400
 8004bc0:	40000800 	.word	0x40000800
 8004bc4:	40000c00 	.word	0x40000c00
 8004bc8:	40014000 	.word	0x40014000

08004bcc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004bcc:	b480      	push	{r7}
 8004bce:	b087      	sub	sp, #28
 8004bd0:	af00      	add	r7, sp, #0
 8004bd2:	60f8      	str	r0, [r7, #12]
 8004bd4:	60b9      	str	r1, [r7, #8]
 8004bd6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	6a1b      	ldr	r3, [r3, #32]
 8004bdc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	6a1b      	ldr	r3, [r3, #32]
 8004be2:	f023 0201 	bic.w	r2, r3, #1
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	699b      	ldr	r3, [r3, #24]
 8004bee:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004bf0:	693b      	ldr	r3, [r7, #16]
 8004bf2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004bf6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	011b      	lsls	r3, r3, #4
 8004bfc:	693a      	ldr	r2, [r7, #16]
 8004bfe:	4313      	orrs	r3, r2
 8004c00:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004c02:	697b      	ldr	r3, [r7, #20]
 8004c04:	f023 030a 	bic.w	r3, r3, #10
 8004c08:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004c0a:	697a      	ldr	r2, [r7, #20]
 8004c0c:	68bb      	ldr	r3, [r7, #8]
 8004c0e:	4313      	orrs	r3, r2
 8004c10:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	693a      	ldr	r2, [r7, #16]
 8004c16:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	697a      	ldr	r2, [r7, #20]
 8004c1c:	621a      	str	r2, [r3, #32]
}
 8004c1e:	bf00      	nop
 8004c20:	371c      	adds	r7, #28
 8004c22:	46bd      	mov	sp, r7
 8004c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c28:	4770      	bx	lr

08004c2a <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004c2a:	b480      	push	{r7}
 8004c2c:	b087      	sub	sp, #28
 8004c2e:	af00      	add	r7, sp, #0
 8004c30:	60f8      	str	r0, [r7, #12]
 8004c32:	60b9      	str	r1, [r7, #8]
 8004c34:	607a      	str	r2, [r7, #4]
 8004c36:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	6a1b      	ldr	r3, [r3, #32]
 8004c3c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	6a1b      	ldr	r3, [r3, #32]
 8004c42:	f023 0210 	bic.w	r2, r3, #16
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	699b      	ldr	r3, [r3, #24]
 8004c4e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8004c50:	693b      	ldr	r3, [r7, #16]
 8004c52:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004c56:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	021b      	lsls	r3, r3, #8
 8004c5c:	693a      	ldr	r2, [r7, #16]
 8004c5e:	4313      	orrs	r3, r2
 8004c60:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004c62:	693b      	ldr	r3, [r7, #16]
 8004c64:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004c68:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8004c6a:	683b      	ldr	r3, [r7, #0]
 8004c6c:	031b      	lsls	r3, r3, #12
 8004c6e:	b29b      	uxth	r3, r3
 8004c70:	693a      	ldr	r2, [r7, #16]
 8004c72:	4313      	orrs	r3, r2
 8004c74:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004c76:	697b      	ldr	r3, [r7, #20]
 8004c78:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004c7c:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8004c7e:	68bb      	ldr	r3, [r7, #8]
 8004c80:	011b      	lsls	r3, r3, #4
 8004c82:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8004c86:	697a      	ldr	r2, [r7, #20]
 8004c88:	4313      	orrs	r3, r2
 8004c8a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	693a      	ldr	r2, [r7, #16]
 8004c90:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	697a      	ldr	r2, [r7, #20]
 8004c96:	621a      	str	r2, [r3, #32]
}
 8004c98:	bf00      	nop
 8004c9a:	371c      	adds	r7, #28
 8004c9c:	46bd      	mov	sp, r7
 8004c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca2:	4770      	bx	lr

08004ca4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004ca4:	b480      	push	{r7}
 8004ca6:	b087      	sub	sp, #28
 8004ca8:	af00      	add	r7, sp, #0
 8004caa:	60f8      	str	r0, [r7, #12]
 8004cac:	60b9      	str	r1, [r7, #8]
 8004cae:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	6a1b      	ldr	r3, [r3, #32]
 8004cb4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	6a1b      	ldr	r3, [r3, #32]
 8004cba:	f023 0210 	bic.w	r2, r3, #16
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	699b      	ldr	r3, [r3, #24]
 8004cc6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004cc8:	693b      	ldr	r3, [r7, #16]
 8004cca:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004cce:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	031b      	lsls	r3, r3, #12
 8004cd4:	693a      	ldr	r2, [r7, #16]
 8004cd6:	4313      	orrs	r3, r2
 8004cd8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004cda:	697b      	ldr	r3, [r7, #20]
 8004cdc:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004ce0:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004ce2:	68bb      	ldr	r3, [r7, #8]
 8004ce4:	011b      	lsls	r3, r3, #4
 8004ce6:	697a      	ldr	r2, [r7, #20]
 8004ce8:	4313      	orrs	r3, r2
 8004cea:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	693a      	ldr	r2, [r7, #16]
 8004cf0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	697a      	ldr	r2, [r7, #20]
 8004cf6:	621a      	str	r2, [r3, #32]
}
 8004cf8:	bf00      	nop
 8004cfa:	371c      	adds	r7, #28
 8004cfc:	46bd      	mov	sp, r7
 8004cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d02:	4770      	bx	lr

08004d04 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004d04:	b480      	push	{r7}
 8004d06:	b087      	sub	sp, #28
 8004d08:	af00      	add	r7, sp, #0
 8004d0a:	60f8      	str	r0, [r7, #12]
 8004d0c:	60b9      	str	r1, [r7, #8]
 8004d0e:	607a      	str	r2, [r7, #4]
 8004d10:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	6a1b      	ldr	r3, [r3, #32]
 8004d16:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	6a1b      	ldr	r3, [r3, #32]
 8004d1c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	69db      	ldr	r3, [r3, #28]
 8004d28:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8004d2a:	693b      	ldr	r3, [r7, #16]
 8004d2c:	f023 0303 	bic.w	r3, r3, #3
 8004d30:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8004d32:	693a      	ldr	r2, [r7, #16]
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	4313      	orrs	r3, r2
 8004d38:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8004d3a:	693b      	ldr	r3, [r7, #16]
 8004d3c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004d40:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8004d42:	683b      	ldr	r3, [r7, #0]
 8004d44:	011b      	lsls	r3, r3, #4
 8004d46:	b2db      	uxtb	r3, r3
 8004d48:	693a      	ldr	r2, [r7, #16]
 8004d4a:	4313      	orrs	r3, r2
 8004d4c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8004d4e:	697b      	ldr	r3, [r7, #20]
 8004d50:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8004d54:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8004d56:	68bb      	ldr	r3, [r7, #8]
 8004d58:	021b      	lsls	r3, r3, #8
 8004d5a:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 8004d5e:	697a      	ldr	r2, [r7, #20]
 8004d60:	4313      	orrs	r3, r2
 8004d62:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	693a      	ldr	r2, [r7, #16]
 8004d68:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	697a      	ldr	r2, [r7, #20]
 8004d6e:	621a      	str	r2, [r3, #32]
}
 8004d70:	bf00      	nop
 8004d72:	371c      	adds	r7, #28
 8004d74:	46bd      	mov	sp, r7
 8004d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d7a:	4770      	bx	lr

08004d7c <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004d7c:	b480      	push	{r7}
 8004d7e:	b087      	sub	sp, #28
 8004d80:	af00      	add	r7, sp, #0
 8004d82:	60f8      	str	r0, [r7, #12]
 8004d84:	60b9      	str	r1, [r7, #8]
 8004d86:	607a      	str	r2, [r7, #4]
 8004d88:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	6a1b      	ldr	r3, [r3, #32]
 8004d8e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	6a1b      	ldr	r3, [r3, #32]
 8004d94:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	69db      	ldr	r3, [r3, #28]
 8004da0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8004da2:	693b      	ldr	r3, [r7, #16]
 8004da4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004da8:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	021b      	lsls	r3, r3, #8
 8004dae:	693a      	ldr	r2, [r7, #16]
 8004db0:	4313      	orrs	r3, r2
 8004db2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8004db4:	693b      	ldr	r3, [r7, #16]
 8004db6:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004dba:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8004dbc:	683b      	ldr	r3, [r7, #0]
 8004dbe:	031b      	lsls	r3, r3, #12
 8004dc0:	b29b      	uxth	r3, r3
 8004dc2:	693a      	ldr	r2, [r7, #16]
 8004dc4:	4313      	orrs	r3, r2
 8004dc6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8004dc8:	697b      	ldr	r3, [r7, #20]
 8004dca:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8004dce:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8004dd0:	68bb      	ldr	r3, [r7, #8]
 8004dd2:	031b      	lsls	r3, r3, #12
 8004dd4:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 8004dd8:	697a      	ldr	r2, [r7, #20]
 8004dda:	4313      	orrs	r3, r2
 8004ddc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	693a      	ldr	r2, [r7, #16]
 8004de2:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	697a      	ldr	r2, [r7, #20]
 8004de8:	621a      	str	r2, [r3, #32]
}
 8004dea:	bf00      	nop
 8004dec:	371c      	adds	r7, #28
 8004dee:	46bd      	mov	sp, r7
 8004df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004df4:	4770      	bx	lr

08004df6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004df6:	b480      	push	{r7}
 8004df8:	b085      	sub	sp, #20
 8004dfa:	af00      	add	r7, sp, #0
 8004dfc:	6078      	str	r0, [r7, #4]
 8004dfe:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	689b      	ldr	r3, [r3, #8]
 8004e04:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004e0c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004e0e:	683a      	ldr	r2, [r7, #0]
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	4313      	orrs	r3, r2
 8004e14:	f043 0307 	orr.w	r3, r3, #7
 8004e18:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	68fa      	ldr	r2, [r7, #12]
 8004e1e:	609a      	str	r2, [r3, #8]
}
 8004e20:	bf00      	nop
 8004e22:	3714      	adds	r7, #20
 8004e24:	46bd      	mov	sp, r7
 8004e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e2a:	4770      	bx	lr

08004e2c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004e2c:	b480      	push	{r7}
 8004e2e:	b087      	sub	sp, #28
 8004e30:	af00      	add	r7, sp, #0
 8004e32:	60f8      	str	r0, [r7, #12]
 8004e34:	60b9      	str	r1, [r7, #8]
 8004e36:	607a      	str	r2, [r7, #4]
 8004e38:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	689b      	ldr	r3, [r3, #8]
 8004e3e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004e40:	697b      	ldr	r3, [r7, #20]
 8004e42:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004e46:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004e48:	683b      	ldr	r3, [r7, #0]
 8004e4a:	021a      	lsls	r2, r3, #8
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	431a      	orrs	r2, r3
 8004e50:	68bb      	ldr	r3, [r7, #8]
 8004e52:	4313      	orrs	r3, r2
 8004e54:	697a      	ldr	r2, [r7, #20]
 8004e56:	4313      	orrs	r3, r2
 8004e58:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	697a      	ldr	r2, [r7, #20]
 8004e5e:	609a      	str	r2, [r3, #8]
}
 8004e60:	bf00      	nop
 8004e62:	371c      	adds	r7, #28
 8004e64:	46bd      	mov	sp, r7
 8004e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e6a:	4770      	bx	lr

08004e6c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004e6c:	b480      	push	{r7}
 8004e6e:	b087      	sub	sp, #28
 8004e70:	af00      	add	r7, sp, #0
 8004e72:	60f8      	str	r0, [r7, #12]
 8004e74:	60b9      	str	r1, [r7, #8]
 8004e76:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004e78:	68bb      	ldr	r3, [r7, #8]
 8004e7a:	f003 031f 	and.w	r3, r3, #31
 8004e7e:	2201      	movs	r2, #1
 8004e80:	fa02 f303 	lsl.w	r3, r2, r3
 8004e84:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	6a1a      	ldr	r2, [r3, #32]
 8004e8a:	697b      	ldr	r3, [r7, #20]
 8004e8c:	43db      	mvns	r3, r3
 8004e8e:	401a      	ands	r2, r3
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	6a1a      	ldr	r2, [r3, #32]
 8004e98:	68bb      	ldr	r3, [r7, #8]
 8004e9a:	f003 031f 	and.w	r3, r3, #31
 8004e9e:	6879      	ldr	r1, [r7, #4]
 8004ea0:	fa01 f303 	lsl.w	r3, r1, r3
 8004ea4:	431a      	orrs	r2, r3
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	621a      	str	r2, [r3, #32]
}
 8004eaa:	bf00      	nop
 8004eac:	371c      	adds	r7, #28
 8004eae:	46bd      	mov	sp, r7
 8004eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eb4:	4770      	bx	lr
	...

08004eb8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004eb8:	b480      	push	{r7}
 8004eba:	b085      	sub	sp, #20
 8004ebc:	af00      	add	r7, sp, #0
 8004ebe:	6078      	str	r0, [r7, #4]
 8004ec0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004ec8:	2b01      	cmp	r3, #1
 8004eca:	d101      	bne.n	8004ed0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004ecc:	2302      	movs	r3, #2
 8004ece:	e050      	b.n	8004f72 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	2201      	movs	r2, #1
 8004ed4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	2202      	movs	r2, #2
 8004edc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	685b      	ldr	r3, [r3, #4]
 8004ee6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	689b      	ldr	r3, [r3, #8]
 8004eee:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004ef6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004ef8:	683b      	ldr	r3, [r7, #0]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	68fa      	ldr	r2, [r7, #12]
 8004efe:	4313      	orrs	r3, r2
 8004f00:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	68fa      	ldr	r2, [r7, #12]
 8004f08:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	4a1c      	ldr	r2, [pc, #112]	@ (8004f80 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8004f10:	4293      	cmp	r3, r2
 8004f12:	d018      	beq.n	8004f46 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004f1c:	d013      	beq.n	8004f46 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	4a18      	ldr	r2, [pc, #96]	@ (8004f84 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8004f24:	4293      	cmp	r3, r2
 8004f26:	d00e      	beq.n	8004f46 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	4a16      	ldr	r2, [pc, #88]	@ (8004f88 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8004f2e:	4293      	cmp	r3, r2
 8004f30:	d009      	beq.n	8004f46 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	4a15      	ldr	r2, [pc, #84]	@ (8004f8c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8004f38:	4293      	cmp	r3, r2
 8004f3a:	d004      	beq.n	8004f46 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	4a13      	ldr	r2, [pc, #76]	@ (8004f90 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8004f42:	4293      	cmp	r3, r2
 8004f44:	d10c      	bne.n	8004f60 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004f46:	68bb      	ldr	r3, [r7, #8]
 8004f48:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004f4c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004f4e:	683b      	ldr	r3, [r7, #0]
 8004f50:	685b      	ldr	r3, [r3, #4]
 8004f52:	68ba      	ldr	r2, [r7, #8]
 8004f54:	4313      	orrs	r3, r2
 8004f56:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	68ba      	ldr	r2, [r7, #8]
 8004f5e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	2201      	movs	r2, #1
 8004f64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	2200      	movs	r2, #0
 8004f6c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004f70:	2300      	movs	r3, #0
}
 8004f72:	4618      	mov	r0, r3
 8004f74:	3714      	adds	r7, #20
 8004f76:	46bd      	mov	sp, r7
 8004f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f7c:	4770      	bx	lr
 8004f7e:	bf00      	nop
 8004f80:	40010000 	.word	0x40010000
 8004f84:	40000400 	.word	0x40000400
 8004f88:	40000800 	.word	0x40000800
 8004f8c:	40000c00 	.word	0x40000c00
 8004f90:	40014000 	.word	0x40014000

08004f94 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004f94:	b480      	push	{r7}
 8004f96:	b083      	sub	sp, #12
 8004f98:	af00      	add	r7, sp, #0
 8004f9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004f9c:	bf00      	nop
 8004f9e:	370c      	adds	r7, #12
 8004fa0:	46bd      	mov	sp, r7
 8004fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fa6:	4770      	bx	lr

08004fa8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004fa8:	b480      	push	{r7}
 8004faa:	b083      	sub	sp, #12
 8004fac:	af00      	add	r7, sp, #0
 8004fae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004fb0:	bf00      	nop
 8004fb2:	370c      	adds	r7, #12
 8004fb4:	46bd      	mov	sp, r7
 8004fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fba:	4770      	bx	lr

08004fbc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004fbc:	b580      	push	{r7, lr}
 8004fbe:	b082      	sub	sp, #8
 8004fc0:	af00      	add	r7, sp, #0
 8004fc2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d101      	bne.n	8004fce <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004fca:	2301      	movs	r3, #1
 8004fcc:	e042      	b.n	8005054 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004fd4:	b2db      	uxtb	r3, r3
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d106      	bne.n	8004fe8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	2200      	movs	r2, #0
 8004fde:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004fe2:	6878      	ldr	r0, [r7, #4]
 8004fe4:	f7fd f80c 	bl	8002000 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	2224      	movs	r2, #36	@ 0x24
 8004fec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	68da      	ldr	r2, [r3, #12]
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004ffe:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005000:	6878      	ldr	r0, [r7, #4]
 8005002:	f000 fdbd 	bl	8005b80 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	691a      	ldr	r2, [r3, #16]
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005014:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	695a      	ldr	r2, [r3, #20]
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005024:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	68da      	ldr	r2, [r3, #12]
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005034:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	2200      	movs	r2, #0
 800503a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	2220      	movs	r2, #32
 8005040:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	2220      	movs	r2, #32
 8005048:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	2200      	movs	r2, #0
 8005050:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005052:	2300      	movs	r3, #0
}
 8005054:	4618      	mov	r0, r3
 8005056:	3708      	adds	r7, #8
 8005058:	46bd      	mov	sp, r7
 800505a:	bd80      	pop	{r7, pc}

0800505c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800505c:	b580      	push	{r7, lr}
 800505e:	b08a      	sub	sp, #40	@ 0x28
 8005060:	af02      	add	r7, sp, #8
 8005062:	60f8      	str	r0, [r7, #12]
 8005064:	60b9      	str	r1, [r7, #8]
 8005066:	603b      	str	r3, [r7, #0]
 8005068:	4613      	mov	r3, r2
 800506a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800506c:	2300      	movs	r3, #0
 800506e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005076:	b2db      	uxtb	r3, r3
 8005078:	2b20      	cmp	r3, #32
 800507a:	d175      	bne.n	8005168 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800507c:	68bb      	ldr	r3, [r7, #8]
 800507e:	2b00      	cmp	r3, #0
 8005080:	d002      	beq.n	8005088 <HAL_UART_Transmit+0x2c>
 8005082:	88fb      	ldrh	r3, [r7, #6]
 8005084:	2b00      	cmp	r3, #0
 8005086:	d101      	bne.n	800508c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005088:	2301      	movs	r3, #1
 800508a:	e06e      	b.n	800516a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	2200      	movs	r2, #0
 8005090:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	2221      	movs	r2, #33	@ 0x21
 8005096:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800509a:	f7fd f92b 	bl	80022f4 <HAL_GetTick>
 800509e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	88fa      	ldrh	r2, [r7, #6]
 80050a4:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	88fa      	ldrh	r2, [r7, #6]
 80050aa:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	689b      	ldr	r3, [r3, #8]
 80050b0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80050b4:	d108      	bne.n	80050c8 <HAL_UART_Transmit+0x6c>
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	691b      	ldr	r3, [r3, #16]
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d104      	bne.n	80050c8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80050be:	2300      	movs	r3, #0
 80050c0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80050c2:	68bb      	ldr	r3, [r7, #8]
 80050c4:	61bb      	str	r3, [r7, #24]
 80050c6:	e003      	b.n	80050d0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80050c8:	68bb      	ldr	r3, [r7, #8]
 80050ca:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80050cc:	2300      	movs	r3, #0
 80050ce:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80050d0:	e02e      	b.n	8005130 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80050d2:	683b      	ldr	r3, [r7, #0]
 80050d4:	9300      	str	r3, [sp, #0]
 80050d6:	697b      	ldr	r3, [r7, #20]
 80050d8:	2200      	movs	r2, #0
 80050da:	2180      	movs	r1, #128	@ 0x80
 80050dc:	68f8      	ldr	r0, [r7, #12]
 80050de:	f000 fb1f 	bl	8005720 <UART_WaitOnFlagUntilTimeout>
 80050e2:	4603      	mov	r3, r0
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d005      	beq.n	80050f4 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	2220      	movs	r2, #32
 80050ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80050f0:	2303      	movs	r3, #3
 80050f2:	e03a      	b.n	800516a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80050f4:	69fb      	ldr	r3, [r7, #28]
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d10b      	bne.n	8005112 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80050fa:	69bb      	ldr	r3, [r7, #24]
 80050fc:	881b      	ldrh	r3, [r3, #0]
 80050fe:	461a      	mov	r2, r3
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005108:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800510a:	69bb      	ldr	r3, [r7, #24]
 800510c:	3302      	adds	r3, #2
 800510e:	61bb      	str	r3, [r7, #24]
 8005110:	e007      	b.n	8005122 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005112:	69fb      	ldr	r3, [r7, #28]
 8005114:	781a      	ldrb	r2, [r3, #0]
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800511c:	69fb      	ldr	r3, [r7, #28]
 800511e:	3301      	adds	r3, #1
 8005120:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005126:	b29b      	uxth	r3, r3
 8005128:	3b01      	subs	r3, #1
 800512a:	b29a      	uxth	r2, r3
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005134:	b29b      	uxth	r3, r3
 8005136:	2b00      	cmp	r3, #0
 8005138:	d1cb      	bne.n	80050d2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800513a:	683b      	ldr	r3, [r7, #0]
 800513c:	9300      	str	r3, [sp, #0]
 800513e:	697b      	ldr	r3, [r7, #20]
 8005140:	2200      	movs	r2, #0
 8005142:	2140      	movs	r1, #64	@ 0x40
 8005144:	68f8      	ldr	r0, [r7, #12]
 8005146:	f000 faeb 	bl	8005720 <UART_WaitOnFlagUntilTimeout>
 800514a:	4603      	mov	r3, r0
 800514c:	2b00      	cmp	r3, #0
 800514e:	d005      	beq.n	800515c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	2220      	movs	r2, #32
 8005154:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8005158:	2303      	movs	r3, #3
 800515a:	e006      	b.n	800516a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	2220      	movs	r2, #32
 8005160:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8005164:	2300      	movs	r3, #0
 8005166:	e000      	b.n	800516a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005168:	2302      	movs	r3, #2
  }
}
 800516a:	4618      	mov	r0, r3
 800516c:	3720      	adds	r7, #32
 800516e:	46bd      	mov	sp, r7
 8005170:	bd80      	pop	{r7, pc}

08005172 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005172:	b580      	push	{r7, lr}
 8005174:	b084      	sub	sp, #16
 8005176:	af00      	add	r7, sp, #0
 8005178:	60f8      	str	r0, [r7, #12]
 800517a:	60b9      	str	r1, [r7, #8]
 800517c:	4613      	mov	r3, r2
 800517e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005186:	b2db      	uxtb	r3, r3
 8005188:	2b20      	cmp	r3, #32
 800518a:	d112      	bne.n	80051b2 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800518c:	68bb      	ldr	r3, [r7, #8]
 800518e:	2b00      	cmp	r3, #0
 8005190:	d002      	beq.n	8005198 <HAL_UART_Receive_IT+0x26>
 8005192:	88fb      	ldrh	r3, [r7, #6]
 8005194:	2b00      	cmp	r3, #0
 8005196:	d101      	bne.n	800519c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8005198:	2301      	movs	r3, #1
 800519a:	e00b      	b.n	80051b4 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	2200      	movs	r2, #0
 80051a0:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80051a2:	88fb      	ldrh	r3, [r7, #6]
 80051a4:	461a      	mov	r2, r3
 80051a6:	68b9      	ldr	r1, [r7, #8]
 80051a8:	68f8      	ldr	r0, [r7, #12]
 80051aa:	f000 fb12 	bl	80057d2 <UART_Start_Receive_IT>
 80051ae:	4603      	mov	r3, r0
 80051b0:	e000      	b.n	80051b4 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 80051b2:	2302      	movs	r3, #2
  }
}
 80051b4:	4618      	mov	r0, r3
 80051b6:	3710      	adds	r7, #16
 80051b8:	46bd      	mov	sp, r7
 80051ba:	bd80      	pop	{r7, pc}

080051bc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80051bc:	b580      	push	{r7, lr}
 80051be:	b0ba      	sub	sp, #232	@ 0xe8
 80051c0:	af00      	add	r7, sp, #0
 80051c2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	68db      	ldr	r3, [r3, #12]
 80051d4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	695b      	ldr	r3, [r3, #20]
 80051de:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80051e2:	2300      	movs	r3, #0
 80051e4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80051e8:	2300      	movs	r3, #0
 80051ea:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80051ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80051f2:	f003 030f 	and.w	r3, r3, #15
 80051f6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80051fa:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d10f      	bne.n	8005222 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005202:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005206:	f003 0320 	and.w	r3, r3, #32
 800520a:	2b00      	cmp	r3, #0
 800520c:	d009      	beq.n	8005222 <HAL_UART_IRQHandler+0x66>
 800520e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005212:	f003 0320 	and.w	r3, r3, #32
 8005216:	2b00      	cmp	r3, #0
 8005218:	d003      	beq.n	8005222 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800521a:	6878      	ldr	r0, [r7, #4]
 800521c:	f000 fbf2 	bl	8005a04 <UART_Receive_IT>
      return;
 8005220:	e25b      	b.n	80056da <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005222:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005226:	2b00      	cmp	r3, #0
 8005228:	f000 80de 	beq.w	80053e8 <HAL_UART_IRQHandler+0x22c>
 800522c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005230:	f003 0301 	and.w	r3, r3, #1
 8005234:	2b00      	cmp	r3, #0
 8005236:	d106      	bne.n	8005246 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005238:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800523c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8005240:	2b00      	cmp	r3, #0
 8005242:	f000 80d1 	beq.w	80053e8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005246:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800524a:	f003 0301 	and.w	r3, r3, #1
 800524e:	2b00      	cmp	r3, #0
 8005250:	d00b      	beq.n	800526a <HAL_UART_IRQHandler+0xae>
 8005252:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005256:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800525a:	2b00      	cmp	r3, #0
 800525c:	d005      	beq.n	800526a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005262:	f043 0201 	orr.w	r2, r3, #1
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800526a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800526e:	f003 0304 	and.w	r3, r3, #4
 8005272:	2b00      	cmp	r3, #0
 8005274:	d00b      	beq.n	800528e <HAL_UART_IRQHandler+0xd2>
 8005276:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800527a:	f003 0301 	and.w	r3, r3, #1
 800527e:	2b00      	cmp	r3, #0
 8005280:	d005      	beq.n	800528e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005286:	f043 0202 	orr.w	r2, r3, #2
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800528e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005292:	f003 0302 	and.w	r3, r3, #2
 8005296:	2b00      	cmp	r3, #0
 8005298:	d00b      	beq.n	80052b2 <HAL_UART_IRQHandler+0xf6>
 800529a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800529e:	f003 0301 	and.w	r3, r3, #1
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d005      	beq.n	80052b2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80052aa:	f043 0204 	orr.w	r2, r3, #4
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80052b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80052b6:	f003 0308 	and.w	r3, r3, #8
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d011      	beq.n	80052e2 <HAL_UART_IRQHandler+0x126>
 80052be:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80052c2:	f003 0320 	and.w	r3, r3, #32
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d105      	bne.n	80052d6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80052ca:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80052ce:	f003 0301 	and.w	r3, r3, #1
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d005      	beq.n	80052e2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80052da:	f043 0208 	orr.w	r2, r3, #8
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	f000 81f2 	beq.w	80056d0 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80052ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80052f0:	f003 0320 	and.w	r3, r3, #32
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d008      	beq.n	800530a <HAL_UART_IRQHandler+0x14e>
 80052f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80052fc:	f003 0320 	and.w	r3, r3, #32
 8005300:	2b00      	cmp	r3, #0
 8005302:	d002      	beq.n	800530a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005304:	6878      	ldr	r0, [r7, #4]
 8005306:	f000 fb7d 	bl	8005a04 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	695b      	ldr	r3, [r3, #20]
 8005310:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005314:	2b40      	cmp	r3, #64	@ 0x40
 8005316:	bf0c      	ite	eq
 8005318:	2301      	moveq	r3, #1
 800531a:	2300      	movne	r3, #0
 800531c:	b2db      	uxtb	r3, r3
 800531e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005326:	f003 0308 	and.w	r3, r3, #8
 800532a:	2b00      	cmp	r3, #0
 800532c:	d103      	bne.n	8005336 <HAL_UART_IRQHandler+0x17a>
 800532e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005332:	2b00      	cmp	r3, #0
 8005334:	d04f      	beq.n	80053d6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005336:	6878      	ldr	r0, [r7, #4]
 8005338:	f000 fa85 	bl	8005846 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	695b      	ldr	r3, [r3, #20]
 8005342:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005346:	2b40      	cmp	r3, #64	@ 0x40
 8005348:	d141      	bne.n	80053ce <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	3314      	adds	r3, #20
 8005350:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005354:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005358:	e853 3f00 	ldrex	r3, [r3]
 800535c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005360:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005364:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005368:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	3314      	adds	r3, #20
 8005372:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8005376:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800537a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800537e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8005382:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8005386:	e841 2300 	strex	r3, r2, [r1]
 800538a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800538e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005392:	2b00      	cmp	r3, #0
 8005394:	d1d9      	bne.n	800534a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800539a:	2b00      	cmp	r3, #0
 800539c:	d013      	beq.n	80053c6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80053a2:	4a7e      	ldr	r2, [pc, #504]	@ (800559c <HAL_UART_IRQHandler+0x3e0>)
 80053a4:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80053aa:	4618      	mov	r0, r3
 80053ac:	f7fd f953 	bl	8002656 <HAL_DMA_Abort_IT>
 80053b0:	4603      	mov	r3, r0
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d016      	beq.n	80053e4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80053ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80053bc:	687a      	ldr	r2, [r7, #4]
 80053be:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80053c0:	4610      	mov	r0, r2
 80053c2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80053c4:	e00e      	b.n	80053e4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80053c6:	6878      	ldr	r0, [r7, #4]
 80053c8:	f000 f994 	bl	80056f4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80053cc:	e00a      	b.n	80053e4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80053ce:	6878      	ldr	r0, [r7, #4]
 80053d0:	f000 f990 	bl	80056f4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80053d4:	e006      	b.n	80053e4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80053d6:	6878      	ldr	r0, [r7, #4]
 80053d8:	f000 f98c 	bl	80056f4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	2200      	movs	r2, #0
 80053e0:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80053e2:	e175      	b.n	80056d0 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80053e4:	bf00      	nop
    return;
 80053e6:	e173      	b.n	80056d0 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053ec:	2b01      	cmp	r3, #1
 80053ee:	f040 814f 	bne.w	8005690 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80053f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80053f6:	f003 0310 	and.w	r3, r3, #16
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	f000 8148 	beq.w	8005690 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8005400:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005404:	f003 0310 	and.w	r3, r3, #16
 8005408:	2b00      	cmp	r3, #0
 800540a:	f000 8141 	beq.w	8005690 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800540e:	2300      	movs	r3, #0
 8005410:	60bb      	str	r3, [r7, #8]
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	60bb      	str	r3, [r7, #8]
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	685b      	ldr	r3, [r3, #4]
 8005420:	60bb      	str	r3, [r7, #8]
 8005422:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	695b      	ldr	r3, [r3, #20]
 800542a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800542e:	2b40      	cmp	r3, #64	@ 0x40
 8005430:	f040 80b6 	bne.w	80055a0 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	685b      	ldr	r3, [r3, #4]
 800543c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005440:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005444:	2b00      	cmp	r3, #0
 8005446:	f000 8145 	beq.w	80056d4 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800544e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005452:	429a      	cmp	r2, r3
 8005454:	f080 813e 	bcs.w	80056d4 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800545e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005464:	69db      	ldr	r3, [r3, #28]
 8005466:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800546a:	f000 8088 	beq.w	800557e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	330c      	adds	r3, #12
 8005474:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005478:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800547c:	e853 3f00 	ldrex	r3, [r3]
 8005480:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005484:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005488:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800548c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	330c      	adds	r3, #12
 8005496:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800549a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800549e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054a2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80054a6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80054aa:	e841 2300 	strex	r3, r2, [r1]
 80054ae:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80054b2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d1d9      	bne.n	800546e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	3314      	adds	r3, #20
 80054c0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054c2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80054c4:	e853 3f00 	ldrex	r3, [r3]
 80054c8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80054ca:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80054cc:	f023 0301 	bic.w	r3, r3, #1
 80054d0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	3314      	adds	r3, #20
 80054da:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80054de:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80054e2:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054e4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80054e6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80054ea:	e841 2300 	strex	r3, r2, [r1]
 80054ee:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80054f0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d1e1      	bne.n	80054ba <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	3314      	adds	r3, #20
 80054fc:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054fe:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005500:	e853 3f00 	ldrex	r3, [r3]
 8005504:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005506:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005508:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800550c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	3314      	adds	r3, #20
 8005516:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800551a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800551c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800551e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005520:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005522:	e841 2300 	strex	r3, r2, [r1]
 8005526:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005528:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800552a:	2b00      	cmp	r3, #0
 800552c:	d1e3      	bne.n	80054f6 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	2220      	movs	r2, #32
 8005532:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	2200      	movs	r2, #0
 800553a:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	330c      	adds	r3, #12
 8005542:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005544:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005546:	e853 3f00 	ldrex	r3, [r3]
 800554a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800554c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800554e:	f023 0310 	bic.w	r3, r3, #16
 8005552:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	330c      	adds	r3, #12
 800555c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8005560:	65ba      	str	r2, [r7, #88]	@ 0x58
 8005562:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005564:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005566:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005568:	e841 2300 	strex	r3, r2, [r1]
 800556c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800556e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005570:	2b00      	cmp	r3, #0
 8005572:	d1e3      	bne.n	800553c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005578:	4618      	mov	r0, r3
 800557a:	f7fc fffc 	bl	8002576 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	2202      	movs	r2, #2
 8005582:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800558c:	b29b      	uxth	r3, r3
 800558e:	1ad3      	subs	r3, r2, r3
 8005590:	b29b      	uxth	r3, r3
 8005592:	4619      	mov	r1, r3
 8005594:	6878      	ldr	r0, [r7, #4]
 8005596:	f000 f8b7 	bl	8005708 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800559a:	e09b      	b.n	80056d4 <HAL_UART_IRQHandler+0x518>
 800559c:	0800590d 	.word	0x0800590d
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80055a8:	b29b      	uxth	r3, r3
 80055aa:	1ad3      	subs	r3, r2, r3
 80055ac:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80055b4:	b29b      	uxth	r3, r3
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	f000 808e 	beq.w	80056d8 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80055bc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	f000 8089 	beq.w	80056d8 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	330c      	adds	r3, #12
 80055cc:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055d0:	e853 3f00 	ldrex	r3, [r3]
 80055d4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80055d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80055d8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80055dc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	330c      	adds	r3, #12
 80055e6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80055ea:	647a      	str	r2, [r7, #68]	@ 0x44
 80055ec:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055ee:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80055f0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80055f2:	e841 2300 	strex	r3, r2, [r1]
 80055f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80055f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d1e3      	bne.n	80055c6 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	3314      	adds	r3, #20
 8005604:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005606:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005608:	e853 3f00 	ldrex	r3, [r3]
 800560c:	623b      	str	r3, [r7, #32]
   return(result);
 800560e:	6a3b      	ldr	r3, [r7, #32]
 8005610:	f023 0301 	bic.w	r3, r3, #1
 8005614:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	3314      	adds	r3, #20
 800561e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005622:	633a      	str	r2, [r7, #48]	@ 0x30
 8005624:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005626:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005628:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800562a:	e841 2300 	strex	r3, r2, [r1]
 800562e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005630:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005632:	2b00      	cmp	r3, #0
 8005634:	d1e3      	bne.n	80055fe <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	2220      	movs	r2, #32
 800563a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	2200      	movs	r2, #0
 8005642:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	330c      	adds	r3, #12
 800564a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800564c:	693b      	ldr	r3, [r7, #16]
 800564e:	e853 3f00 	ldrex	r3, [r3]
 8005652:	60fb      	str	r3, [r7, #12]
   return(result);
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	f023 0310 	bic.w	r3, r3, #16
 800565a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	330c      	adds	r3, #12
 8005664:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8005668:	61fa      	str	r2, [r7, #28]
 800566a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800566c:	69b9      	ldr	r1, [r7, #24]
 800566e:	69fa      	ldr	r2, [r7, #28]
 8005670:	e841 2300 	strex	r3, r2, [r1]
 8005674:	617b      	str	r3, [r7, #20]
   return(result);
 8005676:	697b      	ldr	r3, [r7, #20]
 8005678:	2b00      	cmp	r3, #0
 800567a:	d1e3      	bne.n	8005644 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	2202      	movs	r2, #2
 8005680:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005682:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005686:	4619      	mov	r1, r3
 8005688:	6878      	ldr	r0, [r7, #4]
 800568a:	f000 f83d 	bl	8005708 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800568e:	e023      	b.n	80056d8 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005690:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005694:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005698:	2b00      	cmp	r3, #0
 800569a:	d009      	beq.n	80056b0 <HAL_UART_IRQHandler+0x4f4>
 800569c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80056a0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d003      	beq.n	80056b0 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80056a8:	6878      	ldr	r0, [r7, #4]
 80056aa:	f000 f943 	bl	8005934 <UART_Transmit_IT>
    return;
 80056ae:	e014      	b.n	80056da <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80056b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80056b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d00e      	beq.n	80056da <HAL_UART_IRQHandler+0x51e>
 80056bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80056c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d008      	beq.n	80056da <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80056c8:	6878      	ldr	r0, [r7, #4]
 80056ca:	f000 f983 	bl	80059d4 <UART_EndTransmit_IT>
    return;
 80056ce:	e004      	b.n	80056da <HAL_UART_IRQHandler+0x51e>
    return;
 80056d0:	bf00      	nop
 80056d2:	e002      	b.n	80056da <HAL_UART_IRQHandler+0x51e>
      return;
 80056d4:	bf00      	nop
 80056d6:	e000      	b.n	80056da <HAL_UART_IRQHandler+0x51e>
      return;
 80056d8:	bf00      	nop
  }
}
 80056da:	37e8      	adds	r7, #232	@ 0xe8
 80056dc:	46bd      	mov	sp, r7
 80056de:	bd80      	pop	{r7, pc}

080056e0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80056e0:	b480      	push	{r7}
 80056e2:	b083      	sub	sp, #12
 80056e4:	af00      	add	r7, sp, #0
 80056e6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80056e8:	bf00      	nop
 80056ea:	370c      	adds	r7, #12
 80056ec:	46bd      	mov	sp, r7
 80056ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056f2:	4770      	bx	lr

080056f4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80056f4:	b480      	push	{r7}
 80056f6:	b083      	sub	sp, #12
 80056f8:	af00      	add	r7, sp, #0
 80056fa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80056fc:	bf00      	nop
 80056fe:	370c      	adds	r7, #12
 8005700:	46bd      	mov	sp, r7
 8005702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005706:	4770      	bx	lr

08005708 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005708:	b480      	push	{r7}
 800570a:	b083      	sub	sp, #12
 800570c:	af00      	add	r7, sp, #0
 800570e:	6078      	str	r0, [r7, #4]
 8005710:	460b      	mov	r3, r1
 8005712:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005714:	bf00      	nop
 8005716:	370c      	adds	r7, #12
 8005718:	46bd      	mov	sp, r7
 800571a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800571e:	4770      	bx	lr

08005720 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005720:	b580      	push	{r7, lr}
 8005722:	b086      	sub	sp, #24
 8005724:	af00      	add	r7, sp, #0
 8005726:	60f8      	str	r0, [r7, #12]
 8005728:	60b9      	str	r1, [r7, #8]
 800572a:	603b      	str	r3, [r7, #0]
 800572c:	4613      	mov	r3, r2
 800572e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005730:	e03b      	b.n	80057aa <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005732:	6a3b      	ldr	r3, [r7, #32]
 8005734:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005738:	d037      	beq.n	80057aa <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800573a:	f7fc fddb 	bl	80022f4 <HAL_GetTick>
 800573e:	4602      	mov	r2, r0
 8005740:	683b      	ldr	r3, [r7, #0]
 8005742:	1ad3      	subs	r3, r2, r3
 8005744:	6a3a      	ldr	r2, [r7, #32]
 8005746:	429a      	cmp	r2, r3
 8005748:	d302      	bcc.n	8005750 <UART_WaitOnFlagUntilTimeout+0x30>
 800574a:	6a3b      	ldr	r3, [r7, #32]
 800574c:	2b00      	cmp	r3, #0
 800574e:	d101      	bne.n	8005754 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005750:	2303      	movs	r3, #3
 8005752:	e03a      	b.n	80057ca <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	68db      	ldr	r3, [r3, #12]
 800575a:	f003 0304 	and.w	r3, r3, #4
 800575e:	2b00      	cmp	r3, #0
 8005760:	d023      	beq.n	80057aa <UART_WaitOnFlagUntilTimeout+0x8a>
 8005762:	68bb      	ldr	r3, [r7, #8]
 8005764:	2b80      	cmp	r3, #128	@ 0x80
 8005766:	d020      	beq.n	80057aa <UART_WaitOnFlagUntilTimeout+0x8a>
 8005768:	68bb      	ldr	r3, [r7, #8]
 800576a:	2b40      	cmp	r3, #64	@ 0x40
 800576c:	d01d      	beq.n	80057aa <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	f003 0308 	and.w	r3, r3, #8
 8005778:	2b08      	cmp	r3, #8
 800577a:	d116      	bne.n	80057aa <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800577c:	2300      	movs	r3, #0
 800577e:	617b      	str	r3, [r7, #20]
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	617b      	str	r3, [r7, #20]
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	685b      	ldr	r3, [r3, #4]
 800578e:	617b      	str	r3, [r7, #20]
 8005790:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005792:	68f8      	ldr	r0, [r7, #12]
 8005794:	f000 f857 	bl	8005846 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	2208      	movs	r2, #8
 800579c:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	2200      	movs	r2, #0
 80057a2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80057a6:	2301      	movs	r3, #1
 80057a8:	e00f      	b.n	80057ca <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	681a      	ldr	r2, [r3, #0]
 80057b0:	68bb      	ldr	r3, [r7, #8]
 80057b2:	4013      	ands	r3, r2
 80057b4:	68ba      	ldr	r2, [r7, #8]
 80057b6:	429a      	cmp	r2, r3
 80057b8:	bf0c      	ite	eq
 80057ba:	2301      	moveq	r3, #1
 80057bc:	2300      	movne	r3, #0
 80057be:	b2db      	uxtb	r3, r3
 80057c0:	461a      	mov	r2, r3
 80057c2:	79fb      	ldrb	r3, [r7, #7]
 80057c4:	429a      	cmp	r2, r3
 80057c6:	d0b4      	beq.n	8005732 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80057c8:	2300      	movs	r3, #0
}
 80057ca:	4618      	mov	r0, r3
 80057cc:	3718      	adds	r7, #24
 80057ce:	46bd      	mov	sp, r7
 80057d0:	bd80      	pop	{r7, pc}

080057d2 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80057d2:	b480      	push	{r7}
 80057d4:	b085      	sub	sp, #20
 80057d6:	af00      	add	r7, sp, #0
 80057d8:	60f8      	str	r0, [r7, #12]
 80057da:	60b9      	str	r1, [r7, #8]
 80057dc:	4613      	mov	r3, r2
 80057de:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	68ba      	ldr	r2, [r7, #8]
 80057e4:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	88fa      	ldrh	r2, [r7, #6]
 80057ea:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	88fa      	ldrh	r2, [r7, #6]
 80057f0:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	2200      	movs	r2, #0
 80057f6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	2222      	movs	r2, #34	@ 0x22
 80057fc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	691b      	ldr	r3, [r3, #16]
 8005804:	2b00      	cmp	r3, #0
 8005806:	d007      	beq.n	8005818 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	68da      	ldr	r2, [r3, #12]
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005816:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	695a      	ldr	r2, [r3, #20]
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	f042 0201 	orr.w	r2, r2, #1
 8005826:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	68da      	ldr	r2, [r3, #12]
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	f042 0220 	orr.w	r2, r2, #32
 8005836:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005838:	2300      	movs	r3, #0
}
 800583a:	4618      	mov	r0, r3
 800583c:	3714      	adds	r7, #20
 800583e:	46bd      	mov	sp, r7
 8005840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005844:	4770      	bx	lr

08005846 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005846:	b480      	push	{r7}
 8005848:	b095      	sub	sp, #84	@ 0x54
 800584a:	af00      	add	r7, sp, #0
 800584c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	330c      	adds	r3, #12
 8005854:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005856:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005858:	e853 3f00 	ldrex	r3, [r3]
 800585c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800585e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005860:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005864:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	330c      	adds	r3, #12
 800586c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800586e:	643a      	str	r2, [r7, #64]	@ 0x40
 8005870:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005872:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005874:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005876:	e841 2300 	strex	r3, r2, [r1]
 800587a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800587c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800587e:	2b00      	cmp	r3, #0
 8005880:	d1e5      	bne.n	800584e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	3314      	adds	r3, #20
 8005888:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800588a:	6a3b      	ldr	r3, [r7, #32]
 800588c:	e853 3f00 	ldrex	r3, [r3]
 8005890:	61fb      	str	r3, [r7, #28]
   return(result);
 8005892:	69fb      	ldr	r3, [r7, #28]
 8005894:	f023 0301 	bic.w	r3, r3, #1
 8005898:	64bb      	str	r3, [r7, #72]	@ 0x48
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	3314      	adds	r3, #20
 80058a0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80058a2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80058a4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058a6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80058a8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80058aa:	e841 2300 	strex	r3, r2, [r1]
 80058ae:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80058b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d1e5      	bne.n	8005882 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80058ba:	2b01      	cmp	r3, #1
 80058bc:	d119      	bne.n	80058f2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	330c      	adds	r3, #12
 80058c4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	e853 3f00 	ldrex	r3, [r3]
 80058cc:	60bb      	str	r3, [r7, #8]
   return(result);
 80058ce:	68bb      	ldr	r3, [r7, #8]
 80058d0:	f023 0310 	bic.w	r3, r3, #16
 80058d4:	647b      	str	r3, [r7, #68]	@ 0x44
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	330c      	adds	r3, #12
 80058dc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80058de:	61ba      	str	r2, [r7, #24]
 80058e0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058e2:	6979      	ldr	r1, [r7, #20]
 80058e4:	69ba      	ldr	r2, [r7, #24]
 80058e6:	e841 2300 	strex	r3, r2, [r1]
 80058ea:	613b      	str	r3, [r7, #16]
   return(result);
 80058ec:	693b      	ldr	r3, [r7, #16]
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d1e5      	bne.n	80058be <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	2220      	movs	r2, #32
 80058f6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	2200      	movs	r2, #0
 80058fe:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005900:	bf00      	nop
 8005902:	3754      	adds	r7, #84	@ 0x54
 8005904:	46bd      	mov	sp, r7
 8005906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800590a:	4770      	bx	lr

0800590c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800590c:	b580      	push	{r7, lr}
 800590e:	b084      	sub	sp, #16
 8005910:	af00      	add	r7, sp, #0
 8005912:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005918:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	2200      	movs	r2, #0
 800591e:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	2200      	movs	r2, #0
 8005924:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005926:	68f8      	ldr	r0, [r7, #12]
 8005928:	f7ff fee4 	bl	80056f4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800592c:	bf00      	nop
 800592e:	3710      	adds	r7, #16
 8005930:	46bd      	mov	sp, r7
 8005932:	bd80      	pop	{r7, pc}

08005934 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005934:	b480      	push	{r7}
 8005936:	b085      	sub	sp, #20
 8005938:	af00      	add	r7, sp, #0
 800593a:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005942:	b2db      	uxtb	r3, r3
 8005944:	2b21      	cmp	r3, #33	@ 0x21
 8005946:	d13e      	bne.n	80059c6 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	689b      	ldr	r3, [r3, #8]
 800594c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005950:	d114      	bne.n	800597c <UART_Transmit_IT+0x48>
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	691b      	ldr	r3, [r3, #16]
 8005956:	2b00      	cmp	r3, #0
 8005958:	d110      	bne.n	800597c <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	6a1b      	ldr	r3, [r3, #32]
 800595e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	881b      	ldrh	r3, [r3, #0]
 8005964:	461a      	mov	r2, r3
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800596e:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	6a1b      	ldr	r3, [r3, #32]
 8005974:	1c9a      	adds	r2, r3, #2
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	621a      	str	r2, [r3, #32]
 800597a:	e008      	b.n	800598e <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	6a1b      	ldr	r3, [r3, #32]
 8005980:	1c59      	adds	r1, r3, #1
 8005982:	687a      	ldr	r2, [r7, #4]
 8005984:	6211      	str	r1, [r2, #32]
 8005986:	781a      	ldrb	r2, [r3, #0]
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005992:	b29b      	uxth	r3, r3
 8005994:	3b01      	subs	r3, #1
 8005996:	b29b      	uxth	r3, r3
 8005998:	687a      	ldr	r2, [r7, #4]
 800599a:	4619      	mov	r1, r3
 800599c:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d10f      	bne.n	80059c2 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	68da      	ldr	r2, [r3, #12]
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80059b0:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	68da      	ldr	r2, [r3, #12]
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80059c0:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80059c2:	2300      	movs	r3, #0
 80059c4:	e000      	b.n	80059c8 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80059c6:	2302      	movs	r3, #2
  }
}
 80059c8:	4618      	mov	r0, r3
 80059ca:	3714      	adds	r7, #20
 80059cc:	46bd      	mov	sp, r7
 80059ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059d2:	4770      	bx	lr

080059d4 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80059d4:	b580      	push	{r7, lr}
 80059d6:	b082      	sub	sp, #8
 80059d8:	af00      	add	r7, sp, #0
 80059da:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	68da      	ldr	r2, [r3, #12]
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80059ea:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	2220      	movs	r2, #32
 80059f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80059f4:	6878      	ldr	r0, [r7, #4]
 80059f6:	f7ff fe73 	bl	80056e0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80059fa:	2300      	movs	r3, #0
}
 80059fc:	4618      	mov	r0, r3
 80059fe:	3708      	adds	r7, #8
 8005a00:	46bd      	mov	sp, r7
 8005a02:	bd80      	pop	{r7, pc}

08005a04 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005a04:	b580      	push	{r7, lr}
 8005a06:	b08c      	sub	sp, #48	@ 0x30
 8005a08:	af00      	add	r7, sp, #0
 8005a0a:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005a12:	b2db      	uxtb	r3, r3
 8005a14:	2b22      	cmp	r3, #34	@ 0x22
 8005a16:	f040 80ae 	bne.w	8005b76 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	689b      	ldr	r3, [r3, #8]
 8005a1e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005a22:	d117      	bne.n	8005a54 <UART_Receive_IT+0x50>
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	691b      	ldr	r3, [r3, #16]
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d113      	bne.n	8005a54 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005a2c:	2300      	movs	r3, #0
 8005a2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a34:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	685b      	ldr	r3, [r3, #4]
 8005a3c:	b29b      	uxth	r3, r3
 8005a3e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005a42:	b29a      	uxth	r2, r3
 8005a44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a46:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a4c:	1c9a      	adds	r2, r3, #2
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	629a      	str	r2, [r3, #40]	@ 0x28
 8005a52:	e026      	b.n	8005aa2 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a58:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8005a5a:	2300      	movs	r3, #0
 8005a5c:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	689b      	ldr	r3, [r3, #8]
 8005a62:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005a66:	d007      	beq.n	8005a78 <UART_Receive_IT+0x74>
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	689b      	ldr	r3, [r3, #8]
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	d10a      	bne.n	8005a86 <UART_Receive_IT+0x82>
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	691b      	ldr	r3, [r3, #16]
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d106      	bne.n	8005a86 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	685b      	ldr	r3, [r3, #4]
 8005a7e:	b2da      	uxtb	r2, r3
 8005a80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a82:	701a      	strb	r2, [r3, #0]
 8005a84:	e008      	b.n	8005a98 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	685b      	ldr	r3, [r3, #4]
 8005a8c:	b2db      	uxtb	r3, r3
 8005a8e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005a92:	b2da      	uxtb	r2, r3
 8005a94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a96:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a9c:	1c5a      	adds	r2, r3, #1
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005aa6:	b29b      	uxth	r3, r3
 8005aa8:	3b01      	subs	r3, #1
 8005aaa:	b29b      	uxth	r3, r3
 8005aac:	687a      	ldr	r2, [r7, #4]
 8005aae:	4619      	mov	r1, r3
 8005ab0:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d15d      	bne.n	8005b72 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	68da      	ldr	r2, [r3, #12]
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	f022 0220 	bic.w	r2, r2, #32
 8005ac4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	68da      	ldr	r2, [r3, #12]
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005ad4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	695a      	ldr	r2, [r3, #20]
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	f022 0201 	bic.w	r2, r2, #1
 8005ae4:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	2220      	movs	r2, #32
 8005aea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	2200      	movs	r2, #0
 8005af2:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005af8:	2b01      	cmp	r3, #1
 8005afa:	d135      	bne.n	8005b68 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	2200      	movs	r2, #0
 8005b00:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	330c      	adds	r3, #12
 8005b08:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b0a:	697b      	ldr	r3, [r7, #20]
 8005b0c:	e853 3f00 	ldrex	r3, [r3]
 8005b10:	613b      	str	r3, [r7, #16]
   return(result);
 8005b12:	693b      	ldr	r3, [r7, #16]
 8005b14:	f023 0310 	bic.w	r3, r3, #16
 8005b18:	627b      	str	r3, [r7, #36]	@ 0x24
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	330c      	adds	r3, #12
 8005b20:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005b22:	623a      	str	r2, [r7, #32]
 8005b24:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b26:	69f9      	ldr	r1, [r7, #28]
 8005b28:	6a3a      	ldr	r2, [r7, #32]
 8005b2a:	e841 2300 	strex	r3, r2, [r1]
 8005b2e:	61bb      	str	r3, [r7, #24]
   return(result);
 8005b30:	69bb      	ldr	r3, [r7, #24]
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d1e5      	bne.n	8005b02 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	f003 0310 	and.w	r3, r3, #16
 8005b40:	2b10      	cmp	r3, #16
 8005b42:	d10a      	bne.n	8005b5a <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005b44:	2300      	movs	r3, #0
 8005b46:	60fb      	str	r3, [r7, #12]
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	60fb      	str	r3, [r7, #12]
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	685b      	ldr	r3, [r3, #4]
 8005b56:	60fb      	str	r3, [r7, #12]
 8005b58:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005b5e:	4619      	mov	r1, r3
 8005b60:	6878      	ldr	r0, [r7, #4]
 8005b62:	f7ff fdd1 	bl	8005708 <HAL_UARTEx_RxEventCallback>
 8005b66:	e002      	b.n	8005b6e <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005b68:	6878      	ldr	r0, [r7, #4]
 8005b6a:	f7fb fad1 	bl	8001110 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005b6e:	2300      	movs	r3, #0
 8005b70:	e002      	b.n	8005b78 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8005b72:	2300      	movs	r3, #0
 8005b74:	e000      	b.n	8005b78 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8005b76:	2302      	movs	r3, #2
  }
}
 8005b78:	4618      	mov	r0, r3
 8005b7a:	3730      	adds	r7, #48	@ 0x30
 8005b7c:	46bd      	mov	sp, r7
 8005b7e:	bd80      	pop	{r7, pc}

08005b80 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005b80:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005b84:	b0c0      	sub	sp, #256	@ 0x100
 8005b86:	af00      	add	r7, sp, #0
 8005b88:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005b8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	691b      	ldr	r3, [r3, #16]
 8005b94:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005b98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b9c:	68d9      	ldr	r1, [r3, #12]
 8005b9e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ba2:	681a      	ldr	r2, [r3, #0]
 8005ba4:	ea40 0301 	orr.w	r3, r0, r1
 8005ba8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005baa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005bae:	689a      	ldr	r2, [r3, #8]
 8005bb0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005bb4:	691b      	ldr	r3, [r3, #16]
 8005bb6:	431a      	orrs	r2, r3
 8005bb8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005bbc:	695b      	ldr	r3, [r3, #20]
 8005bbe:	431a      	orrs	r2, r3
 8005bc0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005bc4:	69db      	ldr	r3, [r3, #28]
 8005bc6:	4313      	orrs	r3, r2
 8005bc8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005bcc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	68db      	ldr	r3, [r3, #12]
 8005bd4:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005bd8:	f021 010c 	bic.w	r1, r1, #12
 8005bdc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005be0:	681a      	ldr	r2, [r3, #0]
 8005be2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005be6:	430b      	orrs	r3, r1
 8005be8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005bea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	695b      	ldr	r3, [r3, #20]
 8005bf2:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8005bf6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005bfa:	6999      	ldr	r1, [r3, #24]
 8005bfc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c00:	681a      	ldr	r2, [r3, #0]
 8005c02:	ea40 0301 	orr.w	r3, r0, r1
 8005c06:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005c08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c0c:	681a      	ldr	r2, [r3, #0]
 8005c0e:	4b8f      	ldr	r3, [pc, #572]	@ (8005e4c <UART_SetConfig+0x2cc>)
 8005c10:	429a      	cmp	r2, r3
 8005c12:	d005      	beq.n	8005c20 <UART_SetConfig+0xa0>
 8005c14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c18:	681a      	ldr	r2, [r3, #0]
 8005c1a:	4b8d      	ldr	r3, [pc, #564]	@ (8005e50 <UART_SetConfig+0x2d0>)
 8005c1c:	429a      	cmp	r2, r3
 8005c1e:	d104      	bne.n	8005c2a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005c20:	f7fd fb38 	bl	8003294 <HAL_RCC_GetPCLK2Freq>
 8005c24:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005c28:	e003      	b.n	8005c32 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005c2a:	f7fd fb1f 	bl	800326c <HAL_RCC_GetPCLK1Freq>
 8005c2e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005c32:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c36:	69db      	ldr	r3, [r3, #28]
 8005c38:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005c3c:	f040 810c 	bne.w	8005e58 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005c40:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005c44:	2200      	movs	r2, #0
 8005c46:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005c4a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8005c4e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8005c52:	4622      	mov	r2, r4
 8005c54:	462b      	mov	r3, r5
 8005c56:	1891      	adds	r1, r2, r2
 8005c58:	65b9      	str	r1, [r7, #88]	@ 0x58
 8005c5a:	415b      	adcs	r3, r3
 8005c5c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005c5e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005c62:	4621      	mov	r1, r4
 8005c64:	eb12 0801 	adds.w	r8, r2, r1
 8005c68:	4629      	mov	r1, r5
 8005c6a:	eb43 0901 	adc.w	r9, r3, r1
 8005c6e:	f04f 0200 	mov.w	r2, #0
 8005c72:	f04f 0300 	mov.w	r3, #0
 8005c76:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005c7a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005c7e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005c82:	4690      	mov	r8, r2
 8005c84:	4699      	mov	r9, r3
 8005c86:	4623      	mov	r3, r4
 8005c88:	eb18 0303 	adds.w	r3, r8, r3
 8005c8c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005c90:	462b      	mov	r3, r5
 8005c92:	eb49 0303 	adc.w	r3, r9, r3
 8005c96:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005c9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c9e:	685b      	ldr	r3, [r3, #4]
 8005ca0:	2200      	movs	r2, #0
 8005ca2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005ca6:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8005caa:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005cae:	460b      	mov	r3, r1
 8005cb0:	18db      	adds	r3, r3, r3
 8005cb2:	653b      	str	r3, [r7, #80]	@ 0x50
 8005cb4:	4613      	mov	r3, r2
 8005cb6:	eb42 0303 	adc.w	r3, r2, r3
 8005cba:	657b      	str	r3, [r7, #84]	@ 0x54
 8005cbc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005cc0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005cc4:	f7fa ff98 	bl	8000bf8 <__aeabi_uldivmod>
 8005cc8:	4602      	mov	r2, r0
 8005cca:	460b      	mov	r3, r1
 8005ccc:	4b61      	ldr	r3, [pc, #388]	@ (8005e54 <UART_SetConfig+0x2d4>)
 8005cce:	fba3 2302 	umull	r2, r3, r3, r2
 8005cd2:	095b      	lsrs	r3, r3, #5
 8005cd4:	011c      	lsls	r4, r3, #4
 8005cd6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005cda:	2200      	movs	r2, #0
 8005cdc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005ce0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005ce4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005ce8:	4642      	mov	r2, r8
 8005cea:	464b      	mov	r3, r9
 8005cec:	1891      	adds	r1, r2, r2
 8005cee:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005cf0:	415b      	adcs	r3, r3
 8005cf2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005cf4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005cf8:	4641      	mov	r1, r8
 8005cfa:	eb12 0a01 	adds.w	sl, r2, r1
 8005cfe:	4649      	mov	r1, r9
 8005d00:	eb43 0b01 	adc.w	fp, r3, r1
 8005d04:	f04f 0200 	mov.w	r2, #0
 8005d08:	f04f 0300 	mov.w	r3, #0
 8005d0c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005d10:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005d14:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005d18:	4692      	mov	sl, r2
 8005d1a:	469b      	mov	fp, r3
 8005d1c:	4643      	mov	r3, r8
 8005d1e:	eb1a 0303 	adds.w	r3, sl, r3
 8005d22:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005d26:	464b      	mov	r3, r9
 8005d28:	eb4b 0303 	adc.w	r3, fp, r3
 8005d2c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005d30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d34:	685b      	ldr	r3, [r3, #4]
 8005d36:	2200      	movs	r2, #0
 8005d38:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005d3c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005d40:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005d44:	460b      	mov	r3, r1
 8005d46:	18db      	adds	r3, r3, r3
 8005d48:	643b      	str	r3, [r7, #64]	@ 0x40
 8005d4a:	4613      	mov	r3, r2
 8005d4c:	eb42 0303 	adc.w	r3, r2, r3
 8005d50:	647b      	str	r3, [r7, #68]	@ 0x44
 8005d52:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005d56:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8005d5a:	f7fa ff4d 	bl	8000bf8 <__aeabi_uldivmod>
 8005d5e:	4602      	mov	r2, r0
 8005d60:	460b      	mov	r3, r1
 8005d62:	4611      	mov	r1, r2
 8005d64:	4b3b      	ldr	r3, [pc, #236]	@ (8005e54 <UART_SetConfig+0x2d4>)
 8005d66:	fba3 2301 	umull	r2, r3, r3, r1
 8005d6a:	095b      	lsrs	r3, r3, #5
 8005d6c:	2264      	movs	r2, #100	@ 0x64
 8005d6e:	fb02 f303 	mul.w	r3, r2, r3
 8005d72:	1acb      	subs	r3, r1, r3
 8005d74:	00db      	lsls	r3, r3, #3
 8005d76:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8005d7a:	4b36      	ldr	r3, [pc, #216]	@ (8005e54 <UART_SetConfig+0x2d4>)
 8005d7c:	fba3 2302 	umull	r2, r3, r3, r2
 8005d80:	095b      	lsrs	r3, r3, #5
 8005d82:	005b      	lsls	r3, r3, #1
 8005d84:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005d88:	441c      	add	r4, r3
 8005d8a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005d8e:	2200      	movs	r2, #0
 8005d90:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005d94:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005d98:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005d9c:	4642      	mov	r2, r8
 8005d9e:	464b      	mov	r3, r9
 8005da0:	1891      	adds	r1, r2, r2
 8005da2:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005da4:	415b      	adcs	r3, r3
 8005da6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005da8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005dac:	4641      	mov	r1, r8
 8005dae:	1851      	adds	r1, r2, r1
 8005db0:	6339      	str	r1, [r7, #48]	@ 0x30
 8005db2:	4649      	mov	r1, r9
 8005db4:	414b      	adcs	r3, r1
 8005db6:	637b      	str	r3, [r7, #52]	@ 0x34
 8005db8:	f04f 0200 	mov.w	r2, #0
 8005dbc:	f04f 0300 	mov.w	r3, #0
 8005dc0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005dc4:	4659      	mov	r1, fp
 8005dc6:	00cb      	lsls	r3, r1, #3
 8005dc8:	4651      	mov	r1, sl
 8005dca:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005dce:	4651      	mov	r1, sl
 8005dd0:	00ca      	lsls	r2, r1, #3
 8005dd2:	4610      	mov	r0, r2
 8005dd4:	4619      	mov	r1, r3
 8005dd6:	4603      	mov	r3, r0
 8005dd8:	4642      	mov	r2, r8
 8005dda:	189b      	adds	r3, r3, r2
 8005ddc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005de0:	464b      	mov	r3, r9
 8005de2:	460a      	mov	r2, r1
 8005de4:	eb42 0303 	adc.w	r3, r2, r3
 8005de8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005dec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005df0:	685b      	ldr	r3, [r3, #4]
 8005df2:	2200      	movs	r2, #0
 8005df4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005df8:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8005dfc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005e00:	460b      	mov	r3, r1
 8005e02:	18db      	adds	r3, r3, r3
 8005e04:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005e06:	4613      	mov	r3, r2
 8005e08:	eb42 0303 	adc.w	r3, r2, r3
 8005e0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005e0e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005e12:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8005e16:	f7fa feef 	bl	8000bf8 <__aeabi_uldivmod>
 8005e1a:	4602      	mov	r2, r0
 8005e1c:	460b      	mov	r3, r1
 8005e1e:	4b0d      	ldr	r3, [pc, #52]	@ (8005e54 <UART_SetConfig+0x2d4>)
 8005e20:	fba3 1302 	umull	r1, r3, r3, r2
 8005e24:	095b      	lsrs	r3, r3, #5
 8005e26:	2164      	movs	r1, #100	@ 0x64
 8005e28:	fb01 f303 	mul.w	r3, r1, r3
 8005e2c:	1ad3      	subs	r3, r2, r3
 8005e2e:	00db      	lsls	r3, r3, #3
 8005e30:	3332      	adds	r3, #50	@ 0x32
 8005e32:	4a08      	ldr	r2, [pc, #32]	@ (8005e54 <UART_SetConfig+0x2d4>)
 8005e34:	fba2 2303 	umull	r2, r3, r2, r3
 8005e38:	095b      	lsrs	r3, r3, #5
 8005e3a:	f003 0207 	and.w	r2, r3, #7
 8005e3e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	4422      	add	r2, r4
 8005e46:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005e48:	e106      	b.n	8006058 <UART_SetConfig+0x4d8>
 8005e4a:	bf00      	nop
 8005e4c:	40011000 	.word	0x40011000
 8005e50:	40011400 	.word	0x40011400
 8005e54:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005e58:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005e5c:	2200      	movs	r2, #0
 8005e5e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005e62:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8005e66:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8005e6a:	4642      	mov	r2, r8
 8005e6c:	464b      	mov	r3, r9
 8005e6e:	1891      	adds	r1, r2, r2
 8005e70:	6239      	str	r1, [r7, #32]
 8005e72:	415b      	adcs	r3, r3
 8005e74:	627b      	str	r3, [r7, #36]	@ 0x24
 8005e76:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005e7a:	4641      	mov	r1, r8
 8005e7c:	1854      	adds	r4, r2, r1
 8005e7e:	4649      	mov	r1, r9
 8005e80:	eb43 0501 	adc.w	r5, r3, r1
 8005e84:	f04f 0200 	mov.w	r2, #0
 8005e88:	f04f 0300 	mov.w	r3, #0
 8005e8c:	00eb      	lsls	r3, r5, #3
 8005e8e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005e92:	00e2      	lsls	r2, r4, #3
 8005e94:	4614      	mov	r4, r2
 8005e96:	461d      	mov	r5, r3
 8005e98:	4643      	mov	r3, r8
 8005e9a:	18e3      	adds	r3, r4, r3
 8005e9c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005ea0:	464b      	mov	r3, r9
 8005ea2:	eb45 0303 	adc.w	r3, r5, r3
 8005ea6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005eaa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005eae:	685b      	ldr	r3, [r3, #4]
 8005eb0:	2200      	movs	r2, #0
 8005eb2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005eb6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005eba:	f04f 0200 	mov.w	r2, #0
 8005ebe:	f04f 0300 	mov.w	r3, #0
 8005ec2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8005ec6:	4629      	mov	r1, r5
 8005ec8:	008b      	lsls	r3, r1, #2
 8005eca:	4621      	mov	r1, r4
 8005ecc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005ed0:	4621      	mov	r1, r4
 8005ed2:	008a      	lsls	r2, r1, #2
 8005ed4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005ed8:	f7fa fe8e 	bl	8000bf8 <__aeabi_uldivmod>
 8005edc:	4602      	mov	r2, r0
 8005ede:	460b      	mov	r3, r1
 8005ee0:	4b60      	ldr	r3, [pc, #384]	@ (8006064 <UART_SetConfig+0x4e4>)
 8005ee2:	fba3 2302 	umull	r2, r3, r3, r2
 8005ee6:	095b      	lsrs	r3, r3, #5
 8005ee8:	011c      	lsls	r4, r3, #4
 8005eea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005eee:	2200      	movs	r2, #0
 8005ef0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005ef4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005ef8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8005efc:	4642      	mov	r2, r8
 8005efe:	464b      	mov	r3, r9
 8005f00:	1891      	adds	r1, r2, r2
 8005f02:	61b9      	str	r1, [r7, #24]
 8005f04:	415b      	adcs	r3, r3
 8005f06:	61fb      	str	r3, [r7, #28]
 8005f08:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005f0c:	4641      	mov	r1, r8
 8005f0e:	1851      	adds	r1, r2, r1
 8005f10:	6139      	str	r1, [r7, #16]
 8005f12:	4649      	mov	r1, r9
 8005f14:	414b      	adcs	r3, r1
 8005f16:	617b      	str	r3, [r7, #20]
 8005f18:	f04f 0200 	mov.w	r2, #0
 8005f1c:	f04f 0300 	mov.w	r3, #0
 8005f20:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005f24:	4659      	mov	r1, fp
 8005f26:	00cb      	lsls	r3, r1, #3
 8005f28:	4651      	mov	r1, sl
 8005f2a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005f2e:	4651      	mov	r1, sl
 8005f30:	00ca      	lsls	r2, r1, #3
 8005f32:	4610      	mov	r0, r2
 8005f34:	4619      	mov	r1, r3
 8005f36:	4603      	mov	r3, r0
 8005f38:	4642      	mov	r2, r8
 8005f3a:	189b      	adds	r3, r3, r2
 8005f3c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005f40:	464b      	mov	r3, r9
 8005f42:	460a      	mov	r2, r1
 8005f44:	eb42 0303 	adc.w	r3, r2, r3
 8005f48:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005f4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f50:	685b      	ldr	r3, [r3, #4]
 8005f52:	2200      	movs	r2, #0
 8005f54:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005f56:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005f58:	f04f 0200 	mov.w	r2, #0
 8005f5c:	f04f 0300 	mov.w	r3, #0
 8005f60:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8005f64:	4649      	mov	r1, r9
 8005f66:	008b      	lsls	r3, r1, #2
 8005f68:	4641      	mov	r1, r8
 8005f6a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005f6e:	4641      	mov	r1, r8
 8005f70:	008a      	lsls	r2, r1, #2
 8005f72:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8005f76:	f7fa fe3f 	bl	8000bf8 <__aeabi_uldivmod>
 8005f7a:	4602      	mov	r2, r0
 8005f7c:	460b      	mov	r3, r1
 8005f7e:	4611      	mov	r1, r2
 8005f80:	4b38      	ldr	r3, [pc, #224]	@ (8006064 <UART_SetConfig+0x4e4>)
 8005f82:	fba3 2301 	umull	r2, r3, r3, r1
 8005f86:	095b      	lsrs	r3, r3, #5
 8005f88:	2264      	movs	r2, #100	@ 0x64
 8005f8a:	fb02 f303 	mul.w	r3, r2, r3
 8005f8e:	1acb      	subs	r3, r1, r3
 8005f90:	011b      	lsls	r3, r3, #4
 8005f92:	3332      	adds	r3, #50	@ 0x32
 8005f94:	4a33      	ldr	r2, [pc, #204]	@ (8006064 <UART_SetConfig+0x4e4>)
 8005f96:	fba2 2303 	umull	r2, r3, r2, r3
 8005f9a:	095b      	lsrs	r3, r3, #5
 8005f9c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005fa0:	441c      	add	r4, r3
 8005fa2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005fa6:	2200      	movs	r2, #0
 8005fa8:	673b      	str	r3, [r7, #112]	@ 0x70
 8005faa:	677a      	str	r2, [r7, #116]	@ 0x74
 8005fac:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005fb0:	4642      	mov	r2, r8
 8005fb2:	464b      	mov	r3, r9
 8005fb4:	1891      	adds	r1, r2, r2
 8005fb6:	60b9      	str	r1, [r7, #8]
 8005fb8:	415b      	adcs	r3, r3
 8005fba:	60fb      	str	r3, [r7, #12]
 8005fbc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005fc0:	4641      	mov	r1, r8
 8005fc2:	1851      	adds	r1, r2, r1
 8005fc4:	6039      	str	r1, [r7, #0]
 8005fc6:	4649      	mov	r1, r9
 8005fc8:	414b      	adcs	r3, r1
 8005fca:	607b      	str	r3, [r7, #4]
 8005fcc:	f04f 0200 	mov.w	r2, #0
 8005fd0:	f04f 0300 	mov.w	r3, #0
 8005fd4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005fd8:	4659      	mov	r1, fp
 8005fda:	00cb      	lsls	r3, r1, #3
 8005fdc:	4651      	mov	r1, sl
 8005fde:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005fe2:	4651      	mov	r1, sl
 8005fe4:	00ca      	lsls	r2, r1, #3
 8005fe6:	4610      	mov	r0, r2
 8005fe8:	4619      	mov	r1, r3
 8005fea:	4603      	mov	r3, r0
 8005fec:	4642      	mov	r2, r8
 8005fee:	189b      	adds	r3, r3, r2
 8005ff0:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005ff2:	464b      	mov	r3, r9
 8005ff4:	460a      	mov	r2, r1
 8005ff6:	eb42 0303 	adc.w	r3, r2, r3
 8005ffa:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005ffc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006000:	685b      	ldr	r3, [r3, #4]
 8006002:	2200      	movs	r2, #0
 8006004:	663b      	str	r3, [r7, #96]	@ 0x60
 8006006:	667a      	str	r2, [r7, #100]	@ 0x64
 8006008:	f04f 0200 	mov.w	r2, #0
 800600c:	f04f 0300 	mov.w	r3, #0
 8006010:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8006014:	4649      	mov	r1, r9
 8006016:	008b      	lsls	r3, r1, #2
 8006018:	4641      	mov	r1, r8
 800601a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800601e:	4641      	mov	r1, r8
 8006020:	008a      	lsls	r2, r1, #2
 8006022:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8006026:	f7fa fde7 	bl	8000bf8 <__aeabi_uldivmod>
 800602a:	4602      	mov	r2, r0
 800602c:	460b      	mov	r3, r1
 800602e:	4b0d      	ldr	r3, [pc, #52]	@ (8006064 <UART_SetConfig+0x4e4>)
 8006030:	fba3 1302 	umull	r1, r3, r3, r2
 8006034:	095b      	lsrs	r3, r3, #5
 8006036:	2164      	movs	r1, #100	@ 0x64
 8006038:	fb01 f303 	mul.w	r3, r1, r3
 800603c:	1ad3      	subs	r3, r2, r3
 800603e:	011b      	lsls	r3, r3, #4
 8006040:	3332      	adds	r3, #50	@ 0x32
 8006042:	4a08      	ldr	r2, [pc, #32]	@ (8006064 <UART_SetConfig+0x4e4>)
 8006044:	fba2 2303 	umull	r2, r3, r2, r3
 8006048:	095b      	lsrs	r3, r3, #5
 800604a:	f003 020f 	and.w	r2, r3, #15
 800604e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	4422      	add	r2, r4
 8006056:	609a      	str	r2, [r3, #8]
}
 8006058:	bf00      	nop
 800605a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800605e:	46bd      	mov	sp, r7
 8006060:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006064:	51eb851f 	.word	0x51eb851f

08006068 <servo_Motor_Start_angle_90>:
 */


#include "servo.h"

void servo_Motor_Start_angle_90 (servo_t *servo){
 8006068:	b580      	push	{r7, lr}
 800606a:	b082      	sub	sp, #8
 800606c:	af00      	add	r7, sp, #0
 800606e:	6078      	str	r0, [r7, #4]
	//TIM2->CCR1 = 200;
	switch (servo->channel_select){
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	791b      	ldrb	r3, [r3, #4]
 8006074:	2b0c      	cmp	r3, #12
 8006076:	d835      	bhi.n	80060e4 <servo_Motor_Start_angle_90+0x7c>
 8006078:	a201      	add	r2, pc, #4	@ (adr r2, 8006080 <servo_Motor_Start_angle_90+0x18>)
 800607a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800607e:	bf00      	nop
 8006080:	080060b5 	.word	0x080060b5
 8006084:	080060e5 	.word	0x080060e5
 8006088:	080060e5 	.word	0x080060e5
 800608c:	080060e5 	.word	0x080060e5
 8006090:	080060c1 	.word	0x080060c1
 8006094:	080060e5 	.word	0x080060e5
 8006098:	080060e5 	.word	0x080060e5
 800609c:	080060e5 	.word	0x080060e5
 80060a0:	080060cd 	.word	0x080060cd
 80060a4:	080060e5 	.word	0x080060e5
 80060a8:	080060e5 	.word	0x080060e5
 80060ac:	080060e5 	.word	0x080060e5
 80060b0:	080060d9 	.word	0x080060d9
	case ch1:
		servo->htim->Instance->CCR1 = 200;
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	22c8      	movs	r2, #200	@ 0xc8
 80060bc:	635a      	str	r2, [r3, #52]	@ 0x34
		break;
 80060be:	e011      	b.n	80060e4 <servo_Motor_Start_angle_90+0x7c>
	case ch2:
		servo->htim->Instance->CCR2 = 200;
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	22c8      	movs	r2, #200	@ 0xc8
 80060c8:	639a      	str	r2, [r3, #56]	@ 0x38
		break;
 80060ca:	e00b      	b.n	80060e4 <servo_Motor_Start_angle_90+0x7c>
	case ch3:
		servo->htim->Instance->CCR3 = 200;
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	22c8      	movs	r2, #200	@ 0xc8
 80060d4:	63da      	str	r2, [r3, #60]	@ 0x3c
		break;
 80060d6:	e005      	b.n	80060e4 <servo_Motor_Start_angle_90+0x7c>
	case ch4:
		servo->htim->Instance->CCR4 = 200;
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	22c8      	movs	r2, #200	@ 0xc8
 80060e0:	641a      	str	r2, [r3, #64]	@ 0x40
		break;
 80060e2:	bf00      	nop
	}

	HAL_TIM_PWM_Start(servo->htim, servo->channel_select);
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	681a      	ldr	r2, [r3, #0]
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	791b      	ldrb	r3, [r3, #4]
 80060ec:	4619      	mov	r1, r3
 80060ee:	4610      	mov	r0, r2
 80060f0:	f7fd fd46 	bl	8003b80 <HAL_TIM_PWM_Start>
}
 80060f4:	bf00      	nop
 80060f6:	3708      	adds	r7, #8
 80060f8:	46bd      	mov	sp, r7
 80060fa:	bd80      	pop	{r7, pc}

080060fc <servo_Motor_Start_angle_45>:

void servo_Motor_Start_angle_45 (servo_t *servo){
 80060fc:	b580      	push	{r7, lr}
 80060fe:	b082      	sub	sp, #8
 8006100:	af00      	add	r7, sp, #0
 8006102:	6078      	str	r0, [r7, #4]
	switch (servo->channel_select){
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	791b      	ldrb	r3, [r3, #4]
 8006108:	2b0c      	cmp	r3, #12
 800610a:	d835      	bhi.n	8006178 <servo_Motor_Start_angle_45+0x7c>
 800610c:	a201      	add	r2, pc, #4	@ (adr r2, 8006114 <servo_Motor_Start_angle_45+0x18>)
 800610e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006112:	bf00      	nop
 8006114:	08006149 	.word	0x08006149
 8006118:	08006179 	.word	0x08006179
 800611c:	08006179 	.word	0x08006179
 8006120:	08006179 	.word	0x08006179
 8006124:	08006155 	.word	0x08006155
 8006128:	08006179 	.word	0x08006179
 800612c:	08006179 	.word	0x08006179
 8006130:	08006179 	.word	0x08006179
 8006134:	08006161 	.word	0x08006161
 8006138:	08006179 	.word	0x08006179
 800613c:	08006179 	.word	0x08006179
 8006140:	08006179 	.word	0x08006179
 8006144:	0800616d 	.word	0x0800616d
		case ch1:
			servo->htim->Instance->CCR1 = 175;
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	22af      	movs	r2, #175	@ 0xaf
 8006150:	635a      	str	r2, [r3, #52]	@ 0x34
			break;
 8006152:	e011      	b.n	8006178 <servo_Motor_Start_angle_45+0x7c>
		case ch2:
			servo->htim->Instance->CCR2 = 175;
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	22af      	movs	r2, #175	@ 0xaf
 800615c:	639a      	str	r2, [r3, #56]	@ 0x38
			break;
 800615e:	e00b      	b.n	8006178 <servo_Motor_Start_angle_45+0x7c>
		case ch3:
			servo->htim->Instance->CCR3 = 175;
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	22af      	movs	r2, #175	@ 0xaf
 8006168:	63da      	str	r2, [r3, #60]	@ 0x3c
			break;
 800616a:	e005      	b.n	8006178 <servo_Motor_Start_angle_45+0x7c>
		case ch4:
			servo->htim->Instance->CCR4 = 175;
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	22af      	movs	r2, #175	@ 0xaf
 8006174:	641a      	str	r2, [r3, #64]	@ 0x40
			break;
 8006176:	bf00      	nop
		}
	HAL_TIM_PWM_Start(servo->htim, servo->channel_select);
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	681a      	ldr	r2, [r3, #0]
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	791b      	ldrb	r3, [r3, #4]
 8006180:	4619      	mov	r1, r3
 8006182:	4610      	mov	r0, r2
 8006184:	f7fd fcfc 	bl	8003b80 <HAL_TIM_PWM_Start>
}
 8006188:	bf00      	nop
 800618a:	3708      	adds	r7, #8
 800618c:	46bd      	mov	sp, r7
 800618e:	bd80      	pop	{r7, pc}

08006190 <servo_Motor_Start_angle_0>:

void servo_Motor_Start_angle_0  (servo_t *servo){
 8006190:	b580      	push	{r7, lr}
 8006192:	b082      	sub	sp, #8
 8006194:	af00      	add	r7, sp, #0
 8006196:	6078      	str	r0, [r7, #4]
	switch (servo->channel_select){
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	791b      	ldrb	r3, [r3, #4]
 800619c:	2b0c      	cmp	r3, #12
 800619e:	d835      	bhi.n	800620c <servo_Motor_Start_angle_0+0x7c>
 80061a0:	a201      	add	r2, pc, #4	@ (adr r2, 80061a8 <servo_Motor_Start_angle_0+0x18>)
 80061a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80061a6:	bf00      	nop
 80061a8:	080061dd 	.word	0x080061dd
 80061ac:	0800620d 	.word	0x0800620d
 80061b0:	0800620d 	.word	0x0800620d
 80061b4:	0800620d 	.word	0x0800620d
 80061b8:	080061e9 	.word	0x080061e9
 80061bc:	0800620d 	.word	0x0800620d
 80061c0:	0800620d 	.word	0x0800620d
 80061c4:	0800620d 	.word	0x0800620d
 80061c8:	080061f5 	.word	0x080061f5
 80061cc:	0800620d 	.word	0x0800620d
 80061d0:	0800620d 	.word	0x0800620d
 80061d4:	0800620d 	.word	0x0800620d
 80061d8:	08006201 	.word	0x08006201
		case ch1:
			servo->htim->Instance->CCR1 = 150;
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	2296      	movs	r2, #150	@ 0x96
 80061e4:	635a      	str	r2, [r3, #52]	@ 0x34
			break;
 80061e6:	e011      	b.n	800620c <servo_Motor_Start_angle_0+0x7c>
		case ch2:
			servo->htim->Instance->CCR2 = 150;
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	2296      	movs	r2, #150	@ 0x96
 80061f0:	639a      	str	r2, [r3, #56]	@ 0x38
			break;
 80061f2:	e00b      	b.n	800620c <servo_Motor_Start_angle_0+0x7c>
		case ch3:
			servo->htim->Instance->CCR3 = 150;
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	2296      	movs	r2, #150	@ 0x96
 80061fc:	63da      	str	r2, [r3, #60]	@ 0x3c
			break;
 80061fe:	e005      	b.n	800620c <servo_Motor_Start_angle_0+0x7c>
		case ch4:
			servo->htim->Instance->CCR4 = 150;
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	2296      	movs	r2, #150	@ 0x96
 8006208:	641a      	str	r2, [r3, #64]	@ 0x40
			break;
 800620a:	bf00      	nop
		}
	HAL_TIM_PWM_Start(servo->htim, servo->channel_select);
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	681a      	ldr	r2, [r3, #0]
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	791b      	ldrb	r3, [r3, #4]
 8006214:	4619      	mov	r1, r3
 8006216:	4610      	mov	r0, r2
 8006218:	f7fd fcb2 	bl	8003b80 <HAL_TIM_PWM_Start>
}
 800621c:	bf00      	nop
 800621e:	3708      	adds	r7, #8
 8006220:	46bd      	mov	sp, r7
 8006222:	bd80      	pop	{r7, pc}

08006224 <servo_Motor_Start_angle_N45>:

void servo_Motor_Start_angle_N45(servo_t *servo){
 8006224:	b580      	push	{r7, lr}
 8006226:	b082      	sub	sp, #8
 8006228:	af00      	add	r7, sp, #0
 800622a:	6078      	str	r0, [r7, #4]
	switch (servo->channel_select){
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	791b      	ldrb	r3, [r3, #4]
 8006230:	2b0c      	cmp	r3, #12
 8006232:	d835      	bhi.n	80062a0 <servo_Motor_Start_angle_N45+0x7c>
 8006234:	a201      	add	r2, pc, #4	@ (adr r2, 800623c <servo_Motor_Start_angle_N45+0x18>)
 8006236:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800623a:	bf00      	nop
 800623c:	08006271 	.word	0x08006271
 8006240:	080062a1 	.word	0x080062a1
 8006244:	080062a1 	.word	0x080062a1
 8006248:	080062a1 	.word	0x080062a1
 800624c:	0800627d 	.word	0x0800627d
 8006250:	080062a1 	.word	0x080062a1
 8006254:	080062a1 	.word	0x080062a1
 8006258:	080062a1 	.word	0x080062a1
 800625c:	08006289 	.word	0x08006289
 8006260:	080062a1 	.word	0x080062a1
 8006264:	080062a1 	.word	0x080062a1
 8006268:	080062a1 	.word	0x080062a1
 800626c:	08006295 	.word	0x08006295
		case ch1:
			servo->htim->Instance->CCR1 = 125;
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	227d      	movs	r2, #125	@ 0x7d
 8006278:	635a      	str	r2, [r3, #52]	@ 0x34
			break;
 800627a:	e011      	b.n	80062a0 <servo_Motor_Start_angle_N45+0x7c>
		case ch2:
			servo->htim->Instance->CCR2 = 125;
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	227d      	movs	r2, #125	@ 0x7d
 8006284:	639a      	str	r2, [r3, #56]	@ 0x38
			break;
 8006286:	e00b      	b.n	80062a0 <servo_Motor_Start_angle_N45+0x7c>
		case ch3:
			servo->htim->Instance->CCR3 = 125;
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	227d      	movs	r2, #125	@ 0x7d
 8006290:	63da      	str	r2, [r3, #60]	@ 0x3c
			break;
 8006292:	e005      	b.n	80062a0 <servo_Motor_Start_angle_N45+0x7c>
		case ch4:
			servo->htim->Instance->CCR4 = 125;
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	227d      	movs	r2, #125	@ 0x7d
 800629c:	641a      	str	r2, [r3, #64]	@ 0x40
			break;
 800629e:	bf00      	nop
		}
	HAL_TIM_PWM_Start(servo->htim, servo->channel_select);
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681a      	ldr	r2, [r3, #0]
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	791b      	ldrb	r3, [r3, #4]
 80062a8:	4619      	mov	r1, r3
 80062aa:	4610      	mov	r0, r2
 80062ac:	f7fd fc68 	bl	8003b80 <HAL_TIM_PWM_Start>
}
 80062b0:	bf00      	nop
 80062b2:	3708      	adds	r7, #8
 80062b4:	46bd      	mov	sp, r7
 80062b6:	bd80      	pop	{r7, pc}

080062b8 <servo_Motor_Start_angle_N90>:

void servo_Motor_Start_angle_N90(servo_t *servo){
 80062b8:	b580      	push	{r7, lr}
 80062ba:	b082      	sub	sp, #8
 80062bc:	af00      	add	r7, sp, #0
 80062be:	6078      	str	r0, [r7, #4]
	switch (servo->channel_select){
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	791b      	ldrb	r3, [r3, #4]
 80062c4:	2b0c      	cmp	r3, #12
 80062c6:	d835      	bhi.n	8006334 <servo_Motor_Start_angle_N90+0x7c>
 80062c8:	a201      	add	r2, pc, #4	@ (adr r2, 80062d0 <servo_Motor_Start_angle_N90+0x18>)
 80062ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062ce:	bf00      	nop
 80062d0:	08006305 	.word	0x08006305
 80062d4:	08006335 	.word	0x08006335
 80062d8:	08006335 	.word	0x08006335
 80062dc:	08006335 	.word	0x08006335
 80062e0:	08006311 	.word	0x08006311
 80062e4:	08006335 	.word	0x08006335
 80062e8:	08006335 	.word	0x08006335
 80062ec:	08006335 	.word	0x08006335
 80062f0:	0800631d 	.word	0x0800631d
 80062f4:	08006335 	.word	0x08006335
 80062f8:	08006335 	.word	0x08006335
 80062fc:	08006335 	.word	0x08006335
 8006300:	08006329 	.word	0x08006329
		case ch1:
			servo->htim->Instance->CCR1 = 100;
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	2264      	movs	r2, #100	@ 0x64
 800630c:	635a      	str	r2, [r3, #52]	@ 0x34
			break;
 800630e:	e011      	b.n	8006334 <servo_Motor_Start_angle_N90+0x7c>
		case ch2:
			servo->htim->Instance->CCR2 = 100;
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	2264      	movs	r2, #100	@ 0x64
 8006318:	639a      	str	r2, [r3, #56]	@ 0x38
			break;
 800631a:	e00b      	b.n	8006334 <servo_Motor_Start_angle_N90+0x7c>
		case ch3:
			servo->htim->Instance->CCR3 = 100;
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	2264      	movs	r2, #100	@ 0x64
 8006324:	63da      	str	r2, [r3, #60]	@ 0x3c
			break;
 8006326:	e005      	b.n	8006334 <servo_Motor_Start_angle_N90+0x7c>
		case ch4:
			servo->htim->Instance->CCR4 = 100;
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	2264      	movs	r2, #100	@ 0x64
 8006330:	641a      	str	r2, [r3, #64]	@ 0x40
			break;
 8006332:	bf00      	nop
		}
	HAL_TIM_PWM_Start(servo->htim, servo->channel_select);
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681a      	ldr	r2, [r3, #0]
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	791b      	ldrb	r3, [r3, #4]
 800633c:	4619      	mov	r1, r3
 800633e:	4610      	mov	r0, r2
 8006340:	f7fd fc1e 	bl	8003b80 <HAL_TIM_PWM_Start>
}
 8006344:	bf00      	nop
 8006346:	3708      	adds	r7, #8
 8006348:	46bd      	mov	sp, r7
 800634a:	bd80      	pop	{r7, pc}

0800634c <HCSR04_Read>:




void HCSR04_Read (ultra_pins_t *ultra_pins)
{
 800634c:	b580      	push	{r7, lr}
 800634e:	b082      	sub	sp, #8
 8006350:	af00      	add	r7, sp, #0
 8006352:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(ultra_pins->trigger_port, ultra_pins->trigger_pin, GPIO_PIN_SET);  // pull the TRIG pin HIGH
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	6818      	ldr	r0, [r3, #0]
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	889b      	ldrh	r3, [r3, #4]
 800635c:	2201      	movs	r2, #1
 800635e:	4619      	mov	r1, r3
 8006360:	f7fc fb20 	bl	80029a4 <HAL_GPIO_WritePin>
    HAL_Delay(1);  // wait for 10 us
 8006364:	2001      	movs	r0, #1
 8006366:	f7fb ffd1 	bl	800230c <HAL_Delay>
    HAL_GPIO_WritePin(ultra_pins->trigger_port, ultra_pins->trigger_pin, GPIO_PIN_RESET);  // pull the TRIG pin low
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	6818      	ldr	r0, [r3, #0]
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	889b      	ldrh	r3, [r3, #4]
 8006372:	2200      	movs	r2, #0
 8006374:	4619      	mov	r1, r3
 8006376:	f7fc fb15 	bl	80029a4 <HAL_GPIO_WritePin>

    __HAL_TIM_ENABLE_IT(ultra_pins->htim, ultra_pins->cc_select);
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	689b      	ldr	r3, [r3, #8]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	68da      	ldr	r2, [r3, #12]
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	7b1b      	ldrb	r3, [r3, #12]
 8006386:	4619      	mov	r1, r3
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	689b      	ldr	r3, [r3, #8]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	430a      	orrs	r2, r1
 8006390:	60da      	str	r2, [r3, #12]
}
 8006392:	bf00      	nop
 8006394:	3708      	adds	r7, #8
 8006396:	46bd      	mov	sp, r7
 8006398:	bd80      	pop	{r7, pc}

0800639a <__cvt>:
 800639a:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800639e:	ec57 6b10 	vmov	r6, r7, d0
 80063a2:	2f00      	cmp	r7, #0
 80063a4:	460c      	mov	r4, r1
 80063a6:	4619      	mov	r1, r3
 80063a8:	463b      	mov	r3, r7
 80063aa:	bfbb      	ittet	lt
 80063ac:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80063b0:	461f      	movlt	r7, r3
 80063b2:	2300      	movge	r3, #0
 80063b4:	232d      	movlt	r3, #45	@ 0x2d
 80063b6:	700b      	strb	r3, [r1, #0]
 80063b8:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80063ba:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80063be:	4691      	mov	r9, r2
 80063c0:	f023 0820 	bic.w	r8, r3, #32
 80063c4:	bfbc      	itt	lt
 80063c6:	4632      	movlt	r2, r6
 80063c8:	4616      	movlt	r6, r2
 80063ca:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80063ce:	d005      	beq.n	80063dc <__cvt+0x42>
 80063d0:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80063d4:	d100      	bne.n	80063d8 <__cvt+0x3e>
 80063d6:	3401      	adds	r4, #1
 80063d8:	2102      	movs	r1, #2
 80063da:	e000      	b.n	80063de <__cvt+0x44>
 80063dc:	2103      	movs	r1, #3
 80063de:	ab03      	add	r3, sp, #12
 80063e0:	9301      	str	r3, [sp, #4]
 80063e2:	ab02      	add	r3, sp, #8
 80063e4:	9300      	str	r3, [sp, #0]
 80063e6:	ec47 6b10 	vmov	d0, r6, r7
 80063ea:	4653      	mov	r3, sl
 80063ec:	4622      	mov	r2, r4
 80063ee:	f000 fe5b 	bl	80070a8 <_dtoa_r>
 80063f2:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80063f6:	4605      	mov	r5, r0
 80063f8:	d119      	bne.n	800642e <__cvt+0x94>
 80063fa:	f019 0f01 	tst.w	r9, #1
 80063fe:	d00e      	beq.n	800641e <__cvt+0x84>
 8006400:	eb00 0904 	add.w	r9, r0, r4
 8006404:	2200      	movs	r2, #0
 8006406:	2300      	movs	r3, #0
 8006408:	4630      	mov	r0, r6
 800640a:	4639      	mov	r1, r7
 800640c:	f7fa fb64 	bl	8000ad8 <__aeabi_dcmpeq>
 8006410:	b108      	cbz	r0, 8006416 <__cvt+0x7c>
 8006412:	f8cd 900c 	str.w	r9, [sp, #12]
 8006416:	2230      	movs	r2, #48	@ 0x30
 8006418:	9b03      	ldr	r3, [sp, #12]
 800641a:	454b      	cmp	r3, r9
 800641c:	d31e      	bcc.n	800645c <__cvt+0xc2>
 800641e:	9b03      	ldr	r3, [sp, #12]
 8006420:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006422:	1b5b      	subs	r3, r3, r5
 8006424:	4628      	mov	r0, r5
 8006426:	6013      	str	r3, [r2, #0]
 8006428:	b004      	add	sp, #16
 800642a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800642e:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006432:	eb00 0904 	add.w	r9, r0, r4
 8006436:	d1e5      	bne.n	8006404 <__cvt+0x6a>
 8006438:	7803      	ldrb	r3, [r0, #0]
 800643a:	2b30      	cmp	r3, #48	@ 0x30
 800643c:	d10a      	bne.n	8006454 <__cvt+0xba>
 800643e:	2200      	movs	r2, #0
 8006440:	2300      	movs	r3, #0
 8006442:	4630      	mov	r0, r6
 8006444:	4639      	mov	r1, r7
 8006446:	f7fa fb47 	bl	8000ad8 <__aeabi_dcmpeq>
 800644a:	b918      	cbnz	r0, 8006454 <__cvt+0xba>
 800644c:	f1c4 0401 	rsb	r4, r4, #1
 8006450:	f8ca 4000 	str.w	r4, [sl]
 8006454:	f8da 3000 	ldr.w	r3, [sl]
 8006458:	4499      	add	r9, r3
 800645a:	e7d3      	b.n	8006404 <__cvt+0x6a>
 800645c:	1c59      	adds	r1, r3, #1
 800645e:	9103      	str	r1, [sp, #12]
 8006460:	701a      	strb	r2, [r3, #0]
 8006462:	e7d9      	b.n	8006418 <__cvt+0x7e>

08006464 <__exponent>:
 8006464:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006466:	2900      	cmp	r1, #0
 8006468:	bfba      	itte	lt
 800646a:	4249      	neglt	r1, r1
 800646c:	232d      	movlt	r3, #45	@ 0x2d
 800646e:	232b      	movge	r3, #43	@ 0x2b
 8006470:	2909      	cmp	r1, #9
 8006472:	7002      	strb	r2, [r0, #0]
 8006474:	7043      	strb	r3, [r0, #1]
 8006476:	dd29      	ble.n	80064cc <__exponent+0x68>
 8006478:	f10d 0307 	add.w	r3, sp, #7
 800647c:	461d      	mov	r5, r3
 800647e:	270a      	movs	r7, #10
 8006480:	461a      	mov	r2, r3
 8006482:	fbb1 f6f7 	udiv	r6, r1, r7
 8006486:	fb07 1416 	mls	r4, r7, r6, r1
 800648a:	3430      	adds	r4, #48	@ 0x30
 800648c:	f802 4c01 	strb.w	r4, [r2, #-1]
 8006490:	460c      	mov	r4, r1
 8006492:	2c63      	cmp	r4, #99	@ 0x63
 8006494:	f103 33ff 	add.w	r3, r3, #4294967295
 8006498:	4631      	mov	r1, r6
 800649a:	dcf1      	bgt.n	8006480 <__exponent+0x1c>
 800649c:	3130      	adds	r1, #48	@ 0x30
 800649e:	1e94      	subs	r4, r2, #2
 80064a0:	f803 1c01 	strb.w	r1, [r3, #-1]
 80064a4:	1c41      	adds	r1, r0, #1
 80064a6:	4623      	mov	r3, r4
 80064a8:	42ab      	cmp	r3, r5
 80064aa:	d30a      	bcc.n	80064c2 <__exponent+0x5e>
 80064ac:	f10d 0309 	add.w	r3, sp, #9
 80064b0:	1a9b      	subs	r3, r3, r2
 80064b2:	42ac      	cmp	r4, r5
 80064b4:	bf88      	it	hi
 80064b6:	2300      	movhi	r3, #0
 80064b8:	3302      	adds	r3, #2
 80064ba:	4403      	add	r3, r0
 80064bc:	1a18      	subs	r0, r3, r0
 80064be:	b003      	add	sp, #12
 80064c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80064c2:	f813 6b01 	ldrb.w	r6, [r3], #1
 80064c6:	f801 6f01 	strb.w	r6, [r1, #1]!
 80064ca:	e7ed      	b.n	80064a8 <__exponent+0x44>
 80064cc:	2330      	movs	r3, #48	@ 0x30
 80064ce:	3130      	adds	r1, #48	@ 0x30
 80064d0:	7083      	strb	r3, [r0, #2]
 80064d2:	70c1      	strb	r1, [r0, #3]
 80064d4:	1d03      	adds	r3, r0, #4
 80064d6:	e7f1      	b.n	80064bc <__exponent+0x58>

080064d8 <_printf_float>:
 80064d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80064dc:	b08d      	sub	sp, #52	@ 0x34
 80064de:	460c      	mov	r4, r1
 80064e0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80064e4:	4616      	mov	r6, r2
 80064e6:	461f      	mov	r7, r3
 80064e8:	4605      	mov	r5, r0
 80064ea:	f000 fcdb 	bl	8006ea4 <_localeconv_r>
 80064ee:	6803      	ldr	r3, [r0, #0]
 80064f0:	9304      	str	r3, [sp, #16]
 80064f2:	4618      	mov	r0, r3
 80064f4:	f7f9 fec4 	bl	8000280 <strlen>
 80064f8:	2300      	movs	r3, #0
 80064fa:	930a      	str	r3, [sp, #40]	@ 0x28
 80064fc:	f8d8 3000 	ldr.w	r3, [r8]
 8006500:	9005      	str	r0, [sp, #20]
 8006502:	3307      	adds	r3, #7
 8006504:	f023 0307 	bic.w	r3, r3, #7
 8006508:	f103 0208 	add.w	r2, r3, #8
 800650c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006510:	f8d4 b000 	ldr.w	fp, [r4]
 8006514:	f8c8 2000 	str.w	r2, [r8]
 8006518:	e9d3 8900 	ldrd	r8, r9, [r3]
 800651c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8006520:	9307      	str	r3, [sp, #28]
 8006522:	f8cd 8018 	str.w	r8, [sp, #24]
 8006526:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800652a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800652e:	4b9c      	ldr	r3, [pc, #624]	@ (80067a0 <_printf_float+0x2c8>)
 8006530:	f04f 32ff 	mov.w	r2, #4294967295
 8006534:	f7fa fb02 	bl	8000b3c <__aeabi_dcmpun>
 8006538:	bb70      	cbnz	r0, 8006598 <_printf_float+0xc0>
 800653a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800653e:	4b98      	ldr	r3, [pc, #608]	@ (80067a0 <_printf_float+0x2c8>)
 8006540:	f04f 32ff 	mov.w	r2, #4294967295
 8006544:	f7fa fadc 	bl	8000b00 <__aeabi_dcmple>
 8006548:	bb30      	cbnz	r0, 8006598 <_printf_float+0xc0>
 800654a:	2200      	movs	r2, #0
 800654c:	2300      	movs	r3, #0
 800654e:	4640      	mov	r0, r8
 8006550:	4649      	mov	r1, r9
 8006552:	f7fa facb 	bl	8000aec <__aeabi_dcmplt>
 8006556:	b110      	cbz	r0, 800655e <_printf_float+0x86>
 8006558:	232d      	movs	r3, #45	@ 0x2d
 800655a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800655e:	4a91      	ldr	r2, [pc, #580]	@ (80067a4 <_printf_float+0x2cc>)
 8006560:	4b91      	ldr	r3, [pc, #580]	@ (80067a8 <_printf_float+0x2d0>)
 8006562:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8006566:	bf94      	ite	ls
 8006568:	4690      	movls	r8, r2
 800656a:	4698      	movhi	r8, r3
 800656c:	2303      	movs	r3, #3
 800656e:	6123      	str	r3, [r4, #16]
 8006570:	f02b 0304 	bic.w	r3, fp, #4
 8006574:	6023      	str	r3, [r4, #0]
 8006576:	f04f 0900 	mov.w	r9, #0
 800657a:	9700      	str	r7, [sp, #0]
 800657c:	4633      	mov	r3, r6
 800657e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8006580:	4621      	mov	r1, r4
 8006582:	4628      	mov	r0, r5
 8006584:	f000 f9d2 	bl	800692c <_printf_common>
 8006588:	3001      	adds	r0, #1
 800658a:	f040 808d 	bne.w	80066a8 <_printf_float+0x1d0>
 800658e:	f04f 30ff 	mov.w	r0, #4294967295
 8006592:	b00d      	add	sp, #52	@ 0x34
 8006594:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006598:	4642      	mov	r2, r8
 800659a:	464b      	mov	r3, r9
 800659c:	4640      	mov	r0, r8
 800659e:	4649      	mov	r1, r9
 80065a0:	f7fa facc 	bl	8000b3c <__aeabi_dcmpun>
 80065a4:	b140      	cbz	r0, 80065b8 <_printf_float+0xe0>
 80065a6:	464b      	mov	r3, r9
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	bfbc      	itt	lt
 80065ac:	232d      	movlt	r3, #45	@ 0x2d
 80065ae:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80065b2:	4a7e      	ldr	r2, [pc, #504]	@ (80067ac <_printf_float+0x2d4>)
 80065b4:	4b7e      	ldr	r3, [pc, #504]	@ (80067b0 <_printf_float+0x2d8>)
 80065b6:	e7d4      	b.n	8006562 <_printf_float+0x8a>
 80065b8:	6863      	ldr	r3, [r4, #4]
 80065ba:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80065be:	9206      	str	r2, [sp, #24]
 80065c0:	1c5a      	adds	r2, r3, #1
 80065c2:	d13b      	bne.n	800663c <_printf_float+0x164>
 80065c4:	2306      	movs	r3, #6
 80065c6:	6063      	str	r3, [r4, #4]
 80065c8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80065cc:	2300      	movs	r3, #0
 80065ce:	6022      	str	r2, [r4, #0]
 80065d0:	9303      	str	r3, [sp, #12]
 80065d2:	ab0a      	add	r3, sp, #40	@ 0x28
 80065d4:	e9cd a301 	strd	sl, r3, [sp, #4]
 80065d8:	ab09      	add	r3, sp, #36	@ 0x24
 80065da:	9300      	str	r3, [sp, #0]
 80065dc:	6861      	ldr	r1, [r4, #4]
 80065de:	ec49 8b10 	vmov	d0, r8, r9
 80065e2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80065e6:	4628      	mov	r0, r5
 80065e8:	f7ff fed7 	bl	800639a <__cvt>
 80065ec:	9b06      	ldr	r3, [sp, #24]
 80065ee:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80065f0:	2b47      	cmp	r3, #71	@ 0x47
 80065f2:	4680      	mov	r8, r0
 80065f4:	d129      	bne.n	800664a <_printf_float+0x172>
 80065f6:	1cc8      	adds	r0, r1, #3
 80065f8:	db02      	blt.n	8006600 <_printf_float+0x128>
 80065fa:	6863      	ldr	r3, [r4, #4]
 80065fc:	4299      	cmp	r1, r3
 80065fe:	dd41      	ble.n	8006684 <_printf_float+0x1ac>
 8006600:	f1aa 0a02 	sub.w	sl, sl, #2
 8006604:	fa5f fa8a 	uxtb.w	sl, sl
 8006608:	3901      	subs	r1, #1
 800660a:	4652      	mov	r2, sl
 800660c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8006610:	9109      	str	r1, [sp, #36]	@ 0x24
 8006612:	f7ff ff27 	bl	8006464 <__exponent>
 8006616:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006618:	1813      	adds	r3, r2, r0
 800661a:	2a01      	cmp	r2, #1
 800661c:	4681      	mov	r9, r0
 800661e:	6123      	str	r3, [r4, #16]
 8006620:	dc02      	bgt.n	8006628 <_printf_float+0x150>
 8006622:	6822      	ldr	r2, [r4, #0]
 8006624:	07d2      	lsls	r2, r2, #31
 8006626:	d501      	bpl.n	800662c <_printf_float+0x154>
 8006628:	3301      	adds	r3, #1
 800662a:	6123      	str	r3, [r4, #16]
 800662c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8006630:	2b00      	cmp	r3, #0
 8006632:	d0a2      	beq.n	800657a <_printf_float+0xa2>
 8006634:	232d      	movs	r3, #45	@ 0x2d
 8006636:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800663a:	e79e      	b.n	800657a <_printf_float+0xa2>
 800663c:	9a06      	ldr	r2, [sp, #24]
 800663e:	2a47      	cmp	r2, #71	@ 0x47
 8006640:	d1c2      	bne.n	80065c8 <_printf_float+0xf0>
 8006642:	2b00      	cmp	r3, #0
 8006644:	d1c0      	bne.n	80065c8 <_printf_float+0xf0>
 8006646:	2301      	movs	r3, #1
 8006648:	e7bd      	b.n	80065c6 <_printf_float+0xee>
 800664a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800664e:	d9db      	bls.n	8006608 <_printf_float+0x130>
 8006650:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8006654:	d118      	bne.n	8006688 <_printf_float+0x1b0>
 8006656:	2900      	cmp	r1, #0
 8006658:	6863      	ldr	r3, [r4, #4]
 800665a:	dd0b      	ble.n	8006674 <_printf_float+0x19c>
 800665c:	6121      	str	r1, [r4, #16]
 800665e:	b913      	cbnz	r3, 8006666 <_printf_float+0x18e>
 8006660:	6822      	ldr	r2, [r4, #0]
 8006662:	07d0      	lsls	r0, r2, #31
 8006664:	d502      	bpl.n	800666c <_printf_float+0x194>
 8006666:	3301      	adds	r3, #1
 8006668:	440b      	add	r3, r1
 800666a:	6123      	str	r3, [r4, #16]
 800666c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800666e:	f04f 0900 	mov.w	r9, #0
 8006672:	e7db      	b.n	800662c <_printf_float+0x154>
 8006674:	b913      	cbnz	r3, 800667c <_printf_float+0x1a4>
 8006676:	6822      	ldr	r2, [r4, #0]
 8006678:	07d2      	lsls	r2, r2, #31
 800667a:	d501      	bpl.n	8006680 <_printf_float+0x1a8>
 800667c:	3302      	adds	r3, #2
 800667e:	e7f4      	b.n	800666a <_printf_float+0x192>
 8006680:	2301      	movs	r3, #1
 8006682:	e7f2      	b.n	800666a <_printf_float+0x192>
 8006684:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8006688:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800668a:	4299      	cmp	r1, r3
 800668c:	db05      	blt.n	800669a <_printf_float+0x1c2>
 800668e:	6823      	ldr	r3, [r4, #0]
 8006690:	6121      	str	r1, [r4, #16]
 8006692:	07d8      	lsls	r0, r3, #31
 8006694:	d5ea      	bpl.n	800666c <_printf_float+0x194>
 8006696:	1c4b      	adds	r3, r1, #1
 8006698:	e7e7      	b.n	800666a <_printf_float+0x192>
 800669a:	2900      	cmp	r1, #0
 800669c:	bfd4      	ite	le
 800669e:	f1c1 0202 	rsble	r2, r1, #2
 80066a2:	2201      	movgt	r2, #1
 80066a4:	4413      	add	r3, r2
 80066a6:	e7e0      	b.n	800666a <_printf_float+0x192>
 80066a8:	6823      	ldr	r3, [r4, #0]
 80066aa:	055a      	lsls	r2, r3, #21
 80066ac:	d407      	bmi.n	80066be <_printf_float+0x1e6>
 80066ae:	6923      	ldr	r3, [r4, #16]
 80066b0:	4642      	mov	r2, r8
 80066b2:	4631      	mov	r1, r6
 80066b4:	4628      	mov	r0, r5
 80066b6:	47b8      	blx	r7
 80066b8:	3001      	adds	r0, #1
 80066ba:	d12b      	bne.n	8006714 <_printf_float+0x23c>
 80066bc:	e767      	b.n	800658e <_printf_float+0xb6>
 80066be:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80066c2:	f240 80dd 	bls.w	8006880 <_printf_float+0x3a8>
 80066c6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80066ca:	2200      	movs	r2, #0
 80066cc:	2300      	movs	r3, #0
 80066ce:	f7fa fa03 	bl	8000ad8 <__aeabi_dcmpeq>
 80066d2:	2800      	cmp	r0, #0
 80066d4:	d033      	beq.n	800673e <_printf_float+0x266>
 80066d6:	4a37      	ldr	r2, [pc, #220]	@ (80067b4 <_printf_float+0x2dc>)
 80066d8:	2301      	movs	r3, #1
 80066da:	4631      	mov	r1, r6
 80066dc:	4628      	mov	r0, r5
 80066de:	47b8      	blx	r7
 80066e0:	3001      	adds	r0, #1
 80066e2:	f43f af54 	beq.w	800658e <_printf_float+0xb6>
 80066e6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80066ea:	4543      	cmp	r3, r8
 80066ec:	db02      	blt.n	80066f4 <_printf_float+0x21c>
 80066ee:	6823      	ldr	r3, [r4, #0]
 80066f0:	07d8      	lsls	r0, r3, #31
 80066f2:	d50f      	bpl.n	8006714 <_printf_float+0x23c>
 80066f4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80066f8:	4631      	mov	r1, r6
 80066fa:	4628      	mov	r0, r5
 80066fc:	47b8      	blx	r7
 80066fe:	3001      	adds	r0, #1
 8006700:	f43f af45 	beq.w	800658e <_printf_float+0xb6>
 8006704:	f04f 0900 	mov.w	r9, #0
 8006708:	f108 38ff 	add.w	r8, r8, #4294967295
 800670c:	f104 0a1a 	add.w	sl, r4, #26
 8006710:	45c8      	cmp	r8, r9
 8006712:	dc09      	bgt.n	8006728 <_printf_float+0x250>
 8006714:	6823      	ldr	r3, [r4, #0]
 8006716:	079b      	lsls	r3, r3, #30
 8006718:	f100 8103 	bmi.w	8006922 <_printf_float+0x44a>
 800671c:	68e0      	ldr	r0, [r4, #12]
 800671e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006720:	4298      	cmp	r0, r3
 8006722:	bfb8      	it	lt
 8006724:	4618      	movlt	r0, r3
 8006726:	e734      	b.n	8006592 <_printf_float+0xba>
 8006728:	2301      	movs	r3, #1
 800672a:	4652      	mov	r2, sl
 800672c:	4631      	mov	r1, r6
 800672e:	4628      	mov	r0, r5
 8006730:	47b8      	blx	r7
 8006732:	3001      	adds	r0, #1
 8006734:	f43f af2b 	beq.w	800658e <_printf_float+0xb6>
 8006738:	f109 0901 	add.w	r9, r9, #1
 800673c:	e7e8      	b.n	8006710 <_printf_float+0x238>
 800673e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006740:	2b00      	cmp	r3, #0
 8006742:	dc39      	bgt.n	80067b8 <_printf_float+0x2e0>
 8006744:	4a1b      	ldr	r2, [pc, #108]	@ (80067b4 <_printf_float+0x2dc>)
 8006746:	2301      	movs	r3, #1
 8006748:	4631      	mov	r1, r6
 800674a:	4628      	mov	r0, r5
 800674c:	47b8      	blx	r7
 800674e:	3001      	adds	r0, #1
 8006750:	f43f af1d 	beq.w	800658e <_printf_float+0xb6>
 8006754:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8006758:	ea59 0303 	orrs.w	r3, r9, r3
 800675c:	d102      	bne.n	8006764 <_printf_float+0x28c>
 800675e:	6823      	ldr	r3, [r4, #0]
 8006760:	07d9      	lsls	r1, r3, #31
 8006762:	d5d7      	bpl.n	8006714 <_printf_float+0x23c>
 8006764:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006768:	4631      	mov	r1, r6
 800676a:	4628      	mov	r0, r5
 800676c:	47b8      	blx	r7
 800676e:	3001      	adds	r0, #1
 8006770:	f43f af0d 	beq.w	800658e <_printf_float+0xb6>
 8006774:	f04f 0a00 	mov.w	sl, #0
 8006778:	f104 0b1a 	add.w	fp, r4, #26
 800677c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800677e:	425b      	negs	r3, r3
 8006780:	4553      	cmp	r3, sl
 8006782:	dc01      	bgt.n	8006788 <_printf_float+0x2b0>
 8006784:	464b      	mov	r3, r9
 8006786:	e793      	b.n	80066b0 <_printf_float+0x1d8>
 8006788:	2301      	movs	r3, #1
 800678a:	465a      	mov	r2, fp
 800678c:	4631      	mov	r1, r6
 800678e:	4628      	mov	r0, r5
 8006790:	47b8      	blx	r7
 8006792:	3001      	adds	r0, #1
 8006794:	f43f aefb 	beq.w	800658e <_printf_float+0xb6>
 8006798:	f10a 0a01 	add.w	sl, sl, #1
 800679c:	e7ee      	b.n	800677c <_printf_float+0x2a4>
 800679e:	bf00      	nop
 80067a0:	7fefffff 	.word	0x7fefffff
 80067a4:	08009078 	.word	0x08009078
 80067a8:	0800907c 	.word	0x0800907c
 80067ac:	08009080 	.word	0x08009080
 80067b0:	08009084 	.word	0x08009084
 80067b4:	08009088 	.word	0x08009088
 80067b8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80067ba:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80067be:	4553      	cmp	r3, sl
 80067c0:	bfa8      	it	ge
 80067c2:	4653      	movge	r3, sl
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	4699      	mov	r9, r3
 80067c8:	dc36      	bgt.n	8006838 <_printf_float+0x360>
 80067ca:	f04f 0b00 	mov.w	fp, #0
 80067ce:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80067d2:	f104 021a 	add.w	r2, r4, #26
 80067d6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80067d8:	9306      	str	r3, [sp, #24]
 80067da:	eba3 0309 	sub.w	r3, r3, r9
 80067de:	455b      	cmp	r3, fp
 80067e0:	dc31      	bgt.n	8006846 <_printf_float+0x36e>
 80067e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80067e4:	459a      	cmp	sl, r3
 80067e6:	dc3a      	bgt.n	800685e <_printf_float+0x386>
 80067e8:	6823      	ldr	r3, [r4, #0]
 80067ea:	07da      	lsls	r2, r3, #31
 80067ec:	d437      	bmi.n	800685e <_printf_float+0x386>
 80067ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80067f0:	ebaa 0903 	sub.w	r9, sl, r3
 80067f4:	9b06      	ldr	r3, [sp, #24]
 80067f6:	ebaa 0303 	sub.w	r3, sl, r3
 80067fa:	4599      	cmp	r9, r3
 80067fc:	bfa8      	it	ge
 80067fe:	4699      	movge	r9, r3
 8006800:	f1b9 0f00 	cmp.w	r9, #0
 8006804:	dc33      	bgt.n	800686e <_printf_float+0x396>
 8006806:	f04f 0800 	mov.w	r8, #0
 800680a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800680e:	f104 0b1a 	add.w	fp, r4, #26
 8006812:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006814:	ebaa 0303 	sub.w	r3, sl, r3
 8006818:	eba3 0309 	sub.w	r3, r3, r9
 800681c:	4543      	cmp	r3, r8
 800681e:	f77f af79 	ble.w	8006714 <_printf_float+0x23c>
 8006822:	2301      	movs	r3, #1
 8006824:	465a      	mov	r2, fp
 8006826:	4631      	mov	r1, r6
 8006828:	4628      	mov	r0, r5
 800682a:	47b8      	blx	r7
 800682c:	3001      	adds	r0, #1
 800682e:	f43f aeae 	beq.w	800658e <_printf_float+0xb6>
 8006832:	f108 0801 	add.w	r8, r8, #1
 8006836:	e7ec      	b.n	8006812 <_printf_float+0x33a>
 8006838:	4642      	mov	r2, r8
 800683a:	4631      	mov	r1, r6
 800683c:	4628      	mov	r0, r5
 800683e:	47b8      	blx	r7
 8006840:	3001      	adds	r0, #1
 8006842:	d1c2      	bne.n	80067ca <_printf_float+0x2f2>
 8006844:	e6a3      	b.n	800658e <_printf_float+0xb6>
 8006846:	2301      	movs	r3, #1
 8006848:	4631      	mov	r1, r6
 800684a:	4628      	mov	r0, r5
 800684c:	9206      	str	r2, [sp, #24]
 800684e:	47b8      	blx	r7
 8006850:	3001      	adds	r0, #1
 8006852:	f43f ae9c 	beq.w	800658e <_printf_float+0xb6>
 8006856:	9a06      	ldr	r2, [sp, #24]
 8006858:	f10b 0b01 	add.w	fp, fp, #1
 800685c:	e7bb      	b.n	80067d6 <_printf_float+0x2fe>
 800685e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006862:	4631      	mov	r1, r6
 8006864:	4628      	mov	r0, r5
 8006866:	47b8      	blx	r7
 8006868:	3001      	adds	r0, #1
 800686a:	d1c0      	bne.n	80067ee <_printf_float+0x316>
 800686c:	e68f      	b.n	800658e <_printf_float+0xb6>
 800686e:	9a06      	ldr	r2, [sp, #24]
 8006870:	464b      	mov	r3, r9
 8006872:	4442      	add	r2, r8
 8006874:	4631      	mov	r1, r6
 8006876:	4628      	mov	r0, r5
 8006878:	47b8      	blx	r7
 800687a:	3001      	adds	r0, #1
 800687c:	d1c3      	bne.n	8006806 <_printf_float+0x32e>
 800687e:	e686      	b.n	800658e <_printf_float+0xb6>
 8006880:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006884:	f1ba 0f01 	cmp.w	sl, #1
 8006888:	dc01      	bgt.n	800688e <_printf_float+0x3b6>
 800688a:	07db      	lsls	r3, r3, #31
 800688c:	d536      	bpl.n	80068fc <_printf_float+0x424>
 800688e:	2301      	movs	r3, #1
 8006890:	4642      	mov	r2, r8
 8006892:	4631      	mov	r1, r6
 8006894:	4628      	mov	r0, r5
 8006896:	47b8      	blx	r7
 8006898:	3001      	adds	r0, #1
 800689a:	f43f ae78 	beq.w	800658e <_printf_float+0xb6>
 800689e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80068a2:	4631      	mov	r1, r6
 80068a4:	4628      	mov	r0, r5
 80068a6:	47b8      	blx	r7
 80068a8:	3001      	adds	r0, #1
 80068aa:	f43f ae70 	beq.w	800658e <_printf_float+0xb6>
 80068ae:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80068b2:	2200      	movs	r2, #0
 80068b4:	2300      	movs	r3, #0
 80068b6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80068ba:	f7fa f90d 	bl	8000ad8 <__aeabi_dcmpeq>
 80068be:	b9c0      	cbnz	r0, 80068f2 <_printf_float+0x41a>
 80068c0:	4653      	mov	r3, sl
 80068c2:	f108 0201 	add.w	r2, r8, #1
 80068c6:	4631      	mov	r1, r6
 80068c8:	4628      	mov	r0, r5
 80068ca:	47b8      	blx	r7
 80068cc:	3001      	adds	r0, #1
 80068ce:	d10c      	bne.n	80068ea <_printf_float+0x412>
 80068d0:	e65d      	b.n	800658e <_printf_float+0xb6>
 80068d2:	2301      	movs	r3, #1
 80068d4:	465a      	mov	r2, fp
 80068d6:	4631      	mov	r1, r6
 80068d8:	4628      	mov	r0, r5
 80068da:	47b8      	blx	r7
 80068dc:	3001      	adds	r0, #1
 80068de:	f43f ae56 	beq.w	800658e <_printf_float+0xb6>
 80068e2:	f108 0801 	add.w	r8, r8, #1
 80068e6:	45d0      	cmp	r8, sl
 80068e8:	dbf3      	blt.n	80068d2 <_printf_float+0x3fa>
 80068ea:	464b      	mov	r3, r9
 80068ec:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80068f0:	e6df      	b.n	80066b2 <_printf_float+0x1da>
 80068f2:	f04f 0800 	mov.w	r8, #0
 80068f6:	f104 0b1a 	add.w	fp, r4, #26
 80068fa:	e7f4      	b.n	80068e6 <_printf_float+0x40e>
 80068fc:	2301      	movs	r3, #1
 80068fe:	4642      	mov	r2, r8
 8006900:	e7e1      	b.n	80068c6 <_printf_float+0x3ee>
 8006902:	2301      	movs	r3, #1
 8006904:	464a      	mov	r2, r9
 8006906:	4631      	mov	r1, r6
 8006908:	4628      	mov	r0, r5
 800690a:	47b8      	blx	r7
 800690c:	3001      	adds	r0, #1
 800690e:	f43f ae3e 	beq.w	800658e <_printf_float+0xb6>
 8006912:	f108 0801 	add.w	r8, r8, #1
 8006916:	68e3      	ldr	r3, [r4, #12]
 8006918:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800691a:	1a5b      	subs	r3, r3, r1
 800691c:	4543      	cmp	r3, r8
 800691e:	dcf0      	bgt.n	8006902 <_printf_float+0x42a>
 8006920:	e6fc      	b.n	800671c <_printf_float+0x244>
 8006922:	f04f 0800 	mov.w	r8, #0
 8006926:	f104 0919 	add.w	r9, r4, #25
 800692a:	e7f4      	b.n	8006916 <_printf_float+0x43e>

0800692c <_printf_common>:
 800692c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006930:	4616      	mov	r6, r2
 8006932:	4698      	mov	r8, r3
 8006934:	688a      	ldr	r2, [r1, #8]
 8006936:	690b      	ldr	r3, [r1, #16]
 8006938:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800693c:	4293      	cmp	r3, r2
 800693e:	bfb8      	it	lt
 8006940:	4613      	movlt	r3, r2
 8006942:	6033      	str	r3, [r6, #0]
 8006944:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006948:	4607      	mov	r7, r0
 800694a:	460c      	mov	r4, r1
 800694c:	b10a      	cbz	r2, 8006952 <_printf_common+0x26>
 800694e:	3301      	adds	r3, #1
 8006950:	6033      	str	r3, [r6, #0]
 8006952:	6823      	ldr	r3, [r4, #0]
 8006954:	0699      	lsls	r1, r3, #26
 8006956:	bf42      	ittt	mi
 8006958:	6833      	ldrmi	r3, [r6, #0]
 800695a:	3302      	addmi	r3, #2
 800695c:	6033      	strmi	r3, [r6, #0]
 800695e:	6825      	ldr	r5, [r4, #0]
 8006960:	f015 0506 	ands.w	r5, r5, #6
 8006964:	d106      	bne.n	8006974 <_printf_common+0x48>
 8006966:	f104 0a19 	add.w	sl, r4, #25
 800696a:	68e3      	ldr	r3, [r4, #12]
 800696c:	6832      	ldr	r2, [r6, #0]
 800696e:	1a9b      	subs	r3, r3, r2
 8006970:	42ab      	cmp	r3, r5
 8006972:	dc26      	bgt.n	80069c2 <_printf_common+0x96>
 8006974:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006978:	6822      	ldr	r2, [r4, #0]
 800697a:	3b00      	subs	r3, #0
 800697c:	bf18      	it	ne
 800697e:	2301      	movne	r3, #1
 8006980:	0692      	lsls	r2, r2, #26
 8006982:	d42b      	bmi.n	80069dc <_printf_common+0xb0>
 8006984:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006988:	4641      	mov	r1, r8
 800698a:	4638      	mov	r0, r7
 800698c:	47c8      	blx	r9
 800698e:	3001      	adds	r0, #1
 8006990:	d01e      	beq.n	80069d0 <_printf_common+0xa4>
 8006992:	6823      	ldr	r3, [r4, #0]
 8006994:	6922      	ldr	r2, [r4, #16]
 8006996:	f003 0306 	and.w	r3, r3, #6
 800699a:	2b04      	cmp	r3, #4
 800699c:	bf02      	ittt	eq
 800699e:	68e5      	ldreq	r5, [r4, #12]
 80069a0:	6833      	ldreq	r3, [r6, #0]
 80069a2:	1aed      	subeq	r5, r5, r3
 80069a4:	68a3      	ldr	r3, [r4, #8]
 80069a6:	bf0c      	ite	eq
 80069a8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80069ac:	2500      	movne	r5, #0
 80069ae:	4293      	cmp	r3, r2
 80069b0:	bfc4      	itt	gt
 80069b2:	1a9b      	subgt	r3, r3, r2
 80069b4:	18ed      	addgt	r5, r5, r3
 80069b6:	2600      	movs	r6, #0
 80069b8:	341a      	adds	r4, #26
 80069ba:	42b5      	cmp	r5, r6
 80069bc:	d11a      	bne.n	80069f4 <_printf_common+0xc8>
 80069be:	2000      	movs	r0, #0
 80069c0:	e008      	b.n	80069d4 <_printf_common+0xa8>
 80069c2:	2301      	movs	r3, #1
 80069c4:	4652      	mov	r2, sl
 80069c6:	4641      	mov	r1, r8
 80069c8:	4638      	mov	r0, r7
 80069ca:	47c8      	blx	r9
 80069cc:	3001      	adds	r0, #1
 80069ce:	d103      	bne.n	80069d8 <_printf_common+0xac>
 80069d0:	f04f 30ff 	mov.w	r0, #4294967295
 80069d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80069d8:	3501      	adds	r5, #1
 80069da:	e7c6      	b.n	800696a <_printf_common+0x3e>
 80069dc:	18e1      	adds	r1, r4, r3
 80069de:	1c5a      	adds	r2, r3, #1
 80069e0:	2030      	movs	r0, #48	@ 0x30
 80069e2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80069e6:	4422      	add	r2, r4
 80069e8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80069ec:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80069f0:	3302      	adds	r3, #2
 80069f2:	e7c7      	b.n	8006984 <_printf_common+0x58>
 80069f4:	2301      	movs	r3, #1
 80069f6:	4622      	mov	r2, r4
 80069f8:	4641      	mov	r1, r8
 80069fa:	4638      	mov	r0, r7
 80069fc:	47c8      	blx	r9
 80069fe:	3001      	adds	r0, #1
 8006a00:	d0e6      	beq.n	80069d0 <_printf_common+0xa4>
 8006a02:	3601      	adds	r6, #1
 8006a04:	e7d9      	b.n	80069ba <_printf_common+0x8e>
	...

08006a08 <_printf_i>:
 8006a08:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006a0c:	7e0f      	ldrb	r7, [r1, #24]
 8006a0e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006a10:	2f78      	cmp	r7, #120	@ 0x78
 8006a12:	4691      	mov	r9, r2
 8006a14:	4680      	mov	r8, r0
 8006a16:	460c      	mov	r4, r1
 8006a18:	469a      	mov	sl, r3
 8006a1a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006a1e:	d807      	bhi.n	8006a30 <_printf_i+0x28>
 8006a20:	2f62      	cmp	r7, #98	@ 0x62
 8006a22:	d80a      	bhi.n	8006a3a <_printf_i+0x32>
 8006a24:	2f00      	cmp	r7, #0
 8006a26:	f000 80d2 	beq.w	8006bce <_printf_i+0x1c6>
 8006a2a:	2f58      	cmp	r7, #88	@ 0x58
 8006a2c:	f000 80b9 	beq.w	8006ba2 <_printf_i+0x19a>
 8006a30:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006a34:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006a38:	e03a      	b.n	8006ab0 <_printf_i+0xa8>
 8006a3a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006a3e:	2b15      	cmp	r3, #21
 8006a40:	d8f6      	bhi.n	8006a30 <_printf_i+0x28>
 8006a42:	a101      	add	r1, pc, #4	@ (adr r1, 8006a48 <_printf_i+0x40>)
 8006a44:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006a48:	08006aa1 	.word	0x08006aa1
 8006a4c:	08006ab5 	.word	0x08006ab5
 8006a50:	08006a31 	.word	0x08006a31
 8006a54:	08006a31 	.word	0x08006a31
 8006a58:	08006a31 	.word	0x08006a31
 8006a5c:	08006a31 	.word	0x08006a31
 8006a60:	08006ab5 	.word	0x08006ab5
 8006a64:	08006a31 	.word	0x08006a31
 8006a68:	08006a31 	.word	0x08006a31
 8006a6c:	08006a31 	.word	0x08006a31
 8006a70:	08006a31 	.word	0x08006a31
 8006a74:	08006bb5 	.word	0x08006bb5
 8006a78:	08006adf 	.word	0x08006adf
 8006a7c:	08006b6f 	.word	0x08006b6f
 8006a80:	08006a31 	.word	0x08006a31
 8006a84:	08006a31 	.word	0x08006a31
 8006a88:	08006bd7 	.word	0x08006bd7
 8006a8c:	08006a31 	.word	0x08006a31
 8006a90:	08006adf 	.word	0x08006adf
 8006a94:	08006a31 	.word	0x08006a31
 8006a98:	08006a31 	.word	0x08006a31
 8006a9c:	08006b77 	.word	0x08006b77
 8006aa0:	6833      	ldr	r3, [r6, #0]
 8006aa2:	1d1a      	adds	r2, r3, #4
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	6032      	str	r2, [r6, #0]
 8006aa8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006aac:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006ab0:	2301      	movs	r3, #1
 8006ab2:	e09d      	b.n	8006bf0 <_printf_i+0x1e8>
 8006ab4:	6833      	ldr	r3, [r6, #0]
 8006ab6:	6820      	ldr	r0, [r4, #0]
 8006ab8:	1d19      	adds	r1, r3, #4
 8006aba:	6031      	str	r1, [r6, #0]
 8006abc:	0606      	lsls	r6, r0, #24
 8006abe:	d501      	bpl.n	8006ac4 <_printf_i+0xbc>
 8006ac0:	681d      	ldr	r5, [r3, #0]
 8006ac2:	e003      	b.n	8006acc <_printf_i+0xc4>
 8006ac4:	0645      	lsls	r5, r0, #25
 8006ac6:	d5fb      	bpl.n	8006ac0 <_printf_i+0xb8>
 8006ac8:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006acc:	2d00      	cmp	r5, #0
 8006ace:	da03      	bge.n	8006ad8 <_printf_i+0xd0>
 8006ad0:	232d      	movs	r3, #45	@ 0x2d
 8006ad2:	426d      	negs	r5, r5
 8006ad4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006ad8:	4859      	ldr	r0, [pc, #356]	@ (8006c40 <_printf_i+0x238>)
 8006ada:	230a      	movs	r3, #10
 8006adc:	e011      	b.n	8006b02 <_printf_i+0xfa>
 8006ade:	6821      	ldr	r1, [r4, #0]
 8006ae0:	6833      	ldr	r3, [r6, #0]
 8006ae2:	0608      	lsls	r0, r1, #24
 8006ae4:	f853 5b04 	ldr.w	r5, [r3], #4
 8006ae8:	d402      	bmi.n	8006af0 <_printf_i+0xe8>
 8006aea:	0649      	lsls	r1, r1, #25
 8006aec:	bf48      	it	mi
 8006aee:	b2ad      	uxthmi	r5, r5
 8006af0:	2f6f      	cmp	r7, #111	@ 0x6f
 8006af2:	4853      	ldr	r0, [pc, #332]	@ (8006c40 <_printf_i+0x238>)
 8006af4:	6033      	str	r3, [r6, #0]
 8006af6:	bf14      	ite	ne
 8006af8:	230a      	movne	r3, #10
 8006afa:	2308      	moveq	r3, #8
 8006afc:	2100      	movs	r1, #0
 8006afe:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006b02:	6866      	ldr	r6, [r4, #4]
 8006b04:	60a6      	str	r6, [r4, #8]
 8006b06:	2e00      	cmp	r6, #0
 8006b08:	bfa2      	ittt	ge
 8006b0a:	6821      	ldrge	r1, [r4, #0]
 8006b0c:	f021 0104 	bicge.w	r1, r1, #4
 8006b10:	6021      	strge	r1, [r4, #0]
 8006b12:	b90d      	cbnz	r5, 8006b18 <_printf_i+0x110>
 8006b14:	2e00      	cmp	r6, #0
 8006b16:	d04b      	beq.n	8006bb0 <_printf_i+0x1a8>
 8006b18:	4616      	mov	r6, r2
 8006b1a:	fbb5 f1f3 	udiv	r1, r5, r3
 8006b1e:	fb03 5711 	mls	r7, r3, r1, r5
 8006b22:	5dc7      	ldrb	r7, [r0, r7]
 8006b24:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006b28:	462f      	mov	r7, r5
 8006b2a:	42bb      	cmp	r3, r7
 8006b2c:	460d      	mov	r5, r1
 8006b2e:	d9f4      	bls.n	8006b1a <_printf_i+0x112>
 8006b30:	2b08      	cmp	r3, #8
 8006b32:	d10b      	bne.n	8006b4c <_printf_i+0x144>
 8006b34:	6823      	ldr	r3, [r4, #0]
 8006b36:	07df      	lsls	r7, r3, #31
 8006b38:	d508      	bpl.n	8006b4c <_printf_i+0x144>
 8006b3a:	6923      	ldr	r3, [r4, #16]
 8006b3c:	6861      	ldr	r1, [r4, #4]
 8006b3e:	4299      	cmp	r1, r3
 8006b40:	bfde      	ittt	le
 8006b42:	2330      	movle	r3, #48	@ 0x30
 8006b44:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006b48:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006b4c:	1b92      	subs	r2, r2, r6
 8006b4e:	6122      	str	r2, [r4, #16]
 8006b50:	f8cd a000 	str.w	sl, [sp]
 8006b54:	464b      	mov	r3, r9
 8006b56:	aa03      	add	r2, sp, #12
 8006b58:	4621      	mov	r1, r4
 8006b5a:	4640      	mov	r0, r8
 8006b5c:	f7ff fee6 	bl	800692c <_printf_common>
 8006b60:	3001      	adds	r0, #1
 8006b62:	d14a      	bne.n	8006bfa <_printf_i+0x1f2>
 8006b64:	f04f 30ff 	mov.w	r0, #4294967295
 8006b68:	b004      	add	sp, #16
 8006b6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006b6e:	6823      	ldr	r3, [r4, #0]
 8006b70:	f043 0320 	orr.w	r3, r3, #32
 8006b74:	6023      	str	r3, [r4, #0]
 8006b76:	4833      	ldr	r0, [pc, #204]	@ (8006c44 <_printf_i+0x23c>)
 8006b78:	2778      	movs	r7, #120	@ 0x78
 8006b7a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006b7e:	6823      	ldr	r3, [r4, #0]
 8006b80:	6831      	ldr	r1, [r6, #0]
 8006b82:	061f      	lsls	r7, r3, #24
 8006b84:	f851 5b04 	ldr.w	r5, [r1], #4
 8006b88:	d402      	bmi.n	8006b90 <_printf_i+0x188>
 8006b8a:	065f      	lsls	r7, r3, #25
 8006b8c:	bf48      	it	mi
 8006b8e:	b2ad      	uxthmi	r5, r5
 8006b90:	6031      	str	r1, [r6, #0]
 8006b92:	07d9      	lsls	r1, r3, #31
 8006b94:	bf44      	itt	mi
 8006b96:	f043 0320 	orrmi.w	r3, r3, #32
 8006b9a:	6023      	strmi	r3, [r4, #0]
 8006b9c:	b11d      	cbz	r5, 8006ba6 <_printf_i+0x19e>
 8006b9e:	2310      	movs	r3, #16
 8006ba0:	e7ac      	b.n	8006afc <_printf_i+0xf4>
 8006ba2:	4827      	ldr	r0, [pc, #156]	@ (8006c40 <_printf_i+0x238>)
 8006ba4:	e7e9      	b.n	8006b7a <_printf_i+0x172>
 8006ba6:	6823      	ldr	r3, [r4, #0]
 8006ba8:	f023 0320 	bic.w	r3, r3, #32
 8006bac:	6023      	str	r3, [r4, #0]
 8006bae:	e7f6      	b.n	8006b9e <_printf_i+0x196>
 8006bb0:	4616      	mov	r6, r2
 8006bb2:	e7bd      	b.n	8006b30 <_printf_i+0x128>
 8006bb4:	6833      	ldr	r3, [r6, #0]
 8006bb6:	6825      	ldr	r5, [r4, #0]
 8006bb8:	6961      	ldr	r1, [r4, #20]
 8006bba:	1d18      	adds	r0, r3, #4
 8006bbc:	6030      	str	r0, [r6, #0]
 8006bbe:	062e      	lsls	r6, r5, #24
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	d501      	bpl.n	8006bc8 <_printf_i+0x1c0>
 8006bc4:	6019      	str	r1, [r3, #0]
 8006bc6:	e002      	b.n	8006bce <_printf_i+0x1c6>
 8006bc8:	0668      	lsls	r0, r5, #25
 8006bca:	d5fb      	bpl.n	8006bc4 <_printf_i+0x1bc>
 8006bcc:	8019      	strh	r1, [r3, #0]
 8006bce:	2300      	movs	r3, #0
 8006bd0:	6123      	str	r3, [r4, #16]
 8006bd2:	4616      	mov	r6, r2
 8006bd4:	e7bc      	b.n	8006b50 <_printf_i+0x148>
 8006bd6:	6833      	ldr	r3, [r6, #0]
 8006bd8:	1d1a      	adds	r2, r3, #4
 8006bda:	6032      	str	r2, [r6, #0]
 8006bdc:	681e      	ldr	r6, [r3, #0]
 8006bde:	6862      	ldr	r2, [r4, #4]
 8006be0:	2100      	movs	r1, #0
 8006be2:	4630      	mov	r0, r6
 8006be4:	f7f9 fafc 	bl	80001e0 <memchr>
 8006be8:	b108      	cbz	r0, 8006bee <_printf_i+0x1e6>
 8006bea:	1b80      	subs	r0, r0, r6
 8006bec:	6060      	str	r0, [r4, #4]
 8006bee:	6863      	ldr	r3, [r4, #4]
 8006bf0:	6123      	str	r3, [r4, #16]
 8006bf2:	2300      	movs	r3, #0
 8006bf4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006bf8:	e7aa      	b.n	8006b50 <_printf_i+0x148>
 8006bfa:	6923      	ldr	r3, [r4, #16]
 8006bfc:	4632      	mov	r2, r6
 8006bfe:	4649      	mov	r1, r9
 8006c00:	4640      	mov	r0, r8
 8006c02:	47d0      	blx	sl
 8006c04:	3001      	adds	r0, #1
 8006c06:	d0ad      	beq.n	8006b64 <_printf_i+0x15c>
 8006c08:	6823      	ldr	r3, [r4, #0]
 8006c0a:	079b      	lsls	r3, r3, #30
 8006c0c:	d413      	bmi.n	8006c36 <_printf_i+0x22e>
 8006c0e:	68e0      	ldr	r0, [r4, #12]
 8006c10:	9b03      	ldr	r3, [sp, #12]
 8006c12:	4298      	cmp	r0, r3
 8006c14:	bfb8      	it	lt
 8006c16:	4618      	movlt	r0, r3
 8006c18:	e7a6      	b.n	8006b68 <_printf_i+0x160>
 8006c1a:	2301      	movs	r3, #1
 8006c1c:	4632      	mov	r2, r6
 8006c1e:	4649      	mov	r1, r9
 8006c20:	4640      	mov	r0, r8
 8006c22:	47d0      	blx	sl
 8006c24:	3001      	adds	r0, #1
 8006c26:	d09d      	beq.n	8006b64 <_printf_i+0x15c>
 8006c28:	3501      	adds	r5, #1
 8006c2a:	68e3      	ldr	r3, [r4, #12]
 8006c2c:	9903      	ldr	r1, [sp, #12]
 8006c2e:	1a5b      	subs	r3, r3, r1
 8006c30:	42ab      	cmp	r3, r5
 8006c32:	dcf2      	bgt.n	8006c1a <_printf_i+0x212>
 8006c34:	e7eb      	b.n	8006c0e <_printf_i+0x206>
 8006c36:	2500      	movs	r5, #0
 8006c38:	f104 0619 	add.w	r6, r4, #25
 8006c3c:	e7f5      	b.n	8006c2a <_printf_i+0x222>
 8006c3e:	bf00      	nop
 8006c40:	0800908a 	.word	0x0800908a
 8006c44:	0800909b 	.word	0x0800909b

08006c48 <std>:
 8006c48:	2300      	movs	r3, #0
 8006c4a:	b510      	push	{r4, lr}
 8006c4c:	4604      	mov	r4, r0
 8006c4e:	e9c0 3300 	strd	r3, r3, [r0]
 8006c52:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006c56:	6083      	str	r3, [r0, #8]
 8006c58:	8181      	strh	r1, [r0, #12]
 8006c5a:	6643      	str	r3, [r0, #100]	@ 0x64
 8006c5c:	81c2      	strh	r2, [r0, #14]
 8006c5e:	6183      	str	r3, [r0, #24]
 8006c60:	4619      	mov	r1, r3
 8006c62:	2208      	movs	r2, #8
 8006c64:	305c      	adds	r0, #92	@ 0x5c
 8006c66:	f000 f914 	bl	8006e92 <memset>
 8006c6a:	4b0d      	ldr	r3, [pc, #52]	@ (8006ca0 <std+0x58>)
 8006c6c:	6263      	str	r3, [r4, #36]	@ 0x24
 8006c6e:	4b0d      	ldr	r3, [pc, #52]	@ (8006ca4 <std+0x5c>)
 8006c70:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006c72:	4b0d      	ldr	r3, [pc, #52]	@ (8006ca8 <std+0x60>)
 8006c74:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006c76:	4b0d      	ldr	r3, [pc, #52]	@ (8006cac <std+0x64>)
 8006c78:	6323      	str	r3, [r4, #48]	@ 0x30
 8006c7a:	4b0d      	ldr	r3, [pc, #52]	@ (8006cb0 <std+0x68>)
 8006c7c:	6224      	str	r4, [r4, #32]
 8006c7e:	429c      	cmp	r4, r3
 8006c80:	d006      	beq.n	8006c90 <std+0x48>
 8006c82:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006c86:	4294      	cmp	r4, r2
 8006c88:	d002      	beq.n	8006c90 <std+0x48>
 8006c8a:	33d0      	adds	r3, #208	@ 0xd0
 8006c8c:	429c      	cmp	r4, r3
 8006c8e:	d105      	bne.n	8006c9c <std+0x54>
 8006c90:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006c94:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006c98:	f000 b978 	b.w	8006f8c <__retarget_lock_init_recursive>
 8006c9c:	bd10      	pop	{r4, pc}
 8006c9e:	bf00      	nop
 8006ca0:	08006e0d 	.word	0x08006e0d
 8006ca4:	08006e2f 	.word	0x08006e2f
 8006ca8:	08006e67 	.word	0x08006e67
 8006cac:	08006e8b 	.word	0x08006e8b
 8006cb0:	200003e8 	.word	0x200003e8

08006cb4 <stdio_exit_handler>:
 8006cb4:	4a02      	ldr	r2, [pc, #8]	@ (8006cc0 <stdio_exit_handler+0xc>)
 8006cb6:	4903      	ldr	r1, [pc, #12]	@ (8006cc4 <stdio_exit_handler+0x10>)
 8006cb8:	4803      	ldr	r0, [pc, #12]	@ (8006cc8 <stdio_exit_handler+0x14>)
 8006cba:	f000 b869 	b.w	8006d90 <_fwalk_sglue>
 8006cbe:	bf00      	nop
 8006cc0:	20000028 	.word	0x20000028
 8006cc4:	080088ed 	.word	0x080088ed
 8006cc8:	20000038 	.word	0x20000038

08006ccc <cleanup_stdio>:
 8006ccc:	6841      	ldr	r1, [r0, #4]
 8006cce:	4b0c      	ldr	r3, [pc, #48]	@ (8006d00 <cleanup_stdio+0x34>)
 8006cd0:	4299      	cmp	r1, r3
 8006cd2:	b510      	push	{r4, lr}
 8006cd4:	4604      	mov	r4, r0
 8006cd6:	d001      	beq.n	8006cdc <cleanup_stdio+0x10>
 8006cd8:	f001 fe08 	bl	80088ec <_fflush_r>
 8006cdc:	68a1      	ldr	r1, [r4, #8]
 8006cde:	4b09      	ldr	r3, [pc, #36]	@ (8006d04 <cleanup_stdio+0x38>)
 8006ce0:	4299      	cmp	r1, r3
 8006ce2:	d002      	beq.n	8006cea <cleanup_stdio+0x1e>
 8006ce4:	4620      	mov	r0, r4
 8006ce6:	f001 fe01 	bl	80088ec <_fflush_r>
 8006cea:	68e1      	ldr	r1, [r4, #12]
 8006cec:	4b06      	ldr	r3, [pc, #24]	@ (8006d08 <cleanup_stdio+0x3c>)
 8006cee:	4299      	cmp	r1, r3
 8006cf0:	d004      	beq.n	8006cfc <cleanup_stdio+0x30>
 8006cf2:	4620      	mov	r0, r4
 8006cf4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006cf8:	f001 bdf8 	b.w	80088ec <_fflush_r>
 8006cfc:	bd10      	pop	{r4, pc}
 8006cfe:	bf00      	nop
 8006d00:	200003e8 	.word	0x200003e8
 8006d04:	20000450 	.word	0x20000450
 8006d08:	200004b8 	.word	0x200004b8

08006d0c <global_stdio_init.part.0>:
 8006d0c:	b510      	push	{r4, lr}
 8006d0e:	4b0b      	ldr	r3, [pc, #44]	@ (8006d3c <global_stdio_init.part.0+0x30>)
 8006d10:	4c0b      	ldr	r4, [pc, #44]	@ (8006d40 <global_stdio_init.part.0+0x34>)
 8006d12:	4a0c      	ldr	r2, [pc, #48]	@ (8006d44 <global_stdio_init.part.0+0x38>)
 8006d14:	601a      	str	r2, [r3, #0]
 8006d16:	4620      	mov	r0, r4
 8006d18:	2200      	movs	r2, #0
 8006d1a:	2104      	movs	r1, #4
 8006d1c:	f7ff ff94 	bl	8006c48 <std>
 8006d20:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006d24:	2201      	movs	r2, #1
 8006d26:	2109      	movs	r1, #9
 8006d28:	f7ff ff8e 	bl	8006c48 <std>
 8006d2c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006d30:	2202      	movs	r2, #2
 8006d32:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006d36:	2112      	movs	r1, #18
 8006d38:	f7ff bf86 	b.w	8006c48 <std>
 8006d3c:	20000520 	.word	0x20000520
 8006d40:	200003e8 	.word	0x200003e8
 8006d44:	08006cb5 	.word	0x08006cb5

08006d48 <__sfp_lock_acquire>:
 8006d48:	4801      	ldr	r0, [pc, #4]	@ (8006d50 <__sfp_lock_acquire+0x8>)
 8006d4a:	f000 b920 	b.w	8006f8e <__retarget_lock_acquire_recursive>
 8006d4e:	bf00      	nop
 8006d50:	20000529 	.word	0x20000529

08006d54 <__sfp_lock_release>:
 8006d54:	4801      	ldr	r0, [pc, #4]	@ (8006d5c <__sfp_lock_release+0x8>)
 8006d56:	f000 b91b 	b.w	8006f90 <__retarget_lock_release_recursive>
 8006d5a:	bf00      	nop
 8006d5c:	20000529 	.word	0x20000529

08006d60 <__sinit>:
 8006d60:	b510      	push	{r4, lr}
 8006d62:	4604      	mov	r4, r0
 8006d64:	f7ff fff0 	bl	8006d48 <__sfp_lock_acquire>
 8006d68:	6a23      	ldr	r3, [r4, #32]
 8006d6a:	b11b      	cbz	r3, 8006d74 <__sinit+0x14>
 8006d6c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006d70:	f7ff bff0 	b.w	8006d54 <__sfp_lock_release>
 8006d74:	4b04      	ldr	r3, [pc, #16]	@ (8006d88 <__sinit+0x28>)
 8006d76:	6223      	str	r3, [r4, #32]
 8006d78:	4b04      	ldr	r3, [pc, #16]	@ (8006d8c <__sinit+0x2c>)
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	2b00      	cmp	r3, #0
 8006d7e:	d1f5      	bne.n	8006d6c <__sinit+0xc>
 8006d80:	f7ff ffc4 	bl	8006d0c <global_stdio_init.part.0>
 8006d84:	e7f2      	b.n	8006d6c <__sinit+0xc>
 8006d86:	bf00      	nop
 8006d88:	08006ccd 	.word	0x08006ccd
 8006d8c:	20000520 	.word	0x20000520

08006d90 <_fwalk_sglue>:
 8006d90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006d94:	4607      	mov	r7, r0
 8006d96:	4688      	mov	r8, r1
 8006d98:	4614      	mov	r4, r2
 8006d9a:	2600      	movs	r6, #0
 8006d9c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006da0:	f1b9 0901 	subs.w	r9, r9, #1
 8006da4:	d505      	bpl.n	8006db2 <_fwalk_sglue+0x22>
 8006da6:	6824      	ldr	r4, [r4, #0]
 8006da8:	2c00      	cmp	r4, #0
 8006daa:	d1f7      	bne.n	8006d9c <_fwalk_sglue+0xc>
 8006dac:	4630      	mov	r0, r6
 8006dae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006db2:	89ab      	ldrh	r3, [r5, #12]
 8006db4:	2b01      	cmp	r3, #1
 8006db6:	d907      	bls.n	8006dc8 <_fwalk_sglue+0x38>
 8006db8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006dbc:	3301      	adds	r3, #1
 8006dbe:	d003      	beq.n	8006dc8 <_fwalk_sglue+0x38>
 8006dc0:	4629      	mov	r1, r5
 8006dc2:	4638      	mov	r0, r7
 8006dc4:	47c0      	blx	r8
 8006dc6:	4306      	orrs	r6, r0
 8006dc8:	3568      	adds	r5, #104	@ 0x68
 8006dca:	e7e9      	b.n	8006da0 <_fwalk_sglue+0x10>

08006dcc <siprintf>:
 8006dcc:	b40e      	push	{r1, r2, r3}
 8006dce:	b500      	push	{lr}
 8006dd0:	b09c      	sub	sp, #112	@ 0x70
 8006dd2:	ab1d      	add	r3, sp, #116	@ 0x74
 8006dd4:	9002      	str	r0, [sp, #8]
 8006dd6:	9006      	str	r0, [sp, #24]
 8006dd8:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006ddc:	4809      	ldr	r0, [pc, #36]	@ (8006e04 <siprintf+0x38>)
 8006dde:	9107      	str	r1, [sp, #28]
 8006de0:	9104      	str	r1, [sp, #16]
 8006de2:	4909      	ldr	r1, [pc, #36]	@ (8006e08 <siprintf+0x3c>)
 8006de4:	f853 2b04 	ldr.w	r2, [r3], #4
 8006de8:	9105      	str	r1, [sp, #20]
 8006dea:	6800      	ldr	r0, [r0, #0]
 8006dec:	9301      	str	r3, [sp, #4]
 8006dee:	a902      	add	r1, sp, #8
 8006df0:	f001 fbfc 	bl	80085ec <_svfiprintf_r>
 8006df4:	9b02      	ldr	r3, [sp, #8]
 8006df6:	2200      	movs	r2, #0
 8006df8:	701a      	strb	r2, [r3, #0]
 8006dfa:	b01c      	add	sp, #112	@ 0x70
 8006dfc:	f85d eb04 	ldr.w	lr, [sp], #4
 8006e00:	b003      	add	sp, #12
 8006e02:	4770      	bx	lr
 8006e04:	20000034 	.word	0x20000034
 8006e08:	ffff0208 	.word	0xffff0208

08006e0c <__sread>:
 8006e0c:	b510      	push	{r4, lr}
 8006e0e:	460c      	mov	r4, r1
 8006e10:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006e14:	f000 f86c 	bl	8006ef0 <_read_r>
 8006e18:	2800      	cmp	r0, #0
 8006e1a:	bfab      	itete	ge
 8006e1c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006e1e:	89a3      	ldrhlt	r3, [r4, #12]
 8006e20:	181b      	addge	r3, r3, r0
 8006e22:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006e26:	bfac      	ite	ge
 8006e28:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006e2a:	81a3      	strhlt	r3, [r4, #12]
 8006e2c:	bd10      	pop	{r4, pc}

08006e2e <__swrite>:
 8006e2e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006e32:	461f      	mov	r7, r3
 8006e34:	898b      	ldrh	r3, [r1, #12]
 8006e36:	05db      	lsls	r3, r3, #23
 8006e38:	4605      	mov	r5, r0
 8006e3a:	460c      	mov	r4, r1
 8006e3c:	4616      	mov	r6, r2
 8006e3e:	d505      	bpl.n	8006e4c <__swrite+0x1e>
 8006e40:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006e44:	2302      	movs	r3, #2
 8006e46:	2200      	movs	r2, #0
 8006e48:	f000 f840 	bl	8006ecc <_lseek_r>
 8006e4c:	89a3      	ldrh	r3, [r4, #12]
 8006e4e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006e52:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006e56:	81a3      	strh	r3, [r4, #12]
 8006e58:	4632      	mov	r2, r6
 8006e5a:	463b      	mov	r3, r7
 8006e5c:	4628      	mov	r0, r5
 8006e5e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006e62:	f000 b857 	b.w	8006f14 <_write_r>

08006e66 <__sseek>:
 8006e66:	b510      	push	{r4, lr}
 8006e68:	460c      	mov	r4, r1
 8006e6a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006e6e:	f000 f82d 	bl	8006ecc <_lseek_r>
 8006e72:	1c43      	adds	r3, r0, #1
 8006e74:	89a3      	ldrh	r3, [r4, #12]
 8006e76:	bf15      	itete	ne
 8006e78:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006e7a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006e7e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006e82:	81a3      	strheq	r3, [r4, #12]
 8006e84:	bf18      	it	ne
 8006e86:	81a3      	strhne	r3, [r4, #12]
 8006e88:	bd10      	pop	{r4, pc}

08006e8a <__sclose>:
 8006e8a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006e8e:	f000 b80d 	b.w	8006eac <_close_r>

08006e92 <memset>:
 8006e92:	4402      	add	r2, r0
 8006e94:	4603      	mov	r3, r0
 8006e96:	4293      	cmp	r3, r2
 8006e98:	d100      	bne.n	8006e9c <memset+0xa>
 8006e9a:	4770      	bx	lr
 8006e9c:	f803 1b01 	strb.w	r1, [r3], #1
 8006ea0:	e7f9      	b.n	8006e96 <memset+0x4>
	...

08006ea4 <_localeconv_r>:
 8006ea4:	4800      	ldr	r0, [pc, #0]	@ (8006ea8 <_localeconv_r+0x4>)
 8006ea6:	4770      	bx	lr
 8006ea8:	20000174 	.word	0x20000174

08006eac <_close_r>:
 8006eac:	b538      	push	{r3, r4, r5, lr}
 8006eae:	4d06      	ldr	r5, [pc, #24]	@ (8006ec8 <_close_r+0x1c>)
 8006eb0:	2300      	movs	r3, #0
 8006eb2:	4604      	mov	r4, r0
 8006eb4:	4608      	mov	r0, r1
 8006eb6:	602b      	str	r3, [r5, #0]
 8006eb8:	f7fa fe0a 	bl	8001ad0 <_close>
 8006ebc:	1c43      	adds	r3, r0, #1
 8006ebe:	d102      	bne.n	8006ec6 <_close_r+0x1a>
 8006ec0:	682b      	ldr	r3, [r5, #0]
 8006ec2:	b103      	cbz	r3, 8006ec6 <_close_r+0x1a>
 8006ec4:	6023      	str	r3, [r4, #0]
 8006ec6:	bd38      	pop	{r3, r4, r5, pc}
 8006ec8:	20000524 	.word	0x20000524

08006ecc <_lseek_r>:
 8006ecc:	b538      	push	{r3, r4, r5, lr}
 8006ece:	4d07      	ldr	r5, [pc, #28]	@ (8006eec <_lseek_r+0x20>)
 8006ed0:	4604      	mov	r4, r0
 8006ed2:	4608      	mov	r0, r1
 8006ed4:	4611      	mov	r1, r2
 8006ed6:	2200      	movs	r2, #0
 8006ed8:	602a      	str	r2, [r5, #0]
 8006eda:	461a      	mov	r2, r3
 8006edc:	f7fa fe1f 	bl	8001b1e <_lseek>
 8006ee0:	1c43      	adds	r3, r0, #1
 8006ee2:	d102      	bne.n	8006eea <_lseek_r+0x1e>
 8006ee4:	682b      	ldr	r3, [r5, #0]
 8006ee6:	b103      	cbz	r3, 8006eea <_lseek_r+0x1e>
 8006ee8:	6023      	str	r3, [r4, #0]
 8006eea:	bd38      	pop	{r3, r4, r5, pc}
 8006eec:	20000524 	.word	0x20000524

08006ef0 <_read_r>:
 8006ef0:	b538      	push	{r3, r4, r5, lr}
 8006ef2:	4d07      	ldr	r5, [pc, #28]	@ (8006f10 <_read_r+0x20>)
 8006ef4:	4604      	mov	r4, r0
 8006ef6:	4608      	mov	r0, r1
 8006ef8:	4611      	mov	r1, r2
 8006efa:	2200      	movs	r2, #0
 8006efc:	602a      	str	r2, [r5, #0]
 8006efe:	461a      	mov	r2, r3
 8006f00:	f7fa fdad 	bl	8001a5e <_read>
 8006f04:	1c43      	adds	r3, r0, #1
 8006f06:	d102      	bne.n	8006f0e <_read_r+0x1e>
 8006f08:	682b      	ldr	r3, [r5, #0]
 8006f0a:	b103      	cbz	r3, 8006f0e <_read_r+0x1e>
 8006f0c:	6023      	str	r3, [r4, #0]
 8006f0e:	bd38      	pop	{r3, r4, r5, pc}
 8006f10:	20000524 	.word	0x20000524

08006f14 <_write_r>:
 8006f14:	b538      	push	{r3, r4, r5, lr}
 8006f16:	4d07      	ldr	r5, [pc, #28]	@ (8006f34 <_write_r+0x20>)
 8006f18:	4604      	mov	r4, r0
 8006f1a:	4608      	mov	r0, r1
 8006f1c:	4611      	mov	r1, r2
 8006f1e:	2200      	movs	r2, #0
 8006f20:	602a      	str	r2, [r5, #0]
 8006f22:	461a      	mov	r2, r3
 8006f24:	f7fa fdb8 	bl	8001a98 <_write>
 8006f28:	1c43      	adds	r3, r0, #1
 8006f2a:	d102      	bne.n	8006f32 <_write_r+0x1e>
 8006f2c:	682b      	ldr	r3, [r5, #0]
 8006f2e:	b103      	cbz	r3, 8006f32 <_write_r+0x1e>
 8006f30:	6023      	str	r3, [r4, #0]
 8006f32:	bd38      	pop	{r3, r4, r5, pc}
 8006f34:	20000524 	.word	0x20000524

08006f38 <__errno>:
 8006f38:	4b01      	ldr	r3, [pc, #4]	@ (8006f40 <__errno+0x8>)
 8006f3a:	6818      	ldr	r0, [r3, #0]
 8006f3c:	4770      	bx	lr
 8006f3e:	bf00      	nop
 8006f40:	20000034 	.word	0x20000034

08006f44 <__libc_init_array>:
 8006f44:	b570      	push	{r4, r5, r6, lr}
 8006f46:	4d0d      	ldr	r5, [pc, #52]	@ (8006f7c <__libc_init_array+0x38>)
 8006f48:	4c0d      	ldr	r4, [pc, #52]	@ (8006f80 <__libc_init_array+0x3c>)
 8006f4a:	1b64      	subs	r4, r4, r5
 8006f4c:	10a4      	asrs	r4, r4, #2
 8006f4e:	2600      	movs	r6, #0
 8006f50:	42a6      	cmp	r6, r4
 8006f52:	d109      	bne.n	8006f68 <__libc_init_array+0x24>
 8006f54:	4d0b      	ldr	r5, [pc, #44]	@ (8006f84 <__libc_init_array+0x40>)
 8006f56:	4c0c      	ldr	r4, [pc, #48]	@ (8006f88 <__libc_init_array+0x44>)
 8006f58:	f002 f866 	bl	8009028 <_init>
 8006f5c:	1b64      	subs	r4, r4, r5
 8006f5e:	10a4      	asrs	r4, r4, #2
 8006f60:	2600      	movs	r6, #0
 8006f62:	42a6      	cmp	r6, r4
 8006f64:	d105      	bne.n	8006f72 <__libc_init_array+0x2e>
 8006f66:	bd70      	pop	{r4, r5, r6, pc}
 8006f68:	f855 3b04 	ldr.w	r3, [r5], #4
 8006f6c:	4798      	blx	r3
 8006f6e:	3601      	adds	r6, #1
 8006f70:	e7ee      	b.n	8006f50 <__libc_init_array+0xc>
 8006f72:	f855 3b04 	ldr.w	r3, [r5], #4
 8006f76:	4798      	blx	r3
 8006f78:	3601      	adds	r6, #1
 8006f7a:	e7f2      	b.n	8006f62 <__libc_init_array+0x1e>
 8006f7c:	080093f0 	.word	0x080093f0
 8006f80:	080093f0 	.word	0x080093f0
 8006f84:	080093f0 	.word	0x080093f0
 8006f88:	080093f4 	.word	0x080093f4

08006f8c <__retarget_lock_init_recursive>:
 8006f8c:	4770      	bx	lr

08006f8e <__retarget_lock_acquire_recursive>:
 8006f8e:	4770      	bx	lr

08006f90 <__retarget_lock_release_recursive>:
 8006f90:	4770      	bx	lr

08006f92 <quorem>:
 8006f92:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f96:	6903      	ldr	r3, [r0, #16]
 8006f98:	690c      	ldr	r4, [r1, #16]
 8006f9a:	42a3      	cmp	r3, r4
 8006f9c:	4607      	mov	r7, r0
 8006f9e:	db7e      	blt.n	800709e <quorem+0x10c>
 8006fa0:	3c01      	subs	r4, #1
 8006fa2:	f101 0814 	add.w	r8, r1, #20
 8006fa6:	00a3      	lsls	r3, r4, #2
 8006fa8:	f100 0514 	add.w	r5, r0, #20
 8006fac:	9300      	str	r3, [sp, #0]
 8006fae:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006fb2:	9301      	str	r3, [sp, #4]
 8006fb4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006fb8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006fbc:	3301      	adds	r3, #1
 8006fbe:	429a      	cmp	r2, r3
 8006fc0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006fc4:	fbb2 f6f3 	udiv	r6, r2, r3
 8006fc8:	d32e      	bcc.n	8007028 <quorem+0x96>
 8006fca:	f04f 0a00 	mov.w	sl, #0
 8006fce:	46c4      	mov	ip, r8
 8006fd0:	46ae      	mov	lr, r5
 8006fd2:	46d3      	mov	fp, sl
 8006fd4:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006fd8:	b298      	uxth	r0, r3
 8006fda:	fb06 a000 	mla	r0, r6, r0, sl
 8006fde:	0c02      	lsrs	r2, r0, #16
 8006fe0:	0c1b      	lsrs	r3, r3, #16
 8006fe2:	fb06 2303 	mla	r3, r6, r3, r2
 8006fe6:	f8de 2000 	ldr.w	r2, [lr]
 8006fea:	b280      	uxth	r0, r0
 8006fec:	b292      	uxth	r2, r2
 8006fee:	1a12      	subs	r2, r2, r0
 8006ff0:	445a      	add	r2, fp
 8006ff2:	f8de 0000 	ldr.w	r0, [lr]
 8006ff6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006ffa:	b29b      	uxth	r3, r3
 8006ffc:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8007000:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8007004:	b292      	uxth	r2, r2
 8007006:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800700a:	45e1      	cmp	r9, ip
 800700c:	f84e 2b04 	str.w	r2, [lr], #4
 8007010:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8007014:	d2de      	bcs.n	8006fd4 <quorem+0x42>
 8007016:	9b00      	ldr	r3, [sp, #0]
 8007018:	58eb      	ldr	r3, [r5, r3]
 800701a:	b92b      	cbnz	r3, 8007028 <quorem+0x96>
 800701c:	9b01      	ldr	r3, [sp, #4]
 800701e:	3b04      	subs	r3, #4
 8007020:	429d      	cmp	r5, r3
 8007022:	461a      	mov	r2, r3
 8007024:	d32f      	bcc.n	8007086 <quorem+0xf4>
 8007026:	613c      	str	r4, [r7, #16]
 8007028:	4638      	mov	r0, r7
 800702a:	f001 f97b 	bl	8008324 <__mcmp>
 800702e:	2800      	cmp	r0, #0
 8007030:	db25      	blt.n	800707e <quorem+0xec>
 8007032:	4629      	mov	r1, r5
 8007034:	2000      	movs	r0, #0
 8007036:	f858 2b04 	ldr.w	r2, [r8], #4
 800703a:	f8d1 c000 	ldr.w	ip, [r1]
 800703e:	fa1f fe82 	uxth.w	lr, r2
 8007042:	fa1f f38c 	uxth.w	r3, ip
 8007046:	eba3 030e 	sub.w	r3, r3, lr
 800704a:	4403      	add	r3, r0
 800704c:	0c12      	lsrs	r2, r2, #16
 800704e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8007052:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8007056:	b29b      	uxth	r3, r3
 8007058:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800705c:	45c1      	cmp	r9, r8
 800705e:	f841 3b04 	str.w	r3, [r1], #4
 8007062:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007066:	d2e6      	bcs.n	8007036 <quorem+0xa4>
 8007068:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800706c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007070:	b922      	cbnz	r2, 800707c <quorem+0xea>
 8007072:	3b04      	subs	r3, #4
 8007074:	429d      	cmp	r5, r3
 8007076:	461a      	mov	r2, r3
 8007078:	d30b      	bcc.n	8007092 <quorem+0x100>
 800707a:	613c      	str	r4, [r7, #16]
 800707c:	3601      	adds	r6, #1
 800707e:	4630      	mov	r0, r6
 8007080:	b003      	add	sp, #12
 8007082:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007086:	6812      	ldr	r2, [r2, #0]
 8007088:	3b04      	subs	r3, #4
 800708a:	2a00      	cmp	r2, #0
 800708c:	d1cb      	bne.n	8007026 <quorem+0x94>
 800708e:	3c01      	subs	r4, #1
 8007090:	e7c6      	b.n	8007020 <quorem+0x8e>
 8007092:	6812      	ldr	r2, [r2, #0]
 8007094:	3b04      	subs	r3, #4
 8007096:	2a00      	cmp	r2, #0
 8007098:	d1ef      	bne.n	800707a <quorem+0xe8>
 800709a:	3c01      	subs	r4, #1
 800709c:	e7ea      	b.n	8007074 <quorem+0xe2>
 800709e:	2000      	movs	r0, #0
 80070a0:	e7ee      	b.n	8007080 <quorem+0xee>
 80070a2:	0000      	movs	r0, r0
 80070a4:	0000      	movs	r0, r0
	...

080070a8 <_dtoa_r>:
 80070a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070ac:	69c7      	ldr	r7, [r0, #28]
 80070ae:	b099      	sub	sp, #100	@ 0x64
 80070b0:	ed8d 0b02 	vstr	d0, [sp, #8]
 80070b4:	ec55 4b10 	vmov	r4, r5, d0
 80070b8:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 80070ba:	9109      	str	r1, [sp, #36]	@ 0x24
 80070bc:	4683      	mov	fp, r0
 80070be:	920e      	str	r2, [sp, #56]	@ 0x38
 80070c0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80070c2:	b97f      	cbnz	r7, 80070e4 <_dtoa_r+0x3c>
 80070c4:	2010      	movs	r0, #16
 80070c6:	f000 fdfd 	bl	8007cc4 <malloc>
 80070ca:	4602      	mov	r2, r0
 80070cc:	f8cb 001c 	str.w	r0, [fp, #28]
 80070d0:	b920      	cbnz	r0, 80070dc <_dtoa_r+0x34>
 80070d2:	4ba7      	ldr	r3, [pc, #668]	@ (8007370 <_dtoa_r+0x2c8>)
 80070d4:	21ef      	movs	r1, #239	@ 0xef
 80070d6:	48a7      	ldr	r0, [pc, #668]	@ (8007374 <_dtoa_r+0x2cc>)
 80070d8:	f001 fc68 	bl	80089ac <__assert_func>
 80070dc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80070e0:	6007      	str	r7, [r0, #0]
 80070e2:	60c7      	str	r7, [r0, #12]
 80070e4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80070e8:	6819      	ldr	r1, [r3, #0]
 80070ea:	b159      	cbz	r1, 8007104 <_dtoa_r+0x5c>
 80070ec:	685a      	ldr	r2, [r3, #4]
 80070ee:	604a      	str	r2, [r1, #4]
 80070f0:	2301      	movs	r3, #1
 80070f2:	4093      	lsls	r3, r2
 80070f4:	608b      	str	r3, [r1, #8]
 80070f6:	4658      	mov	r0, fp
 80070f8:	f000 feda 	bl	8007eb0 <_Bfree>
 80070fc:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007100:	2200      	movs	r2, #0
 8007102:	601a      	str	r2, [r3, #0]
 8007104:	1e2b      	subs	r3, r5, #0
 8007106:	bfb9      	ittee	lt
 8007108:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800710c:	9303      	strlt	r3, [sp, #12]
 800710e:	2300      	movge	r3, #0
 8007110:	6033      	strge	r3, [r6, #0]
 8007112:	9f03      	ldr	r7, [sp, #12]
 8007114:	4b98      	ldr	r3, [pc, #608]	@ (8007378 <_dtoa_r+0x2d0>)
 8007116:	bfbc      	itt	lt
 8007118:	2201      	movlt	r2, #1
 800711a:	6032      	strlt	r2, [r6, #0]
 800711c:	43bb      	bics	r3, r7
 800711e:	d112      	bne.n	8007146 <_dtoa_r+0x9e>
 8007120:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8007122:	f242 730f 	movw	r3, #9999	@ 0x270f
 8007126:	6013      	str	r3, [r2, #0]
 8007128:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800712c:	4323      	orrs	r3, r4
 800712e:	f000 854d 	beq.w	8007bcc <_dtoa_r+0xb24>
 8007132:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007134:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800738c <_dtoa_r+0x2e4>
 8007138:	2b00      	cmp	r3, #0
 800713a:	f000 854f 	beq.w	8007bdc <_dtoa_r+0xb34>
 800713e:	f10a 0303 	add.w	r3, sl, #3
 8007142:	f000 bd49 	b.w	8007bd8 <_dtoa_r+0xb30>
 8007146:	ed9d 7b02 	vldr	d7, [sp, #8]
 800714a:	2200      	movs	r2, #0
 800714c:	ec51 0b17 	vmov	r0, r1, d7
 8007150:	2300      	movs	r3, #0
 8007152:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8007156:	f7f9 fcbf 	bl	8000ad8 <__aeabi_dcmpeq>
 800715a:	4680      	mov	r8, r0
 800715c:	b158      	cbz	r0, 8007176 <_dtoa_r+0xce>
 800715e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8007160:	2301      	movs	r3, #1
 8007162:	6013      	str	r3, [r2, #0]
 8007164:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007166:	b113      	cbz	r3, 800716e <_dtoa_r+0xc6>
 8007168:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800716a:	4b84      	ldr	r3, [pc, #528]	@ (800737c <_dtoa_r+0x2d4>)
 800716c:	6013      	str	r3, [r2, #0]
 800716e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8007390 <_dtoa_r+0x2e8>
 8007172:	f000 bd33 	b.w	8007bdc <_dtoa_r+0xb34>
 8007176:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800717a:	aa16      	add	r2, sp, #88	@ 0x58
 800717c:	a917      	add	r1, sp, #92	@ 0x5c
 800717e:	4658      	mov	r0, fp
 8007180:	f001 f980 	bl	8008484 <__d2b>
 8007184:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8007188:	4681      	mov	r9, r0
 800718a:	2e00      	cmp	r6, #0
 800718c:	d077      	beq.n	800727e <_dtoa_r+0x1d6>
 800718e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007190:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8007194:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007198:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800719c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80071a0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80071a4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80071a8:	4619      	mov	r1, r3
 80071aa:	2200      	movs	r2, #0
 80071ac:	4b74      	ldr	r3, [pc, #464]	@ (8007380 <_dtoa_r+0x2d8>)
 80071ae:	f7f9 f873 	bl	8000298 <__aeabi_dsub>
 80071b2:	a369      	add	r3, pc, #420	@ (adr r3, 8007358 <_dtoa_r+0x2b0>)
 80071b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071b8:	f7f9 fa26 	bl	8000608 <__aeabi_dmul>
 80071bc:	a368      	add	r3, pc, #416	@ (adr r3, 8007360 <_dtoa_r+0x2b8>)
 80071be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071c2:	f7f9 f86b 	bl	800029c <__adddf3>
 80071c6:	4604      	mov	r4, r0
 80071c8:	4630      	mov	r0, r6
 80071ca:	460d      	mov	r5, r1
 80071cc:	f7f9 f9b2 	bl	8000534 <__aeabi_i2d>
 80071d0:	a365      	add	r3, pc, #404	@ (adr r3, 8007368 <_dtoa_r+0x2c0>)
 80071d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071d6:	f7f9 fa17 	bl	8000608 <__aeabi_dmul>
 80071da:	4602      	mov	r2, r0
 80071dc:	460b      	mov	r3, r1
 80071de:	4620      	mov	r0, r4
 80071e0:	4629      	mov	r1, r5
 80071e2:	f7f9 f85b 	bl	800029c <__adddf3>
 80071e6:	4604      	mov	r4, r0
 80071e8:	460d      	mov	r5, r1
 80071ea:	f7f9 fcbd 	bl	8000b68 <__aeabi_d2iz>
 80071ee:	2200      	movs	r2, #0
 80071f0:	4607      	mov	r7, r0
 80071f2:	2300      	movs	r3, #0
 80071f4:	4620      	mov	r0, r4
 80071f6:	4629      	mov	r1, r5
 80071f8:	f7f9 fc78 	bl	8000aec <__aeabi_dcmplt>
 80071fc:	b140      	cbz	r0, 8007210 <_dtoa_r+0x168>
 80071fe:	4638      	mov	r0, r7
 8007200:	f7f9 f998 	bl	8000534 <__aeabi_i2d>
 8007204:	4622      	mov	r2, r4
 8007206:	462b      	mov	r3, r5
 8007208:	f7f9 fc66 	bl	8000ad8 <__aeabi_dcmpeq>
 800720c:	b900      	cbnz	r0, 8007210 <_dtoa_r+0x168>
 800720e:	3f01      	subs	r7, #1
 8007210:	2f16      	cmp	r7, #22
 8007212:	d851      	bhi.n	80072b8 <_dtoa_r+0x210>
 8007214:	4b5b      	ldr	r3, [pc, #364]	@ (8007384 <_dtoa_r+0x2dc>)
 8007216:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800721a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800721e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007222:	f7f9 fc63 	bl	8000aec <__aeabi_dcmplt>
 8007226:	2800      	cmp	r0, #0
 8007228:	d048      	beq.n	80072bc <_dtoa_r+0x214>
 800722a:	3f01      	subs	r7, #1
 800722c:	2300      	movs	r3, #0
 800722e:	9312      	str	r3, [sp, #72]	@ 0x48
 8007230:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8007232:	1b9b      	subs	r3, r3, r6
 8007234:	1e5a      	subs	r2, r3, #1
 8007236:	bf44      	itt	mi
 8007238:	f1c3 0801 	rsbmi	r8, r3, #1
 800723c:	2300      	movmi	r3, #0
 800723e:	9208      	str	r2, [sp, #32]
 8007240:	bf54      	ite	pl
 8007242:	f04f 0800 	movpl.w	r8, #0
 8007246:	9308      	strmi	r3, [sp, #32]
 8007248:	2f00      	cmp	r7, #0
 800724a:	db39      	blt.n	80072c0 <_dtoa_r+0x218>
 800724c:	9b08      	ldr	r3, [sp, #32]
 800724e:	970f      	str	r7, [sp, #60]	@ 0x3c
 8007250:	443b      	add	r3, r7
 8007252:	9308      	str	r3, [sp, #32]
 8007254:	2300      	movs	r3, #0
 8007256:	930a      	str	r3, [sp, #40]	@ 0x28
 8007258:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800725a:	2b09      	cmp	r3, #9
 800725c:	d864      	bhi.n	8007328 <_dtoa_r+0x280>
 800725e:	2b05      	cmp	r3, #5
 8007260:	bfc4      	itt	gt
 8007262:	3b04      	subgt	r3, #4
 8007264:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8007266:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007268:	f1a3 0302 	sub.w	r3, r3, #2
 800726c:	bfcc      	ite	gt
 800726e:	2400      	movgt	r4, #0
 8007270:	2401      	movle	r4, #1
 8007272:	2b03      	cmp	r3, #3
 8007274:	d863      	bhi.n	800733e <_dtoa_r+0x296>
 8007276:	e8df f003 	tbb	[pc, r3]
 800727a:	372a      	.short	0x372a
 800727c:	5535      	.short	0x5535
 800727e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8007282:	441e      	add	r6, r3
 8007284:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8007288:	2b20      	cmp	r3, #32
 800728a:	bfc1      	itttt	gt
 800728c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8007290:	409f      	lslgt	r7, r3
 8007292:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8007296:	fa24 f303 	lsrgt.w	r3, r4, r3
 800729a:	bfd6      	itet	le
 800729c:	f1c3 0320 	rsble	r3, r3, #32
 80072a0:	ea47 0003 	orrgt.w	r0, r7, r3
 80072a4:	fa04 f003 	lslle.w	r0, r4, r3
 80072a8:	f7f9 f934 	bl	8000514 <__aeabi_ui2d>
 80072ac:	2201      	movs	r2, #1
 80072ae:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80072b2:	3e01      	subs	r6, #1
 80072b4:	9214      	str	r2, [sp, #80]	@ 0x50
 80072b6:	e777      	b.n	80071a8 <_dtoa_r+0x100>
 80072b8:	2301      	movs	r3, #1
 80072ba:	e7b8      	b.n	800722e <_dtoa_r+0x186>
 80072bc:	9012      	str	r0, [sp, #72]	@ 0x48
 80072be:	e7b7      	b.n	8007230 <_dtoa_r+0x188>
 80072c0:	427b      	negs	r3, r7
 80072c2:	930a      	str	r3, [sp, #40]	@ 0x28
 80072c4:	2300      	movs	r3, #0
 80072c6:	eba8 0807 	sub.w	r8, r8, r7
 80072ca:	930f      	str	r3, [sp, #60]	@ 0x3c
 80072cc:	e7c4      	b.n	8007258 <_dtoa_r+0x1b0>
 80072ce:	2300      	movs	r3, #0
 80072d0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80072d2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80072d4:	2b00      	cmp	r3, #0
 80072d6:	dc35      	bgt.n	8007344 <_dtoa_r+0x29c>
 80072d8:	2301      	movs	r3, #1
 80072da:	9300      	str	r3, [sp, #0]
 80072dc:	9307      	str	r3, [sp, #28]
 80072de:	461a      	mov	r2, r3
 80072e0:	920e      	str	r2, [sp, #56]	@ 0x38
 80072e2:	e00b      	b.n	80072fc <_dtoa_r+0x254>
 80072e4:	2301      	movs	r3, #1
 80072e6:	e7f3      	b.n	80072d0 <_dtoa_r+0x228>
 80072e8:	2300      	movs	r3, #0
 80072ea:	930b      	str	r3, [sp, #44]	@ 0x2c
 80072ec:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80072ee:	18fb      	adds	r3, r7, r3
 80072f0:	9300      	str	r3, [sp, #0]
 80072f2:	3301      	adds	r3, #1
 80072f4:	2b01      	cmp	r3, #1
 80072f6:	9307      	str	r3, [sp, #28]
 80072f8:	bfb8      	it	lt
 80072fa:	2301      	movlt	r3, #1
 80072fc:	f8db 001c 	ldr.w	r0, [fp, #28]
 8007300:	2100      	movs	r1, #0
 8007302:	2204      	movs	r2, #4
 8007304:	f102 0514 	add.w	r5, r2, #20
 8007308:	429d      	cmp	r5, r3
 800730a:	d91f      	bls.n	800734c <_dtoa_r+0x2a4>
 800730c:	6041      	str	r1, [r0, #4]
 800730e:	4658      	mov	r0, fp
 8007310:	f000 fd8e 	bl	8007e30 <_Balloc>
 8007314:	4682      	mov	sl, r0
 8007316:	2800      	cmp	r0, #0
 8007318:	d13c      	bne.n	8007394 <_dtoa_r+0x2ec>
 800731a:	4b1b      	ldr	r3, [pc, #108]	@ (8007388 <_dtoa_r+0x2e0>)
 800731c:	4602      	mov	r2, r0
 800731e:	f240 11af 	movw	r1, #431	@ 0x1af
 8007322:	e6d8      	b.n	80070d6 <_dtoa_r+0x2e>
 8007324:	2301      	movs	r3, #1
 8007326:	e7e0      	b.n	80072ea <_dtoa_r+0x242>
 8007328:	2401      	movs	r4, #1
 800732a:	2300      	movs	r3, #0
 800732c:	9309      	str	r3, [sp, #36]	@ 0x24
 800732e:	940b      	str	r4, [sp, #44]	@ 0x2c
 8007330:	f04f 33ff 	mov.w	r3, #4294967295
 8007334:	9300      	str	r3, [sp, #0]
 8007336:	9307      	str	r3, [sp, #28]
 8007338:	2200      	movs	r2, #0
 800733a:	2312      	movs	r3, #18
 800733c:	e7d0      	b.n	80072e0 <_dtoa_r+0x238>
 800733e:	2301      	movs	r3, #1
 8007340:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007342:	e7f5      	b.n	8007330 <_dtoa_r+0x288>
 8007344:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007346:	9300      	str	r3, [sp, #0]
 8007348:	9307      	str	r3, [sp, #28]
 800734a:	e7d7      	b.n	80072fc <_dtoa_r+0x254>
 800734c:	3101      	adds	r1, #1
 800734e:	0052      	lsls	r2, r2, #1
 8007350:	e7d8      	b.n	8007304 <_dtoa_r+0x25c>
 8007352:	bf00      	nop
 8007354:	f3af 8000 	nop.w
 8007358:	636f4361 	.word	0x636f4361
 800735c:	3fd287a7 	.word	0x3fd287a7
 8007360:	8b60c8b3 	.word	0x8b60c8b3
 8007364:	3fc68a28 	.word	0x3fc68a28
 8007368:	509f79fb 	.word	0x509f79fb
 800736c:	3fd34413 	.word	0x3fd34413
 8007370:	080090b9 	.word	0x080090b9
 8007374:	080090d0 	.word	0x080090d0
 8007378:	7ff00000 	.word	0x7ff00000
 800737c:	08009089 	.word	0x08009089
 8007380:	3ff80000 	.word	0x3ff80000
 8007384:	080091c8 	.word	0x080091c8
 8007388:	08009128 	.word	0x08009128
 800738c:	080090b5 	.word	0x080090b5
 8007390:	08009088 	.word	0x08009088
 8007394:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007398:	6018      	str	r0, [r3, #0]
 800739a:	9b07      	ldr	r3, [sp, #28]
 800739c:	2b0e      	cmp	r3, #14
 800739e:	f200 80a4 	bhi.w	80074ea <_dtoa_r+0x442>
 80073a2:	2c00      	cmp	r4, #0
 80073a4:	f000 80a1 	beq.w	80074ea <_dtoa_r+0x442>
 80073a8:	2f00      	cmp	r7, #0
 80073aa:	dd33      	ble.n	8007414 <_dtoa_r+0x36c>
 80073ac:	4bad      	ldr	r3, [pc, #692]	@ (8007664 <_dtoa_r+0x5bc>)
 80073ae:	f007 020f 	and.w	r2, r7, #15
 80073b2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80073b6:	ed93 7b00 	vldr	d7, [r3]
 80073ba:	05f8      	lsls	r0, r7, #23
 80073bc:	ed8d 7b04 	vstr	d7, [sp, #16]
 80073c0:	ea4f 1427 	mov.w	r4, r7, asr #4
 80073c4:	d516      	bpl.n	80073f4 <_dtoa_r+0x34c>
 80073c6:	4ba8      	ldr	r3, [pc, #672]	@ (8007668 <_dtoa_r+0x5c0>)
 80073c8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80073cc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80073d0:	f7f9 fa44 	bl	800085c <__aeabi_ddiv>
 80073d4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80073d8:	f004 040f 	and.w	r4, r4, #15
 80073dc:	2603      	movs	r6, #3
 80073de:	4da2      	ldr	r5, [pc, #648]	@ (8007668 <_dtoa_r+0x5c0>)
 80073e0:	b954      	cbnz	r4, 80073f8 <_dtoa_r+0x350>
 80073e2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80073e6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80073ea:	f7f9 fa37 	bl	800085c <__aeabi_ddiv>
 80073ee:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80073f2:	e028      	b.n	8007446 <_dtoa_r+0x39e>
 80073f4:	2602      	movs	r6, #2
 80073f6:	e7f2      	b.n	80073de <_dtoa_r+0x336>
 80073f8:	07e1      	lsls	r1, r4, #31
 80073fa:	d508      	bpl.n	800740e <_dtoa_r+0x366>
 80073fc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007400:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007404:	f7f9 f900 	bl	8000608 <__aeabi_dmul>
 8007408:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800740c:	3601      	adds	r6, #1
 800740e:	1064      	asrs	r4, r4, #1
 8007410:	3508      	adds	r5, #8
 8007412:	e7e5      	b.n	80073e0 <_dtoa_r+0x338>
 8007414:	f000 80d2 	beq.w	80075bc <_dtoa_r+0x514>
 8007418:	427c      	negs	r4, r7
 800741a:	4b92      	ldr	r3, [pc, #584]	@ (8007664 <_dtoa_r+0x5bc>)
 800741c:	4d92      	ldr	r5, [pc, #584]	@ (8007668 <_dtoa_r+0x5c0>)
 800741e:	f004 020f 	and.w	r2, r4, #15
 8007422:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007426:	e9d3 2300 	ldrd	r2, r3, [r3]
 800742a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800742e:	f7f9 f8eb 	bl	8000608 <__aeabi_dmul>
 8007432:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007436:	1124      	asrs	r4, r4, #4
 8007438:	2300      	movs	r3, #0
 800743a:	2602      	movs	r6, #2
 800743c:	2c00      	cmp	r4, #0
 800743e:	f040 80b2 	bne.w	80075a6 <_dtoa_r+0x4fe>
 8007442:	2b00      	cmp	r3, #0
 8007444:	d1d3      	bne.n	80073ee <_dtoa_r+0x346>
 8007446:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007448:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800744c:	2b00      	cmp	r3, #0
 800744e:	f000 80b7 	beq.w	80075c0 <_dtoa_r+0x518>
 8007452:	4b86      	ldr	r3, [pc, #536]	@ (800766c <_dtoa_r+0x5c4>)
 8007454:	2200      	movs	r2, #0
 8007456:	4620      	mov	r0, r4
 8007458:	4629      	mov	r1, r5
 800745a:	f7f9 fb47 	bl	8000aec <__aeabi_dcmplt>
 800745e:	2800      	cmp	r0, #0
 8007460:	f000 80ae 	beq.w	80075c0 <_dtoa_r+0x518>
 8007464:	9b07      	ldr	r3, [sp, #28]
 8007466:	2b00      	cmp	r3, #0
 8007468:	f000 80aa 	beq.w	80075c0 <_dtoa_r+0x518>
 800746c:	9b00      	ldr	r3, [sp, #0]
 800746e:	2b00      	cmp	r3, #0
 8007470:	dd37      	ble.n	80074e2 <_dtoa_r+0x43a>
 8007472:	1e7b      	subs	r3, r7, #1
 8007474:	9304      	str	r3, [sp, #16]
 8007476:	4620      	mov	r0, r4
 8007478:	4b7d      	ldr	r3, [pc, #500]	@ (8007670 <_dtoa_r+0x5c8>)
 800747a:	2200      	movs	r2, #0
 800747c:	4629      	mov	r1, r5
 800747e:	f7f9 f8c3 	bl	8000608 <__aeabi_dmul>
 8007482:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007486:	9c00      	ldr	r4, [sp, #0]
 8007488:	3601      	adds	r6, #1
 800748a:	4630      	mov	r0, r6
 800748c:	f7f9 f852 	bl	8000534 <__aeabi_i2d>
 8007490:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007494:	f7f9 f8b8 	bl	8000608 <__aeabi_dmul>
 8007498:	4b76      	ldr	r3, [pc, #472]	@ (8007674 <_dtoa_r+0x5cc>)
 800749a:	2200      	movs	r2, #0
 800749c:	f7f8 fefe 	bl	800029c <__adddf3>
 80074a0:	4605      	mov	r5, r0
 80074a2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80074a6:	2c00      	cmp	r4, #0
 80074a8:	f040 808d 	bne.w	80075c6 <_dtoa_r+0x51e>
 80074ac:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80074b0:	4b71      	ldr	r3, [pc, #452]	@ (8007678 <_dtoa_r+0x5d0>)
 80074b2:	2200      	movs	r2, #0
 80074b4:	f7f8 fef0 	bl	8000298 <__aeabi_dsub>
 80074b8:	4602      	mov	r2, r0
 80074ba:	460b      	mov	r3, r1
 80074bc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80074c0:	462a      	mov	r2, r5
 80074c2:	4633      	mov	r3, r6
 80074c4:	f7f9 fb30 	bl	8000b28 <__aeabi_dcmpgt>
 80074c8:	2800      	cmp	r0, #0
 80074ca:	f040 828b 	bne.w	80079e4 <_dtoa_r+0x93c>
 80074ce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80074d2:	462a      	mov	r2, r5
 80074d4:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80074d8:	f7f9 fb08 	bl	8000aec <__aeabi_dcmplt>
 80074dc:	2800      	cmp	r0, #0
 80074de:	f040 8128 	bne.w	8007732 <_dtoa_r+0x68a>
 80074e2:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 80074e6:	e9cd 3402 	strd	r3, r4, [sp, #8]
 80074ea:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80074ec:	2b00      	cmp	r3, #0
 80074ee:	f2c0 815a 	blt.w	80077a6 <_dtoa_r+0x6fe>
 80074f2:	2f0e      	cmp	r7, #14
 80074f4:	f300 8157 	bgt.w	80077a6 <_dtoa_r+0x6fe>
 80074f8:	4b5a      	ldr	r3, [pc, #360]	@ (8007664 <_dtoa_r+0x5bc>)
 80074fa:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80074fe:	ed93 7b00 	vldr	d7, [r3]
 8007502:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007504:	2b00      	cmp	r3, #0
 8007506:	ed8d 7b00 	vstr	d7, [sp]
 800750a:	da03      	bge.n	8007514 <_dtoa_r+0x46c>
 800750c:	9b07      	ldr	r3, [sp, #28]
 800750e:	2b00      	cmp	r3, #0
 8007510:	f340 8101 	ble.w	8007716 <_dtoa_r+0x66e>
 8007514:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8007518:	4656      	mov	r6, sl
 800751a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800751e:	4620      	mov	r0, r4
 8007520:	4629      	mov	r1, r5
 8007522:	f7f9 f99b 	bl	800085c <__aeabi_ddiv>
 8007526:	f7f9 fb1f 	bl	8000b68 <__aeabi_d2iz>
 800752a:	4680      	mov	r8, r0
 800752c:	f7f9 f802 	bl	8000534 <__aeabi_i2d>
 8007530:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007534:	f7f9 f868 	bl	8000608 <__aeabi_dmul>
 8007538:	4602      	mov	r2, r0
 800753a:	460b      	mov	r3, r1
 800753c:	4620      	mov	r0, r4
 800753e:	4629      	mov	r1, r5
 8007540:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8007544:	f7f8 fea8 	bl	8000298 <__aeabi_dsub>
 8007548:	f806 4b01 	strb.w	r4, [r6], #1
 800754c:	9d07      	ldr	r5, [sp, #28]
 800754e:	eba6 040a 	sub.w	r4, r6, sl
 8007552:	42a5      	cmp	r5, r4
 8007554:	4602      	mov	r2, r0
 8007556:	460b      	mov	r3, r1
 8007558:	f040 8117 	bne.w	800778a <_dtoa_r+0x6e2>
 800755c:	f7f8 fe9e 	bl	800029c <__adddf3>
 8007560:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007564:	4604      	mov	r4, r0
 8007566:	460d      	mov	r5, r1
 8007568:	f7f9 fade 	bl	8000b28 <__aeabi_dcmpgt>
 800756c:	2800      	cmp	r0, #0
 800756e:	f040 80f9 	bne.w	8007764 <_dtoa_r+0x6bc>
 8007572:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007576:	4620      	mov	r0, r4
 8007578:	4629      	mov	r1, r5
 800757a:	f7f9 faad 	bl	8000ad8 <__aeabi_dcmpeq>
 800757e:	b118      	cbz	r0, 8007588 <_dtoa_r+0x4e0>
 8007580:	f018 0f01 	tst.w	r8, #1
 8007584:	f040 80ee 	bne.w	8007764 <_dtoa_r+0x6bc>
 8007588:	4649      	mov	r1, r9
 800758a:	4658      	mov	r0, fp
 800758c:	f000 fc90 	bl	8007eb0 <_Bfree>
 8007590:	2300      	movs	r3, #0
 8007592:	7033      	strb	r3, [r6, #0]
 8007594:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8007596:	3701      	adds	r7, #1
 8007598:	601f      	str	r7, [r3, #0]
 800759a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800759c:	2b00      	cmp	r3, #0
 800759e:	f000 831d 	beq.w	8007bdc <_dtoa_r+0xb34>
 80075a2:	601e      	str	r6, [r3, #0]
 80075a4:	e31a      	b.n	8007bdc <_dtoa_r+0xb34>
 80075a6:	07e2      	lsls	r2, r4, #31
 80075a8:	d505      	bpl.n	80075b6 <_dtoa_r+0x50e>
 80075aa:	e9d5 2300 	ldrd	r2, r3, [r5]
 80075ae:	f7f9 f82b 	bl	8000608 <__aeabi_dmul>
 80075b2:	3601      	adds	r6, #1
 80075b4:	2301      	movs	r3, #1
 80075b6:	1064      	asrs	r4, r4, #1
 80075b8:	3508      	adds	r5, #8
 80075ba:	e73f      	b.n	800743c <_dtoa_r+0x394>
 80075bc:	2602      	movs	r6, #2
 80075be:	e742      	b.n	8007446 <_dtoa_r+0x39e>
 80075c0:	9c07      	ldr	r4, [sp, #28]
 80075c2:	9704      	str	r7, [sp, #16]
 80075c4:	e761      	b.n	800748a <_dtoa_r+0x3e2>
 80075c6:	4b27      	ldr	r3, [pc, #156]	@ (8007664 <_dtoa_r+0x5bc>)
 80075c8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80075ca:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80075ce:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80075d2:	4454      	add	r4, sl
 80075d4:	2900      	cmp	r1, #0
 80075d6:	d053      	beq.n	8007680 <_dtoa_r+0x5d8>
 80075d8:	4928      	ldr	r1, [pc, #160]	@ (800767c <_dtoa_r+0x5d4>)
 80075da:	2000      	movs	r0, #0
 80075dc:	f7f9 f93e 	bl	800085c <__aeabi_ddiv>
 80075e0:	4633      	mov	r3, r6
 80075e2:	462a      	mov	r2, r5
 80075e4:	f7f8 fe58 	bl	8000298 <__aeabi_dsub>
 80075e8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80075ec:	4656      	mov	r6, sl
 80075ee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80075f2:	f7f9 fab9 	bl	8000b68 <__aeabi_d2iz>
 80075f6:	4605      	mov	r5, r0
 80075f8:	f7f8 ff9c 	bl	8000534 <__aeabi_i2d>
 80075fc:	4602      	mov	r2, r0
 80075fe:	460b      	mov	r3, r1
 8007600:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007604:	f7f8 fe48 	bl	8000298 <__aeabi_dsub>
 8007608:	3530      	adds	r5, #48	@ 0x30
 800760a:	4602      	mov	r2, r0
 800760c:	460b      	mov	r3, r1
 800760e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007612:	f806 5b01 	strb.w	r5, [r6], #1
 8007616:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800761a:	f7f9 fa67 	bl	8000aec <__aeabi_dcmplt>
 800761e:	2800      	cmp	r0, #0
 8007620:	d171      	bne.n	8007706 <_dtoa_r+0x65e>
 8007622:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007626:	4911      	ldr	r1, [pc, #68]	@ (800766c <_dtoa_r+0x5c4>)
 8007628:	2000      	movs	r0, #0
 800762a:	f7f8 fe35 	bl	8000298 <__aeabi_dsub>
 800762e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007632:	f7f9 fa5b 	bl	8000aec <__aeabi_dcmplt>
 8007636:	2800      	cmp	r0, #0
 8007638:	f040 8095 	bne.w	8007766 <_dtoa_r+0x6be>
 800763c:	42a6      	cmp	r6, r4
 800763e:	f43f af50 	beq.w	80074e2 <_dtoa_r+0x43a>
 8007642:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007646:	4b0a      	ldr	r3, [pc, #40]	@ (8007670 <_dtoa_r+0x5c8>)
 8007648:	2200      	movs	r2, #0
 800764a:	f7f8 ffdd 	bl	8000608 <__aeabi_dmul>
 800764e:	4b08      	ldr	r3, [pc, #32]	@ (8007670 <_dtoa_r+0x5c8>)
 8007650:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007654:	2200      	movs	r2, #0
 8007656:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800765a:	f7f8 ffd5 	bl	8000608 <__aeabi_dmul>
 800765e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007662:	e7c4      	b.n	80075ee <_dtoa_r+0x546>
 8007664:	080091c8 	.word	0x080091c8
 8007668:	080091a0 	.word	0x080091a0
 800766c:	3ff00000 	.word	0x3ff00000
 8007670:	40240000 	.word	0x40240000
 8007674:	401c0000 	.word	0x401c0000
 8007678:	40140000 	.word	0x40140000
 800767c:	3fe00000 	.word	0x3fe00000
 8007680:	4631      	mov	r1, r6
 8007682:	4628      	mov	r0, r5
 8007684:	f7f8 ffc0 	bl	8000608 <__aeabi_dmul>
 8007688:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800768c:	9415      	str	r4, [sp, #84]	@ 0x54
 800768e:	4656      	mov	r6, sl
 8007690:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007694:	f7f9 fa68 	bl	8000b68 <__aeabi_d2iz>
 8007698:	4605      	mov	r5, r0
 800769a:	f7f8 ff4b 	bl	8000534 <__aeabi_i2d>
 800769e:	4602      	mov	r2, r0
 80076a0:	460b      	mov	r3, r1
 80076a2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80076a6:	f7f8 fdf7 	bl	8000298 <__aeabi_dsub>
 80076aa:	3530      	adds	r5, #48	@ 0x30
 80076ac:	f806 5b01 	strb.w	r5, [r6], #1
 80076b0:	4602      	mov	r2, r0
 80076b2:	460b      	mov	r3, r1
 80076b4:	42a6      	cmp	r6, r4
 80076b6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80076ba:	f04f 0200 	mov.w	r2, #0
 80076be:	d124      	bne.n	800770a <_dtoa_r+0x662>
 80076c0:	4bac      	ldr	r3, [pc, #688]	@ (8007974 <_dtoa_r+0x8cc>)
 80076c2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80076c6:	f7f8 fde9 	bl	800029c <__adddf3>
 80076ca:	4602      	mov	r2, r0
 80076cc:	460b      	mov	r3, r1
 80076ce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80076d2:	f7f9 fa29 	bl	8000b28 <__aeabi_dcmpgt>
 80076d6:	2800      	cmp	r0, #0
 80076d8:	d145      	bne.n	8007766 <_dtoa_r+0x6be>
 80076da:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80076de:	49a5      	ldr	r1, [pc, #660]	@ (8007974 <_dtoa_r+0x8cc>)
 80076e0:	2000      	movs	r0, #0
 80076e2:	f7f8 fdd9 	bl	8000298 <__aeabi_dsub>
 80076e6:	4602      	mov	r2, r0
 80076e8:	460b      	mov	r3, r1
 80076ea:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80076ee:	f7f9 f9fd 	bl	8000aec <__aeabi_dcmplt>
 80076f2:	2800      	cmp	r0, #0
 80076f4:	f43f aef5 	beq.w	80074e2 <_dtoa_r+0x43a>
 80076f8:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 80076fa:	1e73      	subs	r3, r6, #1
 80076fc:	9315      	str	r3, [sp, #84]	@ 0x54
 80076fe:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007702:	2b30      	cmp	r3, #48	@ 0x30
 8007704:	d0f8      	beq.n	80076f8 <_dtoa_r+0x650>
 8007706:	9f04      	ldr	r7, [sp, #16]
 8007708:	e73e      	b.n	8007588 <_dtoa_r+0x4e0>
 800770a:	4b9b      	ldr	r3, [pc, #620]	@ (8007978 <_dtoa_r+0x8d0>)
 800770c:	f7f8 ff7c 	bl	8000608 <__aeabi_dmul>
 8007710:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007714:	e7bc      	b.n	8007690 <_dtoa_r+0x5e8>
 8007716:	d10c      	bne.n	8007732 <_dtoa_r+0x68a>
 8007718:	4b98      	ldr	r3, [pc, #608]	@ (800797c <_dtoa_r+0x8d4>)
 800771a:	2200      	movs	r2, #0
 800771c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007720:	f7f8 ff72 	bl	8000608 <__aeabi_dmul>
 8007724:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007728:	f7f9 f9f4 	bl	8000b14 <__aeabi_dcmpge>
 800772c:	2800      	cmp	r0, #0
 800772e:	f000 8157 	beq.w	80079e0 <_dtoa_r+0x938>
 8007732:	2400      	movs	r4, #0
 8007734:	4625      	mov	r5, r4
 8007736:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007738:	43db      	mvns	r3, r3
 800773a:	9304      	str	r3, [sp, #16]
 800773c:	4656      	mov	r6, sl
 800773e:	2700      	movs	r7, #0
 8007740:	4621      	mov	r1, r4
 8007742:	4658      	mov	r0, fp
 8007744:	f000 fbb4 	bl	8007eb0 <_Bfree>
 8007748:	2d00      	cmp	r5, #0
 800774a:	d0dc      	beq.n	8007706 <_dtoa_r+0x65e>
 800774c:	b12f      	cbz	r7, 800775a <_dtoa_r+0x6b2>
 800774e:	42af      	cmp	r7, r5
 8007750:	d003      	beq.n	800775a <_dtoa_r+0x6b2>
 8007752:	4639      	mov	r1, r7
 8007754:	4658      	mov	r0, fp
 8007756:	f000 fbab 	bl	8007eb0 <_Bfree>
 800775a:	4629      	mov	r1, r5
 800775c:	4658      	mov	r0, fp
 800775e:	f000 fba7 	bl	8007eb0 <_Bfree>
 8007762:	e7d0      	b.n	8007706 <_dtoa_r+0x65e>
 8007764:	9704      	str	r7, [sp, #16]
 8007766:	4633      	mov	r3, r6
 8007768:	461e      	mov	r6, r3
 800776a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800776e:	2a39      	cmp	r2, #57	@ 0x39
 8007770:	d107      	bne.n	8007782 <_dtoa_r+0x6da>
 8007772:	459a      	cmp	sl, r3
 8007774:	d1f8      	bne.n	8007768 <_dtoa_r+0x6c0>
 8007776:	9a04      	ldr	r2, [sp, #16]
 8007778:	3201      	adds	r2, #1
 800777a:	9204      	str	r2, [sp, #16]
 800777c:	2230      	movs	r2, #48	@ 0x30
 800777e:	f88a 2000 	strb.w	r2, [sl]
 8007782:	781a      	ldrb	r2, [r3, #0]
 8007784:	3201      	adds	r2, #1
 8007786:	701a      	strb	r2, [r3, #0]
 8007788:	e7bd      	b.n	8007706 <_dtoa_r+0x65e>
 800778a:	4b7b      	ldr	r3, [pc, #492]	@ (8007978 <_dtoa_r+0x8d0>)
 800778c:	2200      	movs	r2, #0
 800778e:	f7f8 ff3b 	bl	8000608 <__aeabi_dmul>
 8007792:	2200      	movs	r2, #0
 8007794:	2300      	movs	r3, #0
 8007796:	4604      	mov	r4, r0
 8007798:	460d      	mov	r5, r1
 800779a:	f7f9 f99d 	bl	8000ad8 <__aeabi_dcmpeq>
 800779e:	2800      	cmp	r0, #0
 80077a0:	f43f aebb 	beq.w	800751a <_dtoa_r+0x472>
 80077a4:	e6f0      	b.n	8007588 <_dtoa_r+0x4e0>
 80077a6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80077a8:	2a00      	cmp	r2, #0
 80077aa:	f000 80db 	beq.w	8007964 <_dtoa_r+0x8bc>
 80077ae:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80077b0:	2a01      	cmp	r2, #1
 80077b2:	f300 80bf 	bgt.w	8007934 <_dtoa_r+0x88c>
 80077b6:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 80077b8:	2a00      	cmp	r2, #0
 80077ba:	f000 80b7 	beq.w	800792c <_dtoa_r+0x884>
 80077be:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80077c2:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80077c4:	4646      	mov	r6, r8
 80077c6:	9a08      	ldr	r2, [sp, #32]
 80077c8:	2101      	movs	r1, #1
 80077ca:	441a      	add	r2, r3
 80077cc:	4658      	mov	r0, fp
 80077ce:	4498      	add	r8, r3
 80077d0:	9208      	str	r2, [sp, #32]
 80077d2:	f000 fc21 	bl	8008018 <__i2b>
 80077d6:	4605      	mov	r5, r0
 80077d8:	b15e      	cbz	r6, 80077f2 <_dtoa_r+0x74a>
 80077da:	9b08      	ldr	r3, [sp, #32]
 80077dc:	2b00      	cmp	r3, #0
 80077de:	dd08      	ble.n	80077f2 <_dtoa_r+0x74a>
 80077e0:	42b3      	cmp	r3, r6
 80077e2:	9a08      	ldr	r2, [sp, #32]
 80077e4:	bfa8      	it	ge
 80077e6:	4633      	movge	r3, r6
 80077e8:	eba8 0803 	sub.w	r8, r8, r3
 80077ec:	1af6      	subs	r6, r6, r3
 80077ee:	1ad3      	subs	r3, r2, r3
 80077f0:	9308      	str	r3, [sp, #32]
 80077f2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80077f4:	b1f3      	cbz	r3, 8007834 <_dtoa_r+0x78c>
 80077f6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80077f8:	2b00      	cmp	r3, #0
 80077fa:	f000 80b7 	beq.w	800796c <_dtoa_r+0x8c4>
 80077fe:	b18c      	cbz	r4, 8007824 <_dtoa_r+0x77c>
 8007800:	4629      	mov	r1, r5
 8007802:	4622      	mov	r2, r4
 8007804:	4658      	mov	r0, fp
 8007806:	f000 fcc7 	bl	8008198 <__pow5mult>
 800780a:	464a      	mov	r2, r9
 800780c:	4601      	mov	r1, r0
 800780e:	4605      	mov	r5, r0
 8007810:	4658      	mov	r0, fp
 8007812:	f000 fc17 	bl	8008044 <__multiply>
 8007816:	4649      	mov	r1, r9
 8007818:	9004      	str	r0, [sp, #16]
 800781a:	4658      	mov	r0, fp
 800781c:	f000 fb48 	bl	8007eb0 <_Bfree>
 8007820:	9b04      	ldr	r3, [sp, #16]
 8007822:	4699      	mov	r9, r3
 8007824:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007826:	1b1a      	subs	r2, r3, r4
 8007828:	d004      	beq.n	8007834 <_dtoa_r+0x78c>
 800782a:	4649      	mov	r1, r9
 800782c:	4658      	mov	r0, fp
 800782e:	f000 fcb3 	bl	8008198 <__pow5mult>
 8007832:	4681      	mov	r9, r0
 8007834:	2101      	movs	r1, #1
 8007836:	4658      	mov	r0, fp
 8007838:	f000 fbee 	bl	8008018 <__i2b>
 800783c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800783e:	4604      	mov	r4, r0
 8007840:	2b00      	cmp	r3, #0
 8007842:	f000 81cf 	beq.w	8007be4 <_dtoa_r+0xb3c>
 8007846:	461a      	mov	r2, r3
 8007848:	4601      	mov	r1, r0
 800784a:	4658      	mov	r0, fp
 800784c:	f000 fca4 	bl	8008198 <__pow5mult>
 8007850:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007852:	2b01      	cmp	r3, #1
 8007854:	4604      	mov	r4, r0
 8007856:	f300 8095 	bgt.w	8007984 <_dtoa_r+0x8dc>
 800785a:	9b02      	ldr	r3, [sp, #8]
 800785c:	2b00      	cmp	r3, #0
 800785e:	f040 8087 	bne.w	8007970 <_dtoa_r+0x8c8>
 8007862:	9b03      	ldr	r3, [sp, #12]
 8007864:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007868:	2b00      	cmp	r3, #0
 800786a:	f040 8089 	bne.w	8007980 <_dtoa_r+0x8d8>
 800786e:	9b03      	ldr	r3, [sp, #12]
 8007870:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007874:	0d1b      	lsrs	r3, r3, #20
 8007876:	051b      	lsls	r3, r3, #20
 8007878:	b12b      	cbz	r3, 8007886 <_dtoa_r+0x7de>
 800787a:	9b08      	ldr	r3, [sp, #32]
 800787c:	3301      	adds	r3, #1
 800787e:	9308      	str	r3, [sp, #32]
 8007880:	f108 0801 	add.w	r8, r8, #1
 8007884:	2301      	movs	r3, #1
 8007886:	930a      	str	r3, [sp, #40]	@ 0x28
 8007888:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800788a:	2b00      	cmp	r3, #0
 800788c:	f000 81b0 	beq.w	8007bf0 <_dtoa_r+0xb48>
 8007890:	6923      	ldr	r3, [r4, #16]
 8007892:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007896:	6918      	ldr	r0, [r3, #16]
 8007898:	f000 fb72 	bl	8007f80 <__hi0bits>
 800789c:	f1c0 0020 	rsb	r0, r0, #32
 80078a0:	9b08      	ldr	r3, [sp, #32]
 80078a2:	4418      	add	r0, r3
 80078a4:	f010 001f 	ands.w	r0, r0, #31
 80078a8:	d077      	beq.n	800799a <_dtoa_r+0x8f2>
 80078aa:	f1c0 0320 	rsb	r3, r0, #32
 80078ae:	2b04      	cmp	r3, #4
 80078b0:	dd6b      	ble.n	800798a <_dtoa_r+0x8e2>
 80078b2:	9b08      	ldr	r3, [sp, #32]
 80078b4:	f1c0 001c 	rsb	r0, r0, #28
 80078b8:	4403      	add	r3, r0
 80078ba:	4480      	add	r8, r0
 80078bc:	4406      	add	r6, r0
 80078be:	9308      	str	r3, [sp, #32]
 80078c0:	f1b8 0f00 	cmp.w	r8, #0
 80078c4:	dd05      	ble.n	80078d2 <_dtoa_r+0x82a>
 80078c6:	4649      	mov	r1, r9
 80078c8:	4642      	mov	r2, r8
 80078ca:	4658      	mov	r0, fp
 80078cc:	f000 fcbe 	bl	800824c <__lshift>
 80078d0:	4681      	mov	r9, r0
 80078d2:	9b08      	ldr	r3, [sp, #32]
 80078d4:	2b00      	cmp	r3, #0
 80078d6:	dd05      	ble.n	80078e4 <_dtoa_r+0x83c>
 80078d8:	4621      	mov	r1, r4
 80078da:	461a      	mov	r2, r3
 80078dc:	4658      	mov	r0, fp
 80078de:	f000 fcb5 	bl	800824c <__lshift>
 80078e2:	4604      	mov	r4, r0
 80078e4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	d059      	beq.n	800799e <_dtoa_r+0x8f6>
 80078ea:	4621      	mov	r1, r4
 80078ec:	4648      	mov	r0, r9
 80078ee:	f000 fd19 	bl	8008324 <__mcmp>
 80078f2:	2800      	cmp	r0, #0
 80078f4:	da53      	bge.n	800799e <_dtoa_r+0x8f6>
 80078f6:	1e7b      	subs	r3, r7, #1
 80078f8:	9304      	str	r3, [sp, #16]
 80078fa:	4649      	mov	r1, r9
 80078fc:	2300      	movs	r3, #0
 80078fe:	220a      	movs	r2, #10
 8007900:	4658      	mov	r0, fp
 8007902:	f000 faf7 	bl	8007ef4 <__multadd>
 8007906:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007908:	4681      	mov	r9, r0
 800790a:	2b00      	cmp	r3, #0
 800790c:	f000 8172 	beq.w	8007bf4 <_dtoa_r+0xb4c>
 8007910:	2300      	movs	r3, #0
 8007912:	4629      	mov	r1, r5
 8007914:	220a      	movs	r2, #10
 8007916:	4658      	mov	r0, fp
 8007918:	f000 faec 	bl	8007ef4 <__multadd>
 800791c:	9b00      	ldr	r3, [sp, #0]
 800791e:	2b00      	cmp	r3, #0
 8007920:	4605      	mov	r5, r0
 8007922:	dc67      	bgt.n	80079f4 <_dtoa_r+0x94c>
 8007924:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007926:	2b02      	cmp	r3, #2
 8007928:	dc41      	bgt.n	80079ae <_dtoa_r+0x906>
 800792a:	e063      	b.n	80079f4 <_dtoa_r+0x94c>
 800792c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800792e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8007932:	e746      	b.n	80077c2 <_dtoa_r+0x71a>
 8007934:	9b07      	ldr	r3, [sp, #28]
 8007936:	1e5c      	subs	r4, r3, #1
 8007938:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800793a:	42a3      	cmp	r3, r4
 800793c:	bfbf      	itttt	lt
 800793e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8007940:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8007942:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8007944:	1ae3      	sublt	r3, r4, r3
 8007946:	bfb4      	ite	lt
 8007948:	18d2      	addlt	r2, r2, r3
 800794a:	1b1c      	subge	r4, r3, r4
 800794c:	9b07      	ldr	r3, [sp, #28]
 800794e:	bfbc      	itt	lt
 8007950:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8007952:	2400      	movlt	r4, #0
 8007954:	2b00      	cmp	r3, #0
 8007956:	bfb5      	itete	lt
 8007958:	eba8 0603 	sublt.w	r6, r8, r3
 800795c:	9b07      	ldrge	r3, [sp, #28]
 800795e:	2300      	movlt	r3, #0
 8007960:	4646      	movge	r6, r8
 8007962:	e730      	b.n	80077c6 <_dtoa_r+0x71e>
 8007964:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007966:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8007968:	4646      	mov	r6, r8
 800796a:	e735      	b.n	80077d8 <_dtoa_r+0x730>
 800796c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800796e:	e75c      	b.n	800782a <_dtoa_r+0x782>
 8007970:	2300      	movs	r3, #0
 8007972:	e788      	b.n	8007886 <_dtoa_r+0x7de>
 8007974:	3fe00000 	.word	0x3fe00000
 8007978:	40240000 	.word	0x40240000
 800797c:	40140000 	.word	0x40140000
 8007980:	9b02      	ldr	r3, [sp, #8]
 8007982:	e780      	b.n	8007886 <_dtoa_r+0x7de>
 8007984:	2300      	movs	r3, #0
 8007986:	930a      	str	r3, [sp, #40]	@ 0x28
 8007988:	e782      	b.n	8007890 <_dtoa_r+0x7e8>
 800798a:	d099      	beq.n	80078c0 <_dtoa_r+0x818>
 800798c:	9a08      	ldr	r2, [sp, #32]
 800798e:	331c      	adds	r3, #28
 8007990:	441a      	add	r2, r3
 8007992:	4498      	add	r8, r3
 8007994:	441e      	add	r6, r3
 8007996:	9208      	str	r2, [sp, #32]
 8007998:	e792      	b.n	80078c0 <_dtoa_r+0x818>
 800799a:	4603      	mov	r3, r0
 800799c:	e7f6      	b.n	800798c <_dtoa_r+0x8e4>
 800799e:	9b07      	ldr	r3, [sp, #28]
 80079a0:	9704      	str	r7, [sp, #16]
 80079a2:	2b00      	cmp	r3, #0
 80079a4:	dc20      	bgt.n	80079e8 <_dtoa_r+0x940>
 80079a6:	9300      	str	r3, [sp, #0]
 80079a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80079aa:	2b02      	cmp	r3, #2
 80079ac:	dd1e      	ble.n	80079ec <_dtoa_r+0x944>
 80079ae:	9b00      	ldr	r3, [sp, #0]
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	f47f aec0 	bne.w	8007736 <_dtoa_r+0x68e>
 80079b6:	4621      	mov	r1, r4
 80079b8:	2205      	movs	r2, #5
 80079ba:	4658      	mov	r0, fp
 80079bc:	f000 fa9a 	bl	8007ef4 <__multadd>
 80079c0:	4601      	mov	r1, r0
 80079c2:	4604      	mov	r4, r0
 80079c4:	4648      	mov	r0, r9
 80079c6:	f000 fcad 	bl	8008324 <__mcmp>
 80079ca:	2800      	cmp	r0, #0
 80079cc:	f77f aeb3 	ble.w	8007736 <_dtoa_r+0x68e>
 80079d0:	4656      	mov	r6, sl
 80079d2:	2331      	movs	r3, #49	@ 0x31
 80079d4:	f806 3b01 	strb.w	r3, [r6], #1
 80079d8:	9b04      	ldr	r3, [sp, #16]
 80079da:	3301      	adds	r3, #1
 80079dc:	9304      	str	r3, [sp, #16]
 80079de:	e6ae      	b.n	800773e <_dtoa_r+0x696>
 80079e0:	9c07      	ldr	r4, [sp, #28]
 80079e2:	9704      	str	r7, [sp, #16]
 80079e4:	4625      	mov	r5, r4
 80079e6:	e7f3      	b.n	80079d0 <_dtoa_r+0x928>
 80079e8:	9b07      	ldr	r3, [sp, #28]
 80079ea:	9300      	str	r3, [sp, #0]
 80079ec:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80079ee:	2b00      	cmp	r3, #0
 80079f0:	f000 8104 	beq.w	8007bfc <_dtoa_r+0xb54>
 80079f4:	2e00      	cmp	r6, #0
 80079f6:	dd05      	ble.n	8007a04 <_dtoa_r+0x95c>
 80079f8:	4629      	mov	r1, r5
 80079fa:	4632      	mov	r2, r6
 80079fc:	4658      	mov	r0, fp
 80079fe:	f000 fc25 	bl	800824c <__lshift>
 8007a02:	4605      	mov	r5, r0
 8007a04:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007a06:	2b00      	cmp	r3, #0
 8007a08:	d05a      	beq.n	8007ac0 <_dtoa_r+0xa18>
 8007a0a:	6869      	ldr	r1, [r5, #4]
 8007a0c:	4658      	mov	r0, fp
 8007a0e:	f000 fa0f 	bl	8007e30 <_Balloc>
 8007a12:	4606      	mov	r6, r0
 8007a14:	b928      	cbnz	r0, 8007a22 <_dtoa_r+0x97a>
 8007a16:	4b84      	ldr	r3, [pc, #528]	@ (8007c28 <_dtoa_r+0xb80>)
 8007a18:	4602      	mov	r2, r0
 8007a1a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8007a1e:	f7ff bb5a 	b.w	80070d6 <_dtoa_r+0x2e>
 8007a22:	692a      	ldr	r2, [r5, #16]
 8007a24:	3202      	adds	r2, #2
 8007a26:	0092      	lsls	r2, r2, #2
 8007a28:	f105 010c 	add.w	r1, r5, #12
 8007a2c:	300c      	adds	r0, #12
 8007a2e:	f000 ffaf 	bl	8008990 <memcpy>
 8007a32:	2201      	movs	r2, #1
 8007a34:	4631      	mov	r1, r6
 8007a36:	4658      	mov	r0, fp
 8007a38:	f000 fc08 	bl	800824c <__lshift>
 8007a3c:	f10a 0301 	add.w	r3, sl, #1
 8007a40:	9307      	str	r3, [sp, #28]
 8007a42:	9b00      	ldr	r3, [sp, #0]
 8007a44:	4453      	add	r3, sl
 8007a46:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007a48:	9b02      	ldr	r3, [sp, #8]
 8007a4a:	f003 0301 	and.w	r3, r3, #1
 8007a4e:	462f      	mov	r7, r5
 8007a50:	930a      	str	r3, [sp, #40]	@ 0x28
 8007a52:	4605      	mov	r5, r0
 8007a54:	9b07      	ldr	r3, [sp, #28]
 8007a56:	4621      	mov	r1, r4
 8007a58:	3b01      	subs	r3, #1
 8007a5a:	4648      	mov	r0, r9
 8007a5c:	9300      	str	r3, [sp, #0]
 8007a5e:	f7ff fa98 	bl	8006f92 <quorem>
 8007a62:	4639      	mov	r1, r7
 8007a64:	9002      	str	r0, [sp, #8]
 8007a66:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8007a6a:	4648      	mov	r0, r9
 8007a6c:	f000 fc5a 	bl	8008324 <__mcmp>
 8007a70:	462a      	mov	r2, r5
 8007a72:	9008      	str	r0, [sp, #32]
 8007a74:	4621      	mov	r1, r4
 8007a76:	4658      	mov	r0, fp
 8007a78:	f000 fc70 	bl	800835c <__mdiff>
 8007a7c:	68c2      	ldr	r2, [r0, #12]
 8007a7e:	4606      	mov	r6, r0
 8007a80:	bb02      	cbnz	r2, 8007ac4 <_dtoa_r+0xa1c>
 8007a82:	4601      	mov	r1, r0
 8007a84:	4648      	mov	r0, r9
 8007a86:	f000 fc4d 	bl	8008324 <__mcmp>
 8007a8a:	4602      	mov	r2, r0
 8007a8c:	4631      	mov	r1, r6
 8007a8e:	4658      	mov	r0, fp
 8007a90:	920e      	str	r2, [sp, #56]	@ 0x38
 8007a92:	f000 fa0d 	bl	8007eb0 <_Bfree>
 8007a96:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007a98:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007a9a:	9e07      	ldr	r6, [sp, #28]
 8007a9c:	ea43 0102 	orr.w	r1, r3, r2
 8007aa0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007aa2:	4319      	orrs	r1, r3
 8007aa4:	d110      	bne.n	8007ac8 <_dtoa_r+0xa20>
 8007aa6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007aaa:	d029      	beq.n	8007b00 <_dtoa_r+0xa58>
 8007aac:	9b08      	ldr	r3, [sp, #32]
 8007aae:	2b00      	cmp	r3, #0
 8007ab0:	dd02      	ble.n	8007ab8 <_dtoa_r+0xa10>
 8007ab2:	9b02      	ldr	r3, [sp, #8]
 8007ab4:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8007ab8:	9b00      	ldr	r3, [sp, #0]
 8007aba:	f883 8000 	strb.w	r8, [r3]
 8007abe:	e63f      	b.n	8007740 <_dtoa_r+0x698>
 8007ac0:	4628      	mov	r0, r5
 8007ac2:	e7bb      	b.n	8007a3c <_dtoa_r+0x994>
 8007ac4:	2201      	movs	r2, #1
 8007ac6:	e7e1      	b.n	8007a8c <_dtoa_r+0x9e4>
 8007ac8:	9b08      	ldr	r3, [sp, #32]
 8007aca:	2b00      	cmp	r3, #0
 8007acc:	db04      	blt.n	8007ad8 <_dtoa_r+0xa30>
 8007ace:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007ad0:	430b      	orrs	r3, r1
 8007ad2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007ad4:	430b      	orrs	r3, r1
 8007ad6:	d120      	bne.n	8007b1a <_dtoa_r+0xa72>
 8007ad8:	2a00      	cmp	r2, #0
 8007ada:	dded      	ble.n	8007ab8 <_dtoa_r+0xa10>
 8007adc:	4649      	mov	r1, r9
 8007ade:	2201      	movs	r2, #1
 8007ae0:	4658      	mov	r0, fp
 8007ae2:	f000 fbb3 	bl	800824c <__lshift>
 8007ae6:	4621      	mov	r1, r4
 8007ae8:	4681      	mov	r9, r0
 8007aea:	f000 fc1b 	bl	8008324 <__mcmp>
 8007aee:	2800      	cmp	r0, #0
 8007af0:	dc03      	bgt.n	8007afa <_dtoa_r+0xa52>
 8007af2:	d1e1      	bne.n	8007ab8 <_dtoa_r+0xa10>
 8007af4:	f018 0f01 	tst.w	r8, #1
 8007af8:	d0de      	beq.n	8007ab8 <_dtoa_r+0xa10>
 8007afa:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007afe:	d1d8      	bne.n	8007ab2 <_dtoa_r+0xa0a>
 8007b00:	9a00      	ldr	r2, [sp, #0]
 8007b02:	2339      	movs	r3, #57	@ 0x39
 8007b04:	7013      	strb	r3, [r2, #0]
 8007b06:	4633      	mov	r3, r6
 8007b08:	461e      	mov	r6, r3
 8007b0a:	3b01      	subs	r3, #1
 8007b0c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8007b10:	2a39      	cmp	r2, #57	@ 0x39
 8007b12:	d052      	beq.n	8007bba <_dtoa_r+0xb12>
 8007b14:	3201      	adds	r2, #1
 8007b16:	701a      	strb	r2, [r3, #0]
 8007b18:	e612      	b.n	8007740 <_dtoa_r+0x698>
 8007b1a:	2a00      	cmp	r2, #0
 8007b1c:	dd07      	ble.n	8007b2e <_dtoa_r+0xa86>
 8007b1e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007b22:	d0ed      	beq.n	8007b00 <_dtoa_r+0xa58>
 8007b24:	9a00      	ldr	r2, [sp, #0]
 8007b26:	f108 0301 	add.w	r3, r8, #1
 8007b2a:	7013      	strb	r3, [r2, #0]
 8007b2c:	e608      	b.n	8007740 <_dtoa_r+0x698>
 8007b2e:	9b07      	ldr	r3, [sp, #28]
 8007b30:	9a07      	ldr	r2, [sp, #28]
 8007b32:	f803 8c01 	strb.w	r8, [r3, #-1]
 8007b36:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007b38:	4293      	cmp	r3, r2
 8007b3a:	d028      	beq.n	8007b8e <_dtoa_r+0xae6>
 8007b3c:	4649      	mov	r1, r9
 8007b3e:	2300      	movs	r3, #0
 8007b40:	220a      	movs	r2, #10
 8007b42:	4658      	mov	r0, fp
 8007b44:	f000 f9d6 	bl	8007ef4 <__multadd>
 8007b48:	42af      	cmp	r7, r5
 8007b4a:	4681      	mov	r9, r0
 8007b4c:	f04f 0300 	mov.w	r3, #0
 8007b50:	f04f 020a 	mov.w	r2, #10
 8007b54:	4639      	mov	r1, r7
 8007b56:	4658      	mov	r0, fp
 8007b58:	d107      	bne.n	8007b6a <_dtoa_r+0xac2>
 8007b5a:	f000 f9cb 	bl	8007ef4 <__multadd>
 8007b5e:	4607      	mov	r7, r0
 8007b60:	4605      	mov	r5, r0
 8007b62:	9b07      	ldr	r3, [sp, #28]
 8007b64:	3301      	adds	r3, #1
 8007b66:	9307      	str	r3, [sp, #28]
 8007b68:	e774      	b.n	8007a54 <_dtoa_r+0x9ac>
 8007b6a:	f000 f9c3 	bl	8007ef4 <__multadd>
 8007b6e:	4629      	mov	r1, r5
 8007b70:	4607      	mov	r7, r0
 8007b72:	2300      	movs	r3, #0
 8007b74:	220a      	movs	r2, #10
 8007b76:	4658      	mov	r0, fp
 8007b78:	f000 f9bc 	bl	8007ef4 <__multadd>
 8007b7c:	4605      	mov	r5, r0
 8007b7e:	e7f0      	b.n	8007b62 <_dtoa_r+0xaba>
 8007b80:	9b00      	ldr	r3, [sp, #0]
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	bfcc      	ite	gt
 8007b86:	461e      	movgt	r6, r3
 8007b88:	2601      	movle	r6, #1
 8007b8a:	4456      	add	r6, sl
 8007b8c:	2700      	movs	r7, #0
 8007b8e:	4649      	mov	r1, r9
 8007b90:	2201      	movs	r2, #1
 8007b92:	4658      	mov	r0, fp
 8007b94:	f000 fb5a 	bl	800824c <__lshift>
 8007b98:	4621      	mov	r1, r4
 8007b9a:	4681      	mov	r9, r0
 8007b9c:	f000 fbc2 	bl	8008324 <__mcmp>
 8007ba0:	2800      	cmp	r0, #0
 8007ba2:	dcb0      	bgt.n	8007b06 <_dtoa_r+0xa5e>
 8007ba4:	d102      	bne.n	8007bac <_dtoa_r+0xb04>
 8007ba6:	f018 0f01 	tst.w	r8, #1
 8007baa:	d1ac      	bne.n	8007b06 <_dtoa_r+0xa5e>
 8007bac:	4633      	mov	r3, r6
 8007bae:	461e      	mov	r6, r3
 8007bb0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007bb4:	2a30      	cmp	r2, #48	@ 0x30
 8007bb6:	d0fa      	beq.n	8007bae <_dtoa_r+0xb06>
 8007bb8:	e5c2      	b.n	8007740 <_dtoa_r+0x698>
 8007bba:	459a      	cmp	sl, r3
 8007bbc:	d1a4      	bne.n	8007b08 <_dtoa_r+0xa60>
 8007bbe:	9b04      	ldr	r3, [sp, #16]
 8007bc0:	3301      	adds	r3, #1
 8007bc2:	9304      	str	r3, [sp, #16]
 8007bc4:	2331      	movs	r3, #49	@ 0x31
 8007bc6:	f88a 3000 	strb.w	r3, [sl]
 8007bca:	e5b9      	b.n	8007740 <_dtoa_r+0x698>
 8007bcc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007bce:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8007c2c <_dtoa_r+0xb84>
 8007bd2:	b11b      	cbz	r3, 8007bdc <_dtoa_r+0xb34>
 8007bd4:	f10a 0308 	add.w	r3, sl, #8
 8007bd8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8007bda:	6013      	str	r3, [r2, #0]
 8007bdc:	4650      	mov	r0, sl
 8007bde:	b019      	add	sp, #100	@ 0x64
 8007be0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007be4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007be6:	2b01      	cmp	r3, #1
 8007be8:	f77f ae37 	ble.w	800785a <_dtoa_r+0x7b2>
 8007bec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007bee:	930a      	str	r3, [sp, #40]	@ 0x28
 8007bf0:	2001      	movs	r0, #1
 8007bf2:	e655      	b.n	80078a0 <_dtoa_r+0x7f8>
 8007bf4:	9b00      	ldr	r3, [sp, #0]
 8007bf6:	2b00      	cmp	r3, #0
 8007bf8:	f77f aed6 	ble.w	80079a8 <_dtoa_r+0x900>
 8007bfc:	4656      	mov	r6, sl
 8007bfe:	4621      	mov	r1, r4
 8007c00:	4648      	mov	r0, r9
 8007c02:	f7ff f9c6 	bl	8006f92 <quorem>
 8007c06:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8007c0a:	f806 8b01 	strb.w	r8, [r6], #1
 8007c0e:	9b00      	ldr	r3, [sp, #0]
 8007c10:	eba6 020a 	sub.w	r2, r6, sl
 8007c14:	4293      	cmp	r3, r2
 8007c16:	ddb3      	ble.n	8007b80 <_dtoa_r+0xad8>
 8007c18:	4649      	mov	r1, r9
 8007c1a:	2300      	movs	r3, #0
 8007c1c:	220a      	movs	r2, #10
 8007c1e:	4658      	mov	r0, fp
 8007c20:	f000 f968 	bl	8007ef4 <__multadd>
 8007c24:	4681      	mov	r9, r0
 8007c26:	e7ea      	b.n	8007bfe <_dtoa_r+0xb56>
 8007c28:	08009128 	.word	0x08009128
 8007c2c:	080090ac 	.word	0x080090ac

08007c30 <_free_r>:
 8007c30:	b538      	push	{r3, r4, r5, lr}
 8007c32:	4605      	mov	r5, r0
 8007c34:	2900      	cmp	r1, #0
 8007c36:	d041      	beq.n	8007cbc <_free_r+0x8c>
 8007c38:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007c3c:	1f0c      	subs	r4, r1, #4
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	bfb8      	it	lt
 8007c42:	18e4      	addlt	r4, r4, r3
 8007c44:	f000 f8e8 	bl	8007e18 <__malloc_lock>
 8007c48:	4a1d      	ldr	r2, [pc, #116]	@ (8007cc0 <_free_r+0x90>)
 8007c4a:	6813      	ldr	r3, [r2, #0]
 8007c4c:	b933      	cbnz	r3, 8007c5c <_free_r+0x2c>
 8007c4e:	6063      	str	r3, [r4, #4]
 8007c50:	6014      	str	r4, [r2, #0]
 8007c52:	4628      	mov	r0, r5
 8007c54:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007c58:	f000 b8e4 	b.w	8007e24 <__malloc_unlock>
 8007c5c:	42a3      	cmp	r3, r4
 8007c5e:	d908      	bls.n	8007c72 <_free_r+0x42>
 8007c60:	6820      	ldr	r0, [r4, #0]
 8007c62:	1821      	adds	r1, r4, r0
 8007c64:	428b      	cmp	r3, r1
 8007c66:	bf01      	itttt	eq
 8007c68:	6819      	ldreq	r1, [r3, #0]
 8007c6a:	685b      	ldreq	r3, [r3, #4]
 8007c6c:	1809      	addeq	r1, r1, r0
 8007c6e:	6021      	streq	r1, [r4, #0]
 8007c70:	e7ed      	b.n	8007c4e <_free_r+0x1e>
 8007c72:	461a      	mov	r2, r3
 8007c74:	685b      	ldr	r3, [r3, #4]
 8007c76:	b10b      	cbz	r3, 8007c7c <_free_r+0x4c>
 8007c78:	42a3      	cmp	r3, r4
 8007c7a:	d9fa      	bls.n	8007c72 <_free_r+0x42>
 8007c7c:	6811      	ldr	r1, [r2, #0]
 8007c7e:	1850      	adds	r0, r2, r1
 8007c80:	42a0      	cmp	r0, r4
 8007c82:	d10b      	bne.n	8007c9c <_free_r+0x6c>
 8007c84:	6820      	ldr	r0, [r4, #0]
 8007c86:	4401      	add	r1, r0
 8007c88:	1850      	adds	r0, r2, r1
 8007c8a:	4283      	cmp	r3, r0
 8007c8c:	6011      	str	r1, [r2, #0]
 8007c8e:	d1e0      	bne.n	8007c52 <_free_r+0x22>
 8007c90:	6818      	ldr	r0, [r3, #0]
 8007c92:	685b      	ldr	r3, [r3, #4]
 8007c94:	6053      	str	r3, [r2, #4]
 8007c96:	4408      	add	r0, r1
 8007c98:	6010      	str	r0, [r2, #0]
 8007c9a:	e7da      	b.n	8007c52 <_free_r+0x22>
 8007c9c:	d902      	bls.n	8007ca4 <_free_r+0x74>
 8007c9e:	230c      	movs	r3, #12
 8007ca0:	602b      	str	r3, [r5, #0]
 8007ca2:	e7d6      	b.n	8007c52 <_free_r+0x22>
 8007ca4:	6820      	ldr	r0, [r4, #0]
 8007ca6:	1821      	adds	r1, r4, r0
 8007ca8:	428b      	cmp	r3, r1
 8007caa:	bf04      	itt	eq
 8007cac:	6819      	ldreq	r1, [r3, #0]
 8007cae:	685b      	ldreq	r3, [r3, #4]
 8007cb0:	6063      	str	r3, [r4, #4]
 8007cb2:	bf04      	itt	eq
 8007cb4:	1809      	addeq	r1, r1, r0
 8007cb6:	6021      	streq	r1, [r4, #0]
 8007cb8:	6054      	str	r4, [r2, #4]
 8007cba:	e7ca      	b.n	8007c52 <_free_r+0x22>
 8007cbc:	bd38      	pop	{r3, r4, r5, pc}
 8007cbe:	bf00      	nop
 8007cc0:	20000530 	.word	0x20000530

08007cc4 <malloc>:
 8007cc4:	4b02      	ldr	r3, [pc, #8]	@ (8007cd0 <malloc+0xc>)
 8007cc6:	4601      	mov	r1, r0
 8007cc8:	6818      	ldr	r0, [r3, #0]
 8007cca:	f000 b825 	b.w	8007d18 <_malloc_r>
 8007cce:	bf00      	nop
 8007cd0:	20000034 	.word	0x20000034

08007cd4 <sbrk_aligned>:
 8007cd4:	b570      	push	{r4, r5, r6, lr}
 8007cd6:	4e0f      	ldr	r6, [pc, #60]	@ (8007d14 <sbrk_aligned+0x40>)
 8007cd8:	460c      	mov	r4, r1
 8007cda:	6831      	ldr	r1, [r6, #0]
 8007cdc:	4605      	mov	r5, r0
 8007cde:	b911      	cbnz	r1, 8007ce6 <sbrk_aligned+0x12>
 8007ce0:	f000 fe46 	bl	8008970 <_sbrk_r>
 8007ce4:	6030      	str	r0, [r6, #0]
 8007ce6:	4621      	mov	r1, r4
 8007ce8:	4628      	mov	r0, r5
 8007cea:	f000 fe41 	bl	8008970 <_sbrk_r>
 8007cee:	1c43      	adds	r3, r0, #1
 8007cf0:	d103      	bne.n	8007cfa <sbrk_aligned+0x26>
 8007cf2:	f04f 34ff 	mov.w	r4, #4294967295
 8007cf6:	4620      	mov	r0, r4
 8007cf8:	bd70      	pop	{r4, r5, r6, pc}
 8007cfa:	1cc4      	adds	r4, r0, #3
 8007cfc:	f024 0403 	bic.w	r4, r4, #3
 8007d00:	42a0      	cmp	r0, r4
 8007d02:	d0f8      	beq.n	8007cf6 <sbrk_aligned+0x22>
 8007d04:	1a21      	subs	r1, r4, r0
 8007d06:	4628      	mov	r0, r5
 8007d08:	f000 fe32 	bl	8008970 <_sbrk_r>
 8007d0c:	3001      	adds	r0, #1
 8007d0e:	d1f2      	bne.n	8007cf6 <sbrk_aligned+0x22>
 8007d10:	e7ef      	b.n	8007cf2 <sbrk_aligned+0x1e>
 8007d12:	bf00      	nop
 8007d14:	2000052c 	.word	0x2000052c

08007d18 <_malloc_r>:
 8007d18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007d1c:	1ccd      	adds	r5, r1, #3
 8007d1e:	f025 0503 	bic.w	r5, r5, #3
 8007d22:	3508      	adds	r5, #8
 8007d24:	2d0c      	cmp	r5, #12
 8007d26:	bf38      	it	cc
 8007d28:	250c      	movcc	r5, #12
 8007d2a:	2d00      	cmp	r5, #0
 8007d2c:	4606      	mov	r6, r0
 8007d2e:	db01      	blt.n	8007d34 <_malloc_r+0x1c>
 8007d30:	42a9      	cmp	r1, r5
 8007d32:	d904      	bls.n	8007d3e <_malloc_r+0x26>
 8007d34:	230c      	movs	r3, #12
 8007d36:	6033      	str	r3, [r6, #0]
 8007d38:	2000      	movs	r0, #0
 8007d3a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007d3e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007e14 <_malloc_r+0xfc>
 8007d42:	f000 f869 	bl	8007e18 <__malloc_lock>
 8007d46:	f8d8 3000 	ldr.w	r3, [r8]
 8007d4a:	461c      	mov	r4, r3
 8007d4c:	bb44      	cbnz	r4, 8007da0 <_malloc_r+0x88>
 8007d4e:	4629      	mov	r1, r5
 8007d50:	4630      	mov	r0, r6
 8007d52:	f7ff ffbf 	bl	8007cd4 <sbrk_aligned>
 8007d56:	1c43      	adds	r3, r0, #1
 8007d58:	4604      	mov	r4, r0
 8007d5a:	d158      	bne.n	8007e0e <_malloc_r+0xf6>
 8007d5c:	f8d8 4000 	ldr.w	r4, [r8]
 8007d60:	4627      	mov	r7, r4
 8007d62:	2f00      	cmp	r7, #0
 8007d64:	d143      	bne.n	8007dee <_malloc_r+0xd6>
 8007d66:	2c00      	cmp	r4, #0
 8007d68:	d04b      	beq.n	8007e02 <_malloc_r+0xea>
 8007d6a:	6823      	ldr	r3, [r4, #0]
 8007d6c:	4639      	mov	r1, r7
 8007d6e:	4630      	mov	r0, r6
 8007d70:	eb04 0903 	add.w	r9, r4, r3
 8007d74:	f000 fdfc 	bl	8008970 <_sbrk_r>
 8007d78:	4581      	cmp	r9, r0
 8007d7a:	d142      	bne.n	8007e02 <_malloc_r+0xea>
 8007d7c:	6821      	ldr	r1, [r4, #0]
 8007d7e:	1a6d      	subs	r5, r5, r1
 8007d80:	4629      	mov	r1, r5
 8007d82:	4630      	mov	r0, r6
 8007d84:	f7ff ffa6 	bl	8007cd4 <sbrk_aligned>
 8007d88:	3001      	adds	r0, #1
 8007d8a:	d03a      	beq.n	8007e02 <_malloc_r+0xea>
 8007d8c:	6823      	ldr	r3, [r4, #0]
 8007d8e:	442b      	add	r3, r5
 8007d90:	6023      	str	r3, [r4, #0]
 8007d92:	f8d8 3000 	ldr.w	r3, [r8]
 8007d96:	685a      	ldr	r2, [r3, #4]
 8007d98:	bb62      	cbnz	r2, 8007df4 <_malloc_r+0xdc>
 8007d9a:	f8c8 7000 	str.w	r7, [r8]
 8007d9e:	e00f      	b.n	8007dc0 <_malloc_r+0xa8>
 8007da0:	6822      	ldr	r2, [r4, #0]
 8007da2:	1b52      	subs	r2, r2, r5
 8007da4:	d420      	bmi.n	8007de8 <_malloc_r+0xd0>
 8007da6:	2a0b      	cmp	r2, #11
 8007da8:	d917      	bls.n	8007dda <_malloc_r+0xc2>
 8007daa:	1961      	adds	r1, r4, r5
 8007dac:	42a3      	cmp	r3, r4
 8007dae:	6025      	str	r5, [r4, #0]
 8007db0:	bf18      	it	ne
 8007db2:	6059      	strne	r1, [r3, #4]
 8007db4:	6863      	ldr	r3, [r4, #4]
 8007db6:	bf08      	it	eq
 8007db8:	f8c8 1000 	streq.w	r1, [r8]
 8007dbc:	5162      	str	r2, [r4, r5]
 8007dbe:	604b      	str	r3, [r1, #4]
 8007dc0:	4630      	mov	r0, r6
 8007dc2:	f000 f82f 	bl	8007e24 <__malloc_unlock>
 8007dc6:	f104 000b 	add.w	r0, r4, #11
 8007dca:	1d23      	adds	r3, r4, #4
 8007dcc:	f020 0007 	bic.w	r0, r0, #7
 8007dd0:	1ac2      	subs	r2, r0, r3
 8007dd2:	bf1c      	itt	ne
 8007dd4:	1a1b      	subne	r3, r3, r0
 8007dd6:	50a3      	strne	r3, [r4, r2]
 8007dd8:	e7af      	b.n	8007d3a <_malloc_r+0x22>
 8007dda:	6862      	ldr	r2, [r4, #4]
 8007ddc:	42a3      	cmp	r3, r4
 8007dde:	bf0c      	ite	eq
 8007de0:	f8c8 2000 	streq.w	r2, [r8]
 8007de4:	605a      	strne	r2, [r3, #4]
 8007de6:	e7eb      	b.n	8007dc0 <_malloc_r+0xa8>
 8007de8:	4623      	mov	r3, r4
 8007dea:	6864      	ldr	r4, [r4, #4]
 8007dec:	e7ae      	b.n	8007d4c <_malloc_r+0x34>
 8007dee:	463c      	mov	r4, r7
 8007df0:	687f      	ldr	r7, [r7, #4]
 8007df2:	e7b6      	b.n	8007d62 <_malloc_r+0x4a>
 8007df4:	461a      	mov	r2, r3
 8007df6:	685b      	ldr	r3, [r3, #4]
 8007df8:	42a3      	cmp	r3, r4
 8007dfa:	d1fb      	bne.n	8007df4 <_malloc_r+0xdc>
 8007dfc:	2300      	movs	r3, #0
 8007dfe:	6053      	str	r3, [r2, #4]
 8007e00:	e7de      	b.n	8007dc0 <_malloc_r+0xa8>
 8007e02:	230c      	movs	r3, #12
 8007e04:	6033      	str	r3, [r6, #0]
 8007e06:	4630      	mov	r0, r6
 8007e08:	f000 f80c 	bl	8007e24 <__malloc_unlock>
 8007e0c:	e794      	b.n	8007d38 <_malloc_r+0x20>
 8007e0e:	6005      	str	r5, [r0, #0]
 8007e10:	e7d6      	b.n	8007dc0 <_malloc_r+0xa8>
 8007e12:	bf00      	nop
 8007e14:	20000530 	.word	0x20000530

08007e18 <__malloc_lock>:
 8007e18:	4801      	ldr	r0, [pc, #4]	@ (8007e20 <__malloc_lock+0x8>)
 8007e1a:	f7ff b8b8 	b.w	8006f8e <__retarget_lock_acquire_recursive>
 8007e1e:	bf00      	nop
 8007e20:	20000528 	.word	0x20000528

08007e24 <__malloc_unlock>:
 8007e24:	4801      	ldr	r0, [pc, #4]	@ (8007e2c <__malloc_unlock+0x8>)
 8007e26:	f7ff b8b3 	b.w	8006f90 <__retarget_lock_release_recursive>
 8007e2a:	bf00      	nop
 8007e2c:	20000528 	.word	0x20000528

08007e30 <_Balloc>:
 8007e30:	b570      	push	{r4, r5, r6, lr}
 8007e32:	69c6      	ldr	r6, [r0, #28]
 8007e34:	4604      	mov	r4, r0
 8007e36:	460d      	mov	r5, r1
 8007e38:	b976      	cbnz	r6, 8007e58 <_Balloc+0x28>
 8007e3a:	2010      	movs	r0, #16
 8007e3c:	f7ff ff42 	bl	8007cc4 <malloc>
 8007e40:	4602      	mov	r2, r0
 8007e42:	61e0      	str	r0, [r4, #28]
 8007e44:	b920      	cbnz	r0, 8007e50 <_Balloc+0x20>
 8007e46:	4b18      	ldr	r3, [pc, #96]	@ (8007ea8 <_Balloc+0x78>)
 8007e48:	4818      	ldr	r0, [pc, #96]	@ (8007eac <_Balloc+0x7c>)
 8007e4a:	216b      	movs	r1, #107	@ 0x6b
 8007e4c:	f000 fdae 	bl	80089ac <__assert_func>
 8007e50:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007e54:	6006      	str	r6, [r0, #0]
 8007e56:	60c6      	str	r6, [r0, #12]
 8007e58:	69e6      	ldr	r6, [r4, #28]
 8007e5a:	68f3      	ldr	r3, [r6, #12]
 8007e5c:	b183      	cbz	r3, 8007e80 <_Balloc+0x50>
 8007e5e:	69e3      	ldr	r3, [r4, #28]
 8007e60:	68db      	ldr	r3, [r3, #12]
 8007e62:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007e66:	b9b8      	cbnz	r0, 8007e98 <_Balloc+0x68>
 8007e68:	2101      	movs	r1, #1
 8007e6a:	fa01 f605 	lsl.w	r6, r1, r5
 8007e6e:	1d72      	adds	r2, r6, #5
 8007e70:	0092      	lsls	r2, r2, #2
 8007e72:	4620      	mov	r0, r4
 8007e74:	f000 fdb8 	bl	80089e8 <_calloc_r>
 8007e78:	b160      	cbz	r0, 8007e94 <_Balloc+0x64>
 8007e7a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007e7e:	e00e      	b.n	8007e9e <_Balloc+0x6e>
 8007e80:	2221      	movs	r2, #33	@ 0x21
 8007e82:	2104      	movs	r1, #4
 8007e84:	4620      	mov	r0, r4
 8007e86:	f000 fdaf 	bl	80089e8 <_calloc_r>
 8007e8a:	69e3      	ldr	r3, [r4, #28]
 8007e8c:	60f0      	str	r0, [r6, #12]
 8007e8e:	68db      	ldr	r3, [r3, #12]
 8007e90:	2b00      	cmp	r3, #0
 8007e92:	d1e4      	bne.n	8007e5e <_Balloc+0x2e>
 8007e94:	2000      	movs	r0, #0
 8007e96:	bd70      	pop	{r4, r5, r6, pc}
 8007e98:	6802      	ldr	r2, [r0, #0]
 8007e9a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007e9e:	2300      	movs	r3, #0
 8007ea0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007ea4:	e7f7      	b.n	8007e96 <_Balloc+0x66>
 8007ea6:	bf00      	nop
 8007ea8:	080090b9 	.word	0x080090b9
 8007eac:	08009139 	.word	0x08009139

08007eb0 <_Bfree>:
 8007eb0:	b570      	push	{r4, r5, r6, lr}
 8007eb2:	69c6      	ldr	r6, [r0, #28]
 8007eb4:	4605      	mov	r5, r0
 8007eb6:	460c      	mov	r4, r1
 8007eb8:	b976      	cbnz	r6, 8007ed8 <_Bfree+0x28>
 8007eba:	2010      	movs	r0, #16
 8007ebc:	f7ff ff02 	bl	8007cc4 <malloc>
 8007ec0:	4602      	mov	r2, r0
 8007ec2:	61e8      	str	r0, [r5, #28]
 8007ec4:	b920      	cbnz	r0, 8007ed0 <_Bfree+0x20>
 8007ec6:	4b09      	ldr	r3, [pc, #36]	@ (8007eec <_Bfree+0x3c>)
 8007ec8:	4809      	ldr	r0, [pc, #36]	@ (8007ef0 <_Bfree+0x40>)
 8007eca:	218f      	movs	r1, #143	@ 0x8f
 8007ecc:	f000 fd6e 	bl	80089ac <__assert_func>
 8007ed0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007ed4:	6006      	str	r6, [r0, #0]
 8007ed6:	60c6      	str	r6, [r0, #12]
 8007ed8:	b13c      	cbz	r4, 8007eea <_Bfree+0x3a>
 8007eda:	69eb      	ldr	r3, [r5, #28]
 8007edc:	6862      	ldr	r2, [r4, #4]
 8007ede:	68db      	ldr	r3, [r3, #12]
 8007ee0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007ee4:	6021      	str	r1, [r4, #0]
 8007ee6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007eea:	bd70      	pop	{r4, r5, r6, pc}
 8007eec:	080090b9 	.word	0x080090b9
 8007ef0:	08009139 	.word	0x08009139

08007ef4 <__multadd>:
 8007ef4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007ef8:	690d      	ldr	r5, [r1, #16]
 8007efa:	4607      	mov	r7, r0
 8007efc:	460c      	mov	r4, r1
 8007efe:	461e      	mov	r6, r3
 8007f00:	f101 0c14 	add.w	ip, r1, #20
 8007f04:	2000      	movs	r0, #0
 8007f06:	f8dc 3000 	ldr.w	r3, [ip]
 8007f0a:	b299      	uxth	r1, r3
 8007f0c:	fb02 6101 	mla	r1, r2, r1, r6
 8007f10:	0c1e      	lsrs	r6, r3, #16
 8007f12:	0c0b      	lsrs	r3, r1, #16
 8007f14:	fb02 3306 	mla	r3, r2, r6, r3
 8007f18:	b289      	uxth	r1, r1
 8007f1a:	3001      	adds	r0, #1
 8007f1c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007f20:	4285      	cmp	r5, r0
 8007f22:	f84c 1b04 	str.w	r1, [ip], #4
 8007f26:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007f2a:	dcec      	bgt.n	8007f06 <__multadd+0x12>
 8007f2c:	b30e      	cbz	r6, 8007f72 <__multadd+0x7e>
 8007f2e:	68a3      	ldr	r3, [r4, #8]
 8007f30:	42ab      	cmp	r3, r5
 8007f32:	dc19      	bgt.n	8007f68 <__multadd+0x74>
 8007f34:	6861      	ldr	r1, [r4, #4]
 8007f36:	4638      	mov	r0, r7
 8007f38:	3101      	adds	r1, #1
 8007f3a:	f7ff ff79 	bl	8007e30 <_Balloc>
 8007f3e:	4680      	mov	r8, r0
 8007f40:	b928      	cbnz	r0, 8007f4e <__multadd+0x5a>
 8007f42:	4602      	mov	r2, r0
 8007f44:	4b0c      	ldr	r3, [pc, #48]	@ (8007f78 <__multadd+0x84>)
 8007f46:	480d      	ldr	r0, [pc, #52]	@ (8007f7c <__multadd+0x88>)
 8007f48:	21ba      	movs	r1, #186	@ 0xba
 8007f4a:	f000 fd2f 	bl	80089ac <__assert_func>
 8007f4e:	6922      	ldr	r2, [r4, #16]
 8007f50:	3202      	adds	r2, #2
 8007f52:	f104 010c 	add.w	r1, r4, #12
 8007f56:	0092      	lsls	r2, r2, #2
 8007f58:	300c      	adds	r0, #12
 8007f5a:	f000 fd19 	bl	8008990 <memcpy>
 8007f5e:	4621      	mov	r1, r4
 8007f60:	4638      	mov	r0, r7
 8007f62:	f7ff ffa5 	bl	8007eb0 <_Bfree>
 8007f66:	4644      	mov	r4, r8
 8007f68:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007f6c:	3501      	adds	r5, #1
 8007f6e:	615e      	str	r6, [r3, #20]
 8007f70:	6125      	str	r5, [r4, #16]
 8007f72:	4620      	mov	r0, r4
 8007f74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007f78:	08009128 	.word	0x08009128
 8007f7c:	08009139 	.word	0x08009139

08007f80 <__hi0bits>:
 8007f80:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8007f84:	4603      	mov	r3, r0
 8007f86:	bf36      	itet	cc
 8007f88:	0403      	lslcc	r3, r0, #16
 8007f8a:	2000      	movcs	r0, #0
 8007f8c:	2010      	movcc	r0, #16
 8007f8e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007f92:	bf3c      	itt	cc
 8007f94:	021b      	lslcc	r3, r3, #8
 8007f96:	3008      	addcc	r0, #8
 8007f98:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007f9c:	bf3c      	itt	cc
 8007f9e:	011b      	lslcc	r3, r3, #4
 8007fa0:	3004      	addcc	r0, #4
 8007fa2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007fa6:	bf3c      	itt	cc
 8007fa8:	009b      	lslcc	r3, r3, #2
 8007faa:	3002      	addcc	r0, #2
 8007fac:	2b00      	cmp	r3, #0
 8007fae:	db05      	blt.n	8007fbc <__hi0bits+0x3c>
 8007fb0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8007fb4:	f100 0001 	add.w	r0, r0, #1
 8007fb8:	bf08      	it	eq
 8007fba:	2020      	moveq	r0, #32
 8007fbc:	4770      	bx	lr

08007fbe <__lo0bits>:
 8007fbe:	6803      	ldr	r3, [r0, #0]
 8007fc0:	4602      	mov	r2, r0
 8007fc2:	f013 0007 	ands.w	r0, r3, #7
 8007fc6:	d00b      	beq.n	8007fe0 <__lo0bits+0x22>
 8007fc8:	07d9      	lsls	r1, r3, #31
 8007fca:	d421      	bmi.n	8008010 <__lo0bits+0x52>
 8007fcc:	0798      	lsls	r0, r3, #30
 8007fce:	bf49      	itett	mi
 8007fd0:	085b      	lsrmi	r3, r3, #1
 8007fd2:	089b      	lsrpl	r3, r3, #2
 8007fd4:	2001      	movmi	r0, #1
 8007fd6:	6013      	strmi	r3, [r2, #0]
 8007fd8:	bf5c      	itt	pl
 8007fda:	6013      	strpl	r3, [r2, #0]
 8007fdc:	2002      	movpl	r0, #2
 8007fde:	4770      	bx	lr
 8007fe0:	b299      	uxth	r1, r3
 8007fe2:	b909      	cbnz	r1, 8007fe8 <__lo0bits+0x2a>
 8007fe4:	0c1b      	lsrs	r3, r3, #16
 8007fe6:	2010      	movs	r0, #16
 8007fe8:	b2d9      	uxtb	r1, r3
 8007fea:	b909      	cbnz	r1, 8007ff0 <__lo0bits+0x32>
 8007fec:	3008      	adds	r0, #8
 8007fee:	0a1b      	lsrs	r3, r3, #8
 8007ff0:	0719      	lsls	r1, r3, #28
 8007ff2:	bf04      	itt	eq
 8007ff4:	091b      	lsreq	r3, r3, #4
 8007ff6:	3004      	addeq	r0, #4
 8007ff8:	0799      	lsls	r1, r3, #30
 8007ffa:	bf04      	itt	eq
 8007ffc:	089b      	lsreq	r3, r3, #2
 8007ffe:	3002      	addeq	r0, #2
 8008000:	07d9      	lsls	r1, r3, #31
 8008002:	d403      	bmi.n	800800c <__lo0bits+0x4e>
 8008004:	085b      	lsrs	r3, r3, #1
 8008006:	f100 0001 	add.w	r0, r0, #1
 800800a:	d003      	beq.n	8008014 <__lo0bits+0x56>
 800800c:	6013      	str	r3, [r2, #0]
 800800e:	4770      	bx	lr
 8008010:	2000      	movs	r0, #0
 8008012:	4770      	bx	lr
 8008014:	2020      	movs	r0, #32
 8008016:	4770      	bx	lr

08008018 <__i2b>:
 8008018:	b510      	push	{r4, lr}
 800801a:	460c      	mov	r4, r1
 800801c:	2101      	movs	r1, #1
 800801e:	f7ff ff07 	bl	8007e30 <_Balloc>
 8008022:	4602      	mov	r2, r0
 8008024:	b928      	cbnz	r0, 8008032 <__i2b+0x1a>
 8008026:	4b05      	ldr	r3, [pc, #20]	@ (800803c <__i2b+0x24>)
 8008028:	4805      	ldr	r0, [pc, #20]	@ (8008040 <__i2b+0x28>)
 800802a:	f240 1145 	movw	r1, #325	@ 0x145
 800802e:	f000 fcbd 	bl	80089ac <__assert_func>
 8008032:	2301      	movs	r3, #1
 8008034:	6144      	str	r4, [r0, #20]
 8008036:	6103      	str	r3, [r0, #16]
 8008038:	bd10      	pop	{r4, pc}
 800803a:	bf00      	nop
 800803c:	08009128 	.word	0x08009128
 8008040:	08009139 	.word	0x08009139

08008044 <__multiply>:
 8008044:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008048:	4614      	mov	r4, r2
 800804a:	690a      	ldr	r2, [r1, #16]
 800804c:	6923      	ldr	r3, [r4, #16]
 800804e:	429a      	cmp	r2, r3
 8008050:	bfa8      	it	ge
 8008052:	4623      	movge	r3, r4
 8008054:	460f      	mov	r7, r1
 8008056:	bfa4      	itt	ge
 8008058:	460c      	movge	r4, r1
 800805a:	461f      	movge	r7, r3
 800805c:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8008060:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8008064:	68a3      	ldr	r3, [r4, #8]
 8008066:	6861      	ldr	r1, [r4, #4]
 8008068:	eb0a 0609 	add.w	r6, sl, r9
 800806c:	42b3      	cmp	r3, r6
 800806e:	b085      	sub	sp, #20
 8008070:	bfb8      	it	lt
 8008072:	3101      	addlt	r1, #1
 8008074:	f7ff fedc 	bl	8007e30 <_Balloc>
 8008078:	b930      	cbnz	r0, 8008088 <__multiply+0x44>
 800807a:	4602      	mov	r2, r0
 800807c:	4b44      	ldr	r3, [pc, #272]	@ (8008190 <__multiply+0x14c>)
 800807e:	4845      	ldr	r0, [pc, #276]	@ (8008194 <__multiply+0x150>)
 8008080:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8008084:	f000 fc92 	bl	80089ac <__assert_func>
 8008088:	f100 0514 	add.w	r5, r0, #20
 800808c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008090:	462b      	mov	r3, r5
 8008092:	2200      	movs	r2, #0
 8008094:	4543      	cmp	r3, r8
 8008096:	d321      	bcc.n	80080dc <__multiply+0x98>
 8008098:	f107 0114 	add.w	r1, r7, #20
 800809c:	f104 0214 	add.w	r2, r4, #20
 80080a0:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 80080a4:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 80080a8:	9302      	str	r3, [sp, #8]
 80080aa:	1b13      	subs	r3, r2, r4
 80080ac:	3b15      	subs	r3, #21
 80080ae:	f023 0303 	bic.w	r3, r3, #3
 80080b2:	3304      	adds	r3, #4
 80080b4:	f104 0715 	add.w	r7, r4, #21
 80080b8:	42ba      	cmp	r2, r7
 80080ba:	bf38      	it	cc
 80080bc:	2304      	movcc	r3, #4
 80080be:	9301      	str	r3, [sp, #4]
 80080c0:	9b02      	ldr	r3, [sp, #8]
 80080c2:	9103      	str	r1, [sp, #12]
 80080c4:	428b      	cmp	r3, r1
 80080c6:	d80c      	bhi.n	80080e2 <__multiply+0x9e>
 80080c8:	2e00      	cmp	r6, #0
 80080ca:	dd03      	ble.n	80080d4 <__multiply+0x90>
 80080cc:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80080d0:	2b00      	cmp	r3, #0
 80080d2:	d05b      	beq.n	800818c <__multiply+0x148>
 80080d4:	6106      	str	r6, [r0, #16]
 80080d6:	b005      	add	sp, #20
 80080d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80080dc:	f843 2b04 	str.w	r2, [r3], #4
 80080e0:	e7d8      	b.n	8008094 <__multiply+0x50>
 80080e2:	f8b1 a000 	ldrh.w	sl, [r1]
 80080e6:	f1ba 0f00 	cmp.w	sl, #0
 80080ea:	d024      	beq.n	8008136 <__multiply+0xf2>
 80080ec:	f104 0e14 	add.w	lr, r4, #20
 80080f0:	46a9      	mov	r9, r5
 80080f2:	f04f 0c00 	mov.w	ip, #0
 80080f6:	f85e 7b04 	ldr.w	r7, [lr], #4
 80080fa:	f8d9 3000 	ldr.w	r3, [r9]
 80080fe:	fa1f fb87 	uxth.w	fp, r7
 8008102:	b29b      	uxth	r3, r3
 8008104:	fb0a 330b 	mla	r3, sl, fp, r3
 8008108:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800810c:	f8d9 7000 	ldr.w	r7, [r9]
 8008110:	4463      	add	r3, ip
 8008112:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8008116:	fb0a c70b 	mla	r7, sl, fp, ip
 800811a:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800811e:	b29b      	uxth	r3, r3
 8008120:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8008124:	4572      	cmp	r2, lr
 8008126:	f849 3b04 	str.w	r3, [r9], #4
 800812a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800812e:	d8e2      	bhi.n	80080f6 <__multiply+0xb2>
 8008130:	9b01      	ldr	r3, [sp, #4]
 8008132:	f845 c003 	str.w	ip, [r5, r3]
 8008136:	9b03      	ldr	r3, [sp, #12]
 8008138:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800813c:	3104      	adds	r1, #4
 800813e:	f1b9 0f00 	cmp.w	r9, #0
 8008142:	d021      	beq.n	8008188 <__multiply+0x144>
 8008144:	682b      	ldr	r3, [r5, #0]
 8008146:	f104 0c14 	add.w	ip, r4, #20
 800814a:	46ae      	mov	lr, r5
 800814c:	f04f 0a00 	mov.w	sl, #0
 8008150:	f8bc b000 	ldrh.w	fp, [ip]
 8008154:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8008158:	fb09 770b 	mla	r7, r9, fp, r7
 800815c:	4457      	add	r7, sl
 800815e:	b29b      	uxth	r3, r3
 8008160:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8008164:	f84e 3b04 	str.w	r3, [lr], #4
 8008168:	f85c 3b04 	ldr.w	r3, [ip], #4
 800816c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008170:	f8be 3000 	ldrh.w	r3, [lr]
 8008174:	fb09 330a 	mla	r3, r9, sl, r3
 8008178:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800817c:	4562      	cmp	r2, ip
 800817e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008182:	d8e5      	bhi.n	8008150 <__multiply+0x10c>
 8008184:	9f01      	ldr	r7, [sp, #4]
 8008186:	51eb      	str	r3, [r5, r7]
 8008188:	3504      	adds	r5, #4
 800818a:	e799      	b.n	80080c0 <__multiply+0x7c>
 800818c:	3e01      	subs	r6, #1
 800818e:	e79b      	b.n	80080c8 <__multiply+0x84>
 8008190:	08009128 	.word	0x08009128
 8008194:	08009139 	.word	0x08009139

08008198 <__pow5mult>:
 8008198:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800819c:	4615      	mov	r5, r2
 800819e:	f012 0203 	ands.w	r2, r2, #3
 80081a2:	4607      	mov	r7, r0
 80081a4:	460e      	mov	r6, r1
 80081a6:	d007      	beq.n	80081b8 <__pow5mult+0x20>
 80081a8:	4c25      	ldr	r4, [pc, #148]	@ (8008240 <__pow5mult+0xa8>)
 80081aa:	3a01      	subs	r2, #1
 80081ac:	2300      	movs	r3, #0
 80081ae:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80081b2:	f7ff fe9f 	bl	8007ef4 <__multadd>
 80081b6:	4606      	mov	r6, r0
 80081b8:	10ad      	asrs	r5, r5, #2
 80081ba:	d03d      	beq.n	8008238 <__pow5mult+0xa0>
 80081bc:	69fc      	ldr	r4, [r7, #28]
 80081be:	b97c      	cbnz	r4, 80081e0 <__pow5mult+0x48>
 80081c0:	2010      	movs	r0, #16
 80081c2:	f7ff fd7f 	bl	8007cc4 <malloc>
 80081c6:	4602      	mov	r2, r0
 80081c8:	61f8      	str	r0, [r7, #28]
 80081ca:	b928      	cbnz	r0, 80081d8 <__pow5mult+0x40>
 80081cc:	4b1d      	ldr	r3, [pc, #116]	@ (8008244 <__pow5mult+0xac>)
 80081ce:	481e      	ldr	r0, [pc, #120]	@ (8008248 <__pow5mult+0xb0>)
 80081d0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80081d4:	f000 fbea 	bl	80089ac <__assert_func>
 80081d8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80081dc:	6004      	str	r4, [r0, #0]
 80081de:	60c4      	str	r4, [r0, #12]
 80081e0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80081e4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80081e8:	b94c      	cbnz	r4, 80081fe <__pow5mult+0x66>
 80081ea:	f240 2171 	movw	r1, #625	@ 0x271
 80081ee:	4638      	mov	r0, r7
 80081f0:	f7ff ff12 	bl	8008018 <__i2b>
 80081f4:	2300      	movs	r3, #0
 80081f6:	f8c8 0008 	str.w	r0, [r8, #8]
 80081fa:	4604      	mov	r4, r0
 80081fc:	6003      	str	r3, [r0, #0]
 80081fe:	f04f 0900 	mov.w	r9, #0
 8008202:	07eb      	lsls	r3, r5, #31
 8008204:	d50a      	bpl.n	800821c <__pow5mult+0x84>
 8008206:	4631      	mov	r1, r6
 8008208:	4622      	mov	r2, r4
 800820a:	4638      	mov	r0, r7
 800820c:	f7ff ff1a 	bl	8008044 <__multiply>
 8008210:	4631      	mov	r1, r6
 8008212:	4680      	mov	r8, r0
 8008214:	4638      	mov	r0, r7
 8008216:	f7ff fe4b 	bl	8007eb0 <_Bfree>
 800821a:	4646      	mov	r6, r8
 800821c:	106d      	asrs	r5, r5, #1
 800821e:	d00b      	beq.n	8008238 <__pow5mult+0xa0>
 8008220:	6820      	ldr	r0, [r4, #0]
 8008222:	b938      	cbnz	r0, 8008234 <__pow5mult+0x9c>
 8008224:	4622      	mov	r2, r4
 8008226:	4621      	mov	r1, r4
 8008228:	4638      	mov	r0, r7
 800822a:	f7ff ff0b 	bl	8008044 <__multiply>
 800822e:	6020      	str	r0, [r4, #0]
 8008230:	f8c0 9000 	str.w	r9, [r0]
 8008234:	4604      	mov	r4, r0
 8008236:	e7e4      	b.n	8008202 <__pow5mult+0x6a>
 8008238:	4630      	mov	r0, r6
 800823a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800823e:	bf00      	nop
 8008240:	08009194 	.word	0x08009194
 8008244:	080090b9 	.word	0x080090b9
 8008248:	08009139 	.word	0x08009139

0800824c <__lshift>:
 800824c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008250:	460c      	mov	r4, r1
 8008252:	6849      	ldr	r1, [r1, #4]
 8008254:	6923      	ldr	r3, [r4, #16]
 8008256:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800825a:	68a3      	ldr	r3, [r4, #8]
 800825c:	4607      	mov	r7, r0
 800825e:	4691      	mov	r9, r2
 8008260:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008264:	f108 0601 	add.w	r6, r8, #1
 8008268:	42b3      	cmp	r3, r6
 800826a:	db0b      	blt.n	8008284 <__lshift+0x38>
 800826c:	4638      	mov	r0, r7
 800826e:	f7ff fddf 	bl	8007e30 <_Balloc>
 8008272:	4605      	mov	r5, r0
 8008274:	b948      	cbnz	r0, 800828a <__lshift+0x3e>
 8008276:	4602      	mov	r2, r0
 8008278:	4b28      	ldr	r3, [pc, #160]	@ (800831c <__lshift+0xd0>)
 800827a:	4829      	ldr	r0, [pc, #164]	@ (8008320 <__lshift+0xd4>)
 800827c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8008280:	f000 fb94 	bl	80089ac <__assert_func>
 8008284:	3101      	adds	r1, #1
 8008286:	005b      	lsls	r3, r3, #1
 8008288:	e7ee      	b.n	8008268 <__lshift+0x1c>
 800828a:	2300      	movs	r3, #0
 800828c:	f100 0114 	add.w	r1, r0, #20
 8008290:	f100 0210 	add.w	r2, r0, #16
 8008294:	4618      	mov	r0, r3
 8008296:	4553      	cmp	r3, sl
 8008298:	db33      	blt.n	8008302 <__lshift+0xb6>
 800829a:	6920      	ldr	r0, [r4, #16]
 800829c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80082a0:	f104 0314 	add.w	r3, r4, #20
 80082a4:	f019 091f 	ands.w	r9, r9, #31
 80082a8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80082ac:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80082b0:	d02b      	beq.n	800830a <__lshift+0xbe>
 80082b2:	f1c9 0e20 	rsb	lr, r9, #32
 80082b6:	468a      	mov	sl, r1
 80082b8:	2200      	movs	r2, #0
 80082ba:	6818      	ldr	r0, [r3, #0]
 80082bc:	fa00 f009 	lsl.w	r0, r0, r9
 80082c0:	4310      	orrs	r0, r2
 80082c2:	f84a 0b04 	str.w	r0, [sl], #4
 80082c6:	f853 2b04 	ldr.w	r2, [r3], #4
 80082ca:	459c      	cmp	ip, r3
 80082cc:	fa22 f20e 	lsr.w	r2, r2, lr
 80082d0:	d8f3      	bhi.n	80082ba <__lshift+0x6e>
 80082d2:	ebac 0304 	sub.w	r3, ip, r4
 80082d6:	3b15      	subs	r3, #21
 80082d8:	f023 0303 	bic.w	r3, r3, #3
 80082dc:	3304      	adds	r3, #4
 80082de:	f104 0015 	add.w	r0, r4, #21
 80082e2:	4584      	cmp	ip, r0
 80082e4:	bf38      	it	cc
 80082e6:	2304      	movcc	r3, #4
 80082e8:	50ca      	str	r2, [r1, r3]
 80082ea:	b10a      	cbz	r2, 80082f0 <__lshift+0xa4>
 80082ec:	f108 0602 	add.w	r6, r8, #2
 80082f0:	3e01      	subs	r6, #1
 80082f2:	4638      	mov	r0, r7
 80082f4:	612e      	str	r6, [r5, #16]
 80082f6:	4621      	mov	r1, r4
 80082f8:	f7ff fdda 	bl	8007eb0 <_Bfree>
 80082fc:	4628      	mov	r0, r5
 80082fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008302:	f842 0f04 	str.w	r0, [r2, #4]!
 8008306:	3301      	adds	r3, #1
 8008308:	e7c5      	b.n	8008296 <__lshift+0x4a>
 800830a:	3904      	subs	r1, #4
 800830c:	f853 2b04 	ldr.w	r2, [r3], #4
 8008310:	f841 2f04 	str.w	r2, [r1, #4]!
 8008314:	459c      	cmp	ip, r3
 8008316:	d8f9      	bhi.n	800830c <__lshift+0xc0>
 8008318:	e7ea      	b.n	80082f0 <__lshift+0xa4>
 800831a:	bf00      	nop
 800831c:	08009128 	.word	0x08009128
 8008320:	08009139 	.word	0x08009139

08008324 <__mcmp>:
 8008324:	690a      	ldr	r2, [r1, #16]
 8008326:	4603      	mov	r3, r0
 8008328:	6900      	ldr	r0, [r0, #16]
 800832a:	1a80      	subs	r0, r0, r2
 800832c:	b530      	push	{r4, r5, lr}
 800832e:	d10e      	bne.n	800834e <__mcmp+0x2a>
 8008330:	3314      	adds	r3, #20
 8008332:	3114      	adds	r1, #20
 8008334:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008338:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800833c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008340:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008344:	4295      	cmp	r5, r2
 8008346:	d003      	beq.n	8008350 <__mcmp+0x2c>
 8008348:	d205      	bcs.n	8008356 <__mcmp+0x32>
 800834a:	f04f 30ff 	mov.w	r0, #4294967295
 800834e:	bd30      	pop	{r4, r5, pc}
 8008350:	42a3      	cmp	r3, r4
 8008352:	d3f3      	bcc.n	800833c <__mcmp+0x18>
 8008354:	e7fb      	b.n	800834e <__mcmp+0x2a>
 8008356:	2001      	movs	r0, #1
 8008358:	e7f9      	b.n	800834e <__mcmp+0x2a>
	...

0800835c <__mdiff>:
 800835c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008360:	4689      	mov	r9, r1
 8008362:	4606      	mov	r6, r0
 8008364:	4611      	mov	r1, r2
 8008366:	4648      	mov	r0, r9
 8008368:	4614      	mov	r4, r2
 800836a:	f7ff ffdb 	bl	8008324 <__mcmp>
 800836e:	1e05      	subs	r5, r0, #0
 8008370:	d112      	bne.n	8008398 <__mdiff+0x3c>
 8008372:	4629      	mov	r1, r5
 8008374:	4630      	mov	r0, r6
 8008376:	f7ff fd5b 	bl	8007e30 <_Balloc>
 800837a:	4602      	mov	r2, r0
 800837c:	b928      	cbnz	r0, 800838a <__mdiff+0x2e>
 800837e:	4b3f      	ldr	r3, [pc, #252]	@ (800847c <__mdiff+0x120>)
 8008380:	f240 2137 	movw	r1, #567	@ 0x237
 8008384:	483e      	ldr	r0, [pc, #248]	@ (8008480 <__mdiff+0x124>)
 8008386:	f000 fb11 	bl	80089ac <__assert_func>
 800838a:	2301      	movs	r3, #1
 800838c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008390:	4610      	mov	r0, r2
 8008392:	b003      	add	sp, #12
 8008394:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008398:	bfbc      	itt	lt
 800839a:	464b      	movlt	r3, r9
 800839c:	46a1      	movlt	r9, r4
 800839e:	4630      	mov	r0, r6
 80083a0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80083a4:	bfba      	itte	lt
 80083a6:	461c      	movlt	r4, r3
 80083a8:	2501      	movlt	r5, #1
 80083aa:	2500      	movge	r5, #0
 80083ac:	f7ff fd40 	bl	8007e30 <_Balloc>
 80083b0:	4602      	mov	r2, r0
 80083b2:	b918      	cbnz	r0, 80083bc <__mdiff+0x60>
 80083b4:	4b31      	ldr	r3, [pc, #196]	@ (800847c <__mdiff+0x120>)
 80083b6:	f240 2145 	movw	r1, #581	@ 0x245
 80083ba:	e7e3      	b.n	8008384 <__mdiff+0x28>
 80083bc:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80083c0:	6926      	ldr	r6, [r4, #16]
 80083c2:	60c5      	str	r5, [r0, #12]
 80083c4:	f109 0310 	add.w	r3, r9, #16
 80083c8:	f109 0514 	add.w	r5, r9, #20
 80083cc:	f104 0e14 	add.w	lr, r4, #20
 80083d0:	f100 0b14 	add.w	fp, r0, #20
 80083d4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80083d8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80083dc:	9301      	str	r3, [sp, #4]
 80083de:	46d9      	mov	r9, fp
 80083e0:	f04f 0c00 	mov.w	ip, #0
 80083e4:	9b01      	ldr	r3, [sp, #4]
 80083e6:	f85e 0b04 	ldr.w	r0, [lr], #4
 80083ea:	f853 af04 	ldr.w	sl, [r3, #4]!
 80083ee:	9301      	str	r3, [sp, #4]
 80083f0:	fa1f f38a 	uxth.w	r3, sl
 80083f4:	4619      	mov	r1, r3
 80083f6:	b283      	uxth	r3, r0
 80083f8:	1acb      	subs	r3, r1, r3
 80083fa:	0c00      	lsrs	r0, r0, #16
 80083fc:	4463      	add	r3, ip
 80083fe:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8008402:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8008406:	b29b      	uxth	r3, r3
 8008408:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800840c:	4576      	cmp	r6, lr
 800840e:	f849 3b04 	str.w	r3, [r9], #4
 8008412:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008416:	d8e5      	bhi.n	80083e4 <__mdiff+0x88>
 8008418:	1b33      	subs	r3, r6, r4
 800841a:	3b15      	subs	r3, #21
 800841c:	f023 0303 	bic.w	r3, r3, #3
 8008420:	3415      	adds	r4, #21
 8008422:	3304      	adds	r3, #4
 8008424:	42a6      	cmp	r6, r4
 8008426:	bf38      	it	cc
 8008428:	2304      	movcc	r3, #4
 800842a:	441d      	add	r5, r3
 800842c:	445b      	add	r3, fp
 800842e:	461e      	mov	r6, r3
 8008430:	462c      	mov	r4, r5
 8008432:	4544      	cmp	r4, r8
 8008434:	d30e      	bcc.n	8008454 <__mdiff+0xf8>
 8008436:	f108 0103 	add.w	r1, r8, #3
 800843a:	1b49      	subs	r1, r1, r5
 800843c:	f021 0103 	bic.w	r1, r1, #3
 8008440:	3d03      	subs	r5, #3
 8008442:	45a8      	cmp	r8, r5
 8008444:	bf38      	it	cc
 8008446:	2100      	movcc	r1, #0
 8008448:	440b      	add	r3, r1
 800844a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800844e:	b191      	cbz	r1, 8008476 <__mdiff+0x11a>
 8008450:	6117      	str	r7, [r2, #16]
 8008452:	e79d      	b.n	8008390 <__mdiff+0x34>
 8008454:	f854 1b04 	ldr.w	r1, [r4], #4
 8008458:	46e6      	mov	lr, ip
 800845a:	0c08      	lsrs	r0, r1, #16
 800845c:	fa1c fc81 	uxtah	ip, ip, r1
 8008460:	4471      	add	r1, lr
 8008462:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8008466:	b289      	uxth	r1, r1
 8008468:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800846c:	f846 1b04 	str.w	r1, [r6], #4
 8008470:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008474:	e7dd      	b.n	8008432 <__mdiff+0xd6>
 8008476:	3f01      	subs	r7, #1
 8008478:	e7e7      	b.n	800844a <__mdiff+0xee>
 800847a:	bf00      	nop
 800847c:	08009128 	.word	0x08009128
 8008480:	08009139 	.word	0x08009139

08008484 <__d2b>:
 8008484:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008488:	460f      	mov	r7, r1
 800848a:	2101      	movs	r1, #1
 800848c:	ec59 8b10 	vmov	r8, r9, d0
 8008490:	4616      	mov	r6, r2
 8008492:	f7ff fccd 	bl	8007e30 <_Balloc>
 8008496:	4604      	mov	r4, r0
 8008498:	b930      	cbnz	r0, 80084a8 <__d2b+0x24>
 800849a:	4602      	mov	r2, r0
 800849c:	4b23      	ldr	r3, [pc, #140]	@ (800852c <__d2b+0xa8>)
 800849e:	4824      	ldr	r0, [pc, #144]	@ (8008530 <__d2b+0xac>)
 80084a0:	f240 310f 	movw	r1, #783	@ 0x30f
 80084a4:	f000 fa82 	bl	80089ac <__assert_func>
 80084a8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80084ac:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80084b0:	b10d      	cbz	r5, 80084b6 <__d2b+0x32>
 80084b2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80084b6:	9301      	str	r3, [sp, #4]
 80084b8:	f1b8 0300 	subs.w	r3, r8, #0
 80084bc:	d023      	beq.n	8008506 <__d2b+0x82>
 80084be:	4668      	mov	r0, sp
 80084c0:	9300      	str	r3, [sp, #0]
 80084c2:	f7ff fd7c 	bl	8007fbe <__lo0bits>
 80084c6:	e9dd 1200 	ldrd	r1, r2, [sp]
 80084ca:	b1d0      	cbz	r0, 8008502 <__d2b+0x7e>
 80084cc:	f1c0 0320 	rsb	r3, r0, #32
 80084d0:	fa02 f303 	lsl.w	r3, r2, r3
 80084d4:	430b      	orrs	r3, r1
 80084d6:	40c2      	lsrs	r2, r0
 80084d8:	6163      	str	r3, [r4, #20]
 80084da:	9201      	str	r2, [sp, #4]
 80084dc:	9b01      	ldr	r3, [sp, #4]
 80084de:	61a3      	str	r3, [r4, #24]
 80084e0:	2b00      	cmp	r3, #0
 80084e2:	bf0c      	ite	eq
 80084e4:	2201      	moveq	r2, #1
 80084e6:	2202      	movne	r2, #2
 80084e8:	6122      	str	r2, [r4, #16]
 80084ea:	b1a5      	cbz	r5, 8008516 <__d2b+0x92>
 80084ec:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80084f0:	4405      	add	r5, r0
 80084f2:	603d      	str	r5, [r7, #0]
 80084f4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80084f8:	6030      	str	r0, [r6, #0]
 80084fa:	4620      	mov	r0, r4
 80084fc:	b003      	add	sp, #12
 80084fe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008502:	6161      	str	r1, [r4, #20]
 8008504:	e7ea      	b.n	80084dc <__d2b+0x58>
 8008506:	a801      	add	r0, sp, #4
 8008508:	f7ff fd59 	bl	8007fbe <__lo0bits>
 800850c:	9b01      	ldr	r3, [sp, #4]
 800850e:	6163      	str	r3, [r4, #20]
 8008510:	3020      	adds	r0, #32
 8008512:	2201      	movs	r2, #1
 8008514:	e7e8      	b.n	80084e8 <__d2b+0x64>
 8008516:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800851a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800851e:	6038      	str	r0, [r7, #0]
 8008520:	6918      	ldr	r0, [r3, #16]
 8008522:	f7ff fd2d 	bl	8007f80 <__hi0bits>
 8008526:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800852a:	e7e5      	b.n	80084f8 <__d2b+0x74>
 800852c:	08009128 	.word	0x08009128
 8008530:	08009139 	.word	0x08009139

08008534 <__ssputs_r>:
 8008534:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008538:	688e      	ldr	r6, [r1, #8]
 800853a:	461f      	mov	r7, r3
 800853c:	42be      	cmp	r6, r7
 800853e:	680b      	ldr	r3, [r1, #0]
 8008540:	4682      	mov	sl, r0
 8008542:	460c      	mov	r4, r1
 8008544:	4690      	mov	r8, r2
 8008546:	d82d      	bhi.n	80085a4 <__ssputs_r+0x70>
 8008548:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800854c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008550:	d026      	beq.n	80085a0 <__ssputs_r+0x6c>
 8008552:	6965      	ldr	r5, [r4, #20]
 8008554:	6909      	ldr	r1, [r1, #16]
 8008556:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800855a:	eba3 0901 	sub.w	r9, r3, r1
 800855e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008562:	1c7b      	adds	r3, r7, #1
 8008564:	444b      	add	r3, r9
 8008566:	106d      	asrs	r5, r5, #1
 8008568:	429d      	cmp	r5, r3
 800856a:	bf38      	it	cc
 800856c:	461d      	movcc	r5, r3
 800856e:	0553      	lsls	r3, r2, #21
 8008570:	d527      	bpl.n	80085c2 <__ssputs_r+0x8e>
 8008572:	4629      	mov	r1, r5
 8008574:	f7ff fbd0 	bl	8007d18 <_malloc_r>
 8008578:	4606      	mov	r6, r0
 800857a:	b360      	cbz	r0, 80085d6 <__ssputs_r+0xa2>
 800857c:	6921      	ldr	r1, [r4, #16]
 800857e:	464a      	mov	r2, r9
 8008580:	f000 fa06 	bl	8008990 <memcpy>
 8008584:	89a3      	ldrh	r3, [r4, #12]
 8008586:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800858a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800858e:	81a3      	strh	r3, [r4, #12]
 8008590:	6126      	str	r6, [r4, #16]
 8008592:	6165      	str	r5, [r4, #20]
 8008594:	444e      	add	r6, r9
 8008596:	eba5 0509 	sub.w	r5, r5, r9
 800859a:	6026      	str	r6, [r4, #0]
 800859c:	60a5      	str	r5, [r4, #8]
 800859e:	463e      	mov	r6, r7
 80085a0:	42be      	cmp	r6, r7
 80085a2:	d900      	bls.n	80085a6 <__ssputs_r+0x72>
 80085a4:	463e      	mov	r6, r7
 80085a6:	6820      	ldr	r0, [r4, #0]
 80085a8:	4632      	mov	r2, r6
 80085aa:	4641      	mov	r1, r8
 80085ac:	f000 f9c6 	bl	800893c <memmove>
 80085b0:	68a3      	ldr	r3, [r4, #8]
 80085b2:	1b9b      	subs	r3, r3, r6
 80085b4:	60a3      	str	r3, [r4, #8]
 80085b6:	6823      	ldr	r3, [r4, #0]
 80085b8:	4433      	add	r3, r6
 80085ba:	6023      	str	r3, [r4, #0]
 80085bc:	2000      	movs	r0, #0
 80085be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80085c2:	462a      	mov	r2, r5
 80085c4:	f000 fa36 	bl	8008a34 <_realloc_r>
 80085c8:	4606      	mov	r6, r0
 80085ca:	2800      	cmp	r0, #0
 80085cc:	d1e0      	bne.n	8008590 <__ssputs_r+0x5c>
 80085ce:	6921      	ldr	r1, [r4, #16]
 80085d0:	4650      	mov	r0, sl
 80085d2:	f7ff fb2d 	bl	8007c30 <_free_r>
 80085d6:	230c      	movs	r3, #12
 80085d8:	f8ca 3000 	str.w	r3, [sl]
 80085dc:	89a3      	ldrh	r3, [r4, #12]
 80085de:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80085e2:	81a3      	strh	r3, [r4, #12]
 80085e4:	f04f 30ff 	mov.w	r0, #4294967295
 80085e8:	e7e9      	b.n	80085be <__ssputs_r+0x8a>
	...

080085ec <_svfiprintf_r>:
 80085ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80085f0:	4698      	mov	r8, r3
 80085f2:	898b      	ldrh	r3, [r1, #12]
 80085f4:	061b      	lsls	r3, r3, #24
 80085f6:	b09d      	sub	sp, #116	@ 0x74
 80085f8:	4607      	mov	r7, r0
 80085fa:	460d      	mov	r5, r1
 80085fc:	4614      	mov	r4, r2
 80085fe:	d510      	bpl.n	8008622 <_svfiprintf_r+0x36>
 8008600:	690b      	ldr	r3, [r1, #16]
 8008602:	b973      	cbnz	r3, 8008622 <_svfiprintf_r+0x36>
 8008604:	2140      	movs	r1, #64	@ 0x40
 8008606:	f7ff fb87 	bl	8007d18 <_malloc_r>
 800860a:	6028      	str	r0, [r5, #0]
 800860c:	6128      	str	r0, [r5, #16]
 800860e:	b930      	cbnz	r0, 800861e <_svfiprintf_r+0x32>
 8008610:	230c      	movs	r3, #12
 8008612:	603b      	str	r3, [r7, #0]
 8008614:	f04f 30ff 	mov.w	r0, #4294967295
 8008618:	b01d      	add	sp, #116	@ 0x74
 800861a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800861e:	2340      	movs	r3, #64	@ 0x40
 8008620:	616b      	str	r3, [r5, #20]
 8008622:	2300      	movs	r3, #0
 8008624:	9309      	str	r3, [sp, #36]	@ 0x24
 8008626:	2320      	movs	r3, #32
 8008628:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800862c:	f8cd 800c 	str.w	r8, [sp, #12]
 8008630:	2330      	movs	r3, #48	@ 0x30
 8008632:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80087d0 <_svfiprintf_r+0x1e4>
 8008636:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800863a:	f04f 0901 	mov.w	r9, #1
 800863e:	4623      	mov	r3, r4
 8008640:	469a      	mov	sl, r3
 8008642:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008646:	b10a      	cbz	r2, 800864c <_svfiprintf_r+0x60>
 8008648:	2a25      	cmp	r2, #37	@ 0x25
 800864a:	d1f9      	bne.n	8008640 <_svfiprintf_r+0x54>
 800864c:	ebba 0b04 	subs.w	fp, sl, r4
 8008650:	d00b      	beq.n	800866a <_svfiprintf_r+0x7e>
 8008652:	465b      	mov	r3, fp
 8008654:	4622      	mov	r2, r4
 8008656:	4629      	mov	r1, r5
 8008658:	4638      	mov	r0, r7
 800865a:	f7ff ff6b 	bl	8008534 <__ssputs_r>
 800865e:	3001      	adds	r0, #1
 8008660:	f000 80a7 	beq.w	80087b2 <_svfiprintf_r+0x1c6>
 8008664:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008666:	445a      	add	r2, fp
 8008668:	9209      	str	r2, [sp, #36]	@ 0x24
 800866a:	f89a 3000 	ldrb.w	r3, [sl]
 800866e:	2b00      	cmp	r3, #0
 8008670:	f000 809f 	beq.w	80087b2 <_svfiprintf_r+0x1c6>
 8008674:	2300      	movs	r3, #0
 8008676:	f04f 32ff 	mov.w	r2, #4294967295
 800867a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800867e:	f10a 0a01 	add.w	sl, sl, #1
 8008682:	9304      	str	r3, [sp, #16]
 8008684:	9307      	str	r3, [sp, #28]
 8008686:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800868a:	931a      	str	r3, [sp, #104]	@ 0x68
 800868c:	4654      	mov	r4, sl
 800868e:	2205      	movs	r2, #5
 8008690:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008694:	484e      	ldr	r0, [pc, #312]	@ (80087d0 <_svfiprintf_r+0x1e4>)
 8008696:	f7f7 fda3 	bl	80001e0 <memchr>
 800869a:	9a04      	ldr	r2, [sp, #16]
 800869c:	b9d8      	cbnz	r0, 80086d6 <_svfiprintf_r+0xea>
 800869e:	06d0      	lsls	r0, r2, #27
 80086a0:	bf44      	itt	mi
 80086a2:	2320      	movmi	r3, #32
 80086a4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80086a8:	0711      	lsls	r1, r2, #28
 80086aa:	bf44      	itt	mi
 80086ac:	232b      	movmi	r3, #43	@ 0x2b
 80086ae:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80086b2:	f89a 3000 	ldrb.w	r3, [sl]
 80086b6:	2b2a      	cmp	r3, #42	@ 0x2a
 80086b8:	d015      	beq.n	80086e6 <_svfiprintf_r+0xfa>
 80086ba:	9a07      	ldr	r2, [sp, #28]
 80086bc:	4654      	mov	r4, sl
 80086be:	2000      	movs	r0, #0
 80086c0:	f04f 0c0a 	mov.w	ip, #10
 80086c4:	4621      	mov	r1, r4
 80086c6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80086ca:	3b30      	subs	r3, #48	@ 0x30
 80086cc:	2b09      	cmp	r3, #9
 80086ce:	d94b      	bls.n	8008768 <_svfiprintf_r+0x17c>
 80086d0:	b1b0      	cbz	r0, 8008700 <_svfiprintf_r+0x114>
 80086d2:	9207      	str	r2, [sp, #28]
 80086d4:	e014      	b.n	8008700 <_svfiprintf_r+0x114>
 80086d6:	eba0 0308 	sub.w	r3, r0, r8
 80086da:	fa09 f303 	lsl.w	r3, r9, r3
 80086de:	4313      	orrs	r3, r2
 80086e0:	9304      	str	r3, [sp, #16]
 80086e2:	46a2      	mov	sl, r4
 80086e4:	e7d2      	b.n	800868c <_svfiprintf_r+0xa0>
 80086e6:	9b03      	ldr	r3, [sp, #12]
 80086e8:	1d19      	adds	r1, r3, #4
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	9103      	str	r1, [sp, #12]
 80086ee:	2b00      	cmp	r3, #0
 80086f0:	bfbb      	ittet	lt
 80086f2:	425b      	neglt	r3, r3
 80086f4:	f042 0202 	orrlt.w	r2, r2, #2
 80086f8:	9307      	strge	r3, [sp, #28]
 80086fa:	9307      	strlt	r3, [sp, #28]
 80086fc:	bfb8      	it	lt
 80086fe:	9204      	strlt	r2, [sp, #16]
 8008700:	7823      	ldrb	r3, [r4, #0]
 8008702:	2b2e      	cmp	r3, #46	@ 0x2e
 8008704:	d10a      	bne.n	800871c <_svfiprintf_r+0x130>
 8008706:	7863      	ldrb	r3, [r4, #1]
 8008708:	2b2a      	cmp	r3, #42	@ 0x2a
 800870a:	d132      	bne.n	8008772 <_svfiprintf_r+0x186>
 800870c:	9b03      	ldr	r3, [sp, #12]
 800870e:	1d1a      	adds	r2, r3, #4
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	9203      	str	r2, [sp, #12]
 8008714:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008718:	3402      	adds	r4, #2
 800871a:	9305      	str	r3, [sp, #20]
 800871c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80087e0 <_svfiprintf_r+0x1f4>
 8008720:	7821      	ldrb	r1, [r4, #0]
 8008722:	2203      	movs	r2, #3
 8008724:	4650      	mov	r0, sl
 8008726:	f7f7 fd5b 	bl	80001e0 <memchr>
 800872a:	b138      	cbz	r0, 800873c <_svfiprintf_r+0x150>
 800872c:	9b04      	ldr	r3, [sp, #16]
 800872e:	eba0 000a 	sub.w	r0, r0, sl
 8008732:	2240      	movs	r2, #64	@ 0x40
 8008734:	4082      	lsls	r2, r0
 8008736:	4313      	orrs	r3, r2
 8008738:	3401      	adds	r4, #1
 800873a:	9304      	str	r3, [sp, #16]
 800873c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008740:	4824      	ldr	r0, [pc, #144]	@ (80087d4 <_svfiprintf_r+0x1e8>)
 8008742:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008746:	2206      	movs	r2, #6
 8008748:	f7f7 fd4a 	bl	80001e0 <memchr>
 800874c:	2800      	cmp	r0, #0
 800874e:	d036      	beq.n	80087be <_svfiprintf_r+0x1d2>
 8008750:	4b21      	ldr	r3, [pc, #132]	@ (80087d8 <_svfiprintf_r+0x1ec>)
 8008752:	bb1b      	cbnz	r3, 800879c <_svfiprintf_r+0x1b0>
 8008754:	9b03      	ldr	r3, [sp, #12]
 8008756:	3307      	adds	r3, #7
 8008758:	f023 0307 	bic.w	r3, r3, #7
 800875c:	3308      	adds	r3, #8
 800875e:	9303      	str	r3, [sp, #12]
 8008760:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008762:	4433      	add	r3, r6
 8008764:	9309      	str	r3, [sp, #36]	@ 0x24
 8008766:	e76a      	b.n	800863e <_svfiprintf_r+0x52>
 8008768:	fb0c 3202 	mla	r2, ip, r2, r3
 800876c:	460c      	mov	r4, r1
 800876e:	2001      	movs	r0, #1
 8008770:	e7a8      	b.n	80086c4 <_svfiprintf_r+0xd8>
 8008772:	2300      	movs	r3, #0
 8008774:	3401      	adds	r4, #1
 8008776:	9305      	str	r3, [sp, #20]
 8008778:	4619      	mov	r1, r3
 800877a:	f04f 0c0a 	mov.w	ip, #10
 800877e:	4620      	mov	r0, r4
 8008780:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008784:	3a30      	subs	r2, #48	@ 0x30
 8008786:	2a09      	cmp	r2, #9
 8008788:	d903      	bls.n	8008792 <_svfiprintf_r+0x1a6>
 800878a:	2b00      	cmp	r3, #0
 800878c:	d0c6      	beq.n	800871c <_svfiprintf_r+0x130>
 800878e:	9105      	str	r1, [sp, #20]
 8008790:	e7c4      	b.n	800871c <_svfiprintf_r+0x130>
 8008792:	fb0c 2101 	mla	r1, ip, r1, r2
 8008796:	4604      	mov	r4, r0
 8008798:	2301      	movs	r3, #1
 800879a:	e7f0      	b.n	800877e <_svfiprintf_r+0x192>
 800879c:	ab03      	add	r3, sp, #12
 800879e:	9300      	str	r3, [sp, #0]
 80087a0:	462a      	mov	r2, r5
 80087a2:	4b0e      	ldr	r3, [pc, #56]	@ (80087dc <_svfiprintf_r+0x1f0>)
 80087a4:	a904      	add	r1, sp, #16
 80087a6:	4638      	mov	r0, r7
 80087a8:	f7fd fe96 	bl	80064d8 <_printf_float>
 80087ac:	1c42      	adds	r2, r0, #1
 80087ae:	4606      	mov	r6, r0
 80087b0:	d1d6      	bne.n	8008760 <_svfiprintf_r+0x174>
 80087b2:	89ab      	ldrh	r3, [r5, #12]
 80087b4:	065b      	lsls	r3, r3, #25
 80087b6:	f53f af2d 	bmi.w	8008614 <_svfiprintf_r+0x28>
 80087ba:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80087bc:	e72c      	b.n	8008618 <_svfiprintf_r+0x2c>
 80087be:	ab03      	add	r3, sp, #12
 80087c0:	9300      	str	r3, [sp, #0]
 80087c2:	462a      	mov	r2, r5
 80087c4:	4b05      	ldr	r3, [pc, #20]	@ (80087dc <_svfiprintf_r+0x1f0>)
 80087c6:	a904      	add	r1, sp, #16
 80087c8:	4638      	mov	r0, r7
 80087ca:	f7fe f91d 	bl	8006a08 <_printf_i>
 80087ce:	e7ed      	b.n	80087ac <_svfiprintf_r+0x1c0>
 80087d0:	08009290 	.word	0x08009290
 80087d4:	0800929a 	.word	0x0800929a
 80087d8:	080064d9 	.word	0x080064d9
 80087dc:	08008535 	.word	0x08008535
 80087e0:	08009296 	.word	0x08009296

080087e4 <__sflush_r>:
 80087e4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80087e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80087ec:	0716      	lsls	r6, r2, #28
 80087ee:	4605      	mov	r5, r0
 80087f0:	460c      	mov	r4, r1
 80087f2:	d454      	bmi.n	800889e <__sflush_r+0xba>
 80087f4:	684b      	ldr	r3, [r1, #4]
 80087f6:	2b00      	cmp	r3, #0
 80087f8:	dc02      	bgt.n	8008800 <__sflush_r+0x1c>
 80087fa:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80087fc:	2b00      	cmp	r3, #0
 80087fe:	dd48      	ble.n	8008892 <__sflush_r+0xae>
 8008800:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008802:	2e00      	cmp	r6, #0
 8008804:	d045      	beq.n	8008892 <__sflush_r+0xae>
 8008806:	2300      	movs	r3, #0
 8008808:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800880c:	682f      	ldr	r7, [r5, #0]
 800880e:	6a21      	ldr	r1, [r4, #32]
 8008810:	602b      	str	r3, [r5, #0]
 8008812:	d030      	beq.n	8008876 <__sflush_r+0x92>
 8008814:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008816:	89a3      	ldrh	r3, [r4, #12]
 8008818:	0759      	lsls	r1, r3, #29
 800881a:	d505      	bpl.n	8008828 <__sflush_r+0x44>
 800881c:	6863      	ldr	r3, [r4, #4]
 800881e:	1ad2      	subs	r2, r2, r3
 8008820:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008822:	b10b      	cbz	r3, 8008828 <__sflush_r+0x44>
 8008824:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008826:	1ad2      	subs	r2, r2, r3
 8008828:	2300      	movs	r3, #0
 800882a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800882c:	6a21      	ldr	r1, [r4, #32]
 800882e:	4628      	mov	r0, r5
 8008830:	47b0      	blx	r6
 8008832:	1c43      	adds	r3, r0, #1
 8008834:	89a3      	ldrh	r3, [r4, #12]
 8008836:	d106      	bne.n	8008846 <__sflush_r+0x62>
 8008838:	6829      	ldr	r1, [r5, #0]
 800883a:	291d      	cmp	r1, #29
 800883c:	d82b      	bhi.n	8008896 <__sflush_r+0xb2>
 800883e:	4a2a      	ldr	r2, [pc, #168]	@ (80088e8 <__sflush_r+0x104>)
 8008840:	410a      	asrs	r2, r1
 8008842:	07d6      	lsls	r6, r2, #31
 8008844:	d427      	bmi.n	8008896 <__sflush_r+0xb2>
 8008846:	2200      	movs	r2, #0
 8008848:	6062      	str	r2, [r4, #4]
 800884a:	04d9      	lsls	r1, r3, #19
 800884c:	6922      	ldr	r2, [r4, #16]
 800884e:	6022      	str	r2, [r4, #0]
 8008850:	d504      	bpl.n	800885c <__sflush_r+0x78>
 8008852:	1c42      	adds	r2, r0, #1
 8008854:	d101      	bne.n	800885a <__sflush_r+0x76>
 8008856:	682b      	ldr	r3, [r5, #0]
 8008858:	b903      	cbnz	r3, 800885c <__sflush_r+0x78>
 800885a:	6560      	str	r0, [r4, #84]	@ 0x54
 800885c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800885e:	602f      	str	r7, [r5, #0]
 8008860:	b1b9      	cbz	r1, 8008892 <__sflush_r+0xae>
 8008862:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008866:	4299      	cmp	r1, r3
 8008868:	d002      	beq.n	8008870 <__sflush_r+0x8c>
 800886a:	4628      	mov	r0, r5
 800886c:	f7ff f9e0 	bl	8007c30 <_free_r>
 8008870:	2300      	movs	r3, #0
 8008872:	6363      	str	r3, [r4, #52]	@ 0x34
 8008874:	e00d      	b.n	8008892 <__sflush_r+0xae>
 8008876:	2301      	movs	r3, #1
 8008878:	4628      	mov	r0, r5
 800887a:	47b0      	blx	r6
 800887c:	4602      	mov	r2, r0
 800887e:	1c50      	adds	r0, r2, #1
 8008880:	d1c9      	bne.n	8008816 <__sflush_r+0x32>
 8008882:	682b      	ldr	r3, [r5, #0]
 8008884:	2b00      	cmp	r3, #0
 8008886:	d0c6      	beq.n	8008816 <__sflush_r+0x32>
 8008888:	2b1d      	cmp	r3, #29
 800888a:	d001      	beq.n	8008890 <__sflush_r+0xac>
 800888c:	2b16      	cmp	r3, #22
 800888e:	d11e      	bne.n	80088ce <__sflush_r+0xea>
 8008890:	602f      	str	r7, [r5, #0]
 8008892:	2000      	movs	r0, #0
 8008894:	e022      	b.n	80088dc <__sflush_r+0xf8>
 8008896:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800889a:	b21b      	sxth	r3, r3
 800889c:	e01b      	b.n	80088d6 <__sflush_r+0xf2>
 800889e:	690f      	ldr	r7, [r1, #16]
 80088a0:	2f00      	cmp	r7, #0
 80088a2:	d0f6      	beq.n	8008892 <__sflush_r+0xae>
 80088a4:	0793      	lsls	r3, r2, #30
 80088a6:	680e      	ldr	r6, [r1, #0]
 80088a8:	bf08      	it	eq
 80088aa:	694b      	ldreq	r3, [r1, #20]
 80088ac:	600f      	str	r7, [r1, #0]
 80088ae:	bf18      	it	ne
 80088b0:	2300      	movne	r3, #0
 80088b2:	eba6 0807 	sub.w	r8, r6, r7
 80088b6:	608b      	str	r3, [r1, #8]
 80088b8:	f1b8 0f00 	cmp.w	r8, #0
 80088bc:	dde9      	ble.n	8008892 <__sflush_r+0xae>
 80088be:	6a21      	ldr	r1, [r4, #32]
 80088c0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80088c2:	4643      	mov	r3, r8
 80088c4:	463a      	mov	r2, r7
 80088c6:	4628      	mov	r0, r5
 80088c8:	47b0      	blx	r6
 80088ca:	2800      	cmp	r0, #0
 80088cc:	dc08      	bgt.n	80088e0 <__sflush_r+0xfc>
 80088ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80088d2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80088d6:	81a3      	strh	r3, [r4, #12]
 80088d8:	f04f 30ff 	mov.w	r0, #4294967295
 80088dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80088e0:	4407      	add	r7, r0
 80088e2:	eba8 0800 	sub.w	r8, r8, r0
 80088e6:	e7e7      	b.n	80088b8 <__sflush_r+0xd4>
 80088e8:	dfbffffe 	.word	0xdfbffffe

080088ec <_fflush_r>:
 80088ec:	b538      	push	{r3, r4, r5, lr}
 80088ee:	690b      	ldr	r3, [r1, #16]
 80088f0:	4605      	mov	r5, r0
 80088f2:	460c      	mov	r4, r1
 80088f4:	b913      	cbnz	r3, 80088fc <_fflush_r+0x10>
 80088f6:	2500      	movs	r5, #0
 80088f8:	4628      	mov	r0, r5
 80088fa:	bd38      	pop	{r3, r4, r5, pc}
 80088fc:	b118      	cbz	r0, 8008906 <_fflush_r+0x1a>
 80088fe:	6a03      	ldr	r3, [r0, #32]
 8008900:	b90b      	cbnz	r3, 8008906 <_fflush_r+0x1a>
 8008902:	f7fe fa2d 	bl	8006d60 <__sinit>
 8008906:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800890a:	2b00      	cmp	r3, #0
 800890c:	d0f3      	beq.n	80088f6 <_fflush_r+0xa>
 800890e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008910:	07d0      	lsls	r0, r2, #31
 8008912:	d404      	bmi.n	800891e <_fflush_r+0x32>
 8008914:	0599      	lsls	r1, r3, #22
 8008916:	d402      	bmi.n	800891e <_fflush_r+0x32>
 8008918:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800891a:	f7fe fb38 	bl	8006f8e <__retarget_lock_acquire_recursive>
 800891e:	4628      	mov	r0, r5
 8008920:	4621      	mov	r1, r4
 8008922:	f7ff ff5f 	bl	80087e4 <__sflush_r>
 8008926:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008928:	07da      	lsls	r2, r3, #31
 800892a:	4605      	mov	r5, r0
 800892c:	d4e4      	bmi.n	80088f8 <_fflush_r+0xc>
 800892e:	89a3      	ldrh	r3, [r4, #12]
 8008930:	059b      	lsls	r3, r3, #22
 8008932:	d4e1      	bmi.n	80088f8 <_fflush_r+0xc>
 8008934:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008936:	f7fe fb2b 	bl	8006f90 <__retarget_lock_release_recursive>
 800893a:	e7dd      	b.n	80088f8 <_fflush_r+0xc>

0800893c <memmove>:
 800893c:	4288      	cmp	r0, r1
 800893e:	b510      	push	{r4, lr}
 8008940:	eb01 0402 	add.w	r4, r1, r2
 8008944:	d902      	bls.n	800894c <memmove+0x10>
 8008946:	4284      	cmp	r4, r0
 8008948:	4623      	mov	r3, r4
 800894a:	d807      	bhi.n	800895c <memmove+0x20>
 800894c:	1e43      	subs	r3, r0, #1
 800894e:	42a1      	cmp	r1, r4
 8008950:	d008      	beq.n	8008964 <memmove+0x28>
 8008952:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008956:	f803 2f01 	strb.w	r2, [r3, #1]!
 800895a:	e7f8      	b.n	800894e <memmove+0x12>
 800895c:	4402      	add	r2, r0
 800895e:	4601      	mov	r1, r0
 8008960:	428a      	cmp	r2, r1
 8008962:	d100      	bne.n	8008966 <memmove+0x2a>
 8008964:	bd10      	pop	{r4, pc}
 8008966:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800896a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800896e:	e7f7      	b.n	8008960 <memmove+0x24>

08008970 <_sbrk_r>:
 8008970:	b538      	push	{r3, r4, r5, lr}
 8008972:	4d06      	ldr	r5, [pc, #24]	@ (800898c <_sbrk_r+0x1c>)
 8008974:	2300      	movs	r3, #0
 8008976:	4604      	mov	r4, r0
 8008978:	4608      	mov	r0, r1
 800897a:	602b      	str	r3, [r5, #0]
 800897c:	f7f9 f8dc 	bl	8001b38 <_sbrk>
 8008980:	1c43      	adds	r3, r0, #1
 8008982:	d102      	bne.n	800898a <_sbrk_r+0x1a>
 8008984:	682b      	ldr	r3, [r5, #0]
 8008986:	b103      	cbz	r3, 800898a <_sbrk_r+0x1a>
 8008988:	6023      	str	r3, [r4, #0]
 800898a:	bd38      	pop	{r3, r4, r5, pc}
 800898c:	20000524 	.word	0x20000524

08008990 <memcpy>:
 8008990:	440a      	add	r2, r1
 8008992:	4291      	cmp	r1, r2
 8008994:	f100 33ff 	add.w	r3, r0, #4294967295
 8008998:	d100      	bne.n	800899c <memcpy+0xc>
 800899a:	4770      	bx	lr
 800899c:	b510      	push	{r4, lr}
 800899e:	f811 4b01 	ldrb.w	r4, [r1], #1
 80089a2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80089a6:	4291      	cmp	r1, r2
 80089a8:	d1f9      	bne.n	800899e <memcpy+0xe>
 80089aa:	bd10      	pop	{r4, pc}

080089ac <__assert_func>:
 80089ac:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80089ae:	4614      	mov	r4, r2
 80089b0:	461a      	mov	r2, r3
 80089b2:	4b09      	ldr	r3, [pc, #36]	@ (80089d8 <__assert_func+0x2c>)
 80089b4:	681b      	ldr	r3, [r3, #0]
 80089b6:	4605      	mov	r5, r0
 80089b8:	68d8      	ldr	r0, [r3, #12]
 80089ba:	b954      	cbnz	r4, 80089d2 <__assert_func+0x26>
 80089bc:	4b07      	ldr	r3, [pc, #28]	@ (80089dc <__assert_func+0x30>)
 80089be:	461c      	mov	r4, r3
 80089c0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80089c4:	9100      	str	r1, [sp, #0]
 80089c6:	462b      	mov	r3, r5
 80089c8:	4905      	ldr	r1, [pc, #20]	@ (80089e0 <__assert_func+0x34>)
 80089ca:	f000 f86f 	bl	8008aac <fiprintf>
 80089ce:	f000 f87f 	bl	8008ad0 <abort>
 80089d2:	4b04      	ldr	r3, [pc, #16]	@ (80089e4 <__assert_func+0x38>)
 80089d4:	e7f4      	b.n	80089c0 <__assert_func+0x14>
 80089d6:	bf00      	nop
 80089d8:	20000034 	.word	0x20000034
 80089dc:	080092e6 	.word	0x080092e6
 80089e0:	080092b8 	.word	0x080092b8
 80089e4:	080092ab 	.word	0x080092ab

080089e8 <_calloc_r>:
 80089e8:	b570      	push	{r4, r5, r6, lr}
 80089ea:	fba1 5402 	umull	r5, r4, r1, r2
 80089ee:	b93c      	cbnz	r4, 8008a00 <_calloc_r+0x18>
 80089f0:	4629      	mov	r1, r5
 80089f2:	f7ff f991 	bl	8007d18 <_malloc_r>
 80089f6:	4606      	mov	r6, r0
 80089f8:	b928      	cbnz	r0, 8008a06 <_calloc_r+0x1e>
 80089fa:	2600      	movs	r6, #0
 80089fc:	4630      	mov	r0, r6
 80089fe:	bd70      	pop	{r4, r5, r6, pc}
 8008a00:	220c      	movs	r2, #12
 8008a02:	6002      	str	r2, [r0, #0]
 8008a04:	e7f9      	b.n	80089fa <_calloc_r+0x12>
 8008a06:	462a      	mov	r2, r5
 8008a08:	4621      	mov	r1, r4
 8008a0a:	f7fe fa42 	bl	8006e92 <memset>
 8008a0e:	e7f5      	b.n	80089fc <_calloc_r+0x14>

08008a10 <__ascii_mbtowc>:
 8008a10:	b082      	sub	sp, #8
 8008a12:	b901      	cbnz	r1, 8008a16 <__ascii_mbtowc+0x6>
 8008a14:	a901      	add	r1, sp, #4
 8008a16:	b142      	cbz	r2, 8008a2a <__ascii_mbtowc+0x1a>
 8008a18:	b14b      	cbz	r3, 8008a2e <__ascii_mbtowc+0x1e>
 8008a1a:	7813      	ldrb	r3, [r2, #0]
 8008a1c:	600b      	str	r3, [r1, #0]
 8008a1e:	7812      	ldrb	r2, [r2, #0]
 8008a20:	1e10      	subs	r0, r2, #0
 8008a22:	bf18      	it	ne
 8008a24:	2001      	movne	r0, #1
 8008a26:	b002      	add	sp, #8
 8008a28:	4770      	bx	lr
 8008a2a:	4610      	mov	r0, r2
 8008a2c:	e7fb      	b.n	8008a26 <__ascii_mbtowc+0x16>
 8008a2e:	f06f 0001 	mvn.w	r0, #1
 8008a32:	e7f8      	b.n	8008a26 <__ascii_mbtowc+0x16>

08008a34 <_realloc_r>:
 8008a34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008a38:	4680      	mov	r8, r0
 8008a3a:	4615      	mov	r5, r2
 8008a3c:	460c      	mov	r4, r1
 8008a3e:	b921      	cbnz	r1, 8008a4a <_realloc_r+0x16>
 8008a40:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008a44:	4611      	mov	r1, r2
 8008a46:	f7ff b967 	b.w	8007d18 <_malloc_r>
 8008a4a:	b92a      	cbnz	r2, 8008a58 <_realloc_r+0x24>
 8008a4c:	f7ff f8f0 	bl	8007c30 <_free_r>
 8008a50:	2400      	movs	r4, #0
 8008a52:	4620      	mov	r0, r4
 8008a54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008a58:	f000 f841 	bl	8008ade <_malloc_usable_size_r>
 8008a5c:	4285      	cmp	r5, r0
 8008a5e:	4606      	mov	r6, r0
 8008a60:	d802      	bhi.n	8008a68 <_realloc_r+0x34>
 8008a62:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8008a66:	d8f4      	bhi.n	8008a52 <_realloc_r+0x1e>
 8008a68:	4629      	mov	r1, r5
 8008a6a:	4640      	mov	r0, r8
 8008a6c:	f7ff f954 	bl	8007d18 <_malloc_r>
 8008a70:	4607      	mov	r7, r0
 8008a72:	2800      	cmp	r0, #0
 8008a74:	d0ec      	beq.n	8008a50 <_realloc_r+0x1c>
 8008a76:	42b5      	cmp	r5, r6
 8008a78:	462a      	mov	r2, r5
 8008a7a:	4621      	mov	r1, r4
 8008a7c:	bf28      	it	cs
 8008a7e:	4632      	movcs	r2, r6
 8008a80:	f7ff ff86 	bl	8008990 <memcpy>
 8008a84:	4621      	mov	r1, r4
 8008a86:	4640      	mov	r0, r8
 8008a88:	f7ff f8d2 	bl	8007c30 <_free_r>
 8008a8c:	463c      	mov	r4, r7
 8008a8e:	e7e0      	b.n	8008a52 <_realloc_r+0x1e>

08008a90 <__ascii_wctomb>:
 8008a90:	4603      	mov	r3, r0
 8008a92:	4608      	mov	r0, r1
 8008a94:	b141      	cbz	r1, 8008aa8 <__ascii_wctomb+0x18>
 8008a96:	2aff      	cmp	r2, #255	@ 0xff
 8008a98:	d904      	bls.n	8008aa4 <__ascii_wctomb+0x14>
 8008a9a:	228a      	movs	r2, #138	@ 0x8a
 8008a9c:	601a      	str	r2, [r3, #0]
 8008a9e:	f04f 30ff 	mov.w	r0, #4294967295
 8008aa2:	4770      	bx	lr
 8008aa4:	700a      	strb	r2, [r1, #0]
 8008aa6:	2001      	movs	r0, #1
 8008aa8:	4770      	bx	lr
	...

08008aac <fiprintf>:
 8008aac:	b40e      	push	{r1, r2, r3}
 8008aae:	b503      	push	{r0, r1, lr}
 8008ab0:	4601      	mov	r1, r0
 8008ab2:	ab03      	add	r3, sp, #12
 8008ab4:	4805      	ldr	r0, [pc, #20]	@ (8008acc <fiprintf+0x20>)
 8008ab6:	f853 2b04 	ldr.w	r2, [r3], #4
 8008aba:	6800      	ldr	r0, [r0, #0]
 8008abc:	9301      	str	r3, [sp, #4]
 8008abe:	f000 f83f 	bl	8008b40 <_vfiprintf_r>
 8008ac2:	b002      	add	sp, #8
 8008ac4:	f85d eb04 	ldr.w	lr, [sp], #4
 8008ac8:	b003      	add	sp, #12
 8008aca:	4770      	bx	lr
 8008acc:	20000034 	.word	0x20000034

08008ad0 <abort>:
 8008ad0:	b508      	push	{r3, lr}
 8008ad2:	2006      	movs	r0, #6
 8008ad4:	f000 fa08 	bl	8008ee8 <raise>
 8008ad8:	2001      	movs	r0, #1
 8008ada:	f7f8 ffb5 	bl	8001a48 <_exit>

08008ade <_malloc_usable_size_r>:
 8008ade:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008ae2:	1f18      	subs	r0, r3, #4
 8008ae4:	2b00      	cmp	r3, #0
 8008ae6:	bfbc      	itt	lt
 8008ae8:	580b      	ldrlt	r3, [r1, r0]
 8008aea:	18c0      	addlt	r0, r0, r3
 8008aec:	4770      	bx	lr

08008aee <__sfputc_r>:
 8008aee:	6893      	ldr	r3, [r2, #8]
 8008af0:	3b01      	subs	r3, #1
 8008af2:	2b00      	cmp	r3, #0
 8008af4:	b410      	push	{r4}
 8008af6:	6093      	str	r3, [r2, #8]
 8008af8:	da08      	bge.n	8008b0c <__sfputc_r+0x1e>
 8008afa:	6994      	ldr	r4, [r2, #24]
 8008afc:	42a3      	cmp	r3, r4
 8008afe:	db01      	blt.n	8008b04 <__sfputc_r+0x16>
 8008b00:	290a      	cmp	r1, #10
 8008b02:	d103      	bne.n	8008b0c <__sfputc_r+0x1e>
 8008b04:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008b08:	f000 b932 	b.w	8008d70 <__swbuf_r>
 8008b0c:	6813      	ldr	r3, [r2, #0]
 8008b0e:	1c58      	adds	r0, r3, #1
 8008b10:	6010      	str	r0, [r2, #0]
 8008b12:	7019      	strb	r1, [r3, #0]
 8008b14:	4608      	mov	r0, r1
 8008b16:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008b1a:	4770      	bx	lr

08008b1c <__sfputs_r>:
 8008b1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b1e:	4606      	mov	r6, r0
 8008b20:	460f      	mov	r7, r1
 8008b22:	4614      	mov	r4, r2
 8008b24:	18d5      	adds	r5, r2, r3
 8008b26:	42ac      	cmp	r4, r5
 8008b28:	d101      	bne.n	8008b2e <__sfputs_r+0x12>
 8008b2a:	2000      	movs	r0, #0
 8008b2c:	e007      	b.n	8008b3e <__sfputs_r+0x22>
 8008b2e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008b32:	463a      	mov	r2, r7
 8008b34:	4630      	mov	r0, r6
 8008b36:	f7ff ffda 	bl	8008aee <__sfputc_r>
 8008b3a:	1c43      	adds	r3, r0, #1
 8008b3c:	d1f3      	bne.n	8008b26 <__sfputs_r+0xa>
 8008b3e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008b40 <_vfiprintf_r>:
 8008b40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b44:	460d      	mov	r5, r1
 8008b46:	b09d      	sub	sp, #116	@ 0x74
 8008b48:	4614      	mov	r4, r2
 8008b4a:	4698      	mov	r8, r3
 8008b4c:	4606      	mov	r6, r0
 8008b4e:	b118      	cbz	r0, 8008b58 <_vfiprintf_r+0x18>
 8008b50:	6a03      	ldr	r3, [r0, #32]
 8008b52:	b90b      	cbnz	r3, 8008b58 <_vfiprintf_r+0x18>
 8008b54:	f7fe f904 	bl	8006d60 <__sinit>
 8008b58:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008b5a:	07d9      	lsls	r1, r3, #31
 8008b5c:	d405      	bmi.n	8008b6a <_vfiprintf_r+0x2a>
 8008b5e:	89ab      	ldrh	r3, [r5, #12]
 8008b60:	059a      	lsls	r2, r3, #22
 8008b62:	d402      	bmi.n	8008b6a <_vfiprintf_r+0x2a>
 8008b64:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008b66:	f7fe fa12 	bl	8006f8e <__retarget_lock_acquire_recursive>
 8008b6a:	89ab      	ldrh	r3, [r5, #12]
 8008b6c:	071b      	lsls	r3, r3, #28
 8008b6e:	d501      	bpl.n	8008b74 <_vfiprintf_r+0x34>
 8008b70:	692b      	ldr	r3, [r5, #16]
 8008b72:	b99b      	cbnz	r3, 8008b9c <_vfiprintf_r+0x5c>
 8008b74:	4629      	mov	r1, r5
 8008b76:	4630      	mov	r0, r6
 8008b78:	f000 f938 	bl	8008dec <__swsetup_r>
 8008b7c:	b170      	cbz	r0, 8008b9c <_vfiprintf_r+0x5c>
 8008b7e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008b80:	07dc      	lsls	r4, r3, #31
 8008b82:	d504      	bpl.n	8008b8e <_vfiprintf_r+0x4e>
 8008b84:	f04f 30ff 	mov.w	r0, #4294967295
 8008b88:	b01d      	add	sp, #116	@ 0x74
 8008b8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b8e:	89ab      	ldrh	r3, [r5, #12]
 8008b90:	0598      	lsls	r0, r3, #22
 8008b92:	d4f7      	bmi.n	8008b84 <_vfiprintf_r+0x44>
 8008b94:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008b96:	f7fe f9fb 	bl	8006f90 <__retarget_lock_release_recursive>
 8008b9a:	e7f3      	b.n	8008b84 <_vfiprintf_r+0x44>
 8008b9c:	2300      	movs	r3, #0
 8008b9e:	9309      	str	r3, [sp, #36]	@ 0x24
 8008ba0:	2320      	movs	r3, #32
 8008ba2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008ba6:	f8cd 800c 	str.w	r8, [sp, #12]
 8008baa:	2330      	movs	r3, #48	@ 0x30
 8008bac:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8008d5c <_vfiprintf_r+0x21c>
 8008bb0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008bb4:	f04f 0901 	mov.w	r9, #1
 8008bb8:	4623      	mov	r3, r4
 8008bba:	469a      	mov	sl, r3
 8008bbc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008bc0:	b10a      	cbz	r2, 8008bc6 <_vfiprintf_r+0x86>
 8008bc2:	2a25      	cmp	r2, #37	@ 0x25
 8008bc4:	d1f9      	bne.n	8008bba <_vfiprintf_r+0x7a>
 8008bc6:	ebba 0b04 	subs.w	fp, sl, r4
 8008bca:	d00b      	beq.n	8008be4 <_vfiprintf_r+0xa4>
 8008bcc:	465b      	mov	r3, fp
 8008bce:	4622      	mov	r2, r4
 8008bd0:	4629      	mov	r1, r5
 8008bd2:	4630      	mov	r0, r6
 8008bd4:	f7ff ffa2 	bl	8008b1c <__sfputs_r>
 8008bd8:	3001      	adds	r0, #1
 8008bda:	f000 80a7 	beq.w	8008d2c <_vfiprintf_r+0x1ec>
 8008bde:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008be0:	445a      	add	r2, fp
 8008be2:	9209      	str	r2, [sp, #36]	@ 0x24
 8008be4:	f89a 3000 	ldrb.w	r3, [sl]
 8008be8:	2b00      	cmp	r3, #0
 8008bea:	f000 809f 	beq.w	8008d2c <_vfiprintf_r+0x1ec>
 8008bee:	2300      	movs	r3, #0
 8008bf0:	f04f 32ff 	mov.w	r2, #4294967295
 8008bf4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008bf8:	f10a 0a01 	add.w	sl, sl, #1
 8008bfc:	9304      	str	r3, [sp, #16]
 8008bfe:	9307      	str	r3, [sp, #28]
 8008c00:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008c04:	931a      	str	r3, [sp, #104]	@ 0x68
 8008c06:	4654      	mov	r4, sl
 8008c08:	2205      	movs	r2, #5
 8008c0a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008c0e:	4853      	ldr	r0, [pc, #332]	@ (8008d5c <_vfiprintf_r+0x21c>)
 8008c10:	f7f7 fae6 	bl	80001e0 <memchr>
 8008c14:	9a04      	ldr	r2, [sp, #16]
 8008c16:	b9d8      	cbnz	r0, 8008c50 <_vfiprintf_r+0x110>
 8008c18:	06d1      	lsls	r1, r2, #27
 8008c1a:	bf44      	itt	mi
 8008c1c:	2320      	movmi	r3, #32
 8008c1e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008c22:	0713      	lsls	r3, r2, #28
 8008c24:	bf44      	itt	mi
 8008c26:	232b      	movmi	r3, #43	@ 0x2b
 8008c28:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008c2c:	f89a 3000 	ldrb.w	r3, [sl]
 8008c30:	2b2a      	cmp	r3, #42	@ 0x2a
 8008c32:	d015      	beq.n	8008c60 <_vfiprintf_r+0x120>
 8008c34:	9a07      	ldr	r2, [sp, #28]
 8008c36:	4654      	mov	r4, sl
 8008c38:	2000      	movs	r0, #0
 8008c3a:	f04f 0c0a 	mov.w	ip, #10
 8008c3e:	4621      	mov	r1, r4
 8008c40:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008c44:	3b30      	subs	r3, #48	@ 0x30
 8008c46:	2b09      	cmp	r3, #9
 8008c48:	d94b      	bls.n	8008ce2 <_vfiprintf_r+0x1a2>
 8008c4a:	b1b0      	cbz	r0, 8008c7a <_vfiprintf_r+0x13a>
 8008c4c:	9207      	str	r2, [sp, #28]
 8008c4e:	e014      	b.n	8008c7a <_vfiprintf_r+0x13a>
 8008c50:	eba0 0308 	sub.w	r3, r0, r8
 8008c54:	fa09 f303 	lsl.w	r3, r9, r3
 8008c58:	4313      	orrs	r3, r2
 8008c5a:	9304      	str	r3, [sp, #16]
 8008c5c:	46a2      	mov	sl, r4
 8008c5e:	e7d2      	b.n	8008c06 <_vfiprintf_r+0xc6>
 8008c60:	9b03      	ldr	r3, [sp, #12]
 8008c62:	1d19      	adds	r1, r3, #4
 8008c64:	681b      	ldr	r3, [r3, #0]
 8008c66:	9103      	str	r1, [sp, #12]
 8008c68:	2b00      	cmp	r3, #0
 8008c6a:	bfbb      	ittet	lt
 8008c6c:	425b      	neglt	r3, r3
 8008c6e:	f042 0202 	orrlt.w	r2, r2, #2
 8008c72:	9307      	strge	r3, [sp, #28]
 8008c74:	9307      	strlt	r3, [sp, #28]
 8008c76:	bfb8      	it	lt
 8008c78:	9204      	strlt	r2, [sp, #16]
 8008c7a:	7823      	ldrb	r3, [r4, #0]
 8008c7c:	2b2e      	cmp	r3, #46	@ 0x2e
 8008c7e:	d10a      	bne.n	8008c96 <_vfiprintf_r+0x156>
 8008c80:	7863      	ldrb	r3, [r4, #1]
 8008c82:	2b2a      	cmp	r3, #42	@ 0x2a
 8008c84:	d132      	bne.n	8008cec <_vfiprintf_r+0x1ac>
 8008c86:	9b03      	ldr	r3, [sp, #12]
 8008c88:	1d1a      	adds	r2, r3, #4
 8008c8a:	681b      	ldr	r3, [r3, #0]
 8008c8c:	9203      	str	r2, [sp, #12]
 8008c8e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008c92:	3402      	adds	r4, #2
 8008c94:	9305      	str	r3, [sp, #20]
 8008c96:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8008d6c <_vfiprintf_r+0x22c>
 8008c9a:	7821      	ldrb	r1, [r4, #0]
 8008c9c:	2203      	movs	r2, #3
 8008c9e:	4650      	mov	r0, sl
 8008ca0:	f7f7 fa9e 	bl	80001e0 <memchr>
 8008ca4:	b138      	cbz	r0, 8008cb6 <_vfiprintf_r+0x176>
 8008ca6:	9b04      	ldr	r3, [sp, #16]
 8008ca8:	eba0 000a 	sub.w	r0, r0, sl
 8008cac:	2240      	movs	r2, #64	@ 0x40
 8008cae:	4082      	lsls	r2, r0
 8008cb0:	4313      	orrs	r3, r2
 8008cb2:	3401      	adds	r4, #1
 8008cb4:	9304      	str	r3, [sp, #16]
 8008cb6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008cba:	4829      	ldr	r0, [pc, #164]	@ (8008d60 <_vfiprintf_r+0x220>)
 8008cbc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008cc0:	2206      	movs	r2, #6
 8008cc2:	f7f7 fa8d 	bl	80001e0 <memchr>
 8008cc6:	2800      	cmp	r0, #0
 8008cc8:	d03f      	beq.n	8008d4a <_vfiprintf_r+0x20a>
 8008cca:	4b26      	ldr	r3, [pc, #152]	@ (8008d64 <_vfiprintf_r+0x224>)
 8008ccc:	bb1b      	cbnz	r3, 8008d16 <_vfiprintf_r+0x1d6>
 8008cce:	9b03      	ldr	r3, [sp, #12]
 8008cd0:	3307      	adds	r3, #7
 8008cd2:	f023 0307 	bic.w	r3, r3, #7
 8008cd6:	3308      	adds	r3, #8
 8008cd8:	9303      	str	r3, [sp, #12]
 8008cda:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008cdc:	443b      	add	r3, r7
 8008cde:	9309      	str	r3, [sp, #36]	@ 0x24
 8008ce0:	e76a      	b.n	8008bb8 <_vfiprintf_r+0x78>
 8008ce2:	fb0c 3202 	mla	r2, ip, r2, r3
 8008ce6:	460c      	mov	r4, r1
 8008ce8:	2001      	movs	r0, #1
 8008cea:	e7a8      	b.n	8008c3e <_vfiprintf_r+0xfe>
 8008cec:	2300      	movs	r3, #0
 8008cee:	3401      	adds	r4, #1
 8008cf0:	9305      	str	r3, [sp, #20]
 8008cf2:	4619      	mov	r1, r3
 8008cf4:	f04f 0c0a 	mov.w	ip, #10
 8008cf8:	4620      	mov	r0, r4
 8008cfa:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008cfe:	3a30      	subs	r2, #48	@ 0x30
 8008d00:	2a09      	cmp	r2, #9
 8008d02:	d903      	bls.n	8008d0c <_vfiprintf_r+0x1cc>
 8008d04:	2b00      	cmp	r3, #0
 8008d06:	d0c6      	beq.n	8008c96 <_vfiprintf_r+0x156>
 8008d08:	9105      	str	r1, [sp, #20]
 8008d0a:	e7c4      	b.n	8008c96 <_vfiprintf_r+0x156>
 8008d0c:	fb0c 2101 	mla	r1, ip, r1, r2
 8008d10:	4604      	mov	r4, r0
 8008d12:	2301      	movs	r3, #1
 8008d14:	e7f0      	b.n	8008cf8 <_vfiprintf_r+0x1b8>
 8008d16:	ab03      	add	r3, sp, #12
 8008d18:	9300      	str	r3, [sp, #0]
 8008d1a:	462a      	mov	r2, r5
 8008d1c:	4b12      	ldr	r3, [pc, #72]	@ (8008d68 <_vfiprintf_r+0x228>)
 8008d1e:	a904      	add	r1, sp, #16
 8008d20:	4630      	mov	r0, r6
 8008d22:	f7fd fbd9 	bl	80064d8 <_printf_float>
 8008d26:	4607      	mov	r7, r0
 8008d28:	1c78      	adds	r0, r7, #1
 8008d2a:	d1d6      	bne.n	8008cda <_vfiprintf_r+0x19a>
 8008d2c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008d2e:	07d9      	lsls	r1, r3, #31
 8008d30:	d405      	bmi.n	8008d3e <_vfiprintf_r+0x1fe>
 8008d32:	89ab      	ldrh	r3, [r5, #12]
 8008d34:	059a      	lsls	r2, r3, #22
 8008d36:	d402      	bmi.n	8008d3e <_vfiprintf_r+0x1fe>
 8008d38:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008d3a:	f7fe f929 	bl	8006f90 <__retarget_lock_release_recursive>
 8008d3e:	89ab      	ldrh	r3, [r5, #12]
 8008d40:	065b      	lsls	r3, r3, #25
 8008d42:	f53f af1f 	bmi.w	8008b84 <_vfiprintf_r+0x44>
 8008d46:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008d48:	e71e      	b.n	8008b88 <_vfiprintf_r+0x48>
 8008d4a:	ab03      	add	r3, sp, #12
 8008d4c:	9300      	str	r3, [sp, #0]
 8008d4e:	462a      	mov	r2, r5
 8008d50:	4b05      	ldr	r3, [pc, #20]	@ (8008d68 <_vfiprintf_r+0x228>)
 8008d52:	a904      	add	r1, sp, #16
 8008d54:	4630      	mov	r0, r6
 8008d56:	f7fd fe57 	bl	8006a08 <_printf_i>
 8008d5a:	e7e4      	b.n	8008d26 <_vfiprintf_r+0x1e6>
 8008d5c:	08009290 	.word	0x08009290
 8008d60:	0800929a 	.word	0x0800929a
 8008d64:	080064d9 	.word	0x080064d9
 8008d68:	08008b1d 	.word	0x08008b1d
 8008d6c:	08009296 	.word	0x08009296

08008d70 <__swbuf_r>:
 8008d70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d72:	460e      	mov	r6, r1
 8008d74:	4614      	mov	r4, r2
 8008d76:	4605      	mov	r5, r0
 8008d78:	b118      	cbz	r0, 8008d82 <__swbuf_r+0x12>
 8008d7a:	6a03      	ldr	r3, [r0, #32]
 8008d7c:	b90b      	cbnz	r3, 8008d82 <__swbuf_r+0x12>
 8008d7e:	f7fd ffef 	bl	8006d60 <__sinit>
 8008d82:	69a3      	ldr	r3, [r4, #24]
 8008d84:	60a3      	str	r3, [r4, #8]
 8008d86:	89a3      	ldrh	r3, [r4, #12]
 8008d88:	071a      	lsls	r2, r3, #28
 8008d8a:	d501      	bpl.n	8008d90 <__swbuf_r+0x20>
 8008d8c:	6923      	ldr	r3, [r4, #16]
 8008d8e:	b943      	cbnz	r3, 8008da2 <__swbuf_r+0x32>
 8008d90:	4621      	mov	r1, r4
 8008d92:	4628      	mov	r0, r5
 8008d94:	f000 f82a 	bl	8008dec <__swsetup_r>
 8008d98:	b118      	cbz	r0, 8008da2 <__swbuf_r+0x32>
 8008d9a:	f04f 37ff 	mov.w	r7, #4294967295
 8008d9e:	4638      	mov	r0, r7
 8008da0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008da2:	6823      	ldr	r3, [r4, #0]
 8008da4:	6922      	ldr	r2, [r4, #16]
 8008da6:	1a98      	subs	r0, r3, r2
 8008da8:	6963      	ldr	r3, [r4, #20]
 8008daa:	b2f6      	uxtb	r6, r6
 8008dac:	4283      	cmp	r3, r0
 8008dae:	4637      	mov	r7, r6
 8008db0:	dc05      	bgt.n	8008dbe <__swbuf_r+0x4e>
 8008db2:	4621      	mov	r1, r4
 8008db4:	4628      	mov	r0, r5
 8008db6:	f7ff fd99 	bl	80088ec <_fflush_r>
 8008dba:	2800      	cmp	r0, #0
 8008dbc:	d1ed      	bne.n	8008d9a <__swbuf_r+0x2a>
 8008dbe:	68a3      	ldr	r3, [r4, #8]
 8008dc0:	3b01      	subs	r3, #1
 8008dc2:	60a3      	str	r3, [r4, #8]
 8008dc4:	6823      	ldr	r3, [r4, #0]
 8008dc6:	1c5a      	adds	r2, r3, #1
 8008dc8:	6022      	str	r2, [r4, #0]
 8008dca:	701e      	strb	r6, [r3, #0]
 8008dcc:	6962      	ldr	r2, [r4, #20]
 8008dce:	1c43      	adds	r3, r0, #1
 8008dd0:	429a      	cmp	r2, r3
 8008dd2:	d004      	beq.n	8008dde <__swbuf_r+0x6e>
 8008dd4:	89a3      	ldrh	r3, [r4, #12]
 8008dd6:	07db      	lsls	r3, r3, #31
 8008dd8:	d5e1      	bpl.n	8008d9e <__swbuf_r+0x2e>
 8008dda:	2e0a      	cmp	r6, #10
 8008ddc:	d1df      	bne.n	8008d9e <__swbuf_r+0x2e>
 8008dde:	4621      	mov	r1, r4
 8008de0:	4628      	mov	r0, r5
 8008de2:	f7ff fd83 	bl	80088ec <_fflush_r>
 8008de6:	2800      	cmp	r0, #0
 8008de8:	d0d9      	beq.n	8008d9e <__swbuf_r+0x2e>
 8008dea:	e7d6      	b.n	8008d9a <__swbuf_r+0x2a>

08008dec <__swsetup_r>:
 8008dec:	b538      	push	{r3, r4, r5, lr}
 8008dee:	4b29      	ldr	r3, [pc, #164]	@ (8008e94 <__swsetup_r+0xa8>)
 8008df0:	4605      	mov	r5, r0
 8008df2:	6818      	ldr	r0, [r3, #0]
 8008df4:	460c      	mov	r4, r1
 8008df6:	b118      	cbz	r0, 8008e00 <__swsetup_r+0x14>
 8008df8:	6a03      	ldr	r3, [r0, #32]
 8008dfa:	b90b      	cbnz	r3, 8008e00 <__swsetup_r+0x14>
 8008dfc:	f7fd ffb0 	bl	8006d60 <__sinit>
 8008e00:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008e04:	0719      	lsls	r1, r3, #28
 8008e06:	d422      	bmi.n	8008e4e <__swsetup_r+0x62>
 8008e08:	06da      	lsls	r2, r3, #27
 8008e0a:	d407      	bmi.n	8008e1c <__swsetup_r+0x30>
 8008e0c:	2209      	movs	r2, #9
 8008e0e:	602a      	str	r2, [r5, #0]
 8008e10:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008e14:	81a3      	strh	r3, [r4, #12]
 8008e16:	f04f 30ff 	mov.w	r0, #4294967295
 8008e1a:	e033      	b.n	8008e84 <__swsetup_r+0x98>
 8008e1c:	0758      	lsls	r0, r3, #29
 8008e1e:	d512      	bpl.n	8008e46 <__swsetup_r+0x5a>
 8008e20:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008e22:	b141      	cbz	r1, 8008e36 <__swsetup_r+0x4a>
 8008e24:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008e28:	4299      	cmp	r1, r3
 8008e2a:	d002      	beq.n	8008e32 <__swsetup_r+0x46>
 8008e2c:	4628      	mov	r0, r5
 8008e2e:	f7fe feff 	bl	8007c30 <_free_r>
 8008e32:	2300      	movs	r3, #0
 8008e34:	6363      	str	r3, [r4, #52]	@ 0x34
 8008e36:	89a3      	ldrh	r3, [r4, #12]
 8008e38:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008e3c:	81a3      	strh	r3, [r4, #12]
 8008e3e:	2300      	movs	r3, #0
 8008e40:	6063      	str	r3, [r4, #4]
 8008e42:	6923      	ldr	r3, [r4, #16]
 8008e44:	6023      	str	r3, [r4, #0]
 8008e46:	89a3      	ldrh	r3, [r4, #12]
 8008e48:	f043 0308 	orr.w	r3, r3, #8
 8008e4c:	81a3      	strh	r3, [r4, #12]
 8008e4e:	6923      	ldr	r3, [r4, #16]
 8008e50:	b94b      	cbnz	r3, 8008e66 <__swsetup_r+0x7a>
 8008e52:	89a3      	ldrh	r3, [r4, #12]
 8008e54:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008e58:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008e5c:	d003      	beq.n	8008e66 <__swsetup_r+0x7a>
 8008e5e:	4621      	mov	r1, r4
 8008e60:	4628      	mov	r0, r5
 8008e62:	f000 f883 	bl	8008f6c <__smakebuf_r>
 8008e66:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008e6a:	f013 0201 	ands.w	r2, r3, #1
 8008e6e:	d00a      	beq.n	8008e86 <__swsetup_r+0x9a>
 8008e70:	2200      	movs	r2, #0
 8008e72:	60a2      	str	r2, [r4, #8]
 8008e74:	6962      	ldr	r2, [r4, #20]
 8008e76:	4252      	negs	r2, r2
 8008e78:	61a2      	str	r2, [r4, #24]
 8008e7a:	6922      	ldr	r2, [r4, #16]
 8008e7c:	b942      	cbnz	r2, 8008e90 <__swsetup_r+0xa4>
 8008e7e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8008e82:	d1c5      	bne.n	8008e10 <__swsetup_r+0x24>
 8008e84:	bd38      	pop	{r3, r4, r5, pc}
 8008e86:	0799      	lsls	r1, r3, #30
 8008e88:	bf58      	it	pl
 8008e8a:	6962      	ldrpl	r2, [r4, #20]
 8008e8c:	60a2      	str	r2, [r4, #8]
 8008e8e:	e7f4      	b.n	8008e7a <__swsetup_r+0x8e>
 8008e90:	2000      	movs	r0, #0
 8008e92:	e7f7      	b.n	8008e84 <__swsetup_r+0x98>
 8008e94:	20000034 	.word	0x20000034

08008e98 <_raise_r>:
 8008e98:	291f      	cmp	r1, #31
 8008e9a:	b538      	push	{r3, r4, r5, lr}
 8008e9c:	4605      	mov	r5, r0
 8008e9e:	460c      	mov	r4, r1
 8008ea0:	d904      	bls.n	8008eac <_raise_r+0x14>
 8008ea2:	2316      	movs	r3, #22
 8008ea4:	6003      	str	r3, [r0, #0]
 8008ea6:	f04f 30ff 	mov.w	r0, #4294967295
 8008eaa:	bd38      	pop	{r3, r4, r5, pc}
 8008eac:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8008eae:	b112      	cbz	r2, 8008eb6 <_raise_r+0x1e>
 8008eb0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008eb4:	b94b      	cbnz	r3, 8008eca <_raise_r+0x32>
 8008eb6:	4628      	mov	r0, r5
 8008eb8:	f000 f830 	bl	8008f1c <_getpid_r>
 8008ebc:	4622      	mov	r2, r4
 8008ebe:	4601      	mov	r1, r0
 8008ec0:	4628      	mov	r0, r5
 8008ec2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008ec6:	f000 b817 	b.w	8008ef8 <_kill_r>
 8008eca:	2b01      	cmp	r3, #1
 8008ecc:	d00a      	beq.n	8008ee4 <_raise_r+0x4c>
 8008ece:	1c59      	adds	r1, r3, #1
 8008ed0:	d103      	bne.n	8008eda <_raise_r+0x42>
 8008ed2:	2316      	movs	r3, #22
 8008ed4:	6003      	str	r3, [r0, #0]
 8008ed6:	2001      	movs	r0, #1
 8008ed8:	e7e7      	b.n	8008eaa <_raise_r+0x12>
 8008eda:	2100      	movs	r1, #0
 8008edc:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8008ee0:	4620      	mov	r0, r4
 8008ee2:	4798      	blx	r3
 8008ee4:	2000      	movs	r0, #0
 8008ee6:	e7e0      	b.n	8008eaa <_raise_r+0x12>

08008ee8 <raise>:
 8008ee8:	4b02      	ldr	r3, [pc, #8]	@ (8008ef4 <raise+0xc>)
 8008eea:	4601      	mov	r1, r0
 8008eec:	6818      	ldr	r0, [r3, #0]
 8008eee:	f7ff bfd3 	b.w	8008e98 <_raise_r>
 8008ef2:	bf00      	nop
 8008ef4:	20000034 	.word	0x20000034

08008ef8 <_kill_r>:
 8008ef8:	b538      	push	{r3, r4, r5, lr}
 8008efa:	4d07      	ldr	r5, [pc, #28]	@ (8008f18 <_kill_r+0x20>)
 8008efc:	2300      	movs	r3, #0
 8008efe:	4604      	mov	r4, r0
 8008f00:	4608      	mov	r0, r1
 8008f02:	4611      	mov	r1, r2
 8008f04:	602b      	str	r3, [r5, #0]
 8008f06:	f7f8 fd8f 	bl	8001a28 <_kill>
 8008f0a:	1c43      	adds	r3, r0, #1
 8008f0c:	d102      	bne.n	8008f14 <_kill_r+0x1c>
 8008f0e:	682b      	ldr	r3, [r5, #0]
 8008f10:	b103      	cbz	r3, 8008f14 <_kill_r+0x1c>
 8008f12:	6023      	str	r3, [r4, #0]
 8008f14:	bd38      	pop	{r3, r4, r5, pc}
 8008f16:	bf00      	nop
 8008f18:	20000524 	.word	0x20000524

08008f1c <_getpid_r>:
 8008f1c:	f7f8 bd7c 	b.w	8001a18 <_getpid>

08008f20 <__swhatbuf_r>:
 8008f20:	b570      	push	{r4, r5, r6, lr}
 8008f22:	460c      	mov	r4, r1
 8008f24:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008f28:	2900      	cmp	r1, #0
 8008f2a:	b096      	sub	sp, #88	@ 0x58
 8008f2c:	4615      	mov	r5, r2
 8008f2e:	461e      	mov	r6, r3
 8008f30:	da0d      	bge.n	8008f4e <__swhatbuf_r+0x2e>
 8008f32:	89a3      	ldrh	r3, [r4, #12]
 8008f34:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008f38:	f04f 0100 	mov.w	r1, #0
 8008f3c:	bf14      	ite	ne
 8008f3e:	2340      	movne	r3, #64	@ 0x40
 8008f40:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008f44:	2000      	movs	r0, #0
 8008f46:	6031      	str	r1, [r6, #0]
 8008f48:	602b      	str	r3, [r5, #0]
 8008f4a:	b016      	add	sp, #88	@ 0x58
 8008f4c:	bd70      	pop	{r4, r5, r6, pc}
 8008f4e:	466a      	mov	r2, sp
 8008f50:	f000 f848 	bl	8008fe4 <_fstat_r>
 8008f54:	2800      	cmp	r0, #0
 8008f56:	dbec      	blt.n	8008f32 <__swhatbuf_r+0x12>
 8008f58:	9901      	ldr	r1, [sp, #4]
 8008f5a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008f5e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008f62:	4259      	negs	r1, r3
 8008f64:	4159      	adcs	r1, r3
 8008f66:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008f6a:	e7eb      	b.n	8008f44 <__swhatbuf_r+0x24>

08008f6c <__smakebuf_r>:
 8008f6c:	898b      	ldrh	r3, [r1, #12]
 8008f6e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008f70:	079d      	lsls	r5, r3, #30
 8008f72:	4606      	mov	r6, r0
 8008f74:	460c      	mov	r4, r1
 8008f76:	d507      	bpl.n	8008f88 <__smakebuf_r+0x1c>
 8008f78:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008f7c:	6023      	str	r3, [r4, #0]
 8008f7e:	6123      	str	r3, [r4, #16]
 8008f80:	2301      	movs	r3, #1
 8008f82:	6163      	str	r3, [r4, #20]
 8008f84:	b003      	add	sp, #12
 8008f86:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008f88:	ab01      	add	r3, sp, #4
 8008f8a:	466a      	mov	r2, sp
 8008f8c:	f7ff ffc8 	bl	8008f20 <__swhatbuf_r>
 8008f90:	9f00      	ldr	r7, [sp, #0]
 8008f92:	4605      	mov	r5, r0
 8008f94:	4639      	mov	r1, r7
 8008f96:	4630      	mov	r0, r6
 8008f98:	f7fe febe 	bl	8007d18 <_malloc_r>
 8008f9c:	b948      	cbnz	r0, 8008fb2 <__smakebuf_r+0x46>
 8008f9e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008fa2:	059a      	lsls	r2, r3, #22
 8008fa4:	d4ee      	bmi.n	8008f84 <__smakebuf_r+0x18>
 8008fa6:	f023 0303 	bic.w	r3, r3, #3
 8008faa:	f043 0302 	orr.w	r3, r3, #2
 8008fae:	81a3      	strh	r3, [r4, #12]
 8008fb0:	e7e2      	b.n	8008f78 <__smakebuf_r+0xc>
 8008fb2:	89a3      	ldrh	r3, [r4, #12]
 8008fb4:	6020      	str	r0, [r4, #0]
 8008fb6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008fba:	81a3      	strh	r3, [r4, #12]
 8008fbc:	9b01      	ldr	r3, [sp, #4]
 8008fbe:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008fc2:	b15b      	cbz	r3, 8008fdc <__smakebuf_r+0x70>
 8008fc4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008fc8:	4630      	mov	r0, r6
 8008fca:	f000 f81d 	bl	8009008 <_isatty_r>
 8008fce:	b128      	cbz	r0, 8008fdc <__smakebuf_r+0x70>
 8008fd0:	89a3      	ldrh	r3, [r4, #12]
 8008fd2:	f023 0303 	bic.w	r3, r3, #3
 8008fd6:	f043 0301 	orr.w	r3, r3, #1
 8008fda:	81a3      	strh	r3, [r4, #12]
 8008fdc:	89a3      	ldrh	r3, [r4, #12]
 8008fde:	431d      	orrs	r5, r3
 8008fe0:	81a5      	strh	r5, [r4, #12]
 8008fe2:	e7cf      	b.n	8008f84 <__smakebuf_r+0x18>

08008fe4 <_fstat_r>:
 8008fe4:	b538      	push	{r3, r4, r5, lr}
 8008fe6:	4d07      	ldr	r5, [pc, #28]	@ (8009004 <_fstat_r+0x20>)
 8008fe8:	2300      	movs	r3, #0
 8008fea:	4604      	mov	r4, r0
 8008fec:	4608      	mov	r0, r1
 8008fee:	4611      	mov	r1, r2
 8008ff0:	602b      	str	r3, [r5, #0]
 8008ff2:	f7f8 fd79 	bl	8001ae8 <_fstat>
 8008ff6:	1c43      	adds	r3, r0, #1
 8008ff8:	d102      	bne.n	8009000 <_fstat_r+0x1c>
 8008ffa:	682b      	ldr	r3, [r5, #0]
 8008ffc:	b103      	cbz	r3, 8009000 <_fstat_r+0x1c>
 8008ffe:	6023      	str	r3, [r4, #0]
 8009000:	bd38      	pop	{r3, r4, r5, pc}
 8009002:	bf00      	nop
 8009004:	20000524 	.word	0x20000524

08009008 <_isatty_r>:
 8009008:	b538      	push	{r3, r4, r5, lr}
 800900a:	4d06      	ldr	r5, [pc, #24]	@ (8009024 <_isatty_r+0x1c>)
 800900c:	2300      	movs	r3, #0
 800900e:	4604      	mov	r4, r0
 8009010:	4608      	mov	r0, r1
 8009012:	602b      	str	r3, [r5, #0]
 8009014:	f7f8 fd78 	bl	8001b08 <_isatty>
 8009018:	1c43      	adds	r3, r0, #1
 800901a:	d102      	bne.n	8009022 <_isatty_r+0x1a>
 800901c:	682b      	ldr	r3, [r5, #0]
 800901e:	b103      	cbz	r3, 8009022 <_isatty_r+0x1a>
 8009020:	6023      	str	r3, [r4, #0]
 8009022:	bd38      	pop	{r3, r4, r5, pc}
 8009024:	20000524 	.word	0x20000524

08009028 <_init>:
 8009028:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800902a:	bf00      	nop
 800902c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800902e:	bc08      	pop	{r3}
 8009030:	469e      	mov	lr, r3
 8009032:	4770      	bx	lr

08009034 <_fini>:
 8009034:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009036:	bf00      	nop
 8009038:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800903a:	bc08      	pop	{r3}
 800903c:	469e      	mov	lr, r3
 800903e:	4770      	bx	lr
