version 3
PGAload.vhd
PGAload
VHDL
VHDL
pgaload_test.xwv
Clocked
-
-
9140000000
ps
GSR:false
PRLD:false
100000000
CLOCK_LIST_BEGIN
CLK
7812000000
7812000000
3000000000
7000000000
0
RISING
CLOCK_LIST_END
SIGNAL_LIST_BEGIN
RESET
CLK
CHAN
CLK
GAIN
CLK
GSET
CLK
ISET
CLK
ISEL
CLK
FILTER
CLK
FSET
CLK
PGARESET
CLK
SCLK
CLK
RCLK
CLK
SOUT
CLK
SIGNAL_LIST_END
SIGNALS_NOT_ON_DISPLAY
SCLK_DIFF
RCLK_DIFF
SOUT_DIFF
SIGNALS_NOT_ON_DISPLAY_END
MARKER_LIST_BEGIN
MARKER_LIST_END
MEASURE_LIST_BEGIN
MEASURE_LIST_END
SIGNAL_ORDER_BEGIN
SIGNAL_ORDER_END
-X-X-X-
NOTE: This file was converted from the Granite version
