static inline void append_dec_op1(u32 *desc, u32 type)\r\n{\r\nu32 *jump_cmd, *uncond_jump_cmd;\r\nif ((type & OP_ALG_ALGSEL_MASK) != OP_ALG_ALGSEL_AES) {\r\nappend_operation(desc, type | OP_ALG_AS_INITFINAL |\r\nOP_ALG_DECRYPT);\r\nreturn;\r\n}\r\njump_cmd = append_jump(desc, JUMP_TEST_ALL | JUMP_COND_SHRD);\r\nappend_operation(desc, type | OP_ALG_AS_INITFINAL |\r\nOP_ALG_DECRYPT);\r\nuncond_jump_cmd = append_jump(desc, JUMP_TEST_ALL);\r\nset_jump_tgt_here(desc, jump_cmd);\r\nappend_operation(desc, type | OP_ALG_AS_INITFINAL |\r\nOP_ALG_DECRYPT | OP_ALG_AAI_DK);\r\nset_jump_tgt_here(desc, uncond_jump_cmd);\r\n}\r\nstatic inline void aead_append_src_dst(u32 *desc, u32 msg_type)\r\n{\r\nappend_seq_fifo_store(desc, 0, FIFOST_TYPE_MESSAGE_DATA | KEY_VLF);\r\nappend_seq_fifo_load(desc, 0, FIFOLD_CLASS_BOTH |\r\nKEY_VLF | msg_type | FIFOLD_TYPE_LASTBOTH);\r\n}\r\nstatic inline void ablkcipher_append_src_dst(u32 *desc)\r\n{\r\nappend_math_add(desc, VARSEQOUTLEN, SEQINLEN, REG0, CAAM_CMD_SZ);\r\nappend_math_add(desc, VARSEQINLEN, SEQINLEN, REG0, CAAM_CMD_SZ);\r\nappend_seq_fifo_load(desc, 0, FIFOLD_CLASS_CLASS1 |\r\nKEY_VLF | FIFOLD_TYPE_MSG | FIFOLD_TYPE_LAST1);\r\nappend_seq_fifo_store(desc, 0, FIFOST_TYPE_MESSAGE_DATA | KEY_VLF);\r\n}\r\nstatic void append_key_aead(u32 *desc, struct caam_ctx *ctx,\r\nint keys_fit_inline, bool is_rfc3686)\r\n{\r\nu32 *nonce;\r\nunsigned int enckeylen = ctx->enckeylen;\r\nif (is_rfc3686)\r\nenckeylen -= CTR_RFC3686_NONCE_SIZE;\r\nif (keys_fit_inline) {\r\nappend_key_as_imm(desc, ctx->key, ctx->split_key_pad_len,\r\nctx->split_key_len, CLASS_2 |\r\nKEY_DEST_MDHA_SPLIT | KEY_ENC);\r\nappend_key_as_imm(desc, (void *)ctx->key +\r\nctx->split_key_pad_len, enckeylen,\r\nenckeylen, CLASS_1 | KEY_DEST_CLASS_REG);\r\n} else {\r\nappend_key(desc, ctx->key_dma, ctx->split_key_len, CLASS_2 |\r\nKEY_DEST_MDHA_SPLIT | KEY_ENC);\r\nappend_key(desc, ctx->key_dma + ctx->split_key_pad_len,\r\nenckeylen, CLASS_1 | KEY_DEST_CLASS_REG);\r\n}\r\nif (is_rfc3686) {\r\nnonce = (u32 *)((void *)ctx->key + ctx->split_key_pad_len +\r\nenckeylen);\r\nappend_load_imm_u32(desc, *nonce, LDST_CLASS_IND_CCB |\r\nLDST_SRCDST_BYTE_OUTFIFO | LDST_IMM);\r\nappend_move(desc,\r\nMOVE_SRC_OUTFIFO |\r\nMOVE_DEST_CLASS1CTX |\r\n(16 << MOVE_OFFSET_SHIFT) |\r\n(CTR_RFC3686_NONCE_SIZE << MOVE_LEN_SHIFT));\r\n}\r\n}\r\nstatic void init_sh_desc_key_aead(u32 *desc, struct caam_ctx *ctx,\r\nint keys_fit_inline, bool is_rfc3686)\r\n{\r\nu32 *key_jump_cmd;\r\ninit_sh_desc(desc, HDR_SHARE_SERIAL | HDR_SAVECTX);\r\nkey_jump_cmd = append_jump(desc, JUMP_JSL | JUMP_TEST_ALL |\r\nJUMP_COND_SHRD);\r\nappend_key_aead(desc, ctx, keys_fit_inline, is_rfc3686);\r\nset_jump_tgt_here(desc, key_jump_cmd);\r\n}\r\nstatic int aead_null_set_sh_desc(struct crypto_aead *aead)\r\n{\r\nstruct caam_ctx *ctx = crypto_aead_ctx(aead);\r\nstruct device *jrdev = ctx->jrdev;\r\nbool keys_fit_inline = false;\r\nu32 *key_jump_cmd, *jump_cmd, *read_move_cmd, *write_move_cmd;\r\nu32 *desc;\r\nif (DESC_AEAD_NULL_ENC_LEN + AEAD_DESC_JOB_IO_LEN +\r\nctx->split_key_pad_len <= CAAM_DESC_BYTES_MAX)\r\nkeys_fit_inline = true;\r\ndesc = ctx->sh_desc_enc;\r\ninit_sh_desc(desc, HDR_SHARE_SERIAL);\r\nkey_jump_cmd = append_jump(desc, JUMP_JSL | JUMP_TEST_ALL |\r\nJUMP_COND_SHRD);\r\nif (keys_fit_inline)\r\nappend_key_as_imm(desc, ctx->key, ctx->split_key_pad_len,\r\nctx->split_key_len, CLASS_2 |\r\nKEY_DEST_MDHA_SPLIT | KEY_ENC);\r\nelse\r\nappend_key(desc, ctx->key_dma, ctx->split_key_len, CLASS_2 |\r\nKEY_DEST_MDHA_SPLIT | KEY_ENC);\r\nset_jump_tgt_here(desc, key_jump_cmd);\r\nappend_math_sub(desc, REG3, SEQINLEN, REG0, CAAM_CMD_SZ);\r\nappend_math_add(desc, VARSEQINLEN, ZERO, REG3, CAAM_CMD_SZ);\r\nappend_math_add(desc, VARSEQOUTLEN, ZERO, REG3, CAAM_CMD_SZ);\r\nread_move_cmd = append_move(desc, MOVE_SRC_DESCBUF |\r\nMOVE_DEST_MATH3 |\r\n(0x6 << MOVE_LEN_SHIFT));\r\nwrite_move_cmd = append_move(desc, MOVE_SRC_MATH3 |\r\nMOVE_DEST_DESCBUF |\r\nMOVE_WAITCOMP |\r\n(0x8 << MOVE_LEN_SHIFT));\r\nappend_operation(desc, ctx->class2_alg_type |\r\nOP_ALG_AS_INITFINAL | OP_ALG_ENCRYPT);\r\naead_append_src_dst(desc, FIFOLD_TYPE_MSG | FIFOLD_TYPE_FLUSH1);\r\nset_move_tgt_here(desc, read_move_cmd);\r\nset_move_tgt_here(desc, write_move_cmd);\r\nappend_cmd(desc, CMD_LOAD | DISABLE_AUTO_INFO_FIFO);\r\nappend_move(desc, MOVE_SRC_INFIFO_CL | MOVE_DEST_OUTFIFO |\r\nMOVE_AUX_LS);\r\nappend_seq_store(desc, ctx->authsize, LDST_CLASS_2_CCB |\r\nLDST_SRCDST_BYTE_CONTEXT);\r\nctx->sh_desc_enc_dma = dma_map_single(jrdev, desc,\r\ndesc_bytes(desc),\r\nDMA_TO_DEVICE);\r\nif (dma_mapping_error(jrdev, ctx->sh_desc_enc_dma)) {\r\ndev_err(jrdev, "unable to map shared descriptor\n");\r\nreturn -ENOMEM;\r\n}\r\n#ifdef DEBUG\r\nprint_hex_dump(KERN_ERR,\r\n"aead null enc shdesc@"__stringify(__LINE__)": ",\r\nDUMP_PREFIX_ADDRESS, 16, 4, desc,\r\ndesc_bytes(desc), 1);\r\n#endif\r\nkeys_fit_inline = false;\r\nif (DESC_AEAD_NULL_DEC_LEN + DESC_JOB_IO_LEN +\r\nctx->split_key_pad_len <= CAAM_DESC_BYTES_MAX)\r\nkeys_fit_inline = true;\r\ndesc = ctx->sh_desc_dec;\r\ninit_sh_desc(desc, HDR_SHARE_SERIAL);\r\nkey_jump_cmd = append_jump(desc, JUMP_JSL | JUMP_TEST_ALL |\r\nJUMP_COND_SHRD);\r\nif (keys_fit_inline)\r\nappend_key_as_imm(desc, ctx->key, ctx->split_key_pad_len,\r\nctx->split_key_len, CLASS_2 |\r\nKEY_DEST_MDHA_SPLIT | KEY_ENC);\r\nelse\r\nappend_key(desc, ctx->key_dma, ctx->split_key_len, CLASS_2 |\r\nKEY_DEST_MDHA_SPLIT | KEY_ENC);\r\nset_jump_tgt_here(desc, key_jump_cmd);\r\nappend_operation(desc, ctx->class2_alg_type |\r\nOP_ALG_AS_INITFINAL | OP_ALG_DECRYPT | OP_ALG_ICV_ON);\r\nappend_math_sub(desc, REG2, SEQOUTLEN, REG0, CAAM_CMD_SZ);\r\nappend_math_add(desc, VARSEQINLEN, ZERO, REG2, CAAM_CMD_SZ);\r\nappend_math_add(desc, VARSEQOUTLEN, ZERO, REG2, CAAM_CMD_SZ);\r\nread_move_cmd = append_move(desc, MOVE_SRC_DESCBUF |\r\nMOVE_DEST_MATH2 |\r\n(0x6 << MOVE_LEN_SHIFT));\r\nwrite_move_cmd = append_move(desc, MOVE_SRC_MATH2 |\r\nMOVE_DEST_DESCBUF |\r\nMOVE_WAITCOMP |\r\n(0x8 << MOVE_LEN_SHIFT));\r\naead_append_src_dst(desc, FIFOLD_TYPE_MSG | FIFOLD_TYPE_FLUSH1);\r\njump_cmd = append_jump(desc, JUMP_TEST_ALL);\r\nset_jump_tgt_here(desc, jump_cmd);\r\nset_move_tgt_here(desc, read_move_cmd);\r\nset_move_tgt_here(desc, write_move_cmd);\r\nappend_cmd(desc, CMD_LOAD | DISABLE_AUTO_INFO_FIFO);\r\nappend_move(desc, MOVE_SRC_INFIFO_CL | MOVE_DEST_OUTFIFO |\r\nMOVE_AUX_LS);\r\nappend_cmd(desc, CMD_LOAD | ENABLE_AUTO_INFO_FIFO);\r\nappend_seq_fifo_load(desc, ctx->authsize, FIFOLD_CLASS_CLASS2 |\r\nFIFOLD_TYPE_LAST2 | FIFOLD_TYPE_ICV);\r\nctx->sh_desc_dec_dma = dma_map_single(jrdev, desc,\r\ndesc_bytes(desc),\r\nDMA_TO_DEVICE);\r\nif (dma_mapping_error(jrdev, ctx->sh_desc_dec_dma)) {\r\ndev_err(jrdev, "unable to map shared descriptor\n");\r\nreturn -ENOMEM;\r\n}\r\n#ifdef DEBUG\r\nprint_hex_dump(KERN_ERR,\r\n"aead null dec shdesc@"__stringify(__LINE__)": ",\r\nDUMP_PREFIX_ADDRESS, 16, 4, desc,\r\ndesc_bytes(desc), 1);\r\n#endif\r\nreturn 0;\r\n}\r\nstatic int aead_set_sh_desc(struct crypto_aead *aead)\r\n{\r\nstruct caam_aead_alg *alg = container_of(crypto_aead_alg(aead),\r\nstruct caam_aead_alg, aead);\r\nunsigned int ivsize = crypto_aead_ivsize(aead);\r\nstruct caam_ctx *ctx = crypto_aead_ctx(aead);\r\nstruct device *jrdev = ctx->jrdev;\r\nbool keys_fit_inline;\r\nu32 geniv, moveiv;\r\nu32 ctx1_iv_off = 0;\r\nu32 *desc;\r\nconst bool ctr_mode = ((ctx->class1_alg_type & OP_ALG_AAI_MASK) ==\r\nOP_ALG_AAI_CTR_MOD128);\r\nconst bool is_rfc3686 = alg->caam.rfc3686;\r\nif (!ctx->enckeylen)\r\nreturn aead_null_set_sh_desc(aead);\r\nif (ctr_mode)\r\nctx1_iv_off = 16;\r\nif (is_rfc3686)\r\nctx1_iv_off = 16 + CTR_RFC3686_NONCE_SIZE;\r\nif (alg->caam.geniv)\r\ngoto skip_enc;\r\nkeys_fit_inline = false;\r\nif (DESC_AEAD_ENC_LEN + AUTHENC_DESC_JOB_IO_LEN +\r\nctx->split_key_pad_len + ctx->enckeylen +\r\n(is_rfc3686 ? DESC_AEAD_CTR_RFC3686_LEN : 0) <=\r\nCAAM_DESC_BYTES_MAX)\r\nkeys_fit_inline = true;\r\ndesc = ctx->sh_desc_enc;\r\ninit_sh_desc_key_aead(desc, ctx, keys_fit_inline, is_rfc3686);\r\nappend_operation(desc, ctx->class2_alg_type |\r\nOP_ALG_AS_INITFINAL | OP_ALG_ENCRYPT);\r\nappend_math_add(desc, VARSEQINLEN, ZERO, REG3, CAAM_CMD_SZ);\r\nappend_math_add(desc, VARSEQOUTLEN, ZERO, REG3, CAAM_CMD_SZ);\r\nappend_seq_fifo_store(desc, 0, FIFOST_TYPE_SKIP | FIFOLDST_VLF);\r\nappend_seq_fifo_load(desc, 0, FIFOLD_CLASS_CLASS2 | FIFOLD_TYPE_MSG |\r\nFIFOLDST_VLF);\r\nif (is_rfc3686)\r\nappend_load_imm_u32(desc, be32_to_cpu(1), LDST_IMM |\r\nLDST_CLASS_1_CCB |\r\nLDST_SRCDST_BYTE_CONTEXT |\r\n((ctx1_iv_off + CTR_RFC3686_IV_SIZE) <<\r\nLDST_OFFSET_SHIFT));\r\nappend_operation(desc, ctx->class1_alg_type |\r\nOP_ALG_AS_INITFINAL | OP_ALG_ENCRYPT);\r\nappend_math_add(desc, VARSEQINLEN, SEQINLEN, REG0, CAAM_CMD_SZ);\r\nappend_math_add(desc, VARSEQOUTLEN, SEQINLEN, REG0, CAAM_CMD_SZ);\r\naead_append_src_dst(desc, FIFOLD_TYPE_MSG1OUT2);\r\nappend_seq_store(desc, ctx->authsize, LDST_CLASS_2_CCB |\r\nLDST_SRCDST_BYTE_CONTEXT);\r\nctx->sh_desc_enc_dma = dma_map_single(jrdev, desc,\r\ndesc_bytes(desc),\r\nDMA_TO_DEVICE);\r\nif (dma_mapping_error(jrdev, ctx->sh_desc_enc_dma)) {\r\ndev_err(jrdev, "unable to map shared descriptor\n");\r\nreturn -ENOMEM;\r\n}\r\n#ifdef DEBUG\r\nprint_hex_dump(KERN_ERR, "aead enc shdesc@"__stringify(__LINE__)": ",\r\nDUMP_PREFIX_ADDRESS, 16, 4, desc,\r\ndesc_bytes(desc), 1);\r\n#endif\r\nskip_enc:\r\nkeys_fit_inline = false;\r\nif (DESC_AEAD_DEC_LEN + AUTHENC_DESC_JOB_IO_LEN +\r\nctx->split_key_pad_len + ctx->enckeylen +\r\n(is_rfc3686 ? DESC_AEAD_CTR_RFC3686_LEN : 0) <=\r\nCAAM_DESC_BYTES_MAX)\r\nkeys_fit_inline = true;\r\ndesc = ctx->sh_desc_dec;\r\ninit_sh_desc_key_aead(desc, ctx, keys_fit_inline, is_rfc3686);\r\nappend_operation(desc, ctx->class2_alg_type |\r\nOP_ALG_AS_INITFINAL | OP_ALG_DECRYPT | OP_ALG_ICV_ON);\r\nappend_math_add(desc, VARSEQINLEN, ZERO, REG3, CAAM_CMD_SZ);\r\nappend_math_add(desc, VARSEQOUTLEN, ZERO, REG3, CAAM_CMD_SZ);\r\nappend_seq_fifo_store(desc, 0, FIFOST_TYPE_SKIP | FIFOLDST_VLF);\r\nappend_seq_fifo_load(desc, 0, FIFOLD_CLASS_CLASS2 | FIFOLD_TYPE_MSG |\r\nKEY_VLF);\r\nif (is_rfc3686)\r\nappend_load_imm_u32(desc, be32_to_cpu(1), LDST_IMM |\r\nLDST_CLASS_1_CCB |\r\nLDST_SRCDST_BYTE_CONTEXT |\r\n((ctx1_iv_off + CTR_RFC3686_IV_SIZE) <<\r\nLDST_OFFSET_SHIFT));\r\nif (ctr_mode)\r\nappend_operation(desc, ctx->class1_alg_type |\r\nOP_ALG_AS_INITFINAL | OP_ALG_DECRYPT);\r\nelse\r\nappend_dec_op1(desc, ctx->class1_alg_type);\r\nappend_math_add(desc, VARSEQINLEN, SEQOUTLEN, REG0, CAAM_CMD_SZ);\r\nappend_math_add(desc, VARSEQOUTLEN, SEQOUTLEN, REG0, CAAM_CMD_SZ);\r\naead_append_src_dst(desc, FIFOLD_TYPE_MSG);\r\nappend_seq_fifo_load(desc, ctx->authsize, FIFOLD_CLASS_CLASS2 |\r\nFIFOLD_TYPE_LAST2 | FIFOLD_TYPE_ICV);\r\nctx->sh_desc_dec_dma = dma_map_single(jrdev, desc,\r\ndesc_bytes(desc),\r\nDMA_TO_DEVICE);\r\nif (dma_mapping_error(jrdev, ctx->sh_desc_dec_dma)) {\r\ndev_err(jrdev, "unable to map shared descriptor\n");\r\nreturn -ENOMEM;\r\n}\r\n#ifdef DEBUG\r\nprint_hex_dump(KERN_ERR, "aead dec shdesc@"__stringify(__LINE__)": ",\r\nDUMP_PREFIX_ADDRESS, 16, 4, desc,\r\ndesc_bytes(desc), 1);\r\n#endif\r\nif (!alg->caam.geniv)\r\ngoto skip_givenc;\r\nkeys_fit_inline = false;\r\nif (DESC_AEAD_GIVENC_LEN + AUTHENC_DESC_JOB_IO_LEN +\r\nctx->split_key_pad_len + ctx->enckeylen +\r\n(is_rfc3686 ? DESC_AEAD_CTR_RFC3686_LEN : 0) <=\r\nCAAM_DESC_BYTES_MAX)\r\nkeys_fit_inline = true;\r\ndesc = ctx->sh_desc_givenc;\r\ninit_sh_desc_key_aead(desc, ctx, keys_fit_inline, is_rfc3686);\r\nif (is_rfc3686)\r\ngoto copy_iv;\r\ngeniv = NFIFOENTRY_STYPE_PAD | NFIFOENTRY_DEST_DECO |\r\nNFIFOENTRY_DTYPE_MSG | NFIFOENTRY_LC1 |\r\nNFIFOENTRY_PTYPE_RND | (ivsize << NFIFOENTRY_DLEN_SHIFT);\r\nappend_load_imm_u32(desc, geniv, LDST_CLASS_IND_CCB |\r\nLDST_SRCDST_WORD_INFO_FIFO | LDST_IMM);\r\nappend_cmd(desc, CMD_LOAD | DISABLE_AUTO_INFO_FIFO);\r\nappend_move(desc, MOVE_WAITCOMP |\r\nMOVE_SRC_INFIFO | MOVE_DEST_CLASS1CTX |\r\n(ctx1_iv_off << MOVE_OFFSET_SHIFT) |\r\n(ivsize << MOVE_LEN_SHIFT));\r\nappend_cmd(desc, CMD_LOAD | ENABLE_AUTO_INFO_FIFO);\r\ncopy_iv:\r\nappend_move(desc, MOVE_SRC_CLASS1CTX | MOVE_DEST_OUTFIFO |\r\n(ctx1_iv_off << MOVE_OFFSET_SHIFT) |\r\n(ivsize << MOVE_LEN_SHIFT));\r\nappend_operation(desc, ctx->class2_alg_type |\r\nOP_ALG_AS_INITFINAL | OP_ALG_ENCRYPT);\r\nappend_math_sub_imm_u32(desc, REG3, SEQOUTLEN, IMM, ctx->authsize);\r\nappend_math_add(desc, VARSEQINLEN, ZERO, REG3, CAAM_CMD_SZ);\r\nappend_math_add(desc, VARSEQOUTLEN, ZERO, REG3, CAAM_CMD_SZ);\r\nappend_seq_fifo_store(desc, 0, FIFOST_TYPE_SKIP | FIFOLDST_VLF);\r\nappend_seq_fifo_load(desc, 0, FIFOLD_CLASS_CLASS2 | FIFOLD_TYPE_MSG |\r\nKEY_VLF);\r\nmoveiv = NFIFOENTRY_STYPE_OFIFO | NFIFOENTRY_DEST_CLASS2 |\r\nNFIFOENTRY_DTYPE_MSG | (ivsize << NFIFOENTRY_DLEN_SHIFT);\r\nappend_load_imm_u32(desc, moveiv, LDST_CLASS_IND_CCB |\r\nLDST_SRCDST_WORD_INFO_FIFO | LDST_IMM);\r\nappend_load_imm_u32(desc, ivsize, LDST_CLASS_2_CCB |\r\nLDST_SRCDST_WORD_DATASZ_REG | LDST_IMM);\r\nif (is_rfc3686)\r\nappend_load_imm_u32(desc, be32_to_cpu(1), LDST_IMM |\r\nLDST_CLASS_1_CCB |\r\nLDST_SRCDST_BYTE_CONTEXT |\r\n((ctx1_iv_off + CTR_RFC3686_IV_SIZE) <<\r\nLDST_OFFSET_SHIFT));\r\nappend_operation(desc, ctx->class1_alg_type |\r\nOP_ALG_AS_INITFINAL | OP_ALG_ENCRYPT);\r\nappend_math_add(desc, VARSEQOUTLEN, SEQINLEN, REG0, CAAM_CMD_SZ);\r\nappend_seq_fifo_load(desc, ivsize,\r\nFIFOLD_CLASS_SKIP);\r\nappend_math_add(desc, VARSEQINLEN, SEQINLEN, REG0, CAAM_CMD_SZ);\r\naead_append_src_dst(desc, FIFOLD_TYPE_MSG1OUT2);\r\nappend_seq_store(desc, ctx->authsize, LDST_CLASS_2_CCB |\r\nLDST_SRCDST_BYTE_CONTEXT);\r\nctx->sh_desc_enc_dma = dma_map_single(jrdev, desc,\r\ndesc_bytes(desc),\r\nDMA_TO_DEVICE);\r\nif (dma_mapping_error(jrdev, ctx->sh_desc_givenc_dma)) {\r\ndev_err(jrdev, "unable to map shared descriptor\n");\r\nreturn -ENOMEM;\r\n}\r\n#ifdef DEBUG\r\nprint_hex_dump(KERN_ERR, "aead givenc shdesc@"__stringify(__LINE__)": ",\r\nDUMP_PREFIX_ADDRESS, 16, 4, desc,\r\ndesc_bytes(desc), 1);\r\n#endif\r\nskip_givenc:\r\nreturn 0;\r\n}\r\nstatic int aead_setauthsize(struct crypto_aead *authenc,\r\nunsigned int authsize)\r\n{\r\nstruct caam_ctx *ctx = crypto_aead_ctx(authenc);\r\nctx->authsize = authsize;\r\naead_set_sh_desc(authenc);\r\nreturn 0;\r\n}\r\nstatic int gcm_set_sh_desc(struct crypto_aead *aead)\r\n{\r\nstruct caam_ctx *ctx = crypto_aead_ctx(aead);\r\nstruct device *jrdev = ctx->jrdev;\r\nbool keys_fit_inline = false;\r\nu32 *key_jump_cmd, *zero_payload_jump_cmd,\r\n*zero_assoc_jump_cmd1, *zero_assoc_jump_cmd2;\r\nu32 *desc;\r\nif (!ctx->enckeylen || !ctx->authsize)\r\nreturn 0;\r\nif (DESC_GCM_ENC_LEN + GCM_DESC_JOB_IO_LEN +\r\nctx->enckeylen <= CAAM_DESC_BYTES_MAX)\r\nkeys_fit_inline = true;\r\ndesc = ctx->sh_desc_enc;\r\ninit_sh_desc(desc, HDR_SHARE_SERIAL);\r\nkey_jump_cmd = append_jump(desc, JUMP_JSL | JUMP_TEST_ALL |\r\nJUMP_COND_SHRD | JUMP_COND_SELF);\r\nif (keys_fit_inline)\r\nappend_key_as_imm(desc, (void *)ctx->key, ctx->enckeylen,\r\nctx->enckeylen, CLASS_1 | KEY_DEST_CLASS_REG);\r\nelse\r\nappend_key(desc, ctx->key_dma, ctx->enckeylen,\r\nCLASS_1 | KEY_DEST_CLASS_REG);\r\nset_jump_tgt_here(desc, key_jump_cmd);\r\nappend_operation(desc, ctx->class1_alg_type |\r\nOP_ALG_AS_INITFINAL | OP_ALG_ENCRYPT);\r\nappend_math_sub(desc, VARSEQOUTLEN, SEQINLEN, REG0, CAAM_CMD_SZ);\r\nzero_assoc_jump_cmd2 = append_jump(desc, JUMP_TEST_ALL |\r\nJUMP_COND_MATH_Z);\r\nappend_math_add(desc, VARSEQINLEN, ZERO, REG3, CAAM_CMD_SZ);\r\nzero_assoc_jump_cmd1 = append_jump(desc, JUMP_TEST_ALL |\r\nJUMP_COND_MATH_Z);\r\nappend_math_add(desc, VARSEQOUTLEN, ZERO, REG3, CAAM_CMD_SZ);\r\nappend_seq_fifo_store(desc, 0, FIFOST_TYPE_SKIP | FIFOLDST_VLF);\r\nappend_math_sub(desc, VARSEQOUTLEN, SEQINLEN, REG3, CAAM_CMD_SZ);\r\nzero_payload_jump_cmd = append_jump(desc, JUMP_TEST_ALL |\r\nJUMP_COND_MATH_Z);\r\nappend_seq_fifo_load(desc, 0, FIFOLD_CLASS_CLASS1 | FIFOLDST_VLF |\r\nFIFOLD_TYPE_AAD | FIFOLD_TYPE_FLUSH1);\r\nset_jump_tgt_here(desc, zero_assoc_jump_cmd1);\r\nappend_math_sub(desc, VARSEQINLEN, SEQINLEN, REG0, CAAM_CMD_SZ);\r\nappend_seq_fifo_store(desc, 0, FIFOST_TYPE_MESSAGE_DATA | FIFOLDST_VLF);\r\nappend_seq_fifo_load(desc, 0, FIFOLD_CLASS_CLASS1 | FIFOLDST_VLF |\r\nFIFOLD_TYPE_MSG | FIFOLD_TYPE_LAST1);\r\nappend_jump(desc, JUMP_TEST_ALL | 2);\r\nset_jump_tgt_here(desc, zero_payload_jump_cmd);\r\nappend_seq_fifo_load(desc, 0, FIFOLD_CLASS_CLASS1 | FIFOLDST_VLF |\r\nFIFOLD_TYPE_AAD | FIFOLD_TYPE_LAST1);\r\nset_jump_tgt_here(desc, zero_assoc_jump_cmd2);\r\nappend_seq_store(desc, ctx->authsize, LDST_CLASS_1_CCB |\r\nLDST_SRCDST_BYTE_CONTEXT);\r\nctx->sh_desc_enc_dma = dma_map_single(jrdev, desc,\r\ndesc_bytes(desc),\r\nDMA_TO_DEVICE);\r\nif (dma_mapping_error(jrdev, ctx->sh_desc_enc_dma)) {\r\ndev_err(jrdev, "unable to map shared descriptor\n");\r\nreturn -ENOMEM;\r\n}\r\n#ifdef DEBUG\r\nprint_hex_dump(KERN_ERR, "gcm enc shdesc@"__stringify(__LINE__)": ",\r\nDUMP_PREFIX_ADDRESS, 16, 4, desc,\r\ndesc_bytes(desc), 1);\r\n#endif\r\nkeys_fit_inline = false;\r\nif (DESC_GCM_DEC_LEN + GCM_DESC_JOB_IO_LEN +\r\nctx->enckeylen <= CAAM_DESC_BYTES_MAX)\r\nkeys_fit_inline = true;\r\ndesc = ctx->sh_desc_dec;\r\ninit_sh_desc(desc, HDR_SHARE_SERIAL);\r\nkey_jump_cmd = append_jump(desc, JUMP_JSL |\r\nJUMP_TEST_ALL | JUMP_COND_SHRD |\r\nJUMP_COND_SELF);\r\nif (keys_fit_inline)\r\nappend_key_as_imm(desc, (void *)ctx->key, ctx->enckeylen,\r\nctx->enckeylen, CLASS_1 | KEY_DEST_CLASS_REG);\r\nelse\r\nappend_key(desc, ctx->key_dma, ctx->enckeylen,\r\nCLASS_1 | KEY_DEST_CLASS_REG);\r\nset_jump_tgt_here(desc, key_jump_cmd);\r\nappend_operation(desc, ctx->class1_alg_type |\r\nOP_ALG_AS_INITFINAL | OP_ALG_DECRYPT | OP_ALG_ICV_ON);\r\nappend_math_add(desc, VARSEQINLEN, ZERO, REG3, CAAM_CMD_SZ);\r\nzero_assoc_jump_cmd1 = append_jump(desc, JUMP_TEST_ALL |\r\nJUMP_COND_MATH_Z);\r\nappend_math_add(desc, VARSEQOUTLEN, ZERO, REG3, CAAM_CMD_SZ);\r\nappend_seq_fifo_store(desc, 0, FIFOST_TYPE_SKIP | FIFOLDST_VLF);\r\nappend_seq_fifo_load(desc, 0, FIFOLD_CLASS_CLASS1 | FIFOLDST_VLF |\r\nFIFOLD_TYPE_AAD | FIFOLD_TYPE_FLUSH1);\r\nset_jump_tgt_here(desc, zero_assoc_jump_cmd1);\r\nappend_math_sub(desc, VARSEQINLEN, SEQOUTLEN, REG0, CAAM_CMD_SZ);\r\nzero_payload_jump_cmd = append_jump(desc, JUMP_TEST_ALL |\r\nJUMP_COND_MATH_Z);\r\nappend_math_sub(desc, VARSEQOUTLEN, SEQOUTLEN, REG0, CAAM_CMD_SZ);\r\nappend_seq_fifo_store(desc, 0, FIFOST_TYPE_MESSAGE_DATA | FIFOLDST_VLF);\r\nappend_seq_fifo_load(desc, 0, FIFOLD_CLASS_CLASS1 | FIFOLDST_VLF |\r\nFIFOLD_TYPE_MSG | FIFOLD_TYPE_FLUSH1);\r\nset_jump_tgt_here(desc, zero_payload_jump_cmd);\r\nappend_seq_fifo_load(desc, ctx->authsize, FIFOLD_CLASS_CLASS1 |\r\nFIFOLD_TYPE_ICV | FIFOLD_TYPE_LAST1);\r\nctx->sh_desc_dec_dma = dma_map_single(jrdev, desc,\r\ndesc_bytes(desc),\r\nDMA_TO_DEVICE);\r\nif (dma_mapping_error(jrdev, ctx->sh_desc_dec_dma)) {\r\ndev_err(jrdev, "unable to map shared descriptor\n");\r\nreturn -ENOMEM;\r\n}\r\n#ifdef DEBUG\r\nprint_hex_dump(KERN_ERR, "gcm dec shdesc@"__stringify(__LINE__)": ",\r\nDUMP_PREFIX_ADDRESS, 16, 4, desc,\r\ndesc_bytes(desc), 1);\r\n#endif\r\nreturn 0;\r\n}\r\nstatic int gcm_setauthsize(struct crypto_aead *authenc, unsigned int authsize)\r\n{\r\nstruct caam_ctx *ctx = crypto_aead_ctx(authenc);\r\nctx->authsize = authsize;\r\ngcm_set_sh_desc(authenc);\r\nreturn 0;\r\n}\r\nstatic int rfc4106_set_sh_desc(struct crypto_aead *aead)\r\n{\r\nstruct caam_ctx *ctx = crypto_aead_ctx(aead);\r\nstruct device *jrdev = ctx->jrdev;\r\nbool keys_fit_inline = false;\r\nu32 *key_jump_cmd;\r\nu32 *desc;\r\nif (!ctx->enckeylen || !ctx->authsize)\r\nreturn 0;\r\nif (DESC_RFC4106_ENC_LEN + GCM_DESC_JOB_IO_LEN +\r\nctx->enckeylen <= CAAM_DESC_BYTES_MAX)\r\nkeys_fit_inline = true;\r\ndesc = ctx->sh_desc_enc;\r\ninit_sh_desc(desc, HDR_SHARE_SERIAL);\r\nkey_jump_cmd = append_jump(desc, JUMP_JSL | JUMP_TEST_ALL |\r\nJUMP_COND_SHRD);\r\nif (keys_fit_inline)\r\nappend_key_as_imm(desc, (void *)ctx->key, ctx->enckeylen,\r\nctx->enckeylen, CLASS_1 | KEY_DEST_CLASS_REG);\r\nelse\r\nappend_key(desc, ctx->key_dma, ctx->enckeylen,\r\nCLASS_1 | KEY_DEST_CLASS_REG);\r\nset_jump_tgt_here(desc, key_jump_cmd);\r\nappend_operation(desc, ctx->class1_alg_type |\r\nOP_ALG_AS_INITFINAL | OP_ALG_ENCRYPT);\r\nappend_math_sub_imm_u32(desc, VARSEQINLEN, REG3, IMM, 8);\r\nappend_math_add(desc, VARSEQOUTLEN, ZERO, REG3, CAAM_CMD_SZ);\r\nappend_seq_fifo_load(desc, 0, FIFOLD_CLASS_CLASS1 | FIFOLDST_VLF |\r\nFIFOLD_TYPE_AAD | FIFOLD_TYPE_FLUSH1);\r\nappend_seq_fifo_load(desc, 8, FIFOLD_CLASS_SKIP);\r\nappend_math_sub(desc, VARSEQINLEN, SEQINLEN, REG0, CAAM_CMD_SZ);\r\nappend_seq_fifo_load(desc, 0, FIFOLD_CLASS_CLASS1 | FIFOLD_TYPE_MSG);\r\nappend_seq_fifo_store(desc, 0, FIFOST_TYPE_SKIP | FIFOLDST_VLF);\r\nappend_math_sub(desc, VARSEQOUTLEN, VARSEQINLEN, REG0, CAAM_CMD_SZ);\r\nappend_seq_fifo_store(desc, 0, FIFOST_TYPE_MESSAGE_DATA | FIFOLDST_VLF);\r\nappend_seq_fifo_load(desc, 0, FIFOLD_CLASS_CLASS1 | FIFOLDST_VLF |\r\nFIFOLD_TYPE_MSG | FIFOLD_TYPE_LAST1);\r\nappend_seq_store(desc, ctx->authsize, LDST_CLASS_1_CCB |\r\nLDST_SRCDST_BYTE_CONTEXT);\r\nctx->sh_desc_enc_dma = dma_map_single(jrdev, desc,\r\ndesc_bytes(desc),\r\nDMA_TO_DEVICE);\r\nif (dma_mapping_error(jrdev, ctx->sh_desc_enc_dma)) {\r\ndev_err(jrdev, "unable to map shared descriptor\n");\r\nreturn -ENOMEM;\r\n}\r\n#ifdef DEBUG\r\nprint_hex_dump(KERN_ERR, "rfc4106 enc shdesc@"__stringify(__LINE__)": ",\r\nDUMP_PREFIX_ADDRESS, 16, 4, desc,\r\ndesc_bytes(desc), 1);\r\n#endif\r\nkeys_fit_inline = false;\r\nif (DESC_RFC4106_DEC_LEN + DESC_JOB_IO_LEN +\r\nctx->enckeylen <= CAAM_DESC_BYTES_MAX)\r\nkeys_fit_inline = true;\r\ndesc = ctx->sh_desc_dec;\r\ninit_sh_desc(desc, HDR_SHARE_SERIAL);\r\nkey_jump_cmd = append_jump(desc, JUMP_JSL |\r\nJUMP_TEST_ALL | JUMP_COND_SHRD);\r\nif (keys_fit_inline)\r\nappend_key_as_imm(desc, (void *)ctx->key, ctx->enckeylen,\r\nctx->enckeylen, CLASS_1 | KEY_DEST_CLASS_REG);\r\nelse\r\nappend_key(desc, ctx->key_dma, ctx->enckeylen,\r\nCLASS_1 | KEY_DEST_CLASS_REG);\r\nset_jump_tgt_here(desc, key_jump_cmd);\r\nappend_operation(desc, ctx->class1_alg_type |\r\nOP_ALG_AS_INITFINAL | OP_ALG_DECRYPT | OP_ALG_ICV_ON);\r\nappend_math_sub_imm_u32(desc, VARSEQINLEN, REG3, IMM, 8);\r\nappend_math_add(desc, VARSEQOUTLEN, ZERO, REG3, CAAM_CMD_SZ);\r\nappend_seq_fifo_load(desc, 0, FIFOLD_CLASS_CLASS1 | FIFOLDST_VLF |\r\nFIFOLD_TYPE_AAD | FIFOLD_TYPE_FLUSH1);\r\nappend_seq_fifo_load(desc, 8, FIFOLD_CLASS_SKIP);\r\nappend_math_sub(desc, VARSEQINLEN, SEQOUTLEN, REG3, CAAM_CMD_SZ);\r\nappend_seq_fifo_load(desc, 0, FIFOLD_CLASS_CLASS1 | FIFOLD_TYPE_MSG);\r\nappend_seq_fifo_store(desc, 0, FIFOST_TYPE_SKIP | FIFOLDST_VLF);\r\nappend_math_sub(desc, VARSEQOUTLEN, SEQOUTLEN, REG0, CAAM_CMD_SZ);\r\nappend_seq_fifo_store(desc, 0, FIFOST_TYPE_MESSAGE_DATA | FIFOLDST_VLF);\r\nappend_seq_fifo_load(desc, 0, FIFOLD_CLASS_CLASS1 | FIFOLDST_VLF |\r\nFIFOLD_TYPE_MSG | FIFOLD_TYPE_FLUSH1);\r\nappend_seq_fifo_load(desc, ctx->authsize, FIFOLD_CLASS_CLASS1 |\r\nFIFOLD_TYPE_ICV | FIFOLD_TYPE_LAST1);\r\nctx->sh_desc_dec_dma = dma_map_single(jrdev, desc,\r\ndesc_bytes(desc),\r\nDMA_TO_DEVICE);\r\nif (dma_mapping_error(jrdev, ctx->sh_desc_dec_dma)) {\r\ndev_err(jrdev, "unable to map shared descriptor\n");\r\nreturn -ENOMEM;\r\n}\r\n#ifdef DEBUG\r\nprint_hex_dump(KERN_ERR, "rfc4106 dec shdesc@"__stringify(__LINE__)": ",\r\nDUMP_PREFIX_ADDRESS, 16, 4, desc,\r\ndesc_bytes(desc), 1);\r\n#endif\r\nreturn 0;\r\n}\r\nstatic int rfc4106_setauthsize(struct crypto_aead *authenc,\r\nunsigned int authsize)\r\n{\r\nstruct caam_ctx *ctx = crypto_aead_ctx(authenc);\r\nctx->authsize = authsize;\r\nrfc4106_set_sh_desc(authenc);\r\nreturn 0;\r\n}\r\nstatic int rfc4543_set_sh_desc(struct crypto_aead *aead)\r\n{\r\nstruct caam_ctx *ctx = crypto_aead_ctx(aead);\r\nstruct device *jrdev = ctx->jrdev;\r\nbool keys_fit_inline = false;\r\nu32 *key_jump_cmd;\r\nu32 *read_move_cmd, *write_move_cmd;\r\nu32 *desc;\r\nif (!ctx->enckeylen || !ctx->authsize)\r\nreturn 0;\r\nif (DESC_RFC4543_ENC_LEN + GCM_DESC_JOB_IO_LEN +\r\nctx->enckeylen <= CAAM_DESC_BYTES_MAX)\r\nkeys_fit_inline = true;\r\ndesc = ctx->sh_desc_enc;\r\ninit_sh_desc(desc, HDR_SHARE_SERIAL);\r\nkey_jump_cmd = append_jump(desc, JUMP_JSL | JUMP_TEST_ALL |\r\nJUMP_COND_SHRD);\r\nif (keys_fit_inline)\r\nappend_key_as_imm(desc, (void *)ctx->key, ctx->enckeylen,\r\nctx->enckeylen, CLASS_1 | KEY_DEST_CLASS_REG);\r\nelse\r\nappend_key(desc, ctx->key_dma, ctx->enckeylen,\r\nCLASS_1 | KEY_DEST_CLASS_REG);\r\nset_jump_tgt_here(desc, key_jump_cmd);\r\nappend_operation(desc, ctx->class1_alg_type |\r\nOP_ALG_AS_INITFINAL | OP_ALG_ENCRYPT);\r\nappend_math_sub(desc, REG3, SEQINLEN, REG0, CAAM_CMD_SZ);\r\nread_move_cmd = append_move(desc, MOVE_SRC_DESCBUF | MOVE_DEST_MATH3 |\r\n(0x6 << MOVE_LEN_SHIFT));\r\nwrite_move_cmd = append_move(desc, MOVE_SRC_MATH3 | MOVE_DEST_DESCBUF |\r\n(0x8 << MOVE_LEN_SHIFT));\r\nappend_math_sub(desc, VARSEQINLEN, SEQINLEN, REG0, CAAM_CMD_SZ);\r\nappend_math_sub(desc, VARSEQOUTLEN, SEQINLEN, REG0, CAAM_CMD_SZ);\r\naead_append_src_dst(desc, FIFOLD_TYPE_AAD);\r\nset_move_tgt_here(desc, read_move_cmd);\r\nset_move_tgt_here(desc, write_move_cmd);\r\nappend_cmd(desc, CMD_LOAD | DISABLE_AUTO_INFO_FIFO);\r\nappend_move(desc, MOVE_SRC_INFIFO_CL | MOVE_DEST_OUTFIFO);\r\nappend_seq_store(desc, ctx->authsize, LDST_CLASS_1_CCB |\r\nLDST_SRCDST_BYTE_CONTEXT);\r\nctx->sh_desc_enc_dma = dma_map_single(jrdev, desc,\r\ndesc_bytes(desc),\r\nDMA_TO_DEVICE);\r\nif (dma_mapping_error(jrdev, ctx->sh_desc_enc_dma)) {\r\ndev_err(jrdev, "unable to map shared descriptor\n");\r\nreturn -ENOMEM;\r\n}\r\n#ifdef DEBUG\r\nprint_hex_dump(KERN_ERR, "rfc4543 enc shdesc@"__stringify(__LINE__)": ",\r\nDUMP_PREFIX_ADDRESS, 16, 4, desc,\r\ndesc_bytes(desc), 1);\r\n#endif\r\nkeys_fit_inline = false;\r\nif (DESC_RFC4543_DEC_LEN + GCM_DESC_JOB_IO_LEN +\r\nctx->enckeylen <= CAAM_DESC_BYTES_MAX)\r\nkeys_fit_inline = true;\r\ndesc = ctx->sh_desc_dec;\r\ninit_sh_desc(desc, HDR_SHARE_SERIAL);\r\nkey_jump_cmd = append_jump(desc, JUMP_JSL |\r\nJUMP_TEST_ALL | JUMP_COND_SHRD);\r\nif (keys_fit_inline)\r\nappend_key_as_imm(desc, (void *)ctx->key, ctx->enckeylen,\r\nctx->enckeylen, CLASS_1 | KEY_DEST_CLASS_REG);\r\nelse\r\nappend_key(desc, ctx->key_dma, ctx->enckeylen,\r\nCLASS_1 | KEY_DEST_CLASS_REG);\r\nset_jump_tgt_here(desc, key_jump_cmd);\r\nappend_operation(desc, ctx->class1_alg_type |\r\nOP_ALG_AS_INITFINAL | OP_ALG_DECRYPT | OP_ALG_ICV_ON);\r\nappend_math_sub(desc, REG3, SEQOUTLEN, REG0, CAAM_CMD_SZ);\r\nread_move_cmd = append_move(desc, MOVE_SRC_DESCBUF | MOVE_DEST_MATH3 |\r\n(0x6 << MOVE_LEN_SHIFT));\r\nwrite_move_cmd = append_move(desc, MOVE_SRC_MATH3 | MOVE_DEST_DESCBUF |\r\n(0x8 << MOVE_LEN_SHIFT));\r\nappend_math_sub(desc, VARSEQINLEN, SEQOUTLEN, REG0, CAAM_CMD_SZ);\r\nappend_math_sub(desc, VARSEQOUTLEN, SEQOUTLEN, REG0, CAAM_CMD_SZ);\r\nappend_seq_fifo_store(desc, 0, FIFOST_TYPE_MESSAGE_DATA | FIFOLDST_VLF);\r\nappend_seq_fifo_load(desc, 0, FIFOLD_CLASS_BOTH | FIFOLDST_VLF |\r\nFIFOLD_TYPE_AAD | FIFOLD_TYPE_LAST2FLUSH1);\r\nset_move_tgt_here(desc, read_move_cmd);\r\nset_move_tgt_here(desc, write_move_cmd);\r\nappend_cmd(desc, CMD_LOAD | DISABLE_AUTO_INFO_FIFO);\r\nappend_move(desc, MOVE_SRC_INFIFO_CL | MOVE_DEST_OUTFIFO);\r\nappend_cmd(desc, CMD_LOAD | ENABLE_AUTO_INFO_FIFO);\r\nappend_seq_fifo_load(desc, ctx->authsize, FIFOLD_CLASS_CLASS1 |\r\nFIFOLD_TYPE_ICV | FIFOLD_TYPE_LAST1);\r\nctx->sh_desc_dec_dma = dma_map_single(jrdev, desc,\r\ndesc_bytes(desc),\r\nDMA_TO_DEVICE);\r\nif (dma_mapping_error(jrdev, ctx->sh_desc_dec_dma)) {\r\ndev_err(jrdev, "unable to map shared descriptor\n");\r\nreturn -ENOMEM;\r\n}\r\n#ifdef DEBUG\r\nprint_hex_dump(KERN_ERR, "rfc4543 dec shdesc@"__stringify(__LINE__)": ",\r\nDUMP_PREFIX_ADDRESS, 16, 4, desc,\r\ndesc_bytes(desc), 1);\r\n#endif\r\nreturn 0;\r\n}\r\nstatic int rfc4543_setauthsize(struct crypto_aead *authenc,\r\nunsigned int authsize)\r\n{\r\nstruct caam_ctx *ctx = crypto_aead_ctx(authenc);\r\nctx->authsize = authsize;\r\nrfc4543_set_sh_desc(authenc);\r\nreturn 0;\r\n}\r\nstatic u32 gen_split_aead_key(struct caam_ctx *ctx, const u8 *key_in,\r\nu32 authkeylen)\r\n{\r\nreturn gen_split_key(ctx->jrdev, ctx->key, ctx->split_key_len,\r\nctx->split_key_pad_len, key_in, authkeylen,\r\nctx->alg_op);\r\n}\r\nstatic int aead_setkey(struct crypto_aead *aead,\r\nconst u8 *key, unsigned int keylen)\r\n{\r\nstatic const u8 mdpadlen[] = { 16, 20, 32, 32, 64, 64 };\r\nstruct caam_ctx *ctx = crypto_aead_ctx(aead);\r\nstruct device *jrdev = ctx->jrdev;\r\nstruct crypto_authenc_keys keys;\r\nint ret = 0;\r\nif (crypto_authenc_extractkeys(&keys, key, keylen) != 0)\r\ngoto badkey;\r\nctx->split_key_len = mdpadlen[(ctx->alg_op & OP_ALG_ALGSEL_SUBMASK) >>\r\nOP_ALG_ALGSEL_SHIFT] * 2;\r\nctx->split_key_pad_len = ALIGN(ctx->split_key_len, 16);\r\nif (ctx->split_key_pad_len + keys.enckeylen > CAAM_MAX_KEY_SIZE)\r\ngoto badkey;\r\n#ifdef DEBUG\r\nprintk(KERN_ERR "keylen %d enckeylen %d authkeylen %d\n",\r\nkeys.authkeylen + keys.enckeylen, keys.enckeylen,\r\nkeys.authkeylen);\r\nprintk(KERN_ERR "split_key_len %d split_key_pad_len %d\n",\r\nctx->split_key_len, ctx->split_key_pad_len);\r\nprint_hex_dump(KERN_ERR, "key in @"__stringify(__LINE__)": ",\r\nDUMP_PREFIX_ADDRESS, 16, 4, key, keylen, 1);\r\n#endif\r\nret = gen_split_aead_key(ctx, keys.authkey, keys.authkeylen);\r\nif (ret) {\r\ngoto badkey;\r\n}\r\nmemcpy(ctx->key + ctx->split_key_pad_len, keys.enckey, keys.enckeylen);\r\nctx->key_dma = dma_map_single(jrdev, ctx->key, ctx->split_key_pad_len +\r\nkeys.enckeylen, DMA_TO_DEVICE);\r\nif (dma_mapping_error(jrdev, ctx->key_dma)) {\r\ndev_err(jrdev, "unable to map key i/o memory\n");\r\nreturn -ENOMEM;\r\n}\r\n#ifdef DEBUG\r\nprint_hex_dump(KERN_ERR, "ctx.key@"__stringify(__LINE__)": ",\r\nDUMP_PREFIX_ADDRESS, 16, 4, ctx->key,\r\nctx->split_key_pad_len + keys.enckeylen, 1);\r\n#endif\r\nctx->enckeylen = keys.enckeylen;\r\nret = aead_set_sh_desc(aead);\r\nif (ret) {\r\ndma_unmap_single(jrdev, ctx->key_dma, ctx->split_key_pad_len +\r\nkeys.enckeylen, DMA_TO_DEVICE);\r\n}\r\nreturn ret;\r\nbadkey:\r\ncrypto_aead_set_flags(aead, CRYPTO_TFM_RES_BAD_KEY_LEN);\r\nreturn -EINVAL;\r\n}\r\nstatic int gcm_setkey(struct crypto_aead *aead,\r\nconst u8 *key, unsigned int keylen)\r\n{\r\nstruct caam_ctx *ctx = crypto_aead_ctx(aead);\r\nstruct device *jrdev = ctx->jrdev;\r\nint ret = 0;\r\n#ifdef DEBUG\r\nprint_hex_dump(KERN_ERR, "key in @"__stringify(__LINE__)": ",\r\nDUMP_PREFIX_ADDRESS, 16, 4, key, keylen, 1);\r\n#endif\r\nmemcpy(ctx->key, key, keylen);\r\nctx->key_dma = dma_map_single(jrdev, ctx->key, keylen,\r\nDMA_TO_DEVICE);\r\nif (dma_mapping_error(jrdev, ctx->key_dma)) {\r\ndev_err(jrdev, "unable to map key i/o memory\n");\r\nreturn -ENOMEM;\r\n}\r\nctx->enckeylen = keylen;\r\nret = gcm_set_sh_desc(aead);\r\nif (ret) {\r\ndma_unmap_single(jrdev, ctx->key_dma, ctx->enckeylen,\r\nDMA_TO_DEVICE);\r\n}\r\nreturn ret;\r\n}\r\nstatic int rfc4106_setkey(struct crypto_aead *aead,\r\nconst u8 *key, unsigned int keylen)\r\n{\r\nstruct caam_ctx *ctx = crypto_aead_ctx(aead);\r\nstruct device *jrdev = ctx->jrdev;\r\nint ret = 0;\r\nif (keylen < 4)\r\nreturn -EINVAL;\r\n#ifdef DEBUG\r\nprint_hex_dump(KERN_ERR, "key in @"__stringify(__LINE__)": ",\r\nDUMP_PREFIX_ADDRESS, 16, 4, key, keylen, 1);\r\n#endif\r\nmemcpy(ctx->key, key, keylen);\r\nctx->enckeylen = keylen - 4;\r\nctx->key_dma = dma_map_single(jrdev, ctx->key, ctx->enckeylen,\r\nDMA_TO_DEVICE);\r\nif (dma_mapping_error(jrdev, ctx->key_dma)) {\r\ndev_err(jrdev, "unable to map key i/o memory\n");\r\nreturn -ENOMEM;\r\n}\r\nret = rfc4106_set_sh_desc(aead);\r\nif (ret) {\r\ndma_unmap_single(jrdev, ctx->key_dma, ctx->enckeylen,\r\nDMA_TO_DEVICE);\r\n}\r\nreturn ret;\r\n}\r\nstatic int rfc4543_setkey(struct crypto_aead *aead,\r\nconst u8 *key, unsigned int keylen)\r\n{\r\nstruct caam_ctx *ctx = crypto_aead_ctx(aead);\r\nstruct device *jrdev = ctx->jrdev;\r\nint ret = 0;\r\nif (keylen < 4)\r\nreturn -EINVAL;\r\n#ifdef DEBUG\r\nprint_hex_dump(KERN_ERR, "key in @"__stringify(__LINE__)": ",\r\nDUMP_PREFIX_ADDRESS, 16, 4, key, keylen, 1);\r\n#endif\r\nmemcpy(ctx->key, key, keylen);\r\nctx->enckeylen = keylen - 4;\r\nctx->key_dma = dma_map_single(jrdev, ctx->key, ctx->enckeylen,\r\nDMA_TO_DEVICE);\r\nif (dma_mapping_error(jrdev, ctx->key_dma)) {\r\ndev_err(jrdev, "unable to map key i/o memory\n");\r\nreturn -ENOMEM;\r\n}\r\nret = rfc4543_set_sh_desc(aead);\r\nif (ret) {\r\ndma_unmap_single(jrdev, ctx->key_dma, ctx->enckeylen,\r\nDMA_TO_DEVICE);\r\n}\r\nreturn ret;\r\n}\r\nstatic int ablkcipher_setkey(struct crypto_ablkcipher *ablkcipher,\r\nconst u8 *key, unsigned int keylen)\r\n{\r\nstruct caam_ctx *ctx = crypto_ablkcipher_ctx(ablkcipher);\r\nstruct ablkcipher_tfm *crt = &ablkcipher->base.crt_ablkcipher;\r\nstruct crypto_tfm *tfm = crypto_ablkcipher_tfm(ablkcipher);\r\nconst char *alg_name = crypto_tfm_alg_name(tfm);\r\nstruct device *jrdev = ctx->jrdev;\r\nint ret = 0;\r\nu32 *key_jump_cmd;\r\nu32 *desc;\r\nu32 *nonce;\r\nu32 geniv;\r\nu32 ctx1_iv_off = 0;\r\nconst bool ctr_mode = ((ctx->class1_alg_type & OP_ALG_AAI_MASK) ==\r\nOP_ALG_AAI_CTR_MOD128);\r\nconst bool is_rfc3686 = (ctr_mode &&\r\n(strstr(alg_name, "rfc3686") != NULL));\r\n#ifdef DEBUG\r\nprint_hex_dump(KERN_ERR, "key in @"__stringify(__LINE__)": ",\r\nDUMP_PREFIX_ADDRESS, 16, 4, key, keylen, 1);\r\n#endif\r\nif (ctr_mode)\r\nctx1_iv_off = 16;\r\nif (is_rfc3686) {\r\nctx1_iv_off = 16 + CTR_RFC3686_NONCE_SIZE;\r\nkeylen -= CTR_RFC3686_NONCE_SIZE;\r\n}\r\nmemcpy(ctx->key, key, keylen);\r\nctx->key_dma = dma_map_single(jrdev, ctx->key, keylen,\r\nDMA_TO_DEVICE);\r\nif (dma_mapping_error(jrdev, ctx->key_dma)) {\r\ndev_err(jrdev, "unable to map key i/o memory\n");\r\nreturn -ENOMEM;\r\n}\r\nctx->enckeylen = keylen;\r\ndesc = ctx->sh_desc_enc;\r\ninit_sh_desc(desc, HDR_SHARE_SERIAL | HDR_SAVECTX);\r\nkey_jump_cmd = append_jump(desc, JUMP_JSL | JUMP_TEST_ALL |\r\nJUMP_COND_SHRD);\r\nappend_key_as_imm(desc, (void *)ctx->key, ctx->enckeylen,\r\nctx->enckeylen, CLASS_1 |\r\nKEY_DEST_CLASS_REG);\r\nif (is_rfc3686) {\r\nnonce = (u32 *)(key + keylen);\r\nappend_load_imm_u32(desc, *nonce, LDST_CLASS_IND_CCB |\r\nLDST_SRCDST_BYTE_OUTFIFO | LDST_IMM);\r\nappend_move(desc, MOVE_WAITCOMP |\r\nMOVE_SRC_OUTFIFO |\r\nMOVE_DEST_CLASS1CTX |\r\n(16 << MOVE_OFFSET_SHIFT) |\r\n(CTR_RFC3686_NONCE_SIZE << MOVE_LEN_SHIFT));\r\n}\r\nset_jump_tgt_here(desc, key_jump_cmd);\r\nappend_seq_load(desc, crt->ivsize, LDST_SRCDST_BYTE_CONTEXT |\r\nLDST_CLASS_1_CCB | (ctx1_iv_off << LDST_OFFSET_SHIFT));\r\nif (is_rfc3686)\r\nappend_load_imm_u32(desc, be32_to_cpu(1), LDST_IMM |\r\nLDST_CLASS_1_CCB |\r\nLDST_SRCDST_BYTE_CONTEXT |\r\n((ctx1_iv_off + CTR_RFC3686_IV_SIZE) <<\r\nLDST_OFFSET_SHIFT));\r\nappend_operation(desc, ctx->class1_alg_type |\r\nOP_ALG_AS_INITFINAL | OP_ALG_ENCRYPT);\r\nablkcipher_append_src_dst(desc);\r\nctx->sh_desc_enc_dma = dma_map_single(jrdev, desc,\r\ndesc_bytes(desc),\r\nDMA_TO_DEVICE);\r\nif (dma_mapping_error(jrdev, ctx->sh_desc_enc_dma)) {\r\ndev_err(jrdev, "unable to map shared descriptor\n");\r\nreturn -ENOMEM;\r\n}\r\n#ifdef DEBUG\r\nprint_hex_dump(KERN_ERR,\r\n"ablkcipher enc shdesc@"__stringify(__LINE__)": ",\r\nDUMP_PREFIX_ADDRESS, 16, 4, desc,\r\ndesc_bytes(desc), 1);\r\n#endif\r\ndesc = ctx->sh_desc_dec;\r\ninit_sh_desc(desc, HDR_SHARE_SERIAL | HDR_SAVECTX);\r\nkey_jump_cmd = append_jump(desc, JUMP_JSL | JUMP_TEST_ALL |\r\nJUMP_COND_SHRD);\r\nappend_key_as_imm(desc, (void *)ctx->key, ctx->enckeylen,\r\nctx->enckeylen, CLASS_1 |\r\nKEY_DEST_CLASS_REG);\r\nif (is_rfc3686) {\r\nnonce = (u32 *)(key + keylen);\r\nappend_load_imm_u32(desc, *nonce, LDST_CLASS_IND_CCB |\r\nLDST_SRCDST_BYTE_OUTFIFO | LDST_IMM);\r\nappend_move(desc, MOVE_WAITCOMP |\r\nMOVE_SRC_OUTFIFO |\r\nMOVE_DEST_CLASS1CTX |\r\n(16 << MOVE_OFFSET_SHIFT) |\r\n(CTR_RFC3686_NONCE_SIZE << MOVE_LEN_SHIFT));\r\n}\r\nset_jump_tgt_here(desc, key_jump_cmd);\r\nappend_seq_load(desc, crt->ivsize, LDST_SRCDST_BYTE_CONTEXT |\r\nLDST_CLASS_1_CCB | (ctx1_iv_off << LDST_OFFSET_SHIFT));\r\nif (is_rfc3686)\r\nappend_load_imm_u32(desc, be32_to_cpu(1), LDST_IMM |\r\nLDST_CLASS_1_CCB |\r\nLDST_SRCDST_BYTE_CONTEXT |\r\n((ctx1_iv_off + CTR_RFC3686_IV_SIZE) <<\r\nLDST_OFFSET_SHIFT));\r\nif (ctr_mode)\r\nappend_operation(desc, ctx->class1_alg_type |\r\nOP_ALG_AS_INITFINAL | OP_ALG_DECRYPT);\r\nelse\r\nappend_dec_op1(desc, ctx->class1_alg_type);\r\nablkcipher_append_src_dst(desc);\r\nctx->sh_desc_dec_dma = dma_map_single(jrdev, desc,\r\ndesc_bytes(desc),\r\nDMA_TO_DEVICE);\r\nif (dma_mapping_error(jrdev, ctx->sh_desc_dec_dma)) {\r\ndev_err(jrdev, "unable to map shared descriptor\n");\r\nreturn -ENOMEM;\r\n}\r\n#ifdef DEBUG\r\nprint_hex_dump(KERN_ERR,\r\n"ablkcipher dec shdesc@"__stringify(__LINE__)": ",\r\nDUMP_PREFIX_ADDRESS, 16, 4, desc,\r\ndesc_bytes(desc), 1);\r\n#endif\r\ndesc = ctx->sh_desc_givenc;\r\ninit_sh_desc(desc, HDR_SHARE_SERIAL | HDR_SAVECTX);\r\nkey_jump_cmd = append_jump(desc, JUMP_JSL | JUMP_TEST_ALL |\r\nJUMP_COND_SHRD);\r\nappend_key_as_imm(desc, (void *)ctx->key, ctx->enckeylen,\r\nctx->enckeylen, CLASS_1 |\r\nKEY_DEST_CLASS_REG);\r\nif (is_rfc3686) {\r\nnonce = (u32 *)(key + keylen);\r\nappend_load_imm_u32(desc, *nonce, LDST_CLASS_IND_CCB |\r\nLDST_SRCDST_BYTE_OUTFIFO | LDST_IMM);\r\nappend_move(desc, MOVE_WAITCOMP |\r\nMOVE_SRC_OUTFIFO |\r\nMOVE_DEST_CLASS1CTX |\r\n(16 << MOVE_OFFSET_SHIFT) |\r\n(CTR_RFC3686_NONCE_SIZE << MOVE_LEN_SHIFT));\r\n}\r\nset_jump_tgt_here(desc, key_jump_cmd);\r\ngeniv = NFIFOENTRY_STYPE_PAD | NFIFOENTRY_DEST_DECO |\r\nNFIFOENTRY_DTYPE_MSG | NFIFOENTRY_LC1 |\r\nNFIFOENTRY_PTYPE_RND | (crt->ivsize << NFIFOENTRY_DLEN_SHIFT);\r\nappend_load_imm_u32(desc, geniv, LDST_CLASS_IND_CCB |\r\nLDST_SRCDST_WORD_INFO_FIFO | LDST_IMM);\r\nappend_cmd(desc, CMD_LOAD | DISABLE_AUTO_INFO_FIFO);\r\nappend_move(desc, MOVE_WAITCOMP |\r\nMOVE_SRC_INFIFO |\r\nMOVE_DEST_CLASS1CTX |\r\n(crt->ivsize << MOVE_LEN_SHIFT) |\r\n(ctx1_iv_off << MOVE_OFFSET_SHIFT));\r\nappend_cmd(desc, CMD_LOAD | ENABLE_AUTO_INFO_FIFO);\r\nappend_seq_store(desc, crt->ivsize,\r\nLDST_SRCDST_BYTE_CONTEXT | LDST_CLASS_1_CCB |\r\n(ctx1_iv_off << LDST_OFFSET_SHIFT));\r\nif (is_rfc3686)\r\nappend_load_imm_u32(desc, (u32)1, LDST_IMM |\r\nLDST_CLASS_1_CCB |\r\nLDST_SRCDST_BYTE_CONTEXT |\r\n((ctx1_iv_off + CTR_RFC3686_IV_SIZE) <<\r\nLDST_OFFSET_SHIFT));\r\nif (ctx1_iv_off)\r\nappend_jump(desc, JUMP_JSL | JUMP_TEST_ALL | JUMP_COND_NCP |\r\n(1 << JUMP_OFFSET_SHIFT));\r\nappend_operation(desc, ctx->class1_alg_type |\r\nOP_ALG_AS_INITFINAL | OP_ALG_ENCRYPT);\r\nablkcipher_append_src_dst(desc);\r\nctx->sh_desc_givenc_dma = dma_map_single(jrdev, desc,\r\ndesc_bytes(desc),\r\nDMA_TO_DEVICE);\r\nif (dma_mapping_error(jrdev, ctx->sh_desc_givenc_dma)) {\r\ndev_err(jrdev, "unable to map shared descriptor\n");\r\nreturn -ENOMEM;\r\n}\r\n#ifdef DEBUG\r\nprint_hex_dump(KERN_ERR,\r\n"ablkcipher givenc shdesc@" __stringify(__LINE__) ": ",\r\nDUMP_PREFIX_ADDRESS, 16, 4, desc,\r\ndesc_bytes(desc), 1);\r\n#endif\r\nreturn ret;\r\n}\r\nstatic int xts_ablkcipher_setkey(struct crypto_ablkcipher *ablkcipher,\r\nconst u8 *key, unsigned int keylen)\r\n{\r\nstruct caam_ctx *ctx = crypto_ablkcipher_ctx(ablkcipher);\r\nstruct device *jrdev = ctx->jrdev;\r\nu32 *key_jump_cmd, *desc;\r\n__be64 sector_size = cpu_to_be64(512);\r\nif (keylen != 2 * AES_MIN_KEY_SIZE && keylen != 2 * AES_MAX_KEY_SIZE) {\r\ncrypto_ablkcipher_set_flags(ablkcipher,\r\nCRYPTO_TFM_RES_BAD_KEY_LEN);\r\ndev_err(jrdev, "key size mismatch\n");\r\nreturn -EINVAL;\r\n}\r\nmemcpy(ctx->key, key, keylen);\r\nctx->key_dma = dma_map_single(jrdev, ctx->key, keylen, DMA_TO_DEVICE);\r\nif (dma_mapping_error(jrdev, ctx->key_dma)) {\r\ndev_err(jrdev, "unable to map key i/o memory\n");\r\nreturn -ENOMEM;\r\n}\r\nctx->enckeylen = keylen;\r\ndesc = ctx->sh_desc_enc;\r\ninit_sh_desc(desc, HDR_SHARE_SERIAL | HDR_SAVECTX);\r\nkey_jump_cmd = append_jump(desc, JUMP_JSL | JUMP_TEST_ALL |\r\nJUMP_COND_SHRD);\r\nappend_key_as_imm(desc, (void *)ctx->key, ctx->enckeylen,\r\nctx->enckeylen, CLASS_1 | KEY_DEST_CLASS_REG);\r\nappend_cmd(desc, CMD_LOAD | IMMEDIATE | LDST_SRCDST_BYTE_CONTEXT |\r\nLDST_CLASS_1_CCB | (0x28 << LDST_OFFSET_SHIFT) | 8);\r\nappend_data(desc, (void *)&sector_size, 8);\r\nset_jump_tgt_here(desc, key_jump_cmd);\r\nappend_cmd(desc, CMD_SEQ_LOAD | LDST_SRCDST_BYTE_CONTEXT |\r\nLDST_CLASS_1_CCB | (0x20 << LDST_OFFSET_SHIFT) | 8);\r\nappend_seq_fifo_load(desc, 8, FIFOLD_CLASS_SKIP);\r\nappend_operation(desc, ctx->class1_alg_type | OP_ALG_AS_INITFINAL |\r\nOP_ALG_ENCRYPT);\r\nablkcipher_append_src_dst(desc);\r\nctx->sh_desc_enc_dma = dma_map_single(jrdev, desc, desc_bytes(desc),\r\nDMA_TO_DEVICE);\r\nif (dma_mapping_error(jrdev, ctx->sh_desc_enc_dma)) {\r\ndev_err(jrdev, "unable to map shared descriptor\n");\r\nreturn -ENOMEM;\r\n}\r\n#ifdef DEBUG\r\nprint_hex_dump(KERN_ERR,\r\n"xts ablkcipher enc shdesc@" __stringify(__LINE__) ": ",\r\nDUMP_PREFIX_ADDRESS, 16, 4, desc, desc_bytes(desc), 1);\r\n#endif\r\ndesc = ctx->sh_desc_dec;\r\ninit_sh_desc(desc, HDR_SHARE_SERIAL | HDR_SAVECTX);\r\nkey_jump_cmd = append_jump(desc, JUMP_JSL | JUMP_TEST_ALL |\r\nJUMP_COND_SHRD);\r\nappend_key_as_imm(desc, (void *)ctx->key, ctx->enckeylen,\r\nctx->enckeylen, CLASS_1 | KEY_DEST_CLASS_REG);\r\nappend_cmd(desc, CMD_LOAD | IMMEDIATE | LDST_SRCDST_BYTE_CONTEXT |\r\nLDST_CLASS_1_CCB | (0x28 << LDST_OFFSET_SHIFT) | 8);\r\nappend_data(desc, (void *)&sector_size, 8);\r\nset_jump_tgt_here(desc, key_jump_cmd);\r\nappend_cmd(desc, CMD_SEQ_LOAD | LDST_SRCDST_BYTE_CONTEXT |\r\nLDST_CLASS_1_CCB | (0x20 << LDST_OFFSET_SHIFT) | 8);\r\nappend_seq_fifo_load(desc, 8, FIFOLD_CLASS_SKIP);\r\nappend_dec_op1(desc, ctx->class1_alg_type);\r\nablkcipher_append_src_dst(desc);\r\nctx->sh_desc_dec_dma = dma_map_single(jrdev, desc, desc_bytes(desc),\r\nDMA_TO_DEVICE);\r\nif (dma_mapping_error(jrdev, ctx->sh_desc_dec_dma)) {\r\ndma_unmap_single(jrdev, ctx->sh_desc_enc_dma,\r\ndesc_bytes(ctx->sh_desc_enc), DMA_TO_DEVICE);\r\ndev_err(jrdev, "unable to map shared descriptor\n");\r\nreturn -ENOMEM;\r\n}\r\n#ifdef DEBUG\r\nprint_hex_dump(KERN_ERR,\r\n"xts ablkcipher dec shdesc@" __stringify(__LINE__) ": ",\r\nDUMP_PREFIX_ADDRESS, 16, 4, desc, desc_bytes(desc), 1);\r\n#endif\r\nreturn 0;\r\n}\r\nstatic void caam_unmap(struct device *dev, struct scatterlist *src,\r\nstruct scatterlist *dst, int src_nents,\r\nint dst_nents,\r\ndma_addr_t iv_dma, int ivsize, dma_addr_t sec4_sg_dma,\r\nint sec4_sg_bytes)\r\n{\r\nif (dst != src) {\r\ndma_unmap_sg(dev, src, src_nents ? : 1, DMA_TO_DEVICE);\r\ndma_unmap_sg(dev, dst, dst_nents ? : 1, DMA_FROM_DEVICE);\r\n} else {\r\ndma_unmap_sg(dev, src, src_nents ? : 1, DMA_BIDIRECTIONAL);\r\n}\r\nif (iv_dma)\r\ndma_unmap_single(dev, iv_dma, ivsize, DMA_TO_DEVICE);\r\nif (sec4_sg_bytes)\r\ndma_unmap_single(dev, sec4_sg_dma, sec4_sg_bytes,\r\nDMA_TO_DEVICE);\r\n}\r\nstatic void aead_unmap(struct device *dev,\r\nstruct aead_edesc *edesc,\r\nstruct aead_request *req)\r\n{\r\ncaam_unmap(dev, req->src, req->dst,\r\nedesc->src_nents, edesc->dst_nents, 0, 0,\r\nedesc->sec4_sg_dma, edesc->sec4_sg_bytes);\r\n}\r\nstatic void ablkcipher_unmap(struct device *dev,\r\nstruct ablkcipher_edesc *edesc,\r\nstruct ablkcipher_request *req)\r\n{\r\nstruct crypto_ablkcipher *ablkcipher = crypto_ablkcipher_reqtfm(req);\r\nint ivsize = crypto_ablkcipher_ivsize(ablkcipher);\r\ncaam_unmap(dev, req->src, req->dst,\r\nedesc->src_nents, edesc->dst_nents,\r\nedesc->iv_dma, ivsize,\r\nedesc->sec4_sg_dma, edesc->sec4_sg_bytes);\r\n}\r\nstatic void aead_encrypt_done(struct device *jrdev, u32 *desc, u32 err,\r\nvoid *context)\r\n{\r\nstruct aead_request *req = context;\r\nstruct aead_edesc *edesc;\r\n#ifdef DEBUG\r\ndev_err(jrdev, "%s %d: err 0x%x\n", __func__, __LINE__, err);\r\n#endif\r\nedesc = container_of(desc, struct aead_edesc, hw_desc[0]);\r\nif (err)\r\ncaam_jr_strstatus(jrdev, err);\r\naead_unmap(jrdev, edesc, req);\r\nkfree(edesc);\r\naead_request_complete(req, err);\r\n}\r\nstatic void aead_decrypt_done(struct device *jrdev, u32 *desc, u32 err,\r\nvoid *context)\r\n{\r\nstruct aead_request *req = context;\r\nstruct aead_edesc *edesc;\r\n#ifdef DEBUG\r\ndev_err(jrdev, "%s %d: err 0x%x\n", __func__, __LINE__, err);\r\n#endif\r\nedesc = container_of(desc, struct aead_edesc, hw_desc[0]);\r\nif (err)\r\ncaam_jr_strstatus(jrdev, err);\r\naead_unmap(jrdev, edesc, req);\r\nif ((err & JRSTA_CCBERR_ERRID_MASK) == JRSTA_CCBERR_ERRID_ICVCHK)\r\nerr = -EBADMSG;\r\nkfree(edesc);\r\naead_request_complete(req, err);\r\n}\r\nstatic void ablkcipher_encrypt_done(struct device *jrdev, u32 *desc, u32 err,\r\nvoid *context)\r\n{\r\nstruct ablkcipher_request *req = context;\r\nstruct ablkcipher_edesc *edesc;\r\n#ifdef DEBUG\r\nstruct crypto_ablkcipher *ablkcipher = crypto_ablkcipher_reqtfm(req);\r\nint ivsize = crypto_ablkcipher_ivsize(ablkcipher);\r\ndev_err(jrdev, "%s %d: err 0x%x\n", __func__, __LINE__, err);\r\n#endif\r\nedesc = (struct ablkcipher_edesc *)((char *)desc -\r\noffsetof(struct ablkcipher_edesc, hw_desc));\r\nif (err)\r\ncaam_jr_strstatus(jrdev, err);\r\n#ifdef DEBUG\r\nprint_hex_dump(KERN_ERR, "dstiv @"__stringify(__LINE__)": ",\r\nDUMP_PREFIX_ADDRESS, 16, 4, req->info,\r\nedesc->src_nents > 1 ? 100 : ivsize, 1);\r\nprint_hex_dump(KERN_ERR, "dst @"__stringify(__LINE__)": ",\r\nDUMP_PREFIX_ADDRESS, 16, 4, sg_virt(req->src),\r\nedesc->dst_nents > 1 ? 100 : req->nbytes, 1);\r\n#endif\r\nablkcipher_unmap(jrdev, edesc, req);\r\nkfree(edesc);\r\nablkcipher_request_complete(req, err);\r\n}\r\nstatic void ablkcipher_decrypt_done(struct device *jrdev, u32 *desc, u32 err,\r\nvoid *context)\r\n{\r\nstruct ablkcipher_request *req = context;\r\nstruct ablkcipher_edesc *edesc;\r\n#ifdef DEBUG\r\nstruct crypto_ablkcipher *ablkcipher = crypto_ablkcipher_reqtfm(req);\r\nint ivsize = crypto_ablkcipher_ivsize(ablkcipher);\r\ndev_err(jrdev, "%s %d: err 0x%x\n", __func__, __LINE__, err);\r\n#endif\r\nedesc = (struct ablkcipher_edesc *)((char *)desc -\r\noffsetof(struct ablkcipher_edesc, hw_desc));\r\nif (err)\r\ncaam_jr_strstatus(jrdev, err);\r\n#ifdef DEBUG\r\nprint_hex_dump(KERN_ERR, "dstiv @"__stringify(__LINE__)": ",\r\nDUMP_PREFIX_ADDRESS, 16, 4, req->info,\r\nivsize, 1);\r\nprint_hex_dump(KERN_ERR, "dst @"__stringify(__LINE__)": ",\r\nDUMP_PREFIX_ADDRESS, 16, 4, sg_virt(req->src),\r\nedesc->dst_nents > 1 ? 100 : req->nbytes, 1);\r\n#endif\r\nablkcipher_unmap(jrdev, edesc, req);\r\nkfree(edesc);\r\nablkcipher_request_complete(req, err);\r\n}\r\nstatic void init_aead_job(struct aead_request *req,\r\nstruct aead_edesc *edesc,\r\nbool all_contig, bool encrypt)\r\n{\r\nstruct crypto_aead *aead = crypto_aead_reqtfm(req);\r\nstruct caam_ctx *ctx = crypto_aead_ctx(aead);\r\nint authsize = ctx->authsize;\r\nu32 *desc = edesc->hw_desc;\r\nu32 out_options, in_options;\r\ndma_addr_t dst_dma, src_dma;\r\nint len, sec4_sg_index = 0;\r\ndma_addr_t ptr;\r\nu32 *sh_desc;\r\nsh_desc = encrypt ? ctx->sh_desc_enc : ctx->sh_desc_dec;\r\nptr = encrypt ? ctx->sh_desc_enc_dma : ctx->sh_desc_dec_dma;\r\nlen = desc_len(sh_desc);\r\ninit_job_desc_shared(desc, ptr, len, HDR_SHARE_DEFER | HDR_REVERSE);\r\nif (all_contig) {\r\nsrc_dma = sg_dma_address(req->src);\r\nin_options = 0;\r\n} else {\r\nsrc_dma = edesc->sec4_sg_dma;\r\nsec4_sg_index += edesc->src_nents;\r\nin_options = LDST_SGF;\r\n}\r\nappend_seq_in_ptr(desc, src_dma, req->assoclen + req->cryptlen,\r\nin_options);\r\ndst_dma = src_dma;\r\nout_options = in_options;\r\nif (unlikely(req->src != req->dst)) {\r\nif (!edesc->dst_nents) {\r\ndst_dma = sg_dma_address(req->dst);\r\n} else {\r\ndst_dma = edesc->sec4_sg_dma +\r\nsec4_sg_index *\r\nsizeof(struct sec4_sg_entry);\r\nout_options = LDST_SGF;\r\n}\r\n}\r\nif (encrypt)\r\nappend_seq_out_ptr(desc, dst_dma,\r\nreq->assoclen + req->cryptlen + authsize,\r\nout_options);\r\nelse\r\nappend_seq_out_ptr(desc, dst_dma,\r\nreq->assoclen + req->cryptlen - authsize,\r\nout_options);\r\nappend_math_add_imm_u32(desc, REG3, ZERO, IMM, req->assoclen);\r\n}\r\nstatic void init_gcm_job(struct aead_request *req,\r\nstruct aead_edesc *edesc,\r\nbool all_contig, bool encrypt)\r\n{\r\nstruct crypto_aead *aead = crypto_aead_reqtfm(req);\r\nstruct caam_ctx *ctx = crypto_aead_ctx(aead);\r\nunsigned int ivsize = crypto_aead_ivsize(aead);\r\nu32 *desc = edesc->hw_desc;\r\nbool generic_gcm = (ivsize == 12);\r\nunsigned int last;\r\ninit_aead_job(req, edesc, all_contig, encrypt);\r\nlast = 0;\r\nif (encrypt && generic_gcm && !(req->assoclen + req->cryptlen))\r\nlast = FIFOLD_TYPE_LAST1;\r\nappend_cmd(desc, CMD_FIFO_LOAD | FIFOLD_CLASS_CLASS1 | IMMEDIATE |\r\nFIFOLD_TYPE_IV | FIFOLD_TYPE_FLUSH1 | 12 | last);\r\nif (!generic_gcm)\r\nappend_data(desc, ctx->key + ctx->enckeylen, 4);\r\nappend_data(desc, req->iv, ivsize);\r\n}\r\nstatic void init_authenc_job(struct aead_request *req,\r\nstruct aead_edesc *edesc,\r\nbool all_contig, bool encrypt)\r\n{\r\nstruct crypto_aead *aead = crypto_aead_reqtfm(req);\r\nstruct caam_aead_alg *alg = container_of(crypto_aead_alg(aead),\r\nstruct caam_aead_alg, aead);\r\nunsigned int ivsize = crypto_aead_ivsize(aead);\r\nstruct caam_ctx *ctx = crypto_aead_ctx(aead);\r\nconst bool ctr_mode = ((ctx->class1_alg_type & OP_ALG_AAI_MASK) ==\r\nOP_ALG_AAI_CTR_MOD128);\r\nconst bool is_rfc3686 = alg->caam.rfc3686;\r\nu32 *desc = edesc->hw_desc;\r\nu32 ivoffset = 0;\r\nif (ctr_mode)\r\nivoffset = 16;\r\nif (is_rfc3686)\r\nivoffset = 16 + CTR_RFC3686_NONCE_SIZE;\r\ninit_aead_job(req, edesc, all_contig, encrypt);\r\nif (ivsize && (is_rfc3686 || !(alg->caam.geniv && encrypt)))\r\nappend_load_as_imm(desc, req->iv, ivsize,\r\nLDST_CLASS_1_CCB |\r\nLDST_SRCDST_BYTE_CONTEXT |\r\n(ivoffset << LDST_OFFSET_SHIFT));\r\n}\r\nstatic void init_ablkcipher_job(u32 *sh_desc, dma_addr_t ptr,\r\nstruct ablkcipher_edesc *edesc,\r\nstruct ablkcipher_request *req,\r\nbool iv_contig)\r\n{\r\nstruct crypto_ablkcipher *ablkcipher = crypto_ablkcipher_reqtfm(req);\r\nint ivsize = crypto_ablkcipher_ivsize(ablkcipher);\r\nu32 *desc = edesc->hw_desc;\r\nu32 out_options = 0, in_options;\r\ndma_addr_t dst_dma, src_dma;\r\nint len, sec4_sg_index = 0;\r\n#ifdef DEBUG\r\nprint_hex_dump(KERN_ERR, "presciv@"__stringify(__LINE__)": ",\r\nDUMP_PREFIX_ADDRESS, 16, 4, req->info,\r\nivsize, 1);\r\nprint_hex_dump(KERN_ERR, "src @"__stringify(__LINE__)": ",\r\nDUMP_PREFIX_ADDRESS, 16, 4, sg_virt(req->src),\r\nedesc->src_nents ? 100 : req->nbytes, 1);\r\n#endif\r\nlen = desc_len(sh_desc);\r\ninit_job_desc_shared(desc, ptr, len, HDR_SHARE_DEFER | HDR_REVERSE);\r\nif (iv_contig) {\r\nsrc_dma = edesc->iv_dma;\r\nin_options = 0;\r\n} else {\r\nsrc_dma = edesc->sec4_sg_dma;\r\nsec4_sg_index += edesc->src_nents + 1;\r\nin_options = LDST_SGF;\r\n}\r\nappend_seq_in_ptr(desc, src_dma, req->nbytes + ivsize, in_options);\r\nif (likely(req->src == req->dst)) {\r\nif (!edesc->src_nents && iv_contig) {\r\ndst_dma = sg_dma_address(req->src);\r\n} else {\r\ndst_dma = edesc->sec4_sg_dma +\r\nsizeof(struct sec4_sg_entry);\r\nout_options = LDST_SGF;\r\n}\r\n} else {\r\nif (!edesc->dst_nents) {\r\ndst_dma = sg_dma_address(req->dst);\r\n} else {\r\ndst_dma = edesc->sec4_sg_dma +\r\nsec4_sg_index * sizeof(struct sec4_sg_entry);\r\nout_options = LDST_SGF;\r\n}\r\n}\r\nappend_seq_out_ptr(desc, dst_dma, req->nbytes, out_options);\r\n}\r\nstatic void init_ablkcipher_giv_job(u32 *sh_desc, dma_addr_t ptr,\r\nstruct ablkcipher_edesc *edesc,\r\nstruct ablkcipher_request *req,\r\nbool iv_contig)\r\n{\r\nstruct crypto_ablkcipher *ablkcipher = crypto_ablkcipher_reqtfm(req);\r\nint ivsize = crypto_ablkcipher_ivsize(ablkcipher);\r\nu32 *desc = edesc->hw_desc;\r\nu32 out_options, in_options;\r\ndma_addr_t dst_dma, src_dma;\r\nint len, sec4_sg_index = 0;\r\n#ifdef DEBUG\r\nprint_hex_dump(KERN_ERR, "presciv@" __stringify(__LINE__) ": ",\r\nDUMP_PREFIX_ADDRESS, 16, 4, req->info,\r\nivsize, 1);\r\nprint_hex_dump(KERN_ERR, "src @" __stringify(__LINE__) ": ",\r\nDUMP_PREFIX_ADDRESS, 16, 4, sg_virt(req->src),\r\nedesc->src_nents ? 100 : req->nbytes, 1);\r\n#endif\r\nlen = desc_len(sh_desc);\r\ninit_job_desc_shared(desc, ptr, len, HDR_SHARE_DEFER | HDR_REVERSE);\r\nif (!edesc->src_nents) {\r\nsrc_dma = sg_dma_address(req->src);\r\nin_options = 0;\r\n} else {\r\nsrc_dma = edesc->sec4_sg_dma;\r\nsec4_sg_index += edesc->src_nents;\r\nin_options = LDST_SGF;\r\n}\r\nappend_seq_in_ptr(desc, src_dma, req->nbytes, in_options);\r\nif (iv_contig) {\r\ndst_dma = edesc->iv_dma;\r\nout_options = 0;\r\n} else {\r\ndst_dma = edesc->sec4_sg_dma +\r\nsec4_sg_index * sizeof(struct sec4_sg_entry);\r\nout_options = LDST_SGF;\r\n}\r\nappend_seq_out_ptr(desc, dst_dma, req->nbytes + ivsize, out_options);\r\n}\r\nstatic struct aead_edesc *aead_edesc_alloc(struct aead_request *req,\r\nint desc_bytes, bool *all_contig_ptr,\r\nbool encrypt)\r\n{\r\nstruct crypto_aead *aead = crypto_aead_reqtfm(req);\r\nstruct caam_ctx *ctx = crypto_aead_ctx(aead);\r\nstruct device *jrdev = ctx->jrdev;\r\ngfp_t flags = (req->base.flags & (CRYPTO_TFM_REQ_MAY_BACKLOG |\r\nCRYPTO_TFM_REQ_MAY_SLEEP)) ? GFP_KERNEL : GFP_ATOMIC;\r\nint src_nents, dst_nents = 0;\r\nstruct aead_edesc *edesc;\r\nint sgc;\r\nbool all_contig = true;\r\nint sec4_sg_index, sec4_sg_len = 0, sec4_sg_bytes;\r\nunsigned int authsize = ctx->authsize;\r\nif (unlikely(req->dst != req->src)) {\r\nsrc_nents = sg_count(req->src, req->assoclen + req->cryptlen);\r\ndst_nents = sg_count(req->dst,\r\nreq->assoclen + req->cryptlen +\r\n(encrypt ? authsize : (-authsize)));\r\n} else {\r\nsrc_nents = sg_count(req->src,\r\nreq->assoclen + req->cryptlen +\r\n(encrypt ? authsize : 0));\r\n}\r\nall_contig = !src_nents;\r\nif (!all_contig) {\r\nsrc_nents = src_nents ? : 1;\r\nsec4_sg_len = src_nents;\r\n}\r\nsec4_sg_len += dst_nents;\r\nsec4_sg_bytes = sec4_sg_len * sizeof(struct sec4_sg_entry);\r\nedesc = kzalloc(sizeof(*edesc) + desc_bytes + sec4_sg_bytes,\r\nGFP_DMA | flags);\r\nif (!edesc) {\r\ndev_err(jrdev, "could not allocate extended descriptor\n");\r\nreturn ERR_PTR(-ENOMEM);\r\n}\r\nif (likely(req->src == req->dst)) {\r\nsgc = dma_map_sg(jrdev, req->src, src_nents ? : 1,\r\nDMA_BIDIRECTIONAL);\r\nif (unlikely(!sgc)) {\r\ndev_err(jrdev, "unable to map source\n");\r\nkfree(edesc);\r\nreturn ERR_PTR(-ENOMEM);\r\n}\r\n} else {\r\nsgc = dma_map_sg(jrdev, req->src, src_nents ? : 1,\r\nDMA_TO_DEVICE);\r\nif (unlikely(!sgc)) {\r\ndev_err(jrdev, "unable to map source\n");\r\nkfree(edesc);\r\nreturn ERR_PTR(-ENOMEM);\r\n}\r\nsgc = dma_map_sg(jrdev, req->dst, dst_nents ? : 1,\r\nDMA_FROM_DEVICE);\r\nif (unlikely(!sgc)) {\r\ndev_err(jrdev, "unable to map destination\n");\r\ndma_unmap_sg(jrdev, req->src, src_nents ? : 1,\r\nDMA_TO_DEVICE);\r\nkfree(edesc);\r\nreturn ERR_PTR(-ENOMEM);\r\n}\r\n}\r\nedesc->src_nents = src_nents;\r\nedesc->dst_nents = dst_nents;\r\nedesc->sec4_sg = (void *)edesc + sizeof(struct aead_edesc) +\r\ndesc_bytes;\r\n*all_contig_ptr = all_contig;\r\nsec4_sg_index = 0;\r\nif (!all_contig) {\r\nsg_to_sec4_sg_last(req->src, src_nents,\r\nedesc->sec4_sg + sec4_sg_index, 0);\r\nsec4_sg_index += src_nents;\r\n}\r\nif (dst_nents) {\r\nsg_to_sec4_sg_last(req->dst, dst_nents,\r\nedesc->sec4_sg + sec4_sg_index, 0);\r\n}\r\nif (!sec4_sg_bytes)\r\nreturn edesc;\r\nedesc->sec4_sg_dma = dma_map_single(jrdev, edesc->sec4_sg,\r\nsec4_sg_bytes, DMA_TO_DEVICE);\r\nif (dma_mapping_error(jrdev, edesc->sec4_sg_dma)) {\r\ndev_err(jrdev, "unable to map S/G table\n");\r\naead_unmap(jrdev, edesc, req);\r\nkfree(edesc);\r\nreturn ERR_PTR(-ENOMEM);\r\n}\r\nedesc->sec4_sg_bytes = sec4_sg_bytes;\r\nreturn edesc;\r\n}\r\nstatic int gcm_encrypt(struct aead_request *req)\r\n{\r\nstruct aead_edesc *edesc;\r\nstruct crypto_aead *aead = crypto_aead_reqtfm(req);\r\nstruct caam_ctx *ctx = crypto_aead_ctx(aead);\r\nstruct device *jrdev = ctx->jrdev;\r\nbool all_contig;\r\nu32 *desc;\r\nint ret = 0;\r\nedesc = aead_edesc_alloc(req, GCM_DESC_JOB_IO_LEN, &all_contig, true);\r\nif (IS_ERR(edesc))\r\nreturn PTR_ERR(edesc);\r\ninit_gcm_job(req, edesc, all_contig, true);\r\n#ifdef DEBUG\r\nprint_hex_dump(KERN_ERR, "aead jobdesc@"__stringify(__LINE__)": ",\r\nDUMP_PREFIX_ADDRESS, 16, 4, edesc->hw_desc,\r\ndesc_bytes(edesc->hw_desc), 1);\r\n#endif\r\ndesc = edesc->hw_desc;\r\nret = caam_jr_enqueue(jrdev, desc, aead_encrypt_done, req);\r\nif (!ret) {\r\nret = -EINPROGRESS;\r\n} else {\r\naead_unmap(jrdev, edesc, req);\r\nkfree(edesc);\r\n}\r\nreturn ret;\r\n}\r\nstatic int ipsec_gcm_encrypt(struct aead_request *req)\r\n{\r\nif (req->assoclen < 8)\r\nreturn -EINVAL;\r\nreturn gcm_encrypt(req);\r\n}\r\nstatic int aead_encrypt(struct aead_request *req)\r\n{\r\nstruct aead_edesc *edesc;\r\nstruct crypto_aead *aead = crypto_aead_reqtfm(req);\r\nstruct caam_ctx *ctx = crypto_aead_ctx(aead);\r\nstruct device *jrdev = ctx->jrdev;\r\nbool all_contig;\r\nu32 *desc;\r\nint ret = 0;\r\nedesc = aead_edesc_alloc(req, AUTHENC_DESC_JOB_IO_LEN,\r\n&all_contig, true);\r\nif (IS_ERR(edesc))\r\nreturn PTR_ERR(edesc);\r\ninit_authenc_job(req, edesc, all_contig, true);\r\n#ifdef DEBUG\r\nprint_hex_dump(KERN_ERR, "aead jobdesc@"__stringify(__LINE__)": ",\r\nDUMP_PREFIX_ADDRESS, 16, 4, edesc->hw_desc,\r\ndesc_bytes(edesc->hw_desc), 1);\r\n#endif\r\ndesc = edesc->hw_desc;\r\nret = caam_jr_enqueue(jrdev, desc, aead_encrypt_done, req);\r\nif (!ret) {\r\nret = -EINPROGRESS;\r\n} else {\r\naead_unmap(jrdev, edesc, req);\r\nkfree(edesc);\r\n}\r\nreturn ret;\r\n}\r\nstatic int gcm_decrypt(struct aead_request *req)\r\n{\r\nstruct aead_edesc *edesc;\r\nstruct crypto_aead *aead = crypto_aead_reqtfm(req);\r\nstruct caam_ctx *ctx = crypto_aead_ctx(aead);\r\nstruct device *jrdev = ctx->jrdev;\r\nbool all_contig;\r\nu32 *desc;\r\nint ret = 0;\r\nedesc = aead_edesc_alloc(req, GCM_DESC_JOB_IO_LEN, &all_contig, false);\r\nif (IS_ERR(edesc))\r\nreturn PTR_ERR(edesc);\r\ninit_gcm_job(req, edesc, all_contig, false);\r\n#ifdef DEBUG\r\nprint_hex_dump(KERN_ERR, "aead jobdesc@"__stringify(__LINE__)": ",\r\nDUMP_PREFIX_ADDRESS, 16, 4, edesc->hw_desc,\r\ndesc_bytes(edesc->hw_desc), 1);\r\n#endif\r\ndesc = edesc->hw_desc;\r\nret = caam_jr_enqueue(jrdev, desc, aead_decrypt_done, req);\r\nif (!ret) {\r\nret = -EINPROGRESS;\r\n} else {\r\naead_unmap(jrdev, edesc, req);\r\nkfree(edesc);\r\n}\r\nreturn ret;\r\n}\r\nstatic int ipsec_gcm_decrypt(struct aead_request *req)\r\n{\r\nif (req->assoclen < 8)\r\nreturn -EINVAL;\r\nreturn gcm_decrypt(req);\r\n}\r\nstatic int aead_decrypt(struct aead_request *req)\r\n{\r\nstruct aead_edesc *edesc;\r\nstruct crypto_aead *aead = crypto_aead_reqtfm(req);\r\nstruct caam_ctx *ctx = crypto_aead_ctx(aead);\r\nstruct device *jrdev = ctx->jrdev;\r\nbool all_contig;\r\nu32 *desc;\r\nint ret = 0;\r\nedesc = aead_edesc_alloc(req, AUTHENC_DESC_JOB_IO_LEN,\r\n&all_contig, false);\r\nif (IS_ERR(edesc))\r\nreturn PTR_ERR(edesc);\r\n#ifdef DEBUG\r\nprint_hex_dump(KERN_ERR, "dec src@"__stringify(__LINE__)": ",\r\nDUMP_PREFIX_ADDRESS, 16, 4, sg_virt(req->src),\r\nreq->assoclen + req->cryptlen, 1);\r\n#endif\r\ninit_authenc_job(req, edesc, all_contig, false);\r\n#ifdef DEBUG\r\nprint_hex_dump(KERN_ERR, "aead jobdesc@"__stringify(__LINE__)": ",\r\nDUMP_PREFIX_ADDRESS, 16, 4, edesc->hw_desc,\r\ndesc_bytes(edesc->hw_desc), 1);\r\n#endif\r\ndesc = edesc->hw_desc;\r\nret = caam_jr_enqueue(jrdev, desc, aead_decrypt_done, req);\r\nif (!ret) {\r\nret = -EINPROGRESS;\r\n} else {\r\naead_unmap(jrdev, edesc, req);\r\nkfree(edesc);\r\n}\r\nreturn ret;\r\n}\r\nstatic int aead_givdecrypt(struct aead_request *req)\r\n{\r\nstruct crypto_aead *aead = crypto_aead_reqtfm(req);\r\nunsigned int ivsize = crypto_aead_ivsize(aead);\r\nif (req->cryptlen < ivsize)\r\nreturn -EINVAL;\r\nreq->cryptlen -= ivsize;\r\nreq->assoclen += ivsize;\r\nreturn aead_decrypt(req);\r\n}\r\nstatic struct ablkcipher_edesc *ablkcipher_edesc_alloc(struct ablkcipher_request\r\n*req, int desc_bytes,\r\nbool *iv_contig_out)\r\n{\r\nstruct crypto_ablkcipher *ablkcipher = crypto_ablkcipher_reqtfm(req);\r\nstruct caam_ctx *ctx = crypto_ablkcipher_ctx(ablkcipher);\r\nstruct device *jrdev = ctx->jrdev;\r\ngfp_t flags = (req->base.flags & (CRYPTO_TFM_REQ_MAY_BACKLOG |\r\nCRYPTO_TFM_REQ_MAY_SLEEP)) ?\r\nGFP_KERNEL : GFP_ATOMIC;\r\nint src_nents, dst_nents = 0, sec4_sg_bytes;\r\nstruct ablkcipher_edesc *edesc;\r\ndma_addr_t iv_dma = 0;\r\nbool iv_contig = false;\r\nint sgc;\r\nint ivsize = crypto_ablkcipher_ivsize(ablkcipher);\r\nint sec4_sg_index;\r\nsrc_nents = sg_count(req->src, req->nbytes);\r\nif (req->dst != req->src)\r\ndst_nents = sg_count(req->dst, req->nbytes);\r\nif (likely(req->src == req->dst)) {\r\nsgc = dma_map_sg(jrdev, req->src, src_nents ? : 1,\r\nDMA_BIDIRECTIONAL);\r\n} else {\r\nsgc = dma_map_sg(jrdev, req->src, src_nents ? : 1,\r\nDMA_TO_DEVICE);\r\nsgc = dma_map_sg(jrdev, req->dst, dst_nents ? : 1,\r\nDMA_FROM_DEVICE);\r\n}\r\niv_dma = dma_map_single(jrdev, req->info, ivsize, DMA_TO_DEVICE);\r\nif (dma_mapping_error(jrdev, iv_dma)) {\r\ndev_err(jrdev, "unable to map IV\n");\r\nreturn ERR_PTR(-ENOMEM);\r\n}\r\nif (!src_nents && iv_dma + ivsize == sg_dma_address(req->src))\r\niv_contig = true;\r\nelse\r\nsrc_nents = src_nents ? : 1;\r\nsec4_sg_bytes = ((iv_contig ? 0 : 1) + src_nents + dst_nents) *\r\nsizeof(struct sec4_sg_entry);\r\nedesc = kzalloc(sizeof(*edesc) + desc_bytes + sec4_sg_bytes,\r\nGFP_DMA | flags);\r\nif (!edesc) {\r\ndev_err(jrdev, "could not allocate extended descriptor\n");\r\nreturn ERR_PTR(-ENOMEM);\r\n}\r\nedesc->src_nents = src_nents;\r\nedesc->dst_nents = dst_nents;\r\nedesc->sec4_sg_bytes = sec4_sg_bytes;\r\nedesc->sec4_sg = (void *)edesc + sizeof(struct ablkcipher_edesc) +\r\ndesc_bytes;\r\nsec4_sg_index = 0;\r\nif (!iv_contig) {\r\ndma_to_sec4_sg_one(edesc->sec4_sg, iv_dma, ivsize, 0);\r\nsg_to_sec4_sg_last(req->src, src_nents,\r\nedesc->sec4_sg + 1, 0);\r\nsec4_sg_index += 1 + src_nents;\r\n}\r\nif (dst_nents) {\r\nsg_to_sec4_sg_last(req->dst, dst_nents,\r\nedesc->sec4_sg + sec4_sg_index, 0);\r\n}\r\nedesc->sec4_sg_dma = dma_map_single(jrdev, edesc->sec4_sg,\r\nsec4_sg_bytes, DMA_TO_DEVICE);\r\nif (dma_mapping_error(jrdev, edesc->sec4_sg_dma)) {\r\ndev_err(jrdev, "unable to map S/G table\n");\r\nreturn ERR_PTR(-ENOMEM);\r\n}\r\nedesc->iv_dma = iv_dma;\r\n#ifdef DEBUG\r\nprint_hex_dump(KERN_ERR, "ablkcipher sec4_sg@"__stringify(__LINE__)": ",\r\nDUMP_PREFIX_ADDRESS, 16, 4, edesc->sec4_sg,\r\nsec4_sg_bytes, 1);\r\n#endif\r\n*iv_contig_out = iv_contig;\r\nreturn edesc;\r\n}\r\nstatic int ablkcipher_encrypt(struct ablkcipher_request *req)\r\n{\r\nstruct ablkcipher_edesc *edesc;\r\nstruct crypto_ablkcipher *ablkcipher = crypto_ablkcipher_reqtfm(req);\r\nstruct caam_ctx *ctx = crypto_ablkcipher_ctx(ablkcipher);\r\nstruct device *jrdev = ctx->jrdev;\r\nbool iv_contig;\r\nu32 *desc;\r\nint ret = 0;\r\nedesc = ablkcipher_edesc_alloc(req, DESC_JOB_IO_LEN *\r\nCAAM_CMD_SZ, &iv_contig);\r\nif (IS_ERR(edesc))\r\nreturn PTR_ERR(edesc);\r\ninit_ablkcipher_job(ctx->sh_desc_enc,\r\nctx->sh_desc_enc_dma, edesc, req, iv_contig);\r\n#ifdef DEBUG\r\nprint_hex_dump(KERN_ERR, "ablkcipher jobdesc@"__stringify(__LINE__)": ",\r\nDUMP_PREFIX_ADDRESS, 16, 4, edesc->hw_desc,\r\ndesc_bytes(edesc->hw_desc), 1);\r\n#endif\r\ndesc = edesc->hw_desc;\r\nret = caam_jr_enqueue(jrdev, desc, ablkcipher_encrypt_done, req);\r\nif (!ret) {\r\nret = -EINPROGRESS;\r\n} else {\r\nablkcipher_unmap(jrdev, edesc, req);\r\nkfree(edesc);\r\n}\r\nreturn ret;\r\n}\r\nstatic int ablkcipher_decrypt(struct ablkcipher_request *req)\r\n{\r\nstruct ablkcipher_edesc *edesc;\r\nstruct crypto_ablkcipher *ablkcipher = crypto_ablkcipher_reqtfm(req);\r\nstruct caam_ctx *ctx = crypto_ablkcipher_ctx(ablkcipher);\r\nstruct device *jrdev = ctx->jrdev;\r\nbool iv_contig;\r\nu32 *desc;\r\nint ret = 0;\r\nedesc = ablkcipher_edesc_alloc(req, DESC_JOB_IO_LEN *\r\nCAAM_CMD_SZ, &iv_contig);\r\nif (IS_ERR(edesc))\r\nreturn PTR_ERR(edesc);\r\ninit_ablkcipher_job(ctx->sh_desc_dec,\r\nctx->sh_desc_dec_dma, edesc, req, iv_contig);\r\ndesc = edesc->hw_desc;\r\n#ifdef DEBUG\r\nprint_hex_dump(KERN_ERR, "ablkcipher jobdesc@"__stringify(__LINE__)": ",\r\nDUMP_PREFIX_ADDRESS, 16, 4, edesc->hw_desc,\r\ndesc_bytes(edesc->hw_desc), 1);\r\n#endif\r\nret = caam_jr_enqueue(jrdev, desc, ablkcipher_decrypt_done, req);\r\nif (!ret) {\r\nret = -EINPROGRESS;\r\n} else {\r\nablkcipher_unmap(jrdev, edesc, req);\r\nkfree(edesc);\r\n}\r\nreturn ret;\r\n}\r\nstatic struct ablkcipher_edesc *ablkcipher_giv_edesc_alloc(\r\nstruct skcipher_givcrypt_request *greq,\r\nint desc_bytes,\r\nbool *iv_contig_out)\r\n{\r\nstruct ablkcipher_request *req = &greq->creq;\r\nstruct crypto_ablkcipher *ablkcipher = crypto_ablkcipher_reqtfm(req);\r\nstruct caam_ctx *ctx = crypto_ablkcipher_ctx(ablkcipher);\r\nstruct device *jrdev = ctx->jrdev;\r\ngfp_t flags = (req->base.flags & (CRYPTO_TFM_REQ_MAY_BACKLOG |\r\nCRYPTO_TFM_REQ_MAY_SLEEP)) ?\r\nGFP_KERNEL : GFP_ATOMIC;\r\nint src_nents, dst_nents = 0, sec4_sg_bytes;\r\nstruct ablkcipher_edesc *edesc;\r\ndma_addr_t iv_dma = 0;\r\nbool iv_contig = false;\r\nint sgc;\r\nint ivsize = crypto_ablkcipher_ivsize(ablkcipher);\r\nint sec4_sg_index;\r\nsrc_nents = sg_count(req->src, req->nbytes);\r\nif (unlikely(req->dst != req->src))\r\ndst_nents = sg_count(req->dst, req->nbytes);\r\nif (likely(req->src == req->dst)) {\r\nsgc = dma_map_sg(jrdev, req->src, src_nents ? : 1,\r\nDMA_BIDIRECTIONAL);\r\n} else {\r\nsgc = dma_map_sg(jrdev, req->src, src_nents ? : 1,\r\nDMA_TO_DEVICE);\r\nsgc = dma_map_sg(jrdev, req->dst, dst_nents ? : 1,\r\nDMA_FROM_DEVICE);\r\n}\r\niv_dma = dma_map_single(jrdev, greq->giv, ivsize, DMA_TO_DEVICE);\r\nif (dma_mapping_error(jrdev, iv_dma)) {\r\ndev_err(jrdev, "unable to map IV\n");\r\nreturn ERR_PTR(-ENOMEM);\r\n}\r\nif (!dst_nents && iv_dma + ivsize == sg_dma_address(req->dst))\r\niv_contig = true;\r\nelse\r\ndst_nents = dst_nents ? : 1;\r\nsec4_sg_bytes = ((iv_contig ? 0 : 1) + src_nents + dst_nents) *\r\nsizeof(struct sec4_sg_entry);\r\nedesc = kzalloc(sizeof(*edesc) + desc_bytes + sec4_sg_bytes,\r\nGFP_DMA | flags);\r\nif (!edesc) {\r\ndev_err(jrdev, "could not allocate extended descriptor\n");\r\nreturn ERR_PTR(-ENOMEM);\r\n}\r\nedesc->src_nents = src_nents;\r\nedesc->dst_nents = dst_nents;\r\nedesc->sec4_sg_bytes = sec4_sg_bytes;\r\nedesc->sec4_sg = (void *)edesc + sizeof(struct ablkcipher_edesc) +\r\ndesc_bytes;\r\nsec4_sg_index = 0;\r\nif (src_nents) {\r\nsg_to_sec4_sg_last(req->src, src_nents, edesc->sec4_sg, 0);\r\nsec4_sg_index += src_nents;\r\n}\r\nif (!iv_contig) {\r\ndma_to_sec4_sg_one(edesc->sec4_sg + sec4_sg_index,\r\niv_dma, ivsize, 0);\r\nsec4_sg_index += 1;\r\nsg_to_sec4_sg_last(req->dst, dst_nents,\r\nedesc->sec4_sg + sec4_sg_index, 0);\r\n}\r\nedesc->sec4_sg_dma = dma_map_single(jrdev, edesc->sec4_sg,\r\nsec4_sg_bytes, DMA_TO_DEVICE);\r\nif (dma_mapping_error(jrdev, edesc->sec4_sg_dma)) {\r\ndev_err(jrdev, "unable to map S/G table\n");\r\nreturn ERR_PTR(-ENOMEM);\r\n}\r\nedesc->iv_dma = iv_dma;\r\n#ifdef DEBUG\r\nprint_hex_dump(KERN_ERR,\r\n"ablkcipher sec4_sg@" __stringify(__LINE__) ": ",\r\nDUMP_PREFIX_ADDRESS, 16, 4, edesc->sec4_sg,\r\nsec4_sg_bytes, 1);\r\n#endif\r\n*iv_contig_out = iv_contig;\r\nreturn edesc;\r\n}\r\nstatic int ablkcipher_givencrypt(struct skcipher_givcrypt_request *creq)\r\n{\r\nstruct ablkcipher_request *req = &creq->creq;\r\nstruct ablkcipher_edesc *edesc;\r\nstruct crypto_ablkcipher *ablkcipher = crypto_ablkcipher_reqtfm(req);\r\nstruct caam_ctx *ctx = crypto_ablkcipher_ctx(ablkcipher);\r\nstruct device *jrdev = ctx->jrdev;\r\nbool iv_contig;\r\nu32 *desc;\r\nint ret = 0;\r\nedesc = ablkcipher_giv_edesc_alloc(creq, DESC_JOB_IO_LEN *\r\nCAAM_CMD_SZ, &iv_contig);\r\nif (IS_ERR(edesc))\r\nreturn PTR_ERR(edesc);\r\ninit_ablkcipher_giv_job(ctx->sh_desc_givenc, ctx->sh_desc_givenc_dma,\r\nedesc, req, iv_contig);\r\n#ifdef DEBUG\r\nprint_hex_dump(KERN_ERR,\r\n"ablkcipher jobdesc@" __stringify(__LINE__) ": ",\r\nDUMP_PREFIX_ADDRESS, 16, 4, edesc->hw_desc,\r\ndesc_bytes(edesc->hw_desc), 1);\r\n#endif\r\ndesc = edesc->hw_desc;\r\nret = caam_jr_enqueue(jrdev, desc, ablkcipher_encrypt_done, req);\r\nif (!ret) {\r\nret = -EINPROGRESS;\r\n} else {\r\nablkcipher_unmap(jrdev, edesc, req);\r\nkfree(edesc);\r\n}\r\nreturn ret;\r\n}\r\nstatic int caam_init_common(struct caam_ctx *ctx, struct caam_alg_entry *caam)\r\n{\r\nctx->jrdev = caam_jr_alloc();\r\nif (IS_ERR(ctx->jrdev)) {\r\npr_err("Job Ring Device allocation for transform failed\n");\r\nreturn PTR_ERR(ctx->jrdev);\r\n}\r\nctx->class1_alg_type = OP_TYPE_CLASS1_ALG | caam->class1_alg_type;\r\nctx->class2_alg_type = OP_TYPE_CLASS2_ALG | caam->class2_alg_type;\r\nctx->alg_op = OP_TYPE_CLASS2_ALG | caam->alg_op;\r\nreturn 0;\r\n}\r\nstatic int caam_cra_init(struct crypto_tfm *tfm)\r\n{\r\nstruct crypto_alg *alg = tfm->__crt_alg;\r\nstruct caam_crypto_alg *caam_alg =\r\ncontainer_of(alg, struct caam_crypto_alg, crypto_alg);\r\nstruct caam_ctx *ctx = crypto_tfm_ctx(tfm);\r\nreturn caam_init_common(ctx, &caam_alg->caam);\r\n}\r\nstatic int caam_aead_init(struct crypto_aead *tfm)\r\n{\r\nstruct aead_alg *alg = crypto_aead_alg(tfm);\r\nstruct caam_aead_alg *caam_alg =\r\ncontainer_of(alg, struct caam_aead_alg, aead);\r\nstruct caam_ctx *ctx = crypto_aead_ctx(tfm);\r\nreturn caam_init_common(ctx, &caam_alg->caam);\r\n}\r\nstatic void caam_exit_common(struct caam_ctx *ctx)\r\n{\r\nif (ctx->sh_desc_enc_dma &&\r\n!dma_mapping_error(ctx->jrdev, ctx->sh_desc_enc_dma))\r\ndma_unmap_single(ctx->jrdev, ctx->sh_desc_enc_dma,\r\ndesc_bytes(ctx->sh_desc_enc), DMA_TO_DEVICE);\r\nif (ctx->sh_desc_dec_dma &&\r\n!dma_mapping_error(ctx->jrdev, ctx->sh_desc_dec_dma))\r\ndma_unmap_single(ctx->jrdev, ctx->sh_desc_dec_dma,\r\ndesc_bytes(ctx->sh_desc_dec), DMA_TO_DEVICE);\r\nif (ctx->sh_desc_givenc_dma &&\r\n!dma_mapping_error(ctx->jrdev, ctx->sh_desc_givenc_dma))\r\ndma_unmap_single(ctx->jrdev, ctx->sh_desc_givenc_dma,\r\ndesc_bytes(ctx->sh_desc_givenc),\r\nDMA_TO_DEVICE);\r\nif (ctx->key_dma &&\r\n!dma_mapping_error(ctx->jrdev, ctx->key_dma))\r\ndma_unmap_single(ctx->jrdev, ctx->key_dma,\r\nctx->enckeylen + ctx->split_key_pad_len,\r\nDMA_TO_DEVICE);\r\ncaam_jr_free(ctx->jrdev);\r\n}\r\nstatic void caam_cra_exit(struct crypto_tfm *tfm)\r\n{\r\ncaam_exit_common(crypto_tfm_ctx(tfm));\r\n}\r\nstatic void caam_aead_exit(struct crypto_aead *tfm)\r\n{\r\ncaam_exit_common(crypto_aead_ctx(tfm));\r\n}\r\nstatic void __exit caam_algapi_exit(void)\r\n{\r\nstruct caam_crypto_alg *t_alg, *n;\r\nint i;\r\nfor (i = 0; i < ARRAY_SIZE(driver_aeads); i++) {\r\nstruct caam_aead_alg *t_alg = driver_aeads + i;\r\nif (t_alg->registered)\r\ncrypto_unregister_aead(&t_alg->aead);\r\n}\r\nif (!alg_list.next)\r\nreturn;\r\nlist_for_each_entry_safe(t_alg, n, &alg_list, entry) {\r\ncrypto_unregister_alg(&t_alg->crypto_alg);\r\nlist_del(&t_alg->entry);\r\nkfree(t_alg);\r\n}\r\n}\r\nstatic struct caam_crypto_alg *caam_alg_alloc(struct caam_alg_template\r\n*template)\r\n{\r\nstruct caam_crypto_alg *t_alg;\r\nstruct crypto_alg *alg;\r\nt_alg = kzalloc(sizeof(*t_alg), GFP_KERNEL);\r\nif (!t_alg) {\r\npr_err("failed to allocate t_alg\n");\r\nreturn ERR_PTR(-ENOMEM);\r\n}\r\nalg = &t_alg->crypto_alg;\r\nsnprintf(alg->cra_name, CRYPTO_MAX_ALG_NAME, "%s", template->name);\r\nsnprintf(alg->cra_driver_name, CRYPTO_MAX_ALG_NAME, "%s",\r\ntemplate->driver_name);\r\nalg->cra_module = THIS_MODULE;\r\nalg->cra_init = caam_cra_init;\r\nalg->cra_exit = caam_cra_exit;\r\nalg->cra_priority = CAAM_CRA_PRIORITY;\r\nalg->cra_blocksize = template->blocksize;\r\nalg->cra_alignmask = 0;\r\nalg->cra_ctxsize = sizeof(struct caam_ctx);\r\nalg->cra_flags = CRYPTO_ALG_ASYNC | CRYPTO_ALG_KERN_DRIVER_ONLY |\r\ntemplate->type;\r\nswitch (template->type) {\r\ncase CRYPTO_ALG_TYPE_GIVCIPHER:\r\nalg->cra_type = &crypto_givcipher_type;\r\nalg->cra_ablkcipher = template->template_ablkcipher;\r\nbreak;\r\ncase CRYPTO_ALG_TYPE_ABLKCIPHER:\r\nalg->cra_type = &crypto_ablkcipher_type;\r\nalg->cra_ablkcipher = template->template_ablkcipher;\r\nbreak;\r\n}\r\nt_alg->caam.class1_alg_type = template->class1_alg_type;\r\nt_alg->caam.class2_alg_type = template->class2_alg_type;\r\nt_alg->caam.alg_op = template->alg_op;\r\nreturn t_alg;\r\n}\r\nstatic void caam_aead_alg_init(struct caam_aead_alg *t_alg)\r\n{\r\nstruct aead_alg *alg = &t_alg->aead;\r\nalg->base.cra_module = THIS_MODULE;\r\nalg->base.cra_priority = CAAM_CRA_PRIORITY;\r\nalg->base.cra_ctxsize = sizeof(struct caam_ctx);\r\nalg->base.cra_flags = CRYPTO_ALG_ASYNC | CRYPTO_ALG_KERN_DRIVER_ONLY;\r\nalg->init = caam_aead_init;\r\nalg->exit = caam_aead_exit;\r\n}\r\nstatic int __init caam_algapi_init(void)\r\n{\r\nstruct device_node *dev_node;\r\nstruct platform_device *pdev;\r\nstruct device *ctrldev;\r\nstruct caam_drv_private *priv;\r\nint i = 0, err = 0;\r\nu32 cha_vid, cha_inst, des_inst, aes_inst, md_inst;\r\nunsigned int md_limit = SHA512_DIGEST_SIZE;\r\nbool registered = false;\r\ndev_node = of_find_compatible_node(NULL, NULL, "fsl,sec-v4.0");\r\nif (!dev_node) {\r\ndev_node = of_find_compatible_node(NULL, NULL, "fsl,sec4.0");\r\nif (!dev_node)\r\nreturn -ENODEV;\r\n}\r\npdev = of_find_device_by_node(dev_node);\r\nif (!pdev) {\r\nof_node_put(dev_node);\r\nreturn -ENODEV;\r\n}\r\nctrldev = &pdev->dev;\r\npriv = dev_get_drvdata(ctrldev);\r\nof_node_put(dev_node);\r\nif (!priv)\r\nreturn -ENODEV;\r\nINIT_LIST_HEAD(&alg_list);\r\ncha_vid = rd_reg32(&priv->ctrl->perfmon.cha_id_ls);\r\ncha_inst = rd_reg32(&priv->ctrl->perfmon.cha_num_ls);\r\ndes_inst = (cha_inst & CHA_ID_LS_DES_MASK) >> CHA_ID_LS_DES_SHIFT;\r\naes_inst = (cha_inst & CHA_ID_LS_AES_MASK) >> CHA_ID_LS_AES_SHIFT;\r\nmd_inst = (cha_inst & CHA_ID_LS_MD_MASK) >> CHA_ID_LS_MD_SHIFT;\r\nif (md_inst && ((cha_vid & CHA_ID_LS_MD_MASK) == CHA_ID_LS_MD_LP256))\r\nmd_limit = SHA256_DIGEST_SIZE;\r\nfor (i = 0; i < ARRAY_SIZE(driver_algs); i++) {\r\nstruct caam_crypto_alg *t_alg;\r\nstruct caam_alg_template *alg = driver_algs + i;\r\nu32 alg_sel = alg->class1_alg_type & OP_ALG_ALGSEL_MASK;\r\nif (!des_inst &&\r\n((alg_sel == OP_ALG_ALGSEL_3DES) ||\r\n(alg_sel == OP_ALG_ALGSEL_DES)))\r\ncontinue;\r\nif (!aes_inst && (alg_sel == OP_ALG_ALGSEL_AES))\r\ncontinue;\r\nt_alg = caam_alg_alloc(alg);\r\nif (IS_ERR(t_alg)) {\r\nerr = PTR_ERR(t_alg);\r\npr_warn("%s alg allocation failed\n", alg->driver_name);\r\ncontinue;\r\n}\r\nerr = crypto_register_alg(&t_alg->crypto_alg);\r\nif (err) {\r\npr_warn("%s alg registration failed\n",\r\nt_alg->crypto_alg.cra_driver_name);\r\nkfree(t_alg);\r\ncontinue;\r\n}\r\nlist_add_tail(&t_alg->entry, &alg_list);\r\nregistered = true;\r\n}\r\nfor (i = 0; i < ARRAY_SIZE(driver_aeads); i++) {\r\nstruct caam_aead_alg *t_alg = driver_aeads + i;\r\nu32 c1_alg_sel = t_alg->caam.class1_alg_type &\r\nOP_ALG_ALGSEL_MASK;\r\nu32 c2_alg_sel = t_alg->caam.class2_alg_type &\r\nOP_ALG_ALGSEL_MASK;\r\nu32 alg_aai = t_alg->caam.class1_alg_type & OP_ALG_AAI_MASK;\r\nif (!des_inst &&\r\n((c1_alg_sel == OP_ALG_ALGSEL_3DES) ||\r\n(c1_alg_sel == OP_ALG_ALGSEL_DES)))\r\ncontinue;\r\nif (!aes_inst && (c1_alg_sel == OP_ALG_ALGSEL_AES))\r\ncontinue;\r\nif ((cha_vid & CHA_ID_LS_AES_MASK) == CHA_ID_LS_AES_LP)\r\nif (alg_aai == OP_ALG_AAI_GCM)\r\ncontinue;\r\nif (c2_alg_sel &&\r\n(!md_inst || (t_alg->aead.maxauthsize > md_limit)))\r\ncontinue;\r\ncaam_aead_alg_init(t_alg);\r\nerr = crypto_register_aead(&t_alg->aead);\r\nif (err) {\r\npr_warn("%s alg registration failed\n",\r\nt_alg->aead.base.cra_driver_name);\r\ncontinue;\r\n}\r\nt_alg->registered = true;\r\nregistered = true;\r\n}\r\nif (registered)\r\npr_info("caam algorithms registered in /proc/crypto\n");\r\nreturn err;\r\n}
