/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire [3:0] _06_;
  wire [3:0] _07_;
  wire [6:0] _08_;
  wire [7:0] _09_;
  wire [17:0] _10_;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [5:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [9:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [4:0] celloutsig_0_21z;
  wire [2:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [6:0] celloutsig_0_24z;
  wire [10:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire [3:0] celloutsig_0_32z;
  wire [5:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_44z;
  wire [7:0] celloutsig_0_46z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_52z;
  wire celloutsig_0_53z;
  wire [11:0] celloutsig_0_54z;
  wire celloutsig_0_58z;
  wire celloutsig_0_5z;
  wire celloutsig_0_63z;
  wire celloutsig_0_66z;
  wire celloutsig_0_70z;
  wire [4:0] celloutsig_0_73z;
  wire [17:0] celloutsig_0_7z;
  wire celloutsig_0_82z;
  wire celloutsig_0_83z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [29:0] celloutsig_1_5z;
  wire celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_52z = ~(celloutsig_0_40z & celloutsig_0_41z);
  assign celloutsig_0_66z = ~(celloutsig_0_22z[1] & celloutsig_0_63z);
  assign celloutsig_0_8z = ~(celloutsig_0_7z[0] & celloutsig_0_1z[3]);
  assign celloutsig_0_11z = ~(in_data[55] & celloutsig_0_5z);
  assign celloutsig_0_15z = ~(celloutsig_0_9z & _00_);
  assign celloutsig_0_18z = ~(celloutsig_0_13z & celloutsig_0_3z);
  assign celloutsig_0_29z = ~(celloutsig_0_7z[12] & celloutsig_0_23z);
  assign celloutsig_1_1z = !(in_data[160] ? in_data[126] : celloutsig_1_0z);
  assign celloutsig_1_0z = ~(in_data[156] | in_data[126]);
  assign celloutsig_0_63z = ~celloutsig_0_11z;
  assign celloutsig_1_18z = ~celloutsig_1_8z;
  assign celloutsig_0_19z = ~celloutsig_0_8z;
  assign celloutsig_0_50z = celloutsig_0_23z | ~(celloutsig_0_9z);
  assign celloutsig_0_53z = celloutsig_0_23z | ~(celloutsig_0_4z);
  assign celloutsig_1_4z = celloutsig_1_0z | ~(celloutsig_1_2z[2]);
  assign celloutsig_0_26z = _03_ | ~(celloutsig_0_14z[2]);
  assign celloutsig_0_35z = celloutsig_0_4z | celloutsig_0_26z;
  assign celloutsig_0_41z = _04_ | celloutsig_0_17z;
  assign celloutsig_0_9z = celloutsig_0_3z | celloutsig_0_2z;
  assign celloutsig_0_34z = ~(_05_ ^ celloutsig_0_32z[1]);
  assign celloutsig_0_58z = ~(celloutsig_0_33z[0] ^ celloutsig_0_18z);
  assign celloutsig_0_12z = ~(celloutsig_0_2z ^ celloutsig_0_7z[4]);
  assign celloutsig_0_32z = { _06_[3:1], celloutsig_0_8z } + celloutsig_0_21z[3:0];
  assign celloutsig_0_54z = { celloutsig_0_22z[1], celloutsig_0_52z, celloutsig_0_53z, celloutsig_0_46z[7:2], celloutsig_0_46z[2], celloutsig_0_46z[0], celloutsig_0_11z } + celloutsig_0_7z[14:3];
  assign celloutsig_0_25z = { celloutsig_0_7z[15:14], celloutsig_0_20z, celloutsig_0_21z, celloutsig_0_22z } + { celloutsig_0_24z[3:0], celloutsig_0_14z, celloutsig_0_15z };
  reg [17:0] _36_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[64])
    if (clkin_data[64]) _36_ <= 18'h00000;
    else _36_ <= in_data[54:37];
  assign { _10_[17:11], _06_[3:1], _10_[7], _05_, _10_[5:1], _02_ } = _36_;
  reg [6:0] _37_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _37_ <= 7'h00;
    else _37_ <= { celloutsig_0_34z, celloutsig_0_32z, celloutsig_0_31z, celloutsig_0_10z };
  assign { _08_[6:3], _04_, _08_[1:0] } = _37_;
  reg [7:0] _38_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[64])
    if (clkin_data[64]) _38_ <= 8'h00;
    else _38_ <= { in_data[69:67], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_5z };
  assign { _01_, _03_, _07_[2], _09_[4:1], _00_ } = _38_;
  assign celloutsig_0_24z = { celloutsig_0_15z, celloutsig_0_16z, celloutsig_0_16z, celloutsig_0_5z, celloutsig_0_22z } / { 1'h1, celloutsig_0_22z, celloutsig_0_18z, celloutsig_0_12z, celloutsig_0_17z };
  assign celloutsig_0_31z = { _03_, _07_[2], _09_[4:2] } >= { celloutsig_0_20z, celloutsig_0_22z, celloutsig_0_29z };
  assign celloutsig_0_83z = { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_44z, celloutsig_0_11z } >= { celloutsig_0_54z[10], celloutsig_0_11z, celloutsig_0_63z, celloutsig_0_58z };
  assign celloutsig_0_23z = { celloutsig_0_21z[2:0], celloutsig_0_13z } >= { celloutsig_0_15z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_16z };
  assign celloutsig_1_8z = in_data[124:101] > { celloutsig_1_5z[28:6], celloutsig_1_4z };
  assign celloutsig_0_16z = { _10_[17:11], _06_[3:1], _10_[7], _05_, _10_[5:1] } <= celloutsig_0_7z[17:1];
  assign celloutsig_0_28z = { celloutsig_0_25z[7:3], celloutsig_0_18z } <= { celloutsig_0_15z, celloutsig_0_23z, celloutsig_0_13z, celloutsig_0_18z, celloutsig_0_3z, celloutsig_0_11z };
  assign celloutsig_0_82z = { celloutsig_0_50z, celloutsig_0_28z, celloutsig_0_44z, celloutsig_0_35z, celloutsig_0_19z, celloutsig_0_58z, celloutsig_0_15z, celloutsig_0_20z } && { celloutsig_0_70z, celloutsig_0_44z, celloutsig_0_73z, celloutsig_0_35z };
  assign celloutsig_0_13z = { celloutsig_0_1z[5:1], _01_, _03_, _07_[2], _09_[4:1], _00_ } || { celloutsig_0_7z[17:6], celloutsig_0_10z };
  assign celloutsig_0_40z = { _01_, _03_, _07_[2], _09_[4:2] } < { _10_[13:11], _06_[3:2], celloutsig_0_8z };
  assign celloutsig_0_10z = { _10_[7], _05_, _10_[5], celloutsig_0_4z } < { celloutsig_0_7z[12:10], celloutsig_0_9z };
  assign celloutsig_0_3z = celloutsig_0_1z[5] & ~(celloutsig_0_2z);
  assign celloutsig_0_42z = celloutsig_0_1z[6] & ~(celloutsig_0_29z);
  assign celloutsig_0_44z = celloutsig_0_3z & ~(celloutsig_0_14z[4]);
  assign celloutsig_0_5z = _06_[2] & ~(in_data[16]);
  assign celloutsig_0_20z = celloutsig_0_3z & ~(in_data[7]);
  assign celloutsig_0_2z = _10_[17] & ~(celloutsig_0_1z[7]);
  assign celloutsig_1_3z = celloutsig_1_2z[5:0] % { 1'h1, in_data[113:110], celloutsig_1_0z };
  assign celloutsig_1_5z = { celloutsig_1_2z[6:3], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z } % { 1'h1, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_0_21z = celloutsig_0_14z[5:1] * { celloutsig_0_14z[5:4], celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_11z };
  assign celloutsig_0_22z = { _09_[4:3], celloutsig_0_20z } * { celloutsig_0_7z[1:0], celloutsig_0_16z };
  assign celloutsig_1_19z = | celloutsig_1_5z[22:18];
  assign celloutsig_0_7z = in_data[94:77] >> { _06_[2:1], _10_[7], _05_, _10_[5:1], _02_, _01_, _03_, _07_[2], _09_[4:1], _00_ };
  assign celloutsig_1_2z = in_data[125:119] >> { in_data[179:174], celloutsig_1_1z };
  assign celloutsig_0_33z = { celloutsig_0_1z[9:5], celloutsig_0_5z } ^ { celloutsig_0_24z[5:1], celloutsig_0_29z };
  assign celloutsig_0_73z = { celloutsig_0_14z[5:2], celloutsig_0_53z } ^ { _08_[6:3], celloutsig_0_41z };
  assign celloutsig_0_14z = { _03_, _07_[2], _09_[4:2], celloutsig_0_11z } ^ { _06_[3:1], _10_[7], _05_, _10_[5] };
  assign celloutsig_0_1z = in_data[34:25] ^ in_data[65:56];
  assign celloutsig_0_17z = ~((celloutsig_0_12z & celloutsig_0_8z) | celloutsig_0_10z);
  assign celloutsig_0_4z = ~((celloutsig_0_2z & celloutsig_0_3z) | (celloutsig_0_2z & celloutsig_0_3z));
  assign celloutsig_0_70z = ~((celloutsig_0_54z[7] & celloutsig_0_12z) | (celloutsig_0_66z & celloutsig_0_40z));
  assign { celloutsig_0_46z[2], celloutsig_0_46z[7:3], celloutsig_0_46z[0] } = ~ { celloutsig_0_42z, _08_[3], _04_, _08_[1:0], celloutsig_0_28z, celloutsig_0_4z };
  assign _06_[0] = celloutsig_0_8z;
  assign { _07_[3], _07_[1:0] } = { _03_, celloutsig_0_9z, celloutsig_0_29z };
  assign _08_[2] = _04_;
  assign { _09_[7:5], _09_[0] } = { _01_, _03_, _07_[2], _00_ };
  assign { _10_[10:8], _10_[6], _10_[0] } = { _06_[3:1], _05_, _02_ };
  assign celloutsig_0_46z[1] = celloutsig_0_46z[2];
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_82z, celloutsig_0_83z };
endmodule
