INFO: [HLS 200-10] Running 'C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/vivado_hls.exe'
INFO: [HLS 200-10] For user 'hohai' on host 'desktop-o8t2gmt' (Windows NT_amd64 version 6.2) on Thu Jan 07 11:41:34 +0900 2021
INFO: [HLS 200-10] In directory 'C:/Users/hohai/OneDrive/Desktop/Code/ZedBoard_Zynq7000/sw_control_led_vhls'
Sourcing Tcl script 'C:/Users/hohai/OneDrive/Desktop/Code/ZedBoard_Zynq7000/sw_control_led_vhls/sw_control_led_vhls/solution1/csynth.tcl'
INFO: [HLS 200-10] Opening project 'C:/Users/hohai/OneDrive/Desktop/Code/ZedBoard_Zynq7000/sw_control_led_vhls/sw_control_led_vhls'.
INFO: [HLS 200-10] Adding design file 'sw_control_led_vhls/sw_control_led.cpp' to the project
INFO: [HLS 200-10] Opening solution 'C:/Users/hohai/OneDrive/Desktop/Code/ZedBoard_Zynq7000/sw_control_led_vhls/sw_control_led_vhls/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sw_control_led_vhls/sw_control_led.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 178.516 ; gain = 88.777
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 178.516 ; gain = 88.777
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 178.516 ; gain = 88.777
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 178.516 ; gain = 88.777
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 178.516 ; gain = 88.777
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 178.516 ; gain = 88.777
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sw_control_led' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sw_control_led' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.186 seconds; current allocated memory: 93.511 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.054 seconds; current allocated memory: 93.572 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sw_control_led' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sw_control_led/inputs' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sw_control_led/outputs' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'outputs' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'sw_control_led' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sw_control_led'.
INFO: [HLS 200-111]  Elapsed time: 0.075 seconds; current allocated memory: 93.667 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 178.516 ; gain = 88.777
INFO: [VHDL 208-304] Generating VHDL RTL for sw_control_led.
INFO: [VLOG 209-307] Generating Verilog RTL for sw_control_led.
INFO: [HLS 200-112] Total elapsed time: 7.01 seconds; peak allocated memory: 93.667 MB.
