{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1704642573668 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1704642573668 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan  7 16:49:33 2024 " "Processing started: Sun Jan  7 16:49:33 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1704642573668 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704642573668 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sampler -c sampler " "Command: quartus_map --read_settings_files=on --write_settings_files=off sampler -c sampler" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704642573669 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1704642573852 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1704642573852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/halfadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/halfadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 halfadder-behavior " "Found design unit 1: halfadder-behavior" {  } { { "../hdl/halfadder.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/halfadder.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704642586113 ""} { "Info" "ISGN_ENTITY_NAME" "1 halfadder " "Found entity 1: halfadder" {  } { { "../hdl/halfadder.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/halfadder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704642586113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704642586113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder-behavior " "Found design unit 1: fulladder-behavior" {  } { { "../hdl/fulladder.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/fulladder.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704642586114 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "../hdl/fulladder.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/fulladder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704642586114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704642586114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/voter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/voter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 voter-behavior " "Found design unit 1: voter-behavior" {  } { { "../hdl/voter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/voter.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704642586115 ""} { "Info" "ISGN_ENTITY_NAME" "1 voter " "Found entity 1: voter" {  } { { "../hdl/voter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/voter.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704642586115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704642586115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-behavior " "Found design unit 1: reg-behavior" {  } { { "../hdl/reg.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/reg.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704642586116 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "../hdl/reg.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/reg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704642586116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704642586116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/t_flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/t_flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 t_flipflop-behavior " "Found design unit 1: t_flipflop-behavior" {  } { { "../hdl/t_flipflop.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/t_flipflop.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704642586116 ""} { "Info" "ISGN_ENTITY_NAME" "1 t_flipflop " "Found entity 1: t_flipflop" {  } { { "../hdl/t_flipflop.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/t_flipflop.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704642586116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704642586116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/d_flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/d_flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_flipflop-behavior " "Found design unit 1: d_flipflop-behavior" {  } { { "../hdl/d_flipflop.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/d_flipflop.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704642586117 ""} { "Info" "ISGN_ENTITY_NAME" "1 d_flipflop " "Found entity 1: d_flipflop" {  } { { "../hdl/d_flipflop.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/d_flipflop.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704642586117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704642586117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/dff_negedge.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/dff_negedge.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dff_negedge-behavior " "Found design unit 1: dff_negedge-behavior" {  } { { "../hdl/dff_negedge.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/dff_negedge.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704642586118 ""} { "Info" "ISGN_ENTITY_NAME" "1 dff_negedge " "Found entity 1: dff_negedge" {  } { { "../hdl/dff_negedge.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/dff_negedge.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704642586118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704642586118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/DDR_to_SDR_converter_EU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/DDR_to_SDR_converter_EU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DDR_to_SDR_converter_EU-rtl " "Found design unit 1: DDR_to_SDR_converter_EU-rtl" {  } { { "../hdl/DDR_to_SDR_converter_EU.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/DDR_to_SDR_converter_EU.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704642586119 ""} { "Info" "ISGN_ENTITY_NAME" "1 DDR_to_SDR_converter_EU " "Found entity 1: DDR_to_SDR_converter_EU" {  } { { "../hdl/DDR_to_SDR_converter_EU.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/DDR_to_SDR_converter_EU.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704642586119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704642586119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/DDR_to_SDR_converter_CU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/DDR_to_SDR_converter_CU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DDR_to_SDR_converter_CU-fsm " "Found design unit 1: DDR_to_SDR_converter_CU-fsm" {  } { { "../hdl/DDR_to_SDR_converter_CU.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/DDR_to_SDR_converter_CU.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704642586120 ""} { "Info" "ISGN_ENTITY_NAME" "1 DDR_to_SDR_converter_CU " "Found entity 1: DDR_to_SDR_converter_CU" {  } { { "../hdl/DDR_to_SDR_converter_CU.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/DDR_to_SDR_converter_CU.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704642586120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704642586120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/DDR_to_SDR_converter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/DDR_to_SDR_converter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DDR_to_SDR_converter-rtl " "Found design unit 1: DDR_to_SDR_converter-rtl" {  } { { "../hdl/DDR_to_SDR_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/DDR_to_SDR_converter.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704642586121 ""} { "Info" "ISGN_ENTITY_NAME" "1 DDR_to_SDR_converter " "Found entity 1: DDR_to_SDR_converter" {  } { { "../hdl/DDR_to_SDR_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/DDR_to_SDR_converter.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704642586121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704642586121 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DDR_to_SDR_converter " "Elaborating entity \"DDR_to_SDR_converter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1704642586170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DDR_to_SDR_converter_EU DDR_to_SDR_converter_EU:EU " "Elaborating entity \"DDR_to_SDR_converter_EU\" for hierarchy \"DDR_to_SDR_converter_EU:EU\"" {  } { { "../hdl/DDR_to_SDR_converter.vhd" "EU" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/DDR_to_SDR_converter.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704642586171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_flipflop DDR_to_SDR_converter_EU:EU\|d_flipflop:pdff4 " "Elaborating entity \"d_flipflop\" for hierarchy \"DDR_to_SDR_converter_EU:EU\|d_flipflop:pdff4\"" {  } { { "../hdl/DDR_to_SDR_converter_EU.vhd" "pdff4" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/DDR_to_SDR_converter_EU.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704642586184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff_negedge DDR_to_SDR_converter_EU:EU\|dff_negedge:ndff4 " "Elaborating entity \"dff_negedge\" for hierarchy \"DDR_to_SDR_converter_EU:EU\|dff_negedge:ndff4\"" {  } { { "../hdl/DDR_to_SDR_converter_EU.vhd" "ndff4" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/DDR_to_SDR_converter_EU.vhd" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704642586187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "voter DDR_to_SDR_converter_EU:EU\|voter:voter_inst " "Elaborating entity \"voter\" for hierarchy \"DDR_to_SDR_converter_EU:EU\|voter:voter_inst\"" {  } { { "../hdl/DDR_to_SDR_converter_EU.vhd" "voter_inst" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/DDR_to_SDR_converter_EU.vhd" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704642586189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg DDR_to_SDR_converter_EU:EU\|voter:voter_inst\|reg:pipereg1 " "Elaborating entity \"reg\" for hierarchy \"DDR_to_SDR_converter_EU:EU\|voter:voter_inst\|reg:pipereg1\"" {  } { { "../hdl/voter.vhd" "pipereg1" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/voter.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704642586190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder DDR_to_SDR_converter_EU:EU\|voter:voter_inst\|fulladder:fa00 " "Elaborating entity \"fulladder\" for hierarchy \"DDR_to_SDR_converter_EU:EU\|voter:voter_inst\|fulladder:fa00\"" {  } { { "../hdl/voter.vhd" "fa00" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/voter.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704642586192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "halfadder DDR_to_SDR_converter_EU:EU\|voter:voter_inst\|fulladder:fa00\|halfadder:ha1_inst " "Elaborating entity \"halfadder\" for hierarchy \"DDR_to_SDR_converter_EU:EU\|voter:voter_inst\|fulladder:fa00\|halfadder:ha1_inst\"" {  } { { "../hdl/fulladder.vhd" "ha1_inst" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/fulladder.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704642586193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg DDR_to_SDR_converter_EU:EU\|voter:voter_inst\|reg:pipereg2 " "Elaborating entity \"reg\" for hierarchy \"DDR_to_SDR_converter_EU:EU\|voter:voter_inst\|reg:pipereg2\"" {  } { { "../hdl/voter.vhd" "pipereg2" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/voter.vhd" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704642586196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg DDR_to_SDR_converter_EU:EU\|voter:voter_inst\|reg:pipereg3 " "Elaborating entity \"reg\" for hierarchy \"DDR_to_SDR_converter_EU:EU\|voter:voter_inst\|reg:pipereg3\"" {  } { { "../hdl/voter.vhd" "pipereg3" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/voter.vhd" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704642586200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg DDR_to_SDR_converter_EU:EU\|voter:voter_inst\|reg:pipereg5 " "Elaborating entity \"reg\" for hierarchy \"DDR_to_SDR_converter_EU:EU\|voter:voter_inst\|reg:pipereg5\"" {  } { { "../hdl/voter.vhd" "pipereg5" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/voter.vhd" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704642586202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_flipflop DDR_to_SDR_converter_EU:EU\|t_flipflop:tracker " "Elaborating entity \"t_flipflop\" for hierarchy \"DDR_to_SDR_converter_EU:EU\|t_flipflop:tracker\"" {  } { { "../hdl/DDR_to_SDR_converter_EU.vhd" "tracker" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/DDR_to_SDR_converter_EU.vhd" 354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704642586203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DDR_to_SDR_converter_CU DDR_to_SDR_converter_CU:CU " "Elaborating entity \"DDR_to_SDR_converter_CU\" for hierarchy \"DDR_to_SDR_converter_CU:CU\"" {  } { { "../hdl/DDR_to_SDR_converter.vhd" "CU" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/DDR_to_SDR_converter.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704642586207 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1704642586970 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1704642587494 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1704642587600 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704642587600 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "183 " "Implemented 183 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1704642587658 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1704642587658 ""} { "Info" "ICUT_CUT_TM_LCELLS" "154 " "Implemented 154 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1704642587658 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1704642587658 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "423 " "Peak virtual memory: 423 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1704642587669 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan  7 16:49:47 2024 " "Processing ended: Sun Jan  7 16:49:47 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1704642587669 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1704642587669 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1704642587669 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1704642587669 ""}
