Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2014.2/bin/unwrapped/lnx32.o/xelab --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Mux_test_behav --prj /home/mikel/Desktop/Project 4/Project 4.1/Mux 4_1/Mux 4_1.sim/sim_1/behav/Mux_test.prj xil_defaultlib.Mux_test xil_defaultlib.glbl 
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "/home/mikel/Desktop/Project 4/Project 4.1/Mux 4_1/Mux 4_1.srcs/sources_1/new/Mux_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_4_1
WARNING: [VRFC 10-1315] redeclaration of ansi port Y is not allowed [/home/mikel/Desktop/Project 4/Project 4.1/Mux 4_1/Mux 4_1.srcs/sources_1/new/Mux_4_1.v:32]
INFO: [VRFC 10-165] Analyzing Verilog file "/home/mikel/Desktop/Project 4/Project 4.1/Mux 4_1/Mux 4_1.srcs/sim_1/new/Mux_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_test
INFO: [VRFC 10-165] Analyzing Verilog file "/opt/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mux_4_1
Compiling module xil_defaultlib.Mux_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot Mux_test_behav
