module top_module(
    input clk,
    input reset,    // Active-high synchronous reset to 32'h1
    output [31:0] q
); 

    reg [31:0] r;
    
    always @(*)
        begin
            r = q[31:1];
            r[31] = q[0];
            r[21] = q[22] ^ q[0];
            r[1]  = q[2]  ^ q[0];
            r[0]  = q[1]  ^ q[0];
            
        end
    
    always @(posedge clk)
        begin
            if(reset)
                q<= 32'h1;
            else
                q<= r;
        end
endmodule
