Coverage Report by instance with details

=================================================================================
=== Instance: /APB_TOP_tb/master_if
=== Design Unit: work.apb_master_if
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        538       538         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /APB_TOP_tb/master_if --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                       PADDR[31-0]           1           1                              100.00 
                                              PCLK           1           1                              100.00 
                                           PENABLE           1           1                              100.00 
                                      PRDATA[31-0]           1           1                              100.00 
                                            PREADY           1           1                              100.00 
                                           PRESETn           1           1                              100.00 
                                              PSEL           1           1                              100.00 
                                           PSLVERR           1           1                              100.00 
                                      PWDATA[31-0]           1           1                              100.00 
                                            PWRITE           1           1                              100.00 
                                        addr[31-0]           1           1                              100.00 
                                    gm_PADDR[31-0]           1           1                              100.00 
                                        gm_PENABLE           1           1                              100.00 
                                           gm_PSEL           1           1                              100.00 
                                   gm_PWDATA[31-0]           1           1                              100.00 
                                         gm_PWRITE           1           1                              100.00 
                                       rdata[31-0]           1           1                              100.00 
                                            slverr           1           1                              100.00 
                                    start_transfer           1           1                              100.00 
                                       wdata[31-0]           1           1                              100.00 
                                                wr           1           1                              100.00 

Total Node Count     =        269 
Toggled Node Count   =        269 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (538 of 538 bins)

=================================================================================
=== Instance: /APB_TOP_tb/Master_DUT
=== Design Unit: work.apb_master
=================================================================================

Assertion Coverage:
    Assertions                      10         9         1    90.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/APB_TOP_tb/Master_DUT/data_from_slave_assertion
                     APB_Master.sv(110)                 0          1
/APB_TOP_tb/Master_DUT/slverr_assertion
                     APB_Master.sv(114)                 0          1
/APB_TOP_tb/Master_DUT/fsm_normal_flow_assert
                     APB_Master.sv(124)                 0          1
/APB_TOP_tb/Master_DUT/fsm_with_no_wait_assertion
                     APB_Master.sv(130)                 0          1
/APB_TOP_tb/Master_DUT/fsm_with_wait_assertion
                     APB_Master.sv(136)                 0          1
/APB_TOP_tb/Master_DUT/fsm_with_error_assertion
                     APB_Master.sv(142)                 0          1
/APB_TOP_tb/Master_DUT/stable_signals_assertion
                     APB_Master.sv(149)                 0          1
/APB_TOP_tb/Master_DUT/PSEL_PENABLE_assertion
                     APB_Master.sv(156)                 0          1
/APB_TOP_tb/Master_DUT/PSEL_PENABLE_low_assertion
                     APB_Master.sv(162)                 0          1
/APB_TOP_tb/Master_DUT/PSEL_high_PENABLE_low_assertion
                     APB_Master.sv(168)                 1          1
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        24        22         2    91.66%

================================Branch Details================================

Branch Coverage for instance /APB_TOP_tb/Master_DUT
NOTE: The modification timestamp for source file 'APB_Master.sv' has been altered since compilation.

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File APB_Master.sv
------------------------------------IF Branch------------------------------------
    35                                      2540     Count coming in to IF
    35              1                         86             if(!PRESETn) 
    37              1                       2454             else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    43                                      4481     Count coming in to CASE
    44              1                       1393                 IDLE: ns = (start_transfer)? SETUP: IDLE;
    45              1                       1507                 SETUP: ns = ACCESS;
    46              1                       1581                 ACCESS: ns = ((PREADY && !start_transfer) || (PSLVERR && PREADY))? IDLE: (PREADY && start_transfer)? SETUP: ACCESS;
    47              1                    ***0***                 default: ns = IDLE; 
Branch totals: 3 hits of 4 branches = 75.00%

------------------------------------IF Branch------------------------------------
    44                                      1393     Count coming in to IF
    44              2                        693                 IDLE: ns = (start_transfer)? SETUP: IDLE;
    44              3                        700                 IDLE: ns = (start_transfer)? SETUP: IDLE;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    46                                      1581     Count coming in to IF
    46              2                        669                 ACCESS: ns = ((PREADY && !start_transfer) || (PSLVERR && PREADY))? IDLE: (PREADY && start_transfer)? SETUP: ACCESS;
    46              3                        912                 ACCESS: ns = ((PREADY && !start_transfer) || (PSLVERR && PREADY))? IDLE: (PREADY && start_transfer)? SETUP: ACCESS;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    46                                       912     Count coming in to IF
    46              4                         62                 ACCESS: ns = ((PREADY && !start_transfer) || (PSLVERR && PREADY))? IDLE: (PREADY && start_transfer)? SETUP: ACCESS;
    46              5                        850                 ACCESS: ns = ((PREADY && !start_transfer) || (PSLVERR && PREADY))? IDLE: (PREADY && start_transfer)? SETUP: ACCESS;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    58                                      2195     Count coming in to CASE
    59              1                        701                 IDLE:  begin
    63              1                        754                 SETUP: begin
    67              1                        740                 ACCESS: begin
    71              1                    ***0***                 default: begin
Branch totals: 3 hits of 4 branches = 75.00%

------------------------------------IF Branch------------------------------------
    80                                      2544     Count coming in to IF
    80              1                         86         if (!PRESETn) begin
    84              1                        754         end else if ((cs == IDLE && start_transfer) || (cs == ACCESS && start_transfer && PREADY && ~PSLVERR) ) begin
                                            1704     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    93                                      2544     Count coming in to IF
    93              1                         86         if (!PRESETn) begin
    96              1                        720         end else if (cs == ACCESS && PREADY) begin
    100             1                       1738             else 
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    108                                      868     Count coming in to IF
    108             1                         83         if (!PRESETn)
                                             785     All False Count
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      12        11         1    91.66%

================================Condition Details================================

Condition Coverage for instance /APB_TOP_tb/Master_DUT --
NOTE: The modification timestamp for source file 'APB_Master.sv' has been altered since compilation.

  File APB_Master.sv
----------------Focused Condition View-------------------
Line       46 Item    1  ((PREADY && ~start_transfer) || (PSLVERR && PREADY))
Condition totals: 3 of 3 input terms covered = 100.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
          PREADY         Y
  start_transfer         Y
         PSLVERR         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  PREADY_0              PSLVERR                       
  Row   2:          1  PREADY_1              ~start_transfer, (~(PREADY && ~start_transfer) && PSLVERR)
  Row   3:          1  start_transfer_0      PREADY                        
  Row   4:          1  start_transfer_1      (~(PSLVERR && PREADY) && PREADY)
  Row   5:          1  PSLVERR_0             ~(PREADY && ~start_transfer)  
  Row   6:          1  PSLVERR_1             (~(PREADY && ~start_transfer) && PREADY)

----------------Focused Condition View-------------------
Line       46 Item    2  (PREADY && start_transfer)
Condition totals: 1 of 2 input terms covered = 50.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
          PREADY         Y
  start_transfer         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  PREADY_0              -                             
  Row   2:          1  PREADY_1              start_transfer                
  Row   3:    ***0***  start_transfer_0      PREADY                        
  Row   4:          1  start_transfer_1      PREADY                        

----------------Focused Condition View-------------------
Line       84 Item    1  (((cs == IDLE) && start_transfer) || ((((cs == ACCESS) && start_transfer) && PREADY) && ~PSLVERR))
Condition totals: 5 of 5 input terms covered = 100.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
    (cs == IDLE)         Y
  start_transfer         Y
  (cs == ACCESS)         Y
          PREADY         Y
         PSLVERR         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (cs == IDLE)_0        ~((((cs == ACCESS) && start_transfer) && PREADY) && ~PSLVERR)
  Row   2:          1  (cs == IDLE)_1        start_transfer                
  Row   3:          1  start_transfer_0      (cs == IDLE), (cs == ACCESS)  
  Row   4:          1  start_transfer_1      (cs == IDLE), (~((cs == IDLE) && start_transfer) && ~PSLVERR && PREADY && (cs == ACCESS))
  Row   5:          1  (cs == ACCESS)_0      ~((cs == IDLE) && start_transfer)
  Row   6:          1  (cs == ACCESS)_1      (~((cs == IDLE) && start_transfer) && ~PSLVERR && PREADY && start_transfer)
  Row   7:          1  PREADY_0              (~((cs == IDLE) && start_transfer) && ((cs == ACCESS) && start_transfer))
  Row   8:          1  PREADY_1              (~((cs == IDLE) && start_transfer) && ~PSLVERR && ((cs == ACCESS) && start_transfer))
  Row   9:          1  PSLVERR_0             (~((cs == IDLE) && start_transfer) && (((cs == ACCESS) && start_transfer) && PREADY))
 Row   10:          1  PSLVERR_1             (~((cs == IDLE) && start_transfer) && (((cs == ACCESS) && start_transfer) && PREADY))

----------------Focused Condition View-------------------
Line       96 Item    1  ((cs == ACCESS) && PREADY)
Condition totals: 2 of 2 input terms covered = 100.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  (cs == ACCESS)         Y
          PREADY         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (cs == ACCESS)_0      -                             
  Row   2:          1  (cs == ACCESS)_1      PREADY                        
  Row   3:          1  PREADY_0              (cs == ACCESS)                
  Row   4:          1  PREADY_1              (cs == ACCESS)                



Directive Coverage:
    Directives                      10        10         0   100.00%

DIRECTIVE COVERAGE:
--------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Hits Status    
                                         Unit   UnitType                                     
--------------------------------------------------------------------------------------------
/APB_TOP_tb/Master_DUT/data_from_slave_cvr 
                                         apb_master Verilog  SVA  APB_Master.sv(112)
                                                                                43 Covered   
/APB_TOP_tb/Master_DUT/slverr_cvr        apb_master Verilog  SVA  APB_Master.sv(116)
                                                                                43 Covered   
/APB_TOP_tb/Master_DUT/fsm_normal_flow_cover 
                                         apb_master Verilog  SVA  APB_Master.sv(125)
                                                                               657 Covered   
/APB_TOP_tb/Master_DUT/fsm_with_no_wait_cover 
                                         apb_master Verilog  SVA  APB_Master.sv(131)
                                                                               637 Covered   
/APB_TOP_tb/Master_DUT/fsm_with_wait_cover 
                                         apb_master Verilog  SVA  APB_Master.sv(137)
                                                                               293 Covered   
/APB_TOP_tb/Master_DUT/fsm_with_error_cover 
                                         apb_master Verilog  SVA  APB_Master.sv(143)
                                                                                63 Covered   
/APB_TOP_tb/Master_DUT/stable_signals_cover 
                                         apb_master Verilog  SVA  APB_Master.sv(150)
                                                                              1009 Covered   
/APB_TOP_tb/Master_DUT/PSEL_PENABLE_cover 
                                         apb_master Verilog  SVA  APB_Master.sv(157)
                                                                               657 Covered   
/APB_TOP_tb/Master_DUT/PSEL_PENABLE_low_cover 
                                         apb_master Verilog  SVA  APB_Master.sv(163)
                                                                               637 Covered   
/APB_TOP_tb/Master_DUT/PSEL_high_PENABLE_low_cover 
                                         apb_master Verilog  SVA  APB_Master.sv(169)
                                                                                59 Covered   
FSM Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    FSM States                       3         3         0   100.00%
    FSM Transitions                  5         5         0   100.00%

================================FSM Details================================

FSM Coverage for instance /APB_TOP_tb/Master_DUT --

FSM_ID: cs
    Current State Object : cs
    ----------------------
    State Value MapInfo :
    ---------------------
Line          State Name               Value
----          ----------               -----
  44                IDLE                   0
  45               SETUP                   1
  46              ACCESS                   2
    Covered States :
    ----------------
                   State           Hit_count
                   -----           ---------
                    IDLE                 735          
                   SETUP                 740          
                  ACCESS                1023          
    Covered Transitions :
    ---------------------
Line            Trans_ID           Hit_count          Transition          
----            --------           ---------          ----------          
  44                   0                 679          IDLE -> SETUP                 
  45                   1                 728          SETUP -> ACCESS               
  36                   2                  12          SETUP -> IDLE                 
  46                   3                  61          ACCESS -> SETUP               
  46                   4                 666          ACCESS -> IDLE                


    Summary                       Bins      Hits    Misses  Coverage
    -------                       ----      ----    ------  --------
        FSM States                   3         3         0   100.00%
        FSM Transitions              5         5         0   100.00%
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      36        33         3    91.66%

================================Statement Details================================

Statement Coverage for instance /APB_TOP_tb/Master_DUT --
NOTE: The modification timestamp for source file 'APB_Master.sv' has been altered since compilation.

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File APB_Master.sv
    1                                                module apb_master (PCLK, PRESETn, PADDR, PSEL, PENABLE, PWRITE, PWDATA, PREADY, PRDATA, PSLVERR, addr, wr, wdata, start_transfer, rdata, slverr);
    2                                                parameter ADDR_WIDTH = 32;
    3                                                parameter DATA_WIDTH = 32;
    4                                                typedef enum  bit [1:0] {IDLE, SETUP, ACCESS} state_e;
    5                                                
    6                                                //Defining port direction
    7                                                 //Global Signals
    8                                                    input PCLK, PRESETn;
    9                                                
    10                                                //Ports from external system
    11                                                   input [ADDR_WIDTH-1:0] addr;
    12                                                   input wr,start_transfer;
    13                                                   input [DATA_WIDTH-1:0] wdata;
    14                                                   output reg [DATA_WIDTH-1:0] rdata;
    15                                                   output reg slverr;
    16                                               
    17                                                //Ports from APB Slave
    18                                                   input PREADY, PSLVERR;
    19                                                   input [DATA_WIDTH-1:0] PRDATA;
    20                                                   output reg [ADDR_WIDTH-1:0] PADDR;
    21                                                   output reg PSEL, PENABLE, PWRITE;
    22                                                   output reg [DATA_WIDTH-1:0] PWDATA;
    23                                               
    24                                               //Defining States
    25                                               state_e cs, ns;
    26                                               
    27                                               //Registers for holding adderess and data signals
    28                                               reg [ADDR_WIDTH-1:0] addr_reg;
    29                                               reg [DATA_WIDTH-1:0] wdata_reg;
    30                                               reg wr_reg;
    31                                               
    32                                               //State Memory
    33              1                       2540         always @(posedge PCLK or negedge PRESETn)
    34                                                   begin
    35                                                       if(!PRESETn) 
    36              1                         86                 cs <= IDLE;
    37                                                       else
    38              1                       2454                 cs <= ns; 
    39                                                   end
    40                                               
    41                                               //Next State Logic
    42              1                       4481         always @(*) begin
    43                                                       case (cs)
    44              1                       1393                 IDLE: ns = (start_transfer)? SETUP: IDLE;
    45              1                       1507                 SETUP: ns = ACCESS;
    46              1                       1581                 ACCESS: ns = ((PREADY && !start_transfer) || (PSLVERR && PREADY))? IDLE: (PREADY && start_transfer)? SETUP: ACCESS;
    47              1                    ***0***                 default: ns = IDLE; 
    48                                                       endcase
    49                                                   end
    50                                               
    51                                               //Output Logic
    52              1                       2195         always @(*) begin
    53              1                       2195         PADDR   = addr_reg;
    54              1                       2195         PWRITE  = wr_reg;
    55              1                       2195         PWDATA  = wdata_reg;
    56              1                       2195         PSEL = 0;
    57              1                       2195         PENABLE = 0;
    58                                                       case (cs)
    59                                                           IDLE:  begin
    60              1                        701                     PSEL = 0;
    61              1                        701                     PENABLE = 0;
    62                                                           end
    63                                                           SETUP: begin
    64              1                        754                     PSEL = 1;
    65              1                        754                     PENABLE = 0;
    66                                                           end
    67                                                           ACCESS: begin
    68              1                        740                     PSEL = 1;
    69              1                        740                     PENABLE = 1;
    70                                                           end
    71                                                           default: begin
    72              1                    ***0***                     PSEL = 0;
    73              1                    ***0***                     PENABLE = 0;
    74                                                           end
    75                                                       endcase
    76                                                   end
    77                                               
    78                                               //register address, data, write enable for setup phase
    79              1                       2544     always @(posedge PCLK or negedge PRESETn) begin
    80                                                   if (!PRESETn) begin
    81              1                         86             addr_reg  <= 0;
    82              1                         86             wdata_reg <= 0;
    83              1                         86             wr_reg    <= 0;
    84                                                   end else if ((cs == IDLE && start_transfer) || (cs == ACCESS && start_transfer && PREADY && ~PSLVERR) ) begin
    85              1                        754             addr_reg  <= addr;
    86              1                        754             wdata_reg <= wdata;
    87              1                        754             wr_reg    <= wr;
    88                                                   end
    89                                               end
    90                                               
    91                                               // Capture read data and error at end of ACCESS  
    92              1                       2544     always @(posedge PCLK or negedge PRESETn) begin
    93                                                   if (!PRESETn) begin
    94              1                         86             rdata  <= 0;
    95              1                         86             slverr <= 0;
    96                                                   end else if (cs == ACCESS && PREADY) begin
    97              1                        720             rdata  <= PRDATA;
    98              1                        720             slverr <= PSLVERR;
    99                                                       end
    100                                                      else 
    101             1                       1738             slverr <=0;
    102                                              end
    103                                              
    104                                              
    105                                              `ifdef SIM
    106                                              //reset assertions
    107             1                        868     always_comb begin

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        540       540         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /APB_TOP_tb/Master_DUT --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                       PADDR[31-0]           1           1                              100.00 
                                              PCLK           1           1                              100.00 
                                           PENABLE           1           1                              100.00 
                                      PRDATA[0-31]           1           1                              100.00 
                                            PREADY           1           1                              100.00 
                                           PRESETn           1           1                              100.00 
                                              PSEL           1           1                              100.00 
                                           PSLVERR           1           1                              100.00 
                                      PWDATA[31-0]           1           1                              100.00 
                                            PWRITE           1           1                              100.00 
                                        addr[0-31]           1           1                              100.00 
                                    addr_reg[31-0]           1           1                              100.00 
                                                cs               ENUM type       Value       Count 
                                                                      IDLE           1      100.00 
                                                                     SETUP           1      100.00 
                                                                    ACCESS           1      100.00 
                                                ns               ENUM type       Value       Count 
                                                                      IDLE           1      100.00 
                                                                     SETUP           1      100.00 
                                                                    ACCESS           1      100.00 
                                       rdata[31-0]           1           1                              100.00 
                                            slverr           1           1                              100.00 
                                    start_transfer           1           1                              100.00 
                                       wdata[0-31]           1           1                              100.00 
                                   wdata_reg[31-0]           1           1                              100.00 
                                                wr           1           1                              100.00 
                                            wr_reg           1           1                              100.00 

Total Node Count     =        273 
Toggled Node Count   =        273 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (540 of 540 bins)

=================================================================================
=== Instance: /APB_TOP_tb/Master_GM
=== Design Unit: work.APB_Master
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        19         0   100.00%

================================Branch Details================================

Branch Coverage for instance /APB_TOP_tb/Master_GM

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File apb_master_gm.sv
------------------------------------IF Branch------------------------------------
    26                                      2540     Count coming in to IF
    26              1                         86         if(~PRESETn) 
    28              1                       2454         else 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    34                                      4482     Count coming in to CASE
    35              1                       1393             IDLE : begin
    41              1                       1507             SETUP : ns = ACCESS ; //The bus only remains in the SETUP state for one clock cycle and always moves to the ACCESS state on the next rising edge of the clock
    42              1                       1581             ACCESS : begin
    51              1                          1             default : ns = IDLE;
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    36                                      1393     Count coming in to IF
    36              1                        693                 if(transfer)
    38              1                        700                 else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    43                                      1581     Count coming in to IF
    43              1                        668                 if(PREADY && !transfer)
    45              1                         62                 else if(PREADY && transfer && !PSLVERR)
    47              1                          1                 else if (PREADY && PSLVERR)
    49              1                        850                 else ns = ACCESS;    
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    89                                      2544     Count coming in to IF
    89              1                         86          if(!PRESETn) 
    97              1                        754          else if(ns == SETUP)
    106             1                       1046          else if(ns == ACCESS)
    111             1                        658           else
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    119                                     2544     Count coming in to IF
    119             1                         86         if (!PRESETn) begin
    123             1                         62         end else if ((cs == ACCESS && transfer && PREADY && !PSLVERR) ) begin
                                            2396     All False Count
Branch totals: 3 hits of 3 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      13        11         2    84.61%

================================Condition Details================================

Condition Coverage for instance /APB_TOP_tb/Master_GM --

  File apb_master_gm.sv
----------------Focused Condition View-------------------
Line       43 Item    1  (PREADY && ~transfer)
Condition totals: 2 of 2 input terms covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      PREADY         Y
    transfer         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  PREADY_0              -                             
  Row   2:          1  PREADY_1              ~transfer                     
  Row   3:          1  transfer_0            PREADY                        
  Row   4:          1  transfer_1            PREADY                        

----------------Focused Condition View-------------------
Line       45 Item    1  ((PREADY && transfer) && ~PSLVERR)
Condition totals: 2 of 3 input terms covered = 66.66%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      PREADY         Y
    transfer         N  '_0' not hit             Hit '_0'
     PSLVERR         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  PREADY_0              -                             
  Row   2:          1  PREADY_1              (~PSLVERR && transfer)        
  Row   3:    ***0***  transfer_0            PREADY                        
  Row   4:          1  transfer_1            (~PSLVERR && PREADY)          
  Row   5:          1  PSLVERR_0             (PREADY && transfer)          
  Row   6:          1  PSLVERR_1             (PREADY && transfer)          

----------------Focused Condition View-------------------
Line       47 Item    1  (PREADY && PSLVERR)
Condition totals: 1 of 2 input terms covered = 50.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      PREADY         Y
     PSLVERR         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  PREADY_0              -                             
  Row   2:          1  PREADY_1              PSLVERR                       
  Row   3:    ***0***  PSLVERR_0             PREADY                        
  Row   4:          1  PSLVERR_1             PREADY                        

----------------Focused Condition View-------------------
Line       97 Item    1  (ns == 1)
Condition totals: 1 of 1 input term covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
   (ns == 1)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (ns == 1)_0           -                             
  Row   2:          1  (ns == 1)_1           -                             

----------------Focused Condition View-------------------
Line       106 Item    1  (ns == 2)
Condition totals: 1 of 1 input term covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
   (ns == 2)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (ns == 2)_0           -                             
  Row   2:          1  (ns == 2)_1           -                             

----------------Focused Condition View-------------------
Line       123 Item    1  ((((cs == 2) && transfer) && PREADY) && ~PSLVERR)
Condition totals: 4 of 4 input terms covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
   (cs == 2)         Y
    transfer         Y
      PREADY         Y
     PSLVERR         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (cs == 2)_0           -                             
  Row   2:          1  (cs == 2)_1           (~PSLVERR && PREADY && transfer)
  Row   3:          1  transfer_0            (cs == 2)                     
  Row   4:          1  transfer_1            (~PSLVERR && PREADY && (cs == 2))
  Row   5:          1  PREADY_0              ((cs == 2) && transfer)       
  Row   6:          1  PREADY_1              (~PSLVERR && ((cs == 2) && transfer))
  Row   7:          1  PSLVERR_0             (((cs == 2) && transfer) && PREADY)
  Row   8:          1  PSLVERR_1             (((cs == 2) && transfer) && PREADY)


FSM Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    FSM States                       3         3         0   100.00%
    FSM Transitions                  5         5         0   100.00%

================================FSM Details================================

FSM Coverage for instance /APB_TOP_tb/Master_GM --

FSM_ID: cs
    Current State Object : cs
    ----------------------
    State Value MapInfo :
    ---------------------
Line          State Name               Value
----          ----------               -----
  35                IDLE                   0
  41               SETUP                   1
  42              ACCESS                   2
    Covered States :
    ----------------
                   State           Hit_count
                   -----           ---------
                    IDLE                 735          
                   SETUP                 740          
                  ACCESS                1023          
    Covered Transitions :
    ---------------------
Line            Trans_ID           Hit_count          Transition          
----            --------           ---------          ----------          
  37                   0                 679          IDLE -> SETUP                 
  41                   1                 728          SETUP -> ACCESS               
  27                   2                  12          SETUP -> IDLE                 
  48                   3                 666          ACCESS -> IDLE                
  46                   4                  61          ACCESS -> SETUP               


    Summary                       Bins      Hits    Misses  Coverage
    -------                       ----      ----    ------  --------
        FSM States                   3         3         0   100.00%
        FSM Transitions              5         5         0   100.00%
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      34        34         0   100.00%

================================Statement Details================================

Statement Coverage for instance /APB_TOP_tb/Master_GM --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File apb_master_gm.sv
    1                                                module APB_Master (
    2                                                    //the followin signals are from the External System 
    3                                                    //the system signals names will begin with letter S
    4                                                    //note : we will act as the external system in the testbench
    5                                                    input SWRITE ,
    6                                                    input [31:0] SADDR , SWDATA , 
    7                                                    input transfer ,   //to indicate the begenning of the transfer
    8                                                
    9                                                    //the followin signals are Mater signals
    10                                                   output reg PSEL , PENABLE , PWRITE ,
    11                                                   output reg [31:0] PADDR , PWDATA ,
    12                                                   input PCLK , PRESETn ,
    13                                                   input  PREADY ,
    14                                                   input PSLVERR
    15                                               );
    16                                               //defining our states
    17                                               localparam  IDLE = 2'b00,
    18                                                           SETUP = 2'b01,
    19                                                           ACCESS = 2'b10;
    20                                               (* fsm_encoding = "one_hot" *)
    21                                               reg [1:0] ns , cs ; //next state , current state
    22                                               
    23                                               //state memory 
    24              1                       2540     always @(posedge PCLK , negedge PRESETn)
    25                                               begin
    26                                                   if(~PRESETn) 
    27              1                         86             cs <= IDLE;
    28                                                   else 
    29              1                       2454             cs <= ns ;
    30                                               end
    31                                               
    32                                               //next state logic
    33              1                       4482     always @(*) begin
    34                                                   case(cs)
    35                                                       IDLE : begin
    36                                                           if(transfer)
    37              1                        693                     ns = SETUP;
    38                                                           else
    39              1                        700                     ns = IDLE;
    40                                                       end
    41              1                       1507             SETUP : ns = ACCESS ; //The bus only remains in the SETUP state for one clock cycle and always moves to the ACCESS state on the next rising edge of the clock
    42                                                       ACCESS : begin
    43                                                           if(PREADY && !transfer)
    44              1                        668                     ns = IDLE ;
    45                                                           else if(PREADY && transfer && !PSLVERR)
    46              1                         62                     ns = SETUP ;
    47                                                           else if (PREADY && PSLVERR)
    48              1                          1                     ns = IDLE ;
    49              1                        850                 else ns = ACCESS;    
    50                                                       end
    51              1                          1             default : ns = IDLE;
    52                                                   endcase
    53                                               end
    54                                               /*
    55                                               //output logic
    56                                               always @(*) begin
    57                                                   if(~PRESETn)
    58                                                       begin
    59                                                           PSEL = 0;
    60                                                           PENABLE = 0;
    61                                                           PWRITE = 0;
    62                                                           PADDR = 0;
    63                                                           PWDATA = 0;
    64                                                       end
    65                                                   else begin
    66                                                       case(cs)
    67                                                           IDLE : begin
    68                                                               PSEL = 0;
    69                                                               PENABLE = 0;
    70                                                           end
    71                                                           SETUP : begin
    72                                                               PSEL = 1;
    73                                                               PENABLE = 0;   //signals are sent to slave in setup state
    74                                                               PWRITE = SWRITE ;
    75                                                               PADDR = SADDR ;
    76                                                               PWDATA = SWDATA ;
    77                                                           end
    78                                                           ACCESS : begin
    79                                                               PSEL = 1;
    80                                                               PENABLE = 1;
    81                                                           end
    82                                                       endcase
    83                                                   end
    84                                               end
    85                                               */
    86                                               
    87              1                       2544      always @(posedge PCLK, negedge PRESETn)
    88                                                  begin
    89                                                    if(!PRESETn) 
    90                                                      begin
    91              1                         86              PENABLE    <= 1'b0 ;
    92              1                         86              PADDR      <=  'b0 ;
    93              1                         86              PWDATA     <=  'b0 ;
    94              1                         86              PWRITE     <= 1'b0 ;
    95              1                         86              PSEL<=0;
    96                                                      end
    97                                                    else if(ns == SETUP)
    98                                                      begin
    99              1                        754              PENABLE   <= 1'b0     ;
    100             1                        754              PADDR     <= SADDR  ;
    101             1                        754              PWRITE    <= SWRITE ;
    102             1                        754              PSEL<=1;
    103             1                        754              PWDATA <= SWDATA ;
    104                                                      
    105                                                     end
    106                                                   else if(ns == ACCESS)
    107                                                     begin
    108             1                       1046              PENABLE <= 1'b1;
    109             1                       1046              PSEL<=1;
    110                                                     end 
    111                                                    else
    112                                                      begin
    113             1                        658               PENABLE <= 1'b0;
    114             1                        658               PSEL<=0;
    115                                                      end 
    116                                                 end 
    117                                              
    118             1                       2544     always @(posedge PCLK or negedge PRESETn) begin
    119                                                  if (!PRESETn) begin
    120             1                         86              PADDR      <=  'b0 ;
    121             1                         86              PWDATA     <=  'b0 ;
    122             1                         86              PWRITE     <= 1'b0 ;
    123                                                  end else if ((cs == ACCESS && transfer && PREADY && !PSLVERR) ) begin
    124             1                         62              PADDR     <= SADDR  ;
    125             1                         62              PWRITE    <= SWRITE ;
    126             1                         62              PWDATA <= SWDATA ;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        282       282         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /APB_TOP_tb/Master_GM --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                       PADDR[31-0]           1           1                              100.00 
                                              PCLK           1           1                              100.00 
                                           PENABLE           1           1                              100.00 
                                            PREADY           1           1                              100.00 
                                           PRESETn           1           1                              100.00 
                                              PSEL           1           1                              100.00 
                                           PSLVERR           1           1                              100.00 
                                      PWDATA[31-0]           1           1                              100.00 
                                            PWRITE           1           1                              100.00 
                                       SADDR[0-31]           1           1                              100.00 
                                      SWDATA[0-31]           1           1                              100.00 
                                            SWRITE           1           1                              100.00 
                                           cs[1-0]           1           1                              100.00 
                                           ns[1-0]           1           1                              100.00 
                                          transfer           1           1                              100.00 

Total Node Count     =        141 
Toggled Node Count   =        141 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (282 of 282 bins)

=================================================================================
=== Instance: /APB_TOP_tb
=== Design Unit: work.APB_TOP_tb
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       6         6         0   100.00%

================================Statement Details================================

Statement Coverage for instance /APB_TOP_tb --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File APB_master_top.sv
    4                                                module APB_TOP_tb;
    5                                                bit PCLK;
    6                                                
    7                                                //Clock Generation
    8                                                initial begin
    9               1                          1         PCLK = 0;
    10              1                          1         forever begin
    11              1                       5002             #1 PCLK = ~PCLK;
    11              2                       5001     
    12                                                   end
    13                                               end
    14                                               
    15                                               //instantiations
    16                                               apb_master_if master_if(PCLK);
    17                                               apb_master Master_DUT(master_if.PCLK, master_if.PRESETn, master_if.PADDR, master_if.PSEL, master_if.PENABLE, master_if.PWRITE, master_if.PWDATA, master_if.PREADY, master_if.PRDATA, master_if.PSLVERR, master_if.addr, master_if.wr, master_if.wdata, master_if.start_transfer, master_if.rdata, master_if.slverr);
    18                                               APB_Master Master_GM(master_if.wr, master_if.addr, master_if.wdata ,master_if.start_transfer, master_if.gm_PSEL, master_if.gm_PENABLE, master_if.gm_PWRITE, master_if.gm_PADDR, master_if.gm_PWDATA, master_if.PCLK, master_if.PRESETn, master_if.PREADY, master_if.PSLVERR);
    19                                               
    20                                               //run_test
    21                                               initial begin
    22              1                          1         uvm_config_db #(virtual apb_master_if)::set(null, "uvm_test_top", "MASTER_IF", master_if);
    23              1                          1         run_test("apb_master_test");

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          2         2         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /APB_TOP_tb --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                              PCLK           1           1                              100.00 

Total Node Count     =          1 
Toggled Node Count   =          1 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (2 of 2 bins)

=================================================================================
=== Instance: /apb_master_cfg
=== Design Unit: work.apb_master_cfg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         0        10     0.00%

================================Branch Details================================

Branch Coverage for instance /apb_master_cfg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File apb_master_cfg.sv
------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               1                    ***0***         `uvm_object_utils(apb_master_cfg)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               2                    ***0***         `uvm_object_utils(apb_master_cfg)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               3                    ***0***         `uvm_object_utils(apb_master_cfg)
    6               4                    ***0***         `uvm_object_utils(apb_master_cfg)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               5                    ***0***         `uvm_object_utils(apb_master_cfg)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               6                    ***0***         `uvm_object_utils(apb_master_cfg)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /apb_master_cfg --

  File apb_master_cfg.sv
----------------Focused Condition View-------------------
Line       6 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       6 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      11         1        10     9.09%

================================Statement Details================================

Statement Coverage for instance /apb_master_cfg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File apb_master_cfg.sv
    1                                                package apb_master_cfg;
    2                                                import uvm_pkg::*;
    3                                                `include "uvm_macros.svh"  
    4                                                
    5                                                    class apb_master_cfg extends uvm_object;
    6               1                    ***0***         `uvm_object_utils(apb_master_cfg)
    6               2                    ***0***     
    6               3                    ***0***     
    6               4                    ***0***     
    6               5                    ***0***     
    6               6                    ***0***     
    6               7                    ***0***     
    6               8                    ***0***     
    6               9                    ***0***     
    6              10                    ***0***     
    7                                                    virtual apb_master_if cfg_master_if;
    8                                                    uvm_active_passive_enum master_mode;
    9                                                        function new(string name = "apb_master_cfg");
    10              1                          1                 super.new(name);


=================================================================================
=== Instance: /apb_master_seqitem_pkg
=== Design Unit: work.apb_master_seqitem_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        12         4         8    33.33%

================================Branch Details================================

Branch Coverage for instance /apb_master_seqitem_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File apb_master_seq_item.sv
------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               1                    ***0***         `uvm_object_utils(apb_master_seq_item)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                       2501     Count coming in to IF
    7               2                    ***0***         `uvm_object_utils(apb_master_seq_item)
                                            2501     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               3                    ***0***         `uvm_object_utils(apb_master_seq_item)
    7               4                    ***0***         `uvm_object_utils(apb_master_seq_item)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                       2501     Count coming in to IF
    7               5                    ***0***         `uvm_object_utils(apb_master_seq_item)
                                            2501     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               6                    ***0***         `uvm_object_utils(apb_master_seq_item)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    87                                      2500     Count coming in to IF
    87              1                        762             if (PREADY || !PRESETn)
    89              1                       1738             else
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       4         2         2    50.00%

================================Condition Details================================

Condition Coverage for instance /apb_master_seqitem_pkg --

  File apb_master_seq_item.sv
----------------Focused Condition View-------------------
Line       7 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       7 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       87 Item    1  (this.PREADY || ~this.PRESETn)
Condition totals: 2 of 2 input terms covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
   this.PREADY         Y
  this.PRESETn         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  this.PREADY_0         this.PRESETn                  
  Row   2:          1  this.PREADY_1         -                             
  Row   3:          1  this.PRESETn_0        ~this.PREADY                  
  Row   4:          1  this.PRESETn_1        ~this.PREADY                  


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      14         5         9    35.71%

================================Statement Details================================

Statement Coverage for instance /apb_master_seqitem_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File apb_master_seq_item.sv
    1                                                package apb_master_seqitem_pkg;
    2                                                import apb_master_cfg::*;
    3                                                import shared_pkg::*;
    4                                                import uvm_pkg::*;
    5                                                `include "uvm_macros.svh" 
    6                                                class apb_master_seq_item extends uvm_sequence_item;
    7               1                    ***0***         `uvm_object_utils(apb_master_seq_item)
    7               2                    ***0***     
    7               3                    ***0***     
    7               4                    ***0***     
    7               5                    ***0***     
    7               6                       2501     
    7               7                    ***0***     
    7               8                    ***0***     
    7               9                       2501     
    7              10                    ***0***     
    8                                                
    9                                                   rand logic PRESETn;
    10                                                //Ports from external system
    11                                                  rand logic [ADDR_WIDTH-1:0] addr;
    12                                                  rand logic wr,start_transfer;
    13                                                  rand logic [DATA_WIDTH-1:0] wdata;
    14                                                   logic [DATA_WIDTH-1:0] rdata;
    15                                                   logic slverr;
    16                                               
    17                                                //Ports from APB Slave
    18                                                  rand logic PREADY, PSLVERR;
    19                                                  rand logic [DATA_WIDTH-1:0] PRDATA;
    20                                                   logic [ADDR_WIDTH-1:0] PADDR;
    21                                                   logic PSEL, PENABLE, PWRITE;
    22                                                   logic [DATA_WIDTH-1:0] PWDATA;
    23                                               
    24                                               //  Output Ports from the golden model
    25                                                   logic gm_PSEL, gm_PENABLE, gm_PWRITE;
    26                                                   logic [ADDR_WIDTH-1:0] gm_PADDR;
    27                                                   logic [DATA_WIDTH-1:0] gm_PWDATA;
    28                                               
    29                                               
    30                                               //  counter to count number of cycles of one transfer
    31                                                   int cntr;   
    32                                               
    33                                                  constraint reset_ct {PRESETn dist {1:=98, 0:=2};}
    34                                                  constraint start_transfer_ct {
    35                                                   if (cntr == 0 && PRESETn) 
    36                                                       start_transfer == 1;
    37                                                   else 
    38                                                       start_transfer == 0;
    39                                                           }
    40                                                  constraint PREADY_no_wait_ct {
    41                                                   if (cntr == 2) 
    42                                                       PREADY == 1; 
    43                                                   else
    44                                                       PREADY == 0;
    45                                                   }
    46                                                  constraint PREADY_with_wait_ct {
    47                                                   if (cntr >2 && cntr <6) 
    48                                                       PREADY == 1; 
    49                                                   else
    50                                                       PREADY == 0;
    51                                                   }
    52                                                   constraint write_ct {
    53                                                       if (cntr == 0) 
    54                                                           wr == 1; 
    55                                                       else 
    56                                                           wr == 0;
    57                                                   }
    58                                                   constraint read_ct {
    59                                                      if (cntr == 0) 
    60                                                       soft wr == 0; 
    61                                                       else 
    62                                                       soft wr == 1;
    63                                                   }
    64                                                   constraint new_trasfere {
    65                                                       if (cntr == 0 && PRESETn) {
    66                                                      soft start_transfer == 1;
    67                                                      soft PREADY == 0;
    68                                                       }
    69                                                       else if (cntr ==1 ){
    70                                                      soft start_transfer == 0;
    71                                                      soft PREADY == 0;
    72                                                       }
    73                                                   else if (cntr >1) {
    74                                                      soft PREADY == 1; 
    75                                                      soft start_transfer == $random;
    76                                                   }
    77                                                   else {
    78                                                      soft PREADY == 0;
    79                                                      soft start_transfer == 0;
    80                                                   }
    81                                                   }
    82                                                   
    83                                               
    84                                               
    85                                                   constraint slverr_ct {PSLVERR dist {0:= 90, 1:=10};}
    86                                                   function void post_randomize();
    87                                                       if (PREADY || !PRESETn)
    88              1                        762                 cntr = 0;
    89                                                       else
    90              1                       1738                 cntr = cntr + 1;    
    91                                                   endfunction
    92                                                 
    93                                                   function new(string name = "apb_master_seq_item");
    94              1                       5010             super.new(name);
    95                                                   endfunction 
    96                                               
    97                                                   function string convert2string();
    98              1                    ***0***             return $sformatf ("%s PRESETn = %0d, addr = %0h, wr = %0b, start_transfer = %0b, wdata = %0h, rdata = %0h, slverr = %0b, PREADY = %0b, PLSVERR = %0b, PRDATA = %0h, PSEL = %0b, PENABLE = %0b, PWRITE = %0b, PWDATA = %0h, PADDR =%0h",


=================================================================================
=== Instance: /apb_master_sequence_pkg
=== Design Unit: work.apb_master_sequence_pkg
=================================================================================

Assertion Coverage:
    Assertions                       5         5         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/apb_master_sequence_pkg/write_no_wait_sequence/body/#ublk#31795895#40/immed__42
                     apb_master_sequence.sv(42)
                                                        0          1
/apb_master_sequence_pkg/write_with_wait_sequence/body/#ublk#31795895#60/immed__62
                     apb_master_sequence.sv(62)
                                                        0          1
/apb_master_sequence_pkg/read_with_no_wait_sequence/body/#ublk#31795895#81/immed__83
                     apb_master_sequence.sv(83)
                                                        0          1
/apb_master_sequence_pkg/read_with_wait_sequence/body/#ublk#31795895#103/immed__105
                     apb_master_sequence.sv(105)
                                                        0          1
/apb_master_sequence_pkg/new_trasfere_sequence/body/#ublk#31795895#124/immed__126
                     apb_master_sequence.sv(126)
                                                        0          1
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        60        12        48    20.00%

================================Branch Details================================

Branch Coverage for instance /apb_master_sequence_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File apb_master_sequence.sv
------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               1                    ***0***         `uvm_object_utils(reset_sequence_master)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                          1     Count coming in to IF
    7               2                    ***0***         `uvm_object_utils(reset_sequence_master)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               3                    ***0***         `uvm_object_utils(reset_sequence_master)
    7               4                    ***0***         `uvm_object_utils(reset_sequence_master)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                          1     Count coming in to IF
    7               5                    ***0***         `uvm_object_utils(reset_sequence_master)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               6                    ***0***         `uvm_object_utils(reset_sequence_master)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    29                                   ***0***     Count coming in to IF
    29              1                    ***0***         `uvm_object_utils(write_no_wait_sequence)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    29                                         1     Count coming in to IF
    29              2                    ***0***         `uvm_object_utils(write_no_wait_sequence)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    29                                   ***0***     Count coming in to IF
    29              3                    ***0***         `uvm_object_utils(write_no_wait_sequence)
    29              4                    ***0***         `uvm_object_utils(write_no_wait_sequence)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    29                                         1     Count coming in to IF
    29              5                    ***0***         `uvm_object_utils(write_no_wait_sequence)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    29                                   ***0***     Count coming in to IF
    29              6                    ***0***         `uvm_object_utils(write_no_wait_sequence)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    49                                   ***0***     Count coming in to IF
    49              1                    ***0***         `uvm_object_utils(write_with_wait_sequence)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    49                                         1     Count coming in to IF
    49              2                    ***0***         `uvm_object_utils(write_with_wait_sequence)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    49                                   ***0***     Count coming in to IF
    49              3                    ***0***         `uvm_object_utils(write_with_wait_sequence)
    49              4                    ***0***         `uvm_object_utils(write_with_wait_sequence)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    49                                         1     Count coming in to IF
    49              5                    ***0***         `uvm_object_utils(write_with_wait_sequence)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    49                                   ***0***     Count coming in to IF
    49              6                    ***0***         `uvm_object_utils(write_with_wait_sequence)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    69                                   ***0***     Count coming in to IF
    69              1                    ***0***         `uvm_object_utils(read_with_no_wait_sequence)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    69                                         1     Count coming in to IF
    69              2                    ***0***         `uvm_object_utils(read_with_no_wait_sequence)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    69                                   ***0***     Count coming in to IF
    69              3                    ***0***         `uvm_object_utils(read_with_no_wait_sequence)
    69              4                    ***0***         `uvm_object_utils(read_with_no_wait_sequence)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    69                                         1     Count coming in to IF
    69              5                    ***0***         `uvm_object_utils(read_with_no_wait_sequence)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    69                                   ***0***     Count coming in to IF
    69              6                    ***0***         `uvm_object_utils(read_with_no_wait_sequence)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    91                                   ***0***     Count coming in to IF
    91              1                    ***0***         `uvm_object_utils(read_with_wait_sequence)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    91                                         1     Count coming in to IF
    91              2                    ***0***         `uvm_object_utils(read_with_wait_sequence)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    91                                   ***0***     Count coming in to IF
    91              3                    ***0***         `uvm_object_utils(read_with_wait_sequence)
    91              4                    ***0***         `uvm_object_utils(read_with_wait_sequence)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    91                                         1     Count coming in to IF
    91              5                    ***0***         `uvm_object_utils(read_with_wait_sequence)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    91                                   ***0***     Count coming in to IF
    91              6                    ***0***         `uvm_object_utils(read_with_wait_sequence)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    112                                  ***0***     Count coming in to IF
    112             1                    ***0***         `uvm_object_utils(new_trasfere_sequence)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    112                                        1     Count coming in to IF
    112             2                    ***0***         `uvm_object_utils(new_trasfere_sequence)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    112                                  ***0***     Count coming in to IF
    112             3                    ***0***         `uvm_object_utils(new_trasfere_sequence)
    112             4                    ***0***         `uvm_object_utils(new_trasfere_sequence)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    112                                        1     Count coming in to IF
    112             5                    ***0***         `uvm_object_utils(new_trasfere_sequence)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    112                                  ***0***     Count coming in to IF
    112             6                    ***0***         `uvm_object_utils(new_trasfere_sequence)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      12         0        12     0.00%

================================Condition Details================================

Condition Coverage for instance /apb_master_sequence_pkg --

  File apb_master_sequence.sv
----------------Focused Condition View-------------------
Line       7 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       7 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       29 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       29 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       49 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       49 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       69 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       69 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       91 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       91 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       112 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       112 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                     114        66        48    57.89%

================================Statement Details================================

Statement Coverage for instance /apb_master_sequence_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File apb_master_sequence.sv
    1                                                package apb_master_sequence_pkg;
    2                                                import shared_pkg::*;
    3                                                import apb_master_seqitem_pkg::*;
    4                                                import uvm_pkg::*;
    5                                                `include "uvm_macros.svh"
    6                                                class reset_sequence_master extends uvm_sequence #(apb_master_seq_item);
    7               1                    ***0***         `uvm_object_utils(reset_sequence_master)
    7               2                    ***0***     
    7               3                    ***0***     
    7               4                    ***0***     
    7               5                    ***0***     
    7               6                          1     
    7               7                    ***0***     
    7               8                    ***0***     
    7               9                          1     
    7              10                    ***0***     
    8                                                    apb_master_seq_item rst_seq_item;
    9                                                    function new(string name = "reset_sequence_master");
    10              1                          1             super.new(name);        
    11                                                   endfunction //new()
    12                                               
    13                                               task body();
    14              1                          1         rst_seq_item = apb_master_seq_item :: type_id::create("rst_seq_item");
    15              1                          1         start_item(rst_seq_item);
    16              1                          1         rst_seq_item.PRESETn = 0;
    17              1                          1         rst_seq_item.addr = 0;
    18              1                          1         rst_seq_item.wdata = 0;
    19              1                          1         rst_seq_item.start_transfer = 0;
    20              1                          1         rst_seq_item.wr = 0;
    21              1                          1         rst_seq_item.PREADY = 0;
    22              1                          1         rst_seq_item.PRDATA = 0;
    23              1                          1         rst_seq_item.PSLVERR = 0;
    24              1                          1         finish_item(rst_seq_item);
    25                                               endtask
    26                                               endclass //reset_sequence_master extends superClass
    27                                                   
    28                                               class write_no_wait_sequence extends uvm_sequence #(apb_master_seq_item);
    29              1                    ***0***         `uvm_object_utils(write_no_wait_sequence)
    29              2                    ***0***     
    29              3                    ***0***     
    29              4                    ***0***     
    29              5                    ***0***     
    29              6                          1     
    29              7                    ***0***     
    29              8                    ***0***     
    29              9                          1     
    29             10                    ***0***     
    30                                                   apb_master_seq_item main_seq_item;
    31                                                   function new(string name = "write_no_wait_sequence");
    32              1                          1             super.new(name);        
    33                                                   endfunction //new()
    34                                               
    35                                               task body();
    36              1                          1         main_seq_item = apb_master_seq_item :: type_id::create("main_seq_item");
    37              1                          1         main_seq_item.read_ct.constraint_mode(0);
    38              1                          1         main_seq_item.PREADY_with_wait_ct.constraint_mode(0);
    39              1                          1         main_seq_item.new_trasfere.constraint_mode(0);
    40              1                        500        repeat (500) begin
    41              1                        500         start_item(main_seq_item);
    42                                                       assert(main_seq_item.randomize());
    43              1                        500         finish_item(main_seq_item);
    44                                                  end
    45                                               endtask
    46                                               endclass
    47                                               
    48                                               class write_with_wait_sequence extends uvm_sequence #(apb_master_seq_item);
    49              1                    ***0***         `uvm_object_utils(write_with_wait_sequence)
    49              2                    ***0***     
    49              3                    ***0***     
    49              4                    ***0***     
    49              5                    ***0***     
    49              6                          1     
    49              7                    ***0***     
    49              8                    ***0***     
    49              9                          1     
    49             10                    ***0***     
    50                                                   apb_master_seq_item main_seq_item;
    51                                                   function new(string name = "write_with_wait_sequence");
    52              1                          1             super.new(name);        
    53                                                   endfunction //new()
    54                                               
    55                                               task body();
    56              1                          1         main_seq_item = apb_master_seq_item :: type_id::create("main_seq_item");
    57              1                          1         main_seq_item.read_ct.constraint_mode(0);
    58              1                          1         main_seq_item.PREADY_no_wait_ct.constraint_mode(0);
    59              1                          1         main_seq_item.new_trasfere.constraint_mode(0);
    60              1                        500        repeat (500) begin
    61              1                        500         start_item(main_seq_item);
    62                                                       assert(main_seq_item.randomize());
    63              1                        500         finish_item(main_seq_item);
    64                                                  end
    65                                               endtask
    66                                               endclass
    67                                               
    68                                               class read_with_no_wait_sequence extends uvm_sequence #(apb_master_seq_item);
    69              1                    ***0***         `uvm_object_utils(read_with_no_wait_sequence)
    69              2                    ***0***     
    69              3                    ***0***     
    69              4                    ***0***     
    69              5                    ***0***     
    69              6                          1     
    69              7                    ***0***     
    69              8                    ***0***     
    69              9                          1     
    69             10                    ***0***     
    70                                                   apb_master_seq_item main_seq_item;
    71                                                   function new(string name = "read_with_no_wait_sequence");
    72              1                          1             super.new(name);        
    73                                                   endfunction //new()
    74                                               
    75                                               task body();
    76              1                          1         main_seq_item = apb_master_seq_item :: type_id::create("main_seq_item");
    77              1                          1         main_seq_item.read_ct.constraint_mode(1);
    78              1                          1         main_seq_item.write_ct.constraint_mode(0);
    79              1                          1         main_seq_item.PREADY_with_wait_ct.constraint_mode(0);
    80              1                          1         main_seq_item.new_trasfere.constraint_mode(0);
    81              1                        500        repeat (500) begin
    82              1                        500         start_item(main_seq_item);
    83                                                       assert(main_seq_item.randomize());
    84              1                        500         finish_item(main_seq_item);
    85                                                  end
    86                                               endtask
    87                                               endclass
    88                                               
    89                                               
    90                                               class read_with_wait_sequence extends uvm_sequence #(apb_master_seq_item);
    91              1                    ***0***         `uvm_object_utils(read_with_wait_sequence)
    91              2                    ***0***     
    91              3                    ***0***     
    91              4                    ***0***     
    91              5                    ***0***     
    91              6                          1     
    91              7                    ***0***     
    91              8                    ***0***     
    91              9                          1     
    91             10                    ***0***     
    92                                                   apb_master_seq_item main_seq_item;
    93                                                   function new(string name = "read_with_wait_sequence");
    94              1                          1             super.new(name);        
    95                                                   endfunction //new()
    96                                               
    97                                               task body();
    98              1                          1         main_seq_item = apb_master_seq_item :: type_id::create("main_seq_item");
    99              1                          1         main_seq_item.read_ct.constraint_mode(1);
    100             1                          1         main_seq_item.write_ct.constraint_mode(0);
    101             1                          1         main_seq_item.PREADY_no_wait_ct.constraint_mode(0);
    102             1                          1         main_seq_item.new_trasfere.constraint_mode(0);
    103             1                        500        repeat (500) begin
    104             1                        500         start_item(main_seq_item);
    105                                                      assert(main_seq_item.randomize());
    106             1                        500         finish_item(main_seq_item);
    107                                                 end
    108                                              endtask
    109                                              endclass
    110                                              
    111                                              class new_trasfere_sequence extends uvm_sequence #(apb_master_seq_item);
    112             1                    ***0***         `uvm_object_utils(new_trasfere_sequence)
    112             2                    ***0***     
    112             3                    ***0***     
    112             4                    ***0***     
    112             5                    ***0***     
    112             6                          1     
    112             7                    ***0***     
    112             8                    ***0***     
    112             9                          1     
    112            10                    ***0***     
    113                                                  apb_master_seq_item main_seq_item;
    114                                                  function new(string name = "new_trasfere_sequence");
    115             1                          1             super.new(name);        
    116                                                  endfunction //new()
    117                                              
    118                                              task body();
    119             1                          1         main_seq_item = apb_master_seq_item :: type_id::create("main_seq_item");
    120                                                  //  main_seq_item.read_ct.constraint_mode(1);
    121             1                          1         main_seq_item.PREADY_no_wait_ct.constraint_mode(0);
    122             1                          1         main_seq_item.PREADY_with_wait_ct.constraint_mode(0);
    123             1                          1         main_seq_item.start_transfer_ct.constraint_mode(0);
    124             1                        500        repeat (500) begin
    125             1                        500         start_item(main_seq_item);
    126                                                      assert(main_seq_item.randomize() with {PSLVERR dist {1:= 30, 0:=60};});
    127             1                        500         finish_item(main_seq_item);


=================================================================================
=== Instance: /apb_master_sb_pkg
=== Design Unit: work.apb_master_sb_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         4         6    40.00%

================================Branch Details================================

Branch Coverage for instance /apb_master_sb_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File apb_master_sb.sv
------------------------------------IF Branch------------------------------------
    39                                      2501     Count coming in to IF
    39              1                    ***0***         if((chk_seq.PSEL != chk_seq.gm_PSEL) || (chk_seq.PENABLE != chk_seq.gm_PENABLE) || (chk_seq.PWRITE != chk_seq.gm_PWRITE) || (chk_seq.PADDR != chk_seq.gm_PADDR) || (chk_seq.PWDATA != chk_seq.gm_PWDATA))
    45              1                       2501         else begin
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    41                                   ***0***     Count coming in to IF
    41              1                    ***0***             `uvm_error("run_phase", $sformatf("Comparison failed, Transaction recieved by the DUT: %s While the ref gm_PSEL =%0b, gm_PENABLE = %0b, gm_PWRITE = %0b, gm_PADDR = %0h, gm_PWDATA = %0h", 
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    46                                      2501     Count coming in to IF
    46              1                    ***0***             `uvm_info("run_phase", $sformatf("Comparison Successed,Transaction recieved by the DUT: %sWhile the ref gm_PSEL =%0b, gm_PENABLE = %0b, gm_PWRITE = %0b, gm_PADDR = %0h, gm_PWDATA = %0h", chk_seq.convert2string(), chk_seq.gm_PSEL, chk_seq.gm_PENABLE, chk_seq.gm_PWRITE, chk_seq.gm_PADDR, chk_seq.gm_PWDATA), UVM_MEDIUM);
                                            2501     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    53                                         1     Count coming in to IF
    53              1                    ***0***         `uvm_info("report_phase", $sformatf("Total successful transaction: %0d", correct_cnt), UVM_MEDIUM);
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    54                                         1     Count coming in to IF
    54              1                    ***0***         `uvm_info("report_phase", $sformatf("Total failed transaction: %0d", error_cnt), UVM_MEDIUM);
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       5         0         5     0.00%

================================Condition Details================================

Condition Coverage for instance /apb_master_sb_pkg --

  File apb_master_sb.sv
----------------Focused Condition View-------------------
Line       39 Item    1  ((chk_seq.PSEL != chk_seq.gm_PSEL) || (chk_seq.PENABLE != chk_seq.gm_PENABLE) || (chk_seq.PWRITE != chk_seq.gm_PWRITE) || (chk_seq.PADDR != chk_seq.gm_PADDR) || (chk_seq.PWDATA != chk_seq.gm_PWDATA))
Condition totals: 0 of 5 input terms covered = 0.00%

                               Input Term   Covered  Reason for no coverage   Hint
                              -----------  --------  -----------------------  --------------
        (chk_seq.PSEL != chk_seq.gm_PSEL)         N  '_1' not hit             Hit '_1'
  (chk_seq.PENABLE != chk_seq.gm_PENABLE)         N  '_1' not hit             Hit '_1'
    (chk_seq.PWRITE != chk_seq.gm_PWRITE)         N  '_1' not hit             Hit '_1'
      (chk_seq.PADDR != chk_seq.gm_PADDR)         N  '_1' not hit             Hit '_1'
    (chk_seq.PWDATA != chk_seq.gm_PWDATA)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                                 Non-masking condition(s)      
 ---------  ---------  --------------------                       -------------------------     
  Row   1:          1  (chk_seq.PSEL != chk_seq.gm_PSEL)_0        ~((chk_seq.PENABLE != chk_seq.gm_PENABLE) || ((chk_seq.PWRITE != chk_seq.gm_PWRITE) || ((chk_seq.PADDR != chk_seq.gm_PADDR) || (chk_seq.PWDATA != chk_seq.gm_PWDATA))))
  Row   2:    ***0***  (chk_seq.PSEL != chk_seq.gm_PSEL)_1        -                             
  Row   3:          1  (chk_seq.PENABLE != chk_seq.gm_PENABLE)_0  (~(chk_seq.PSEL != chk_seq.gm_PSEL) && ~((chk_seq.PWRITE != chk_seq.gm_PWRITE) || ((chk_seq.PADDR != chk_seq.gm_PADDR) || (chk_seq.PWDATA != chk_seq.gm_PWDATA))))
  Row   4:    ***0***  (chk_seq.PENABLE != chk_seq.gm_PENABLE)_1  ~(chk_seq.PSEL != chk_seq.gm_PSEL)
  Row   5:          1  (chk_seq.PWRITE != chk_seq.gm_PWRITE)_0    (~(chk_seq.PSEL != chk_seq.gm_PSEL) && ~(chk_seq.PENABLE != chk_seq.gm_PENABLE) && ~((chk_seq.PADDR != chk_seq.gm_PADDR) || (chk_seq.PWDATA != chk_seq.gm_PWDATA)))
  Row   6:    ***0***  (chk_seq.PWRITE != chk_seq.gm_PWRITE)_1    (~(chk_seq.PSEL != chk_seq.gm_PSEL) && ~(chk_seq.PENABLE != chk_seq.gm_PENABLE))
  Row   7:          1  (chk_seq.PADDR != chk_seq.gm_PADDR)_0      (~(chk_seq.PSEL != chk_seq.gm_PSEL) && ~(chk_seq.PENABLE != chk_seq.gm_PENABLE) && ~(chk_seq.PWRITE != chk_seq.gm_PWRITE) && ~(chk_seq.PWDATA != chk_seq.gm_PWDATA))
  Row   8:    ***0***  (chk_seq.PADDR != chk_seq.gm_PADDR)_1      (~(chk_seq.PSEL != chk_seq.gm_PSEL) && ~(chk_seq.PENABLE != chk_seq.gm_PENABLE) && ~(chk_seq.PWRITE != chk_seq.gm_PWRITE))
  Row   9:          1  (chk_seq.PWDATA != chk_seq.gm_PWDATA)_0    (~(chk_seq.PSEL != chk_seq.gm_PSEL) && ~(chk_seq.PENABLE != chk_seq.gm_PENABLE) && ~(chk_seq.PWRITE != chk_seq.gm_PWRITE) && ~(chk_seq.PADDR != chk_seq.gm_PADDR))
 Row   10:    ***0***  (chk_seq.PWDATA != chk_seq.gm_PWDATA)_1    (~(chk_seq.PSEL != chk_seq.gm_PSEL) && ~(chk_seq.PENABLE != chk_seq.gm_PENABLE) && ~(chk_seq.PWRITE != chk_seq.gm_PWRITE) && ~(chk_seq.PADDR != chk_seq.gm_PADDR))


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      22        15         7    68.18%

================================Statement Details================================

Statement Coverage for instance /apb_master_sb_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File apb_master_sb.sv
    1                                                package apb_master_sb_pkg;
    2                                                import apb_master_seqitem_pkg::*;
    3                                                import uvm_pkg::*;
    4                                                `include "uvm_macros.svh" 
    5                                                class apb_master_sb extends uvm_scoreboard;
    6               1                    ***0***     `uvm_component_utils(apb_master_sb)
    6               2                    ***0***     
    6               3                          2     
    7                                                apb_master_seq_item seq_sb;
    8                                                uvm_analysis_export #(apb_master_seq_item) sb_export;
    9                                                uvm_tlm_analysis_fifo #(apb_master_seq_item) sb_fifo;    
    10                                               
    11              1                          1     int correct_cnt = 0;
    12              1                          1     int error_cnt = 0;
    13                                               function new(string name = "apb_master_sb", uvm_component parent = null); 
    14              1                          1         super.new(name, parent);
    15                                               endfunction //new()
    16                                               
    17                                               
    18                                               function void build_phase(uvm_phase phase);
    19              1                          1         super.build_phase(phase);
    20              1                          1         sb_export = new("sb_export", this);
    21              1                          1         sb_fifo = new("sb_fifo", this);
    22                                               endfunction
    23                                               
    24                                               function void connect_phase(uvm_phase phase);
    25              1                          1         super.connect_phase(phase);
    26              1                          1         sb_export.connect(sb_fifo.analysis_export);
    27                                               endfunction
    28                                               
    29                                               task run_phase (uvm_phase phase);
    30              1                          1         super.run_phase(phase);
    31              1                          1         forever begin
    32              1                       2502         sb_fifo.get(seq_sb);    
    33              1                       2501         ref_check(seq_sb);  
    34                                                   end
    35                                                 
    36                                               endtask
    37                                               
    38                                               task ref_check(apb_master_seq_item chk_seq);
    39                                                   if((chk_seq.PSEL != chk_seq.gm_PSEL) || (chk_seq.PENABLE != chk_seq.gm_PENABLE) || (chk_seq.PWRITE != chk_seq.gm_PWRITE) || (chk_seq.PADDR != chk_seq.gm_PADDR) || (chk_seq.PWDATA != chk_seq.gm_PWDATA))
    40                                                   begin
    41              1                    ***0***             `uvm_error("run_phase", $sformatf("Comparison failed, Transaction recieved by the DUT: %s While the ref gm_PSEL =%0b, gm_PENABLE = %0b, gm_PWRITE = %0b, gm_PADDR = %0h, gm_PWDATA = %0h", 
    42                                                       chk_seq.convert2string(), chk_seq.gm_PSEL, chk_seq.gm_PENABLE, chk_seq.gm_PWRITE, chk_seq.gm_PADDR, chk_seq.gm_PWDATA));
    43              1                    ***0***             error_cnt = error_cnt + 1;
    44                                                   end
    45                                                   else begin
    46              1                    ***0***             `uvm_info("run_phase", $sformatf("Comparison Successed,Transaction recieved by the DUT: %sWhile the ref gm_PSEL =%0b, gm_PENABLE = %0b, gm_PWRITE = %0b, gm_PADDR = %0h, gm_PWDATA = %0h", chk_seq.convert2string(), chk_seq.gm_PSEL, chk_seq.gm_PENABLE, chk_seq.gm_PWRITE, chk_seq.gm_PADDR, chk_seq.gm_PWDATA), UVM_MEDIUM);
    47              1                       2501             correct_cnt = correct_cnt + 1;
    48                                                   end
    49                                               endtask
    50                                               
    51                                               function void report_phase(uvm_phase phase);
    52              1                          1         super.report_phase(phase);
    53              1                    ***0***         `uvm_info("report_phase", $sformatf("Total successful transaction: %0d", correct_cnt), UVM_MEDIUM);
    54              1                    ***0***         `uvm_info("report_phase", $sformatf("Total failed transaction: %0d", error_cnt), UVM_MEDIUM);


=================================================================================
=== Instance: /apb_master_cov_col_pkg
=== Design Unit: work.apb_master_cov_col_pkg
=================================================================================

Covergroup Coverage:
    Covergroups                      1        na        na   100.00%
        Coverpoints/Crosses          9        na        na        na
            Covergroup Bins         24        24         0   100.00%
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /apb_master_cov_col_pkg/apb_master_cov_col/apb_master_cov_gp 
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    24         24          -                      
    missing/total bins:                                     0         24          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint PSEL_ct                                100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint PENABLE_ct                             100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint PWRITE_ct                              100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint wr_ct                                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint PRESETn_ct                             100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint start_transfer_ct                      100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint slverr_ct                              100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint PREADY_ct                              100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint PSLVERR_ct                             100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/apb_master_cov_col_pkg::apb_master_cov_col::apb_master_cov_gp  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    24         24          -                      
    missing/total bins:                                     0         24          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint PSEL_ct                                100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin one                                          1766          1          -    Covered              
        bin zero                                          735          1          -    Covered              
        bin seq_no_wait                                   392          1          -    Covered              
        bin seq_wait                                      262          1          -    Covered              
    Coverpoint PENABLE_ct                             100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin one                                          1026          1          -    Covered              
        bin zero                                         1475          1          -    Covered              
        bin seq_no_wait                                   432          1          -    Covered              
        bin seq_wait                                      236          1          -    Covered              
    Coverpoint PWRITE_ct                              100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      1266          1          -    Covered              
        bin auto[1]                                      1235          1          -    Covered              
    Coverpoint wr_ct                                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      1331          1          -    Covered              
        bin auto[1]                                      1170          1          -    Covered              
    Coverpoint PRESETn_ct                             100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                        43          1          -    Covered              
        bin auto[1]                                      2458          1          -    Covered              
    Coverpoint start_transfer_ct                      100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      1682          1          -    Covered              
        bin auto[1]                                       819          1          -    Covered              
    Coverpoint slverr_ct                              100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      2437          1          -    Covered              
        bin auto[1]                                        64          1          -    Covered              
    Coverpoint PREADY_ct                              100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
        bin one                                           731          1          -    Covered              
        bin zero                                         1770          1          -    Covered              
        bin seq                                           731          1          -    Covered              
    Coverpoint PSLVERR_ct                             100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
        bin one                                           275          1          -    Covered              
        bin zero                                         2226          1          -    Covered              
        bin seq                                           219          1          -    Covered              
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      14        12         2    85.71%

================================Statement Details================================

Statement Coverage for instance /apb_master_cov_col_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File apb_master_cov_collector.sv
    1                                                package apb_master_cov_col_pkg;
    2                                                import apb_master_seqitem_pkg::*;
    3                                                import uvm_pkg::*;
    4                                                `include "uvm_macros.svh" 
    5                                                class apb_master_cov_col extends uvm_component;
    6               1                    ***0***     `uvm_component_utils(apb_master_cov_col)
    6               2                    ***0***     
    6               3                          2     
    7                                                apb_master_seq_item seq_cov;
    8                                                uvm_analysis_export #(apb_master_seq_item) cov_export;
    9                                                uvm_tlm_analysis_fifo #(apb_master_seq_item) cov_fifo;  
    10                                               
    11                                               covergroup apb_master_cov_gp;
    12                                               PSEL_ct:coverpoint seq_cov.PSEL {
    13                                               bins one = {1};
    14                                               bins zero = {0};
    15                                               bins seq_no_wait = (0 => 1[*2] => 0);
    16                                               bins seq_wait = (0 => 1[*3:6] => 0);
    17                                               }
    18                                               
    19                                               PENABLE_ct:coverpoint seq_cov.PENABLE {
    20                                               bins one = {1};
    21                                               bins zero = {0};
    22                                               bins seq_no_wait = (0[*2] => 1 => 0);
    23                                               bins seq_wait = (0[*2] => 1[*2:6] => 0);
    24                                               }
    25                                               
    26                                               PWRITE_ct:coverpoint seq_cov.PWRITE;
    27                                               wr_ct:coverpoint seq_cov.wr;
    28                                               PRESETn_ct: coverpoint seq_cov.PRESETn;
    29                                               start_transfer_ct:coverpoint seq_cov.start_transfer;
    30                                               slverr_ct:coverpoint seq_cov.slverr;
    31                                               PREADY_ct:coverpoint seq_cov.PREADY{
    32                                               bins one = {1};
    33                                               bins zero = {0};
    34                                               bins seq = (0 => 1 => 0);
    35                                               }
    36                                               PSLVERR_ct:coverpoint seq_cov.PSLVERR{
    37                                               bins one = {1};
    38                                               bins zero = {0};
    39                                               bins seq = (0 => 1 => 0);
    40                                               }
    41                                               endgroup
    42                                               
    43                                               function new(string name = "apb_master_cov_col", uvm_component parent = null); 
    44              1                          1         super.new(name, parent);
    45              1                          1         apb_master_cov_gp = new();
    46                                               endfunction //new()
    47                                               
    48                                               function void build_phase(uvm_phase phase);
    49              1                          1         super.build_phase(phase);
    50              1                          1         cov_export = new("cov_export", this);
    51              1                          1         cov_fifo = new("cov_fifo", this);
    52                                               endfunction
    53                                               
    54                                               function void connect_phase(uvm_phase phase);
    55              1                          1         super.connect_phase(phase);
    56              1                          1         cov_export.connect(cov_fifo.analysis_export);
    57                                               endfunction
    58                                               
    59                                               task run_phase(uvm_phase phase);
    60              1                          1         super.run_phase(phase);
    61              1                          1         forever begin
    62              1                       2502             cov_fifo.get(seq_cov);
    63              1                       2501             apb_master_cov_gp.sample();


=================================================================================
=== Instance: /apb_master_mon_pkg
=== Design Unit: work.apb_master_mon_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%

================================Branch Details================================

Branch Coverage for instance /apb_master_mon_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File apb_master_mon.sv
------------------------------------IF Branch------------------------------------
    46                                      2501     Count coming in to IF
    46              1                    ***0***             `uvm_info("run_phase", mon_seq_item.convert2string(), UVM_HIGH)
                                            2501     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      32        29         3    90.62%

================================Statement Details================================

Statement Coverage for instance /apb_master_mon_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File apb_master_mon.sv
    1                                                package apb_master_mon_pkg;
    2                                                import apb_master_cfg::*;
    3                                                import apb_master_seqitem_pkg::*;
    4                                                import uvm_pkg::*;
    5                                                `include "uvm_macros.svh"  
    6                                                class apb_master_mon extends uvm_monitor;
    7               1                    ***0***         `uvm_component_utils(apb_master_mon)
    7               2                    ***0***     
    7               3                          2     
    8                                                    virtual apb_master_if mon_master_if;
    9                                                    apb_master_seq_item mon_seq_item;
    10                                                   uvm_analysis_port #(apb_master_seq_item) mon_ap;
    11                                               function new(string name = "apb_master_mon", uvm_component parent = null );        
    12              1                          1         super.new(name, parent);
    13                                               endfunction
    14                                               
    15                                               function void build_phase(uvm_phase phase);
    16              1                          1         super.build_phase(phase);
    17              1                          1         mon_ap = new("mon_ap", this);
    18                                               endfunction
    19                                               
    20                                               task run_phase (uvm_phase phase);
    21              1                          1         super.run_phase(phase);
    22              1                          1         forever begin
    23              1                       2502             mon_seq_item = apb_master_seq_item::type_id::create("mon_seq_item");
    24              1                       2502             @(posedge mon_master_if.PCLK);
    25              1                       2501             mon_seq_item.PRESETn = mon_master_if.PRESETn;
    26              1                       2501             mon_seq_item.addr = mon_master_if.addr;
    27              1                       2501             mon_seq_item.wdata = mon_master_if.wdata;
    28              1                       2501             mon_seq_item.start_transfer = mon_master_if.start_transfer;
    29              1                       2501             mon_seq_item.wr = mon_master_if.wr;
    30              1                       2501             mon_seq_item.PREADY = mon_master_if.PREADY;
    31              1                       2501             mon_seq_item.PRDATA = mon_master_if.PRDATA;
    32              1                       2501             mon_seq_item.PSLVERR = mon_master_if.PSLVERR;
    33              1                       2501             mon_seq_item.rdata = mon_master_if.rdata;
    34              1                       2501             mon_seq_item.slverr = mon_master_if.slverr;
    35              1                       2501             mon_seq_item.PADDR = mon_master_if.PADDR;
    36              1                       2501             mon_seq_item.PSEL = mon_master_if.PSEL;
    37              1                       2501             mon_seq_item.PENABLE = mon_master_if.PENABLE;
    38              1                       2501             mon_seq_item.PWRITE = mon_master_if.PWRITE;
    39              1                       2501             mon_seq_item.PWDATA = mon_master_if.PWDATA;
    40              1                       2501             mon_seq_item.gm_PSEL = mon_master_if.gm_PSEL;
    41              1                       2501             mon_seq_item.gm_PENABLE = mon_master_if.gm_PENABLE;
    42              1                       2501             mon_seq_item.gm_PWRITE = mon_master_if.gm_PWRITE;
    43              1                       2501             mon_seq_item.gm_PADDR = mon_master_if.gm_PADDR;
    44              1                       2501             mon_seq_item.gm_PWDATA = mon_master_if.gm_PWDATA;
    45              1                       2501             mon_ap.write(mon_seq_item);
    46              1                    ***0***             `uvm_info("run_phase", mon_seq_item.convert2string(), UVM_HIGH)


=================================================================================
=== Instance: /apb_master_drv_pkg
=== Design Unit: work.apb_master_drv_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%

================================Branch Details================================

Branch Coverage for instance /apb_master_drv_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File apb_master_drv.sv
------------------------------------IF Branch------------------------------------
    29                                      2501     Count coming in to IF
    29              1                    ***0***             `uvm_info("run_phase", drv_seq_item.convert2string(), UVM_HIGH)
                                            2501     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      19        16         3    84.21%

================================Statement Details================================

Statement Coverage for instance /apb_master_drv_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File apb_master_drv.sv
    1                                                package apb_master_drv_pkg;
    2                                                import apb_master_cfg::*;
    3                                                import apb_master_seqitem_pkg::*;
    4                                                import uvm_pkg::*;
    5                                                `include "uvm_macros.svh"  
    6                                                class apb_master_drv extends uvm_driver #(apb_master_seq_item);
    7               1                    ***0***         `uvm_component_utils(apb_master_drv)
    7               2                    ***0***     
    7               3                          2     
    8                                                    virtual apb_master_if drv_master_if;
    9                                                    apb_master_seq_item drv_seq_item;
    10                                               function new(string name = "apb_master_drv", uvm_component parent = null );        
    11              1                          1         super.new(name, parent);
    12                                               endfunction
    13                                               
    14                                               task run_phase (uvm_phase phase);
    15              1                          1         super.run_phase(phase);
    16              1                          1         forever begin
    17              1                       2502             drv_seq_item = apb_master_seq_item::type_id::create("drv_seq_item");
    18              1                       2502             seq_item_port.get_next_item(drv_seq_item);
    19              1                       2501             drv_master_if.PRESETn <= drv_seq_item.PRESETn;
    20              1                       2501             drv_master_if.addr <= drv_seq_item.addr;
    21              1                       2501             drv_master_if.wdata <= drv_seq_item.wdata;
    22              1                       2501             drv_master_if.start_transfer <= drv_seq_item.start_transfer;
    23              1                       2501             drv_master_if.wr <= drv_seq_item.wr;
    24              1                       2501             drv_master_if.PREADY <= drv_seq_item.PREADY;
    25              1                       2501             drv_master_if.PRDATA <= drv_seq_item.PRDATA;
    26              1                       2501             drv_master_if.PSLVERR <= drv_seq_item.PSLVERR;
    27              1                       2501             @(posedge drv_master_if.PCLK);
    28              1                       2501             seq_item_port.item_done();
    29              1                    ***0***             `uvm_info("run_phase", drv_seq_item.convert2string(), UVM_HIGH)


=================================================================================
=== Instance: /apb_master_sqr_pkg
=== Design Unit: work.apb_master_sqr_pkg
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       4         2         2    50.00%

================================Statement Details================================

Statement Coverage for instance /apb_master_sqr_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File apb_master_sqr.sv
    1                                                package apb_master_sqr_pkg;
    2                                                import apb_master_seqitem_pkg::*;
    3                                                import uvm_pkg::*;
    4                                                `include "uvm_macros.svh"  
    5                                                class apb_master_sqr extends uvm_sequencer #(apb_master_seq_item);
    6               1                    ***0***        `uvm_component_utils(apb_master_sqr)
    6               2                    ***0***     
    6               3                          2     
    7                                                
    8                                                function new(string name = "apb_master_sqr", uvm_component parent = null);
    9               1                          1         super.new(name, parent);


=================================================================================
=== Instance: /apb_master_agt_pkg
=== Design Unit: work.apb_master_agt_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         8         3         5    37.50%

================================Branch Details================================

Branch Coverage for instance /apb_master_agt_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File apb_master_agt.sv
------------------------------------IF Branch------------------------------------
    23                                         1     Count coming in to IF
    23              1                    ***0***         if (!uvm_config_db #(apb_master_cfg)::get(this,"","MASTER_CFG",apb_master_config ))
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    24                                   ***0***     Count coming in to IF
    24              1                    ***0***             `uvm_fatal("Build phase","Unable to get config object")
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    25                                         1     Count coming in to IF
    25              1                          1         if(apb_master_config.master_mode == UVM_ACTIVE) begin
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    35                                         1     Count coming in to IF
    35              1                          1         if ( apb_master_config.master_mode == UVM_ACTIVE)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      15        12         3    80.00%

================================Statement Details================================

Statement Coverage for instance /apb_master_agt_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File apb_master_agt.sv
    1                                                package apb_master_agt_pkg;
    2                                                import apb_master_cfg::*;
    3                                                import apb_master_sqr_pkg::*;
    4                                                import apb_master_drv_pkg::*;
    5                                                import apb_master_seqitem_pkg::*;
    6                                                import apb_master_mon_pkg::*;
    7                                                import shared_pkg::*;
    8                                                import uvm_pkg::*;
    9                                                `include "uvm_macros.svh" 
    10                                               class apb_master_agt extends uvm_agent;
    11              1                    ***0***         `uvm_component_utils(apb_master_agt)
    11              2                    ***0***     
    11              3                          2     
    12                                                   apb_master_drv apb_master_driver;
    13                                                   apb_master_cfg apb_master_config;
    14                                                   apb_master_sqr apb_master_seqr;
    15                                                   apb_master_mon apb_master_monitor;
    16                                                   uvm_analysis_port #(apb_master_seq_item) agt_ap;
    17                                               function new(string name = "apb_master_agt", uvm_component parent = null);
    18              1                          1         super.new(name, parent);        
    19                                               endfunction //new()
    20                                               
    21                                               function void build_phase(uvm_phase phase);
    22              1                          1         super.build_phase(phase);
    23                                                   if (!uvm_config_db #(apb_master_cfg)::get(this,"","MASTER_CFG",apb_master_config ))
    24              1                    ***0***             `uvm_fatal("Build phase","Unable to get config object")
    25                                                   if(apb_master_config.master_mode == UVM_ACTIVE) begin
    26              1                          1             apb_master_seqr = apb_master_sqr::type_id::create("apb_master_seqr", this);
    27              1                          1             apb_master_driver = apb_master_drv::type_id::create("apb_master_drv",this);
    28                                                   end
    29              1                          1       apb_master_monitor = apb_master_mon::type_id::create("apb_master_monitor", this);
    30              1                          1      agt_ap = new("agt_ap", this);
    31                                               endfunction
    32                                               
    33                                               function void connect_phase(uvm_phase phase);
    34              1                          1         super.connect_phase(phase);
    35                                                   if ( apb_master_config.master_mode == UVM_ACTIVE)
    36                                                   begin
    37              1                          1             apb_master_driver.drv_master_if = apb_master_config.cfg_master_if;
    38              1                          1             apb_master_driver.seq_item_port.connect(apb_master_seqr.seq_item_export);
    39                                                   end
    40              1                          1         apb_master_monitor.mon_master_if = apb_master_config.cfg_master_if;
    41              1                          1         apb_master_monitor.mon_ap.connect(agt_ap);


=================================================================================
=== Instance: /apb_master_env_pkg
=== Design Unit: work.apb_master_env_pkg
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      10         8         2    80.00%

================================Statement Details================================

Statement Coverage for instance /apb_master_env_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File apb_master_env.sv
    1                                                package apb_master_env_pkg;
    2                                                import apb_master_agt_pkg::*;
    3                                                import apb_master_cov_col_pkg::*;
    4                                                import apb_master_sb_pkg::*;
    5                                                import shared_pkg::*;
    6                                                import uvm_pkg::*;
    7                                                `include "uvm_macros.svh" 
    8                                                class apb_master_env extends uvm_env;
    9               1                    ***0***      `uvm_component_utils(apb_master_env)
    9               2                    ***0***     
    9               3                          2     
    10                                                 apb_master_agt master_agt;
    11                                                 apb_master_sb master_sb;
    12                                                 apb_master_cov_col master_cov;
    13                                                   function new(string name = "apb_master_env", uvm_component parent = null);
    14              1                          1             super.new(name, parent);
    15                                                   endfunction //new()
    16                                               
    17                                                   function void build_phase(uvm_phase phase);
    18              1                          1             super.build_phase(phase);
    19              1                          1             master_agt = apb_master_agt::type_id::create("master_agt", this);
    20              1                          1             master_sb = apb_master_sb::type_id::create("master_sb", this);
    21              1                          1             master_cov = apb_master_cov_col::type_id::create("master_cov", this);
    22                                                   endfunction
    23                                               
    24                                                   function void connect_phase(uvm_phase phase);
    25              1                          1             master_agt.agt_ap.connect(master_sb.sb_export);
    26              1                          1             master_agt.agt_ap.connect(master_cov.cov_export);


=================================================================================
=== Instance: /apb_master_test_pkg
=== Design Unit: work.apb_master_test_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        16         7         9    43.75%

================================Branch Details================================

Branch Coverage for instance /apb_master_test_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File APB_master_test.sv
------------------------------------IF Branch------------------------------------
    34                                         1     Count coming in to IF
    34              1                    ***0***     if(!uvm_config_db #(virtual apb_master_if) ::get(this ,"", "MASTER_IF", apb_master_config.cfg_master_if) )
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    35                                   ***0***     Count coming in to IF
    35              1                    ***0***         `uvm_fatal("build phase", "Test - couldn't get the virtual interface of the master from the uvm_config_db")
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    43                                         1     Count coming in to IF
    43              1                          1     `uvm_info("run phase", "reset sequence has started", UVM_LOW);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    45                                         1     Count coming in to IF
    45              1                          1     `uvm_info("run phase", "wrtie with no wait sequence has started", UVM_LOW);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    47                                         1     Count coming in to IF
    47              1                          1     `uvm_info("run phase", "wrtie with wait sequence has started", UVM_LOW);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    49                                         1     Count coming in to IF
    49              1                          1     `uvm_info("run phase", "read with no wait sequence has started", UVM_LOW);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    51                                         1     Count coming in to IF
    51              1                          1     `uvm_info("run phase", "read with wait sequence has started", UVM_LOW);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    53                                         1     Count coming in to IF
    53              1                          1     `uvm_info("run phase", "read with new transfer sequence has started", UVM_LOW);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      31        28         3    90.32%

================================Statement Details================================

Statement Coverage for instance /apb_master_test_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File APB_master_test.sv
    1                                                package apb_master_test_pkg;
    2                                                import apb_master_cfg::*;
    3                                                import apb_master_env_pkg::*;
    4                                                import apb_master_sequence_pkg::*;
    5                                                import uvm_pkg::*;
    6                                                `include "uvm_macros.svh"  
    7                                                class apb_master_test extends uvm_test;
    8               1                    ***0***     `uvm_component_utils(apb_master_test)
    8               2                    ***0***     
    8               3                          4     
    9                                                apb_master_cfg apb_master_config;
    10                                               apb_master_env master_env;
    11                                               reset_sequence_master reset_seq;
    12                                               write_no_wait_sequence wrtie_seq;
    13                                               write_with_wait_sequence wrtie_wait_seq;
    14                                               read_with_no_wait_sequence read_seq;
    15                                               read_with_wait_sequence read_wait_seq;
    16                                               new_trasfere_sequence new_trasfere_seq; 
    17                                               virtual apb_master_if vif;
    18                                               
    19                                               function new(string name = "apb_master_test", uvm_component parent = null );        
    20              1                          1         super.new(name, parent);
    21                                               endfunction
    22                                               
    23                                               function void build_phase(uvm_phase phase);
    24              1                          1         super.build_phase(phase);
    25              1                          1     reset_seq = reset_sequence_master::type_id::create("reset_seq");
    26              1                          1     wrtie_seq = write_no_wait_sequence::type_id::create("wrtie_seq");
    27              1                          1     wrtie_wait_seq = write_with_wait_sequence::type_id::create("wrtie_wait_seq");
    28              1                          1     read_seq = read_with_no_wait_sequence::type_id::create("read_seq");
    29              1                          1     read_wait_seq = read_with_wait_sequence::type_id::create("read_wait_seq");
    30              1                          1     new_trasfere_seq = new_trasfere_sequence::type_id::create("new_trasfere_seq");
    31              1                          1     master_env = apb_master_env::type_id::create("master_env",this);
    32              1                          1     apb_master_config = apb_master_cfg::type_id::create("apb_master_config");
    33                                               
    34                                               if(!uvm_config_db #(virtual apb_master_if) ::get(this ,"", "MASTER_IF", apb_master_config.cfg_master_if) )
    35              1                    ***0***         `uvm_fatal("build phase", "Test - couldn't get the virtual interface of the master from the uvm_config_db")
    36              1                          1     apb_master_config.master_mode = UVM_ACTIVE;
    37              1                          1     uvm_config_db #(apb_master_cfg)::set(this,"*", "MASTER_CFG", apb_master_config);    
    38                                               endfunction
    39                                               
    40                                               task run_phase(uvm_phase phase);
    41              1                          1     super.run_phase(phase);
    42              1                          1     phase.raise_objection(this);
    43              1                          1     `uvm_info("run phase", "reset sequence has started", UVM_LOW);
    44              1                          1     reset_seq.start(master_env.master_agt.apb_master_seqr);
    45              1                          1     `uvm_info("run phase", "wrtie with no wait sequence has started", UVM_LOW);
    46              1                          1     wrtie_seq.start(master_env.master_agt.apb_master_seqr);
    47              1                          1     `uvm_info("run phase", "wrtie with wait sequence has started", UVM_LOW);
    48              1                          1     wrtie_wait_seq.start(master_env.master_agt.apb_master_seqr);
    49              1                          1     `uvm_info("run phase", "read with no wait sequence has started", UVM_LOW);
    50              1                          1     read_seq.start(master_env.master_agt.apb_master_seqr);
    51              1                          1     `uvm_info("run phase", "read with wait sequence has started", UVM_LOW);
    52              1                          1     read_wait_seq.start(master_env.master_agt.apb_master_seqr);
    53              1                          1     `uvm_info("run phase", "read with new transfer sequence has started", UVM_LOW);
    54              1                          1     new_trasfere_seq.start(master_env.master_agt.apb_master_seqr);
    55                                               
    56              1                          1     phase.drop_objection(this);


COVERGROUP COVERAGE:
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /apb_master_cov_col_pkg/apb_master_cov_col/apb_master_cov_gp 
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    24         24          -                      
    missing/total bins:                                     0         24          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint PSEL_ct                                100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint PENABLE_ct                             100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint PWRITE_ct                              100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint wr_ct                                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint PRESETn_ct                             100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint start_transfer_ct                      100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint slverr_ct                              100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint PREADY_ct                              100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint PSLVERR_ct                             100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/apb_master_cov_col_pkg::apb_master_cov_col::apb_master_cov_gp  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    24         24          -                      
    missing/total bins:                                     0         24          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint PSEL_ct                                100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin one                                          1766          1          -    Covered              
        bin zero                                          735          1          -    Covered              
        bin seq_no_wait                                   392          1          -    Covered              
        bin seq_wait                                      262          1          -    Covered              
    Coverpoint PENABLE_ct                             100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin one                                          1026          1          -    Covered              
        bin zero                                         1475          1          -    Covered              
        bin seq_no_wait                                   432          1          -    Covered              
        bin seq_wait                                      236          1          -    Covered              
    Coverpoint PWRITE_ct                              100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      1266          1          -    Covered              
        bin auto[1]                                      1235          1          -    Covered              
    Coverpoint wr_ct                                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      1331          1          -    Covered              
        bin auto[1]                                      1170          1          -    Covered              
    Coverpoint PRESETn_ct                             100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                        43          1          -    Covered              
        bin auto[1]                                      2458          1          -    Covered              
    Coverpoint start_transfer_ct                      100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      1682          1          -    Covered              
        bin auto[1]                                       819          1          -    Covered              
    Coverpoint slverr_ct                              100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      2437          1          -    Covered              
        bin auto[1]                                        64          1          -    Covered              
    Coverpoint PREADY_ct                              100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
        bin one                                           731          1          -    Covered              
        bin zero                                         1770          1          -    Covered              
        bin seq                                           731          1          -    Covered              
    Coverpoint PSLVERR_ct                             100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
        bin one                                           275          1          -    Covered              
        bin zero                                         2226          1          -    Covered              
        bin seq                                           219          1          -    Covered              

TOTAL COVERGROUP COVERAGE: 100.00%  COVERGROUP TYPES: 1

DIRECTIVE COVERAGE:
--------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Hits Status    
                                         Unit   UnitType                                     
--------------------------------------------------------------------------------------------
/APB_TOP_tb/Master_DUT/data_from_slave_cvr 
                                         apb_master Verilog  SVA  APB_Master.sv(112)
                                                                                43 Covered   
/APB_TOP_tb/Master_DUT/slverr_cvr        apb_master Verilog  SVA  APB_Master.sv(116)
                                                                                43 Covered   
/APB_TOP_tb/Master_DUT/fsm_normal_flow_cover 
                                         apb_master Verilog  SVA  APB_Master.sv(125)
                                                                               657 Covered   
/APB_TOP_tb/Master_DUT/fsm_with_no_wait_cover 
                                         apb_master Verilog  SVA  APB_Master.sv(131)
                                                                               637 Covered   
/APB_TOP_tb/Master_DUT/fsm_with_wait_cover 
                                         apb_master Verilog  SVA  APB_Master.sv(137)
                                                                               293 Covered   
/APB_TOP_tb/Master_DUT/fsm_with_error_cover 
                                         apb_master Verilog  SVA  APB_Master.sv(143)
                                                                                63 Covered   
/APB_TOP_tb/Master_DUT/stable_signals_cover 
                                         apb_master Verilog  SVA  APB_Master.sv(150)
                                                                              1009 Covered   
/APB_TOP_tb/Master_DUT/PSEL_PENABLE_cover 
                                         apb_master Verilog  SVA  APB_Master.sv(157)
                                                                               657 Covered   
/APB_TOP_tb/Master_DUT/PSEL_PENABLE_low_cover 
                                         apb_master Verilog  SVA  APB_Master.sv(163)
                                                                               637 Covered   
/APB_TOP_tb/Master_DUT/PSEL_high_PENABLE_low_cover 
                                         apb_master Verilog  SVA  APB_Master.sv(169)
                                                                                59 Covered   

TOTAL DIRECTIVE COVERAGE: 100.00%  COVERS: 10

ASSERTION RESULTS:
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/APB_TOP_tb/Master_DUT/data_from_slave_assertion
                     APB_Master.sv(110)                 0          1
/APB_TOP_tb/Master_DUT/slverr_assertion
                     APB_Master.sv(114)                 0          1
/APB_TOP_tb/Master_DUT/fsm_normal_flow_assert
                     APB_Master.sv(124)                 0          1
/APB_TOP_tb/Master_DUT/fsm_with_no_wait_assertion
                     APB_Master.sv(130)                 0          1
/APB_TOP_tb/Master_DUT/fsm_with_wait_assertion
                     APB_Master.sv(136)                 0          1
/APB_TOP_tb/Master_DUT/fsm_with_error_assertion
                     APB_Master.sv(142)                 0          1
/APB_TOP_tb/Master_DUT/stable_signals_assertion
                     APB_Master.sv(149)                 0          1
/APB_TOP_tb/Master_DUT/PSEL_PENABLE_assertion
                     APB_Master.sv(156)                 0          1
/APB_TOP_tb/Master_DUT/PSEL_PENABLE_low_assertion
                     APB_Master.sv(162)                 0          1
/APB_TOP_tb/Master_DUT/PSEL_high_PENABLE_low_assertion
                     APB_Master.sv(168)                 1          1
/apb_master_sequence_pkg/write_no_wait_sequence/body/#ublk#31795895#40/immed__42
                     apb_master_sequence.sv(42)
                                                        0          1
/apb_master_sequence_pkg/write_with_wait_sequence/body/#ublk#31795895#60/immed__62
                     apb_master_sequence.sv(62)
                                                        0          1
/apb_master_sequence_pkg/read_with_no_wait_sequence/body/#ublk#31795895#81/immed__83
                     apb_master_sequence.sv(83)
                                                        0          1
/apb_master_sequence_pkg/read_with_wait_sequence/body/#ublk#31795895#103/immed__105
                     apb_master_sequence.sv(105)
                                                        0          1
/apb_master_sequence_pkg/new_trasfere_sequence/body/#ublk#31795895#124/immed__126
                     apb_master_sequence.sv(126)
                                                        0          1

Total Coverage By Instance (filtered view): 84.65%

