##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for Clock_2
		4.3::Critical Path Report for Clock_3
		4.4::Critical Path Report for CyBUS_CLK
		4.5::Critical Path Report for UART_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (Clock_3:R vs. Clock_3:R)
		5.2::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
		5.3::Critical Path Report for (Clock_1:R vs. Clock_1:R)
		5.4::Critical Path Report for (CyBUS_CLK:R vs. Clock_3:R)
		5.5::Critical Path Report for (CyBUS_CLK:R vs. UART_IntClock:R)
		5.6::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
		5.7::Critical Path Report for (CyBUS_CLK:R vs. Clock_2:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 9
Clock: Clock_1        | Frequency: 41.67 MHz  | Target: 0.10 MHz   | 
Clock: Clock_2        | Frequency: 85.23 MHz  | Target: 0.00 MHz   | 
Clock: Clock_3        | Frequency: 25.31 MHz  | Target: 12.00 MHz  | 
Clock: CyBUS_CLK      | Frequency: 26.37 MHz  | Target: 24.00 MHz  | 
Clock: CyILO          | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO          | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK   | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT      | N/A                   | Target: 24.00 MHz  | 
Clock: UART_IntClock  | Frequency: 42.89 MHz  | Target: 0.46 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock   Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1        Clock_1        1e+007           9976003     N/A              N/A         N/A              N/A         N/A              N/A         
Clock_3        Clock_3        83333.3          43831       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK      Clock_1        41666.7          31319       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK      Clock_2        41666.7          29933       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK      Clock_3        41666.7          3750        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK      UART_IntClock  41666.7          22897       N/A              N/A         N/A              N/A         N/A              N/A         
UART_IntClock  UART_IntClock  2.16667e+006     2143349     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name          Clock to Out  Clock Name:Phase  
-----------------  ------------  ----------------  
Comp_out(0)_PAD    26147         CyBUS_CLK:R       
Horiz_out(0)_PAD   29811         CyBUS_CLK:R       
Line_begin(0)_PAD  35278         CyBUS_CLK:R       
Line_begin(0)_PAD  25751         Clock_3:R         
Line_end(0)_PAD    35667         CyBUS_CLK:R       
Line_end(0)_PAD    26151         Clock_3:R         
Pin_motor(0)_PAD   22727         Clock_1:R         
Pin_servo(0)_PAD   24060         Clock_1:R         
Trigger(0)_PAD     34933         Clock_3:R         
Tx_1(0)_PAD        31860         UART_IntClock:R   
Vert_out(0)_PAD    27300         CyBUS_CLK:R       


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 41.67 MHz | Target: 0.10 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Motor:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_Motor:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9976003p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -5090
--------------------------------------------   -------- 
End-of-path required time (ps)                  9994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18907
-------------------------------------   ----- 
End-of-path arrival time (ps)           18907
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Motor:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell3       0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Motor:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3   2320   2320  9976003  RISE       1
\PWM_Motor:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0   2320  9976003  RISE       1
\PWM_Motor:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2960   5280  9976003  RISE       1
\PWM_Motor:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell3   3917   9197  9976003  RISE       1
\PWM_Motor:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell3   9710  18907  9976003  RISE       1
\PWM_Motor:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell4      0  18907  9976003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Motor:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell4       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_2
*************************************
Clock: Clock_2
Frequency: 85.23 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Pin_button(0)/fb
Path End       : Net_416/main_0
Capture Clock  : Net_416/clock_0
Path slack     : 29933p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#240000 vs. Clock_2:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8223
-------------------------------------   ---- 
End-of-path arrival time (ps)           8223
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Pin_button(0)/clock                                         iocell9             0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Pin_button(0)/fb  iocell9       2234   2234  29933  RISE       1
Net_416/main_0    macrocell5    5989   8223  29933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_416/clock_0                                            macrocell5          0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for Clock_3
*************************************
Clock: Clock_3
Frequency: 25.31 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : tmp__cydff_2_reg/q
Path End       : \Counter_First_Row:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \Counter_First_Row:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 43831p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)    83333
- Setup time                                   -11530
--------------------------------------------   ------ 
End-of-path required time (ps)                  71803

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27973
-------------------------------------   ----- 
End-of-path arrival time (ps)           27973
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
tmp__cydff_2_reg/clock_0                                   macrocell72         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
tmp__cydff_2_reg/q                                         macrocell72     1250   1250  43831  RISE       1
Net_612/main_1                                             macrocell9      7411   8661  43831  RISE       1
Net_612/q                                                  macrocell9      3350  12011  43831  RISE       1
\Counter_First_Row:CounterUDB:count_enable\/main_0         macrocell14     9745  21756  43831  RISE       1
\Counter_First_Row:CounterUDB:count_enable\/q              macrocell14     3350  25106  43831  RISE       1
\Counter_First_Row:CounterUDB:sC8:counterdp:u0\/cs_addr_1  datapathcell1   2867  27973  43831  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_First_Row:CounterUDB:sC8:counterdp:u0\/clock      datapathcell1       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 26.37 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Horiz_sync(0)/fb
Path End       : \Counter_First_Row:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \Counter_First_Row:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 3750p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_3:R#2)    41667
- Setup time                                     -11530
----------------------------------------------   ------ 
End-of-path required time (ps)                    30137

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26387
-------------------------------------   ----- 
End-of-path arrival time (ps)           26387
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Horiz_sync(0)/clock                                         iocell6             0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
Horiz_sync(0)/fb                                           iocell6         1800   1800   3750  RISE       1
Net_612/main_0                                             macrocell9      5275   7075   3750  RISE       1
Net_612/q                                                  macrocell9      3350  10425   3750  RISE       1
\Counter_First_Row:CounterUDB:count_enable\/main_0         macrocell14     9745  20170   3750  RISE       1
\Counter_First_Row:CounterUDB:count_enable\/q              macrocell14     3350  23520   3750  RISE       1
\Counter_First_Row:CounterUDB:sC8:counterdp:u0\/cs_addr_1  datapathcell1   2867  26387   3750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_First_Row:CounterUDB:sC8:counterdp:u0\/clock      datapathcell1       0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for UART_IntClock
*******************************************
Clock: UART_IntClock
Frequency: 42.89 MHz | Target: 0.46 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2143349p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                -11520
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2155147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11798
-------------------------------------   ----- 
End-of-path arrival time (ps)           11798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell66         0      0  RISE       1

Data path
pin name                                       model name      delay     AT    slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q                      macrocell66      1250   1250  2143349  RISE       1
\UART:BUART:counter_load_not\/main_0           macrocell47      4896   6146  2143349  RISE       1
\UART:BUART:counter_load_not\/q                macrocell47      3350   9496  2143349  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell15   2302  11798  2143349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell15      0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (Clock_3:R vs. Clock_3:R)
*******************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : tmp__cydff_2_reg/q
Path End       : \Counter_First_Row:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \Counter_First_Row:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 43831p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)    83333
- Setup time                                   -11530
--------------------------------------------   ------ 
End-of-path required time (ps)                  71803

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27973
-------------------------------------   ----- 
End-of-path arrival time (ps)           27973
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
tmp__cydff_2_reg/clock_0                                   macrocell72         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
tmp__cydff_2_reg/q                                         macrocell72     1250   1250  43831  RISE       1
Net_612/main_1                                             macrocell9      7411   8661  43831  RISE       1
Net_612/q                                                  macrocell9      3350  12011  43831  RISE       1
\Counter_First_Row:CounterUDB:count_enable\/main_0         macrocell14     9745  21756  43831  RISE       1
\Counter_First_Row:CounterUDB:count_enable\/q              macrocell14     3350  25106  43831  RISE       1
\Counter_First_Row:CounterUDB:sC8:counterdp:u0\/cs_addr_1  datapathcell1   2867  27973  43831  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_First_Row:CounterUDB:sC8:counterdp:u0\/clock      datapathcell1       0      0  RISE       1


5.2::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
*******************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2143349p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                -11520
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2155147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11798
-------------------------------------   ----- 
End-of-path arrival time (ps)           11798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell66         0      0  RISE       1

Data path
pin name                                       model name      delay     AT    slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q                      macrocell66      1250   1250  2143349  RISE       1
\UART:BUART:counter_load_not\/main_0           macrocell47      4896   6146  2143349  RISE       1
\UART:BUART:counter_load_not\/q                macrocell47      3350   9496  2143349  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell15   2302  11798  2143349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell15      0      0  RISE       1


5.3::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Motor:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_Motor:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9976003p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -5090
--------------------------------------------   -------- 
End-of-path required time (ps)                  9994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18907
-------------------------------------   ----- 
End-of-path arrival time (ps)           18907
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Motor:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell3       0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Motor:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3   2320   2320  9976003  RISE       1
\PWM_Motor:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0   2320  9976003  RISE       1
\PWM_Motor:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2960   5280  9976003  RISE       1
\PWM_Motor:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell3   3917   9197  9976003  RISE       1
\PWM_Motor:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell3   9710  18907  9976003  RISE       1
\PWM_Motor:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell4      0  18907  9976003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Motor:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell4       0      0  RISE       1


5.4::Critical Path Report for (CyBUS_CLK:R vs. Clock_3:R)
*********************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Horiz_sync(0)/fb
Path End       : \Counter_First_Row:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \Counter_First_Row:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 3750p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_3:R#2)    41667
- Setup time                                     -11530
----------------------------------------------   ------ 
End-of-path required time (ps)                    30137

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26387
-------------------------------------   ----- 
End-of-path arrival time (ps)           26387
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Horiz_sync(0)/clock                                         iocell6             0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
Horiz_sync(0)/fb                                           iocell6         1800   1800   3750  RISE       1
Net_612/main_0                                             macrocell9      5275   7075   3750  RISE       1
Net_612/q                                                  macrocell9      3350  10425   3750  RISE       1
\Counter_First_Row:CounterUDB:count_enable\/main_0         macrocell14     9745  20170   3750  RISE       1
\Counter_First_Row:CounterUDB:count_enable\/q              macrocell14     3350  23520   3750  RISE       1
\Counter_First_Row:CounterUDB:sC8:counterdp:u0\/cs_addr_1  datapathcell1   2867  26387   3750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_First_Row:CounterUDB:sC8:counterdp:u0\/clock      datapathcell1       0      0  RISE       1


5.5::Critical Path Report for (CyBUS_CLK:R vs. UART_IntClock:R)
***************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 22897p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_IntClock:R#2)   41667
- Setup time                                            -5210
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13560
-------------------------------------   ----- 
End-of-path arrival time (ps)           13560
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/clock                                               iocell12            0      0  RISE       1

Data path
pin name                                model name      delay     AT  slack  edge  Fanout
--------------------------------------  --------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell12         2685   2685  22897  RISE       1
\UART:BUART:rx_postpoll\/main_1         macrocell55      5270   7955  22897  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell55      3350  11305  22897  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell13   2255  13560  22897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell13      0      0  RISE       1


5.6::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
*********************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Hall_sensor(0)/fb
Path End       : Net_301/main_0
Capture Clock  : Net_301/clock_0
Path slack     : 31319p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_1:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6838
-------------------------------------   ---- 
End-of-path arrival time (ps)           6838
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Hall_sensor(0)/clock                                        iocell4             0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Hall_sensor(0)/fb  iocell4       1903   1903  31319  RISE       1
Net_301/main_0     macrocell4    4935   6838  31319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_301/clock_0                                            macrocell4          0      0  RISE       1


5.7::Critical Path Report for (CyBUS_CLK:R vs. Clock_2:R)
*********************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Pin_button(0)/fb
Path End       : Net_416/main_0
Capture Clock  : Net_416/clock_0
Path slack     : 29933p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#240000 vs. Clock_2:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8223
-------------------------------------   ---- 
End-of-path arrival time (ps)           8223
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Pin_button(0)/clock                                         iocell9             0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Pin_button(0)/fb  iocell9       2234   2234  29933  RISE       1
Net_416/main_0    macrocell5    5989   8223  29933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_416/clock_0                                            macrocell5          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Horiz_sync(0)/fb
Path End       : \Counter_First_Row:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \Counter_First_Row:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 3750p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_3:R#2)    41667
- Setup time                                     -11530
----------------------------------------------   ------ 
End-of-path required time (ps)                    30137

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26387
-------------------------------------   ----- 
End-of-path arrival time (ps)           26387
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Horiz_sync(0)/clock                                         iocell6             0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
Horiz_sync(0)/fb                                           iocell6         1800   1800   3750  RISE       1
Net_612/main_0                                             macrocell9      5275   7075   3750  RISE       1
Net_612/q                                                  macrocell9      3350  10425   3750  RISE       1
\Counter_First_Row:CounterUDB:count_enable\/main_0         macrocell14     9745  20170   3750  RISE       1
\Counter_First_Row:CounterUDB:count_enable\/q              macrocell14     3350  23520   3750  RISE       1
\Counter_First_Row:CounterUDB:sC8:counterdp:u0\/cs_addr_1  datapathcell1   2867  26387   3750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_First_Row:CounterUDB:sC8:counterdp:u0\/clock      datapathcell1       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Horiz_sync(0)/fb
Path End       : \Counter_Last_Row:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \Counter_Last_Row:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 4801p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_3:R#2)    41667
- Setup time                                     -11530
----------------------------------------------   ------ 
End-of-path required time (ps)                    30137

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25336
-------------------------------------   ----- 
End-of-path arrival time (ps)           25336
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Horiz_sync(0)/clock                                         iocell6             0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
Horiz_sync(0)/fb                                          iocell6         1800   1800   3750  RISE       1
Net_612/main_0                                            macrocell9      5275   7075   3750  RISE       1
Net_612/q                                                 macrocell9      3350  10425   3750  RISE       1
\Counter_Last_Row:CounterUDB:count_enable\/main_0         macrocell20     7900  18325   4801  RISE       1
\Counter_Last_Row:CounterUDB:count_enable\/q              macrocell20     3350  21675   4801  RISE       1
\Counter_Last_Row:CounterUDB:sC8:counterdp:u0\/cs_addr_1  datapathcell2   3661  25336   4801  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Last_Row:CounterUDB:sC8:counterdp:u0\/clock       datapathcell2       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Horiz_sync(0)/fb
Path End       : \Timer_Line_Begin:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Timer_Line_Begin:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 6790p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_3:R#2)   41667
- Setup time                                     -5090
----------------------------------------------   ----- 
End-of-path required time (ps)                   36577

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29787
-------------------------------------   ----- 
End-of-path arrival time (ps)           29787
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Horiz_sync(0)/clock                                         iocell6             0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
Horiz_sync(0)/fb                                       iocell6         1800   1800   3750  RISE       1
Net_612/main_0                                         macrocell9      5275   7075   3750  RISE       1
Net_612/q                                              macrocell9      3350  10425   3750  RISE       1
\Timer_Line_Begin:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell7   9652  20077   6790  RISE       1
\Timer_Line_Begin:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell7   9710  29787   6790  RISE       1
\Timer_Line_Begin:TimerUDB:sT16:timerdp:u1\/ci         datapathcell8      0  29787   6790  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Line_Begin:TimerUDB:sT16:timerdp:u1\/clock          datapathcell8       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Horiz_sync(0)/fb
Path End       : \Timer_Line_End:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Timer_Line_End:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 9215p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_3:R#2)   41667
- Setup time                                     -5090
----------------------------------------------   ----- 
End-of-path required time (ps)                   36577

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27361
-------------------------------------   ----- 
End-of-path arrival time (ps)           27361
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Horiz_sync(0)/clock                                         iocell6             0      0  RISE       1

Data path
pin name                                             model name      delay     AT  slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  -----  ----  ------
Horiz_sync(0)/fb                                     iocell6          1800   1800   3750  RISE       1
Net_612/main_0                                       macrocell9       5275   7075   3750  RISE       1
Net_612/q                                            macrocell9       3350  10425   3750  RISE       1
\Timer_Line_End:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell9    7226  17651   9215  RISE       1
\Timer_Line_End:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell9    9710  27361   9215  RISE       1
\Timer_Line_End:TimerUDB:sT16:timerdp:u1\/ci         datapathcell10      0  27361   9215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Line_End:TimerUDB:sT16:timerdp:u1\/clock            datapathcell10      0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Horiz_sync(0)/fb
Path End       : \Timer_Line_Begin:TimerUDB:sT16:timerdp:u0\/cs_addr_2
Capture Clock  : \Timer_Line_Begin:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 10070p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_3:R#2)    41667
- Setup time                                     -11520
----------------------------------------------   ------ 
End-of-path required time (ps)                    30147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20077
-------------------------------------   ----- 
End-of-path arrival time (ps)           20077
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Horiz_sync(0)/clock                                         iocell6             0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
Horiz_sync(0)/fb                                       iocell6         1800   1800   3750  RISE       1
Net_612/main_0                                         macrocell9      5275   7075   3750  RISE       1
Net_612/q                                              macrocell9      3350  10425   3750  RISE       1
\Timer_Line_Begin:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell7   9652  20077  10070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Line_Begin:TimerUDB:sT16:timerdp:u0\/clock          datapathcell7       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Horiz_sync(0)/fb
Path End       : \Timer_Line_Begin:TimerUDB:sT16:timerdp:u1\/cs_addr_2
Capture Clock  : \Timer_Line_Begin:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 10135p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_3:R#2)    41667
- Setup time                                     -11520
----------------------------------------------   ------ 
End-of-path required time (ps)                    30147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20012
-------------------------------------   ----- 
End-of-path arrival time (ps)           20012
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Horiz_sync(0)/clock                                         iocell6             0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
Horiz_sync(0)/fb                                       iocell6         1800   1800   3750  RISE       1
Net_612/main_0                                         macrocell9      5275   7075   3750  RISE       1
Net_612/q                                              macrocell9      3350  10425   3750  RISE       1
\Timer_Line_Begin:TimerUDB:sT16:timerdp:u1\/cs_addr_2  datapathcell8   9586  20012  10135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Line_Begin:TimerUDB:sT16:timerdp:u1\/clock          datapathcell8       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Horiz_sync(0)/fb
Path End       : \Timer_Row:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Timer_Row:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 11249p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_3:R#2)   41667
- Setup time                                     -5090
----------------------------------------------   ----- 
End-of-path required time (ps)                   36577

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25328
-------------------------------------   ----- 
End-of-path arrival time (ps)           25328
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Horiz_sync(0)/clock                                         iocell6             0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
Horiz_sync(0)/fb                                iocell6          1800   1800   3750  RISE       1
Net_612/main_0                                  macrocell9       5275   7075   3750  RISE       1
Net_612/q                                       macrocell9       3350  10425   3750  RISE       1
\Timer_Row:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell11   5192  15618  11249  RISE       1
\Timer_Row:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell11   9710  25328  11249  RISE       1
\Timer_Row:TimerUDB:sT16:timerdp:u1\/ci         datapathcell12      0  25328  11249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Row:TimerUDB:sT16:timerdp:u1\/clock                 datapathcell12      0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Vertical_sync(0)/fb
Path End       : \Counter_First_Row:CounterUDB:sC8:counterdp:u0\/cs_addr_0
Capture Clock  : \Counter_First_Row:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 11775p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_3:R#2)    41667
- Setup time                                     -11530
----------------------------------------------   ------ 
End-of-path required time (ps)                    30137

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18362
-------------------------------------   ----- 
End-of-path arrival time (ps)           18362
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Vertical_sync(0)/clock                                      iocell16            0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
Vertical_sync(0)/fb                                        iocell16        2052   2052  11775  RISE       1
\Counter_First_Row:CounterUDB:reload\/main_0               macrocell17    10711  12763  11775  RISE       1
\Counter_First_Row:CounterUDB:reload\/q                    macrocell17     3350  16113  11775  RISE       1
\Counter_First_Row:CounterUDB:sC8:counterdp:u0\/cs_addr_0  datapathcell1   2249  18362  11775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_First_Row:CounterUDB:sC8:counterdp:u0\/clock      datapathcell1       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Horiz_sync(0)/fb
Path End       : \Timer_Line_End:TimerUDB:sT16:timerdp:u0\/cs_addr_2
Capture Clock  : \Timer_Line_End:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 12495p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_3:R#2)    41667
- Setup time                                     -11520
----------------------------------------------   ------ 
End-of-path required time (ps)                    30147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17651
-------------------------------------   ----- 
End-of-path arrival time (ps)           17651
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Horiz_sync(0)/clock                                         iocell6             0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
Horiz_sync(0)/fb                                     iocell6         1800   1800   3750  RISE       1
Net_612/main_0                                       macrocell9      5275   7075   3750  RISE       1
Net_612/q                                            macrocell9      3350  10425   3750  RISE       1
\Timer_Line_End:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell9   7226  17651  12495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Line_End:TimerUDB:sT16:timerdp:u0\/clock            datapathcell9       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Vertical_sync(0)/fb
Path End       : \Counter_Last_Row:CounterUDB:sC8:counterdp:u0\/cs_addr_0
Capture Clock  : \Counter_Last_Row:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 12598p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_3:R#2)    41667
- Setup time                                     -11530
----------------------------------------------   ------ 
End-of-path required time (ps)                    30137

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17539
-------------------------------------   ----- 
End-of-path arrival time (ps)           17539
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Vertical_sync(0)/clock                                      iocell16            0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
Vertical_sync(0)/fb                                       iocell16        2052   2052  11775  RISE       1
\Counter_Last_Row:CounterUDB:reload\/main_0               macrocell22     9828  11880  12598  RISE       1
\Counter_Last_Row:CounterUDB:reload\/q                    macrocell22     3350  15230  12598  RISE       1
\Counter_Last_Row:CounterUDB:sC8:counterdp:u0\/cs_addr_0  datapathcell2   2309  17539  12598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Last_Row:CounterUDB:sC8:counterdp:u0\/clock       datapathcell2       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Horiz_sync(0)/fb
Path End       : \Timer_Line_End:TimerUDB:sT16:timerdp:u1\/cs_addr_2
Capture Clock  : \Timer_Line_End:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 13778p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_3:R#2)    41667
- Setup time                                     -11520
----------------------------------------------   ------ 
End-of-path required time (ps)                    30147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16369
-------------------------------------   ----- 
End-of-path arrival time (ps)           16369
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Horiz_sync(0)/clock                                         iocell6             0      0  RISE       1

Data path
pin name                                             model name      delay     AT  slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  -----  ----  ------
Horiz_sync(0)/fb                                     iocell6          1800   1800   3750  RISE       1
Net_612/main_0                                       macrocell9       5275   7075   3750  RISE       1
Net_612/q                                            macrocell9       3350  10425   3750  RISE       1
\Timer_Line_End:TimerUDB:sT16:timerdp:u1\/cs_addr_2  datapathcell10   5944  16369  13778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Line_End:TimerUDB:sT16:timerdp:u1\/clock            datapathcell10      0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Horiz_sync(0)/fb
Path End       : \Timer_Row:TimerUDB:sT16:timerdp:u0\/cs_addr_2
Capture Clock  : \Timer_Row:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 14529p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_3:R#2)    41667
- Setup time                                     -11520
----------------------------------------------   ------ 
End-of-path required time (ps)                    30147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15618
-------------------------------------   ----- 
End-of-path arrival time (ps)           15618
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Horiz_sync(0)/clock                                         iocell6             0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
Horiz_sync(0)/fb                                iocell6          1800   1800   3750  RISE       1
Net_612/main_0                                  macrocell9       5275   7075   3750  RISE       1
Net_612/q                                       macrocell9       3350  10425   3750  RISE       1
\Timer_Row:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell11   5192  15618  14529  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Row:TimerUDB:sT16:timerdp:u0\/clock                 datapathcell11      0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Horiz_sync(0)/fb
Path End       : \Timer_Row:TimerUDB:sT16:timerdp:u1\/cs_addr_2
Capture Clock  : \Timer_Row:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 14529p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_3:R#2)    41667
- Setup time                                     -11520
----------------------------------------------   ------ 
End-of-path required time (ps)                    30147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15618
-------------------------------------   ----- 
End-of-path arrival time (ps)           15618
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Horiz_sync(0)/clock                                         iocell6             0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
Horiz_sync(0)/fb                                iocell6          1800   1800   3750  RISE       1
Net_612/main_0                                  macrocell9       5275   7075   3750  RISE       1
Net_612/q                                       macrocell9       3350  10425   3750  RISE       1
\Timer_Row:TimerUDB:sT16:timerdp:u1\/cs_addr_2  datapathcell12   5192  15618  14529  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Row:TimerUDB:sT16:timerdp:u1\/clock                 datapathcell12      0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Horiz_sync(0)/fb
Path End       : \Timer_Line_End:TimerUDB:int_capt_count_1\/main_0
Capture Clock  : \Timer_Line_End:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 16677p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_3:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21480
-------------------------------------   ----- 
End-of-path arrival time (ps)           21480
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Horiz_sync(0)/clock                                         iocell6             0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
Horiz_sync(0)/fb                                   iocell6       1800   1800   3750  RISE       1
Net_612/main_0                                     macrocell9    5275   7075   3750  RISE       1
Net_612/q                                          macrocell9    3350  10425   3750  RISE       1
\Timer_Line_End:TimerUDB:int_capt_count_1\/main_0  macrocell42  11054  21480  16677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Line_End:TimerUDB:int_capt_count_1\/clock_0         macrocell42         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Horiz_sync(0)/fb
Path End       : \Timer_Line_End:TimerUDB:int_capt_count_0\/main_0
Capture Clock  : \Timer_Line_End:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 17567p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_3:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20589
-------------------------------------   ----- 
End-of-path arrival time (ps)           20589
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Horiz_sync(0)/clock                                         iocell6             0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
Horiz_sync(0)/fb                                   iocell6       1800   1800   3750  RISE       1
Net_612/main_0                                     macrocell9    5275   7075   3750  RISE       1
Net_612/q                                          macrocell9    3350  10425   3750  RISE       1
\Timer_Line_End:TimerUDB:int_capt_count_0\/main_0  macrocell41  10164  20589  17567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Line_End:TimerUDB:int_capt_count_0\/clock_0         macrocell41         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Horiz_sync(0)/fb
Path End       : \Timer_Line_Begin:TimerUDB:cntr_load\/main_0
Capture Clock  : \Timer_Line_Begin:TimerUDB:cntr_load\/clock_0
Path slack     : 18900p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_3:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19257
-------------------------------------   ----- 
End-of-path arrival time (ps)           19257
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Horiz_sync(0)/clock                                         iocell6             0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Horiz_sync(0)/fb                              iocell6       1800   1800   3750  RISE       1
Net_612/main_0                                macrocell9    5275   7075   3750  RISE       1
Net_612/q                                     macrocell9    3350  10425   3750  RISE       1
\Timer_Line_Begin:TimerUDB:cntr_load\/main_0  macrocell35   8831  19257  18900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Line_Begin:TimerUDB:cntr_load\/clock_0              macrocell35         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Horiz_sync(0)/fb
Path End       : \Timer_Line_Begin:TimerUDB:tmp_fifo_load\/main_0
Capture Clock  : \Timer_Line_Begin:TimerUDB:tmp_fifo_load\/clock_0
Path slack     : 18900p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_3:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19257
-------------------------------------   ----- 
End-of-path arrival time (ps)           19257
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Horiz_sync(0)/clock                                         iocell6             0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
Horiz_sync(0)/fb                                  iocell6       1800   1800   3750  RISE       1
Net_612/main_0                                    macrocell9    5275   7075   3750  RISE       1
Net_612/q                                         macrocell9    3350  10425   3750  RISE       1
\Timer_Line_Begin:TimerUDB:tmp_fifo_load\/main_0  macrocell38   8831  19257  18900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Line_Begin:TimerUDB:tmp_fifo_load\/clock_0          macrocell38         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Comparator(0)/fb
Path End       : \Timer_Line_Begin:TimerUDB:sCapCount:counter\/enable
Capture Clock  : \Timer_Line_Begin:TimerUDB:sCapCount:counter\/clock
Path slack     : 19976p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_3:R#2)   41667
- Setup time                                     -3340
----------------------------------------------   ----- 
End-of-path required time (ps)                   38327

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18351
-------------------------------------   ----- 
End-of-path arrival time (ps)           18351
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Comparator(0)/clock                                         iocell3             0      0  RISE       1

Data path
pin name                                                model name   delay     AT  slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  -----  ----  ------
Comparator(0)/fb                                        iocell3       2184   2184  19976  RISE       1
\Timer_Line_Begin:TimerUDB:fifo_load_polarized\/main_0  macrocell36   8634  10818  19976  RISE       1
\Timer_Line_Begin:TimerUDB:fifo_load_polarized\/q       macrocell36   3350  14168  19976  RISE       1
\Timer_Line_Begin:TimerUDB:sCapCount:counter\/enable    count7cell    4183  18351  19976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Line_Begin:TimerUDB:sCapCount:counter\/clock        count7cell          0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Comparator(0)/fb
Path End       : \Timer_Line_End:TimerUDB:int_capt_count_1\/main_3
Capture Clock  : \Timer_Line_End:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 20742p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_3:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17414
-------------------------------------   ----- 
End-of-path arrival time (ps)           17414
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Comparator(0)/clock                                         iocell3             0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
Comparator(0)/fb                                   iocell3       2184   2184  19976  RISE       1
\Timer_Line_End:TimerUDB:capt_fifo_load\/main_0    macrocell39   6786   8970  20742  RISE       1
\Timer_Line_End:TimerUDB:capt_fifo_load\/q         macrocell39   3350  12320  20742  RISE       1
\Timer_Line_End:TimerUDB:int_capt_count_1\/main_3  macrocell42   5095  17414  20742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Line_End:TimerUDB:int_capt_count_1\/clock_0         macrocell42         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Horiz_sync(0)/fb
Path End       : \Timer_Line_End:TimerUDB:capt_int_temp\/main_0
Capture Clock  : \Timer_Line_End:TimerUDB:capt_int_temp\/clock_0
Path slack     : 20909p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_3:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17248
-------------------------------------   ----- 
End-of-path arrival time (ps)           17248
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Horiz_sync(0)/clock                                         iocell6             0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
Horiz_sync(0)/fb                                iocell6       1800   1800   3750  RISE       1
Net_612/main_0                                  macrocell9    5275   7075   3750  RISE       1
Net_612/q                                       macrocell9    3350  10425   3750  RISE       1
\Timer_Line_End:TimerUDB:capt_int_temp\/main_0  macrocell40   6822  17248  20909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Line_End:TimerUDB:capt_int_temp\/clock_0            macrocell40         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Horiz_sync(0)/fb
Path End       : \Timer_Line_Begin:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \Timer_Line_Begin:TimerUDB:rstSts:stsreg\/clock
Path slack     : 21075p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_3:R#2)   41667
- Recovery time                                      0
----------------------------------------------   ----- 
End-of-path required time (ps)                   41667

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20592
-------------------------------------   ----- 
End-of-path arrival time (ps)           20592
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Horiz_sync(0)/clock                                         iocell6             0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
Horiz_sync(0)/fb                                 iocell6        1800   1800   3750  RISE       1
Net_612/main_0                                   macrocell9     5275   7075   3750  RISE       1
Net_612/q                                        macrocell9     3350  10425   3750  RISE       1
\Timer_Line_Begin:TimerUDB:rstSts:stsreg\/reset  statusicell5  10166  20592  21075  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Line_Begin:TimerUDB:rstSts:stsreg\/clock            statusicell5        0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Comparator(0)/fb
Path End       : \Timer_Line_End:TimerUDB:int_capt_count_0\/main_3
Capture Clock  : \Timer_Line_End:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 21632p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_3:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16524
-------------------------------------   ----- 
End-of-path arrival time (ps)           16524
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Comparator(0)/clock                                         iocell3             0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
Comparator(0)/fb                                   iocell3       2184   2184  19976  RISE       1
\Timer_Line_End:TimerUDB:capt_fifo_load\/main_0    macrocell39   6786   8970  20742  RISE       1
\Timer_Line_End:TimerUDB:capt_fifo_load\/q         macrocell39   3350  12320  20742  RISE       1
\Timer_Line_End:TimerUDB:int_capt_count_0\/main_3  macrocell41   4205  16524  21632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Line_End:TimerUDB:int_capt_count_0\/clock_0         macrocell41         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Horiz_sync(0)/fb
Path End       : \Timer_Line_Begin:TimerUDB:capt_int_temp\/main_0
Capture Clock  : \Timer_Line_Begin:TimerUDB:capt_int_temp\/clock_0
Path slack     : 22511p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_3:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15645
-------------------------------------   ----- 
End-of-path arrival time (ps)           15645
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Horiz_sync(0)/clock                                         iocell6             0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
Horiz_sync(0)/fb                                  iocell6       1800   1800   3750  RISE       1
Net_612/main_0                                    macrocell9    5275   7075   3750  RISE       1
Net_612/q                                         macrocell9    3350  10425   3750  RISE       1
\Timer_Line_Begin:TimerUDB:capt_int_temp\/main_0  macrocell33   5220  15645  22511  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Line_Begin:TimerUDB:capt_int_temp\/clock_0          macrocell33         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Horiz_sync(0)/fb
Path End       : MODIN7_0/main_0
Capture Clock  : MODIN7_0/clock_0
Path slack     : 22512p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_3:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15645
-------------------------------------   ----- 
End-of-path arrival time (ps)           15645
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Horiz_sync(0)/clock                                         iocell6             0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Horiz_sync(0)/fb  iocell6       1800   1800   3750  RISE       1
Net_612/main_0    macrocell9    5275   7075   3750  RISE       1
Net_612/q         macrocell9    3350  10425   3750  RISE       1
MODIN7_0/main_0   macrocell1    5220  15645  22512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Horiz_sync(0)/fb
Path End       : MODIN7_1/main_0
Capture Clock  : MODIN7_1/clock_0
Path slack     : 22528p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_3:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15628
-------------------------------------   ----- 
End-of-path arrival time (ps)           15628
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Horiz_sync(0)/clock                                         iocell6             0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Horiz_sync(0)/fb  iocell6       1800   1800   3750  RISE       1
Net_612/main_0    macrocell9    5275   7075   3750  RISE       1
Net_612/q         macrocell9    3350  10425   3750  RISE       1
MODIN7_1/main_0   macrocell2    5203  15628  22528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Comparator(0)/fb
Path End       : \Timer_Line_End:TimerUDB:capt_int_temp\/main_3
Capture Clock  : \Timer_Line_End:TimerUDB:capt_int_temp\/clock_0
Path slack     : 22565p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_3:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15591
-------------------------------------   ----- 
End-of-path arrival time (ps)           15591
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Comparator(0)/clock                                         iocell3             0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
Comparator(0)/fb                                 iocell3       2184   2184  19976  RISE       1
\Timer_Line_End:TimerUDB:capt_fifo_load\/main_0  macrocell39   6786   8970  20742  RISE       1
\Timer_Line_End:TimerUDB:capt_fifo_load\/q       macrocell39   3350  12320  20742  RISE       1
\Timer_Line_End:TimerUDB:capt_int_temp\/main_3   macrocell40   3272  15591  22565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Line_End:TimerUDB:capt_int_temp\/clock_0            macrocell40         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Horiz_sync(0)/fb
Path End       : \Timer_Line_Begin:TimerUDB:sCapCount:counter\/reset
Capture Clock  : \Timer_Line_Begin:TimerUDB:sCapCount:counter\/clock
Path slack     : 22617p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_3:R#2)   41667
- Recovery time                                      0
----------------------------------------------   ----- 
End-of-path required time (ps)                   41667

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19049
-------------------------------------   ----- 
End-of-path arrival time (ps)           19049
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Horiz_sync(0)/clock                                         iocell6             0      0  RISE       1

Data path
pin name                                             model name   delay     AT  slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  -----  ----  ------
Horiz_sync(0)/fb                                     iocell6       1800   1800   3750  RISE       1
Net_612/main_0                                       macrocell9    5275   7075   3750  RISE       1
Net_612/q                                            macrocell9    3350  10425   3750  RISE       1
\Timer_Line_Begin:TimerUDB:sCapCount:counter\/reset  count7cell    8624  19049  22617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Line_Begin:TimerUDB:sCapCount:counter\/clock        count7cell          0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 22897p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_IntClock:R#2)   41667
- Setup time                                            -5210
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13560
-------------------------------------   ----- 
End-of-path arrival time (ps)           13560
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/clock                                               iocell12            0      0  RISE       1

Data path
pin name                                model name      delay     AT  slack  edge  Fanout
--------------------------------------  --------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell12         2685   2685  22897  RISE       1
\UART:BUART:rx_postpoll\/main_1         macrocell55      5270   7955  22897  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell55      3350  11305  22897  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell13   2255  13560  22897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell13      0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Vertical_sync(0)/fb
Path End       : \Counter_First_Row:CounterUDB:sSTSReg:rstSts:stsreg\/reset
Capture Clock  : \Counter_First_Row:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 23304p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_3:R#2)   41667
- Recovery time                                      0
----------------------------------------------   ----- 
End-of-path required time (ps)                   41667

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18363
-------------------------------------   ----- 
End-of-path arrival time (ps)           18363
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Vertical_sync(0)/clock                                      iocell16            0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
Vertical_sync(0)/fb                                         iocell16       2052   2052  11775  RISE       1
Net_764/main_0                                              macrocell10    9822  11874  23304  RISE       1
Net_764/q                                                   macrocell10    3350  15224  23304  RISE       1
\Counter_First_Row:CounterUDB:sSTSReg:rstSts:stsreg\/reset  statusicell1   3139  18363  23304  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\Counter_First_Row:CounterUDB:sSTSReg:rstSts:stsreg\/clock  statusicell1        0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Horiz_sync(0)/fb
Path End       : \Timer_Line_End:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \Timer_Line_End:TimerUDB:rstSts:stsreg\/clock
Path slack     : 23447p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_3:R#2)   41667
- Recovery time                                      0
----------------------------------------------   ----- 
End-of-path required time (ps)                   41667

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18219
-------------------------------------   ----- 
End-of-path arrival time (ps)           18219
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Horiz_sync(0)/clock                                         iocell6             0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
Horiz_sync(0)/fb                               iocell6        1800   1800   3750  RISE       1
Net_612/main_0                                 macrocell9     5275   7075   3750  RISE       1
Net_612/q                                      macrocell9     3350  10425   3750  RISE       1
\Timer_Line_End:TimerUDB:rstSts:stsreg\/reset  statusicell6   7794  18219  23447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Line_End:TimerUDB:rstSts:stsreg\/clock              statusicell6        0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Horiz_sync(0)/fb
Path End       : \Timer_Row:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \Timer_Row:TimerUDB:rstSts:stsreg\/clock
Path slack     : 24086p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_3:R#2)   41667
- Setup time                                     -1570
----------------------------------------------   ----- 
End-of-path required time (ps)                   40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16011
-------------------------------------   ----- 
End-of-path arrival time (ps)           16011
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Horiz_sync(0)/clock                                         iocell6             0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
Horiz_sync(0)/fb                             iocell6        1800   1800   3750  RISE       1
\Timer_Row:TimerUDB:capt_fifo_load\/main_0   macrocell44    7310   9110  24086  RISE       1
\Timer_Row:TimerUDB:capt_fifo_load\/q        macrocell44    3350  12460  24086  RISE       1
\Timer_Row:TimerUDB:rstSts:stsreg\/status_1  statusicell7   3551  16011  24086  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Row:TimerUDB:rstSts:stsreg\/clock                   statusicell7        0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Comparator(0)/fb
Path End       : \Timer_Line_End:TimerUDB:sT16:timerdp:u0\/f0_load
Capture Clock  : \Timer_Line_End:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 24114p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_3:R#2)   41667
- Setup time                                     -1930
----------------------------------------------   ----- 
End-of-path required time (ps)                   39737

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15623
-------------------------------------   ----- 
End-of-path arrival time (ps)           15623
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Comparator(0)/clock                                         iocell3             0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
Comparator(0)/fb                                   iocell3         2184   2184  19976  RISE       1
\Timer_Line_End:TimerUDB:capt_fifo_load\/main_0    macrocell39     6786   8970  20742  RISE       1
\Timer_Line_End:TimerUDB:capt_fifo_load\/q         macrocell39     3350  12320  20742  RISE       1
\Timer_Line_End:TimerUDB:sT16:timerdp:u0\/f0_load  datapathcell9   3303  15623  24114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Line_End:TimerUDB:sT16:timerdp:u0\/clock            datapathcell9       0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Comparator(0)/fb
Path End       : \Timer_Line_End:TimerUDB:sT16:timerdp:u1\/f0_load
Capture Clock  : \Timer_Line_End:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 24125p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_3:R#2)   41667
- Setup time                                     -1930
----------------------------------------------   ----- 
End-of-path required time (ps)                   39737

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15611
-------------------------------------   ----- 
End-of-path arrival time (ps)           15611
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Comparator(0)/clock                                         iocell3             0      0  RISE       1

Data path
pin name                                           model name      delay     AT  slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -----  ----  ------
Comparator(0)/fb                                   iocell3          2184   2184  19976  RISE       1
\Timer_Line_End:TimerUDB:capt_fifo_load\/main_0    macrocell39      6786   8970  20742  RISE       1
\Timer_Line_End:TimerUDB:capt_fifo_load\/q         macrocell39      3350  12320  20742  RISE       1
\Timer_Line_End:TimerUDB:sT16:timerdp:u1\/f0_load  datapathcell10   3292  15611  24125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Line_End:TimerUDB:sT16:timerdp:u1\/clock            datapathcell10      0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Vertical_sync(0)/fb
Path End       : \Counter_Last_Row:CounterUDB:sSTSReg:rstSts:stsreg\/reset
Capture Clock  : \Counter_Last_Row:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 24130p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_3:R#2)   41667
- Recovery time                                      0
----------------------------------------------   ----- 
End-of-path required time (ps)                   41667

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17537
-------------------------------------   ----- 
End-of-path arrival time (ps)           17537
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Vertical_sync(0)/clock                                      iocell16            0      0  RISE       1

Data path
pin name                                                   model name    delay     AT  slack  edge  Fanout
---------------------------------------------------------  ------------  -----  -----  -----  ----  ------
Vertical_sync(0)/fb                                        iocell16       2052   2052  11775  RISE       1
Net_764/main_0                                             macrocell10    9822  11874  23304  RISE       1
Net_764/q                                                  macrocell10    3350  15224  23304  RISE       1
\Counter_Last_Row:CounterUDB:sSTSReg:rstSts:stsreg\/reset  statusicell2   2313  17537  24130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Last_Row:CounterUDB:sSTSReg:rstSts:stsreg\/clock  statusicell2        0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Horiz_sync(0)/fb
Path End       : \Timer_Row:TimerUDB:sT16:timerdp:u0\/f0_load
Capture Clock  : \Timer_Row:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 24647p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_3:R#2)   41667
- Setup time                                     -1930
----------------------------------------------   ----- 
End-of-path required time (ps)                   39737

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15090
-------------------------------------   ----- 
End-of-path arrival time (ps)           15090
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Horiz_sync(0)/clock                                         iocell6             0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
Horiz_sync(0)/fb                              iocell6          1800   1800   3750  RISE       1
\Timer_Row:TimerUDB:capt_fifo_load\/main_0    macrocell44      7310   9110  24086  RISE       1
\Timer_Row:TimerUDB:capt_fifo_load\/q         macrocell44      3350  12460  24086  RISE       1
\Timer_Row:TimerUDB:sT16:timerdp:u0\/f0_load  datapathcell11   2630  15090  24647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Row:TimerUDB:sT16:timerdp:u0\/clock                 datapathcell11      0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Horiz_sync(0)/fb
Path End       : \Timer_Row:TimerUDB:sT16:timerdp:u1\/f0_load
Capture Clock  : \Timer_Row:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 24650p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_3:R#2)   41667
- Setup time                                     -1930
----------------------------------------------   ----- 
End-of-path required time (ps)                   39737

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15087
-------------------------------------   ----- 
End-of-path arrival time (ps)           15087
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Horiz_sync(0)/clock                                         iocell6             0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
Horiz_sync(0)/fb                              iocell6          1800   1800   3750  RISE       1
\Timer_Row:TimerUDB:capt_fifo_load\/main_0    macrocell44      7310   9110  24086  RISE       1
\Timer_Row:TimerUDB:capt_fifo_load\/q         macrocell44      3350  12460  24086  RISE       1
\Timer_Row:TimerUDB:sT16:timerdp:u1\/f0_load  datapathcell12   2627  15087  24650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Row:TimerUDB:sT16:timerdp:u1\/clock                 datapathcell12      0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Horiz_sync(0)/fb
Path End       : tmp__cydff_2_reg/main_0
Capture Clock  : tmp__cydff_2_reg/clock_0
Path slack     : 25092p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_3:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13065
-------------------------------------   ----- 
End-of-path arrival time (ps)           13065
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Horiz_sync(0)/clock                                         iocell6             0      0  RISE       1

Data path
pin name                 model name   delay     AT  slack  edge  Fanout
-----------------------  -----------  -----  -----  -----  ----  ------
Horiz_sync(0)/fb         iocell6       1800   1800   3750  RISE       1
tmp__cydff_2_reg/main_0  macrocell72  11265  13065  25092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
tmp__cydff_2_reg/clock_0                                   macrocell72         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Horiz_sync(0)/fb
Path End       : \Counter_First_Row:CounterUDB:count_stored_i\/main_0
Capture Clock  : \Counter_First_Row:CounterUDB:count_stored_i\/clock_0
Path slack     : 26020p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_3:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12136
-------------------------------------   ----- 
End-of-path arrival time (ps)           12136
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Horiz_sync(0)/clock                                         iocell6             0      0  RISE       1

Data path
pin name                                              model name   delay     AT  slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -----  ----  ------
Horiz_sync(0)/fb                                      iocell6       1800   1800   3750  RISE       1
\Counter_First_Row:CounterUDB:count_stored_i\/main_0  macrocell15  10336  12136  26020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_First_Row:CounterUDB:count_stored_i\/clock_0      macrocell15         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Horiz_sync(0)/fb
Path End       : \Timer_Row:TimerUDB:capture_last\/main_0
Capture Clock  : \Timer_Row:TimerUDB:capture_last\/clock_0
Path slack     : 26898p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_3:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11258
-------------------------------------   ----- 
End-of-path arrival time (ps)           11258
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Horiz_sync(0)/clock                                         iocell6             0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
Horiz_sync(0)/fb                          iocell6       1800   1800   3750  RISE       1
\Timer_Row:TimerUDB:capture_last\/main_0  macrocell45   9458  11258  26898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Row:TimerUDB:capture_last\/clock_0                  macrocell45         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Horiz_sync(0)/fb
Path End       : \Timer_Row:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \Timer_Row:TimerUDB:rstSts:stsreg\/clock
Path slack     : 27474p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_3:R#2)   41667
- Recovery time                                      0
----------------------------------------------   ----- 
End-of-path required time (ps)                   41667

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14192
-------------------------------------   ----- 
End-of-path arrival time (ps)           14192
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Horiz_sync(0)/clock                                         iocell6             0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
Horiz_sync(0)/fb                          iocell6        1800   1800   3750  RISE       1
Net_612/main_0                            macrocell9     5275   7075   3750  RISE       1
Net_612/q                                 macrocell9     3350  10425   3750  RISE       1
\Timer_Row:TimerUDB:rstSts:stsreg\/reset  statusicell7   3767  14192  27474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Row:TimerUDB:rstSts:stsreg\/clock                   statusicell7        0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Comparator(0)/fb
Path End       : \Timer_Line_Begin:TimerUDB:capture_last\/main_0
Capture Clock  : \Timer_Line_Begin:TimerUDB:capture_last\/clock_0
Path slack     : 28258p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_3:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9899
-------------------------------------   ---- 
End-of-path arrival time (ps)           9899
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Comparator(0)/clock                                         iocell3             0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
Comparator(0)/fb                                 iocell3       2184   2184  19976  RISE       1
\Timer_Line_Begin:TimerUDB:capture_last\/main_0  macrocell34   7715   9899  28258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Line_Begin:TimerUDB:capture_last\/clock_0           macrocell34         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:rx_state_2\/main_8
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 29343p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8813
-------------------------------------   ---- 
End-of-path arrival time (ps)           8813
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/clock                                               iocell12            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                      iocell12      2685   2685  22897  RISE       1
\UART:BUART:rx_state_2\/main_8  macrocell57   6128   8813  29343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:rx_status_3\/main_6
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 29343p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8813
-------------------------------------   ---- 
End-of-path arrival time (ps)           8813
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/clock                                               iocell12            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell12      2685   2685  22897  RISE       1
\UART:BUART:rx_status_3\/main_6  macrocell60   6128   8813  29343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell60         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:rx_state_0\/main_9
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 29632p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8525
-------------------------------------   ---- 
End-of-path arrival time (ps)           8525
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/clock                                               iocell12            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                      iocell12      2685   2685  22897  RISE       1
\UART:BUART:rx_state_0\/main_9  macrocell56   5840   8525  29632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell56         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Pin_button(0)/fb
Path End       : Net_416/main_0
Capture Clock  : Net_416/clock_0
Path slack     : 29933p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#240000 vs. Clock_2:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8223
-------------------------------------   ---- 
End-of-path arrival time (ps)           8223
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Pin_button(0)/clock                                         iocell9             0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Pin_button(0)/fb  iocell9       2234   2234  29933  RISE       1
Net_416/main_0    macrocell5    5989   8223  29933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_416/clock_0                                            macrocell5          0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:pollcount_0\/main_2
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 30201p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7955
-------------------------------------   ---- 
End-of-path arrival time (ps)           7955
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/clock                                               iocell12            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell12      2685   2685  22897  RISE       1
\UART:BUART:pollcount_0\/main_2  macrocell48   5270   7955  30201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell48         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:rx_last\/main_0
Capture Clock  : \UART:BUART:rx_last\/clock_0
Path slack     : 30201p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7955
-------------------------------------   ---- 
End-of-path arrival time (ps)           7955
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/clock                                               iocell12            0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                   iocell12      2685   2685  22897  RISE       1
\UART:BUART:rx_last\/main_0  macrocell53   5270   7955  30201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell53         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:pollcount_1\/main_3
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 30213p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7944
-------------------------------------   ---- 
End-of-path arrival time (ps)           7944
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/clock                                               iocell12            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell12      2685   2685  22897  RISE       1
\UART:BUART:pollcount_1\/main_3  macrocell49   5259   7944  30213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Hall_sensor(0)/fb
Path End       : Net_301/main_0
Capture Clock  : Net_301/clock_0
Path slack     : 31319p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_1:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6838
-------------------------------------   ---- 
End-of-path arrival time (ps)           6838
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Hall_sensor(0)/clock                                        iocell4             0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Hall_sensor(0)/fb  iocell4       1903   1903  31319  RISE       1
Net_301/main_0     macrocell4    4935   6838  31319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_301/clock_0                                            macrocell4          0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Line_Begin:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_Line_Begin:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \Timer_Line_Begin:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 63178p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)    83333
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                  71813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8636
-------------------------------------   ---- 
End-of-path arrival time (ps)           8636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Line_Begin:TimerUDB:sT16:timerdp:u0\/clock          datapathcell7       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_Line_Begin:TimerUDB:sT16:timerdp:u0\/z0         datapathcell7   2320   2320  59898  RISE       1
\Timer_Line_Begin:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell8      0   2320  59898  RISE       1
\Timer_Line_Begin:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell8   2960   5280  59898  RISE       1
\Timer_Line_Begin:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell7   3356   8636  63178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Line_Begin:TimerUDB:sT16:timerdp:u0\/clock          datapathcell7       0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Row:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_Row:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \Timer_Row:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 63257p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)    83333
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                  71813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8557
-------------------------------------   ---- 
End-of-path arrival time (ps)           8557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Row:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell7        0      0  RISE       1

Data path
pin name                                                 model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Timer_Row:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell7     2580   2580  60679  RISE       1
\Timer_Row:TimerUDB:sT16:timerdp:u1\/cs_addr_1           datapathcell12   5977   8557  63257  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Row:TimerUDB:sT16:timerdp:u1\/clock                 datapathcell12      0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Row:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_Row:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \Timer_Row:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 63439p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)    83333
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                  71813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8374
-------------------------------------   ---- 
End-of-path arrival time (ps)           8374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Row:TimerUDB:sT16:timerdp:u0\/clock                 datapathcell11      0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\Timer_Row:TimerUDB:sT16:timerdp:u0\/z0         datapathcell11   2320   2320  60318  RISE       1
\Timer_Row:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell12      0   2320  60318  RISE       1
\Timer_Row:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell12   2960   5280  60318  RISE       1
\Timer_Row:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell12   3094   8374  63439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Row:TimerUDB:sT16:timerdp:u1\/clock                 datapathcell12      0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Line_End:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_Line_End:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \Timer_Line_End:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 63443p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)    83333
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                  71813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8371
-------------------------------------   ---- 
End-of-path arrival time (ps)           8371
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Line_End:TimerUDB:sT16:timerdp:u0\/clock            datapathcell9       0      0  RISE       1

Data path
pin name                                             model name      delay     AT  slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Timer_Line_End:TimerUDB:sT16:timerdp:u0\/z0         datapathcell9    2320   2320  60163  RISE       1
\Timer_Line_End:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell10      0   2320  60163  RISE       1
\Timer_Line_End:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell10   2960   5280  60163  RISE       1
\Timer_Line_End:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell10   3091   8371  63443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Line_End:TimerUDB:sT16:timerdp:u1\/clock            datapathcell10      0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Line_End:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_Line_End:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \Timer_Line_End:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 63443p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)    83333
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                  71813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8370
-------------------------------------   ---- 
End-of-path arrival time (ps)           8370
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Line_End:TimerUDB:sT16:timerdp:u0\/clock            datapathcell9       0      0  RISE       1

Data path
pin name                                             model name      delay     AT  slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Timer_Line_End:TimerUDB:sT16:timerdp:u0\/z0         datapathcell9    2320   2320  60163  RISE       1
\Timer_Line_End:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell10      0   2320  60163  RISE       1
\Timer_Line_End:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell10   2960   5280  60163  RISE       1
\Timer_Line_End:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell9    3090   8370  63443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Line_End:TimerUDB:sT16:timerdp:u0\/clock            datapathcell9       0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Row:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_Row:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \Timer_Row:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 63598p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)    83333
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                  71813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8215
-------------------------------------   ---- 
End-of-path arrival time (ps)           8215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Row:TimerUDB:sT16:timerdp:u0\/clock                 datapathcell11      0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\Timer_Row:TimerUDB:sT16:timerdp:u0\/z0         datapathcell11   2320   2320  60318  RISE       1
\Timer_Row:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell12      0   2320  60318  RISE       1
\Timer_Row:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell12   2960   5280  60318  RISE       1
\Timer_Row:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell11   2935   8215  63598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Row:TimerUDB:sT16:timerdp:u0\/clock                 datapathcell11      0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Line_Begin:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_Line_Begin:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \Timer_Line_Begin:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 63767p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)    83333
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                  71813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8046
-------------------------------------   ---- 
End-of-path arrival time (ps)           8046
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\Timer_Line_Begin:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell5        0      0  RISE       1

Data path
pin name                                                        model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_Line_Begin:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5    2580   2580  60487  RISE       1
\Timer_Line_Begin:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell7   5466   8046  63767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Line_Begin:TimerUDB:sT16:timerdp:u0\/clock          datapathcell7       0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Row:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_Row:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \Timer_Row:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 63959p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)    83333
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                  71813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7854
-------------------------------------   ---- 
End-of-path arrival time (ps)           7854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Row:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell7        0      0  RISE       1

Data path
pin name                                                 model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Timer_Row:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell7     2580   2580  60679  RISE       1
\Timer_Row:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell11   5274   7854  63959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Row:TimerUDB:sT16:timerdp:u0\/clock                 datapathcell11      0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Line_Begin:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_Line_Begin:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer_Line_Begin:TimerUDB:rstSts:stsreg\/clock
Path slack     : 63990p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 81763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17773
-------------------------------------   ----- 
End-of-path arrival time (ps)           17773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Line_Begin:TimerUDB:sT16:timerdp:u0\/clock          datapathcell7       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_Line_Begin:TimerUDB:sT16:timerdp:u0\/z0       datapathcell7   2320   2320  59898  RISE       1
\Timer_Line_Begin:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell8      0   2320  59898  RISE       1
\Timer_Line_Begin:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell8   2960   5280  59898  RISE       1
\Timer_Line_Begin:TimerUDB:status_tc\/main_1         macrocell37     3368   8648  63990  RISE       1
\Timer_Line_Begin:TimerUDB:status_tc\/q              macrocell37     3350  11998  63990  RISE       1
\Timer_Line_Begin:TimerUDB:rstSts:stsreg\/status_0   statusicell5    5775  17773  63990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Line_Begin:TimerUDB:rstSts:stsreg\/clock            statusicell5        0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Line_Begin:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_Line_Begin:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \Timer_Line_Begin:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 64231p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)    83333
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                  71813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7582
-------------------------------------   ---- 
End-of-path arrival time (ps)           7582
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Line_Begin:TimerUDB:sT16:timerdp:u0\/clock          datapathcell7       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_Line_Begin:TimerUDB:sT16:timerdp:u0\/z0         datapathcell7   2320   2320  59898  RISE       1
\Timer_Line_Begin:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell8      0   2320  59898  RISE       1
\Timer_Line_Begin:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell8   2960   5280  59898  RISE       1
\Timer_Line_Begin:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell8   2302   7582  64231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Line_Begin:TimerUDB:sT16:timerdp:u1\/clock          datapathcell8       0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Line_Begin:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_Line_Begin:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \Timer_Line_Begin:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 64819p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)    83333
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                  71813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6994
-------------------------------------   ---- 
End-of-path arrival time (ps)           6994
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\Timer_Line_Begin:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell5        0      0  RISE       1

Data path
pin name                                                        model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_Line_Begin:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5    2580   2580  60487  RISE       1
\Timer_Line_Begin:TimerUDB:sT16:timerdp:u1\/cs_addr_1           datapathcell8   4414   6994  64819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Line_Begin:TimerUDB:sT16:timerdp:u1\/clock          datapathcell8       0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Line_End:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_Line_End:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \Timer_Line_End:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 65496p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)    83333
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                  71813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6318
-------------------------------------   ---- 
End-of-path arrival time (ps)           6318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Line_End:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell6        0      0  RISE       1

Data path
pin name                                                      model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_Line_End:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell6    2580   2580  62216  RISE       1
\Timer_Line_End:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell9   3738   6318  65496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Line_End:TimerUDB:sT16:timerdp:u0\/clock            datapathcell9       0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Line_End:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_Line_End:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \Timer_Line_End:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 65500p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)    83333
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                  71813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6313
-------------------------------------   ---- 
End-of-path arrival time (ps)           6313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Line_End:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell6        0      0  RISE       1

Data path
pin name                                                      model name      delay     AT  slack  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Timer_Line_End:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell6     2580   2580  62216  RISE       1
\Timer_Line_End:TimerUDB:sT16:timerdp:u1\/cs_addr_1           datapathcell10   3733   6313  65500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Line_End:TimerUDB:sT16:timerdp:u1\/clock            datapathcell10      0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Last_Row:CounterUDB:sC8:counterdp:u0\/ce0_comb
Path End       : \Counter_Last_Row:CounterUDB:sSTSReg:rstSts:stsreg\/status_2
Capture Clock  : \Counter_Last_Row:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 65629p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 81763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16134
-------------------------------------   ----- 
End-of-path arrival time (ps)           16134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Last_Row:CounterUDB:sC8:counterdp:u0\/clock       datapathcell2       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Counter_Last_Row:CounterUDB:sC8:counterdp:u0\/ce0_comb       datapathcell2   5060   5060  58792  RISE       1
\Counter_Last_Row:CounterUDB:status_2\/main_0                 macrocell24     3358   8418  65629  RISE       1
\Counter_Last_Row:CounterUDB:status_2\/q                      macrocell24     3350  11768  65629  RISE       1
\Counter_Last_Row:CounterUDB:sSTSReg:rstSts:stsreg\/status_2  statusicell2    4366  16134  65629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Last_Row:CounterUDB:sSTSReg:rstSts:stsreg\/clock  statusicell2        0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Row:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_Row:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer_Row:TimerUDB:rstSts:stsreg\/clock
Path slack     : 66913p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 81763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14850
-------------------------------------   ----- 
End-of-path arrival time (ps)           14850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Row:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell7        0      0  RISE       1

Data path
pin name                                                 model name    delay     AT  slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Timer_Row:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell7   2580   2580  60679  RISE       1
\Timer_Row:TimerUDB:status_tc\/main_0                    macrocell46    5982   8562  66913  RISE       1
\Timer_Row:TimerUDB:status_tc\/q                         macrocell46    3350  11912  66913  RISE       1
\Timer_Row:TimerUDB:rstSts:stsreg\/status_0              statusicell7   2938  14850  66913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Row:TimerUDB:rstSts:stsreg\/clock                   statusicell7        0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Line_End:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_Line_End:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer_Line_End:TimerUDB:rstSts:stsreg\/clock
Path slack     : 67861p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 81763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13902
-------------------------------------   ----- 
End-of-path arrival time (ps)           13902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Line_End:TimerUDB:sT16:timerdp:u0\/clock            datapathcell9       0      0  RISE       1

Data path
pin name                                           model name      delay     AT  slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Timer_Line_End:TimerUDB:sT16:timerdp:u0\/z0       datapathcell9    2320   2320  60163  RISE       1
\Timer_Line_End:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell10      0   2320  60163  RISE       1
\Timer_Line_End:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell10   2960   5280  60163  RISE       1
\Timer_Line_End:TimerUDB:status_tc\/main_1         macrocell43      2972   8252  67861  RISE       1
\Timer_Line_End:TimerUDB:status_tc\/q              macrocell43      3350  11602  67861  RISE       1
\Timer_Line_End:TimerUDB:rstSts:stsreg\/status_0   statusicell6     2300  13902  67861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Line_End:TimerUDB:rstSts:stsreg\/clock              statusicell6        0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_First_Row:CounterUDB:sC8:counterdp:u0\/ce1_comb
Path End       : \Counter_First_Row:CounterUDB:sSTSReg:rstSts:stsreg\/status_0
Capture Clock  : \Counter_First_Row:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 68420p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 81763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13344
-------------------------------------   ----- 
End-of-path arrival time (ps)           13344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_First_Row:CounterUDB:sC8:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Counter_First_Row:CounterUDB:sC8:counterdp:u0\/ce1_comb       datapathcell1   5030   5030  68420  RISE       1
\Counter_First_Row:CounterUDB:status_0\/main_0                 macrocell18     2713   7743  68420  RISE       1
\Counter_First_Row:CounterUDB:status_0\/q                      macrocell18     3350  11093  68420  RISE       1
\Counter_First_Row:CounterUDB:sSTSReg:rstSts:stsreg\/status_0  statusicell1    2251  13344  68420  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\Counter_First_Row:CounterUDB:sSTSReg:rstSts:stsreg\/clock  statusicell1        0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Last_Row:CounterUDB:sC8:counterdp:u0\/ce1_comb
Path End       : \Counter_Last_Row:CounterUDB:sSTSReg:rstSts:stsreg\/status_0
Capture Clock  : \Counter_Last_Row:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 68447p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 81763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13316
-------------------------------------   ----- 
End-of-path arrival time (ps)           13316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Last_Row:CounterUDB:sC8:counterdp:u0\/clock       datapathcell2       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Counter_Last_Row:CounterUDB:sC8:counterdp:u0\/ce1_comb       datapathcell2   5030   5030  68447  RISE       1
\Counter_Last_Row:CounterUDB:status_0\/main_0                 macrocell23     2612   7642  68447  RISE       1
\Counter_Last_Row:CounterUDB:status_0\/q                      macrocell23     3350  10992  68447  RISE       1
\Counter_Last_Row:CounterUDB:sSTSReg:rstSts:stsreg\/status_0  statusicell2    2324  13316  68447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Last_Row:CounterUDB:sSTSReg:rstSts:stsreg\/clock  statusicell2        0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_First_Row:CounterUDB:sC8:counterdp:u0\/ce0_comb
Path End       : \Counter_First_Row:CounterUDB:sSTSReg:rstSts:stsreg\/status_2
Capture Clock  : \Counter_First_Row:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 68538p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 81763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13225
-------------------------------------   ----- 
End-of-path arrival time (ps)           13225
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_First_Row:CounterUDB:sC8:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Counter_First_Row:CounterUDB:sC8:counterdp:u0\/ce0_comb       datapathcell1   5060   5060  58585  RISE       1
\Counter_First_Row:CounterUDB:status_2\/main_0                 macrocell19     2559   7619  68538  RISE       1
\Counter_First_Row:CounterUDB:status_2\/q                      macrocell19     3350  10969  68538  RISE       1
\Counter_First_Row:CounterUDB:sSTSReg:rstSts:stsreg\/status_2  statusicell1    2256  13225  68538  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\Counter_First_Row:CounterUDB:sSTSReg:rstSts:stsreg\/clock  statusicell1        0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_839/q
Path End       : \Timer_Row:TimerUDB:capture_last\/main_1
Capture Clock  : \Timer_Row:TimerUDB:capture_last\/clock_0
Path slack     : 69836p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9988
-------------------------------------   ---- 
End-of-path arrival time (ps)           9988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_839/clock_0                                            macrocell12         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_839/q                                 macrocell12   1250   1250  61966  RISE       1
\Timer_Row:TimerUDB:capture_last\/main_1  macrocell45   8738   9988  69836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Row:TimerUDB:capture_last\/clock_0                  macrocell45         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Line_Begin:TimerUDB:tmp_fifo_load\/q
Path End       : \Timer_Line_Begin:TimerUDB:capt_int_temp\/main_1
Capture Clock  : \Timer_Line_Begin:TimerUDB:capt_int_temp\/clock_0
Path slack     : 70254p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9569
-------------------------------------   ---- 
End-of-path arrival time (ps)           9569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Line_Begin:TimerUDB:tmp_fifo_load\/clock_0          macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer_Line_Begin:TimerUDB:tmp_fifo_load\/q       macrocell38   1250   1250  70254  RISE       1
\Timer_Line_Begin:TimerUDB:capt_int_temp\/main_1  macrocell33   8319   9569  70254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Line_Begin:TimerUDB:capt_int_temp\/clock_0          macrocell33         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_840/q
Path End       : \Timer_Row:TimerUDB:capture_last\/main_2
Capture Clock  : \Timer_Row:TimerUDB:capture_last\/clock_0
Path slack     : 70651p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9172
-------------------------------------   ---- 
End-of-path arrival time (ps)           9172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_840/clock_0                                            macrocell13         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_840/q                                 macrocell13   1250   1250  62219  RISE       1
\Timer_Row:TimerUDB:capture_last\/main_2  macrocell45   7922   9172  70651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Row:TimerUDB:capture_last\/clock_0                  macrocell45         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Line_Begin:TimerUDB:tmp_fifo_load\/q
Path End       : MODIN7_1/main_1
Capture Clock  : MODIN7_1/clock_0
Path slack     : 70812p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9012
-------------------------------------   ---- 
End-of-path arrival time (ps)           9012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Line_Begin:TimerUDB:tmp_fifo_load\/clock_0          macrocell38         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer_Line_Begin:TimerUDB:tmp_fifo_load\/q  macrocell38   1250   1250  70254  RISE       1
MODIN7_1/main_1                              macrocell2    7762   9012  70812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Line_Begin:TimerUDB:tmp_fifo_load\/q
Path End       : MODIN7_0/main_1
Capture Clock  : MODIN7_0/clock_0
Path slack     : 71263p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8560
-------------------------------------   ---- 
End-of-path arrival time (ps)           8560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Line_Begin:TimerUDB:tmp_fifo_load\/clock_0          macrocell38         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer_Line_Begin:TimerUDB:tmp_fifo_load\/q  macrocell38   1250   1250  70254  RISE       1
MODIN7_0/main_1                              macrocell1    7310   8560  71263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Last_Row:CounterUDB:sC8:counterdp:u0\/ce0_comb
Path End       : \Counter_Last_Row:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \Counter_Last_Row:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 71417p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8406
-------------------------------------   ---- 
End-of-path arrival time (ps)           8406
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Last_Row:CounterUDB:sC8:counterdp:u0\/clock       datapathcell2       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Counter_Last_Row:CounterUDB:sC8:counterdp:u0\/ce0_comb  datapathcell2   5060   5060  58792  RISE       1
\Counter_Last_Row:CounterUDB:overflow_reg_i\/main_0      macrocell21     3346   8406  71417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Last_Row:CounterUDB:overflow_reg_i\/clock_0       macrocell21         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_First_Row:CounterUDB:sC8:counterdp:u0\/ce1_comb
Path End       : Net_840/main_0
Capture Clock  : Net_840/clock_0
Path slack     : 72105p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7718
-------------------------------------   ---- 
End-of-path arrival time (ps)           7718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_First_Row:CounterUDB:sC8:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Counter_First_Row:CounterUDB:sC8:counterdp:u0\/ce1_comb  datapathcell1   5030   5030  68420  RISE       1
Net_840/main_0                                            macrocell13     2688   7718  72105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_840/clock_0                                            macrocell13         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Last_Row:CounterUDB:sC8:counterdp:u0\/ce1_comb
Path End       : Net_839/main_0
Capture Clock  : Net_839/clock_0
Path slack     : 72175p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7648
-------------------------------------   ---- 
End-of-path arrival time (ps)           7648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Last_Row:CounterUDB:sC8:counterdp:u0\/clock       datapathcell2       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Counter_Last_Row:CounterUDB:sC8:counterdp:u0\/ce1_comb  datapathcell2   5030   5030  68447  RISE       1
Net_839/main_0                                           macrocell12     2618   7648  72175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_839/clock_0                                            macrocell12         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_First_Row:CounterUDB:sC8:counterdp:u0\/ce0_comb
Path End       : \Counter_First_Row:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \Counter_First_Row:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 72213p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7610
-------------------------------------   ---- 
End-of-path arrival time (ps)           7610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_First_Row:CounterUDB:sC8:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Counter_First_Row:CounterUDB:sC8:counterdp:u0\/ce0_comb  datapathcell1   5060   5060  58585  RISE       1
\Counter_First_Row:CounterUDB:overflow_reg_i\/main_0      macrocell16     2550   7610  72213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_First_Row:CounterUDB:overflow_reg_i\/clock_0      macrocell16         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Line_Begin:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : MODIN7_1/main_5
Capture Clock  : MODIN7_1/clock_0
Path slack     : 72342p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7482
-------------------------------------   ---- 
End-of-path arrival time (ps)           7482
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\Timer_Line_Begin:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell5        0      0  RISE       1

Data path
pin name                                                        model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Timer_Line_Begin:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell5   2580   2580  72342  RISE       1
MODIN7_1/main_5                                                 macrocell2     4902   7482  72342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Line_Begin:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \Timer_Line_Begin:TimerUDB:capt_int_temp\/main_5
Capture Clock  : \Timer_Line_Begin:TimerUDB:capt_int_temp\/clock_0
Path slack     : 72344p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7479
-------------------------------------   ---- 
End-of-path arrival time (ps)           7479
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\Timer_Line_Begin:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell5        0      0  RISE       1

Data path
pin name                                                        model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Timer_Line_Begin:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell5   2580   2580  72342  RISE       1
\Timer_Line_Begin:TimerUDB:capt_int_temp\/main_5                macrocell33    4899   7479  72344  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Line_Begin:TimerUDB:capt_int_temp\/clock_0          macrocell33         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Line_Begin:TimerUDB:tmp_fifo_load\/q
Path End       : \Timer_Line_Begin:TimerUDB:sT16:timerdp:u0\/f0_load
Capture Clock  : \Timer_Line_Begin:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 72574p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -1930
--------------------------------------------   ----- 
End-of-path required time (ps)                 81403

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8829
-------------------------------------   ---- 
End-of-path arrival time (ps)           8829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Line_Begin:TimerUDB:tmp_fifo_load\/clock_0          macrocell38         0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_Line_Begin:TimerUDB:tmp_fifo_load\/q          macrocell38     1250   1250  70254  RISE       1
\Timer_Line_Begin:TimerUDB:sT16:timerdp:u0\/f0_load  datapathcell7   7579   8829  72574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Line_Begin:TimerUDB:sT16:timerdp:u0\/clock          datapathcell7       0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Line_Begin:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : MODIN7_1/main_4
Capture Clock  : MODIN7_1/clock_0
Path slack     : 72619p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7204
-------------------------------------   ---- 
End-of-path arrival time (ps)           7204
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\Timer_Line_Begin:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell5        0      0  RISE       1

Data path
pin name                                                        model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Timer_Line_Begin:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell5   2580   2580  72619  RISE       1
MODIN7_1/main_4                                                 macrocell2     4624   7204  72619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_839/q
Path End       : \Timer_Line_Begin:TimerUDB:capture_last\/main_1
Capture Clock  : \Timer_Line_Begin:TimerUDB:capture_last\/clock_0
Path slack     : 72809p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7014
-------------------------------------   ---- 
End-of-path arrival time (ps)           7014
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_839/clock_0                                            macrocell12         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_839/q                                        macrocell12   1250   1250  61966  RISE       1
\Timer_Line_Begin:TimerUDB:capture_last\/main_1  macrocell34   5764   7014  72809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Line_Begin:TimerUDB:capture_last\/clock_0           macrocell34         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_840/q
Path End       : \Timer_Line_Begin:TimerUDB:capture_last\/main_2
Capture Clock  : \Timer_Line_Begin:TimerUDB:capture_last\/clock_0
Path slack     : 72847p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6976
-------------------------------------   ---- 
End-of-path arrival time (ps)           6976
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_840/clock_0                                            macrocell13         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_840/q                                        macrocell13   1250   1250  62219  RISE       1
\Timer_Line_Begin:TimerUDB:capture_last\/main_2  macrocell34   5726   6976  72847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Line_Begin:TimerUDB:capture_last\/clock_0           macrocell34         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Line_Begin:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : MODIN7_0/main_5
Capture Clock  : MODIN7_0/clock_0
Path slack     : 73028p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6795
-------------------------------------   ---- 
End-of-path arrival time (ps)           6795
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\Timer_Line_Begin:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell5        0      0  RISE       1

Data path
pin name                                                        model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Timer_Line_Begin:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell5   2580   2580  72342  RISE       1
MODIN7_0/main_5                                                 macrocell1     4215   6795  73028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Line_Begin:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \Timer_Line_Begin:TimerUDB:capt_int_temp\/main_4
Capture Clock  : \Timer_Line_Begin:TimerUDB:capt_int_temp\/clock_0
Path slack     : 73185p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6638
-------------------------------------   ---- 
End-of-path arrival time (ps)           6638
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\Timer_Line_Begin:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell5        0      0  RISE       1

Data path
pin name                                                        model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Timer_Line_Begin:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell5   2580   2580  72619  RISE       1
\Timer_Line_Begin:TimerUDB:capt_int_temp\/main_4                macrocell33    4058   6638  73185  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Line_Begin:TimerUDB:capt_int_temp\/clock_0          macrocell33         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Line_Begin:TimerUDB:tmp_fifo_load\/q
Path End       : \Timer_Line_Begin:TimerUDB:sT16:timerdp:u1\/f0_load
Capture Clock  : \Timer_Line_Begin:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 73456p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -1930
--------------------------------------------   ----- 
End-of-path required time (ps)                 81403

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7947
-------------------------------------   ---- 
End-of-path arrival time (ps)           7947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Line_Begin:TimerUDB:tmp_fifo_load\/clock_0          macrocell38         0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_Line_Begin:TimerUDB:tmp_fifo_load\/q          macrocell38     1250   1250  70254  RISE       1
\Timer_Line_Begin:TimerUDB:sT16:timerdp:u1\/f0_load  datapathcell8   6697   7947  73456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Line_Begin:TimerUDB:sT16:timerdp:u1\/clock          datapathcell8       0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Line_Begin:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : MODIN7_0/main_4
Capture Clock  : MODIN7_0/clock_0
Path slack     : 73588p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6236
-------------------------------------   ---- 
End-of-path arrival time (ps)           6236
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\Timer_Line_Begin:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell5        0      0  RISE       1

Data path
pin name                                                        model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Timer_Line_Begin:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell5   2580   2580  72619  RISE       1
MODIN7_0/main_4                                                 macrocell1     3656   6236  73588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Last_Row:CounterUDB:sC8:counterdp:u0\/z0_comb
Path End       : \Counter_Last_Row:CounterUDB:sSTSReg:rstSts:stsreg\/status_1
Capture Clock  : \Counter_Last_Row:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 73740p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 81763

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8023
-------------------------------------   ---- 
End-of-path arrival time (ps)           8023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Last_Row:CounterUDB:sC8:counterdp:u0\/clock       datapathcell2       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Counter_Last_Row:CounterUDB:sC8:counterdp:u0\/z0_comb        datapathcell2   3850   3850  73740  RISE       1
\Counter_Last_Row:CounterUDB:sSTSReg:rstSts:stsreg\/status_1  statusicell2    4173   8023  73740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Last_Row:CounterUDB:sSTSReg:rstSts:stsreg\/clock  statusicell2        0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_First_Row:CounterUDB:sC8:counterdp:u0\/z0_comb
Path End       : \Counter_First_Row:CounterUDB:sSTSReg:rstSts:stsreg\/status_1
Capture Clock  : \Counter_First_Row:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 73931p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 81763

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7833
-------------------------------------   ---- 
End-of-path arrival time (ps)           7833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_First_Row:CounterUDB:sC8:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Counter_First_Row:CounterUDB:sC8:counterdp:u0\/z0_comb        datapathcell1   3850   3850  73931  RISE       1
\Counter_First_Row:CounterUDB:sSTSReg:rstSts:stsreg\/status_1  statusicell1    3983   7833  73931  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\Counter_First_Row:CounterUDB:sSTSReg:rstSts:stsreg\/clock  statusicell1        0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Line_End:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \Timer_Line_End:TimerUDB:int_capt_count_1\/main_2
Capture Clock  : \Timer_Line_End:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 74030p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5793
-------------------------------------   ---- 
End-of-path arrival time (ps)           5793
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Line_End:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell6        0      0  RISE       1

Data path
pin name                                                      model name    delay     AT  slack  edge  Fanout
------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Timer_Line_End:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell6   2580   2580  74030  RISE       1
\Timer_Line_End:TimerUDB:int_capt_count_1\/main_2             macrocell42    3213   5793  74030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Line_End:TimerUDB:int_capt_count_1\/clock_0         macrocell42         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Line_End:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \Timer_Line_End:TimerUDB:int_capt_count_1\/main_1
Capture Clock  : \Timer_Line_End:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 74031p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5792
-------------------------------------   ---- 
End-of-path arrival time (ps)           5792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Line_End:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell6        0      0  RISE       1

Data path
pin name                                                      model name    delay     AT  slack  edge  Fanout
------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Timer_Line_End:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell6   2580   2580  74031  RISE       1
\Timer_Line_End:TimerUDB:int_capt_count_1\/main_1             macrocell42    3212   5792  74031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Line_End:TimerUDB:int_capt_count_1\/clock_0         macrocell42         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Line_End:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \Timer_Line_End:TimerUDB:capt_int_temp\/main_2
Capture Clock  : \Timer_Line_End:TimerUDB:capt_int_temp\/clock_0
Path slack     : 74040p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5783
-------------------------------------   ---- 
End-of-path arrival time (ps)           5783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Line_End:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell6        0      0  RISE       1

Data path
pin name                                                      model name    delay     AT  slack  edge  Fanout
------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Timer_Line_End:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell6   2580   2580  74030  RISE       1
\Timer_Line_End:TimerUDB:capt_int_temp\/main_2                macrocell40    3203   5783  74040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Line_End:TimerUDB:capt_int_temp\/clock_0            macrocell40         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Line_End:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \Timer_Line_End:TimerUDB:capt_int_temp\/main_1
Capture Clock  : \Timer_Line_End:TimerUDB:capt_int_temp\/clock_0
Path slack     : 74042p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5782
-------------------------------------   ---- 
End-of-path arrival time (ps)           5782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Line_End:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell6        0      0  RISE       1

Data path
pin name                                                      model name    delay     AT  slack  edge  Fanout
------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Timer_Line_End:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell6   2580   2580  74031  RISE       1
\Timer_Line_End:TimerUDB:capt_int_temp\/main_1                macrocell40    3202   5782  74042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Line_End:TimerUDB:capt_int_temp\/clock_0            macrocell40         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Line_Begin:TimerUDB:cntr_load\/q
Path End       : \Timer_Line_Begin:TimerUDB:sCapCount:counter\/load
Capture Clock  : \Timer_Line_Begin:TimerUDB:sCapCount:counter\/clock
Path slack     : 74216p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -4220
--------------------------------------------   ----- 
End-of-path required time (ps)                 79113

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4897
-------------------------------------   ---- 
End-of-path arrival time (ps)           4897
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Line_Begin:TimerUDB:cntr_load\/clock_0              macrocell35         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer_Line_Begin:TimerUDB:cntr_load\/q             macrocell35   1250   1250  74216  RISE       1
\Timer_Line_Begin:TimerUDB:sCapCount:counter\/load  count7cell    3647   4897  74216  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Line_Begin:TimerUDB:sCapCount:counter\/clock        count7cell          0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Line_Begin:TimerUDB:cntr_load\/q
Path End       : \Timer_Line_Begin:TimerUDB:tmp_fifo_load\/main_1
Capture Clock  : \Timer_Line_Begin:TimerUDB:tmp_fifo_load\/clock_0
Path slack     : 74352p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5471
-------------------------------------   ---- 
End-of-path arrival time (ps)           5471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Line_Begin:TimerUDB:cntr_load\/clock_0              macrocell35         0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer_Line_Begin:TimerUDB:cntr_load\/q           macrocell35   1250   1250  74216  RISE       1
\Timer_Line_Begin:TimerUDB:tmp_fifo_load\/main_1  macrocell38   4221   5471  74352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Line_Begin:TimerUDB:tmp_fifo_load\/clock_0          macrocell38         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : tmp__cydff_2_reg/q
Path End       : \Counter_First_Row:CounterUDB:count_stored_i\/main_1
Capture Clock  : \Counter_First_Row:CounterUDB:count_stored_i\/clock_0
Path slack     : 74417p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5407
-------------------------------------   ---- 
End-of-path arrival time (ps)           5407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
tmp__cydff_2_reg/clock_0                                   macrocell72         0      0  RISE       1

Data path
pin name                                              model name   delay     AT  slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -----  ----  ------
tmp__cydff_2_reg/q                                    macrocell72   1250   1250  43831  RISE       1
\Counter_First_Row:CounterUDB:count_stored_i\/main_1  macrocell15   4157   5407  74417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_First_Row:CounterUDB:count_stored_i\/clock_0      macrocell15         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Line_End:TimerUDB:int_capt_count_1\/q
Path End       : \Timer_Line_End:TimerUDB:capt_int_temp\/main_4
Capture Clock  : \Timer_Line_End:TimerUDB:capt_int_temp\/clock_0
Path slack     : 74512p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5312
-------------------------------------   ---- 
End-of-path arrival time (ps)           5312
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Line_End:TimerUDB:int_capt_count_1\/clock_0         macrocell42         0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer_Line_End:TimerUDB:int_capt_count_1\/q    macrocell42   1250   1250  74512  RISE       1
\Timer_Line_End:TimerUDB:capt_int_temp\/main_4  macrocell40   4062   5312  74512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Line_End:TimerUDB:capt_int_temp\/clock_0            macrocell40         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Line_End:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \Timer_Line_End:TimerUDB:int_capt_count_0\/main_2
Capture Clock  : \Timer_Line_End:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 74922p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4901
-------------------------------------   ---- 
End-of-path arrival time (ps)           4901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Line_End:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell6        0      0  RISE       1

Data path
pin name                                                      model name    delay     AT  slack  edge  Fanout
------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Timer_Line_End:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell6   2580   2580  74030  RISE       1
\Timer_Line_End:TimerUDB:int_capt_count_0\/main_2             macrocell41    2321   4901  74922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Line_End:TimerUDB:int_capt_count_0\/clock_0         macrocell41         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Line_End:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \Timer_Line_End:TimerUDB:int_capt_count_0\/main_1
Capture Clock  : \Timer_Line_End:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 74923p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4900
-------------------------------------   ---- 
End-of-path arrival time (ps)           4900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Line_End:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell6        0      0  RISE       1

Data path
pin name                                                      model name    delay     AT  slack  edge  Fanout
------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Timer_Line_End:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell6   2580   2580  74031  RISE       1
\Timer_Line_End:TimerUDB:int_capt_count_0\/main_1             macrocell41    2320   4900  74923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Line_End:TimerUDB:int_capt_count_0\/clock_0         macrocell41         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Line_End:TimerUDB:int_capt_count_0\/q
Path End       : \Timer_Line_End:TimerUDB:int_capt_count_1\/main_5
Capture Clock  : \Timer_Line_End:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 75043p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4780
-------------------------------------   ---- 
End-of-path arrival time (ps)           4780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Line_End:TimerUDB:int_capt_count_0\/clock_0         macrocell41         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer_Line_End:TimerUDB:int_capt_count_0\/q       macrocell41   1250   1250  75043  RISE       1
\Timer_Line_End:TimerUDB:int_capt_count_1\/main_5  macrocell42   3530   4780  75043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Line_End:TimerUDB:int_capt_count_1\/clock_0         macrocell42         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Line_End:TimerUDB:int_capt_count_0\/q
Path End       : \Timer_Line_End:TimerUDB:capt_int_temp\/main_5
Capture Clock  : \Timer_Line_End:TimerUDB:capt_int_temp\/clock_0
Path slack     : 75147p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4676
-------------------------------------   ---- 
End-of-path arrival time (ps)           4676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Line_End:TimerUDB:int_capt_count_0\/clock_0         macrocell41         0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer_Line_End:TimerUDB:int_capt_count_0\/q    macrocell41   1250   1250  75043  RISE       1
\Timer_Line_End:TimerUDB:capt_int_temp\/main_5  macrocell40   3426   4676  75147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Line_End:TimerUDB:capt_int_temp\/clock_0            macrocell40         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Line_End:TimerUDB:int_capt_count_1\/q
Path End       : \Timer_Line_End:TimerUDB:int_capt_count_0\/main_4
Capture Clock  : \Timer_Line_End:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 75153p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4671
-------------------------------------   ---- 
End-of-path arrival time (ps)           4671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Line_End:TimerUDB:int_capt_count_1\/clock_0         macrocell42         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer_Line_End:TimerUDB:int_capt_count_1\/q       macrocell42   1250   1250  74512  RISE       1
\Timer_Line_End:TimerUDB:int_capt_count_0\/main_4  macrocell41   3421   4671  75153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Line_End:TimerUDB:int_capt_count_0\/clock_0         macrocell41         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Line_Begin:TimerUDB:sCapCount:counter\/count_4
Path End       : \Timer_Line_Begin:TimerUDB:cntr_load\/main_3
Capture Clock  : \Timer_Line_Begin:TimerUDB:cntr_load\/clock_0
Path slack     : 75375p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4449
-------------------------------------   ---- 
End-of-path arrival time (ps)           4449
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Line_Begin:TimerUDB:sCapCount:counter\/clock        count7cell          0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer_Line_Begin:TimerUDB:sCapCount:counter\/count_4  count7cell    2110   2110  75375  RISE       1
\Timer_Line_Begin:TimerUDB:cntr_load\/main_3           macrocell35   2339   4449  75375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Line_Begin:TimerUDB:cntr_load\/clock_0              macrocell35         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Line_Begin:TimerUDB:sCapCount:counter\/count_4
Path End       : \Timer_Line_Begin:TimerUDB:tmp_fifo_load\/main_4
Capture Clock  : \Timer_Line_Begin:TimerUDB:tmp_fifo_load\/clock_0
Path slack     : 75375p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4449
-------------------------------------   ---- 
End-of-path arrival time (ps)           4449
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Line_Begin:TimerUDB:sCapCount:counter\/clock        count7cell          0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer_Line_Begin:TimerUDB:sCapCount:counter\/count_4  count7cell    2110   2110  75375  RISE       1
\Timer_Line_Begin:TimerUDB:tmp_fifo_load\/main_4       macrocell38   2339   4449  75375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Line_Begin:TimerUDB:tmp_fifo_load\/clock_0          macrocell38         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Line_Begin:TimerUDB:sCapCount:counter\/count_5
Path End       : \Timer_Line_Begin:TimerUDB:cntr_load\/main_2
Capture Clock  : \Timer_Line_Begin:TimerUDB:cntr_load\/clock_0
Path slack     : 75385p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4439
-------------------------------------   ---- 
End-of-path arrival time (ps)           4439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Line_Begin:TimerUDB:sCapCount:counter\/clock        count7cell          0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer_Line_Begin:TimerUDB:sCapCount:counter\/count_5  count7cell    2110   2110  75385  RISE       1
\Timer_Line_Begin:TimerUDB:cntr_load\/main_2           macrocell35   2329   4439  75385  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Line_Begin:TimerUDB:cntr_load\/clock_0              macrocell35         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Line_Begin:TimerUDB:sCapCount:counter\/count_5
Path End       : \Timer_Line_Begin:TimerUDB:tmp_fifo_load\/main_3
Capture Clock  : \Timer_Line_Begin:TimerUDB:tmp_fifo_load\/clock_0
Path slack     : 75385p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4439
-------------------------------------   ---- 
End-of-path arrival time (ps)           4439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Line_Begin:TimerUDB:sCapCount:counter\/clock        count7cell          0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer_Line_Begin:TimerUDB:sCapCount:counter\/count_5  count7cell    2110   2110  75385  RISE       1
\Timer_Line_Begin:TimerUDB:tmp_fifo_load\/main_3       macrocell38   2329   4439  75385  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Line_Begin:TimerUDB:tmp_fifo_load\/clock_0          macrocell38         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Line_Begin:TimerUDB:sCapCount:counter\/count_2
Path End       : \Timer_Line_Begin:TimerUDB:cntr_load\/main_5
Capture Clock  : \Timer_Line_Begin:TimerUDB:cntr_load\/clock_0
Path slack     : 75388p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4436
-------------------------------------   ---- 
End-of-path arrival time (ps)           4436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Line_Begin:TimerUDB:sCapCount:counter\/clock        count7cell          0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer_Line_Begin:TimerUDB:sCapCount:counter\/count_2  count7cell    2110   2110  75388  RISE       1
\Timer_Line_Begin:TimerUDB:cntr_load\/main_5           macrocell35   2326   4436  75388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Line_Begin:TimerUDB:cntr_load\/clock_0              macrocell35         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Line_Begin:TimerUDB:sCapCount:counter\/count_2
Path End       : \Timer_Line_Begin:TimerUDB:tmp_fifo_load\/main_6
Capture Clock  : \Timer_Line_Begin:TimerUDB:tmp_fifo_load\/clock_0
Path slack     : 75388p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4436
-------------------------------------   ---- 
End-of-path arrival time (ps)           4436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Line_Begin:TimerUDB:sCapCount:counter\/clock        count7cell          0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer_Line_Begin:TimerUDB:sCapCount:counter\/count_2  count7cell    2110   2110  75388  RISE       1
\Timer_Line_Begin:TimerUDB:tmp_fifo_load\/main_6       macrocell38   2326   4436  75388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Line_Begin:TimerUDB:tmp_fifo_load\/clock_0          macrocell38         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Line_Begin:TimerUDB:sCapCount:counter\/count_1
Path End       : \Timer_Line_Begin:TimerUDB:cntr_load\/main_6
Capture Clock  : \Timer_Line_Begin:TimerUDB:cntr_load\/clock_0
Path slack     : 75391p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4432
-------------------------------------   ---- 
End-of-path arrival time (ps)           4432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Line_Begin:TimerUDB:sCapCount:counter\/clock        count7cell          0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer_Line_Begin:TimerUDB:sCapCount:counter\/count_1  count7cell    2110   2110  75391  RISE       1
\Timer_Line_Begin:TimerUDB:cntr_load\/main_6           macrocell35   2322   4432  75391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Line_Begin:TimerUDB:cntr_load\/clock_0              macrocell35         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Line_Begin:TimerUDB:sCapCount:counter\/count_1
Path End       : \Timer_Line_Begin:TimerUDB:tmp_fifo_load\/main_7
Capture Clock  : \Timer_Line_Begin:TimerUDB:tmp_fifo_load\/clock_0
Path slack     : 75391p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4432
-------------------------------------   ---- 
End-of-path arrival time (ps)           4432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Line_Begin:TimerUDB:sCapCount:counter\/clock        count7cell          0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer_Line_Begin:TimerUDB:sCapCount:counter\/count_1  count7cell    2110   2110  75391  RISE       1
\Timer_Line_Begin:TimerUDB:tmp_fifo_load\/main_7       macrocell38   2322   4432  75391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Line_Begin:TimerUDB:tmp_fifo_load\/clock_0          macrocell38         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Line_Begin:TimerUDB:sCapCount:counter\/count_6
Path End       : \Timer_Line_Begin:TimerUDB:cntr_load\/main_1
Capture Clock  : \Timer_Line_Begin:TimerUDB:cntr_load\/clock_0
Path slack     : 75395p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4429
-------------------------------------   ---- 
End-of-path arrival time (ps)           4429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Line_Begin:TimerUDB:sCapCount:counter\/clock        count7cell          0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer_Line_Begin:TimerUDB:sCapCount:counter\/count_6  count7cell    2110   2110  75395  RISE       1
\Timer_Line_Begin:TimerUDB:cntr_load\/main_1           macrocell35   2319   4429  75395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Line_Begin:TimerUDB:cntr_load\/clock_0              macrocell35         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Line_Begin:TimerUDB:sCapCount:counter\/count_6
Path End       : \Timer_Line_Begin:TimerUDB:tmp_fifo_load\/main_2
Capture Clock  : \Timer_Line_Begin:TimerUDB:tmp_fifo_load\/clock_0
Path slack     : 75395p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4429
-------------------------------------   ---- 
End-of-path arrival time (ps)           4429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Line_Begin:TimerUDB:sCapCount:counter\/clock        count7cell          0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer_Line_Begin:TimerUDB:sCapCount:counter\/count_6  count7cell    2110   2110  75395  RISE       1
\Timer_Line_Begin:TimerUDB:tmp_fifo_load\/main_2       macrocell38   2319   4429  75395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Line_Begin:TimerUDB:tmp_fifo_load\/clock_0          macrocell38         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Line_Begin:TimerUDB:sCapCount:counter\/count_0
Path End       : \Timer_Line_Begin:TimerUDB:cntr_load\/main_7
Capture Clock  : \Timer_Line_Begin:TimerUDB:cntr_load\/clock_0
Path slack     : 75395p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4428
-------------------------------------   ---- 
End-of-path arrival time (ps)           4428
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Line_Begin:TimerUDB:sCapCount:counter\/clock        count7cell          0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer_Line_Begin:TimerUDB:sCapCount:counter\/count_0  count7cell    2110   2110  75395  RISE       1
\Timer_Line_Begin:TimerUDB:cntr_load\/main_7           macrocell35   2318   4428  75395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Line_Begin:TimerUDB:cntr_load\/clock_0              macrocell35         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Line_Begin:TimerUDB:sCapCount:counter\/count_0
Path End       : \Timer_Line_Begin:TimerUDB:tmp_fifo_load\/main_8
Capture Clock  : \Timer_Line_Begin:TimerUDB:tmp_fifo_load\/clock_0
Path slack     : 75395p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4428
-------------------------------------   ---- 
End-of-path arrival time (ps)           4428
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Line_Begin:TimerUDB:sCapCount:counter\/clock        count7cell          0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer_Line_Begin:TimerUDB:sCapCount:counter\/count_0  count7cell    2110   2110  75395  RISE       1
\Timer_Line_Begin:TimerUDB:tmp_fifo_load\/main_8       macrocell38   2318   4428  75395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Line_Begin:TimerUDB:tmp_fifo_load\/clock_0          macrocell38         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Line_Begin:TimerUDB:sCapCount:counter\/count_3
Path End       : \Timer_Line_Begin:TimerUDB:cntr_load\/main_4
Capture Clock  : \Timer_Line_Begin:TimerUDB:cntr_load\/clock_0
Path slack     : 75398p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4425
-------------------------------------   ---- 
End-of-path arrival time (ps)           4425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Line_Begin:TimerUDB:sCapCount:counter\/clock        count7cell          0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer_Line_Begin:TimerUDB:sCapCount:counter\/count_3  count7cell    2110   2110  75398  RISE       1
\Timer_Line_Begin:TimerUDB:cntr_load\/main_4           macrocell35   2315   4425  75398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Line_Begin:TimerUDB:cntr_load\/clock_0              macrocell35         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Line_Begin:TimerUDB:sCapCount:counter\/count_3
Path End       : \Timer_Line_Begin:TimerUDB:tmp_fifo_load\/main_5
Capture Clock  : \Timer_Line_Begin:TimerUDB:tmp_fifo_load\/clock_0
Path slack     : 75398p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4425
-------------------------------------   ---- 
End-of-path arrival time (ps)           4425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Line_Begin:TimerUDB:sCapCount:counter\/clock        count7cell          0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer_Line_Begin:TimerUDB:sCapCount:counter\/count_3  count7cell    2110   2110  75398  RISE       1
\Timer_Line_Begin:TimerUDB:tmp_fifo_load\/main_5       macrocell38   2315   4425  75398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Line_Begin:TimerUDB:tmp_fifo_load\/clock_0          macrocell38         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN7_0/q
Path End       : MODIN7_1/main_3
Capture Clock  : MODIN7_1/clock_0
Path slack     : 75499p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4325
-------------------------------------   ---- 
End-of-path arrival time (ps)           4325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_0/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN7_0/q       macrocell1    1250   1250  75499  RISE       1
MODIN7_1/main_3  macrocell2    3075   4325  75499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN7_1/q
Path End       : MODIN7_1/main_2
Capture Clock  : MODIN7_1/clock_0
Path slack     : 75499p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4324
-------------------------------------   ---- 
End-of-path arrival time (ps)           4324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_1/clock_0                                           macrocell2          0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN7_1/q       macrocell2    1250   1250  75499  RISE       1
MODIN7_1/main_2  macrocell2    3074   4324  75499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN7_0/q
Path End       : \Timer_Line_Begin:TimerUDB:capt_int_temp\/main_3
Capture Clock  : \Timer_Line_Begin:TimerUDB:capt_int_temp\/clock_0
Path slack     : 75500p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4323
-------------------------------------   ---- 
End-of-path arrival time (ps)           4323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_0/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
MODIN7_0/q                                        macrocell1    1250   1250  75499  RISE       1
\Timer_Line_Begin:TimerUDB:capt_int_temp\/main_3  macrocell33   3073   4323  75500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Line_Begin:TimerUDB:capt_int_temp\/clock_0          macrocell33         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN7_1/q
Path End       : \Timer_Line_Begin:TimerUDB:capt_int_temp\/main_2
Capture Clock  : \Timer_Line_Begin:TimerUDB:capt_int_temp\/clock_0
Path slack     : 75500p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4323
-------------------------------------   ---- 
End-of-path arrival time (ps)           4323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_1/clock_0                                           macrocell2          0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
MODIN7_1/q                                        macrocell2    1250   1250  75499  RISE       1
\Timer_Line_Begin:TimerUDB:capt_int_temp\/main_2  macrocell33   3073   4323  75500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Line_Begin:TimerUDB:capt_int_temp\/clock_0          macrocell33         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN7_0/q
Path End       : MODIN7_0/main_3
Capture Clock  : MODIN7_0/clock_0
Path slack     : 75622p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4201
-------------------------------------   ---- 
End-of-path arrival time (ps)           4201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_0/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN7_0/q       macrocell1    1250   1250  75499  RISE       1
MODIN7_0/main_3  macrocell1    2951   4201  75622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN7_1/q
Path End       : MODIN7_0/main_2
Capture Clock  : MODIN7_0/clock_0
Path slack     : 75638p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4185
-------------------------------------   ---- 
End-of-path arrival time (ps)           4185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_1/clock_0                                           macrocell2          0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN7_1/q       macrocell2    1250   1250  75499  RISE       1
MODIN7_0/main_2  macrocell1    2935   4185  75638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Line_End:TimerUDB:int_capt_count_0\/q
Path End       : \Timer_Line_End:TimerUDB:int_capt_count_0\/main_5
Capture Clock  : \Timer_Line_End:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 75933p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3890
-------------------------------------   ---- 
End-of-path arrival time (ps)           3890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Line_End:TimerUDB:int_capt_count_0\/clock_0         macrocell41         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer_Line_End:TimerUDB:int_capt_count_0\/q       macrocell41   1250   1250  75043  RISE       1
\Timer_Line_End:TimerUDB:int_capt_count_0\/main_5  macrocell41   2640   3890  75933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Line_End:TimerUDB:int_capt_count_0\/clock_0         macrocell41         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Line_End:TimerUDB:int_capt_count_1\/q
Path End       : \Timer_Line_End:TimerUDB:int_capt_count_1\/main_4
Capture Clock  : \Timer_Line_End:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 76048p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3775
-------------------------------------   ---- 
End-of-path arrival time (ps)           3775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Line_End:TimerUDB:int_capt_count_1\/clock_0         macrocell42         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer_Line_End:TimerUDB:int_capt_count_1\/q       macrocell42   1250   1250  74512  RISE       1
\Timer_Line_End:TimerUDB:int_capt_count_1\/main_4  macrocell42   2525   3775  76048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Line_End:TimerUDB:int_capt_count_1\/clock_0         macrocell42         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Line_Begin:TimerUDB:capt_int_temp\/q
Path End       : \Timer_Line_Begin:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \Timer_Line_Begin:TimerUDB:rstSts:stsreg\/clock
Path slack     : 76869p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 81763

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4894
-------------------------------------   ---- 
End-of-path arrival time (ps)           4894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Line_Begin:TimerUDB:capt_int_temp\/clock_0          macrocell33         0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Timer_Line_Begin:TimerUDB:capt_int_temp\/q         macrocell33    1250   1250  76869  RISE       1
\Timer_Line_Begin:TimerUDB:rstSts:stsreg\/status_1  statusicell5   3644   4894  76869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Line_Begin:TimerUDB:rstSts:stsreg\/clock            statusicell5        0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Line_End:TimerUDB:capt_int_temp\/q
Path End       : \Timer_Line_End:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \Timer_Line_End:TimerUDB:rstSts:stsreg\/clock
Path slack     : 78192p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 81763

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3571
-------------------------------------   ---- 
End-of-path arrival time (ps)           3571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Line_End:TimerUDB:capt_int_temp\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Timer_Line_End:TimerUDB:capt_int_temp\/q         macrocell40    1250   1250  78192  RISE       1
\Timer_Line_End:TimerUDB:rstSts:stsreg\/status_1  statusicell6   2321   3571  78192  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Line_End:TimerUDB:rstSts:stsreg\/clock              statusicell6        0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2143349p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                -11520
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2155147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11798
-------------------------------------   ----- 
End-of-path arrival time (ps)           11798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell66         0      0  RISE       1

Data path
pin name                                       model name      delay     AT    slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q                      macrocell66      1250   1250  2143349  RISE       1
\UART:BUART:counter_load_not\/main_0           macrocell47      4896   6146  2143349  RISE       1
\UART:BUART:counter_load_not\/q                macrocell47      3350   9496  2143349  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell15   2302  11798  2143349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell15      0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 2145187p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -4220
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2162447

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17259
-------------------------------------   ----- 
End-of-path arrival time (ps)           17259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell56         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q            macrocell56   1250   1250  2145187  RISE       1
\UART:BUART:rx_counter_load\/main_1  macrocell52   7562   8812  2145187  RISE       1
\UART:BUART:rx_counter_load\/q       macrocell52   3350  12162  2145187  RISE       1
\UART:BUART:sRX:RxBitCounter\/load   count7cell    5097  17259  2145187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2146148p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6290
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160377

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14229
-------------------------------------   ----- 
End-of-path arrival time (ps)           14229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell15      0      0  RISE       1

Data path
pin name                                      model name      delay     AT    slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell15   5680   5680  2146148  RISE       1
\UART:BUART:tx_bitclk_enable_pre\/main_0      macrocell64      2290   7970  2146148  RISE       1
\UART:BUART:tx_bitclk_enable_pre\/q           macrocell64      3350  11320  2146148  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell14   2909  14229  2146148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell14      0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 2148254p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -1570
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2165097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16842
-------------------------------------   ----- 
End-of-path arrival time (ps)           16842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell13      0      0  RISE       1

Data path
pin name                                        model name      delay     AT    slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell13   5280   5280  2148254  RISE       1
\UART:BUART:rx_status_4\/main_1                 macrocell61      5942  11222  2148254  RISE       1
\UART:BUART:rx_status_4\/q                      macrocell61      3350  14572  2148254  RISE       1
\UART:BUART:sRX:RxSts\/status_4                 statusicell8     2270  16842  2148254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell8        0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART:BUART:sTX:TxSts\/clock
Path slack     : 2148635p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -1570
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2165097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16462
-------------------------------------   ----- 
End-of-path arrival time (ps)           16462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell14      0      0  RISE       1

Data path
pin name                                        model name      delay     AT    slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell14   5280   5280  2148635  RISE       1
\UART:BUART:tx_status_0\/main_2                 macrocell68      4930  10210  2148635  RISE       1
\UART:BUART:tx_status_0\/q                      macrocell68      3350  13560  2148635  RISE       1
\UART:BUART:sTX:TxSts\/status_0                 statusicell9     2902  16462  2148635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxSts\/clock                               statusicell9        0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_address_detected\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2151349p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6300
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9018
-------------------------------------   ---- 
End-of-path arrival time (ps)           9018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_address_detected\/clock_0                   macrocell50         0      0  RISE       1

Data path
pin name                                 model name      delay     AT    slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:rx_address_detected\/q       macrocell50      1250   1250  2147717  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell13   7768   9018  2151349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell13      0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:tx_state_0\/main_2
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 2152934p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10223
-------------------------------------   ----- 
End-of-path arrival time (ps)           10223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell14      0      0  RISE       1

Data path
pin name                                        model name      delay     AT    slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell14   5280   5280  2148635  RISE       1
\UART:BUART:tx_state_0\/main_2                  macrocell65      4943  10223  2152934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell65         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART:BUART:txn\/main_3
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2153554p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9602
-------------------------------------   ---- 
End-of-path arrival time (ps)           9602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell14      0      0  RISE       1

Data path
pin name                               model name      delay     AT    slack  edge  Fanout
-------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell14   7280   7280  2153554  RISE       1
\UART:BUART:txn\/main_3                macrocell70      2322   9602  2153554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell70         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2153730p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6290
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160377

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6647
-------------------------------------   ---- 
End-of-path arrival time (ps)           6647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell65         0      0  RISE       1

Data path
pin name                                 model name      delay     AT    slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q                macrocell65      1250   1250  2144552  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell14   5397   6647  2153730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell14      0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_3\/main_1
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2153783p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9373
-------------------------------------   ---- 
End-of-path arrival time (ps)           9373
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell56         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell56   1250   1250  2145187  RISE       1
\UART:BUART:rx_state_3\/main_1  macrocell58   8123   9373  2153783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell58         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_3\/main_5
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2154129p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9028
-------------------------------------   ---- 
End-of-path arrival time (ps)           9028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  2154129  RISE       1
\UART:BUART:rx_state_3\/main_5         macrocell58   6918   9028  2154129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell58         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2154174p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6300
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6193
-------------------------------------   ---- 
End-of-path arrival time (ps)           6193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell56         0      0  RISE       1

Data path
pin name                                 model name      delay     AT    slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q                macrocell56      1250   1250  2145187  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell13   4943   6193  2154174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell13      0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \UART:BUART:tx_bitclk\/main_0
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 2154282p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8874
-------------------------------------   ---- 
End-of-path arrival time (ps)           8874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell15      0      0  RISE       1

Data path
pin name                                      model name      delay     AT    slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell15   5680   5680  2146148  RISE       1
\UART:BUART:tx_bitclk\/main_0                 macrocell63      3194   8874  2154282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell63         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_address_detected\/q
Path End       : \UART:BUART:rx_state_2\/main_0
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2154721p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8436
-------------------------------------   ---- 
End-of-path arrival time (ps)           8436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_address_detected\/clock_0                   macrocell50         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_address_detected\/q  macrocell50   1250   1250  2147717  RISE       1
\UART:BUART:rx_state_2\/main_0      macrocell57   7186   8436  2154721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_address_detected\/q
Path End       : \UART:BUART:rx_status_3\/main_0
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 2154721p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8436
-------------------------------------   ---- 
End-of-path arrival time (ps)           8436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_address_detected\/clock_0                   macrocell50         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_address_detected\/q  macrocell50   1250   1250  2147717  RISE       1
\UART:BUART:rx_status_3\/main_0     macrocell60   7186   8436  2154721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell60         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_address_detected\/q
Path End       : \UART:BUART:rx_state_0\/main_0
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2154734p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8422
-------------------------------------   ---- 
End-of-path arrival time (ps)           8422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_address_detected\/clock_0                   macrocell50         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_address_detected\/q  macrocell50   1250   1250  2147717  RISE       1
\UART:BUART:rx_state_0\/main_0      macrocell56   7172   8422  2154734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell56         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2154812p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8345
-------------------------------------   ---- 
End-of-path arrival time (ps)           8345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  2154129  RISE       1
\UART:BUART:rx_load_fifo\/main_5       macrocell54   6235   8345  2154812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell54         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2154867p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6290
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160377

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5510
-------------------------------------   ---- 
End-of-path arrival time (ps)           5510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell66         0      0  RISE       1

Data path
pin name                                 model name      delay     AT    slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q                macrocell66      1250   1250  2143349  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell14   4260   5510  2154867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell14      0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_2\/main_7
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2154879p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8277
-------------------------------------   ---- 
End-of-path arrival time (ps)           8277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  2154879  RISE       1
\UART:BUART:rx_state_2\/main_7         macrocell57   6167   8277  2154879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_3\/main_6
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2154942p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8215
-------------------------------------   ---- 
End-of-path arrival time (ps)           8215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  2154942  RISE       1
\UART:BUART:rx_state_3\/main_6         macrocell58   6105   8215  2154942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell58         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_0\/main_3
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2154996p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8160
-------------------------------------   ---- 
End-of-path arrival time (ps)           8160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell58         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell58   1250   1250  2149833  RISE       1
\UART:BUART:rx_state_0\/main_3  macrocell56   6910   8160  2154996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell56         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_3\/main_7
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2155125p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8032
-------------------------------------   ---- 
End-of-path arrival time (ps)           8032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  2154879  RISE       1
\UART:BUART:rx_state_3\/main_7         macrocell58   5922   8032  2155125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell58         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_1\/main_1
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 2155203p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7953
-------------------------------------   ---- 
End-of-path arrival time (ps)           7953
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell65         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell65   1250   1250  2144552  RISE       1
\UART:BUART:tx_state_1\/main_1  macrocell66   6703   7953  2155203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell66         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_2\/main_1
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2155502p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7655
-------------------------------------   ---- 
End-of-path arrival time (ps)           7655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell56         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell56   1250   1250  2145187  RISE       1
\UART:BUART:rx_state_2\/main_1  macrocell57   6405   7655  2155502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_status_3\/main_1
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 2155502p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7655
-------------------------------------   ---- 
End-of-path arrival time (ps)           7655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell56         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q        macrocell56   1250   1250  2145187  RISE       1
\UART:BUART:rx_status_3\/main_1  macrocell60   6405   7655  2155502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell60         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_2\/main_3
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2155573p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7584
-------------------------------------   ---- 
End-of-path arrival time (ps)           7584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell58         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell58   1250   1250  2149833  RISE       1
\UART:BUART:rx_state_2\/main_3  macrocell57   6334   7584  2155573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_status_3\/main_3
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 2155573p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7584
-------------------------------------   ---- 
End-of-path arrival time (ps)           7584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell58         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q        macrocell58   1250   1250  2149833  RISE       1
\UART:BUART:rx_status_3\/main_3  macrocell60   6334   7584  2155573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell60         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2155609p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7548
-------------------------------------   ---- 
End-of-path arrival time (ps)           7548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  2154942  RISE       1
\UART:BUART:rx_load_fifo\/main_6       macrocell54   5438   7548  2155609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell54         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_0\/main_5
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2155792p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7365
-------------------------------------   ---- 
End-of-path arrival time (ps)           7365
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  2154129  RISE       1
\UART:BUART:rx_state_0\/main_5         macrocell56   5255   7365  2155792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell56         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2155797p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7360
-------------------------------------   ---- 
End-of-path arrival time (ps)           7360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  2154879  RISE       1
\UART:BUART:rx_load_fifo\/main_7       macrocell54   5250   7360  2155797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell54         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_2\/main_5
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2155806p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7351
-------------------------------------   ---- 
End-of-path arrival time (ps)           7351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  2154129  RISE       1
\UART:BUART:rx_state_2\/main_5         macrocell57   5241   7351  2155806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_0\/main_0
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 2155920p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7237
-------------------------------------   ---- 
End-of-path arrival time (ps)           7237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell66         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell66   1250   1250  2143349  RISE       1
\UART:BUART:tx_state_0\/main_0  macrocell65   5987   7237  2155920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell65         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_1\/main_3
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 2156015p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7141
-------------------------------------   ---- 
End-of-path arrival time (ps)           7141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell63         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell63   1250   1250  2143759  RISE       1
\UART:BUART:tx_state_1\/main_3  macrocell66   5891   7141  2156015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell66         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_3\/main_2
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2156021p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7135
-------------------------------------   ---- 
End-of-path arrival time (ps)           7135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell51         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell51   1250   1250  2156021  RISE       1
\UART:BUART:rx_state_3\/main_2   macrocell58   5885   7135  2156021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell58         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2156175p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6981
-------------------------------------   ---- 
End-of-path arrival time (ps)           6981
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell56         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q               macrocell56   1250   1250  2145187  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_1  macrocell59   5731   6981  2156175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell59         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_address_detected\/q
Path End       : \UART:BUART:rx_state_3\/main_0
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2156313p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6843
-------------------------------------   ---- 
End-of-path arrival time (ps)           6843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_address_detected\/clock_0                   macrocell50         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_address_detected\/q  macrocell50   1250   1250  2147717  RISE       1
\UART:BUART:rx_state_3\/main_0      macrocell58   5593   6843  2156313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell58         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_3\/main_4
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2156426p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6731
-------------------------------------   ---- 
End-of-path arrival time (ps)           6731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell57         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell57   1250   1250  2147255  RISE       1
\UART:BUART:rx_state_3\/main_4  macrocell58   5481   6731  2156426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell58         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:txn\/main_2
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2156771p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6385
-------------------------------------   ---- 
End-of-path arrival time (ps)           6385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell65         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q  macrocell65   1250   1250  2144552  RISE       1
\UART:BUART:txn\/main_2    macrocell70   5135   6385  2156771  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell70         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_0\/main_3
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 2156772p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6385
-------------------------------------   ---- 
End-of-path arrival time (ps)           6385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell67         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell67   1250   1250  2145469  RISE       1
\UART:BUART:tx_state_0\/main_3  macrocell65   5135   6385  2156772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell65         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:rx_status_3\/main_7
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 2156821p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6335
-------------------------------------   ---- 
End-of-path arrival time (ps)           6335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell48         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell48   1250   1250  2151894  RISE       1
\UART:BUART:rx_status_3\/main_7  macrocell60   5085   6335  2156821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell60         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:rx_status_3\/main_5
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 2156823p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6334
-------------------------------------   ---- 
End-of-path arrival time (ps)           6334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell49         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_1\/q       macrocell49   1250   1250  2151147  RISE       1
\UART:BUART:rx_status_3\/main_5  macrocell60   5084   6334  2156823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell60         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:rx_state_0\/main_8
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2156839p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6318
-------------------------------------   ---- 
End-of-path arrival time (ps)           6318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell49         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_1\/q      macrocell49   1250   1250  2151147  RISE       1
\UART:BUART:rx_state_0\/main_8  macrocell56   5068   6318  2156839  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell56         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_2\/main_3
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 2156867p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6290
-------------------------------------   ---- 
End-of-path arrival time (ps)           6290
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell63         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell63   1250   1250  2143759  RISE       1
\UART:BUART:tx_state_2\/main_3  macrocell67   5040   6290  2156867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell67         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2156870p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6300
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3497
-------------------------------------   ---- 
End-of-path arrival time (ps)           3497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell51         0      0  RISE       1

Data path
pin name                                 model name      delay     AT    slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q          macrocell51      1250   1250  2156021  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell13   2247   3497  2156870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell13      0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:txn\/main_5
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2156905p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6252
-------------------------------------   ---- 
End-of-path arrival time (ps)           6252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell63         0      0  RISE       1

Data path
pin name                  model name   delay     AT    slack  edge  Fanout
------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q  macrocell63   1250   1250  2143759  RISE       1
\UART:BUART:txn\/main_5   macrocell70   5002   6252  2156905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell70         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_2\/main_0
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 2156995p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6162
-------------------------------------   ---- 
End-of-path arrival time (ps)           6162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell66         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell66   1250   1250  2143349  RISE       1
\UART:BUART:tx_state_2\/main_0  macrocell67   4912   6162  2156995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell67         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_status_3\/q
Path End       : \UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 2157057p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -1570
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2165097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8039
-------------------------------------   ---- 
End-of-path arrival time (ps)           8039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell60         0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_status_3\/q       macrocell60    1250   1250  2157057  RISE       1
\UART:BUART:sRX:RxSts\/status_3  statusicell8   6789   8039  2157057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell8        0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:txn\/main_1
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2157087p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6070
-------------------------------------   ---- 
End-of-path arrival time (ps)           6070
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell66         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q  macrocell66   1250   1250  2143349  RISE       1
\UART:BUART:txn\/main_1    macrocell70   4820   6070  2157087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell70         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2157090p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6067
-------------------------------------   ---- 
End-of-path arrival time (ps)           6067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell56         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q         macrocell56   1250   1250  2145187  RISE       1
\UART:BUART:rx_load_fifo\/main_1  macrocell54   4817   6067  2157090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell54         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_1\/main_2
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 2157313p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5844
-------------------------------------   ---- 
End-of-path arrival time (ps)           5844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell67         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell67   1250   1250  2145469  RISE       1
\UART:BUART:tx_state_1\/main_2  macrocell66   4594   5844  2157313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell66         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:rx_state_0\/main_10
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2157388p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5769
-------------------------------------   ---- 
End-of-path arrival time (ps)           5769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell48         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell48   1250   1250  2151894  RISE       1
\UART:BUART:rx_state_0\/main_10  macrocell56   4519   5769  2157388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell56         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2157432p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5725
-------------------------------------   ---- 
End-of-path arrival time (ps)           5725
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell58         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q         macrocell58   1250   1250  2149833  RISE       1
\UART:BUART:rx_load_fifo\/main_3  macrocell54   4475   5725  2157432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell54         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2157491p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5665
-------------------------------------   ---- 
End-of-path arrival time (ps)           5665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell57         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q               macrocell57   1250   1250  2147255  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_3  macrocell59   4415   5665  2157491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell59         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2157668p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5489
-------------------------------------   ---- 
End-of-path arrival time (ps)           5489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell51         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q   macrocell51   1250   1250  2156021  RISE       1
\UART:BUART:rx_load_fifo\/main_2  macrocell54   4239   5489  2157668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell54         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_0\/main_1
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2157836p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5321
-------------------------------------   ---- 
End-of-path arrival time (ps)           5321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell56         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell56   1250   1250  2145187  RISE       1
\UART:BUART:rx_state_0\/main_1  macrocell56   4071   5321  2157836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell56         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:pollcount_1\/main_2
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 2157904p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5253
-------------------------------------   ---- 
End-of-path arrival time (ps)           5253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell49         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_1\/q       macrocell49   1250   1250  2151147  RISE       1
\UART:BUART:pollcount_1\/main_2  macrocell49   4003   5253  2157904  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_2\/main_6
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2158038p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5119
-------------------------------------   ---- 
End-of-path arrival time (ps)           5119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  2154942  RISE       1
\UART:BUART:rx_state_2\/main_6         macrocell57   3009   5119  2158038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_0\/main_6
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2158057p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5100
-------------------------------------   ---- 
End-of-path arrival time (ps)           5100
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  2154942  RISE       1
\UART:BUART:rx_state_0\/main_6         macrocell56   2990   5100  2158057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell56         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:txn\/main_4
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2158204p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4953
-------------------------------------   ---- 
End-of-path arrival time (ps)           4953
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell67         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q  macrocell67   1250   1250  2145469  RISE       1
\UART:BUART:txn\/main_4    macrocell70   3703   4953  2158204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell70         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_0\/main_7
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2158221p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4936
-------------------------------------   ---- 
End-of-path arrival time (ps)           4936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  2154879  RISE       1
\UART:BUART:rx_state_0\/main_7         macrocell56   2826   4936  2158221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell56         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_2\/main_1
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 2158225p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4932
-------------------------------------   ---- 
End-of-path arrival time (ps)           4932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell65         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell65   1250   1250  2144552  RISE       1
\UART:BUART:tx_state_2\/main_1  macrocell67   3682   4932  2158225  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell67         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2158354p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4803
-------------------------------------   ---- 
End-of-path arrival time (ps)           4803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell58         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q               macrocell58   1250   1250  2149833  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_2  macrocell59   3553   4803  2158354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell59         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2158407p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4749
-------------------------------------   ---- 
End-of-path arrival time (ps)           4749
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell57         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q         macrocell57   1250   1250  2147255  RISE       1
\UART:BUART:rx_load_fifo\/main_4  macrocell54   3499   4749  2158407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell54         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:pollcount_0\/main_0
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 2158460p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4696
-------------------------------------   ---- 
End-of-path arrival time (ps)           4696
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  2158460  RISE       1
\UART:BUART:pollcount_0\/main_0        macrocell48   2586   4696  2158460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell48         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:pollcount_1\/main_0
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 2158468p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4689
-------------------------------------   ---- 
End-of-path arrival time (ps)           4689
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  2158460  RISE       1
\UART:BUART:pollcount_1\/main_0        macrocell49   2579   4689  2158468  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158468p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4689
-------------------------------------   ---- 
End-of-path arrival time (ps)           4689
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  2158460  RISE       1
\UART:BUART:rx_bitclk_enable\/main_0   macrocell51   2579   4689  2158468  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell51         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:pollcount_0\/main_1
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 2158492p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4665
-------------------------------------   ---- 
End-of-path arrival time (ps)           4665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  2158492  RISE       1
\UART:BUART:pollcount_0\/main_1        macrocell48   2555   4665  2158492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell48         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:pollcount_1\/main_1
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 2158500p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4656
-------------------------------------   ---- 
End-of-path arrival time (ps)           4656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  2158492  RISE       1
\UART:BUART:pollcount_1\/main_1        macrocell49   2546   4656  2158500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158500p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4656
-------------------------------------   ---- 
End-of-path arrival time (ps)           4656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  2158492  RISE       1
\UART:BUART:rx_bitclk_enable\/main_1   macrocell51   2546   4656  2158500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell51         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_2\/main_2
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2158584p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4573
-------------------------------------   ---- 
End-of-path arrival time (ps)           4573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell51         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell51   1250   1250  2156021  RISE       1
\UART:BUART:rx_state_2\/main_2   macrocell57   3323   4573  2158584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_status_3\/main_2
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 2158584p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4573
-------------------------------------   ---- 
End-of-path arrival time (ps)           4573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell51         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell51   1250   1250  2156021  RISE       1
\UART:BUART:rx_status_3\/main_2  macrocell60   3323   4573  2158584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell60         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_0\/main_2
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2158600p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4557
-------------------------------------   ---- 
End-of-path arrival time (ps)           4557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell51         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell51   1250   1250  2156021  RISE       1
\UART:BUART:rx_state_0\/main_2   macrocell56   3307   4557  2158600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell56         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_address_detected\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2158704p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4453
-------------------------------------   ---- 
End-of-path arrival time (ps)           4453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_address_detected\/clock_0                   macrocell50         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_address_detected\/q      macrocell50   1250   1250  2147717  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_0  macrocell59   3203   4453  2158704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell59         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:txn\/q
Path End       : \UART:BUART:txn\/main_0
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2158729p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4428
-------------------------------------   ---- 
End-of-path arrival time (ps)           4428
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell70         0      0  RISE       1

Data path
pin name                 model name   delay     AT    slack  edge  Fanout
-----------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:txn\/q       macrocell70   1250   1250  2158729  RISE       1
\UART:BUART:txn\/main_0  macrocell70   3178   4428  2158729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell70         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_load_fifo\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2158734p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -1930
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2164737

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6003
-------------------------------------   ---- 
End-of-path arrival time (ps)           6003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                               model name      delay     AT    slack  edge  Fanout
-------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:rx_load_fifo\/q            macrocell54      1250   1250  2150342  RISE       1
\UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell13   4753   6003  2158734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell13      0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158801p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4356
-------------------------------------   ---- 
End-of-path arrival time (ps)           4356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_0  count7cell    2110   2110  2158801  RISE       1
\UART:BUART:rx_bitclk_enable\/main_2   macrocell51   2246   4356  2158801  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell51         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_3\/main_3
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2158996p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4161
-------------------------------------   ---- 
End-of-path arrival time (ps)           4161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell58         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell58   1250   1250  2149833  RISE       1
\UART:BUART:rx_state_3\/main_3  macrocell58   2911   4161  2158996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell58         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_last\/q
Path End       : \UART:BUART:rx_state_2\/main_9
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2159048p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4109
-------------------------------------   ---- 
End-of-path arrival time (ps)           4109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell53         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_last\/q          macrocell53   1250   1250  2159048  RISE       1
\UART:BUART:rx_state_2\/main_9  macrocell57   2859   4109  2159048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_2\/main_2
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 2159121p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell67         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell67   1250   1250  2145469  RISE       1
\UART:BUART:tx_state_2\/main_2  macrocell67   2785   4035  2159121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell67         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:pollcount_1\/main_4
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 2159188p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3968
-------------------------------------   ---- 
End-of-path arrival time (ps)           3968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell48         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell48   1250   1250  2151894  RISE       1
\UART:BUART:pollcount_1\/main_4  macrocell49   2718   3968  2159188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:pollcount_0\/main_3
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 2159198p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3958
-------------------------------------   ---- 
End-of-path arrival time (ps)           3958
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell48         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell48   1250   1250  2151894  RISE       1
\UART:BUART:pollcount_0\/main_3  macrocell48   2708   3958  2159198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell48         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_0\/main_4
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 2159291p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3866
-------------------------------------   ---- 
End-of-path arrival time (ps)           3866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell63         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell63   1250   1250  2143759  RISE       1
\UART:BUART:tx_state_0\/main_4  macrocell65   2616   3866  2159291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell65         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_0\/main_1
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 2159314p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell65         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell65   1250   1250  2144552  RISE       1
\UART:BUART:tx_state_0\/main_1  macrocell65   2593   3843  2159314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell65         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_2\/main_4
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2159323p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3834
-------------------------------------   ---- 
End-of-path arrival time (ps)           3834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell57         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell57   1250   1250  2147255  RISE       1
\UART:BUART:rx_state_2\/main_4  macrocell57   2584   3834  2159323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_status_3\/main_4
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 2159323p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3834
-------------------------------------   ---- 
End-of-path arrival time (ps)           3834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell57         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q        macrocell57   1250   1250  2147255  RISE       1
\UART:BUART:rx_status_3\/main_4  macrocell60   2584   3834  2159323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell60         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_0\/main_4
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2159326p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3831
-------------------------------------   ---- 
End-of-path arrival time (ps)           3831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell57         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell57   1250   1250  2147255  RISE       1
\UART:BUART:rx_state_0\/main_4  macrocell56   2581   3831  2159326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell56         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_1\/main_0
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 2159357p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3800
-------------------------------------   ---- 
End-of-path arrival time (ps)           3800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell66         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell66   1250   1250  2143349  RISE       1
\UART:BUART:tx_state_1\/main_0  macrocell66   2550   3800  2159357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell66         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_address_detected\/q
Path End       : \UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2159618p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3539
-------------------------------------   ---- 
End-of-path arrival time (ps)           3539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_address_detected\/clock_0                   macrocell50         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_address_detected\/q  macrocell50   1250   1250  2147717  RISE       1
\UART:BUART:rx_load_fifo\/main_0    macrocell54   2289   3539  2159618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell54         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Motor:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_Motor:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9976003p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -5090
--------------------------------------------   -------- 
End-of-path required time (ps)                  9994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18907
-------------------------------------   ----- 
End-of-path arrival time (ps)           18907
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Motor:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell3       0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Motor:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3   2320   2320  9976003  RISE       1
\PWM_Motor:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0   2320  9976003  RISE       1
\PWM_Motor:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2960   5280  9976003  RISE       1
\PWM_Motor:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell3   3917   9197  9976003  RISE       1
\PWM_Motor:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell3   9710  18907  9976003  RISE       1
\PWM_Motor:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell4      0  18907  9976003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Motor:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell4       0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Servo:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_Servo:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9976015p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -5090
--------------------------------------------   -------- 
End-of-path required time (ps)                  9994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18895
-------------------------------------   ----- 
End-of-path arrival time (ps)           18895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell5       0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Servo:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell5   2320   2320  9976015  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell6      0   2320  9976015  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell6   2960   5280  9976015  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell5   3905   9185  9976015  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell5   9710  18895  9976015  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell6      0  18895  9976015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell6       0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Motor:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_Motor:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 9979283p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                     -11520
--------------------------------------------   -------- 
End-of-path required time (ps)                  9988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9197
-------------------------------------   ---- 
End-of-path arrival time (ps)           9197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Motor:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell3       0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Motor:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3   2320   2320  9976003  RISE       1
\PWM_Motor:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0   2320  9976003  RISE       1
\PWM_Motor:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2960   5280  9976003  RISE       1
\PWM_Motor:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell3   3917   9197  9979283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Motor:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell3       0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Servo:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_Servo:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 9979295p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                     -11520
--------------------------------------------   -------- 
End-of-path required time (ps)                  9988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9185
-------------------------------------   ---- 
End-of-path arrival time (ps)           9185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell5       0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Servo:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell5   2320   2320  9976015  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell6      0   2320  9976015  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell6   2960   5280  9976015  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell5   3905   9185  9979295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell5       0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Motor:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_Motor:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9979690p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                     -11520
--------------------------------------------   -------- 
End-of-path required time (ps)                  9988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8790
-------------------------------------   ---- 
End-of-path arrival time (ps)           8790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Motor:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell3       0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Motor:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3   2320   2320  9976003  RISE       1
\PWM_Motor:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0   2320  9976003  RISE       1
\PWM_Motor:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2960   5280  9976003  RISE       1
\PWM_Motor:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell4   3510   8790  9979690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Motor:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell4       0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Servo:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_Servo:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9979706p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                     -11520
--------------------------------------------   -------- 
End-of-path required time (ps)                  9988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8774
-------------------------------------   ---- 
End-of-path arrival time (ps)           8774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell5       0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Servo:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell5   2320   2320  9976015  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell6      0   2320  9976015  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell6   2960   5280  9976015  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell6   3494   8774  9979706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell6       0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_580/main_1
Capture Clock  : Net_580/clock_0
Path slack     : 9982196p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14294
-------------------------------------   ----- 
End-of-path arrival time (ps)           14294
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell5       0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Servo:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell5   4140   4140  9982196  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell6      0   4140  9982196  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell6   3040   7180  9982196  RISE       1
Net_580/main_1                             macrocell8      7114  14294  9982196  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_580/clock_0                                            macrocell8          0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo:PWMUDB:runmode_enable\/q
Path End       : \PWM_Servo:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_Servo:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9983046p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                     -11520
--------------------------------------------   -------- 
End-of-path required time (ps)                  9988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5434
-------------------------------------   ---- 
End-of-path arrival time (ps)           5434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Servo:PWMUDB:runmode_enable\/clock_0                  macrocell31         0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Servo:PWMUDB:runmode_enable\/q         macrocell31     1250   1250  9980311  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell6   4184   5434  9983046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell6       0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo:PWMUDB:runmode_enable\/q
Path End       : \PWM_Servo:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_Servo:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 9983591p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                     -11520
--------------------------------------------   -------- 
End-of-path required time (ps)                  9988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4889
-------------------------------------   ---- 
End-of-path arrival time (ps)           4889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Servo:PWMUDB:runmode_enable\/clock_0                  macrocell31         0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Servo:PWMUDB:runmode_enable\/q         macrocell31     1250   1250  9980311  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell5   3639   4889  9983591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell5       0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor:PWMUDB:final_kill_reg\/q
Path End       : \PWM_Motor:PWMUDB:sSTSReg:rstSts:stsreg\/status_5
Capture Clock  : \PWM_Motor:PWMUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 9983762p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -1570
--------------------------------------------   -------- 
End-of-path required time (ps)                  9998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14668
-------------------------------------   ----- 
End-of-path arrival time (ps)           14668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Motor:PWMUDB:final_kill_reg\/clock_0                  macrocell25         0      0  RISE       1

Data path
pin name                                           model name    delay     AT    slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_Motor:PWMUDB:final_kill_reg\/q                macrocell25    1250   1250  9983762  RISE       1
\PWM_Motor:PWMUDB:status_5\/main_0                 macrocell29    2931   4181  9983762  RISE       1
\PWM_Motor:PWMUDB:status_5\/q                      macrocell29    3350   7531  9983762  RISE       1
\PWM_Motor:PWMUDB:sSTSReg:rstSts:stsreg\/status_5  statusicell3   7137  14668  9983762  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Motor:PWMUDB:sSTSReg:rstSts:stsreg\/clock             statusicell3        0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_Motor:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_Motor:PWMUDB:prevCompare1\/clock_0
Path slack     : 9984531p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11959
-------------------------------------   ----- 
End-of-path arrival time (ps)           11959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Motor:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell3       0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Motor:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell3   4140   4140  9984531  RISE       1
\PWM_Motor:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell4      0   4140  9984531  RISE       1
\PWM_Motor:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell4   3040   7180  9984531  RISE       1
\PWM_Motor:PWMUDB:prevCompare1\/main_0     macrocell26     4779  11959  9984531  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Motor:PWMUDB:prevCompare1\/clock_0                    macrocell26         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_Motor:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_Motor:PWMUDB:status_0\/clock_0
Path slack     : 9984539p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11951
-------------------------------------   ----- 
End-of-path arrival time (ps)           11951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Motor:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell3       0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Motor:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell3   4140   4140  9984531  RISE       1
\PWM_Motor:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell4      0   4140  9984531  RISE       1
\PWM_Motor:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell4   3040   7180  9984531  RISE       1
\PWM_Motor:PWMUDB:status_0\/main_0         macrocell28     4771  11951  9984539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Motor:PWMUDB:status_0\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor:PWMUDB:runmode_enable\/q
Path End       : \PWM_Motor:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_Motor:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 9984615p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                     -11520
--------------------------------------------   -------- 
End-of-path required time (ps)                  9988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3865
-------------------------------------   ---- 
End-of-path arrival time (ps)           3865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Motor:PWMUDB:runmode_enable\/clock_0                  macrocell27         0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Motor:PWMUDB:runmode_enable\/q         macrocell27     1250   1250  9981335  RISE       1
\PWM_Motor:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell3   2615   3865  9984615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Motor:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell3       0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor:PWMUDB:runmode_enable\/q
Path End       : \PWM_Motor:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_Motor:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9984615p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                     -11520
--------------------------------------------   -------- 
End-of-path required time (ps)                  9988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3865
-------------------------------------   ---- 
End-of-path arrival time (ps)           3865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Motor:PWMUDB:runmode_enable\/clock_0                  macrocell27         0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Motor:PWMUDB:runmode_enable\/q         macrocell27     1250   1250  9981335  RISE       1
\PWM_Motor:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell4   2615   3865  9984615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Motor:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell4       0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_456/main_1
Capture Clock  : Net_456/clock_0
Path slack     : 9985240p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11250
-------------------------------------   ----- 
End-of-path arrival time (ps)           11250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Motor:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell3       0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Motor:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell3   4140   4140  9984531  RISE       1
\PWM_Motor:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell4      0   4140  9984531  RISE       1
\PWM_Motor:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell4   3040   7180  9984531  RISE       1
Net_456/main_1                             macrocell6      4070  11250  9985240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_456/clock_0                                            macrocell6          0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_Servo:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_Servo:PWMUDB:prevCompare1\/clock_0
Path slack     : 9985514p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10976
-------------------------------------   ----- 
End-of-path arrival time (ps)           10976
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell5       0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Servo:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell5   4140   4140  9982196  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell6      0   4140  9982196  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell6   3040   7180  9982196  RISE       1
\PWM_Servo:PWMUDB:prevCompare1\/main_0     macrocell30     3796  10976  9985514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Servo:PWMUDB:prevCompare1\/clock_0                    macrocell30         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_Servo:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_Servo:PWMUDB:status_0\/clock_0
Path slack     : 9985514p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10976
-------------------------------------   ----- 
End-of-path arrival time (ps)           10976
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell5       0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Servo:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell5   4140   4140  9982196  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell6      0   4140  9982196  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell6   3040   7180  9982196  RISE       1
\PWM_Servo:PWMUDB:status_0\/main_0         macrocell32     3796  10976  9985514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Servo:PWMUDB:status_0\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor:PWMUDB:final_kill_reg\/q
Path End       : \PWM_Servo:PWMUDB:sSTSReg:rstSts:stsreg\/status_5
Capture Clock  : \PWM_Servo:PWMUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 9987645p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -1570
--------------------------------------------   -------- 
End-of-path required time (ps)                  9998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10785
-------------------------------------   ----- 
End-of-path arrival time (ps)           10785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Motor:PWMUDB:final_kill_reg\/clock_0                  macrocell25         0      0  RISE       1

Data path
pin name                                           model name    delay     AT    slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_Motor:PWMUDB:final_kill_reg\/q                macrocell25    1250   1250  9983762  RISE       1
\PWM_Motor:PWMUDB:status_5\/main_0                 macrocell29    2931   4181  9983762  RISE       1
\PWM_Motor:PWMUDB:status_5\/q                      macrocell29    3350   7531  9983762  RISE       1
\PWM_Servo:PWMUDB:sSTSReg:rstSts:stsreg\/status_5  statusicell4   3254  10785  9987645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Servo:PWMUDB:sSTSReg:rstSts:stsreg\/clock             statusicell4        0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo:PWMUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \PWM_Servo:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_Servo:PWMUDB:runmode_enable\/clock_0
Path slack     : 9987680p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8810
-------------------------------------   ---- 
End-of-path arrival time (ps)           8810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Servo:PWMUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell4        0      0  RISE       1

Data path
pin name                                               model name    delay     AT    slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_Servo:PWMUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4   2580   2580  9987680  RISE       1
\PWM_Servo:PWMUDB:runmode_enable\/main_0               macrocell31    6230   8810  9987680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Servo:PWMUDB:runmode_enable\/clock_0                  macrocell31         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Motor:PWMUDB:sSTSReg:rstSts:stsreg\/status_2
Capture Clock  : \PWM_Motor:PWMUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 9988683p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -1570
--------------------------------------------   -------- 
End-of-path required time (ps)                  9998430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9747
-------------------------------------   ---- 
End-of-path arrival time (ps)           9747
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Motor:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell3       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Motor:PWMUDB:sP16:pwmdp:u0\/z0                datapathcell3   2320   2320  9976003  RISE       1
\PWM_Motor:PWMUDB:sP16:pwmdp:u1\/z0i               datapathcell4      0   2320  9976003  RISE       1
\PWM_Motor:PWMUDB:sP16:pwmdp:u1\/z0_comb           datapathcell4   2960   5280  9976003  RISE       1
\PWM_Motor:PWMUDB:sSTSReg:rstSts:stsreg\/status_2  statusicell3    4467   9747  9988683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Motor:PWMUDB:sSTSReg:rstSts:stsreg\/clock             statusicell3        0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Servo:PWMUDB:sSTSReg:rstSts:stsreg\/status_2
Capture Clock  : \PWM_Servo:PWMUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 9988688p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -1570
--------------------------------------------   -------- 
End-of-path required time (ps)                  9998430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9742
-------------------------------------   ---- 
End-of-path arrival time (ps)           9742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Servo:PWMUDB:sP16:pwmdp:u0\/z0                datapathcell5   2320   2320  9976015  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u1\/z0i               datapathcell6      0   2320  9976015  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u1\/z0_comb           datapathcell6   2960   5280  9976015  RISE       1
\PWM_Servo:PWMUDB:sSTSReg:rstSts:stsreg\/status_2  statusicell4    4462   9742  9988688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Servo:PWMUDB:sSTSReg:rstSts:stsreg\/clock             statusicell4        0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo:PWMUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_580/main_0
Capture Clock  : Net_580/clock_0
Path slack     : 9989533p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6957
-------------------------------------   ---- 
End-of-path arrival time (ps)           6957
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Servo:PWMUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell4        0      0  RISE       1

Data path
pin name                                               model name    delay     AT    slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_Servo:PWMUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4   2580   2580  9987680  RISE       1
Net_580/main_0                                         macrocell8     4377   6957  9989533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_580/clock_0                                            macrocell8          0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor:PWMUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_456/main_0
Capture Clock  : Net_456/clock_0
Path slack     : 9990832p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5658
-------------------------------------   ---- 
End-of-path arrival time (ps)           5658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Motor:PWMUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell3        0      0  RISE       1

Data path
pin name                                               model name    delay     AT    slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_Motor:PWMUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3   2580   2580  9990832  RISE       1
Net_456/main_0                                         macrocell6     3078   5658  9990832  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_456/clock_0                                            macrocell6          0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor:PWMUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \PWM_Motor:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_Motor:PWMUDB:runmode_enable\/clock_0
Path slack     : 9990844p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5646
-------------------------------------   ---- 
End-of-path arrival time (ps)           5646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Motor:PWMUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell3        0      0  RISE       1

Data path
pin name                                               model name    delay     AT    slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_Motor:PWMUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3   2580   2580  9990832  RISE       1
\PWM_Motor:PWMUDB:runmode_enable\/main_0               macrocell27    3066   5646  9990844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Motor:PWMUDB:runmode_enable\/clock_0                  macrocell27         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo:PWMUDB:prevCompare1\/q
Path End       : \PWM_Servo:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_Servo:PWMUDB:status_0\/clock_0
Path slack     : 9992942p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Servo:PWMUDB:prevCompare1\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_Servo:PWMUDB:prevCompare1\/q   macrocell30   1250   1250  9992942  RISE       1
\PWM_Servo:PWMUDB:status_0\/main_1  macrocell32   2298   3548  9992942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Servo:PWMUDB:status_0\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor:PWMUDB:prevCompare1\/q
Path End       : \PWM_Motor:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_Motor:PWMUDB:status_0\/clock_0
Path slack     : 9992945p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Motor:PWMUDB:prevCompare1\/clock_0                    macrocell26         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_Motor:PWMUDB:prevCompare1\/q   macrocell26   1250   1250  9992945  RISE       1
\PWM_Motor:PWMUDB:status_0\/main_1  macrocell28   2295   3545  9992945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Motor:PWMUDB:status_0\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor:PWMUDB:status_0\/q
Path End       : \PWM_Motor:PWMUDB:sSTSReg:rstSts:stsreg\/status_0
Capture Clock  : \PWM_Motor:PWMUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 9994850p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -1570
--------------------------------------------   -------- 
End-of-path required time (ps)                  9998430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3580
-------------------------------------   ---- 
End-of-path arrival time (ps)           3580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Motor:PWMUDB:status_0\/clock_0                        macrocell28         0      0  RISE       1

Data path
pin name                                           model name    delay     AT    slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_Motor:PWMUDB:status_0\/q                      macrocell28    1250   1250  9994850  RISE       1
\PWM_Motor:PWMUDB:sSTSReg:rstSts:stsreg\/status_0  statusicell3   2330   3580  9994850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Motor:PWMUDB:sSTSReg:rstSts:stsreg\/clock             statusicell3        0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo:PWMUDB:status_0\/q
Path End       : \PWM_Servo:PWMUDB:sSTSReg:rstSts:stsreg\/status_0
Capture Clock  : \PWM_Servo:PWMUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 9994867p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -1570
--------------------------------------------   -------- 
End-of-path required time (ps)                  9998430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Servo:PWMUDB:status_0\/clock_0                        macrocell32         0      0  RISE       1

Data path
pin name                                           model name    delay     AT    slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_Servo:PWMUDB:status_0\/q                      macrocell32    1250   1250  9994867  RISE       1
\PWM_Servo:PWMUDB:sSTSReg:rstSts:stsreg\/status_0  statusicell4   2313   3563  9994867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Servo:PWMUDB:sSTSReg:rstSts:stsreg\/clock             statusicell4        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

