<stg><name>dense_resource<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 5, 3, 0>, config15></name>


<trans_list>

<trans id="72" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="80" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="81" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0">
<![CDATA[
entry:0 %br_ln42 = br void %rewind_header

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="5" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
rewind_header:0 %do_init = phi i1 1, void %entry, i1 0, void %for.body12.split.i, i1 1, void %dense_resource_rf_leq_nin<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 5, 3, 0>, config15>.exit

]]></Node>
<StgValue><ssdm name="do_init"/></StgValue>
</operation>

<operation id="6" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
rewind_header:12 %in_index9 = phi i3 0, void %entry, i3 %in_index, void %for.body12.split.i, i3 0, void %dense_resource_rf_leq_nin<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 5, 3, 0>, config15>.exit

]]></Node>
<StgValue><ssdm name="in_index9"/></StgValue>
</operation>

<operation id="7" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
rewind_init:0 %p_read921 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read9

]]></Node>
<StgValue><ssdm name="p_read921"/></StgValue>
</operation>

<operation id="8" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
rewind_init:1 %p_read820 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read8

]]></Node>
<StgValue><ssdm name="p_read820"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
rewind_init:2 %p_read719 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read7

]]></Node>
<StgValue><ssdm name="p_read719"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
rewind_init:3 %p_read618 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read6

]]></Node>
<StgValue><ssdm name="p_read618"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
rewind_init:4 %p_read517 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read5

]]></Node>
<StgValue><ssdm name="p_read517"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
rewind_init:5 %p_read416 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read4

]]></Node>
<StgValue><ssdm name="p_read416"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
rewind_init:6 %p_read315 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read3

]]></Node>
<StgValue><ssdm name="p_read315"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
rewind_init:7 %p_read214 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read2

]]></Node>
<StgValue><ssdm name="p_read214"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
rewind_init:8 %p_read113 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read1

]]></Node>
<StgValue><ssdm name="p_read113"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
rewind_init:9 %p_read12 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read

]]></Node>
<StgValue><ssdm name="p_read12"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
rewind_init:10 %br_ln42 = br void %for.body12.split.i

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="3">
<![CDATA[
for.body12.split.i:11 %zext_ln42 = zext i3 %in_index9

]]></Node>
<StgValue><ssdm name="zext_ln42"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
for.body12.split.i:15 %tmp_1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %in_index9, i1 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="5" op_0_bw="4">
<![CDATA[
for.body12.split.i:16 %p_cast = zext i4 %tmp_1

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="4" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body12.split.i:17 %w15_V_addr = getelementptr i9 %w15_V, i64 0, i64 %zext_ln42

]]></Node>
<StgValue><ssdm name="w15_V_addr"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="9" op_0_bw="4">
<![CDATA[
for.body12.split.i:18 %w_V = load i4 %w15_V_addr

]]></Node>
<StgValue><ssdm name="w_V"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body12.split.i:24 %empty_32 = add i5 %p_cast, i5 10

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="4" op_0_bw="4" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body12.split.i:25 %tmp_2 = partselect i4 @_ssdm_op_PartSelect.i4.i5.i32.i32, i5 %empty_32, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="4">
<![CDATA[
for.body12.split.i:26 %p_cast3 = zext i4 %tmp_2

]]></Node>
<StgValue><ssdm name="p_cast3"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="4" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body12.split.i:27 %w15_V_addr_1 = getelementptr i9 %w15_V, i64 0, i64 %p_cast3

]]></Node>
<StgValue><ssdm name="w15_V_addr_1"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="9" op_0_bw="4">
<![CDATA[
for.body12.split.i:28 %w_V_1 = load i4 %w15_V_addr_1

]]></Node>
<StgValue><ssdm name="w_V_1"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body12.split.i:35 %in_index = add i3 %in_index9, i3 1

]]></Node>
<StgValue><ssdm name="in_index"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body12.split.i:36 %icmp_ln42 = icmp_eq  i3 %in_index9, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln42"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body12.split.i:37 %br_ln42 = br i1 %icmp_ln42, void %rewind_header, void %dense_resource_rf_leq_nin<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 5, 3, 0>, config15>.exit

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
dense_resource_rf_leq_nin<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 5, 3, 0>, config15>.exit:1 %br_ln246 = br void %rewind_header

]]></Node>
<StgValue><ssdm name="br_ln246"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
rewind_header:1 %p_read12_rewind = phi i8 0, void %entry, i8 %p_read12_phi, void %for.body12.split.i, i8 0, void %dense_resource_rf_leq_nin<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 5, 3, 0>, config15>.exit

]]></Node>
<StgValue><ssdm name="p_read12_rewind"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
rewind_header:2 %p_read113_rewind = phi i8 0, void %entry, i8 %p_read113_phi, void %for.body12.split.i, i8 0, void %dense_resource_rf_leq_nin<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 5, 3, 0>, config15>.exit

]]></Node>
<StgValue><ssdm name="p_read113_rewind"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
rewind_header:3 %p_read214_rewind = phi i8 0, void %entry, i8 %p_read214_phi, void %for.body12.split.i, i8 0, void %dense_resource_rf_leq_nin<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 5, 3, 0>, config15>.exit

]]></Node>
<StgValue><ssdm name="p_read214_rewind"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
rewind_header:4 %p_read315_rewind = phi i8 0, void %entry, i8 %p_read315_phi, void %for.body12.split.i, i8 0, void %dense_resource_rf_leq_nin<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 5, 3, 0>, config15>.exit

]]></Node>
<StgValue><ssdm name="p_read315_rewind"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
rewind_header:5 %p_read416_rewind = phi i8 0, void %entry, i8 %p_read416_phi, void %for.body12.split.i, i8 0, void %dense_resource_rf_leq_nin<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 5, 3, 0>, config15>.exit

]]></Node>
<StgValue><ssdm name="p_read416_rewind"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
rewind_header:6 %p_read517_rewind = phi i8 0, void %entry, i8 %p_read517_phi, void %for.body12.split.i, i8 0, void %dense_resource_rf_leq_nin<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 5, 3, 0>, config15>.exit

]]></Node>
<StgValue><ssdm name="p_read517_rewind"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
rewind_header:7 %p_read618_rewind = phi i8 0, void %entry, i8 %p_read618_phi, void %for.body12.split.i, i8 0, void %dense_resource_rf_leq_nin<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 5, 3, 0>, config15>.exit

]]></Node>
<StgValue><ssdm name="p_read618_rewind"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
rewind_header:8 %p_read719_rewind = phi i8 0, void %entry, i8 %p_read719_phi, void %for.body12.split.i, i8 0, void %dense_resource_rf_leq_nin<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 5, 3, 0>, config15>.exit

]]></Node>
<StgValue><ssdm name="p_read719_rewind"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
rewind_header:9 %p_read820_rewind = phi i8 0, void %entry, i8 %p_read820_phi, void %for.body12.split.i, i8 0, void %dense_resource_rf_leq_nin<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 5, 3, 0>, config15>.exit

]]></Node>
<StgValue><ssdm name="p_read820_rewind"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
rewind_header:10 %p_read921_rewind = phi i8 0, void %entry, i8 %p_read921_phi, void %for.body12.split.i, i8 0, void %dense_resource_rf_leq_nin<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 5, 3, 0>, config15>.exit

]]></Node>
<StgValue><ssdm name="p_read921_rewind"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0" op_4_bw="9" op_5_bw="0">
<![CDATA[
rewind_header:11 %res_010 = phi i9 6, void %entry, i9 %add_ln813_1, void %for.body12.split.i, i9 6, void %dense_resource_rf_leq_nin<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 5, 3, 0>, config15>.exit

]]></Node>
<StgValue><ssdm name="res_010"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
rewind_header:13 %br_ln0 = br i1 %do_init, void %for.body12.split.i, void %rewind_init

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.body12.split.i:0 %p_read12_phi = phi i8 %p_read12, void %rewind_init, i8 %p_read12_rewind, void %rewind_header

]]></Node>
<StgValue><ssdm name="p_read12_phi"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.body12.split.i:1 %p_read113_phi = phi i8 %p_read113, void %rewind_init, i8 %p_read113_rewind, void %rewind_header

]]></Node>
<StgValue><ssdm name="p_read113_phi"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.body12.split.i:2 %p_read214_phi = phi i8 %p_read214, void %rewind_init, i8 %p_read214_rewind, void %rewind_header

]]></Node>
<StgValue><ssdm name="p_read214_phi"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.body12.split.i:3 %p_read315_phi = phi i8 %p_read315, void %rewind_init, i8 %p_read315_rewind, void %rewind_header

]]></Node>
<StgValue><ssdm name="p_read315_phi"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.body12.split.i:4 %p_read416_phi = phi i8 %p_read416, void %rewind_init, i8 %p_read416_rewind, void %rewind_header

]]></Node>
<StgValue><ssdm name="p_read416_phi"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.body12.split.i:5 %p_read517_phi = phi i8 %p_read517, void %rewind_init, i8 %p_read517_rewind, void %rewind_header

]]></Node>
<StgValue><ssdm name="p_read517_phi"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.body12.split.i:6 %p_read618_phi = phi i8 %p_read618, void %rewind_init, i8 %p_read618_rewind, void %rewind_header

]]></Node>
<StgValue><ssdm name="p_read618_phi"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.body12.split.i:7 %p_read719_phi = phi i8 %p_read719, void %rewind_init, i8 %p_read719_rewind, void %rewind_header

]]></Node>
<StgValue><ssdm name="p_read719_phi"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.body12.split.i:8 %p_read820_phi = phi i8 %p_read820, void %rewind_init, i8 %p_read820_rewind, void %rewind_header

]]></Node>
<StgValue><ssdm name="p_read820_phi"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.body12.split.i:9 %p_read921_phi = phi i8 %p_read921, void %rewind_init, i8 %p_read921_rewind, void %rewind_header

]]></Node>
<StgValue><ssdm name="p_read921_phi"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body12.split.i:10 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body12.split.i:12 %specpipeline_ln43 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln43"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body12.split.i:13 %specloopname_ln45 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln45"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="3">
<![CDATA[
for.body12.split.i:14 %tmp = mux i8 @_ssdm_op_Mux.ap_auto.5i8.i3, i8 %p_read12_phi, i8 %p_read113_phi, i8 %p_read214_phi, i8 %p_read315_phi, i8 %p_read416_phi, i3 %in_index9

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="9" op_0_bw="4">
<![CDATA[
for.body12.split.i:18 %w_V = load i4 %w15_V_addr

]]></Node>
<StgValue><ssdm name="w_V"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="15" op_0_bw="8">
<![CDATA[
for.body12.split.i:19 %zext_ln1270 = zext i8 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln1270"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="15" op_0_bw="9">
<![CDATA[
for.body12.split.i:20 %sext_ln1270 = sext i9 %w_V

]]></Node>
<StgValue><ssdm name="sext_ln1270"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.body12.split.i:21 %mul_ln1270 = mul i15 %sext_ln1270, i15 %zext_ln1270

]]></Node>
<StgValue><ssdm name="mul_ln1270"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="9" op_0_bw="9" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body12.split.i:22 %trunc_ln = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln1270, i32 6, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="3">
<![CDATA[
for.body12.split.i:23 %tmp_s = mux i8 @_ssdm_op_Mux.ap_auto.5i8.i3, i8 %p_read517_phi, i8 %p_read618_phi, i8 %p_read719_phi, i8 %p_read820_phi, i8 %p_read921_phi, i3 %in_index9

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="9" op_0_bw="4">
<![CDATA[
for.body12.split.i:28 %w_V_1 = load i4 %w15_V_addr_1

]]></Node>
<StgValue><ssdm name="w_V_1"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="15" op_0_bw="8">
<![CDATA[
for.body12.split.i:29 %zext_ln1270_1 = zext i8 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln1270_1"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="15" op_0_bw="9">
<![CDATA[
for.body12.split.i:30 %sext_ln1270_1 = sext i9 %w_V_1

]]></Node>
<StgValue><ssdm name="sext_ln1270_1"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.body12.split.i:31 %mul_ln1270_1 = mul i15 %sext_ln1270_1, i15 %zext_ln1270_1

]]></Node>
<StgValue><ssdm name="mul_ln1270_1"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="9" op_0_bw="9" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body12.split.i:32 %trunc_ln818_1 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln1270_1, i32 6, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln818_1"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body12.split.i:33 %add_ln813 = add i9 %trunc_ln818_1, i9 %trunc_ln

]]></Node>
<StgValue><ssdm name="add_ln813"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body12.split.i:34 %add_ln813_1 = add i9 %res_010, i9 %add_ln813

]]></Node>
<StgValue><ssdm name="add_ln813_1"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="9">
<![CDATA[
dense_resource_rf_leq_nin<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 5, 3, 0>, config15>.exit:0 %return_ln246 = return void @_ssdm_op_Return, i9 %add_ln813_1

]]></Node>
<StgValue><ssdm name="return_ln246"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
