<?xml version="1.0" encoding="UTF-8" ?>
<!-- *************************************************************************************
FILE DESCRIPTION
Max Top 5 critical clocks will be reported. For rest user needs to refer to Detailed report
*******************************************************************************************-->
<report_table display_priority="2" name="Timing Summary">
<report_link name="Detailed report">
<data>D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\impl1\synlog\Memoria_RAM_impl1_fpga_mapper.srr</data>
<title>START OF TIMING REPORT</title>
</report_link>
<row>
<data tcl_name="clock_name">Clock Name</data>
<data tcl_name="req_freq">Req Freq</data>
<data tcl_name="est_freq">Est Freq</data>
<data tcl_name="slack">Slack</data>
</row>
<row>
<data>clk_deb|Qaux_derived_clock[14]</data>
<data>2.1 MHz</data>
<data>1740.0 MHz</data>
<data>960.389</data>
</row>
<row>
<data>m_ram|clk_w_1_inferred_clock</data>
<data>100.0 MHz</data>
<data>928.2 MHz</data>
<data>8.923</data>
</row>
<row>
<data>osc00|osc_inferred_clock</data>
<data>2.1 MHz</data>
<data>198.9 MHz</data>
<data>475.741</data>
</row>
<row>
<data>System</data>
<data>100.0 MHz</data>
<data>NA</data>
<data>NA</data>
</row>
</report_table>
