verilog xil_defaultlib --include "/opt/Xilinx/Vivado/2023.2/data/xilinx_vip/include" --include "../../../../sa.gen/sources_1/bd/bd_bram_tmr/ipshared/ec67/hdl" --include "../../../../sa.gen/sources_1/bd/bd_bram_tmr/ipshared/6b2b/hdl" --include "../../../../sa.gen/sources_1/bd/bd_bram_tmr/ipshared/971c/hdl/verilog" --include "../../../../sa.gen/sources_1/bd/bd_bram_tmr/ip/bd_bram_tmr_shell_top_0_0_1/drivers/shell_top_v1_0/src" \
"../../../bd/bd_bram_tmr/ip/bd_bram_tmr_processing_system7_0_0_1/sim/bd_bram_tmr_processing_system7_0_0.v" \
"../../../../sa.gen/sources_1/bd/bd_bram_tmr/ipshared/971c/hdl/verilog/shell_top_ap_s_axi.v" \
"../../../../sa.gen/sources_1/bd/bd_bram_tmr/ipshared/971c/hdl/verilog/shell_top_aw_m_axi.v" \
"../../../../sa.gen/sources_1/bd/bd_bram_tmr/ipshared/971c/hdl/verilog/shell_top_bi_m_axi.v" \
"../../../../sa.gen/sources_1/bd/bd_bram_tmr/ipshared/971c/hdl/verilog/shell_top_Block_entry61_proc.v" \
"../../../../sa.gen/sources_1/bd/bd_bram_tmr/ipshared/971c/hdl/verilog/shell_top_ca_m_axi.v" \
"../../../../sa.gen/sources_1/bd/bd_bram_tmr/ipshared/971c/hdl/verilog/shell_top_control_s_axi.v" \
"../../../../sa.gen/sources_1/bd/bd_bram_tmr/ipshared/971c/hdl/verilog/shell_top_fifo_w13_d2_S.v" \
"../../../../sa.gen/sources_1/bd/bd_bram_tmr/ipshared/971c/hdl/verilog/shell_top_fifo_w17_d2_S.v" \
"../../../../sa.gen/sources_1/bd/bd_bram_tmr/ipshared/971c/hdl/verilog/shell_top_fifo_w18_d2_S.v" \
"../../../../sa.gen/sources_1/bd/bd_bram_tmr/ipshared/971c/hdl/verilog/shell_top_fifo_w19_d2_S.v" \
"../../../../sa.gen/sources_1/bd/bd_bram_tmr/ipshared/971c/hdl/verilog/shell_top_fifo_w32_d2_S.v" \
"../../../../sa.gen/sources_1/bd/bd_bram_tmr/ipshared/971c/hdl/verilog/shell_top_flow_control_loop_pipe_sequential_init.v" \
"../../../../sa.gen/sources_1/bd/bd_bram_tmr/ipshared/971c/hdl/verilog/shell_top_hls_deadlock_detection_unit.v" \
"../../../../sa.gen/sources_1/bd/bd_bram_tmr/ipshared/971c/hdl/verilog/shell_top_Loop_VITIS_LOOP_144_1_proc.v" \
"../../../../sa.gen/sources_1/bd/bd_bram_tmr/ipshared/971c/hdl/verilog/shell_top_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3.v" \
"../../../../sa.gen/sources_1/bd/bd_bram_tmr/ipshared/971c/hdl/verilog/shell_top_mac_muladd_8ns_8s_20s_20_4_1.v" \
"../../../../sa.gen/sources_1/bd/bd_bram_tmr/ipshared/971c/hdl/verilog/shell_top_mac_muladd_8s_8ns_20s_20_4_1.v" \
"../../../../sa.gen/sources_1/bd/bd_bram_tmr/ipshared/971c/hdl/verilog/shell_top_mul_13ns_13ns_26_1_1.v" \
"../../../../sa.gen/sources_1/bd/bd_bram_tmr/ipshared/971c/hdl/verilog/shell_top_mul_16ns_13ns_27_1_1.v" \
"../../../../sa.gen/sources_1/bd/bd_bram_tmr/ipshared/971c/hdl/verilog/shell_top_mul_16ns_13ns_29_1_1.v" \
"../../../../sa.gen/sources_1/bd/bd_bram_tmr/ipshared/971c/hdl/verilog/shell_top_mul_17s_32s_32_2_1.v" \
"../../../../sa.gen/sources_1/bd/bd_bram_tmr/ipshared/971c/hdl/verilog/shell_top_sa_reset.v" \
"../../../../sa.gen/sources_1/bd/bd_bram_tmr/ipshared/971c/hdl/verilog/shell_top_sa_store.v" \
"../../../../sa.gen/sources_1/bd/bd_bram_tmr/ipshared/971c/hdl/verilog/shell_top.v" \
"../../../bd/bd_bram_tmr/ip/bd_bram_tmr_shell_top_0_0_1/sim/bd_bram_tmr_shell_top_0_0.v" \
"../../../bd/bd_bram_tmr/ip/bd_bram_tmr_xbar_0_1/sim/bd_bram_tmr_xbar_0.v" \
"../../../bd/bd_bram_tmr/ip/bd_bram_tmr_blk_mem_gen_0_0_1/sim/bd_bram_tmr_blk_mem_gen_0_0.v" \
"../../../bd/bd_bram_tmr/ip/bd_bram_tmr_blk_mem_gen_1_0/sim/bd_bram_tmr_blk_mem_gen_1_0.v" \
"../../../bd/bd_bram_tmr/ip/bd_bram_tmr_blk_mem_gen_2_0/sim/bd_bram_tmr_blk_mem_gen_2_0.v" \
"../../../bd/bd_bram_tmr/ip/bd_bram_tmr_xbar_1/sim/bd_bram_tmr_xbar_1.v" \
"../../../bd/bd_bram_tmr/ip/bd_bram_tmr_xbar_2_1/sim/bd_bram_tmr_xbar_2.v" \
"../../../bd/bd_bram_tmr/ip/bd_bram_tmr_xbar_3/sim/bd_bram_tmr_xbar_3.v" \
"../../../bd/bd_bram_tmr/sim/bd_bram_tmr.v" \
"../../../bd/bd_bram_tmr/ip/bd_bram_tmr_auto_pc_2_1/sim/bd_bram_tmr_auto_pc_2.v" \
"../../../bd/bd_bram_tmr/ip/bd_bram_tmr_auto_pc_0_1/sim/bd_bram_tmr_auto_pc_0.v" \
"../../../bd/bd_bram_tmr/ip/bd_bram_tmr_auto_pc_1_1/sim/bd_bram_tmr_auto_pc_1.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
