/******************************************************************************
 * Generated Cpp template for simulation primitives.
 * Author: Benedek Racz
 ******************************************************************************/

#include "NetFlow.h"
#include "sim_types.h"

namespace CPrimitives {

	class X_PCIE_3_0{

		//Verilog Parameters:
		parameter_string_t LOC;
		parameter_enum_t ARI_CAP_ENABLE;
		parameter_enum_t AXISTEN_IF_CC_ALIGNMENT_MODE;
		parameter_enum_t AXISTEN_IF_CC_PARITY_CHK;
		parameter_enum_t AXISTEN_IF_CQ_ALIGNMENT_MODE;
		parameter_enum_t AXISTEN_IF_ENABLE_CLIENT_TAG;
		parameter_int_t AXISTEN_IF_ENABLE_MSG_ROUTE;
		parameter_enum_t AXISTEN_IF_ENABLE_RX_MSG_INTFC;
		parameter_enum_t AXISTEN_IF_RC_ALIGNMENT_MODE;
		parameter_enum_t AXISTEN_IF_RC_STRADDLE;
		parameter_enum_t AXISTEN_IF_RQ_ALIGNMENT_MODE;
		parameter_enum_t AXISTEN_IF_RQ_PARITY_CHK;
		parameter_int_t AXISTEN_IF_WIDTH;
		parameter_enum_t CRM_CORE_CLK_FREQ_500;
		parameter_int_t CRM_USER_CLK_FREQ;
		parameter_int_t DNSTREAM_LINK_NUM;
		parameter_int_t GEN3_PCS_AUTO_REALIGN;
		parameter_enum_t GEN3_PCS_RX_ELECIDLE_INTERNAL;
		parameter_int_t LL_ACK_TIMEOUT;
		parameter_enum_t LL_ACK_TIMEOUT_EN;
		parameter_int_t LL_ACK_TIMEOUT_FUNC;
		parameter_int_t LL_CPL_FC_UPDATE_TIMER;
		parameter_enum_t LL_CPL_FC_UPDATE_TIMER_OVERRIDE;
		parameter_int_t LL_FC_UPDATE_TIMER;
		parameter_enum_t LL_FC_UPDATE_TIMER_OVERRIDE;
		parameter_int_t LL_NP_FC_UPDATE_TIMER;
		parameter_enum_t LL_NP_FC_UPDATE_TIMER_OVERRIDE;
		parameter_int_t LL_P_FC_UPDATE_TIMER;
		parameter_enum_t LL_P_FC_UPDATE_TIMER_OVERRIDE;
		parameter_int_t LL_REPLAY_TIMEOUT;
		parameter_enum_t LL_REPLAY_TIMEOUT_EN;
		parameter_int_t LL_REPLAY_TIMEOUT_FUNC;
		parameter_int_t LTR_TX_MESSAGE_MINIMUM_INTERVAL;
		parameter_enum_t LTR_TX_MESSAGE_ON_FUNC_POWER_STATE_CHANGE;
		parameter_enum_t LTR_TX_MESSAGE_ON_LTR_ENABLE;
		parameter_enum_t PF0_AER_CAP_ECRC_CHECK_CAPABLE;
		parameter_enum_t PF0_AER_CAP_ECRC_GEN_CAPABLE;
		parameter_int_t PF0_AER_CAP_NEXTPTR;
		parameter_int_t PF0_ARI_CAP_NEXTPTR;
		parameter_int_t PF0_ARI_CAP_NEXT_FUNC;
		parameter_int_t PF0_ARI_CAP_VER;
		parameter_int_t PF0_BAR0_APERTURE_SIZE;
		parameter_int_t PF0_BAR0_CONTROL;
		parameter_int_t PF0_BAR1_APERTURE_SIZE;
		parameter_int_t PF0_BAR1_CONTROL;
		parameter_int_t PF0_BAR2_APERTURE_SIZE;
		parameter_int_t PF0_BAR2_CONTROL;
		parameter_int_t PF0_BAR3_APERTURE_SIZE;
		parameter_int_t PF0_BAR3_CONTROL;
		parameter_int_t PF0_BAR4_APERTURE_SIZE;
		parameter_int_t PF0_BAR4_CONTROL;
		parameter_int_t PF0_BAR5_APERTURE_SIZE;
		parameter_int_t PF0_BAR5_CONTROL;
		parameter_int_t PF0_BIST_REGISTER;
		parameter_int_t PF0_CAPABILITY_POINTER;
		parameter_int_t PF0_CLASS_CODE;
		parameter_int_t PF0_DEVICE_ID;
		parameter_enum_t PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT;
		parameter_enum_t PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT;
		parameter_enum_t PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT;
		parameter_enum_t PF0_DEV_CAP2_CPL_TIMEOUT_DISABLE;
		parameter_enum_t PF0_DEV_CAP2_LTR_SUPPORT;
		parameter_int_t PF0_DEV_CAP2_OBFF_SUPPORT;
		parameter_enum_t PF0_DEV_CAP2_TPH_COMPLETER_SUPPORT;
		parameter_int_t PF0_DEV_CAP_ENDPOINT_L0S_LATENCY;
		parameter_int_t PF0_DEV_CAP_ENDPOINT_L1_LATENCY;
		parameter_enum_t PF0_DEV_CAP_EXT_TAG_SUPPORTED;
		parameter_enum_t PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE;
		parameter_int_t PF0_DEV_CAP_MAX_PAYLOAD_SIZE;
		parameter_int_t PF0_DPA_CAP_NEXTPTR;
		parameter_int_t PF0_DPA_CAP_SUB_STATE_CONTROL;
		parameter_enum_t PF0_DPA_CAP_SUB_STATE_CONTROL_EN;
		parameter_int_t PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION0;
		parameter_int_t PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION1;
		parameter_int_t PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION2;
		parameter_int_t PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION3;
		parameter_int_t PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION4;
		parameter_int_t PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION5;
		parameter_int_t PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION6;
		parameter_int_t PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION7;
		parameter_int_t PF0_DPA_CAP_VER;
		parameter_int_t PF0_DSN_CAP_NEXTPTR;
		parameter_int_t PF0_EXPANSION_ROM_APERTURE_SIZE;
		parameter_enum_t PF0_EXPANSION_ROM_ENABLE;
		parameter_int_t PF0_INTERRUPT_LINE;
		parameter_int_t PF0_INTERRUPT_PIN;
		parameter_int_t PF0_LINK_CAP_ASPM_SUPPORT;
		parameter_int_t PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1;
		parameter_int_t PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2;
		parameter_int_t PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN3;
		parameter_int_t PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN1;
		parameter_int_t PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN2;
		parameter_int_t PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN3;
		parameter_int_t PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1;
		parameter_int_t PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2;
		parameter_int_t PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN3;
		parameter_int_t PF0_LINK_CAP_L1_EXIT_LATENCY_GEN1;
		parameter_int_t PF0_LINK_CAP_L1_EXIT_LATENCY_GEN2;
		parameter_int_t PF0_LINK_CAP_L1_EXIT_LATENCY_GEN3;
		parameter_enum_t PF0_LINK_STATUS_SLOT_CLOCK_CONFIG;
		parameter_int_t PF0_LTR_CAP_MAX_NOSNOOP_LAT;
		parameter_int_t PF0_LTR_CAP_MAX_SNOOP_LAT;
		parameter_int_t PF0_LTR_CAP_NEXTPTR;
		parameter_int_t PF0_LTR_CAP_VER;
		parameter_int_t PF0_MSIX_CAP_NEXTPTR;
		parameter_int_t PF0_MSIX_CAP_PBA_BIR;
		parameter_int_t PF0_MSIX_CAP_PBA_OFFSET;
		parameter_int_t PF0_MSIX_CAP_TABLE_BIR;
		parameter_int_t PF0_MSIX_CAP_TABLE_OFFSET;
		parameter_int_t PF0_MSIX_CAP_TABLE_SIZE;
		parameter_int_t PF0_MSI_CAP_MULTIMSGCAP;
		parameter_int_t PF0_MSI_CAP_NEXTPTR;
		parameter_int_t PF0_PB_CAP_NEXTPTR;
		parameter_enum_t PF0_PB_CAP_SYSTEM_ALLOCATED;
		parameter_int_t PF0_PB_CAP_VER;
		parameter_int_t PF0_PM_CAP_ID;
		parameter_int_t PF0_PM_CAP_NEXTPTR;
		parameter_enum_t PF0_PM_CAP_PMESUPPORT_D0;
		parameter_enum_t PF0_PM_CAP_PMESUPPORT_D1;
		parameter_enum_t PF0_PM_CAP_PMESUPPORT_D3HOT;
		parameter_enum_t PF0_PM_CAP_SUPP_D1_STATE;
		parameter_int_t PF0_PM_CAP_VER_ID;
		parameter_enum_t PF0_PM_CSR_NOSOFTRESET;
		parameter_enum_t PF0_RBAR_CAP_ENABLE;
		parameter_int_t PF0_RBAR_CAP_INDEX0;
		parameter_int_t PF0_RBAR_CAP_INDEX1;
		parameter_int_t PF0_RBAR_CAP_INDEX2;
		parameter_int_t PF0_RBAR_CAP_NEXTPTR;
		parameter_int_t PF0_RBAR_CAP_SIZE0;
		parameter_int_t PF0_RBAR_CAP_SIZE1;
		parameter_int_t PF0_RBAR_CAP_SIZE2;
		parameter_int_t PF0_RBAR_CAP_VER;
		parameter_int_t PF0_RBAR_NUM;
		parameter_int_t PF0_REVISION_ID;
		parameter_int_t PF0_SRIOV_BAR0_APERTURE_SIZE;
		parameter_int_t PF0_SRIOV_BAR0_CONTROL;
		parameter_int_t PF0_SRIOV_BAR1_APERTURE_SIZE;
		parameter_int_t PF0_SRIOV_BAR1_CONTROL;
		parameter_int_t PF0_SRIOV_BAR2_APERTURE_SIZE;
		parameter_int_t PF0_SRIOV_BAR2_CONTROL;
		parameter_int_t PF0_SRIOV_BAR3_APERTURE_SIZE;
		parameter_int_t PF0_SRIOV_BAR3_CONTROL;
		parameter_int_t PF0_SRIOV_BAR4_APERTURE_SIZE;
		parameter_int_t PF0_SRIOV_BAR4_CONTROL;
		parameter_int_t PF0_SRIOV_BAR5_APERTURE_SIZE;
		parameter_int_t PF0_SRIOV_BAR5_CONTROL;
		parameter_int_t PF0_SRIOV_CAP_INITIAL_VF;
		parameter_int_t PF0_SRIOV_CAP_NEXTPTR;
		parameter_int_t PF0_SRIOV_CAP_TOTAL_VF;
		parameter_int_t PF0_SRIOV_CAP_VER;
		parameter_int_t PF0_SRIOV_FIRST_VF_OFFSET;
		parameter_int_t PF0_SRIOV_FUNC_DEP_LINK;
		parameter_int_t PF0_SRIOV_SUPPORTED_PAGE_SIZE;
		parameter_int_t PF0_SRIOV_VF_DEVICE_ID;
		parameter_int_t PF0_SUBSYSTEM_ID;
		parameter_enum_t PF0_TPHR_CAP_DEV_SPECIFIC_MODE;
		parameter_enum_t PF0_TPHR_CAP_ENABLE;
		parameter_enum_t PF0_TPHR_CAP_INT_VEC_MODE;
		parameter_int_t PF0_TPHR_CAP_NEXTPTR;
		parameter_int_t PF0_TPHR_CAP_ST_MODE_SEL;
		parameter_int_t PF0_TPHR_CAP_ST_TABLE_LOC;
		parameter_int_t PF0_TPHR_CAP_ST_TABLE_SIZE;
		parameter_int_t PF0_TPHR_CAP_VER;
		parameter_int_t PF0_VC_CAP_NEXTPTR;
		parameter_int_t PF0_VC_CAP_VER;
		parameter_enum_t PF1_AER_CAP_ECRC_CHECK_CAPABLE;
		parameter_enum_t PF1_AER_CAP_ECRC_GEN_CAPABLE;
		parameter_int_t PF1_AER_CAP_NEXTPTR;
		parameter_int_t PF1_ARI_CAP_NEXTPTR;
		parameter_int_t PF1_ARI_CAP_NEXT_FUNC;
		parameter_int_t PF1_BAR0_APERTURE_SIZE;
		parameter_int_t PF1_BAR0_CONTROL;
		parameter_int_t PF1_BAR1_APERTURE_SIZE;
		parameter_int_t PF1_BAR1_CONTROL;
		parameter_int_t PF1_BAR2_APERTURE_SIZE;
		parameter_int_t PF1_BAR2_CONTROL;
		parameter_int_t PF1_BAR3_APERTURE_SIZE;
		parameter_int_t PF1_BAR3_CONTROL;
		parameter_int_t PF1_BAR4_APERTURE_SIZE;
		parameter_int_t PF1_BAR4_CONTROL;
		parameter_int_t PF1_BAR5_APERTURE_SIZE;
		parameter_int_t PF1_BAR5_CONTROL;
		parameter_int_t PF1_BIST_REGISTER;
		parameter_int_t PF1_CAPABILITY_POINTER;
		parameter_int_t PF1_CLASS_CODE;
		parameter_int_t PF1_DEVICE_ID;
		parameter_int_t PF1_DEV_CAP_MAX_PAYLOAD_SIZE;
		parameter_int_t PF1_DPA_CAP_NEXTPTR;
		parameter_int_t PF1_DPA_CAP_SUB_STATE_CONTROL;
		parameter_enum_t PF1_DPA_CAP_SUB_STATE_CONTROL_EN;
		parameter_int_t PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION0;
		parameter_int_t PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION1;
		parameter_int_t PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION2;
		parameter_int_t PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION3;
		parameter_int_t PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION4;
		parameter_int_t PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION5;
		parameter_int_t PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION6;
		parameter_int_t PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION7;
		parameter_int_t PF1_DPA_CAP_VER;
		parameter_int_t PF1_DSN_CAP_NEXTPTR;
		parameter_int_t PF1_EXPANSION_ROM_APERTURE_SIZE;
		parameter_enum_t PF1_EXPANSION_ROM_ENABLE;
		parameter_int_t PF1_INTERRUPT_LINE;
		parameter_int_t PF1_INTERRUPT_PIN;
		parameter_int_t PF1_MSIX_CAP_NEXTPTR;
		parameter_int_t PF1_MSIX_CAP_PBA_BIR;
		parameter_int_t PF1_MSIX_CAP_PBA_OFFSET;
		parameter_int_t PF1_MSIX_CAP_TABLE_BIR;
		parameter_int_t PF1_MSIX_CAP_TABLE_OFFSET;
		parameter_int_t PF1_MSIX_CAP_TABLE_SIZE;
		parameter_int_t PF1_MSI_CAP_MULTIMSGCAP;
		parameter_int_t PF1_MSI_CAP_NEXTPTR;
		parameter_int_t PF1_PB_CAP_NEXTPTR;
		parameter_enum_t PF1_PB_CAP_SYSTEM_ALLOCATED;
		parameter_int_t PF1_PB_CAP_VER;
		parameter_int_t PF1_PM_CAP_ID;
		parameter_int_t PF1_PM_CAP_NEXTPTR;
		parameter_int_t PF1_PM_CAP_VER_ID;
		parameter_enum_t PF1_RBAR_CAP_ENABLE;
		parameter_int_t PF1_RBAR_CAP_INDEX0;
		parameter_int_t PF1_RBAR_CAP_INDEX1;
		parameter_int_t PF1_RBAR_CAP_INDEX2;
		parameter_int_t PF1_RBAR_CAP_NEXTPTR;
		parameter_int_t PF1_RBAR_CAP_SIZE0;
		parameter_int_t PF1_RBAR_CAP_SIZE1;
		parameter_int_t PF1_RBAR_CAP_SIZE2;
		parameter_int_t PF1_RBAR_CAP_VER;
		parameter_int_t PF1_RBAR_NUM;
		parameter_int_t PF1_REVISION_ID;
		parameter_int_t PF1_SRIOV_BAR0_APERTURE_SIZE;
		parameter_int_t PF1_SRIOV_BAR0_CONTROL;
		parameter_int_t PF1_SRIOV_BAR1_APERTURE_SIZE;
		parameter_int_t PF1_SRIOV_BAR1_CONTROL;
		parameter_int_t PF1_SRIOV_BAR2_APERTURE_SIZE;
		parameter_int_t PF1_SRIOV_BAR2_CONTROL;
		parameter_int_t PF1_SRIOV_BAR3_APERTURE_SIZE;
		parameter_int_t PF1_SRIOV_BAR3_CONTROL;
		parameter_int_t PF1_SRIOV_BAR4_APERTURE_SIZE;
		parameter_int_t PF1_SRIOV_BAR4_CONTROL;
		parameter_int_t PF1_SRIOV_BAR5_APERTURE_SIZE;
		parameter_int_t PF1_SRIOV_BAR5_CONTROL;
		parameter_int_t PF1_SRIOV_CAP_INITIAL_VF;
		parameter_int_t PF1_SRIOV_CAP_NEXTPTR;
		parameter_int_t PF1_SRIOV_CAP_TOTAL_VF;
		parameter_int_t PF1_SRIOV_CAP_VER;
		parameter_int_t PF1_SRIOV_FIRST_VF_OFFSET;
		parameter_int_t PF1_SRIOV_FUNC_DEP_LINK;
		parameter_int_t PF1_SRIOV_SUPPORTED_PAGE_SIZE;
		parameter_int_t PF1_SRIOV_VF_DEVICE_ID;
		parameter_int_t PF1_SUBSYSTEM_ID;
		parameter_enum_t PF1_TPHR_CAP_DEV_SPECIFIC_MODE;
		parameter_enum_t PF1_TPHR_CAP_ENABLE;
		parameter_enum_t PF1_TPHR_CAP_INT_VEC_MODE;
		parameter_int_t PF1_TPHR_CAP_NEXTPTR;
		parameter_int_t PF1_TPHR_CAP_ST_MODE_SEL;
		parameter_int_t PF1_TPHR_CAP_ST_TABLE_LOC;
		parameter_int_t PF1_TPHR_CAP_ST_TABLE_SIZE;
		parameter_int_t PF1_TPHR_CAP_VER;
		parameter_enum_t PL_DISABLE_EI_INFER_IN_L0;
		parameter_enum_t PL_DISABLE_GEN3_DC_BALANCE;
		parameter_enum_t PL_DISABLE_SCRAMBLING;
		parameter_enum_t PL_DISABLE_UPCONFIG_CAPABLE;
		parameter_enum_t PL_EQ_ADAPT_DISABLE_COEFF_CHECK;
		parameter_enum_t PL_EQ_ADAPT_DISABLE_PRESET_CHECK;
		parameter_int_t PL_EQ_ADAPT_ITER_COUNT;
		parameter_int_t PL_EQ_ADAPT_REJECT_RETRY_COUNT;
		parameter_enum_t PL_EQ_BYPASS_PHASE23;
		parameter_enum_t PL_EQ_SHORT_ADAPT_PHASE;
		parameter_int_t PL_LANE0_EQ_CONTROL;
		parameter_int_t PL_LANE1_EQ_CONTROL;
		parameter_int_t PL_LANE2_EQ_CONTROL;
		parameter_int_t PL_LANE3_EQ_CONTROL;
		parameter_int_t PL_LANE4_EQ_CONTROL;
		parameter_int_t PL_LANE5_EQ_CONTROL;
		parameter_int_t PL_LANE6_EQ_CONTROL;
		parameter_int_t PL_LANE7_EQ_CONTROL;
		parameter_int_t PL_LINK_CAP_MAX_LINK_SPEED;
		parameter_int_t PL_LINK_CAP_MAX_LINK_WIDTH;
		parameter_int_t PL_N_FTS_COMCLK_GEN1;
		parameter_int_t PL_N_FTS_COMCLK_GEN2;
		parameter_int_t PL_N_FTS_COMCLK_GEN3;
		parameter_int_t PL_N_FTS_GEN1;
		parameter_int_t PL_N_FTS_GEN2;
		parameter_int_t PL_N_FTS_GEN3;
		parameter_enum_t PL_SIM_FAST_LINK_TRAINING;
		parameter_enum_t PL_UPSTREAM_FACING;
		parameter_int_t PM_ASPML0S_TIMEOUT;
		parameter_int_t PM_ASPML1_ENTRY_DELAY;
		parameter_enum_t PM_ENABLE_SLOT_POWER_CAPTURE;
		parameter_int_t PM_L1_REENTRY_DELAY;
		parameter_int_t PM_PME_SERVICE_TIMEOUT_DELAY;
		parameter_int_t PM_PME_TURNOFF_ACK_DELAY;
		parameter_string_t SIM_VERSION;
		parameter_int_t SPARE_BIT0;
		parameter_int_t SPARE_BIT1;
		parameter_int_t SPARE_BIT2;
		parameter_int_t SPARE_BIT3;
		parameter_int_t SPARE_BIT4;
		parameter_int_t SPARE_BIT5;
		parameter_int_t SPARE_BIT6;
		parameter_int_t SPARE_BIT7;
		parameter_int_t SPARE_BIT8;
		parameter_int_t SPARE_BYTE0;
		parameter_int_t SPARE_BYTE1;
		parameter_int_t SPARE_BYTE2;
		parameter_int_t SPARE_BYTE3;
		parameter_int_t SPARE_WORD0;
		parameter_int_t SPARE_WORD1;
		parameter_int_t SPARE_WORD2;
		parameter_int_t SPARE_WORD3;
		parameter_enum_t SRIOV_CAP_ENABLE;
		parameter_int_t TL_COMPL_TIMEOUT_REG0;
		parameter_int_t TL_COMPL_TIMEOUT_REG1;
		parameter_int_t TL_CREDITS_CD;
		parameter_int_t TL_CREDITS_CH;
		parameter_int_t TL_CREDITS_NPD;
		parameter_int_t TL_CREDITS_NPH;
		parameter_int_t TL_CREDITS_PD;
		parameter_int_t TL_CREDITS_PH;
		parameter_enum_t TL_ENABLE_MESSAGE_RID_CHECK_ENABLE;
		parameter_enum_t TL_EXTENDED_CFG_EXTEND_INTERFACE_ENABLE;
		parameter_enum_t TL_LEGACY_CFG_EXTEND_INTERFACE_ENABLE;
		parameter_enum_t TL_LEGACY_MODE_ENABLE;
		parameter_enum_t TL_PF_ENABLE_REG;
		parameter_enum_t TL_TAG_MGMT_ENABLE;
		parameter_int_t VF0_ARI_CAP_NEXTPTR;
		parameter_int_t VF0_CAPABILITY_POINTER;
		parameter_int_t VF0_MSIX_CAP_PBA_BIR;
		parameter_int_t VF0_MSIX_CAP_PBA_OFFSET;
		parameter_int_t VF0_MSIX_CAP_TABLE_BIR;
		parameter_int_t VF0_MSIX_CAP_TABLE_OFFSET;
		parameter_int_t VF0_MSIX_CAP_TABLE_SIZE;
		parameter_int_t VF0_MSI_CAP_MULTIMSGCAP;
		parameter_int_t VF0_PM_CAP_ID;
		parameter_int_t VF0_PM_CAP_NEXTPTR;
		parameter_int_t VF0_PM_CAP_VER_ID;
		parameter_enum_t VF0_TPHR_CAP_DEV_SPECIFIC_MODE;
		parameter_enum_t VF0_TPHR_CAP_ENABLE;
		parameter_enum_t VF0_TPHR_CAP_INT_VEC_MODE;
		parameter_int_t VF0_TPHR_CAP_NEXTPTR;
		parameter_int_t VF0_TPHR_CAP_ST_MODE_SEL;
		parameter_int_t VF0_TPHR_CAP_ST_TABLE_LOC;
		parameter_int_t VF0_TPHR_CAP_ST_TABLE_SIZE;
		parameter_int_t VF0_TPHR_CAP_VER;
		parameter_int_t VF1_ARI_CAP_NEXTPTR;
		parameter_int_t VF1_MSIX_CAP_PBA_BIR;
		parameter_int_t VF1_MSIX_CAP_PBA_OFFSET;
		parameter_int_t VF1_MSIX_CAP_TABLE_BIR;
		parameter_int_t VF1_MSIX_CAP_TABLE_OFFSET;
		parameter_int_t VF1_MSIX_CAP_TABLE_SIZE;
		parameter_int_t VF1_MSI_CAP_MULTIMSGCAP;
		parameter_int_t VF1_PM_CAP_ID;
		parameter_int_t VF1_PM_CAP_NEXTPTR;
		parameter_int_t VF1_PM_CAP_VER_ID;
		parameter_enum_t VF1_TPHR_CAP_DEV_SPECIFIC_MODE;
		parameter_enum_t VF1_TPHR_CAP_ENABLE;
		parameter_enum_t VF1_TPHR_CAP_INT_VEC_MODE;
		parameter_int_t VF1_TPHR_CAP_NEXTPTR;
		parameter_int_t VF1_TPHR_CAP_ST_MODE_SEL;
		parameter_int_t VF1_TPHR_CAP_ST_TABLE_LOC;
		parameter_int_t VF1_TPHR_CAP_ST_TABLE_SIZE;
		parameter_int_t VF1_TPHR_CAP_VER;
		parameter_int_t VF2_ARI_CAP_NEXTPTR;
		parameter_int_t VF2_MSIX_CAP_PBA_BIR;
		parameter_int_t VF2_MSIX_CAP_PBA_OFFSET;
		parameter_int_t VF2_MSIX_CAP_TABLE_BIR;
		parameter_int_t VF2_MSIX_CAP_TABLE_OFFSET;
		parameter_int_t VF2_MSIX_CAP_TABLE_SIZE;
		parameter_int_t VF2_MSI_CAP_MULTIMSGCAP;
		parameter_int_t VF2_PM_CAP_ID;
		parameter_int_t VF2_PM_CAP_NEXTPTR;
		parameter_int_t VF2_PM_CAP_VER_ID;
		parameter_enum_t VF2_TPHR_CAP_DEV_SPECIFIC_MODE;
		parameter_enum_t VF2_TPHR_CAP_ENABLE;
		parameter_enum_t VF2_TPHR_CAP_INT_VEC_MODE;
		parameter_int_t VF2_TPHR_CAP_NEXTPTR;
		parameter_int_t VF2_TPHR_CAP_ST_MODE_SEL;
		parameter_int_t VF2_TPHR_CAP_ST_TABLE_LOC;
		parameter_int_t VF2_TPHR_CAP_ST_TABLE_SIZE;
		parameter_int_t VF2_TPHR_CAP_VER;
		parameter_int_t VF3_ARI_CAP_NEXTPTR;
		parameter_int_t VF3_MSIX_CAP_PBA_BIR;
		parameter_int_t VF3_MSIX_CAP_PBA_OFFSET;
		parameter_int_t VF3_MSIX_CAP_TABLE_BIR;
		parameter_int_t VF3_MSIX_CAP_TABLE_OFFSET;
		parameter_int_t VF3_MSIX_CAP_TABLE_SIZE;
		parameter_int_t VF3_MSI_CAP_MULTIMSGCAP;
		parameter_int_t VF3_PM_CAP_ID;
		parameter_int_t VF3_PM_CAP_NEXTPTR;
		parameter_int_t VF3_PM_CAP_VER_ID;
		parameter_enum_t VF3_TPHR_CAP_DEV_SPECIFIC_MODE;
		parameter_enum_t VF3_TPHR_CAP_ENABLE;
		parameter_enum_t VF3_TPHR_CAP_INT_VEC_MODE;
		parameter_int_t VF3_TPHR_CAP_NEXTPTR;
		parameter_int_t VF3_TPHR_CAP_ST_MODE_SEL;
		parameter_int_t VF3_TPHR_CAP_ST_TABLE_LOC;
		parameter_int_t VF3_TPHR_CAP_ST_TABLE_SIZE;
		parameter_int_t VF3_TPHR_CAP_VER;
		parameter_int_t VF4_ARI_CAP_NEXTPTR;
		parameter_int_t VF4_MSIX_CAP_PBA_BIR;
		parameter_int_t VF4_MSIX_CAP_PBA_OFFSET;
		parameter_int_t VF4_MSIX_CAP_TABLE_BIR;
		parameter_int_t VF4_MSIX_CAP_TABLE_OFFSET;
		parameter_int_t VF4_MSIX_CAP_TABLE_SIZE;
		parameter_int_t VF4_MSI_CAP_MULTIMSGCAP;
		parameter_int_t VF4_PM_CAP_ID;
		parameter_int_t VF4_PM_CAP_NEXTPTR;
		parameter_int_t VF4_PM_CAP_VER_ID;
		parameter_enum_t VF4_TPHR_CAP_DEV_SPECIFIC_MODE;
		parameter_enum_t VF4_TPHR_CAP_ENABLE;
		parameter_enum_t VF4_TPHR_CAP_INT_VEC_MODE;
		parameter_int_t VF4_TPHR_CAP_NEXTPTR;
		parameter_int_t VF4_TPHR_CAP_ST_MODE_SEL;
		parameter_int_t VF4_TPHR_CAP_ST_TABLE_LOC;
		parameter_int_t VF4_TPHR_CAP_ST_TABLE_SIZE;
		parameter_int_t VF4_TPHR_CAP_VER;
		parameter_int_t VF5_ARI_CAP_NEXTPTR;
		parameter_int_t VF5_MSIX_CAP_PBA_BIR;
		parameter_int_t VF5_MSIX_CAP_PBA_OFFSET;
		parameter_int_t VF5_MSIX_CAP_TABLE_BIR;
		parameter_int_t VF5_MSIX_CAP_TABLE_OFFSET;
		parameter_int_t VF5_MSIX_CAP_TABLE_SIZE;
		parameter_int_t VF5_MSI_CAP_MULTIMSGCAP;
		parameter_int_t VF5_PM_CAP_ID;
		parameter_int_t VF5_PM_CAP_NEXTPTR;
		parameter_int_t VF5_PM_CAP_VER_ID;
		parameter_enum_t VF5_TPHR_CAP_DEV_SPECIFIC_MODE;
		parameter_enum_t VF5_TPHR_CAP_ENABLE;
		parameter_enum_t VF5_TPHR_CAP_INT_VEC_MODE;
		parameter_int_t VF5_TPHR_CAP_NEXTPTR;
		parameter_int_t VF5_TPHR_CAP_ST_MODE_SEL;
		parameter_int_t VF5_TPHR_CAP_ST_TABLE_LOC;
		parameter_int_t VF5_TPHR_CAP_ST_TABLE_SIZE;
		parameter_int_t VF5_TPHR_CAP_VER;
		//Verilog Ports in definition order:
		NetFlow* CFGCURRENTSPEED; // OUTPUT
		NetFlow* CFGDPASUBSTATECHANGE; // OUTPUT
		NetFlow* CFGERRCOROUT; // OUTPUT
		NetFlow* CFGERRFATALOUT; // OUTPUT
		NetFlow* CFGERRNONFATALOUT; // OUTPUT
		NetFlow* CFGEXTFUNCTIONNUMBER; // OUTPUT
		NetFlow* CFGEXTREADRECEIVED; // OUTPUT
		NetFlow* CFGEXTREGISTERNUMBER; // OUTPUT
		NetFlow* CFGEXTWRITEBYTEENABLE; // OUTPUT
		NetFlow* CFGEXTWRITEDATA; // OUTPUT
		NetFlow* CFGEXTWRITERECEIVED; // OUTPUT
		NetFlow* CFGFCCPLD; // OUTPUT
		NetFlow* CFGFCCPLH; // OUTPUT
		NetFlow* CFGFCNPD; // OUTPUT
		NetFlow* CFGFCNPH; // OUTPUT
		NetFlow* CFGFCPD; // OUTPUT
		NetFlow* CFGFCPH; // OUTPUT
		NetFlow* CFGFLRINPROCESS; // OUTPUT
		NetFlow* CFGFUNCTIONPOWERSTATE; // OUTPUT
		NetFlow* CFGFUNCTIONSTATUS; // OUTPUT
		NetFlow* CFGHOTRESETOUT; // OUTPUT
		NetFlow* CFGINPUTUPDATEDONE; // OUTPUT
		NetFlow* CFGINTERRUPTAOUTPUT; // OUTPUT
		NetFlow* CFGINTERRUPTBOUTPUT; // OUTPUT
		NetFlow* CFGINTERRUPTCOUTPUT; // OUTPUT
		NetFlow* CFGINTERRUPTDOUTPUT; // OUTPUT
		NetFlow* CFGINTERRUPTMSIDATA; // OUTPUT
		NetFlow* CFGINTERRUPTMSIENABLE; // OUTPUT
		NetFlow* CFGINTERRUPTMSIFAIL; // OUTPUT
		NetFlow* CFGINTERRUPTMSIMASKUPDATE; // OUTPUT
		NetFlow* CFGINTERRUPTMSIMMENABLE; // OUTPUT
		NetFlow* CFGINTERRUPTMSISENT; // OUTPUT
		NetFlow* CFGINTERRUPTMSIVFENABLE; // OUTPUT
		NetFlow* CFGINTERRUPTMSIXENABLE; // OUTPUT
		NetFlow* CFGINTERRUPTMSIXFAIL; // OUTPUT
		NetFlow* CFGINTERRUPTMSIXMASK; // OUTPUT
		NetFlow* CFGINTERRUPTMSIXSENT; // OUTPUT
		NetFlow* CFGINTERRUPTMSIXVFENABLE; // OUTPUT
		NetFlow* CFGINTERRUPTMSIXVFMASK; // OUTPUT
		NetFlow* CFGINTERRUPTSENT; // OUTPUT
		NetFlow* CFGLINKPOWERSTATE; // OUTPUT
		NetFlow* CFGLOCALERROR; // OUTPUT
		NetFlow* CFGLTRENABLE; // OUTPUT
		NetFlow* CFGLTSSMSTATE; // OUTPUT
		NetFlow* CFGMAXPAYLOAD; // OUTPUT
		NetFlow* CFGMAXREADREQ; // OUTPUT
		NetFlow* CFGMCUPDATEDONE; // OUTPUT
		NetFlow* CFGMGMTREADDATA; // OUTPUT
		NetFlow* CFGMGMTREADWRITEDONE; // OUTPUT
		NetFlow* CFGMSGRECEIVED; // OUTPUT
		NetFlow* CFGMSGRECEIVEDDATA; // OUTPUT
		NetFlow* CFGMSGRECEIVEDTYPE; // OUTPUT
		NetFlow* CFGMSGTRANSMITDONE; // OUTPUT
		NetFlow* CFGNEGOTIATEDWIDTH; // OUTPUT
		NetFlow* CFGOBFFENABLE; // OUTPUT
		NetFlow* CFGPERFUNCSTATUSDATA; // OUTPUT
		NetFlow* CFGPERFUNCTIONUPDATEDONE; // OUTPUT
		NetFlow* CFGPHYLINKDOWN; // OUTPUT
		NetFlow* CFGPHYLINKSTATUS; // OUTPUT
		NetFlow* CFGPLSTATUSCHANGE; // OUTPUT
		NetFlow* CFGPOWERSTATECHANGEINTERRUPT; // OUTPUT
		NetFlow* CFGRCBSTATUS; // OUTPUT
		NetFlow* CFGTPHFUNCTIONNUM; // OUTPUT
		NetFlow* CFGTPHREQUESTERENABLE; // OUTPUT
		NetFlow* CFGTPHSTMODE; // OUTPUT
		NetFlow* CFGTPHSTTADDRESS; // OUTPUT
		NetFlow* CFGTPHSTTREADENABLE; // OUTPUT
		NetFlow* CFGTPHSTTWRITEBYTEVALID; // OUTPUT
		NetFlow* CFGTPHSTTWRITEDATA; // OUTPUT
		NetFlow* CFGTPHSTTWRITEENABLE; // OUTPUT
		NetFlow* CFGVFFLRINPROCESS; // OUTPUT
		NetFlow* CFGVFPOWERSTATE; // OUTPUT
		NetFlow* CFGVFSTATUS; // OUTPUT
		NetFlow* CFGVFTPHREQUESTERENABLE; // OUTPUT
		NetFlow* CFGVFTPHSTMODE; // OUTPUT
		NetFlow* DBGDATAOUT; // OUTPUT
		NetFlow* DRPDO; // OUTPUT
		NetFlow* DRPRDY; // OUTPUT
		NetFlow* MAXISCQTDATA; // OUTPUT
		NetFlow* MAXISCQTKEEP; // OUTPUT
		NetFlow* MAXISCQTLAST; // OUTPUT
		NetFlow* MAXISCQTUSER; // OUTPUT
		NetFlow* MAXISCQTVALID; // OUTPUT
		NetFlow* MAXISRCTDATA; // OUTPUT
		NetFlow* MAXISRCTKEEP; // OUTPUT
		NetFlow* MAXISRCTLAST; // OUTPUT
		NetFlow* MAXISRCTUSER; // OUTPUT
		NetFlow* MAXISRCTVALID; // OUTPUT
		NetFlow* MICOMPLETIONRAMREADADDRESSAL; // OUTPUT
		NetFlow* MICOMPLETIONRAMREADADDRESSAU; // OUTPUT
		NetFlow* MICOMPLETIONRAMREADADDRESSBL; // OUTPUT
		NetFlow* MICOMPLETIONRAMREADADDRESSBU; // OUTPUT
		NetFlow* MICOMPLETIONRAMREADENABLEL; // OUTPUT
		NetFlow* MICOMPLETIONRAMREADENABLEU; // OUTPUT
		NetFlow* MICOMPLETIONRAMWRITEADDRESSAL; // OUTPUT
		NetFlow* MICOMPLETIONRAMWRITEADDRESSAU; // OUTPUT
		NetFlow* MICOMPLETIONRAMWRITEADDRESSBL; // OUTPUT
		NetFlow* MICOMPLETIONRAMWRITEADDRESSBU; // OUTPUT
		NetFlow* MICOMPLETIONRAMWRITEDATAL; // OUTPUT
		NetFlow* MICOMPLETIONRAMWRITEDATAU; // OUTPUT
		NetFlow* MICOMPLETIONRAMWRITEENABLEL; // OUTPUT
		NetFlow* MICOMPLETIONRAMWRITEENABLEU; // OUTPUT
		NetFlow* MIREPLAYRAMADDRESS; // OUTPUT
		NetFlow* MIREPLAYRAMREADENABLE; // OUTPUT
		NetFlow* MIREPLAYRAMWRITEDATA; // OUTPUT
		NetFlow* MIREPLAYRAMWRITEENABLE; // OUTPUT
		NetFlow* MIREQUESTRAMREADADDRESSA; // OUTPUT
		NetFlow* MIREQUESTRAMREADADDRESSB; // OUTPUT
		NetFlow* MIREQUESTRAMREADENABLE; // OUTPUT
		NetFlow* MIREQUESTRAMWRITEADDRESSA; // OUTPUT
		NetFlow* MIREQUESTRAMWRITEADDRESSB; // OUTPUT
		NetFlow* MIREQUESTRAMWRITEDATA; // OUTPUT
		NetFlow* MIREQUESTRAMWRITEENABLE; // OUTPUT
		NetFlow* PCIECQNPREQCOUNT; // OUTPUT
		NetFlow* PCIERQSEQNUM; // OUTPUT
		NetFlow* PCIERQSEQNUMVLD; // OUTPUT
		NetFlow* PCIERQTAG; // OUTPUT
		NetFlow* PCIERQTAGAV; // OUTPUT
		NetFlow* PCIERQTAGVLD; // OUTPUT
		NetFlow* PCIETFCNPDAV; // OUTPUT
		NetFlow* PCIETFCNPHAV; // OUTPUT
		NetFlow* PIPERX0EQCONTROL; // OUTPUT
		NetFlow* PIPERX0EQLPLFFS; // OUTPUT
		NetFlow* PIPERX0EQLPTXPRESET; // OUTPUT
		NetFlow* PIPERX0EQPRESET; // OUTPUT
		NetFlow* PIPERX0POLARITY; // OUTPUT
		NetFlow* PIPERX1EQCONTROL; // OUTPUT
		NetFlow* PIPERX1EQLPLFFS; // OUTPUT
		NetFlow* PIPERX1EQLPTXPRESET; // OUTPUT
		NetFlow* PIPERX1EQPRESET; // OUTPUT
		NetFlow* PIPERX1POLARITY; // OUTPUT
		NetFlow* PIPERX2EQCONTROL; // OUTPUT
		NetFlow* PIPERX2EQLPLFFS; // OUTPUT
		NetFlow* PIPERX2EQLPTXPRESET; // OUTPUT
		NetFlow* PIPERX2EQPRESET; // OUTPUT
		NetFlow* PIPERX2POLARITY; // OUTPUT
		NetFlow* PIPERX3EQCONTROL; // OUTPUT
		NetFlow* PIPERX3EQLPLFFS; // OUTPUT
		NetFlow* PIPERX3EQLPTXPRESET; // OUTPUT
		NetFlow* PIPERX3EQPRESET; // OUTPUT
		NetFlow* PIPERX3POLARITY; // OUTPUT
		NetFlow* PIPERX4EQCONTROL; // OUTPUT
		NetFlow* PIPERX4EQLPLFFS; // OUTPUT
		NetFlow* PIPERX4EQLPTXPRESET; // OUTPUT
		NetFlow* PIPERX4EQPRESET; // OUTPUT
		NetFlow* PIPERX4POLARITY; // OUTPUT
		NetFlow* PIPERX5EQCONTROL; // OUTPUT
		NetFlow* PIPERX5EQLPLFFS; // OUTPUT
		NetFlow* PIPERX5EQLPTXPRESET; // OUTPUT
		NetFlow* PIPERX5EQPRESET; // OUTPUT
		NetFlow* PIPERX5POLARITY; // OUTPUT
		NetFlow* PIPERX6EQCONTROL; // OUTPUT
		NetFlow* PIPERX6EQLPLFFS; // OUTPUT
		NetFlow* PIPERX6EQLPTXPRESET; // OUTPUT
		NetFlow* PIPERX6EQPRESET; // OUTPUT
		NetFlow* PIPERX6POLARITY; // OUTPUT
		NetFlow* PIPERX7EQCONTROL; // OUTPUT
		NetFlow* PIPERX7EQLPLFFS; // OUTPUT
		NetFlow* PIPERX7EQLPTXPRESET; // OUTPUT
		NetFlow* PIPERX7EQPRESET; // OUTPUT
		NetFlow* PIPERX7POLARITY; // OUTPUT
		NetFlow* PIPETX0CHARISK; // OUTPUT
		NetFlow* PIPETX0COMPLIANCE; // OUTPUT
		NetFlow* PIPETX0DATA; // OUTPUT
		NetFlow* PIPETX0DATAVALID; // OUTPUT
		NetFlow* PIPETX0ELECIDLE; // OUTPUT
		NetFlow* PIPETX0EQCONTROL; // OUTPUT
		NetFlow* PIPETX0EQDEEMPH; // OUTPUT
		NetFlow* PIPETX0EQPRESET; // OUTPUT
		NetFlow* PIPETX0POWERDOWN; // OUTPUT
		NetFlow* PIPETX0STARTBLOCK; // OUTPUT
		NetFlow* PIPETX0SYNCHEADER; // OUTPUT
		NetFlow* PIPETX1CHARISK; // OUTPUT
		NetFlow* PIPETX1COMPLIANCE; // OUTPUT
		NetFlow* PIPETX1DATA; // OUTPUT
		NetFlow* PIPETX1DATAVALID; // OUTPUT
		NetFlow* PIPETX1ELECIDLE; // OUTPUT
		NetFlow* PIPETX1EQCONTROL; // OUTPUT
		NetFlow* PIPETX1EQDEEMPH; // OUTPUT
		NetFlow* PIPETX1EQPRESET; // OUTPUT
		NetFlow* PIPETX1POWERDOWN; // OUTPUT
		NetFlow* PIPETX1STARTBLOCK; // OUTPUT
		NetFlow* PIPETX1SYNCHEADER; // OUTPUT
		NetFlow* PIPETX2CHARISK; // OUTPUT
		NetFlow* PIPETX2COMPLIANCE; // OUTPUT
		NetFlow* PIPETX2DATA; // OUTPUT
		NetFlow* PIPETX2DATAVALID; // OUTPUT
		NetFlow* PIPETX2ELECIDLE; // OUTPUT
		NetFlow* PIPETX2EQCONTROL; // OUTPUT
		NetFlow* PIPETX2EQDEEMPH; // OUTPUT
		NetFlow* PIPETX2EQPRESET; // OUTPUT
		NetFlow* PIPETX2POWERDOWN; // OUTPUT
		NetFlow* PIPETX2STARTBLOCK; // OUTPUT
		NetFlow* PIPETX2SYNCHEADER; // OUTPUT
		NetFlow* PIPETX3CHARISK; // OUTPUT
		NetFlow* PIPETX3COMPLIANCE; // OUTPUT
		NetFlow* PIPETX3DATA; // OUTPUT
		NetFlow* PIPETX3DATAVALID; // OUTPUT
		NetFlow* PIPETX3ELECIDLE; // OUTPUT
		NetFlow* PIPETX3EQCONTROL; // OUTPUT
		NetFlow* PIPETX3EQDEEMPH; // OUTPUT
		NetFlow* PIPETX3EQPRESET; // OUTPUT
		NetFlow* PIPETX3POWERDOWN; // OUTPUT
		NetFlow* PIPETX3STARTBLOCK; // OUTPUT
		NetFlow* PIPETX3SYNCHEADER; // OUTPUT
		NetFlow* PIPETX4CHARISK; // OUTPUT
		NetFlow* PIPETX4COMPLIANCE; // OUTPUT
		NetFlow* PIPETX4DATA; // OUTPUT
		NetFlow* PIPETX4DATAVALID; // OUTPUT
		NetFlow* PIPETX4ELECIDLE; // OUTPUT
		NetFlow* PIPETX4EQCONTROL; // OUTPUT
		NetFlow* PIPETX4EQDEEMPH; // OUTPUT
		NetFlow* PIPETX4EQPRESET; // OUTPUT
		NetFlow* PIPETX4POWERDOWN; // OUTPUT
		NetFlow* PIPETX4STARTBLOCK; // OUTPUT
		NetFlow* PIPETX4SYNCHEADER; // OUTPUT
		NetFlow* PIPETX5CHARISK; // OUTPUT
		NetFlow* PIPETX5COMPLIANCE; // OUTPUT
		NetFlow* PIPETX5DATA; // OUTPUT
		NetFlow* PIPETX5DATAVALID; // OUTPUT
		NetFlow* PIPETX5ELECIDLE; // OUTPUT
		NetFlow* PIPETX5EQCONTROL; // OUTPUT
		NetFlow* PIPETX5EQDEEMPH; // OUTPUT
		NetFlow* PIPETX5EQPRESET; // OUTPUT
		NetFlow* PIPETX5POWERDOWN; // OUTPUT
		NetFlow* PIPETX5STARTBLOCK; // OUTPUT
		NetFlow* PIPETX5SYNCHEADER; // OUTPUT
		NetFlow* PIPETX6CHARISK; // OUTPUT
		NetFlow* PIPETX6COMPLIANCE; // OUTPUT
		NetFlow* PIPETX6DATA; // OUTPUT
		NetFlow* PIPETX6DATAVALID; // OUTPUT
		NetFlow* PIPETX6ELECIDLE; // OUTPUT
		NetFlow* PIPETX6EQCONTROL; // OUTPUT
		NetFlow* PIPETX6EQDEEMPH; // OUTPUT
		NetFlow* PIPETX6EQPRESET; // OUTPUT
		NetFlow* PIPETX6POWERDOWN; // OUTPUT
		NetFlow* PIPETX6STARTBLOCK; // OUTPUT
		NetFlow* PIPETX6SYNCHEADER; // OUTPUT
		NetFlow* PIPETX7CHARISK; // OUTPUT
		NetFlow* PIPETX7COMPLIANCE; // OUTPUT
		NetFlow* PIPETX7DATA; // OUTPUT
		NetFlow* PIPETX7DATAVALID; // OUTPUT
		NetFlow* PIPETX7ELECIDLE; // OUTPUT
		NetFlow* PIPETX7EQCONTROL; // OUTPUT
		NetFlow* PIPETX7EQDEEMPH; // OUTPUT
		NetFlow* PIPETX7EQPRESET; // OUTPUT
		NetFlow* PIPETX7POWERDOWN; // OUTPUT
		NetFlow* PIPETX7STARTBLOCK; // OUTPUT
		NetFlow* PIPETX7SYNCHEADER; // OUTPUT
		NetFlow* PIPETXDEEMPH; // OUTPUT
		NetFlow* PIPETXMARGIN; // OUTPUT
		NetFlow* PIPETXRATE; // OUTPUT
		NetFlow* PIPETXRCVRDET; // OUTPUT
		NetFlow* PIPETXRESET; // OUTPUT
		NetFlow* PIPETXSWING; // OUTPUT
		NetFlow* PLEQINPROGRESS; // OUTPUT
		NetFlow* PLEQPHASE; // OUTPUT
		NetFlow* PLGEN3PCSRXSLIDE; // OUTPUT
		NetFlow* SAXISCCTREADY; // OUTPUT
		NetFlow* SAXISRQTREADY; // OUTPUT
		NetFlow* CFGCONFIGSPACEENABLE; // INPUT
		NetFlow* CFGDEVID; // INPUT
		NetFlow* CFGDSBUSNUMBER; // INPUT
		NetFlow* CFGDSDEVICENUMBER; // INPUT
		NetFlow* CFGDSFUNCTIONNUMBER; // INPUT
		NetFlow* CFGDSN; // INPUT
		NetFlow* CFGDSPORTNUMBER; // INPUT
		NetFlow* CFGERRCORIN; // INPUT
		NetFlow* CFGERRUNCORIN; // INPUT
		NetFlow* CFGEXTREADDATA; // INPUT
		NetFlow* CFGEXTREADDATAVALID; // INPUT
		NetFlow* CFGFCSEL; // INPUT
		NetFlow* CFGFLRDONE; // INPUT
		NetFlow* CFGHOTRESETIN; // INPUT
		NetFlow* CFGINPUTUPDATEREQUEST; // INPUT
		NetFlow* CFGINTERRUPTINT; // INPUT
		NetFlow* CFGINTERRUPTMSIATTR; // INPUT
		NetFlow* CFGINTERRUPTMSIFUNCTIONNUMBER; // INPUT
		NetFlow* CFGINTERRUPTMSIINT; // INPUT
		NetFlow* CFGINTERRUPTMSIPENDINGSTATUS; // INPUT
		NetFlow* CFGINTERRUPTMSISELECT; // INPUT
		NetFlow* CFGINTERRUPTMSITPHPRESENT; // INPUT
		NetFlow* CFGINTERRUPTMSITPHSTTAG; // INPUT
		NetFlow* CFGINTERRUPTMSITPHTYPE; // INPUT
		NetFlow* CFGINTERRUPTMSIXADDRESS; // INPUT
		NetFlow* CFGINTERRUPTMSIXDATA; // INPUT
		NetFlow* CFGINTERRUPTMSIXINT; // INPUT
		NetFlow* CFGINTERRUPTPENDING; // INPUT
		NetFlow* CFGLINKTRAININGENABLE; // INPUT
		NetFlow* CFGMCUPDATEREQUEST; // INPUT
		NetFlow* CFGMGMTADDR; // INPUT
		NetFlow* CFGMGMTBYTEENABLE; // INPUT
		NetFlow* CFGMGMTREAD; // INPUT
		NetFlow* CFGMGMTTYPE1CFGREGACCESS; // INPUT
		NetFlow* CFGMGMTWRITE; // INPUT
		NetFlow* CFGMGMTWRITEDATA; // INPUT
		NetFlow* CFGMSGTRANSMIT; // INPUT
		NetFlow* CFGMSGTRANSMITDATA; // INPUT
		NetFlow* CFGMSGTRANSMITTYPE; // INPUT
		NetFlow* CFGPERFUNCSTATUSCONTROL; // INPUT
		NetFlow* CFGPERFUNCTIONNUMBER; // INPUT
		NetFlow* CFGPERFUNCTIONOUTPUTREQUEST; // INPUT
		NetFlow* CFGPOWERSTATECHANGEACK; // INPUT
		NetFlow* CFGREQPMTRANSITIONL23READY; // INPUT
		NetFlow* CFGREVID; // INPUT
		NetFlow* CFGSUBSYSID; // INPUT
		NetFlow* CFGSUBSYSVENDID; // INPUT
		NetFlow* CFGTPHSTTREADDATA; // INPUT
		NetFlow* CFGTPHSTTREADDATAVALID; // INPUT
		NetFlow* CFGVENDID; // INPUT
		NetFlow* CFGVFFLRDONE; // INPUT
		NetFlow* CORECLK; // INPUT
		NetFlow* CORECLKMICOMPLETIONRAML; // INPUT
		NetFlow* CORECLKMICOMPLETIONRAMU; // INPUT
		NetFlow* CORECLKMIREPLAYRAM; // INPUT
		NetFlow* CORECLKMIREQUESTRAM; // INPUT
		NetFlow* DRPADDR; // INPUT
		NetFlow* DRPCLK; // INPUT
		NetFlow* DRPDI; // INPUT
		NetFlow* DRPEN; // INPUT
		NetFlow* DRPWE; // INPUT
		NetFlow* MAXISCQTREADY; // INPUT
		NetFlow* MAXISRCTREADY; // INPUT
		NetFlow* MGMTRESETN; // INPUT
		NetFlow* MGMTSTICKYRESETN; // INPUT
		NetFlow* MICOMPLETIONRAMREADDATA; // INPUT
		NetFlow* MIREPLAYRAMREADDATA; // INPUT
		NetFlow* MIREQUESTRAMREADDATA; // INPUT
		NetFlow* PCIECQNPREQ; // INPUT
		NetFlow* PIPECLK; // INPUT
		NetFlow* PIPEEQFS; // INPUT
		NetFlow* PIPEEQLF; // INPUT
		NetFlow* PIPERESETN; // INPUT
		NetFlow* PIPERX0CHARISK; // INPUT
		NetFlow* PIPERX0DATA; // INPUT
		NetFlow* PIPERX0DATAVALID; // INPUT
		NetFlow* PIPERX0ELECIDLE; // INPUT
		NetFlow* PIPERX0EQDONE; // INPUT
		NetFlow* PIPERX0EQLPADAPTDONE; // INPUT
		NetFlow* PIPERX0EQLPLFFSSEL; // INPUT
		NetFlow* PIPERX0EQLPNEWTXCOEFFORPRESET; // INPUT
		NetFlow* PIPERX0PHYSTATUS; // INPUT
		NetFlow* PIPERX0STARTBLOCK; // INPUT
		NetFlow* PIPERX0STATUS; // INPUT
		NetFlow* PIPERX0SYNCHEADER; // INPUT
		NetFlow* PIPERX0VALID; // INPUT
		NetFlow* PIPERX1CHARISK; // INPUT
		NetFlow* PIPERX1DATA; // INPUT
		NetFlow* PIPERX1DATAVALID; // INPUT
		NetFlow* PIPERX1ELECIDLE; // INPUT
		NetFlow* PIPERX1EQDONE; // INPUT
		NetFlow* PIPERX1EQLPADAPTDONE; // INPUT
		NetFlow* PIPERX1EQLPLFFSSEL; // INPUT
		NetFlow* PIPERX1EQLPNEWTXCOEFFORPRESET; // INPUT
		NetFlow* PIPERX1PHYSTATUS; // INPUT
		NetFlow* PIPERX1STARTBLOCK; // INPUT
		NetFlow* PIPERX1STATUS; // INPUT
		NetFlow* PIPERX1SYNCHEADER; // INPUT
		NetFlow* PIPERX1VALID; // INPUT
		NetFlow* PIPERX2CHARISK; // INPUT
		NetFlow* PIPERX2DATA; // INPUT
		NetFlow* PIPERX2DATAVALID; // INPUT
		NetFlow* PIPERX2ELECIDLE; // INPUT
		NetFlow* PIPERX2EQDONE; // INPUT
		NetFlow* PIPERX2EQLPADAPTDONE; // INPUT
		NetFlow* PIPERX2EQLPLFFSSEL; // INPUT
		NetFlow* PIPERX2EQLPNEWTXCOEFFORPRESET; // INPUT
		NetFlow* PIPERX2PHYSTATUS; // INPUT
		NetFlow* PIPERX2STARTBLOCK; // INPUT
		NetFlow* PIPERX2STATUS; // INPUT
		NetFlow* PIPERX2SYNCHEADER; // INPUT
		NetFlow* PIPERX2VALID; // INPUT
		NetFlow* PIPERX3CHARISK; // INPUT
		NetFlow* PIPERX3DATA; // INPUT
		NetFlow* PIPERX3DATAVALID; // INPUT
		NetFlow* PIPERX3ELECIDLE; // INPUT
		NetFlow* PIPERX3EQDONE; // INPUT
		NetFlow* PIPERX3EQLPADAPTDONE; // INPUT
		NetFlow* PIPERX3EQLPLFFSSEL; // INPUT
		NetFlow* PIPERX3EQLPNEWTXCOEFFORPRESET; // INPUT
		NetFlow* PIPERX3PHYSTATUS; // INPUT
		NetFlow* PIPERX3STARTBLOCK; // INPUT
		NetFlow* PIPERX3STATUS; // INPUT
		NetFlow* PIPERX3SYNCHEADER; // INPUT
		NetFlow* PIPERX3VALID; // INPUT
		NetFlow* PIPERX4CHARISK; // INPUT
		NetFlow* PIPERX4DATA; // INPUT
		NetFlow* PIPERX4DATAVALID; // INPUT
		NetFlow* PIPERX4ELECIDLE; // INPUT
		NetFlow* PIPERX4EQDONE; // INPUT
		NetFlow* PIPERX4EQLPADAPTDONE; // INPUT
		NetFlow* PIPERX4EQLPLFFSSEL; // INPUT
		NetFlow* PIPERX4EQLPNEWTXCOEFFORPRESET; // INPUT
		NetFlow* PIPERX4PHYSTATUS; // INPUT
		NetFlow* PIPERX4STARTBLOCK; // INPUT
		NetFlow* PIPERX4STATUS; // INPUT
		NetFlow* PIPERX4SYNCHEADER; // INPUT
		NetFlow* PIPERX4VALID; // INPUT
		NetFlow* PIPERX5CHARISK; // INPUT
		NetFlow* PIPERX5DATA; // INPUT
		NetFlow* PIPERX5DATAVALID; // INPUT
		NetFlow* PIPERX5ELECIDLE; // INPUT
		NetFlow* PIPERX5EQDONE; // INPUT
		NetFlow* PIPERX5EQLPADAPTDONE; // INPUT
		NetFlow* PIPERX5EQLPLFFSSEL; // INPUT
		NetFlow* PIPERX5EQLPNEWTXCOEFFORPRESET; // INPUT
		NetFlow* PIPERX5PHYSTATUS; // INPUT
		NetFlow* PIPERX5STARTBLOCK; // INPUT
		NetFlow* PIPERX5STATUS; // INPUT
		NetFlow* PIPERX5SYNCHEADER; // INPUT
		NetFlow* PIPERX5VALID; // INPUT
		NetFlow* PIPERX6CHARISK; // INPUT
		NetFlow* PIPERX6DATA; // INPUT
		NetFlow* PIPERX6DATAVALID; // INPUT
		NetFlow* PIPERX6ELECIDLE; // INPUT
		NetFlow* PIPERX6EQDONE; // INPUT
		NetFlow* PIPERX6EQLPADAPTDONE; // INPUT
		NetFlow* PIPERX6EQLPLFFSSEL; // INPUT
		NetFlow* PIPERX6EQLPNEWTXCOEFFORPRESET; // INPUT
		NetFlow* PIPERX6PHYSTATUS; // INPUT
		NetFlow* PIPERX6STARTBLOCK; // INPUT
		NetFlow* PIPERX6STATUS; // INPUT
		NetFlow* PIPERX6SYNCHEADER; // INPUT
		NetFlow* PIPERX6VALID; // INPUT
		NetFlow* PIPERX7CHARISK; // INPUT
		NetFlow* PIPERX7DATA; // INPUT
		NetFlow* PIPERX7DATAVALID; // INPUT
		NetFlow* PIPERX7ELECIDLE; // INPUT
		NetFlow* PIPERX7EQDONE; // INPUT
		NetFlow* PIPERX7EQLPADAPTDONE; // INPUT
		NetFlow* PIPERX7EQLPLFFSSEL; // INPUT
		NetFlow* PIPERX7EQLPNEWTXCOEFFORPRESET; // INPUT
		NetFlow* PIPERX7PHYSTATUS; // INPUT
		NetFlow* PIPERX7STARTBLOCK; // INPUT
		NetFlow* PIPERX7STATUS; // INPUT
		NetFlow* PIPERX7SYNCHEADER; // INPUT
		NetFlow* PIPERX7VALID; // INPUT
		NetFlow* PIPETX0EQCOEFF; // INPUT
		NetFlow* PIPETX0EQDONE; // INPUT
		NetFlow* PIPETX1EQCOEFF; // INPUT
		NetFlow* PIPETX1EQDONE; // INPUT
		NetFlow* PIPETX2EQCOEFF; // INPUT
		NetFlow* PIPETX2EQDONE; // INPUT
		NetFlow* PIPETX3EQCOEFF; // INPUT
		NetFlow* PIPETX3EQDONE; // INPUT
		NetFlow* PIPETX4EQCOEFF; // INPUT
		NetFlow* PIPETX4EQDONE; // INPUT
		NetFlow* PIPETX5EQCOEFF; // INPUT
		NetFlow* PIPETX5EQDONE; // INPUT
		NetFlow* PIPETX6EQCOEFF; // INPUT
		NetFlow* PIPETX6EQDONE; // INPUT
		NetFlow* PIPETX7EQCOEFF; // INPUT
		NetFlow* PIPETX7EQDONE; // INPUT
		NetFlow* PLDISABLESCRAMBLER; // INPUT
		NetFlow* PLEQRESETEIEOSCOUNT; // INPUT
		NetFlow* PLGEN3PCSDISABLE; // INPUT
		NetFlow* PLGEN3PCSRXSYNCDONE; // INPUT
		NetFlow* RECCLK; // INPUT
		NetFlow* RESETN; // INPUT
		NetFlow* SAXISCCTDATA; // INPUT
		NetFlow* SAXISCCTKEEP; // INPUT
		NetFlow* SAXISCCTLAST; // INPUT
		NetFlow* SAXISCCTUSER; // INPUT
		NetFlow* SAXISCCTVALID; // INPUT
		NetFlow* SAXISRQTDATA; // INPUT
		NetFlow* SAXISRQTKEEP; // INPUT
		NetFlow* SAXISRQTLAST; // INPUT
		NetFlow* SAXISRQTUSER; // INPUT
		NetFlow* SAXISRQTVALID; // INPUT
		NetFlow* USERCLK; // INPUT
		
	
		X_PCIE_3_0(
			//Verilog Parameters:
			parameter_string_t LOC, // Default: "UNPLACED"
			parameter_enum_t ARI_CAP_ENABLE, // Default: "FALSE"
			parameter_enum_t AXISTEN_IF_CC_ALIGNMENT_MODE, // Default: "FALSE"
			parameter_enum_t AXISTEN_IF_CC_PARITY_CHK, // Default: "TRUE"
			parameter_enum_t AXISTEN_IF_CQ_ALIGNMENT_MODE, // Default: "FALSE"
			parameter_enum_t AXISTEN_IF_ENABLE_CLIENT_TAG, // Default: "FALSE"
			parameter_int_t AXISTEN_IF_ENABLE_MSG_ROUTE, // Default: 18'h00000
			parameter_enum_t AXISTEN_IF_ENABLE_RX_MSG_INTFC, // Default: "FALSE"
			parameter_enum_t AXISTEN_IF_RC_ALIGNMENT_MODE, // Default: "FALSE"
			parameter_enum_t AXISTEN_IF_RC_STRADDLE, // Default: "FALSE"
			parameter_enum_t AXISTEN_IF_RQ_ALIGNMENT_MODE, // Default: "FALSE"
			parameter_enum_t AXISTEN_IF_RQ_PARITY_CHK, // Default: "TRUE"
			parameter_int_t AXISTEN_IF_WIDTH, // Default: 2'h2
			parameter_enum_t CRM_CORE_CLK_FREQ_500, // Default: "TRUE"
			parameter_int_t CRM_USER_CLK_FREQ, // Default: 2'h2
			parameter_int_t DNSTREAM_LINK_NUM, // Default: 8'h00
			parameter_int_t GEN3_PCS_AUTO_REALIGN, // Default: 2'h1
			parameter_enum_t GEN3_PCS_RX_ELECIDLE_INTERNAL, // Default: "TRUE"
			parameter_int_t LL_ACK_TIMEOUT, // Default: 9'h000
			parameter_enum_t LL_ACK_TIMEOUT_EN, // Default: "FALSE"
			parameter_int_t LL_ACK_TIMEOUT_FUNC, // Default: 0
			parameter_int_t LL_CPL_FC_UPDATE_TIMER, // Default: 16'h0000
			parameter_enum_t LL_CPL_FC_UPDATE_TIMER_OVERRIDE, // Default: "FALSE"
			parameter_int_t LL_FC_UPDATE_TIMER, // Default: 16'h0000
			parameter_enum_t LL_FC_UPDATE_TIMER_OVERRIDE, // Default: "FALSE"
			parameter_int_t LL_NP_FC_UPDATE_TIMER, // Default: 16'h0000
			parameter_enum_t LL_NP_FC_UPDATE_TIMER_OVERRIDE, // Default: "FALSE"
			parameter_int_t LL_P_FC_UPDATE_TIMER, // Default: 16'h0000
			parameter_enum_t LL_P_FC_UPDATE_TIMER_OVERRIDE, // Default: "FALSE"
			parameter_int_t LL_REPLAY_TIMEOUT, // Default: 9'h000
			parameter_enum_t LL_REPLAY_TIMEOUT_EN, // Default: "FALSE"
			parameter_int_t LL_REPLAY_TIMEOUT_FUNC, // Default: 0
			parameter_int_t LTR_TX_MESSAGE_MINIMUM_INTERVAL, // Default: 10'h0FA
			parameter_enum_t LTR_TX_MESSAGE_ON_FUNC_POWER_STATE_CHANGE, // Default: "FALSE"
			parameter_enum_t LTR_TX_MESSAGE_ON_LTR_ENABLE, // Default: "FALSE"
			parameter_enum_t PF0_AER_CAP_ECRC_CHECK_CAPABLE, // Default: "FALSE"
			parameter_enum_t PF0_AER_CAP_ECRC_GEN_CAPABLE, // Default: "FALSE"
			parameter_int_t PF0_AER_CAP_NEXTPTR, // Default: 12'h000
			parameter_int_t PF0_ARI_CAP_NEXTPTR, // Default: 12'h000
			parameter_int_t PF0_ARI_CAP_NEXT_FUNC, // Default: 8'h00
			parameter_int_t PF0_ARI_CAP_VER, // Default: 4'h1
			parameter_int_t PF0_BAR0_APERTURE_SIZE, // Default: 5'h03
			parameter_int_t PF0_BAR0_CONTROL, // Default: 3'h4
			parameter_int_t PF0_BAR1_APERTURE_SIZE, // Default: 5'h00
			parameter_int_t PF0_BAR1_CONTROL, // Default: 3'h0
			parameter_int_t PF0_BAR2_APERTURE_SIZE, // Default: 5'h03
			parameter_int_t PF0_BAR2_CONTROL, // Default: 3'h4
			parameter_int_t PF0_BAR3_APERTURE_SIZE, // Default: 5'h03
			parameter_int_t PF0_BAR3_CONTROL, // Default: 3'h0
			parameter_int_t PF0_BAR4_APERTURE_SIZE, // Default: 5'h03
			parameter_int_t PF0_BAR4_CONTROL, // Default: 3'h4
			parameter_int_t PF0_BAR5_APERTURE_SIZE, // Default: 5'h03
			parameter_int_t PF0_BAR5_CONTROL, // Default: 3'h0
			parameter_int_t PF0_BIST_REGISTER, // Default: 8'h00
			parameter_int_t PF0_CAPABILITY_POINTER, // Default: 8'h50
			parameter_int_t PF0_CLASS_CODE, // Default: 24'h000000
			parameter_int_t PF0_DEVICE_ID, // Default: 16'h0000
			parameter_enum_t PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT, // Default: "TRUE"
			parameter_enum_t PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT, // Default: "TRUE"
			parameter_enum_t PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT, // Default: "TRUE"
			parameter_enum_t PF0_DEV_CAP2_CPL_TIMEOUT_DISABLE, // Default: "TRUE"
			parameter_enum_t PF0_DEV_CAP2_LTR_SUPPORT, // Default: "TRUE"
			parameter_int_t PF0_DEV_CAP2_OBFF_SUPPORT, // Default: 2'h0
			parameter_enum_t PF0_DEV_CAP2_TPH_COMPLETER_SUPPORT, // Default: "FALSE"
			parameter_int_t PF0_DEV_CAP_ENDPOINT_L0S_LATENCY, // Default: 0
			parameter_int_t PF0_DEV_CAP_ENDPOINT_L1_LATENCY, // Default: 0
			parameter_enum_t PF0_DEV_CAP_EXT_TAG_SUPPORTED, // Default: "TRUE"
			parameter_enum_t PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE, // Default: "TRUE"
			parameter_int_t PF0_DEV_CAP_MAX_PAYLOAD_SIZE, // Default: 3'h3
			parameter_int_t PF0_DPA_CAP_NEXTPTR, // Default: 12'h000
			parameter_int_t PF0_DPA_CAP_SUB_STATE_CONTROL, // Default: 5'h00
			parameter_enum_t PF0_DPA_CAP_SUB_STATE_CONTROL_EN, // Default: "TRUE"
			parameter_int_t PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION0, // Default: 8'h00
			parameter_int_t PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION1, // Default: 8'h00
			parameter_int_t PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION2, // Default: 8'h00
			parameter_int_t PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION3, // Default: 8'h00
			parameter_int_t PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION4, // Default: 8'h00
			parameter_int_t PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION5, // Default: 8'h00
			parameter_int_t PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION6, // Default: 8'h00
			parameter_int_t PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION7, // Default: 8'h00
			parameter_int_t PF0_DPA_CAP_VER, // Default: 4'h1
			parameter_int_t PF0_DSN_CAP_NEXTPTR, // Default: 12'h10C
			parameter_int_t PF0_EXPANSION_ROM_APERTURE_SIZE, // Default: 5'h03
			parameter_enum_t PF0_EXPANSION_ROM_ENABLE, // Default: "FALSE"
			parameter_int_t PF0_INTERRUPT_LINE, // Default: 8'h00
			parameter_int_t PF0_INTERRUPT_PIN, // Default: 3'h1
			parameter_int_t PF0_LINK_CAP_ASPM_SUPPORT, // Default: 0
			parameter_int_t PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1, // Default: 7
			parameter_int_t PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2, // Default: 7
			parameter_int_t PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN3, // Default: 7
			parameter_int_t PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN1, // Default: 7
			parameter_int_t PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN2, // Default: 7
			parameter_int_t PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN3, // Default: 7
			parameter_int_t PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1, // Default: 7
			parameter_int_t PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2, // Default: 7
			parameter_int_t PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN3, // Default: 7
			parameter_int_t PF0_LINK_CAP_L1_EXIT_LATENCY_GEN1, // Default: 7
			parameter_int_t PF0_LINK_CAP_L1_EXIT_LATENCY_GEN2, // Default: 7
			parameter_int_t PF0_LINK_CAP_L1_EXIT_LATENCY_GEN3, // Default: 7
			parameter_enum_t PF0_LINK_STATUS_SLOT_CLOCK_CONFIG, // Default: "TRUE"
			parameter_int_t PF0_LTR_CAP_MAX_NOSNOOP_LAT, // Default: 10'h000
			parameter_int_t PF0_LTR_CAP_MAX_SNOOP_LAT, // Default: 10'h000
			parameter_int_t PF0_LTR_CAP_NEXTPTR, // Default: 12'h000
			parameter_int_t PF0_LTR_CAP_VER, // Default: 4'h1
			parameter_int_t PF0_MSIX_CAP_NEXTPTR, // Default: 8'h00
			parameter_int_t PF0_MSIX_CAP_PBA_BIR, // Default: 0
			parameter_int_t PF0_MSIX_CAP_PBA_OFFSET, // Default: 29'h00000050
			parameter_int_t PF0_MSIX_CAP_TABLE_BIR, // Default: 0
			parameter_int_t PF0_MSIX_CAP_TABLE_OFFSET, // Default: 29'h00000040
			parameter_int_t PF0_MSIX_CAP_TABLE_SIZE, // Default: 11'h000
			parameter_int_t PF0_MSI_CAP_MULTIMSGCAP, // Default: 0
			parameter_int_t PF0_MSI_CAP_NEXTPTR, // Default: 8'h00
			parameter_int_t PF0_PB_CAP_NEXTPTR, // Default: 12'h000
			parameter_enum_t PF0_PB_CAP_SYSTEM_ALLOCATED, // Default: "FALSE"
			parameter_int_t PF0_PB_CAP_VER, // Default: 4'h1
			parameter_int_t PF0_PM_CAP_ID, // Default: 8'h01
			parameter_int_t PF0_PM_CAP_NEXTPTR, // Default: 8'h00
			parameter_enum_t PF0_PM_CAP_PMESUPPORT_D0, // Default: "TRUE"
			parameter_enum_t PF0_PM_CAP_PMESUPPORT_D1, // Default: "TRUE"
			parameter_enum_t PF0_PM_CAP_PMESUPPORT_D3HOT, // Default: "TRUE"
			parameter_enum_t PF0_PM_CAP_SUPP_D1_STATE, // Default: "TRUE"
			parameter_int_t PF0_PM_CAP_VER_ID, // Default: 3'h3
			parameter_enum_t PF0_PM_CSR_NOSOFTRESET, // Default: "TRUE"
			parameter_enum_t PF0_RBAR_CAP_ENABLE, // Default: "FALSE"
			parameter_int_t PF0_RBAR_CAP_INDEX0, // Default: 3'h0
			parameter_int_t PF0_RBAR_CAP_INDEX1, // Default: 3'h0
			parameter_int_t PF0_RBAR_CAP_INDEX2, // Default: 3'h0
			parameter_int_t PF0_RBAR_CAP_NEXTPTR, // Default: 12'h000
			parameter_int_t PF0_RBAR_CAP_SIZE0, // Default: 20'h00000
			parameter_int_t PF0_RBAR_CAP_SIZE1, // Default: 20'h00000
			parameter_int_t PF0_RBAR_CAP_SIZE2, // Default: 20'h00000
			parameter_int_t PF0_RBAR_CAP_VER, // Default: 4'h1
			parameter_int_t PF0_RBAR_NUM, // Default: 3'h1
			parameter_int_t PF0_REVISION_ID, // Default: 8'h00
			parameter_int_t PF0_SRIOV_BAR0_APERTURE_SIZE, // Default: 5'h03
			parameter_int_t PF0_SRIOV_BAR0_CONTROL, // Default: 3'h4
			parameter_int_t PF0_SRIOV_BAR1_APERTURE_SIZE, // Default: 5'h00
			parameter_int_t PF0_SRIOV_BAR1_CONTROL, // Default: 3'h0
			parameter_int_t PF0_SRIOV_BAR2_APERTURE_SIZE, // Default: 5'h03
			parameter_int_t PF0_SRIOV_BAR2_CONTROL, // Default: 3'h4
			parameter_int_t PF0_SRIOV_BAR3_APERTURE_SIZE, // Default: 5'h03
			parameter_int_t PF0_SRIOV_BAR3_CONTROL, // Default: 3'h0
			parameter_int_t PF0_SRIOV_BAR4_APERTURE_SIZE, // Default: 5'h03
			parameter_int_t PF0_SRIOV_BAR4_CONTROL, // Default: 3'h4
			parameter_int_t PF0_SRIOV_BAR5_APERTURE_SIZE, // Default: 5'h03
			parameter_int_t PF0_SRIOV_BAR5_CONTROL, // Default: 3'h0
			parameter_int_t PF0_SRIOV_CAP_INITIAL_VF, // Default: 16'h0000
			parameter_int_t PF0_SRIOV_CAP_NEXTPTR, // Default: 12'h000
			parameter_int_t PF0_SRIOV_CAP_TOTAL_VF, // Default: 16'h0000
			parameter_int_t PF0_SRIOV_CAP_VER, // Default: 4'h1
			parameter_int_t PF0_SRIOV_FIRST_VF_OFFSET, // Default: 16'h0000
			parameter_int_t PF0_SRIOV_FUNC_DEP_LINK, // Default: 16'h0000
			parameter_int_t PF0_SRIOV_SUPPORTED_PAGE_SIZE, // Default: 32'h00000000
			parameter_int_t PF0_SRIOV_VF_DEVICE_ID, // Default: 16'h0000
			parameter_int_t PF0_SUBSYSTEM_ID, // Default: 16'h0000
			parameter_enum_t PF0_TPHR_CAP_DEV_SPECIFIC_MODE, // Default: "TRUE"
			parameter_enum_t PF0_TPHR_CAP_ENABLE, // Default: "FALSE"
			parameter_enum_t PF0_TPHR_CAP_INT_VEC_MODE, // Default: "TRUE"
			parameter_int_t PF0_TPHR_CAP_NEXTPTR, // Default: 12'h000
			parameter_int_t PF0_TPHR_CAP_ST_MODE_SEL, // Default: 3'h0
			parameter_int_t PF0_TPHR_CAP_ST_TABLE_LOC, // Default: 2'h0
			parameter_int_t PF0_TPHR_CAP_ST_TABLE_SIZE, // Default: 11'h000
			parameter_int_t PF0_TPHR_CAP_VER, // Default: 4'h1
			parameter_int_t PF0_VC_CAP_NEXTPTR, // Default: 12'h000
			parameter_int_t PF0_VC_CAP_VER, // Default: 4'h1
			parameter_enum_t PF1_AER_CAP_ECRC_CHECK_CAPABLE, // Default: "FALSE"
			parameter_enum_t PF1_AER_CAP_ECRC_GEN_CAPABLE, // Default: "FALSE"
			parameter_int_t PF1_AER_CAP_NEXTPTR, // Default: 12'h000
			parameter_int_t PF1_ARI_CAP_NEXTPTR, // Default: 12'h000
			parameter_int_t PF1_ARI_CAP_NEXT_FUNC, // Default: 8'h00
			parameter_int_t PF1_BAR0_APERTURE_SIZE, // Default: 5'h03
			parameter_int_t PF1_BAR0_CONTROL, // Default: 3'h4
			parameter_int_t PF1_BAR1_APERTURE_SIZE, // Default: 5'h00
			parameter_int_t PF1_BAR1_CONTROL, // Default: 3'h0
			parameter_int_t PF1_BAR2_APERTURE_SIZE, // Default: 5'h03
			parameter_int_t PF1_BAR2_CONTROL, // Default: 3'h4
			parameter_int_t PF1_BAR3_APERTURE_SIZE, // Default: 5'h03
			parameter_int_t PF1_BAR3_CONTROL, // Default: 3'h0
			parameter_int_t PF1_BAR4_APERTURE_SIZE, // Default: 5'h03
			parameter_int_t PF1_BAR4_CONTROL, // Default: 3'h4
			parameter_int_t PF1_BAR5_APERTURE_SIZE, // Default: 5'h03
			parameter_int_t PF1_BAR5_CONTROL, // Default: 3'h0
			parameter_int_t PF1_BIST_REGISTER, // Default: 8'h00
			parameter_int_t PF1_CAPABILITY_POINTER, // Default: 8'h50
			parameter_int_t PF1_CLASS_CODE, // Default: 24'h000000
			parameter_int_t PF1_DEVICE_ID, // Default: 16'h0000
			parameter_int_t PF1_DEV_CAP_MAX_PAYLOAD_SIZE, // Default: 3'h3
			parameter_int_t PF1_DPA_CAP_NEXTPTR, // Default: 12'h000
			parameter_int_t PF1_DPA_CAP_SUB_STATE_CONTROL, // Default: 5'h00
			parameter_enum_t PF1_DPA_CAP_SUB_STATE_CONTROL_EN, // Default: "TRUE"
			parameter_int_t PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION0, // Default: 8'h00
			parameter_int_t PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION1, // Default: 8'h00
			parameter_int_t PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION2, // Default: 8'h00
			parameter_int_t PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION3, // Default: 8'h00
			parameter_int_t PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION4, // Default: 8'h00
			parameter_int_t PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION5, // Default: 8'h00
			parameter_int_t PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION6, // Default: 8'h00
			parameter_int_t PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION7, // Default: 8'h00
			parameter_int_t PF1_DPA_CAP_VER, // Default: 4'h1
			parameter_int_t PF1_DSN_CAP_NEXTPTR, // Default: 12'h10C
			parameter_int_t PF1_EXPANSION_ROM_APERTURE_SIZE, // Default: 5'h03
			parameter_enum_t PF1_EXPANSION_ROM_ENABLE, // Default: "FALSE"
			parameter_int_t PF1_INTERRUPT_LINE, // Default: 8'h00
			parameter_int_t PF1_INTERRUPT_PIN, // Default: 3'h1
			parameter_int_t PF1_MSIX_CAP_NEXTPTR, // Default: 8'h00
			parameter_int_t PF1_MSIX_CAP_PBA_BIR, // Default: 0
			parameter_int_t PF1_MSIX_CAP_PBA_OFFSET, // Default: 29'h00000050
			parameter_int_t PF1_MSIX_CAP_TABLE_BIR, // Default: 0
			parameter_int_t PF1_MSIX_CAP_TABLE_OFFSET, // Default: 29'h00000040
			parameter_int_t PF1_MSIX_CAP_TABLE_SIZE, // Default: 11'h000
			parameter_int_t PF1_MSI_CAP_MULTIMSGCAP, // Default: 0
			parameter_int_t PF1_MSI_CAP_NEXTPTR, // Default: 8'h00
			parameter_int_t PF1_PB_CAP_NEXTPTR, // Default: 12'h000
			parameter_enum_t PF1_PB_CAP_SYSTEM_ALLOCATED, // Default: "FALSE"
			parameter_int_t PF1_PB_CAP_VER, // Default: 4'h1
			parameter_int_t PF1_PM_CAP_ID, // Default: 8'h01
			parameter_int_t PF1_PM_CAP_NEXTPTR, // Default: 8'h00
			parameter_int_t PF1_PM_CAP_VER_ID, // Default: 3'h3
			parameter_enum_t PF1_RBAR_CAP_ENABLE, // Default: "FALSE"
			parameter_int_t PF1_RBAR_CAP_INDEX0, // Default: 3'h0
			parameter_int_t PF1_RBAR_CAP_INDEX1, // Default: 3'h0
			parameter_int_t PF1_RBAR_CAP_INDEX2, // Default: 3'h0
			parameter_int_t PF1_RBAR_CAP_NEXTPTR, // Default: 12'h000
			parameter_int_t PF1_RBAR_CAP_SIZE0, // Default: 20'h00000
			parameter_int_t PF1_RBAR_CAP_SIZE1, // Default: 20'h00000
			parameter_int_t PF1_RBAR_CAP_SIZE2, // Default: 20'h00000
			parameter_int_t PF1_RBAR_CAP_VER, // Default: 4'h1
			parameter_int_t PF1_RBAR_NUM, // Default: 3'h1
			parameter_int_t PF1_REVISION_ID, // Default: 8'h00
			parameter_int_t PF1_SRIOV_BAR0_APERTURE_SIZE, // Default: 5'h03
			parameter_int_t PF1_SRIOV_BAR0_CONTROL, // Default: 3'h4
			parameter_int_t PF1_SRIOV_BAR1_APERTURE_SIZE, // Default: 5'h00
			parameter_int_t PF1_SRIOV_BAR1_CONTROL, // Default: 3'h0
			parameter_int_t PF1_SRIOV_BAR2_APERTURE_SIZE, // Default: 5'h03
			parameter_int_t PF1_SRIOV_BAR2_CONTROL, // Default: 3'h4
			parameter_int_t PF1_SRIOV_BAR3_APERTURE_SIZE, // Default: 5'h03
			parameter_int_t PF1_SRIOV_BAR3_CONTROL, // Default: 3'h0
			parameter_int_t PF1_SRIOV_BAR4_APERTURE_SIZE, // Default: 5'h03
			parameter_int_t PF1_SRIOV_BAR4_CONTROL, // Default: 3'h4
			parameter_int_t PF1_SRIOV_BAR5_APERTURE_SIZE, // Default: 5'h03
			parameter_int_t PF1_SRIOV_BAR5_CONTROL, // Default: 3'h0
			parameter_int_t PF1_SRIOV_CAP_INITIAL_VF, // Default: 16'h0000
			parameter_int_t PF1_SRIOV_CAP_NEXTPTR, // Default: 12'h000
			parameter_int_t PF1_SRIOV_CAP_TOTAL_VF, // Default: 16'h0000
			parameter_int_t PF1_SRIOV_CAP_VER, // Default: 4'h1
			parameter_int_t PF1_SRIOV_FIRST_VF_OFFSET, // Default: 16'h0000
			parameter_int_t PF1_SRIOV_FUNC_DEP_LINK, // Default: 16'h0000
			parameter_int_t PF1_SRIOV_SUPPORTED_PAGE_SIZE, // Default: 32'h00000000
			parameter_int_t PF1_SRIOV_VF_DEVICE_ID, // Default: 16'h0000
			parameter_int_t PF1_SUBSYSTEM_ID, // Default: 16'h0000
			parameter_enum_t PF1_TPHR_CAP_DEV_SPECIFIC_MODE, // Default: "TRUE"
			parameter_enum_t PF1_TPHR_CAP_ENABLE, // Default: "FALSE"
			parameter_enum_t PF1_TPHR_CAP_INT_VEC_MODE, // Default: "TRUE"
			parameter_int_t PF1_TPHR_CAP_NEXTPTR, // Default: 12'h000
			parameter_int_t PF1_TPHR_CAP_ST_MODE_SEL, // Default: 3'h0
			parameter_int_t PF1_TPHR_CAP_ST_TABLE_LOC, // Default: 2'h0
			parameter_int_t PF1_TPHR_CAP_ST_TABLE_SIZE, // Default: 11'h000
			parameter_int_t PF1_TPHR_CAP_VER, // Default: 4'h1
			parameter_enum_t PL_DISABLE_EI_INFER_IN_L0, // Default: "FALSE"
			parameter_enum_t PL_DISABLE_GEN3_DC_BALANCE, // Default: "FALSE"
			parameter_enum_t PL_DISABLE_SCRAMBLING, // Default: "FALSE"
			parameter_enum_t PL_DISABLE_UPCONFIG_CAPABLE, // Default: "FALSE"
			parameter_enum_t PL_EQ_ADAPT_DISABLE_COEFF_CHECK, // Default: "FALSE"
			parameter_enum_t PL_EQ_ADAPT_DISABLE_PRESET_CHECK, // Default: "FALSE"
			parameter_int_t PL_EQ_ADAPT_ITER_COUNT, // Default: 5'h02
			parameter_int_t PL_EQ_ADAPT_REJECT_RETRY_COUNT, // Default: 2'h1
			parameter_enum_t PL_EQ_BYPASS_PHASE23, // Default: "FALSE"
			parameter_enum_t PL_EQ_SHORT_ADAPT_PHASE, // Default: "FALSE"
			parameter_int_t PL_LANE0_EQ_CONTROL, // Default: 16'h3F00
			parameter_int_t PL_LANE1_EQ_CONTROL, // Default: 16'h3F00
			parameter_int_t PL_LANE2_EQ_CONTROL, // Default: 16'h3F00
			parameter_int_t PL_LANE3_EQ_CONTROL, // Default: 16'h3F00
			parameter_int_t PL_LANE4_EQ_CONTROL, // Default: 16'h3F00
			parameter_int_t PL_LANE5_EQ_CONTROL, // Default: 16'h3F00
			parameter_int_t PL_LANE6_EQ_CONTROL, // Default: 16'h3F00
			parameter_int_t PL_LANE7_EQ_CONTROL, // Default: 16'h3F00
			parameter_int_t PL_LINK_CAP_MAX_LINK_SPEED, // Default: 3'h4
			parameter_int_t PL_LINK_CAP_MAX_LINK_WIDTH, // Default: 4'h8
			parameter_int_t PL_N_FTS_COMCLK_GEN1, // Default: 255
			parameter_int_t PL_N_FTS_COMCLK_GEN2, // Default: 255
			parameter_int_t PL_N_FTS_COMCLK_GEN3, // Default: 255
			parameter_int_t PL_N_FTS_GEN1, // Default: 255
			parameter_int_t PL_N_FTS_GEN2, // Default: 255
			parameter_int_t PL_N_FTS_GEN3, // Default: 255
			parameter_enum_t PL_SIM_FAST_LINK_TRAINING, // Default: "FALSE"
			parameter_enum_t PL_UPSTREAM_FACING, // Default: "TRUE"
			parameter_int_t PM_ASPML0S_TIMEOUT, // Default: 16'h05DC
			parameter_int_t PM_ASPML1_ENTRY_DELAY, // Default: 20'h00000
			parameter_enum_t PM_ENABLE_SLOT_POWER_CAPTURE, // Default: "TRUE"
			parameter_int_t PM_L1_REENTRY_DELAY, // Default: 32'h00000000
			parameter_int_t PM_PME_SERVICE_TIMEOUT_DELAY, // Default: 20'h186A0
			parameter_int_t PM_PME_TURNOFF_ACK_DELAY, // Default: 16'h0064
			parameter_string_t SIM_VERSION, // Default: "1.0"
			parameter_int_t SPARE_BIT0, // Default: 0
			parameter_int_t SPARE_BIT1, // Default: 0
			parameter_int_t SPARE_BIT2, // Default: 0
			parameter_int_t SPARE_BIT3, // Default: 0
			parameter_int_t SPARE_BIT4, // Default: 0
			parameter_int_t SPARE_BIT5, // Default: 0
			parameter_int_t SPARE_BIT6, // Default: 0
			parameter_int_t SPARE_BIT7, // Default: 0
			parameter_int_t SPARE_BIT8, // Default: 0
			parameter_int_t SPARE_BYTE0, // Default: 8'h00
			parameter_int_t SPARE_BYTE1, // Default: 8'h00
			parameter_int_t SPARE_BYTE2, // Default: 8'h00
			parameter_int_t SPARE_BYTE3, // Default: 8'h00
			parameter_int_t SPARE_WORD0, // Default: 32'h00000000
			parameter_int_t SPARE_WORD1, // Default: 32'h00000000
			parameter_int_t SPARE_WORD2, // Default: 32'h00000000
			parameter_int_t SPARE_WORD3, // Default: 32'h00000000
			parameter_enum_t SRIOV_CAP_ENABLE, // Default: "FALSE"
			parameter_int_t TL_COMPL_TIMEOUT_REG0, // Default: 24'hBEBC20
			parameter_int_t TL_COMPL_TIMEOUT_REG1, // Default: 28'h0000000
			parameter_int_t TL_CREDITS_CD, // Default: 12'h3E0
			parameter_int_t TL_CREDITS_CH, // Default: 8'h20
			parameter_int_t TL_CREDITS_NPD, // Default: 12'h028
			parameter_int_t TL_CREDITS_NPH, // Default: 8'h20
			parameter_int_t TL_CREDITS_PD, // Default: 12'h198
			parameter_int_t TL_CREDITS_PH, // Default: 8'h20
			parameter_enum_t TL_ENABLE_MESSAGE_RID_CHECK_ENABLE, // Default: "TRUE"
			parameter_enum_t TL_EXTENDED_CFG_EXTEND_INTERFACE_ENABLE, // Default: "FALSE"
			parameter_enum_t TL_LEGACY_CFG_EXTEND_INTERFACE_ENABLE, // Default: "FALSE"
			parameter_enum_t TL_LEGACY_MODE_ENABLE, // Default: "FALSE"
			parameter_enum_t TL_PF_ENABLE_REG, // Default: "FALSE"
			parameter_enum_t TL_TAG_MGMT_ENABLE, // Default: "TRUE"
			parameter_int_t VF0_ARI_CAP_NEXTPTR, // Default: 12'h000
			parameter_int_t VF0_CAPABILITY_POINTER, // Default: 8'h50
			parameter_int_t VF0_MSIX_CAP_PBA_BIR, // Default: 0
			parameter_int_t VF0_MSIX_CAP_PBA_OFFSET, // Default: 29'h00000050
			parameter_int_t VF0_MSIX_CAP_TABLE_BIR, // Default: 0
			parameter_int_t VF0_MSIX_CAP_TABLE_OFFSET, // Default: 29'h00000040
			parameter_int_t VF0_MSIX_CAP_TABLE_SIZE, // Default: 11'h000
			parameter_int_t VF0_MSI_CAP_MULTIMSGCAP, // Default: 0
			parameter_int_t VF0_PM_CAP_ID, // Default: 8'h01
			parameter_int_t VF0_PM_CAP_NEXTPTR, // Default: 8'h00
			parameter_int_t VF0_PM_CAP_VER_ID, // Default: 3'h3
			parameter_enum_t VF0_TPHR_CAP_DEV_SPECIFIC_MODE, // Default: "TRUE"
			parameter_enum_t VF0_TPHR_CAP_ENABLE, // Default: "FALSE"
			parameter_enum_t VF0_TPHR_CAP_INT_VEC_MODE, // Default: "TRUE"
			parameter_int_t VF0_TPHR_CAP_NEXTPTR, // Default: 12'h000
			parameter_int_t VF0_TPHR_CAP_ST_MODE_SEL, // Default: 3'h0
			parameter_int_t VF0_TPHR_CAP_ST_TABLE_LOC, // Default: 2'h0
			parameter_int_t VF0_TPHR_CAP_ST_TABLE_SIZE, // Default: 11'h000
			parameter_int_t VF0_TPHR_CAP_VER, // Default: 4'h1
			parameter_int_t VF1_ARI_CAP_NEXTPTR, // Default: 12'h000
			parameter_int_t VF1_MSIX_CAP_PBA_BIR, // Default: 0
			parameter_int_t VF1_MSIX_CAP_PBA_OFFSET, // Default: 29'h00000050
			parameter_int_t VF1_MSIX_CAP_TABLE_BIR, // Default: 0
			parameter_int_t VF1_MSIX_CAP_TABLE_OFFSET, // Default: 29'h00000040
			parameter_int_t VF1_MSIX_CAP_TABLE_SIZE, // Default: 11'h000
			parameter_int_t VF1_MSI_CAP_MULTIMSGCAP, // Default: 0
			parameter_int_t VF1_PM_CAP_ID, // Default: 8'h01
			parameter_int_t VF1_PM_CAP_NEXTPTR, // Default: 8'h00
			parameter_int_t VF1_PM_CAP_VER_ID, // Default: 3'h3
			parameter_enum_t VF1_TPHR_CAP_DEV_SPECIFIC_MODE, // Default: "TRUE"
			parameter_enum_t VF1_TPHR_CAP_ENABLE, // Default: "FALSE"
			parameter_enum_t VF1_TPHR_CAP_INT_VEC_MODE, // Default: "TRUE"
			parameter_int_t VF1_TPHR_CAP_NEXTPTR, // Default: 12'h000
			parameter_int_t VF1_TPHR_CAP_ST_MODE_SEL, // Default: 3'h0
			parameter_int_t VF1_TPHR_CAP_ST_TABLE_LOC, // Default: 2'h0
			parameter_int_t VF1_TPHR_CAP_ST_TABLE_SIZE, // Default: 11'h000
			parameter_int_t VF1_TPHR_CAP_VER, // Default: 4'h1
			parameter_int_t VF2_ARI_CAP_NEXTPTR, // Default: 12'h000
			parameter_int_t VF2_MSIX_CAP_PBA_BIR, // Default: 0
			parameter_int_t VF2_MSIX_CAP_PBA_OFFSET, // Default: 29'h00000050
			parameter_int_t VF2_MSIX_CAP_TABLE_BIR, // Default: 0
			parameter_int_t VF2_MSIX_CAP_TABLE_OFFSET, // Default: 29'h00000040
			parameter_int_t VF2_MSIX_CAP_TABLE_SIZE, // Default: 11'h000
			parameter_int_t VF2_MSI_CAP_MULTIMSGCAP, // Default: 0
			parameter_int_t VF2_PM_CAP_ID, // Default: 8'h01
			parameter_int_t VF2_PM_CAP_NEXTPTR, // Default: 8'h00
			parameter_int_t VF2_PM_CAP_VER_ID, // Default: 3'h3
			parameter_enum_t VF2_TPHR_CAP_DEV_SPECIFIC_MODE, // Default: "TRUE"
			parameter_enum_t VF2_TPHR_CAP_ENABLE, // Default: "FALSE"
			parameter_enum_t VF2_TPHR_CAP_INT_VEC_MODE, // Default: "TRUE"
			parameter_int_t VF2_TPHR_CAP_NEXTPTR, // Default: 12'h000
			parameter_int_t VF2_TPHR_CAP_ST_MODE_SEL, // Default: 3'h0
			parameter_int_t VF2_TPHR_CAP_ST_TABLE_LOC, // Default: 2'h0
			parameter_int_t VF2_TPHR_CAP_ST_TABLE_SIZE, // Default: 11'h000
			parameter_int_t VF2_TPHR_CAP_VER, // Default: 4'h1
			parameter_int_t VF3_ARI_CAP_NEXTPTR, // Default: 12'h000
			parameter_int_t VF3_MSIX_CAP_PBA_BIR, // Default: 0
			parameter_int_t VF3_MSIX_CAP_PBA_OFFSET, // Default: 29'h00000050
			parameter_int_t VF3_MSIX_CAP_TABLE_BIR, // Default: 0
			parameter_int_t VF3_MSIX_CAP_TABLE_OFFSET, // Default: 29'h00000040
			parameter_int_t VF3_MSIX_CAP_TABLE_SIZE, // Default: 11'h000
			parameter_int_t VF3_MSI_CAP_MULTIMSGCAP, // Default: 0
			parameter_int_t VF3_PM_CAP_ID, // Default: 8'h01
			parameter_int_t VF3_PM_CAP_NEXTPTR, // Default: 8'h00
			parameter_int_t VF3_PM_CAP_VER_ID, // Default: 3'h3
			parameter_enum_t VF3_TPHR_CAP_DEV_SPECIFIC_MODE, // Default: "TRUE"
			parameter_enum_t VF3_TPHR_CAP_ENABLE, // Default: "FALSE"
			parameter_enum_t VF3_TPHR_CAP_INT_VEC_MODE, // Default: "TRUE"
			parameter_int_t VF3_TPHR_CAP_NEXTPTR, // Default: 12'h000
			parameter_int_t VF3_TPHR_CAP_ST_MODE_SEL, // Default: 3'h0
			parameter_int_t VF3_TPHR_CAP_ST_TABLE_LOC, // Default: 2'h0
			parameter_int_t VF3_TPHR_CAP_ST_TABLE_SIZE, // Default: 11'h000
			parameter_int_t VF3_TPHR_CAP_VER, // Default: 4'h1
			parameter_int_t VF4_ARI_CAP_NEXTPTR, // Default: 12'h000
			parameter_int_t VF4_MSIX_CAP_PBA_BIR, // Default: 0
			parameter_int_t VF4_MSIX_CAP_PBA_OFFSET, // Default: 29'h00000050
			parameter_int_t VF4_MSIX_CAP_TABLE_BIR, // Default: 0
			parameter_int_t VF4_MSIX_CAP_TABLE_OFFSET, // Default: 29'h00000040
			parameter_int_t VF4_MSIX_CAP_TABLE_SIZE, // Default: 11'h000
			parameter_int_t VF4_MSI_CAP_MULTIMSGCAP, // Default: 0
			parameter_int_t VF4_PM_CAP_ID, // Default: 8'h01
			parameter_int_t VF4_PM_CAP_NEXTPTR, // Default: 8'h00
			parameter_int_t VF4_PM_CAP_VER_ID, // Default: 3'h3
			parameter_enum_t VF4_TPHR_CAP_DEV_SPECIFIC_MODE, // Default: "TRUE"
			parameter_enum_t VF4_TPHR_CAP_ENABLE, // Default: "FALSE"
			parameter_enum_t VF4_TPHR_CAP_INT_VEC_MODE, // Default: "TRUE"
			parameter_int_t VF4_TPHR_CAP_NEXTPTR, // Default: 12'h000
			parameter_int_t VF4_TPHR_CAP_ST_MODE_SEL, // Default: 3'h0
			parameter_int_t VF4_TPHR_CAP_ST_TABLE_LOC, // Default: 2'h0
			parameter_int_t VF4_TPHR_CAP_ST_TABLE_SIZE, // Default: 11'h000
			parameter_int_t VF4_TPHR_CAP_VER, // Default: 4'h1
			parameter_int_t VF5_ARI_CAP_NEXTPTR, // Default: 12'h000
			parameter_int_t VF5_MSIX_CAP_PBA_BIR, // Default: 0
			parameter_int_t VF5_MSIX_CAP_PBA_OFFSET, // Default: 29'h00000050
			parameter_int_t VF5_MSIX_CAP_TABLE_BIR, // Default: 0
			parameter_int_t VF5_MSIX_CAP_TABLE_OFFSET, // Default: 29'h00000040
			parameter_int_t VF5_MSIX_CAP_TABLE_SIZE, // Default: 11'h000
			parameter_int_t VF5_MSI_CAP_MULTIMSGCAP, // Default: 0
			parameter_int_t VF5_PM_CAP_ID, // Default: 8'h01
			parameter_int_t VF5_PM_CAP_NEXTPTR, // Default: 8'h00
			parameter_int_t VF5_PM_CAP_VER_ID, // Default: 3'h3
			parameter_enum_t VF5_TPHR_CAP_DEV_SPECIFIC_MODE, // Default: "TRUE"
			parameter_enum_t VF5_TPHR_CAP_ENABLE, // Default: "FALSE"
			parameter_enum_t VF5_TPHR_CAP_INT_VEC_MODE, // Default: "TRUE"
			parameter_int_t VF5_TPHR_CAP_NEXTPTR, // Default: 12'h000
			parameter_int_t VF5_TPHR_CAP_ST_MODE_SEL, // Default: 3'h0
			parameter_int_t VF5_TPHR_CAP_ST_TABLE_LOC, // Default: 2'h0
			parameter_int_t VF5_TPHR_CAP_ST_TABLE_SIZE, // Default: 11'h000
			parameter_int_t VF5_TPHR_CAP_VER, // Default: 4'h1
			//Verilog Ports in definition order:
			NetFlow* CFGCURRENTSPEED, // OUTPUT
			NetFlow* CFGDPASUBSTATECHANGE, // OUTPUT
			NetFlow* CFGERRCOROUT, // OUTPUT
			NetFlow* CFGERRFATALOUT, // OUTPUT
			NetFlow* CFGERRNONFATALOUT, // OUTPUT
			NetFlow* CFGEXTFUNCTIONNUMBER, // OUTPUT
			NetFlow* CFGEXTREADRECEIVED, // OUTPUT
			NetFlow* CFGEXTREGISTERNUMBER, // OUTPUT
			NetFlow* CFGEXTWRITEBYTEENABLE, // OUTPUT
			NetFlow* CFGEXTWRITEDATA, // OUTPUT
			NetFlow* CFGEXTWRITERECEIVED, // OUTPUT
			NetFlow* CFGFCCPLD, // OUTPUT
			NetFlow* CFGFCCPLH, // OUTPUT
			NetFlow* CFGFCNPD, // OUTPUT
			NetFlow* CFGFCNPH, // OUTPUT
			NetFlow* CFGFCPD, // OUTPUT
			NetFlow* CFGFCPH, // OUTPUT
			NetFlow* CFGFLRINPROCESS, // OUTPUT
			NetFlow* CFGFUNCTIONPOWERSTATE, // OUTPUT
			NetFlow* CFGFUNCTIONSTATUS, // OUTPUT
			NetFlow* CFGHOTRESETOUT, // OUTPUT
			NetFlow* CFGINPUTUPDATEDONE, // OUTPUT
			NetFlow* CFGINTERRUPTAOUTPUT, // OUTPUT
			NetFlow* CFGINTERRUPTBOUTPUT, // OUTPUT
			NetFlow* CFGINTERRUPTCOUTPUT, // OUTPUT
			NetFlow* CFGINTERRUPTDOUTPUT, // OUTPUT
			NetFlow* CFGINTERRUPTMSIDATA, // OUTPUT
			NetFlow* CFGINTERRUPTMSIENABLE, // OUTPUT
			NetFlow* CFGINTERRUPTMSIFAIL, // OUTPUT
			NetFlow* CFGINTERRUPTMSIMASKUPDATE, // OUTPUT
			NetFlow* CFGINTERRUPTMSIMMENABLE, // OUTPUT
			NetFlow* CFGINTERRUPTMSISENT, // OUTPUT
			NetFlow* CFGINTERRUPTMSIVFENABLE, // OUTPUT
			NetFlow* CFGINTERRUPTMSIXENABLE, // OUTPUT
			NetFlow* CFGINTERRUPTMSIXFAIL, // OUTPUT
			NetFlow* CFGINTERRUPTMSIXMASK, // OUTPUT
			NetFlow* CFGINTERRUPTMSIXSENT, // OUTPUT
			NetFlow* CFGINTERRUPTMSIXVFENABLE, // OUTPUT
			NetFlow* CFGINTERRUPTMSIXVFMASK, // OUTPUT
			NetFlow* CFGINTERRUPTSENT, // OUTPUT
			NetFlow* CFGLINKPOWERSTATE, // OUTPUT
			NetFlow* CFGLOCALERROR, // OUTPUT
			NetFlow* CFGLTRENABLE, // OUTPUT
			NetFlow* CFGLTSSMSTATE, // OUTPUT
			NetFlow* CFGMAXPAYLOAD, // OUTPUT
			NetFlow* CFGMAXREADREQ, // OUTPUT
			NetFlow* CFGMCUPDATEDONE, // OUTPUT
			NetFlow* CFGMGMTREADDATA, // OUTPUT
			NetFlow* CFGMGMTREADWRITEDONE, // OUTPUT
			NetFlow* CFGMSGRECEIVED, // OUTPUT
			NetFlow* CFGMSGRECEIVEDDATA, // OUTPUT
			NetFlow* CFGMSGRECEIVEDTYPE, // OUTPUT
			NetFlow* CFGMSGTRANSMITDONE, // OUTPUT
			NetFlow* CFGNEGOTIATEDWIDTH, // OUTPUT
			NetFlow* CFGOBFFENABLE, // OUTPUT
			NetFlow* CFGPERFUNCSTATUSDATA, // OUTPUT
			NetFlow* CFGPERFUNCTIONUPDATEDONE, // OUTPUT
			NetFlow* CFGPHYLINKDOWN, // OUTPUT
			NetFlow* CFGPHYLINKSTATUS, // OUTPUT
			NetFlow* CFGPLSTATUSCHANGE, // OUTPUT
			NetFlow* CFGPOWERSTATECHANGEINTERRUPT, // OUTPUT
			NetFlow* CFGRCBSTATUS, // OUTPUT
			NetFlow* CFGTPHFUNCTIONNUM, // OUTPUT
			NetFlow* CFGTPHREQUESTERENABLE, // OUTPUT
			NetFlow* CFGTPHSTMODE, // OUTPUT
			NetFlow* CFGTPHSTTADDRESS, // OUTPUT
			NetFlow* CFGTPHSTTREADENABLE, // OUTPUT
			NetFlow* CFGTPHSTTWRITEBYTEVALID, // OUTPUT
			NetFlow* CFGTPHSTTWRITEDATA, // OUTPUT
			NetFlow* CFGTPHSTTWRITEENABLE, // OUTPUT
			NetFlow* CFGVFFLRINPROCESS, // OUTPUT
			NetFlow* CFGVFPOWERSTATE, // OUTPUT
			NetFlow* CFGVFSTATUS, // OUTPUT
			NetFlow* CFGVFTPHREQUESTERENABLE, // OUTPUT
			NetFlow* CFGVFTPHSTMODE, // OUTPUT
			NetFlow* DBGDATAOUT, // OUTPUT
			NetFlow* DRPDO, // OUTPUT
			NetFlow* DRPRDY, // OUTPUT
			NetFlow* MAXISCQTDATA, // OUTPUT
			NetFlow* MAXISCQTKEEP, // OUTPUT
			NetFlow* MAXISCQTLAST, // OUTPUT
			NetFlow* MAXISCQTUSER, // OUTPUT
			NetFlow* MAXISCQTVALID, // OUTPUT
			NetFlow* MAXISRCTDATA, // OUTPUT
			NetFlow* MAXISRCTKEEP, // OUTPUT
			NetFlow* MAXISRCTLAST, // OUTPUT
			NetFlow* MAXISRCTUSER, // OUTPUT
			NetFlow* MAXISRCTVALID, // OUTPUT
			NetFlow* MICOMPLETIONRAMREADADDRESSAL, // OUTPUT
			NetFlow* MICOMPLETIONRAMREADADDRESSAU, // OUTPUT
			NetFlow* MICOMPLETIONRAMREADADDRESSBL, // OUTPUT
			NetFlow* MICOMPLETIONRAMREADADDRESSBU, // OUTPUT
			NetFlow* MICOMPLETIONRAMREADENABLEL, // OUTPUT
			NetFlow* MICOMPLETIONRAMREADENABLEU, // OUTPUT
			NetFlow* MICOMPLETIONRAMWRITEADDRESSAL, // OUTPUT
			NetFlow* MICOMPLETIONRAMWRITEADDRESSAU, // OUTPUT
			NetFlow* MICOMPLETIONRAMWRITEADDRESSBL, // OUTPUT
			NetFlow* MICOMPLETIONRAMWRITEADDRESSBU, // OUTPUT
			NetFlow* MICOMPLETIONRAMWRITEDATAL, // OUTPUT
			NetFlow* MICOMPLETIONRAMWRITEDATAU, // OUTPUT
			NetFlow* MICOMPLETIONRAMWRITEENABLEL, // OUTPUT
			NetFlow* MICOMPLETIONRAMWRITEENABLEU, // OUTPUT
			NetFlow* MIREPLAYRAMADDRESS, // OUTPUT
			NetFlow* MIREPLAYRAMREADENABLE, // OUTPUT
			NetFlow* MIREPLAYRAMWRITEDATA, // OUTPUT
			NetFlow* MIREPLAYRAMWRITEENABLE, // OUTPUT
			NetFlow* MIREQUESTRAMREADADDRESSA, // OUTPUT
			NetFlow* MIREQUESTRAMREADADDRESSB, // OUTPUT
			NetFlow* MIREQUESTRAMREADENABLE, // OUTPUT
			NetFlow* MIREQUESTRAMWRITEADDRESSA, // OUTPUT
			NetFlow* MIREQUESTRAMWRITEADDRESSB, // OUTPUT
			NetFlow* MIREQUESTRAMWRITEDATA, // OUTPUT
			NetFlow* MIREQUESTRAMWRITEENABLE, // OUTPUT
			NetFlow* PCIECQNPREQCOUNT, // OUTPUT
			NetFlow* PCIERQSEQNUM, // OUTPUT
			NetFlow* PCIERQSEQNUMVLD, // OUTPUT
			NetFlow* PCIERQTAG, // OUTPUT
			NetFlow* PCIERQTAGAV, // OUTPUT
			NetFlow* PCIERQTAGVLD, // OUTPUT
			NetFlow* PCIETFCNPDAV, // OUTPUT
			NetFlow* PCIETFCNPHAV, // OUTPUT
			NetFlow* PIPERX0EQCONTROL, // OUTPUT
			NetFlow* PIPERX0EQLPLFFS, // OUTPUT
			NetFlow* PIPERX0EQLPTXPRESET, // OUTPUT
			NetFlow* PIPERX0EQPRESET, // OUTPUT
			NetFlow* PIPERX0POLARITY, // OUTPUT
			NetFlow* PIPERX1EQCONTROL, // OUTPUT
			NetFlow* PIPERX1EQLPLFFS, // OUTPUT
			NetFlow* PIPERX1EQLPTXPRESET, // OUTPUT
			NetFlow* PIPERX1EQPRESET, // OUTPUT
			NetFlow* PIPERX1POLARITY, // OUTPUT
			NetFlow* PIPERX2EQCONTROL, // OUTPUT
			NetFlow* PIPERX2EQLPLFFS, // OUTPUT
			NetFlow* PIPERX2EQLPTXPRESET, // OUTPUT
			NetFlow* PIPERX2EQPRESET, // OUTPUT
			NetFlow* PIPERX2POLARITY, // OUTPUT
			NetFlow* PIPERX3EQCONTROL, // OUTPUT
			NetFlow* PIPERX3EQLPLFFS, // OUTPUT
			NetFlow* PIPERX3EQLPTXPRESET, // OUTPUT
			NetFlow* PIPERX3EQPRESET, // OUTPUT
			NetFlow* PIPERX3POLARITY, // OUTPUT
			NetFlow* PIPERX4EQCONTROL, // OUTPUT
			NetFlow* PIPERX4EQLPLFFS, // OUTPUT
			NetFlow* PIPERX4EQLPTXPRESET, // OUTPUT
			NetFlow* PIPERX4EQPRESET, // OUTPUT
			NetFlow* PIPERX4POLARITY, // OUTPUT
			NetFlow* PIPERX5EQCONTROL, // OUTPUT
			NetFlow* PIPERX5EQLPLFFS, // OUTPUT
			NetFlow* PIPERX5EQLPTXPRESET, // OUTPUT
			NetFlow* PIPERX5EQPRESET, // OUTPUT
			NetFlow* PIPERX5POLARITY, // OUTPUT
			NetFlow* PIPERX6EQCONTROL, // OUTPUT
			NetFlow* PIPERX6EQLPLFFS, // OUTPUT
			NetFlow* PIPERX6EQLPTXPRESET, // OUTPUT
			NetFlow* PIPERX6EQPRESET, // OUTPUT
			NetFlow* PIPERX6POLARITY, // OUTPUT
			NetFlow* PIPERX7EQCONTROL, // OUTPUT
			NetFlow* PIPERX7EQLPLFFS, // OUTPUT
			NetFlow* PIPERX7EQLPTXPRESET, // OUTPUT
			NetFlow* PIPERX7EQPRESET, // OUTPUT
			NetFlow* PIPERX7POLARITY, // OUTPUT
			NetFlow* PIPETX0CHARISK, // OUTPUT
			NetFlow* PIPETX0COMPLIANCE, // OUTPUT
			NetFlow* PIPETX0DATA, // OUTPUT
			NetFlow* PIPETX0DATAVALID, // OUTPUT
			NetFlow* PIPETX0ELECIDLE, // OUTPUT
			NetFlow* PIPETX0EQCONTROL, // OUTPUT
			NetFlow* PIPETX0EQDEEMPH, // OUTPUT
			NetFlow* PIPETX0EQPRESET, // OUTPUT
			NetFlow* PIPETX0POWERDOWN, // OUTPUT
			NetFlow* PIPETX0STARTBLOCK, // OUTPUT
			NetFlow* PIPETX0SYNCHEADER, // OUTPUT
			NetFlow* PIPETX1CHARISK, // OUTPUT
			NetFlow* PIPETX1COMPLIANCE, // OUTPUT
			NetFlow* PIPETX1DATA, // OUTPUT
			NetFlow* PIPETX1DATAVALID, // OUTPUT
			NetFlow* PIPETX1ELECIDLE, // OUTPUT
			NetFlow* PIPETX1EQCONTROL, // OUTPUT
			NetFlow* PIPETX1EQDEEMPH, // OUTPUT
			NetFlow* PIPETX1EQPRESET, // OUTPUT
			NetFlow* PIPETX1POWERDOWN, // OUTPUT
			NetFlow* PIPETX1STARTBLOCK, // OUTPUT
			NetFlow* PIPETX1SYNCHEADER, // OUTPUT
			NetFlow* PIPETX2CHARISK, // OUTPUT
			NetFlow* PIPETX2COMPLIANCE, // OUTPUT
			NetFlow* PIPETX2DATA, // OUTPUT
			NetFlow* PIPETX2DATAVALID, // OUTPUT
			NetFlow* PIPETX2ELECIDLE, // OUTPUT
			NetFlow* PIPETX2EQCONTROL, // OUTPUT
			NetFlow* PIPETX2EQDEEMPH, // OUTPUT
			NetFlow* PIPETX2EQPRESET, // OUTPUT
			NetFlow* PIPETX2POWERDOWN, // OUTPUT
			NetFlow* PIPETX2STARTBLOCK, // OUTPUT
			NetFlow* PIPETX2SYNCHEADER, // OUTPUT
			NetFlow* PIPETX3CHARISK, // OUTPUT
			NetFlow* PIPETX3COMPLIANCE, // OUTPUT
			NetFlow* PIPETX3DATA, // OUTPUT
			NetFlow* PIPETX3DATAVALID, // OUTPUT
			NetFlow* PIPETX3ELECIDLE, // OUTPUT
			NetFlow* PIPETX3EQCONTROL, // OUTPUT
			NetFlow* PIPETX3EQDEEMPH, // OUTPUT
			NetFlow* PIPETX3EQPRESET, // OUTPUT
			NetFlow* PIPETX3POWERDOWN, // OUTPUT
			NetFlow* PIPETX3STARTBLOCK, // OUTPUT
			NetFlow* PIPETX3SYNCHEADER, // OUTPUT
			NetFlow* PIPETX4CHARISK, // OUTPUT
			NetFlow* PIPETX4COMPLIANCE, // OUTPUT
			NetFlow* PIPETX4DATA, // OUTPUT
			NetFlow* PIPETX4DATAVALID, // OUTPUT
			NetFlow* PIPETX4ELECIDLE, // OUTPUT
			NetFlow* PIPETX4EQCONTROL, // OUTPUT
			NetFlow* PIPETX4EQDEEMPH, // OUTPUT
			NetFlow* PIPETX4EQPRESET, // OUTPUT
			NetFlow* PIPETX4POWERDOWN, // OUTPUT
			NetFlow* PIPETX4STARTBLOCK, // OUTPUT
			NetFlow* PIPETX4SYNCHEADER, // OUTPUT
			NetFlow* PIPETX5CHARISK, // OUTPUT
			NetFlow* PIPETX5COMPLIANCE, // OUTPUT
			NetFlow* PIPETX5DATA, // OUTPUT
			NetFlow* PIPETX5DATAVALID, // OUTPUT
			NetFlow* PIPETX5ELECIDLE, // OUTPUT
			NetFlow* PIPETX5EQCONTROL, // OUTPUT
			NetFlow* PIPETX5EQDEEMPH, // OUTPUT
			NetFlow* PIPETX5EQPRESET, // OUTPUT
			NetFlow* PIPETX5POWERDOWN, // OUTPUT
			NetFlow* PIPETX5STARTBLOCK, // OUTPUT
			NetFlow* PIPETX5SYNCHEADER, // OUTPUT
			NetFlow* PIPETX6CHARISK, // OUTPUT
			NetFlow* PIPETX6COMPLIANCE, // OUTPUT
			NetFlow* PIPETX6DATA, // OUTPUT
			NetFlow* PIPETX6DATAVALID, // OUTPUT
			NetFlow* PIPETX6ELECIDLE, // OUTPUT
			NetFlow* PIPETX6EQCONTROL, // OUTPUT
			NetFlow* PIPETX6EQDEEMPH, // OUTPUT
			NetFlow* PIPETX6EQPRESET, // OUTPUT
			NetFlow* PIPETX6POWERDOWN, // OUTPUT
			NetFlow* PIPETX6STARTBLOCK, // OUTPUT
			NetFlow* PIPETX6SYNCHEADER, // OUTPUT
			NetFlow* PIPETX7CHARISK, // OUTPUT
			NetFlow* PIPETX7COMPLIANCE, // OUTPUT
			NetFlow* PIPETX7DATA, // OUTPUT
			NetFlow* PIPETX7DATAVALID, // OUTPUT
			NetFlow* PIPETX7ELECIDLE, // OUTPUT
			NetFlow* PIPETX7EQCONTROL, // OUTPUT
			NetFlow* PIPETX7EQDEEMPH, // OUTPUT
			NetFlow* PIPETX7EQPRESET, // OUTPUT
			NetFlow* PIPETX7POWERDOWN, // OUTPUT
			NetFlow* PIPETX7STARTBLOCK, // OUTPUT
			NetFlow* PIPETX7SYNCHEADER, // OUTPUT
			NetFlow* PIPETXDEEMPH, // OUTPUT
			NetFlow* PIPETXMARGIN, // OUTPUT
			NetFlow* PIPETXRATE, // OUTPUT
			NetFlow* PIPETXRCVRDET, // OUTPUT
			NetFlow* PIPETXRESET, // OUTPUT
			NetFlow* PIPETXSWING, // OUTPUT
			NetFlow* PLEQINPROGRESS, // OUTPUT
			NetFlow* PLEQPHASE, // OUTPUT
			NetFlow* PLGEN3PCSRXSLIDE, // OUTPUT
			NetFlow* SAXISCCTREADY, // OUTPUT
			NetFlow* SAXISRQTREADY, // OUTPUT
			NetFlow* CFGCONFIGSPACEENABLE, // INPUT
			NetFlow* CFGDEVID, // INPUT
			NetFlow* CFGDSBUSNUMBER, // INPUT
			NetFlow* CFGDSDEVICENUMBER, // INPUT
			NetFlow* CFGDSFUNCTIONNUMBER, // INPUT
			NetFlow* CFGDSN, // INPUT
			NetFlow* CFGDSPORTNUMBER, // INPUT
			NetFlow* CFGERRCORIN, // INPUT
			NetFlow* CFGERRUNCORIN, // INPUT
			NetFlow* CFGEXTREADDATA, // INPUT
			NetFlow* CFGEXTREADDATAVALID, // INPUT
			NetFlow* CFGFCSEL, // INPUT
			NetFlow* CFGFLRDONE, // INPUT
			NetFlow* CFGHOTRESETIN, // INPUT
			NetFlow* CFGINPUTUPDATEREQUEST, // INPUT
			NetFlow* CFGINTERRUPTINT, // INPUT
			NetFlow* CFGINTERRUPTMSIATTR, // INPUT
			NetFlow* CFGINTERRUPTMSIFUNCTIONNUMBER, // INPUT
			NetFlow* CFGINTERRUPTMSIINT, // INPUT
			NetFlow* CFGINTERRUPTMSIPENDINGSTATUS, // INPUT
			NetFlow* CFGINTERRUPTMSISELECT, // INPUT
			NetFlow* CFGINTERRUPTMSITPHPRESENT, // INPUT
			NetFlow* CFGINTERRUPTMSITPHSTTAG, // INPUT
			NetFlow* CFGINTERRUPTMSITPHTYPE, // INPUT
			NetFlow* CFGINTERRUPTMSIXADDRESS, // INPUT
			NetFlow* CFGINTERRUPTMSIXDATA, // INPUT
			NetFlow* CFGINTERRUPTMSIXINT, // INPUT
			NetFlow* CFGINTERRUPTPENDING, // INPUT
			NetFlow* CFGLINKTRAININGENABLE, // INPUT
			NetFlow* CFGMCUPDATEREQUEST, // INPUT
			NetFlow* CFGMGMTADDR, // INPUT
			NetFlow* CFGMGMTBYTEENABLE, // INPUT
			NetFlow* CFGMGMTREAD, // INPUT
			NetFlow* CFGMGMTTYPE1CFGREGACCESS, // INPUT
			NetFlow* CFGMGMTWRITE, // INPUT
			NetFlow* CFGMGMTWRITEDATA, // INPUT
			NetFlow* CFGMSGTRANSMIT, // INPUT
			NetFlow* CFGMSGTRANSMITDATA, // INPUT
			NetFlow* CFGMSGTRANSMITTYPE, // INPUT
			NetFlow* CFGPERFUNCSTATUSCONTROL, // INPUT
			NetFlow* CFGPERFUNCTIONNUMBER, // INPUT
			NetFlow* CFGPERFUNCTIONOUTPUTREQUEST, // INPUT
			NetFlow* CFGPOWERSTATECHANGEACK, // INPUT
			NetFlow* CFGREQPMTRANSITIONL23READY, // INPUT
			NetFlow* CFGREVID, // INPUT
			NetFlow* CFGSUBSYSID, // INPUT
			NetFlow* CFGSUBSYSVENDID, // INPUT
			NetFlow* CFGTPHSTTREADDATA, // INPUT
			NetFlow* CFGTPHSTTREADDATAVALID, // INPUT
			NetFlow* CFGVENDID, // INPUT
			NetFlow* CFGVFFLRDONE, // INPUT
			NetFlow* CORECLK, // INPUT
			NetFlow* CORECLKMICOMPLETIONRAML, // INPUT
			NetFlow* CORECLKMICOMPLETIONRAMU, // INPUT
			NetFlow* CORECLKMIREPLAYRAM, // INPUT
			NetFlow* CORECLKMIREQUESTRAM, // INPUT
			NetFlow* DRPADDR, // INPUT
			NetFlow* DRPCLK, // INPUT
			NetFlow* DRPDI, // INPUT
			NetFlow* DRPEN, // INPUT
			NetFlow* DRPWE, // INPUT
			NetFlow* MAXISCQTREADY, // INPUT
			NetFlow* MAXISRCTREADY, // INPUT
			NetFlow* MGMTRESETN, // INPUT
			NetFlow* MGMTSTICKYRESETN, // INPUT
			NetFlow* MICOMPLETIONRAMREADDATA, // INPUT
			NetFlow* MIREPLAYRAMREADDATA, // INPUT
			NetFlow* MIREQUESTRAMREADDATA, // INPUT
			NetFlow* PCIECQNPREQ, // INPUT
			NetFlow* PIPECLK, // INPUT
			NetFlow* PIPEEQFS, // INPUT
			NetFlow* PIPEEQLF, // INPUT
			NetFlow* PIPERESETN, // INPUT
			NetFlow* PIPERX0CHARISK, // INPUT
			NetFlow* PIPERX0DATA, // INPUT
			NetFlow* PIPERX0DATAVALID, // INPUT
			NetFlow* PIPERX0ELECIDLE, // INPUT
			NetFlow* PIPERX0EQDONE, // INPUT
			NetFlow* PIPERX0EQLPADAPTDONE, // INPUT
			NetFlow* PIPERX0EQLPLFFSSEL, // INPUT
			NetFlow* PIPERX0EQLPNEWTXCOEFFORPRESET, // INPUT
			NetFlow* PIPERX0PHYSTATUS, // INPUT
			NetFlow* PIPERX0STARTBLOCK, // INPUT
			NetFlow* PIPERX0STATUS, // INPUT
			NetFlow* PIPERX0SYNCHEADER, // INPUT
			NetFlow* PIPERX0VALID, // INPUT
			NetFlow* PIPERX1CHARISK, // INPUT
			NetFlow* PIPERX1DATA, // INPUT
			NetFlow* PIPERX1DATAVALID, // INPUT
			NetFlow* PIPERX1ELECIDLE, // INPUT
			NetFlow* PIPERX1EQDONE, // INPUT
			NetFlow* PIPERX1EQLPADAPTDONE, // INPUT
			NetFlow* PIPERX1EQLPLFFSSEL, // INPUT
			NetFlow* PIPERX1EQLPNEWTXCOEFFORPRESET, // INPUT
			NetFlow* PIPERX1PHYSTATUS, // INPUT
			NetFlow* PIPERX1STARTBLOCK, // INPUT
			NetFlow* PIPERX1STATUS, // INPUT
			NetFlow* PIPERX1SYNCHEADER, // INPUT
			NetFlow* PIPERX1VALID, // INPUT
			NetFlow* PIPERX2CHARISK, // INPUT
			NetFlow* PIPERX2DATA, // INPUT
			NetFlow* PIPERX2DATAVALID, // INPUT
			NetFlow* PIPERX2ELECIDLE, // INPUT
			NetFlow* PIPERX2EQDONE, // INPUT
			NetFlow* PIPERX2EQLPADAPTDONE, // INPUT
			NetFlow* PIPERX2EQLPLFFSSEL, // INPUT
			NetFlow* PIPERX2EQLPNEWTXCOEFFORPRESET, // INPUT
			NetFlow* PIPERX2PHYSTATUS, // INPUT
			NetFlow* PIPERX2STARTBLOCK, // INPUT
			NetFlow* PIPERX2STATUS, // INPUT
			NetFlow* PIPERX2SYNCHEADER, // INPUT
			NetFlow* PIPERX2VALID, // INPUT
			NetFlow* PIPERX3CHARISK, // INPUT
			NetFlow* PIPERX3DATA, // INPUT
			NetFlow* PIPERX3DATAVALID, // INPUT
			NetFlow* PIPERX3ELECIDLE, // INPUT
			NetFlow* PIPERX3EQDONE, // INPUT
			NetFlow* PIPERX3EQLPADAPTDONE, // INPUT
			NetFlow* PIPERX3EQLPLFFSSEL, // INPUT
			NetFlow* PIPERX3EQLPNEWTXCOEFFORPRESET, // INPUT
			NetFlow* PIPERX3PHYSTATUS, // INPUT
			NetFlow* PIPERX3STARTBLOCK, // INPUT
			NetFlow* PIPERX3STATUS, // INPUT
			NetFlow* PIPERX3SYNCHEADER, // INPUT
			NetFlow* PIPERX3VALID, // INPUT
			NetFlow* PIPERX4CHARISK, // INPUT
			NetFlow* PIPERX4DATA, // INPUT
			NetFlow* PIPERX4DATAVALID, // INPUT
			NetFlow* PIPERX4ELECIDLE, // INPUT
			NetFlow* PIPERX4EQDONE, // INPUT
			NetFlow* PIPERX4EQLPADAPTDONE, // INPUT
			NetFlow* PIPERX4EQLPLFFSSEL, // INPUT
			NetFlow* PIPERX4EQLPNEWTXCOEFFORPRESET, // INPUT
			NetFlow* PIPERX4PHYSTATUS, // INPUT
			NetFlow* PIPERX4STARTBLOCK, // INPUT
			NetFlow* PIPERX4STATUS, // INPUT
			NetFlow* PIPERX4SYNCHEADER, // INPUT
			NetFlow* PIPERX4VALID, // INPUT
			NetFlow* PIPERX5CHARISK, // INPUT
			NetFlow* PIPERX5DATA, // INPUT
			NetFlow* PIPERX5DATAVALID, // INPUT
			NetFlow* PIPERX5ELECIDLE, // INPUT
			NetFlow* PIPERX5EQDONE, // INPUT
			NetFlow* PIPERX5EQLPADAPTDONE, // INPUT
			NetFlow* PIPERX5EQLPLFFSSEL, // INPUT
			NetFlow* PIPERX5EQLPNEWTXCOEFFORPRESET, // INPUT
			NetFlow* PIPERX5PHYSTATUS, // INPUT
			NetFlow* PIPERX5STARTBLOCK, // INPUT
			NetFlow* PIPERX5STATUS, // INPUT
			NetFlow* PIPERX5SYNCHEADER, // INPUT
			NetFlow* PIPERX5VALID, // INPUT
			NetFlow* PIPERX6CHARISK, // INPUT
			NetFlow* PIPERX6DATA, // INPUT
			NetFlow* PIPERX6DATAVALID, // INPUT
			NetFlow* PIPERX6ELECIDLE, // INPUT
			NetFlow* PIPERX6EQDONE, // INPUT
			NetFlow* PIPERX6EQLPADAPTDONE, // INPUT
			NetFlow* PIPERX6EQLPLFFSSEL, // INPUT
			NetFlow* PIPERX6EQLPNEWTXCOEFFORPRESET, // INPUT
			NetFlow* PIPERX6PHYSTATUS, // INPUT
			NetFlow* PIPERX6STARTBLOCK, // INPUT
			NetFlow* PIPERX6STATUS, // INPUT
			NetFlow* PIPERX6SYNCHEADER, // INPUT
			NetFlow* PIPERX6VALID, // INPUT
			NetFlow* PIPERX7CHARISK, // INPUT
			NetFlow* PIPERX7DATA, // INPUT
			NetFlow* PIPERX7DATAVALID, // INPUT
			NetFlow* PIPERX7ELECIDLE, // INPUT
			NetFlow* PIPERX7EQDONE, // INPUT
			NetFlow* PIPERX7EQLPADAPTDONE, // INPUT
			NetFlow* PIPERX7EQLPLFFSSEL, // INPUT
			NetFlow* PIPERX7EQLPNEWTXCOEFFORPRESET, // INPUT
			NetFlow* PIPERX7PHYSTATUS, // INPUT
			NetFlow* PIPERX7STARTBLOCK, // INPUT
			NetFlow* PIPERX7STATUS, // INPUT
			NetFlow* PIPERX7SYNCHEADER, // INPUT
			NetFlow* PIPERX7VALID, // INPUT
			NetFlow* PIPETX0EQCOEFF, // INPUT
			NetFlow* PIPETX0EQDONE, // INPUT
			NetFlow* PIPETX1EQCOEFF, // INPUT
			NetFlow* PIPETX1EQDONE, // INPUT
			NetFlow* PIPETX2EQCOEFF, // INPUT
			NetFlow* PIPETX2EQDONE, // INPUT
			NetFlow* PIPETX3EQCOEFF, // INPUT
			NetFlow* PIPETX3EQDONE, // INPUT
			NetFlow* PIPETX4EQCOEFF, // INPUT
			NetFlow* PIPETX4EQDONE, // INPUT
			NetFlow* PIPETX5EQCOEFF, // INPUT
			NetFlow* PIPETX5EQDONE, // INPUT
			NetFlow* PIPETX6EQCOEFF, // INPUT
			NetFlow* PIPETX6EQDONE, // INPUT
			NetFlow* PIPETX7EQCOEFF, // INPUT
			NetFlow* PIPETX7EQDONE, // INPUT
			NetFlow* PLDISABLESCRAMBLER, // INPUT
			NetFlow* PLEQRESETEIEOSCOUNT, // INPUT
			NetFlow* PLGEN3PCSDISABLE, // INPUT
			NetFlow* PLGEN3PCSRXSYNCDONE, // INPUT
			NetFlow* RECCLK, // INPUT
			NetFlow* RESETN, // INPUT
			NetFlow* SAXISCCTDATA, // INPUT
			NetFlow* SAXISCCTKEEP, // INPUT
			NetFlow* SAXISCCTLAST, // INPUT
			NetFlow* SAXISCCTUSER, // INPUT
			NetFlow* SAXISCCTVALID, // INPUT
			NetFlow* SAXISRQTDATA, // INPUT
			NetFlow* SAXISRQTKEEP, // INPUT
			NetFlow* SAXISRQTLAST, // INPUT
			NetFlow* SAXISRQTUSER, // INPUT
			NetFlow* SAXISRQTVALID, // INPUT
			NetFlow* USERCLK // INPUT
			){
		
			// Assign parameters and ports: 
			//Verilog Parameters:
			this->LOC = LOC; // Default: "UNPLACED"
			this->ARI_CAP_ENABLE = ARI_CAP_ENABLE; // Default: "FALSE"
			this->AXISTEN_IF_CC_ALIGNMENT_MODE = AXISTEN_IF_CC_ALIGNMENT_MODE; // Default: "FALSE"
			this->AXISTEN_IF_CC_PARITY_CHK = AXISTEN_IF_CC_PARITY_CHK; // Default: "TRUE"
			this->AXISTEN_IF_CQ_ALIGNMENT_MODE = AXISTEN_IF_CQ_ALIGNMENT_MODE; // Default: "FALSE"
			this->AXISTEN_IF_ENABLE_CLIENT_TAG = AXISTEN_IF_ENABLE_CLIENT_TAG; // Default: "FALSE"
			this->AXISTEN_IF_ENABLE_MSG_ROUTE = AXISTEN_IF_ENABLE_MSG_ROUTE; // Default: 18'h00000
			this->AXISTEN_IF_ENABLE_RX_MSG_INTFC = AXISTEN_IF_ENABLE_RX_MSG_INTFC; // Default: "FALSE"
			this->AXISTEN_IF_RC_ALIGNMENT_MODE = AXISTEN_IF_RC_ALIGNMENT_MODE; // Default: "FALSE"
			this->AXISTEN_IF_RC_STRADDLE = AXISTEN_IF_RC_STRADDLE; // Default: "FALSE"
			this->AXISTEN_IF_RQ_ALIGNMENT_MODE = AXISTEN_IF_RQ_ALIGNMENT_MODE; // Default: "FALSE"
			this->AXISTEN_IF_RQ_PARITY_CHK = AXISTEN_IF_RQ_PARITY_CHK; // Default: "TRUE"
			this->AXISTEN_IF_WIDTH = AXISTEN_IF_WIDTH; // Default: 2'h2
			this->CRM_CORE_CLK_FREQ_500 = CRM_CORE_CLK_FREQ_500; // Default: "TRUE"
			this->CRM_USER_CLK_FREQ = CRM_USER_CLK_FREQ; // Default: 2'h2
			this->DNSTREAM_LINK_NUM = DNSTREAM_LINK_NUM; // Default: 8'h00
			this->GEN3_PCS_AUTO_REALIGN = GEN3_PCS_AUTO_REALIGN; // Default: 2'h1
			this->GEN3_PCS_RX_ELECIDLE_INTERNAL = GEN3_PCS_RX_ELECIDLE_INTERNAL; // Default: "TRUE"
			this->LL_ACK_TIMEOUT = LL_ACK_TIMEOUT; // Default: 9'h000
			this->LL_ACK_TIMEOUT_EN = LL_ACK_TIMEOUT_EN; // Default: "FALSE"
			this->LL_ACK_TIMEOUT_FUNC = LL_ACK_TIMEOUT_FUNC; // Default: 0
			this->LL_CPL_FC_UPDATE_TIMER = LL_CPL_FC_UPDATE_TIMER; // Default: 16'h0000
			this->LL_CPL_FC_UPDATE_TIMER_OVERRIDE = LL_CPL_FC_UPDATE_TIMER_OVERRIDE; // Default: "FALSE"
			this->LL_FC_UPDATE_TIMER = LL_FC_UPDATE_TIMER; // Default: 16'h0000
			this->LL_FC_UPDATE_TIMER_OVERRIDE = LL_FC_UPDATE_TIMER_OVERRIDE; // Default: "FALSE"
			this->LL_NP_FC_UPDATE_TIMER = LL_NP_FC_UPDATE_TIMER; // Default: 16'h0000
			this->LL_NP_FC_UPDATE_TIMER_OVERRIDE = LL_NP_FC_UPDATE_TIMER_OVERRIDE; // Default: "FALSE"
			this->LL_P_FC_UPDATE_TIMER = LL_P_FC_UPDATE_TIMER; // Default: 16'h0000
			this->LL_P_FC_UPDATE_TIMER_OVERRIDE = LL_P_FC_UPDATE_TIMER_OVERRIDE; // Default: "FALSE"
			this->LL_REPLAY_TIMEOUT = LL_REPLAY_TIMEOUT; // Default: 9'h000
			this->LL_REPLAY_TIMEOUT_EN = LL_REPLAY_TIMEOUT_EN; // Default: "FALSE"
			this->LL_REPLAY_TIMEOUT_FUNC = LL_REPLAY_TIMEOUT_FUNC; // Default: 0
			this->LTR_TX_MESSAGE_MINIMUM_INTERVAL = LTR_TX_MESSAGE_MINIMUM_INTERVAL; // Default: 10'h0FA
			this->LTR_TX_MESSAGE_ON_FUNC_POWER_STATE_CHANGE = LTR_TX_MESSAGE_ON_FUNC_POWER_STATE_CHANGE; // Default: "FALSE"
			this->LTR_TX_MESSAGE_ON_LTR_ENABLE = LTR_TX_MESSAGE_ON_LTR_ENABLE; // Default: "FALSE"
			this->PF0_AER_CAP_ECRC_CHECK_CAPABLE = PF0_AER_CAP_ECRC_CHECK_CAPABLE; // Default: "FALSE"
			this->PF0_AER_CAP_ECRC_GEN_CAPABLE = PF0_AER_CAP_ECRC_GEN_CAPABLE; // Default: "FALSE"
			this->PF0_AER_CAP_NEXTPTR = PF0_AER_CAP_NEXTPTR; // Default: 12'h000
			this->PF0_ARI_CAP_NEXTPTR = PF0_ARI_CAP_NEXTPTR; // Default: 12'h000
			this->PF0_ARI_CAP_NEXT_FUNC = PF0_ARI_CAP_NEXT_FUNC; // Default: 8'h00
			this->PF0_ARI_CAP_VER = PF0_ARI_CAP_VER; // Default: 4'h1
			this->PF0_BAR0_APERTURE_SIZE = PF0_BAR0_APERTURE_SIZE; // Default: 5'h03
			this->PF0_BAR0_CONTROL = PF0_BAR0_CONTROL; // Default: 3'h4
			this->PF0_BAR1_APERTURE_SIZE = PF0_BAR1_APERTURE_SIZE; // Default: 5'h00
			this->PF0_BAR1_CONTROL = PF0_BAR1_CONTROL; // Default: 3'h0
			this->PF0_BAR2_APERTURE_SIZE = PF0_BAR2_APERTURE_SIZE; // Default: 5'h03
			this->PF0_BAR2_CONTROL = PF0_BAR2_CONTROL; // Default: 3'h4
			this->PF0_BAR3_APERTURE_SIZE = PF0_BAR3_APERTURE_SIZE; // Default: 5'h03
			this->PF0_BAR3_CONTROL = PF0_BAR3_CONTROL; // Default: 3'h0
			this->PF0_BAR4_APERTURE_SIZE = PF0_BAR4_APERTURE_SIZE; // Default: 5'h03
			this->PF0_BAR4_CONTROL = PF0_BAR4_CONTROL; // Default: 3'h4
			this->PF0_BAR5_APERTURE_SIZE = PF0_BAR5_APERTURE_SIZE; // Default: 5'h03
			this->PF0_BAR5_CONTROL = PF0_BAR5_CONTROL; // Default: 3'h0
			this->PF0_BIST_REGISTER = PF0_BIST_REGISTER; // Default: 8'h00
			this->PF0_CAPABILITY_POINTER = PF0_CAPABILITY_POINTER; // Default: 8'h50
			this->PF0_CLASS_CODE = PF0_CLASS_CODE; // Default: 24'h000000
			this->PF0_DEVICE_ID = PF0_DEVICE_ID; // Default: 16'h0000
			this->PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT = PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT; // Default: "TRUE"
			this->PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT = PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT; // Default: "TRUE"
			this->PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT = PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT; // Default: "TRUE"
			this->PF0_DEV_CAP2_CPL_TIMEOUT_DISABLE = PF0_DEV_CAP2_CPL_TIMEOUT_DISABLE; // Default: "TRUE"
			this->PF0_DEV_CAP2_LTR_SUPPORT = PF0_DEV_CAP2_LTR_SUPPORT; // Default: "TRUE"
			this->PF0_DEV_CAP2_OBFF_SUPPORT = PF0_DEV_CAP2_OBFF_SUPPORT; // Default: 2'h0
			this->PF0_DEV_CAP2_TPH_COMPLETER_SUPPORT = PF0_DEV_CAP2_TPH_COMPLETER_SUPPORT; // Default: "FALSE"
			this->PF0_DEV_CAP_ENDPOINT_L0S_LATENCY = PF0_DEV_CAP_ENDPOINT_L0S_LATENCY; // Default: 0
			this->PF0_DEV_CAP_ENDPOINT_L1_LATENCY = PF0_DEV_CAP_ENDPOINT_L1_LATENCY; // Default: 0
			this->PF0_DEV_CAP_EXT_TAG_SUPPORTED = PF0_DEV_CAP_EXT_TAG_SUPPORTED; // Default: "TRUE"
			this->PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE = PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE; // Default: "TRUE"
			this->PF0_DEV_CAP_MAX_PAYLOAD_SIZE = PF0_DEV_CAP_MAX_PAYLOAD_SIZE; // Default: 3'h3
			this->PF0_DPA_CAP_NEXTPTR = PF0_DPA_CAP_NEXTPTR; // Default: 12'h000
			this->PF0_DPA_CAP_SUB_STATE_CONTROL = PF0_DPA_CAP_SUB_STATE_CONTROL; // Default: 5'h00
			this->PF0_DPA_CAP_SUB_STATE_CONTROL_EN = PF0_DPA_CAP_SUB_STATE_CONTROL_EN; // Default: "TRUE"
			this->PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 = PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION0; // Default: 8'h00
			this->PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 = PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION1; // Default: 8'h00
			this->PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 = PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION2; // Default: 8'h00
			this->PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 = PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION3; // Default: 8'h00
			this->PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 = PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION4; // Default: 8'h00
			this->PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 = PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION5; // Default: 8'h00
			this->PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 = PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION6; // Default: 8'h00
			this->PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 = PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION7; // Default: 8'h00
			this->PF0_DPA_CAP_VER = PF0_DPA_CAP_VER; // Default: 4'h1
			this->PF0_DSN_CAP_NEXTPTR = PF0_DSN_CAP_NEXTPTR; // Default: 12'h10C
			this->PF0_EXPANSION_ROM_APERTURE_SIZE = PF0_EXPANSION_ROM_APERTURE_SIZE; // Default: 5'h03
			this->PF0_EXPANSION_ROM_ENABLE = PF0_EXPANSION_ROM_ENABLE; // Default: "FALSE"
			this->PF0_INTERRUPT_LINE = PF0_INTERRUPT_LINE; // Default: 8'h00
			this->PF0_INTERRUPT_PIN = PF0_INTERRUPT_PIN; // Default: 3'h1
			this->PF0_LINK_CAP_ASPM_SUPPORT = PF0_LINK_CAP_ASPM_SUPPORT; // Default: 0
			this->PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 = PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1; // Default: 7
			this->PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 = PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2; // Default: 7
			this->PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN3 = PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN3; // Default: 7
			this->PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN1 = PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN1; // Default: 7
			this->PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN2 = PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN2; // Default: 7
			this->PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN3 = PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN3; // Default: 7
			this->PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 = PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1; // Default: 7
			this->PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 = PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2; // Default: 7
			this->PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN3 = PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN3; // Default: 7
			this->PF0_LINK_CAP_L1_EXIT_LATENCY_GEN1 = PF0_LINK_CAP_L1_EXIT_LATENCY_GEN1; // Default: 7
			this->PF0_LINK_CAP_L1_EXIT_LATENCY_GEN2 = PF0_LINK_CAP_L1_EXIT_LATENCY_GEN2; // Default: 7
			this->PF0_LINK_CAP_L1_EXIT_LATENCY_GEN3 = PF0_LINK_CAP_L1_EXIT_LATENCY_GEN3; // Default: 7
			this->PF0_LINK_STATUS_SLOT_CLOCK_CONFIG = PF0_LINK_STATUS_SLOT_CLOCK_CONFIG; // Default: "TRUE"
			this->PF0_LTR_CAP_MAX_NOSNOOP_LAT = PF0_LTR_CAP_MAX_NOSNOOP_LAT; // Default: 10'h000
			this->PF0_LTR_CAP_MAX_SNOOP_LAT = PF0_LTR_CAP_MAX_SNOOP_LAT; // Default: 10'h000
			this->PF0_LTR_CAP_NEXTPTR = PF0_LTR_CAP_NEXTPTR; // Default: 12'h000
			this->PF0_LTR_CAP_VER = PF0_LTR_CAP_VER; // Default: 4'h1
			this->PF0_MSIX_CAP_NEXTPTR = PF0_MSIX_CAP_NEXTPTR; // Default: 8'h00
			this->PF0_MSIX_CAP_PBA_BIR = PF0_MSIX_CAP_PBA_BIR; // Default: 0
			this->PF0_MSIX_CAP_PBA_OFFSET = PF0_MSIX_CAP_PBA_OFFSET; // Default: 29'h00000050
			this->PF0_MSIX_CAP_TABLE_BIR = PF0_MSIX_CAP_TABLE_BIR; // Default: 0
			this->PF0_MSIX_CAP_TABLE_OFFSET = PF0_MSIX_CAP_TABLE_OFFSET; // Default: 29'h00000040
			this->PF0_MSIX_CAP_TABLE_SIZE = PF0_MSIX_CAP_TABLE_SIZE; // Default: 11'h000
			this->PF0_MSI_CAP_MULTIMSGCAP = PF0_MSI_CAP_MULTIMSGCAP; // Default: 0
			this->PF0_MSI_CAP_NEXTPTR = PF0_MSI_CAP_NEXTPTR; // Default: 8'h00
			this->PF0_PB_CAP_NEXTPTR = PF0_PB_CAP_NEXTPTR; // Default: 12'h000
			this->PF0_PB_CAP_SYSTEM_ALLOCATED = PF0_PB_CAP_SYSTEM_ALLOCATED; // Default: "FALSE"
			this->PF0_PB_CAP_VER = PF0_PB_CAP_VER; // Default: 4'h1
			this->PF0_PM_CAP_ID = PF0_PM_CAP_ID; // Default: 8'h01
			this->PF0_PM_CAP_NEXTPTR = PF0_PM_CAP_NEXTPTR; // Default: 8'h00
			this->PF0_PM_CAP_PMESUPPORT_D0 = PF0_PM_CAP_PMESUPPORT_D0; // Default: "TRUE"
			this->PF0_PM_CAP_PMESUPPORT_D1 = PF0_PM_CAP_PMESUPPORT_D1; // Default: "TRUE"
			this->PF0_PM_CAP_PMESUPPORT_D3HOT = PF0_PM_CAP_PMESUPPORT_D3HOT; // Default: "TRUE"
			this->PF0_PM_CAP_SUPP_D1_STATE = PF0_PM_CAP_SUPP_D1_STATE; // Default: "TRUE"
			this->PF0_PM_CAP_VER_ID = PF0_PM_CAP_VER_ID; // Default: 3'h3
			this->PF0_PM_CSR_NOSOFTRESET = PF0_PM_CSR_NOSOFTRESET; // Default: "TRUE"
			this->PF0_RBAR_CAP_ENABLE = PF0_RBAR_CAP_ENABLE; // Default: "FALSE"
			this->PF0_RBAR_CAP_INDEX0 = PF0_RBAR_CAP_INDEX0; // Default: 3'h0
			this->PF0_RBAR_CAP_INDEX1 = PF0_RBAR_CAP_INDEX1; // Default: 3'h0
			this->PF0_RBAR_CAP_INDEX2 = PF0_RBAR_CAP_INDEX2; // Default: 3'h0
			this->PF0_RBAR_CAP_NEXTPTR = PF0_RBAR_CAP_NEXTPTR; // Default: 12'h000
			this->PF0_RBAR_CAP_SIZE0 = PF0_RBAR_CAP_SIZE0; // Default: 20'h00000
			this->PF0_RBAR_CAP_SIZE1 = PF0_RBAR_CAP_SIZE1; // Default: 20'h00000
			this->PF0_RBAR_CAP_SIZE2 = PF0_RBAR_CAP_SIZE2; // Default: 20'h00000
			this->PF0_RBAR_CAP_VER = PF0_RBAR_CAP_VER; // Default: 4'h1
			this->PF0_RBAR_NUM = PF0_RBAR_NUM; // Default: 3'h1
			this->PF0_REVISION_ID = PF0_REVISION_ID; // Default: 8'h00
			this->PF0_SRIOV_BAR0_APERTURE_SIZE = PF0_SRIOV_BAR0_APERTURE_SIZE; // Default: 5'h03
			this->PF0_SRIOV_BAR0_CONTROL = PF0_SRIOV_BAR0_CONTROL; // Default: 3'h4
			this->PF0_SRIOV_BAR1_APERTURE_SIZE = PF0_SRIOV_BAR1_APERTURE_SIZE; // Default: 5'h00
			this->PF0_SRIOV_BAR1_CONTROL = PF0_SRIOV_BAR1_CONTROL; // Default: 3'h0
			this->PF0_SRIOV_BAR2_APERTURE_SIZE = PF0_SRIOV_BAR2_APERTURE_SIZE; // Default: 5'h03
			this->PF0_SRIOV_BAR2_CONTROL = PF0_SRIOV_BAR2_CONTROL; // Default: 3'h4
			this->PF0_SRIOV_BAR3_APERTURE_SIZE = PF0_SRIOV_BAR3_APERTURE_SIZE; // Default: 5'h03
			this->PF0_SRIOV_BAR3_CONTROL = PF0_SRIOV_BAR3_CONTROL; // Default: 3'h0
			this->PF0_SRIOV_BAR4_APERTURE_SIZE = PF0_SRIOV_BAR4_APERTURE_SIZE; // Default: 5'h03
			this->PF0_SRIOV_BAR4_CONTROL = PF0_SRIOV_BAR4_CONTROL; // Default: 3'h4
			this->PF0_SRIOV_BAR5_APERTURE_SIZE = PF0_SRIOV_BAR5_APERTURE_SIZE; // Default: 5'h03
			this->PF0_SRIOV_BAR5_CONTROL = PF0_SRIOV_BAR5_CONTROL; // Default: 3'h0
			this->PF0_SRIOV_CAP_INITIAL_VF = PF0_SRIOV_CAP_INITIAL_VF; // Default: 16'h0000
			this->PF0_SRIOV_CAP_NEXTPTR = PF0_SRIOV_CAP_NEXTPTR; // Default: 12'h000
			this->PF0_SRIOV_CAP_TOTAL_VF = PF0_SRIOV_CAP_TOTAL_VF; // Default: 16'h0000
			this->PF0_SRIOV_CAP_VER = PF0_SRIOV_CAP_VER; // Default: 4'h1
			this->PF0_SRIOV_FIRST_VF_OFFSET = PF0_SRIOV_FIRST_VF_OFFSET; // Default: 16'h0000
			this->PF0_SRIOV_FUNC_DEP_LINK = PF0_SRIOV_FUNC_DEP_LINK; // Default: 16'h0000
			this->PF0_SRIOV_SUPPORTED_PAGE_SIZE = PF0_SRIOV_SUPPORTED_PAGE_SIZE; // Default: 32'h00000000
			this->PF0_SRIOV_VF_DEVICE_ID = PF0_SRIOV_VF_DEVICE_ID; // Default: 16'h0000
			this->PF0_SUBSYSTEM_ID = PF0_SUBSYSTEM_ID; // Default: 16'h0000
			this->PF0_TPHR_CAP_DEV_SPECIFIC_MODE = PF0_TPHR_CAP_DEV_SPECIFIC_MODE; // Default: "TRUE"
			this->PF0_TPHR_CAP_ENABLE = PF0_TPHR_CAP_ENABLE; // Default: "FALSE"
			this->PF0_TPHR_CAP_INT_VEC_MODE = PF0_TPHR_CAP_INT_VEC_MODE; // Default: "TRUE"
			this->PF0_TPHR_CAP_NEXTPTR = PF0_TPHR_CAP_NEXTPTR; // Default: 12'h000
			this->PF0_TPHR_CAP_ST_MODE_SEL = PF0_TPHR_CAP_ST_MODE_SEL; // Default: 3'h0
			this->PF0_TPHR_CAP_ST_TABLE_LOC = PF0_TPHR_CAP_ST_TABLE_LOC; // Default: 2'h0
			this->PF0_TPHR_CAP_ST_TABLE_SIZE = PF0_TPHR_CAP_ST_TABLE_SIZE; // Default: 11'h000
			this->PF0_TPHR_CAP_VER = PF0_TPHR_CAP_VER; // Default: 4'h1
			this->PF0_VC_CAP_NEXTPTR = PF0_VC_CAP_NEXTPTR; // Default: 12'h000
			this->PF0_VC_CAP_VER = PF0_VC_CAP_VER; // Default: 4'h1
			this->PF1_AER_CAP_ECRC_CHECK_CAPABLE = PF1_AER_CAP_ECRC_CHECK_CAPABLE; // Default: "FALSE"
			this->PF1_AER_CAP_ECRC_GEN_CAPABLE = PF1_AER_CAP_ECRC_GEN_CAPABLE; // Default: "FALSE"
			this->PF1_AER_CAP_NEXTPTR = PF1_AER_CAP_NEXTPTR; // Default: 12'h000
			this->PF1_ARI_CAP_NEXTPTR = PF1_ARI_CAP_NEXTPTR; // Default: 12'h000
			this->PF1_ARI_CAP_NEXT_FUNC = PF1_ARI_CAP_NEXT_FUNC; // Default: 8'h00
			this->PF1_BAR0_APERTURE_SIZE = PF1_BAR0_APERTURE_SIZE; // Default: 5'h03
			this->PF1_BAR0_CONTROL = PF1_BAR0_CONTROL; // Default: 3'h4
			this->PF1_BAR1_APERTURE_SIZE = PF1_BAR1_APERTURE_SIZE; // Default: 5'h00
			this->PF1_BAR1_CONTROL = PF1_BAR1_CONTROL; // Default: 3'h0
			this->PF1_BAR2_APERTURE_SIZE = PF1_BAR2_APERTURE_SIZE; // Default: 5'h03
			this->PF1_BAR2_CONTROL = PF1_BAR2_CONTROL; // Default: 3'h4
			this->PF1_BAR3_APERTURE_SIZE = PF1_BAR3_APERTURE_SIZE; // Default: 5'h03
			this->PF1_BAR3_CONTROL = PF1_BAR3_CONTROL; // Default: 3'h0
			this->PF1_BAR4_APERTURE_SIZE = PF1_BAR4_APERTURE_SIZE; // Default: 5'h03
			this->PF1_BAR4_CONTROL = PF1_BAR4_CONTROL; // Default: 3'h4
			this->PF1_BAR5_APERTURE_SIZE = PF1_BAR5_APERTURE_SIZE; // Default: 5'h03
			this->PF1_BAR5_CONTROL = PF1_BAR5_CONTROL; // Default: 3'h0
			this->PF1_BIST_REGISTER = PF1_BIST_REGISTER; // Default: 8'h00
			this->PF1_CAPABILITY_POINTER = PF1_CAPABILITY_POINTER; // Default: 8'h50
			this->PF1_CLASS_CODE = PF1_CLASS_CODE; // Default: 24'h000000
			this->PF1_DEVICE_ID = PF1_DEVICE_ID; // Default: 16'h0000
			this->PF1_DEV_CAP_MAX_PAYLOAD_SIZE = PF1_DEV_CAP_MAX_PAYLOAD_SIZE; // Default: 3'h3
			this->PF1_DPA_CAP_NEXTPTR = PF1_DPA_CAP_NEXTPTR; // Default: 12'h000
			this->PF1_DPA_CAP_SUB_STATE_CONTROL = PF1_DPA_CAP_SUB_STATE_CONTROL; // Default: 5'h00
			this->PF1_DPA_CAP_SUB_STATE_CONTROL_EN = PF1_DPA_CAP_SUB_STATE_CONTROL_EN; // Default: "TRUE"
			this->PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 = PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION0; // Default: 8'h00
			this->PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 = PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION1; // Default: 8'h00
			this->PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 = PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION2; // Default: 8'h00
			this->PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 = PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION3; // Default: 8'h00
			this->PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 = PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION4; // Default: 8'h00
			this->PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 = PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION5; // Default: 8'h00
			this->PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 = PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION6; // Default: 8'h00
			this->PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 = PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION7; // Default: 8'h00
			this->PF1_DPA_CAP_VER = PF1_DPA_CAP_VER; // Default: 4'h1
			this->PF1_DSN_CAP_NEXTPTR = PF1_DSN_CAP_NEXTPTR; // Default: 12'h10C
			this->PF1_EXPANSION_ROM_APERTURE_SIZE = PF1_EXPANSION_ROM_APERTURE_SIZE; // Default: 5'h03
			this->PF1_EXPANSION_ROM_ENABLE = PF1_EXPANSION_ROM_ENABLE; // Default: "FALSE"
			this->PF1_INTERRUPT_LINE = PF1_INTERRUPT_LINE; // Default: 8'h00
			this->PF1_INTERRUPT_PIN = PF1_INTERRUPT_PIN; // Default: 3'h1
			this->PF1_MSIX_CAP_NEXTPTR = PF1_MSIX_CAP_NEXTPTR; // Default: 8'h00
			this->PF1_MSIX_CAP_PBA_BIR = PF1_MSIX_CAP_PBA_BIR; // Default: 0
			this->PF1_MSIX_CAP_PBA_OFFSET = PF1_MSIX_CAP_PBA_OFFSET; // Default: 29'h00000050
			this->PF1_MSIX_CAP_TABLE_BIR = PF1_MSIX_CAP_TABLE_BIR; // Default: 0
			this->PF1_MSIX_CAP_TABLE_OFFSET = PF1_MSIX_CAP_TABLE_OFFSET; // Default: 29'h00000040
			this->PF1_MSIX_CAP_TABLE_SIZE = PF1_MSIX_CAP_TABLE_SIZE; // Default: 11'h000
			this->PF1_MSI_CAP_MULTIMSGCAP = PF1_MSI_CAP_MULTIMSGCAP; // Default: 0
			this->PF1_MSI_CAP_NEXTPTR = PF1_MSI_CAP_NEXTPTR; // Default: 8'h00
			this->PF1_PB_CAP_NEXTPTR = PF1_PB_CAP_NEXTPTR; // Default: 12'h000
			this->PF1_PB_CAP_SYSTEM_ALLOCATED = PF1_PB_CAP_SYSTEM_ALLOCATED; // Default: "FALSE"
			this->PF1_PB_CAP_VER = PF1_PB_CAP_VER; // Default: 4'h1
			this->PF1_PM_CAP_ID = PF1_PM_CAP_ID; // Default: 8'h01
			this->PF1_PM_CAP_NEXTPTR = PF1_PM_CAP_NEXTPTR; // Default: 8'h00
			this->PF1_PM_CAP_VER_ID = PF1_PM_CAP_VER_ID; // Default: 3'h3
			this->PF1_RBAR_CAP_ENABLE = PF1_RBAR_CAP_ENABLE; // Default: "FALSE"
			this->PF1_RBAR_CAP_INDEX0 = PF1_RBAR_CAP_INDEX0; // Default: 3'h0
			this->PF1_RBAR_CAP_INDEX1 = PF1_RBAR_CAP_INDEX1; // Default: 3'h0
			this->PF1_RBAR_CAP_INDEX2 = PF1_RBAR_CAP_INDEX2; // Default: 3'h0
			this->PF1_RBAR_CAP_NEXTPTR = PF1_RBAR_CAP_NEXTPTR; // Default: 12'h000
			this->PF1_RBAR_CAP_SIZE0 = PF1_RBAR_CAP_SIZE0; // Default: 20'h00000
			this->PF1_RBAR_CAP_SIZE1 = PF1_RBAR_CAP_SIZE1; // Default: 20'h00000
			this->PF1_RBAR_CAP_SIZE2 = PF1_RBAR_CAP_SIZE2; // Default: 20'h00000
			this->PF1_RBAR_CAP_VER = PF1_RBAR_CAP_VER; // Default: 4'h1
			this->PF1_RBAR_NUM = PF1_RBAR_NUM; // Default: 3'h1
			this->PF1_REVISION_ID = PF1_REVISION_ID; // Default: 8'h00
			this->PF1_SRIOV_BAR0_APERTURE_SIZE = PF1_SRIOV_BAR0_APERTURE_SIZE; // Default: 5'h03
			this->PF1_SRIOV_BAR0_CONTROL = PF1_SRIOV_BAR0_CONTROL; // Default: 3'h4
			this->PF1_SRIOV_BAR1_APERTURE_SIZE = PF1_SRIOV_BAR1_APERTURE_SIZE; // Default: 5'h00
			this->PF1_SRIOV_BAR1_CONTROL = PF1_SRIOV_BAR1_CONTROL; // Default: 3'h0
			this->PF1_SRIOV_BAR2_APERTURE_SIZE = PF1_SRIOV_BAR2_APERTURE_SIZE; // Default: 5'h03
			this->PF1_SRIOV_BAR2_CONTROL = PF1_SRIOV_BAR2_CONTROL; // Default: 3'h4
			this->PF1_SRIOV_BAR3_APERTURE_SIZE = PF1_SRIOV_BAR3_APERTURE_SIZE; // Default: 5'h03
			this->PF1_SRIOV_BAR3_CONTROL = PF1_SRIOV_BAR3_CONTROL; // Default: 3'h0
			this->PF1_SRIOV_BAR4_APERTURE_SIZE = PF1_SRIOV_BAR4_APERTURE_SIZE; // Default: 5'h03
			this->PF1_SRIOV_BAR4_CONTROL = PF1_SRIOV_BAR4_CONTROL; // Default: 3'h4
			this->PF1_SRIOV_BAR5_APERTURE_SIZE = PF1_SRIOV_BAR5_APERTURE_SIZE; // Default: 5'h03
			this->PF1_SRIOV_BAR5_CONTROL = PF1_SRIOV_BAR5_CONTROL; // Default: 3'h0
			this->PF1_SRIOV_CAP_INITIAL_VF = PF1_SRIOV_CAP_INITIAL_VF; // Default: 16'h0000
			this->PF1_SRIOV_CAP_NEXTPTR = PF1_SRIOV_CAP_NEXTPTR; // Default: 12'h000
			this->PF1_SRIOV_CAP_TOTAL_VF = PF1_SRIOV_CAP_TOTAL_VF; // Default: 16'h0000
			this->PF1_SRIOV_CAP_VER = PF1_SRIOV_CAP_VER; // Default: 4'h1
			this->PF1_SRIOV_FIRST_VF_OFFSET = PF1_SRIOV_FIRST_VF_OFFSET; // Default: 16'h0000
			this->PF1_SRIOV_FUNC_DEP_LINK = PF1_SRIOV_FUNC_DEP_LINK; // Default: 16'h0000
			this->PF1_SRIOV_SUPPORTED_PAGE_SIZE = PF1_SRIOV_SUPPORTED_PAGE_SIZE; // Default: 32'h00000000
			this->PF1_SRIOV_VF_DEVICE_ID = PF1_SRIOV_VF_DEVICE_ID; // Default: 16'h0000
			this->PF1_SUBSYSTEM_ID = PF1_SUBSYSTEM_ID; // Default: 16'h0000
			this->PF1_TPHR_CAP_DEV_SPECIFIC_MODE = PF1_TPHR_CAP_DEV_SPECIFIC_MODE; // Default: "TRUE"
			this->PF1_TPHR_CAP_ENABLE = PF1_TPHR_CAP_ENABLE; // Default: "FALSE"
			this->PF1_TPHR_CAP_INT_VEC_MODE = PF1_TPHR_CAP_INT_VEC_MODE; // Default: "TRUE"
			this->PF1_TPHR_CAP_NEXTPTR = PF1_TPHR_CAP_NEXTPTR; // Default: 12'h000
			this->PF1_TPHR_CAP_ST_MODE_SEL = PF1_TPHR_CAP_ST_MODE_SEL; // Default: 3'h0
			this->PF1_TPHR_CAP_ST_TABLE_LOC = PF1_TPHR_CAP_ST_TABLE_LOC; // Default: 2'h0
			this->PF1_TPHR_CAP_ST_TABLE_SIZE = PF1_TPHR_CAP_ST_TABLE_SIZE; // Default: 11'h000
			this->PF1_TPHR_CAP_VER = PF1_TPHR_CAP_VER; // Default: 4'h1
			this->PL_DISABLE_EI_INFER_IN_L0 = PL_DISABLE_EI_INFER_IN_L0; // Default: "FALSE"
			this->PL_DISABLE_GEN3_DC_BALANCE = PL_DISABLE_GEN3_DC_BALANCE; // Default: "FALSE"
			this->PL_DISABLE_SCRAMBLING = PL_DISABLE_SCRAMBLING; // Default: "FALSE"
			this->PL_DISABLE_UPCONFIG_CAPABLE = PL_DISABLE_UPCONFIG_CAPABLE; // Default: "FALSE"
			this->PL_EQ_ADAPT_DISABLE_COEFF_CHECK = PL_EQ_ADAPT_DISABLE_COEFF_CHECK; // Default: "FALSE"
			this->PL_EQ_ADAPT_DISABLE_PRESET_CHECK = PL_EQ_ADAPT_DISABLE_PRESET_CHECK; // Default: "FALSE"
			this->PL_EQ_ADAPT_ITER_COUNT = PL_EQ_ADAPT_ITER_COUNT; // Default: 5'h02
			this->PL_EQ_ADAPT_REJECT_RETRY_COUNT = PL_EQ_ADAPT_REJECT_RETRY_COUNT; // Default: 2'h1
			this->PL_EQ_BYPASS_PHASE23 = PL_EQ_BYPASS_PHASE23; // Default: "FALSE"
			this->PL_EQ_SHORT_ADAPT_PHASE = PL_EQ_SHORT_ADAPT_PHASE; // Default: "FALSE"
			this->PL_LANE0_EQ_CONTROL = PL_LANE0_EQ_CONTROL; // Default: 16'h3F00
			this->PL_LANE1_EQ_CONTROL = PL_LANE1_EQ_CONTROL; // Default: 16'h3F00
			this->PL_LANE2_EQ_CONTROL = PL_LANE2_EQ_CONTROL; // Default: 16'h3F00
			this->PL_LANE3_EQ_CONTROL = PL_LANE3_EQ_CONTROL; // Default: 16'h3F00
			this->PL_LANE4_EQ_CONTROL = PL_LANE4_EQ_CONTROL; // Default: 16'h3F00
			this->PL_LANE5_EQ_CONTROL = PL_LANE5_EQ_CONTROL; // Default: 16'h3F00
			this->PL_LANE6_EQ_CONTROL = PL_LANE6_EQ_CONTROL; // Default: 16'h3F00
			this->PL_LANE7_EQ_CONTROL = PL_LANE7_EQ_CONTROL; // Default: 16'h3F00
			this->PL_LINK_CAP_MAX_LINK_SPEED = PL_LINK_CAP_MAX_LINK_SPEED; // Default: 3'h4
			this->PL_LINK_CAP_MAX_LINK_WIDTH = PL_LINK_CAP_MAX_LINK_WIDTH; // Default: 4'h8
			this->PL_N_FTS_COMCLK_GEN1 = PL_N_FTS_COMCLK_GEN1; // Default: 255
			this->PL_N_FTS_COMCLK_GEN2 = PL_N_FTS_COMCLK_GEN2; // Default: 255
			this->PL_N_FTS_COMCLK_GEN3 = PL_N_FTS_COMCLK_GEN3; // Default: 255
			this->PL_N_FTS_GEN1 = PL_N_FTS_GEN1; // Default: 255
			this->PL_N_FTS_GEN2 = PL_N_FTS_GEN2; // Default: 255
			this->PL_N_FTS_GEN3 = PL_N_FTS_GEN3; // Default: 255
			this->PL_SIM_FAST_LINK_TRAINING = PL_SIM_FAST_LINK_TRAINING; // Default: "FALSE"
			this->PL_UPSTREAM_FACING = PL_UPSTREAM_FACING; // Default: "TRUE"
			this->PM_ASPML0S_TIMEOUT = PM_ASPML0S_TIMEOUT; // Default: 16'h05DC
			this->PM_ASPML1_ENTRY_DELAY = PM_ASPML1_ENTRY_DELAY; // Default: 20'h00000
			this->PM_ENABLE_SLOT_POWER_CAPTURE = PM_ENABLE_SLOT_POWER_CAPTURE; // Default: "TRUE"
			this->PM_L1_REENTRY_DELAY = PM_L1_REENTRY_DELAY; // Default: 32'h00000000
			this->PM_PME_SERVICE_TIMEOUT_DELAY = PM_PME_SERVICE_TIMEOUT_DELAY; // Default: 20'h186A0
			this->PM_PME_TURNOFF_ACK_DELAY = PM_PME_TURNOFF_ACK_DELAY; // Default: 16'h0064
			this->SIM_VERSION = SIM_VERSION; // Default: "1.0"
			this->SPARE_BIT0 = SPARE_BIT0; // Default: 0
			this->SPARE_BIT1 = SPARE_BIT1; // Default: 0
			this->SPARE_BIT2 = SPARE_BIT2; // Default: 0
			this->SPARE_BIT3 = SPARE_BIT3; // Default: 0
			this->SPARE_BIT4 = SPARE_BIT4; // Default: 0
			this->SPARE_BIT5 = SPARE_BIT5; // Default: 0
			this->SPARE_BIT6 = SPARE_BIT6; // Default: 0
			this->SPARE_BIT7 = SPARE_BIT7; // Default: 0
			this->SPARE_BIT8 = SPARE_BIT8; // Default: 0
			this->SPARE_BYTE0 = SPARE_BYTE0; // Default: 8'h00
			this->SPARE_BYTE1 = SPARE_BYTE1; // Default: 8'h00
			this->SPARE_BYTE2 = SPARE_BYTE2; // Default: 8'h00
			this->SPARE_BYTE3 = SPARE_BYTE3; // Default: 8'h00
			this->SPARE_WORD0 = SPARE_WORD0; // Default: 32'h00000000
			this->SPARE_WORD1 = SPARE_WORD1; // Default: 32'h00000000
			this->SPARE_WORD2 = SPARE_WORD2; // Default: 32'h00000000
			this->SPARE_WORD3 = SPARE_WORD3; // Default: 32'h00000000
			this->SRIOV_CAP_ENABLE = SRIOV_CAP_ENABLE; // Default: "FALSE"
			this->TL_COMPL_TIMEOUT_REG0 = TL_COMPL_TIMEOUT_REG0; // Default: 24'hBEBC20
			this->TL_COMPL_TIMEOUT_REG1 = TL_COMPL_TIMEOUT_REG1; // Default: 28'h0000000
			this->TL_CREDITS_CD = TL_CREDITS_CD; // Default: 12'h3E0
			this->TL_CREDITS_CH = TL_CREDITS_CH; // Default: 8'h20
			this->TL_CREDITS_NPD = TL_CREDITS_NPD; // Default: 12'h028
			this->TL_CREDITS_NPH = TL_CREDITS_NPH; // Default: 8'h20
			this->TL_CREDITS_PD = TL_CREDITS_PD; // Default: 12'h198
			this->TL_CREDITS_PH = TL_CREDITS_PH; // Default: 8'h20
			this->TL_ENABLE_MESSAGE_RID_CHECK_ENABLE = TL_ENABLE_MESSAGE_RID_CHECK_ENABLE; // Default: "TRUE"
			this->TL_EXTENDED_CFG_EXTEND_INTERFACE_ENABLE = TL_EXTENDED_CFG_EXTEND_INTERFACE_ENABLE; // Default: "FALSE"
			this->TL_LEGACY_CFG_EXTEND_INTERFACE_ENABLE = TL_LEGACY_CFG_EXTEND_INTERFACE_ENABLE; // Default: "FALSE"
			this->TL_LEGACY_MODE_ENABLE = TL_LEGACY_MODE_ENABLE; // Default: "FALSE"
			this->TL_PF_ENABLE_REG = TL_PF_ENABLE_REG; // Default: "FALSE"
			this->TL_TAG_MGMT_ENABLE = TL_TAG_MGMT_ENABLE; // Default: "TRUE"
			this->VF0_ARI_CAP_NEXTPTR = VF0_ARI_CAP_NEXTPTR; // Default: 12'h000
			this->VF0_CAPABILITY_POINTER = VF0_CAPABILITY_POINTER; // Default: 8'h50
			this->VF0_MSIX_CAP_PBA_BIR = VF0_MSIX_CAP_PBA_BIR; // Default: 0
			this->VF0_MSIX_CAP_PBA_OFFSET = VF0_MSIX_CAP_PBA_OFFSET; // Default: 29'h00000050
			this->VF0_MSIX_CAP_TABLE_BIR = VF0_MSIX_CAP_TABLE_BIR; // Default: 0
			this->VF0_MSIX_CAP_TABLE_OFFSET = VF0_MSIX_CAP_TABLE_OFFSET; // Default: 29'h00000040
			this->VF0_MSIX_CAP_TABLE_SIZE = VF0_MSIX_CAP_TABLE_SIZE; // Default: 11'h000
			this->VF0_MSI_CAP_MULTIMSGCAP = VF0_MSI_CAP_MULTIMSGCAP; // Default: 0
			this->VF0_PM_CAP_ID = VF0_PM_CAP_ID; // Default: 8'h01
			this->VF0_PM_CAP_NEXTPTR = VF0_PM_CAP_NEXTPTR; // Default: 8'h00
			this->VF0_PM_CAP_VER_ID = VF0_PM_CAP_VER_ID; // Default: 3'h3
			this->VF0_TPHR_CAP_DEV_SPECIFIC_MODE = VF0_TPHR_CAP_DEV_SPECIFIC_MODE; // Default: "TRUE"
			this->VF0_TPHR_CAP_ENABLE = VF0_TPHR_CAP_ENABLE; // Default: "FALSE"
			this->VF0_TPHR_CAP_INT_VEC_MODE = VF0_TPHR_CAP_INT_VEC_MODE; // Default: "TRUE"
			this->VF0_TPHR_CAP_NEXTPTR = VF0_TPHR_CAP_NEXTPTR; // Default: 12'h000
			this->VF0_TPHR_CAP_ST_MODE_SEL = VF0_TPHR_CAP_ST_MODE_SEL; // Default: 3'h0
			this->VF0_TPHR_CAP_ST_TABLE_LOC = VF0_TPHR_CAP_ST_TABLE_LOC; // Default: 2'h0
			this->VF0_TPHR_CAP_ST_TABLE_SIZE = VF0_TPHR_CAP_ST_TABLE_SIZE; // Default: 11'h000
			this->VF0_TPHR_CAP_VER = VF0_TPHR_CAP_VER; // Default: 4'h1
			this->VF1_ARI_CAP_NEXTPTR = VF1_ARI_CAP_NEXTPTR; // Default: 12'h000
			this->VF1_MSIX_CAP_PBA_BIR = VF1_MSIX_CAP_PBA_BIR; // Default: 0
			this->VF1_MSIX_CAP_PBA_OFFSET = VF1_MSIX_CAP_PBA_OFFSET; // Default: 29'h00000050
			this->VF1_MSIX_CAP_TABLE_BIR = VF1_MSIX_CAP_TABLE_BIR; // Default: 0
			this->VF1_MSIX_CAP_TABLE_OFFSET = VF1_MSIX_CAP_TABLE_OFFSET; // Default: 29'h00000040
			this->VF1_MSIX_CAP_TABLE_SIZE = VF1_MSIX_CAP_TABLE_SIZE; // Default: 11'h000
			this->VF1_MSI_CAP_MULTIMSGCAP = VF1_MSI_CAP_MULTIMSGCAP; // Default: 0
			this->VF1_PM_CAP_ID = VF1_PM_CAP_ID; // Default: 8'h01
			this->VF1_PM_CAP_NEXTPTR = VF1_PM_CAP_NEXTPTR; // Default: 8'h00
			this->VF1_PM_CAP_VER_ID = VF1_PM_CAP_VER_ID; // Default: 3'h3
			this->VF1_TPHR_CAP_DEV_SPECIFIC_MODE = VF1_TPHR_CAP_DEV_SPECIFIC_MODE; // Default: "TRUE"
			this->VF1_TPHR_CAP_ENABLE = VF1_TPHR_CAP_ENABLE; // Default: "FALSE"
			this->VF1_TPHR_CAP_INT_VEC_MODE = VF1_TPHR_CAP_INT_VEC_MODE; // Default: "TRUE"
			this->VF1_TPHR_CAP_NEXTPTR = VF1_TPHR_CAP_NEXTPTR; // Default: 12'h000
			this->VF1_TPHR_CAP_ST_MODE_SEL = VF1_TPHR_CAP_ST_MODE_SEL; // Default: 3'h0
			this->VF1_TPHR_CAP_ST_TABLE_LOC = VF1_TPHR_CAP_ST_TABLE_LOC; // Default: 2'h0
			this->VF1_TPHR_CAP_ST_TABLE_SIZE = VF1_TPHR_CAP_ST_TABLE_SIZE; // Default: 11'h000
			this->VF1_TPHR_CAP_VER = VF1_TPHR_CAP_VER; // Default: 4'h1
			this->VF2_ARI_CAP_NEXTPTR = VF2_ARI_CAP_NEXTPTR; // Default: 12'h000
			this->VF2_MSIX_CAP_PBA_BIR = VF2_MSIX_CAP_PBA_BIR; // Default: 0
			this->VF2_MSIX_CAP_PBA_OFFSET = VF2_MSIX_CAP_PBA_OFFSET; // Default: 29'h00000050
			this->VF2_MSIX_CAP_TABLE_BIR = VF2_MSIX_CAP_TABLE_BIR; // Default: 0
			this->VF2_MSIX_CAP_TABLE_OFFSET = VF2_MSIX_CAP_TABLE_OFFSET; // Default: 29'h00000040
			this->VF2_MSIX_CAP_TABLE_SIZE = VF2_MSIX_CAP_TABLE_SIZE; // Default: 11'h000
			this->VF2_MSI_CAP_MULTIMSGCAP = VF2_MSI_CAP_MULTIMSGCAP; // Default: 0
			this->VF2_PM_CAP_ID = VF2_PM_CAP_ID; // Default: 8'h01
			this->VF2_PM_CAP_NEXTPTR = VF2_PM_CAP_NEXTPTR; // Default: 8'h00
			this->VF2_PM_CAP_VER_ID = VF2_PM_CAP_VER_ID; // Default: 3'h3
			this->VF2_TPHR_CAP_DEV_SPECIFIC_MODE = VF2_TPHR_CAP_DEV_SPECIFIC_MODE; // Default: "TRUE"
			this->VF2_TPHR_CAP_ENABLE = VF2_TPHR_CAP_ENABLE; // Default: "FALSE"
			this->VF2_TPHR_CAP_INT_VEC_MODE = VF2_TPHR_CAP_INT_VEC_MODE; // Default: "TRUE"
			this->VF2_TPHR_CAP_NEXTPTR = VF2_TPHR_CAP_NEXTPTR; // Default: 12'h000
			this->VF2_TPHR_CAP_ST_MODE_SEL = VF2_TPHR_CAP_ST_MODE_SEL; // Default: 3'h0
			this->VF2_TPHR_CAP_ST_TABLE_LOC = VF2_TPHR_CAP_ST_TABLE_LOC; // Default: 2'h0
			this->VF2_TPHR_CAP_ST_TABLE_SIZE = VF2_TPHR_CAP_ST_TABLE_SIZE; // Default: 11'h000
			this->VF2_TPHR_CAP_VER = VF2_TPHR_CAP_VER; // Default: 4'h1
			this->VF3_ARI_CAP_NEXTPTR = VF3_ARI_CAP_NEXTPTR; // Default: 12'h000
			this->VF3_MSIX_CAP_PBA_BIR = VF3_MSIX_CAP_PBA_BIR; // Default: 0
			this->VF3_MSIX_CAP_PBA_OFFSET = VF3_MSIX_CAP_PBA_OFFSET; // Default: 29'h00000050
			this->VF3_MSIX_CAP_TABLE_BIR = VF3_MSIX_CAP_TABLE_BIR; // Default: 0
			this->VF3_MSIX_CAP_TABLE_OFFSET = VF3_MSIX_CAP_TABLE_OFFSET; // Default: 29'h00000040
			this->VF3_MSIX_CAP_TABLE_SIZE = VF3_MSIX_CAP_TABLE_SIZE; // Default: 11'h000
			this->VF3_MSI_CAP_MULTIMSGCAP = VF3_MSI_CAP_MULTIMSGCAP; // Default: 0
			this->VF3_PM_CAP_ID = VF3_PM_CAP_ID; // Default: 8'h01
			this->VF3_PM_CAP_NEXTPTR = VF3_PM_CAP_NEXTPTR; // Default: 8'h00
			this->VF3_PM_CAP_VER_ID = VF3_PM_CAP_VER_ID; // Default: 3'h3
			this->VF3_TPHR_CAP_DEV_SPECIFIC_MODE = VF3_TPHR_CAP_DEV_SPECIFIC_MODE; // Default: "TRUE"
			this->VF3_TPHR_CAP_ENABLE = VF3_TPHR_CAP_ENABLE; // Default: "FALSE"
			this->VF3_TPHR_CAP_INT_VEC_MODE = VF3_TPHR_CAP_INT_VEC_MODE; // Default: "TRUE"
			this->VF3_TPHR_CAP_NEXTPTR = VF3_TPHR_CAP_NEXTPTR; // Default: 12'h000
			this->VF3_TPHR_CAP_ST_MODE_SEL = VF3_TPHR_CAP_ST_MODE_SEL; // Default: 3'h0
			this->VF3_TPHR_CAP_ST_TABLE_LOC = VF3_TPHR_CAP_ST_TABLE_LOC; // Default: 2'h0
			this->VF3_TPHR_CAP_ST_TABLE_SIZE = VF3_TPHR_CAP_ST_TABLE_SIZE; // Default: 11'h000
			this->VF3_TPHR_CAP_VER = VF3_TPHR_CAP_VER; // Default: 4'h1
			this->VF4_ARI_CAP_NEXTPTR = VF4_ARI_CAP_NEXTPTR; // Default: 12'h000
			this->VF4_MSIX_CAP_PBA_BIR = VF4_MSIX_CAP_PBA_BIR; // Default: 0
			this->VF4_MSIX_CAP_PBA_OFFSET = VF4_MSIX_CAP_PBA_OFFSET; // Default: 29'h00000050
			this->VF4_MSIX_CAP_TABLE_BIR = VF4_MSIX_CAP_TABLE_BIR; // Default: 0
			this->VF4_MSIX_CAP_TABLE_OFFSET = VF4_MSIX_CAP_TABLE_OFFSET; // Default: 29'h00000040
			this->VF4_MSIX_CAP_TABLE_SIZE = VF4_MSIX_CAP_TABLE_SIZE; // Default: 11'h000
			this->VF4_MSI_CAP_MULTIMSGCAP = VF4_MSI_CAP_MULTIMSGCAP; // Default: 0
			this->VF4_PM_CAP_ID = VF4_PM_CAP_ID; // Default: 8'h01
			this->VF4_PM_CAP_NEXTPTR = VF4_PM_CAP_NEXTPTR; // Default: 8'h00
			this->VF4_PM_CAP_VER_ID = VF4_PM_CAP_VER_ID; // Default: 3'h3
			this->VF4_TPHR_CAP_DEV_SPECIFIC_MODE = VF4_TPHR_CAP_DEV_SPECIFIC_MODE; // Default: "TRUE"
			this->VF4_TPHR_CAP_ENABLE = VF4_TPHR_CAP_ENABLE; // Default: "FALSE"
			this->VF4_TPHR_CAP_INT_VEC_MODE = VF4_TPHR_CAP_INT_VEC_MODE; // Default: "TRUE"
			this->VF4_TPHR_CAP_NEXTPTR = VF4_TPHR_CAP_NEXTPTR; // Default: 12'h000
			this->VF4_TPHR_CAP_ST_MODE_SEL = VF4_TPHR_CAP_ST_MODE_SEL; // Default: 3'h0
			this->VF4_TPHR_CAP_ST_TABLE_LOC = VF4_TPHR_CAP_ST_TABLE_LOC; // Default: 2'h0
			this->VF4_TPHR_CAP_ST_TABLE_SIZE = VF4_TPHR_CAP_ST_TABLE_SIZE; // Default: 11'h000
			this->VF4_TPHR_CAP_VER = VF4_TPHR_CAP_VER; // Default: 4'h1
			this->VF5_ARI_CAP_NEXTPTR = VF5_ARI_CAP_NEXTPTR; // Default: 12'h000
			this->VF5_MSIX_CAP_PBA_BIR = VF5_MSIX_CAP_PBA_BIR; // Default: 0
			this->VF5_MSIX_CAP_PBA_OFFSET = VF5_MSIX_CAP_PBA_OFFSET; // Default: 29'h00000050
			this->VF5_MSIX_CAP_TABLE_BIR = VF5_MSIX_CAP_TABLE_BIR; // Default: 0
			this->VF5_MSIX_CAP_TABLE_OFFSET = VF5_MSIX_CAP_TABLE_OFFSET; // Default: 29'h00000040
			this->VF5_MSIX_CAP_TABLE_SIZE = VF5_MSIX_CAP_TABLE_SIZE; // Default: 11'h000
			this->VF5_MSI_CAP_MULTIMSGCAP = VF5_MSI_CAP_MULTIMSGCAP; // Default: 0
			this->VF5_PM_CAP_ID = VF5_PM_CAP_ID; // Default: 8'h01
			this->VF5_PM_CAP_NEXTPTR = VF5_PM_CAP_NEXTPTR; // Default: 8'h00
			this->VF5_PM_CAP_VER_ID = VF5_PM_CAP_VER_ID; // Default: 3'h3
			this->VF5_TPHR_CAP_DEV_SPECIFIC_MODE = VF5_TPHR_CAP_DEV_SPECIFIC_MODE; // Default: "TRUE"
			this->VF5_TPHR_CAP_ENABLE = VF5_TPHR_CAP_ENABLE; // Default: "FALSE"
			this->VF5_TPHR_CAP_INT_VEC_MODE = VF5_TPHR_CAP_INT_VEC_MODE; // Default: "TRUE"
			this->VF5_TPHR_CAP_NEXTPTR = VF5_TPHR_CAP_NEXTPTR; // Default: 12'h000
			this->VF5_TPHR_CAP_ST_MODE_SEL = VF5_TPHR_CAP_ST_MODE_SEL; // Default: 3'h0
			this->VF5_TPHR_CAP_ST_TABLE_LOC = VF5_TPHR_CAP_ST_TABLE_LOC; // Default: 2'h0
			this->VF5_TPHR_CAP_ST_TABLE_SIZE = VF5_TPHR_CAP_ST_TABLE_SIZE; // Default: 11'h000
			this->VF5_TPHR_CAP_VER = VF5_TPHR_CAP_VER; // Default: 4'h1
			//Verilog Ports in definition order:
			this->CFGCURRENTSPEED = CFGCURRENTSPEED; // OUTPUT
			this->CFGDPASUBSTATECHANGE = CFGDPASUBSTATECHANGE; // OUTPUT
			this->CFGERRCOROUT = CFGERRCOROUT; // OUTPUT
			this->CFGERRFATALOUT = CFGERRFATALOUT; // OUTPUT
			this->CFGERRNONFATALOUT = CFGERRNONFATALOUT; // OUTPUT
			this->CFGEXTFUNCTIONNUMBER = CFGEXTFUNCTIONNUMBER; // OUTPUT
			this->CFGEXTREADRECEIVED = CFGEXTREADRECEIVED; // OUTPUT
			this->CFGEXTREGISTERNUMBER = CFGEXTREGISTERNUMBER; // OUTPUT
			this->CFGEXTWRITEBYTEENABLE = CFGEXTWRITEBYTEENABLE; // OUTPUT
			this->CFGEXTWRITEDATA = CFGEXTWRITEDATA; // OUTPUT
			this->CFGEXTWRITERECEIVED = CFGEXTWRITERECEIVED; // OUTPUT
			this->CFGFCCPLD = CFGFCCPLD; // OUTPUT
			this->CFGFCCPLH = CFGFCCPLH; // OUTPUT
			this->CFGFCNPD = CFGFCNPD; // OUTPUT
			this->CFGFCNPH = CFGFCNPH; // OUTPUT
			this->CFGFCPD = CFGFCPD; // OUTPUT
			this->CFGFCPH = CFGFCPH; // OUTPUT
			this->CFGFLRINPROCESS = CFGFLRINPROCESS; // OUTPUT
			this->CFGFUNCTIONPOWERSTATE = CFGFUNCTIONPOWERSTATE; // OUTPUT
			this->CFGFUNCTIONSTATUS = CFGFUNCTIONSTATUS; // OUTPUT
			this->CFGHOTRESETOUT = CFGHOTRESETOUT; // OUTPUT
			this->CFGINPUTUPDATEDONE = CFGINPUTUPDATEDONE; // OUTPUT
			this->CFGINTERRUPTAOUTPUT = CFGINTERRUPTAOUTPUT; // OUTPUT
			this->CFGINTERRUPTBOUTPUT = CFGINTERRUPTBOUTPUT; // OUTPUT
			this->CFGINTERRUPTCOUTPUT = CFGINTERRUPTCOUTPUT; // OUTPUT
			this->CFGINTERRUPTDOUTPUT = CFGINTERRUPTDOUTPUT; // OUTPUT
			this->CFGINTERRUPTMSIDATA = CFGINTERRUPTMSIDATA; // OUTPUT
			this->CFGINTERRUPTMSIENABLE = CFGINTERRUPTMSIENABLE; // OUTPUT
			this->CFGINTERRUPTMSIFAIL = CFGINTERRUPTMSIFAIL; // OUTPUT
			this->CFGINTERRUPTMSIMASKUPDATE = CFGINTERRUPTMSIMASKUPDATE; // OUTPUT
			this->CFGINTERRUPTMSIMMENABLE = CFGINTERRUPTMSIMMENABLE; // OUTPUT
			this->CFGINTERRUPTMSISENT = CFGINTERRUPTMSISENT; // OUTPUT
			this->CFGINTERRUPTMSIVFENABLE = CFGINTERRUPTMSIVFENABLE; // OUTPUT
			this->CFGINTERRUPTMSIXENABLE = CFGINTERRUPTMSIXENABLE; // OUTPUT
			this->CFGINTERRUPTMSIXFAIL = CFGINTERRUPTMSIXFAIL; // OUTPUT
			this->CFGINTERRUPTMSIXMASK = CFGINTERRUPTMSIXMASK; // OUTPUT
			this->CFGINTERRUPTMSIXSENT = CFGINTERRUPTMSIXSENT; // OUTPUT
			this->CFGINTERRUPTMSIXVFENABLE = CFGINTERRUPTMSIXVFENABLE; // OUTPUT
			this->CFGINTERRUPTMSIXVFMASK = CFGINTERRUPTMSIXVFMASK; // OUTPUT
			this->CFGINTERRUPTSENT = CFGINTERRUPTSENT; // OUTPUT
			this->CFGLINKPOWERSTATE = CFGLINKPOWERSTATE; // OUTPUT
			this->CFGLOCALERROR = CFGLOCALERROR; // OUTPUT
			this->CFGLTRENABLE = CFGLTRENABLE; // OUTPUT
			this->CFGLTSSMSTATE = CFGLTSSMSTATE; // OUTPUT
			this->CFGMAXPAYLOAD = CFGMAXPAYLOAD; // OUTPUT
			this->CFGMAXREADREQ = CFGMAXREADREQ; // OUTPUT
			this->CFGMCUPDATEDONE = CFGMCUPDATEDONE; // OUTPUT
			this->CFGMGMTREADDATA = CFGMGMTREADDATA; // OUTPUT
			this->CFGMGMTREADWRITEDONE = CFGMGMTREADWRITEDONE; // OUTPUT
			this->CFGMSGRECEIVED = CFGMSGRECEIVED; // OUTPUT
			this->CFGMSGRECEIVEDDATA = CFGMSGRECEIVEDDATA; // OUTPUT
			this->CFGMSGRECEIVEDTYPE = CFGMSGRECEIVEDTYPE; // OUTPUT
			this->CFGMSGTRANSMITDONE = CFGMSGTRANSMITDONE; // OUTPUT
			this->CFGNEGOTIATEDWIDTH = CFGNEGOTIATEDWIDTH; // OUTPUT
			this->CFGOBFFENABLE = CFGOBFFENABLE; // OUTPUT
			this->CFGPERFUNCSTATUSDATA = CFGPERFUNCSTATUSDATA; // OUTPUT
			this->CFGPERFUNCTIONUPDATEDONE = CFGPERFUNCTIONUPDATEDONE; // OUTPUT
			this->CFGPHYLINKDOWN = CFGPHYLINKDOWN; // OUTPUT
			this->CFGPHYLINKSTATUS = CFGPHYLINKSTATUS; // OUTPUT
			this->CFGPLSTATUSCHANGE = CFGPLSTATUSCHANGE; // OUTPUT
			this->CFGPOWERSTATECHANGEINTERRUPT = CFGPOWERSTATECHANGEINTERRUPT; // OUTPUT
			this->CFGRCBSTATUS = CFGRCBSTATUS; // OUTPUT
			this->CFGTPHFUNCTIONNUM = CFGTPHFUNCTIONNUM; // OUTPUT
			this->CFGTPHREQUESTERENABLE = CFGTPHREQUESTERENABLE; // OUTPUT
			this->CFGTPHSTMODE = CFGTPHSTMODE; // OUTPUT
			this->CFGTPHSTTADDRESS = CFGTPHSTTADDRESS; // OUTPUT
			this->CFGTPHSTTREADENABLE = CFGTPHSTTREADENABLE; // OUTPUT
			this->CFGTPHSTTWRITEBYTEVALID = CFGTPHSTTWRITEBYTEVALID; // OUTPUT
			this->CFGTPHSTTWRITEDATA = CFGTPHSTTWRITEDATA; // OUTPUT
			this->CFGTPHSTTWRITEENABLE = CFGTPHSTTWRITEENABLE; // OUTPUT
			this->CFGVFFLRINPROCESS = CFGVFFLRINPROCESS; // OUTPUT
			this->CFGVFPOWERSTATE = CFGVFPOWERSTATE; // OUTPUT
			this->CFGVFSTATUS = CFGVFSTATUS; // OUTPUT
			this->CFGVFTPHREQUESTERENABLE = CFGVFTPHREQUESTERENABLE; // OUTPUT
			this->CFGVFTPHSTMODE = CFGVFTPHSTMODE; // OUTPUT
			this->DBGDATAOUT = DBGDATAOUT; // OUTPUT
			this->DRPDO = DRPDO; // OUTPUT
			this->DRPRDY = DRPRDY; // OUTPUT
			this->MAXISCQTDATA = MAXISCQTDATA; // OUTPUT
			this->MAXISCQTKEEP = MAXISCQTKEEP; // OUTPUT
			this->MAXISCQTLAST = MAXISCQTLAST; // OUTPUT
			this->MAXISCQTUSER = MAXISCQTUSER; // OUTPUT
			this->MAXISCQTVALID = MAXISCQTVALID; // OUTPUT
			this->MAXISRCTDATA = MAXISRCTDATA; // OUTPUT
			this->MAXISRCTKEEP = MAXISRCTKEEP; // OUTPUT
			this->MAXISRCTLAST = MAXISRCTLAST; // OUTPUT
			this->MAXISRCTUSER = MAXISRCTUSER; // OUTPUT
			this->MAXISRCTVALID = MAXISRCTVALID; // OUTPUT
			this->MICOMPLETIONRAMREADADDRESSAL = MICOMPLETIONRAMREADADDRESSAL; // OUTPUT
			this->MICOMPLETIONRAMREADADDRESSAU = MICOMPLETIONRAMREADADDRESSAU; // OUTPUT
			this->MICOMPLETIONRAMREADADDRESSBL = MICOMPLETIONRAMREADADDRESSBL; // OUTPUT
			this->MICOMPLETIONRAMREADADDRESSBU = MICOMPLETIONRAMREADADDRESSBU; // OUTPUT
			this->MICOMPLETIONRAMREADENABLEL = MICOMPLETIONRAMREADENABLEL; // OUTPUT
			this->MICOMPLETIONRAMREADENABLEU = MICOMPLETIONRAMREADENABLEU; // OUTPUT
			this->MICOMPLETIONRAMWRITEADDRESSAL = MICOMPLETIONRAMWRITEADDRESSAL; // OUTPUT
			this->MICOMPLETIONRAMWRITEADDRESSAU = MICOMPLETIONRAMWRITEADDRESSAU; // OUTPUT
			this->MICOMPLETIONRAMWRITEADDRESSBL = MICOMPLETIONRAMWRITEADDRESSBL; // OUTPUT
			this->MICOMPLETIONRAMWRITEADDRESSBU = MICOMPLETIONRAMWRITEADDRESSBU; // OUTPUT
			this->MICOMPLETIONRAMWRITEDATAL = MICOMPLETIONRAMWRITEDATAL; // OUTPUT
			this->MICOMPLETIONRAMWRITEDATAU = MICOMPLETIONRAMWRITEDATAU; // OUTPUT
			this->MICOMPLETIONRAMWRITEENABLEL = MICOMPLETIONRAMWRITEENABLEL; // OUTPUT
			this->MICOMPLETIONRAMWRITEENABLEU = MICOMPLETIONRAMWRITEENABLEU; // OUTPUT
			this->MIREPLAYRAMADDRESS = MIREPLAYRAMADDRESS; // OUTPUT
			this->MIREPLAYRAMREADENABLE = MIREPLAYRAMREADENABLE; // OUTPUT
			this->MIREPLAYRAMWRITEDATA = MIREPLAYRAMWRITEDATA; // OUTPUT
			this->MIREPLAYRAMWRITEENABLE = MIREPLAYRAMWRITEENABLE; // OUTPUT
			this->MIREQUESTRAMREADADDRESSA = MIREQUESTRAMREADADDRESSA; // OUTPUT
			this->MIREQUESTRAMREADADDRESSB = MIREQUESTRAMREADADDRESSB; // OUTPUT
			this->MIREQUESTRAMREADENABLE = MIREQUESTRAMREADENABLE; // OUTPUT
			this->MIREQUESTRAMWRITEADDRESSA = MIREQUESTRAMWRITEADDRESSA; // OUTPUT
			this->MIREQUESTRAMWRITEADDRESSB = MIREQUESTRAMWRITEADDRESSB; // OUTPUT
			this->MIREQUESTRAMWRITEDATA = MIREQUESTRAMWRITEDATA; // OUTPUT
			this->MIREQUESTRAMWRITEENABLE = MIREQUESTRAMWRITEENABLE; // OUTPUT
			this->PCIECQNPREQCOUNT = PCIECQNPREQCOUNT; // OUTPUT
			this->PCIERQSEQNUM = PCIERQSEQNUM; // OUTPUT
			this->PCIERQSEQNUMVLD = PCIERQSEQNUMVLD; // OUTPUT
			this->PCIERQTAG = PCIERQTAG; // OUTPUT
			this->PCIERQTAGAV = PCIERQTAGAV; // OUTPUT
			this->PCIERQTAGVLD = PCIERQTAGVLD; // OUTPUT
			this->PCIETFCNPDAV = PCIETFCNPDAV; // OUTPUT
			this->PCIETFCNPHAV = PCIETFCNPHAV; // OUTPUT
			this->PIPERX0EQCONTROL = PIPERX0EQCONTROL; // OUTPUT
			this->PIPERX0EQLPLFFS = PIPERX0EQLPLFFS; // OUTPUT
			this->PIPERX0EQLPTXPRESET = PIPERX0EQLPTXPRESET; // OUTPUT
			this->PIPERX0EQPRESET = PIPERX0EQPRESET; // OUTPUT
			this->PIPERX0POLARITY = PIPERX0POLARITY; // OUTPUT
			this->PIPERX1EQCONTROL = PIPERX1EQCONTROL; // OUTPUT
			this->PIPERX1EQLPLFFS = PIPERX1EQLPLFFS; // OUTPUT
			this->PIPERX1EQLPTXPRESET = PIPERX1EQLPTXPRESET; // OUTPUT
			this->PIPERX1EQPRESET = PIPERX1EQPRESET; // OUTPUT
			this->PIPERX1POLARITY = PIPERX1POLARITY; // OUTPUT
			this->PIPERX2EQCONTROL = PIPERX2EQCONTROL; // OUTPUT
			this->PIPERX2EQLPLFFS = PIPERX2EQLPLFFS; // OUTPUT
			this->PIPERX2EQLPTXPRESET = PIPERX2EQLPTXPRESET; // OUTPUT
			this->PIPERX2EQPRESET = PIPERX2EQPRESET; // OUTPUT
			this->PIPERX2POLARITY = PIPERX2POLARITY; // OUTPUT
			this->PIPERX3EQCONTROL = PIPERX3EQCONTROL; // OUTPUT
			this->PIPERX3EQLPLFFS = PIPERX3EQLPLFFS; // OUTPUT
			this->PIPERX3EQLPTXPRESET = PIPERX3EQLPTXPRESET; // OUTPUT
			this->PIPERX3EQPRESET = PIPERX3EQPRESET; // OUTPUT
			this->PIPERX3POLARITY = PIPERX3POLARITY; // OUTPUT
			this->PIPERX4EQCONTROL = PIPERX4EQCONTROL; // OUTPUT
			this->PIPERX4EQLPLFFS = PIPERX4EQLPLFFS; // OUTPUT
			this->PIPERX4EQLPTXPRESET = PIPERX4EQLPTXPRESET; // OUTPUT
			this->PIPERX4EQPRESET = PIPERX4EQPRESET; // OUTPUT
			this->PIPERX4POLARITY = PIPERX4POLARITY; // OUTPUT
			this->PIPERX5EQCONTROL = PIPERX5EQCONTROL; // OUTPUT
			this->PIPERX5EQLPLFFS = PIPERX5EQLPLFFS; // OUTPUT
			this->PIPERX5EQLPTXPRESET = PIPERX5EQLPTXPRESET; // OUTPUT
			this->PIPERX5EQPRESET = PIPERX5EQPRESET; // OUTPUT
			this->PIPERX5POLARITY = PIPERX5POLARITY; // OUTPUT
			this->PIPERX6EQCONTROL = PIPERX6EQCONTROL; // OUTPUT
			this->PIPERX6EQLPLFFS = PIPERX6EQLPLFFS; // OUTPUT
			this->PIPERX6EQLPTXPRESET = PIPERX6EQLPTXPRESET; // OUTPUT
			this->PIPERX6EQPRESET = PIPERX6EQPRESET; // OUTPUT
			this->PIPERX6POLARITY = PIPERX6POLARITY; // OUTPUT
			this->PIPERX7EQCONTROL = PIPERX7EQCONTROL; // OUTPUT
			this->PIPERX7EQLPLFFS = PIPERX7EQLPLFFS; // OUTPUT
			this->PIPERX7EQLPTXPRESET = PIPERX7EQLPTXPRESET; // OUTPUT
			this->PIPERX7EQPRESET = PIPERX7EQPRESET; // OUTPUT
			this->PIPERX7POLARITY = PIPERX7POLARITY; // OUTPUT
			this->PIPETX0CHARISK = PIPETX0CHARISK; // OUTPUT
			this->PIPETX0COMPLIANCE = PIPETX0COMPLIANCE; // OUTPUT
			this->PIPETX0DATA = PIPETX0DATA; // OUTPUT
			this->PIPETX0DATAVALID = PIPETX0DATAVALID; // OUTPUT
			this->PIPETX0ELECIDLE = PIPETX0ELECIDLE; // OUTPUT
			this->PIPETX0EQCONTROL = PIPETX0EQCONTROL; // OUTPUT
			this->PIPETX0EQDEEMPH = PIPETX0EQDEEMPH; // OUTPUT
			this->PIPETX0EQPRESET = PIPETX0EQPRESET; // OUTPUT
			this->PIPETX0POWERDOWN = PIPETX0POWERDOWN; // OUTPUT
			this->PIPETX0STARTBLOCK = PIPETX0STARTBLOCK; // OUTPUT
			this->PIPETX0SYNCHEADER = PIPETX0SYNCHEADER; // OUTPUT
			this->PIPETX1CHARISK = PIPETX1CHARISK; // OUTPUT
			this->PIPETX1COMPLIANCE = PIPETX1COMPLIANCE; // OUTPUT
			this->PIPETX1DATA = PIPETX1DATA; // OUTPUT
			this->PIPETX1DATAVALID = PIPETX1DATAVALID; // OUTPUT
			this->PIPETX1ELECIDLE = PIPETX1ELECIDLE; // OUTPUT
			this->PIPETX1EQCONTROL = PIPETX1EQCONTROL; // OUTPUT
			this->PIPETX1EQDEEMPH = PIPETX1EQDEEMPH; // OUTPUT
			this->PIPETX1EQPRESET = PIPETX1EQPRESET; // OUTPUT
			this->PIPETX1POWERDOWN = PIPETX1POWERDOWN; // OUTPUT
			this->PIPETX1STARTBLOCK = PIPETX1STARTBLOCK; // OUTPUT
			this->PIPETX1SYNCHEADER = PIPETX1SYNCHEADER; // OUTPUT
			this->PIPETX2CHARISK = PIPETX2CHARISK; // OUTPUT
			this->PIPETX2COMPLIANCE = PIPETX2COMPLIANCE; // OUTPUT
			this->PIPETX2DATA = PIPETX2DATA; // OUTPUT
			this->PIPETX2DATAVALID = PIPETX2DATAVALID; // OUTPUT
			this->PIPETX2ELECIDLE = PIPETX2ELECIDLE; // OUTPUT
			this->PIPETX2EQCONTROL = PIPETX2EQCONTROL; // OUTPUT
			this->PIPETX2EQDEEMPH = PIPETX2EQDEEMPH; // OUTPUT
			this->PIPETX2EQPRESET = PIPETX2EQPRESET; // OUTPUT
			this->PIPETX2POWERDOWN = PIPETX2POWERDOWN; // OUTPUT
			this->PIPETX2STARTBLOCK = PIPETX2STARTBLOCK; // OUTPUT
			this->PIPETX2SYNCHEADER = PIPETX2SYNCHEADER; // OUTPUT
			this->PIPETX3CHARISK = PIPETX3CHARISK; // OUTPUT
			this->PIPETX3COMPLIANCE = PIPETX3COMPLIANCE; // OUTPUT
			this->PIPETX3DATA = PIPETX3DATA; // OUTPUT
			this->PIPETX3DATAVALID = PIPETX3DATAVALID; // OUTPUT
			this->PIPETX3ELECIDLE = PIPETX3ELECIDLE; // OUTPUT
			this->PIPETX3EQCONTROL = PIPETX3EQCONTROL; // OUTPUT
			this->PIPETX3EQDEEMPH = PIPETX3EQDEEMPH; // OUTPUT
			this->PIPETX3EQPRESET = PIPETX3EQPRESET; // OUTPUT
			this->PIPETX3POWERDOWN = PIPETX3POWERDOWN; // OUTPUT
			this->PIPETX3STARTBLOCK = PIPETX3STARTBLOCK; // OUTPUT
			this->PIPETX3SYNCHEADER = PIPETX3SYNCHEADER; // OUTPUT
			this->PIPETX4CHARISK = PIPETX4CHARISK; // OUTPUT
			this->PIPETX4COMPLIANCE = PIPETX4COMPLIANCE; // OUTPUT
			this->PIPETX4DATA = PIPETX4DATA; // OUTPUT
			this->PIPETX4DATAVALID = PIPETX4DATAVALID; // OUTPUT
			this->PIPETX4ELECIDLE = PIPETX4ELECIDLE; // OUTPUT
			this->PIPETX4EQCONTROL = PIPETX4EQCONTROL; // OUTPUT
			this->PIPETX4EQDEEMPH = PIPETX4EQDEEMPH; // OUTPUT
			this->PIPETX4EQPRESET = PIPETX4EQPRESET; // OUTPUT
			this->PIPETX4POWERDOWN = PIPETX4POWERDOWN; // OUTPUT
			this->PIPETX4STARTBLOCK = PIPETX4STARTBLOCK; // OUTPUT
			this->PIPETX4SYNCHEADER = PIPETX4SYNCHEADER; // OUTPUT
			this->PIPETX5CHARISK = PIPETX5CHARISK; // OUTPUT
			this->PIPETX5COMPLIANCE = PIPETX5COMPLIANCE; // OUTPUT
			this->PIPETX5DATA = PIPETX5DATA; // OUTPUT
			this->PIPETX5DATAVALID = PIPETX5DATAVALID; // OUTPUT
			this->PIPETX5ELECIDLE = PIPETX5ELECIDLE; // OUTPUT
			this->PIPETX5EQCONTROL = PIPETX5EQCONTROL; // OUTPUT
			this->PIPETX5EQDEEMPH = PIPETX5EQDEEMPH; // OUTPUT
			this->PIPETX5EQPRESET = PIPETX5EQPRESET; // OUTPUT
			this->PIPETX5POWERDOWN = PIPETX5POWERDOWN; // OUTPUT
			this->PIPETX5STARTBLOCK = PIPETX5STARTBLOCK; // OUTPUT
			this->PIPETX5SYNCHEADER = PIPETX5SYNCHEADER; // OUTPUT
			this->PIPETX6CHARISK = PIPETX6CHARISK; // OUTPUT
			this->PIPETX6COMPLIANCE = PIPETX6COMPLIANCE; // OUTPUT
			this->PIPETX6DATA = PIPETX6DATA; // OUTPUT
			this->PIPETX6DATAVALID = PIPETX6DATAVALID; // OUTPUT
			this->PIPETX6ELECIDLE = PIPETX6ELECIDLE; // OUTPUT
			this->PIPETX6EQCONTROL = PIPETX6EQCONTROL; // OUTPUT
			this->PIPETX6EQDEEMPH = PIPETX6EQDEEMPH; // OUTPUT
			this->PIPETX6EQPRESET = PIPETX6EQPRESET; // OUTPUT
			this->PIPETX6POWERDOWN = PIPETX6POWERDOWN; // OUTPUT
			this->PIPETX6STARTBLOCK = PIPETX6STARTBLOCK; // OUTPUT
			this->PIPETX6SYNCHEADER = PIPETX6SYNCHEADER; // OUTPUT
			this->PIPETX7CHARISK = PIPETX7CHARISK; // OUTPUT
			this->PIPETX7COMPLIANCE = PIPETX7COMPLIANCE; // OUTPUT
			this->PIPETX7DATA = PIPETX7DATA; // OUTPUT
			this->PIPETX7DATAVALID = PIPETX7DATAVALID; // OUTPUT
			this->PIPETX7ELECIDLE = PIPETX7ELECIDLE; // OUTPUT
			this->PIPETX7EQCONTROL = PIPETX7EQCONTROL; // OUTPUT
			this->PIPETX7EQDEEMPH = PIPETX7EQDEEMPH; // OUTPUT
			this->PIPETX7EQPRESET = PIPETX7EQPRESET; // OUTPUT
			this->PIPETX7POWERDOWN = PIPETX7POWERDOWN; // OUTPUT
			this->PIPETX7STARTBLOCK = PIPETX7STARTBLOCK; // OUTPUT
			this->PIPETX7SYNCHEADER = PIPETX7SYNCHEADER; // OUTPUT
			this->PIPETXDEEMPH = PIPETXDEEMPH; // OUTPUT
			this->PIPETXMARGIN = PIPETXMARGIN; // OUTPUT
			this->PIPETXRATE = PIPETXRATE; // OUTPUT
			this->PIPETXRCVRDET = PIPETXRCVRDET; // OUTPUT
			this->PIPETXRESET = PIPETXRESET; // OUTPUT
			this->PIPETXSWING = PIPETXSWING; // OUTPUT
			this->PLEQINPROGRESS = PLEQINPROGRESS; // OUTPUT
			this->PLEQPHASE = PLEQPHASE; // OUTPUT
			this->PLGEN3PCSRXSLIDE = PLGEN3PCSRXSLIDE; // OUTPUT
			this->SAXISCCTREADY = SAXISCCTREADY; // OUTPUT
			this->SAXISRQTREADY = SAXISRQTREADY; // OUTPUT
			this->CFGCONFIGSPACEENABLE = CFGCONFIGSPACEENABLE; // INPUT
			this->CFGDEVID = CFGDEVID; // INPUT
			this->CFGDSBUSNUMBER = CFGDSBUSNUMBER; // INPUT
			this->CFGDSDEVICENUMBER = CFGDSDEVICENUMBER; // INPUT
			this->CFGDSFUNCTIONNUMBER = CFGDSFUNCTIONNUMBER; // INPUT
			this->CFGDSN = CFGDSN; // INPUT
			this->CFGDSPORTNUMBER = CFGDSPORTNUMBER; // INPUT
			this->CFGERRCORIN = CFGERRCORIN; // INPUT
			this->CFGERRUNCORIN = CFGERRUNCORIN; // INPUT
			this->CFGEXTREADDATA = CFGEXTREADDATA; // INPUT
			this->CFGEXTREADDATAVALID = CFGEXTREADDATAVALID; // INPUT
			this->CFGFCSEL = CFGFCSEL; // INPUT
			this->CFGFLRDONE = CFGFLRDONE; // INPUT
			this->CFGHOTRESETIN = CFGHOTRESETIN; // INPUT
			this->CFGINPUTUPDATEREQUEST = CFGINPUTUPDATEREQUEST; // INPUT
			this->CFGINTERRUPTINT = CFGINTERRUPTINT; // INPUT
			this->CFGINTERRUPTMSIATTR = CFGINTERRUPTMSIATTR; // INPUT
			this->CFGINTERRUPTMSIFUNCTIONNUMBER = CFGINTERRUPTMSIFUNCTIONNUMBER; // INPUT
			this->CFGINTERRUPTMSIINT = CFGINTERRUPTMSIINT; // INPUT
			this->CFGINTERRUPTMSIPENDINGSTATUS = CFGINTERRUPTMSIPENDINGSTATUS; // INPUT
			this->CFGINTERRUPTMSISELECT = CFGINTERRUPTMSISELECT; // INPUT
			this->CFGINTERRUPTMSITPHPRESENT = CFGINTERRUPTMSITPHPRESENT; // INPUT
			this->CFGINTERRUPTMSITPHSTTAG = CFGINTERRUPTMSITPHSTTAG; // INPUT
			this->CFGINTERRUPTMSITPHTYPE = CFGINTERRUPTMSITPHTYPE; // INPUT
			this->CFGINTERRUPTMSIXADDRESS = CFGINTERRUPTMSIXADDRESS; // INPUT
			this->CFGINTERRUPTMSIXDATA = CFGINTERRUPTMSIXDATA; // INPUT
			this->CFGINTERRUPTMSIXINT = CFGINTERRUPTMSIXINT; // INPUT
			this->CFGINTERRUPTPENDING = CFGINTERRUPTPENDING; // INPUT
			this->CFGLINKTRAININGENABLE = CFGLINKTRAININGENABLE; // INPUT
			this->CFGMCUPDATEREQUEST = CFGMCUPDATEREQUEST; // INPUT
			this->CFGMGMTADDR = CFGMGMTADDR; // INPUT
			this->CFGMGMTBYTEENABLE = CFGMGMTBYTEENABLE; // INPUT
			this->CFGMGMTREAD = CFGMGMTREAD; // INPUT
			this->CFGMGMTTYPE1CFGREGACCESS = CFGMGMTTYPE1CFGREGACCESS; // INPUT
			this->CFGMGMTWRITE = CFGMGMTWRITE; // INPUT
			this->CFGMGMTWRITEDATA = CFGMGMTWRITEDATA; // INPUT
			this->CFGMSGTRANSMIT = CFGMSGTRANSMIT; // INPUT
			this->CFGMSGTRANSMITDATA = CFGMSGTRANSMITDATA; // INPUT
			this->CFGMSGTRANSMITTYPE = CFGMSGTRANSMITTYPE; // INPUT
			this->CFGPERFUNCSTATUSCONTROL = CFGPERFUNCSTATUSCONTROL; // INPUT
			this->CFGPERFUNCTIONNUMBER = CFGPERFUNCTIONNUMBER; // INPUT
			this->CFGPERFUNCTIONOUTPUTREQUEST = CFGPERFUNCTIONOUTPUTREQUEST; // INPUT
			this->CFGPOWERSTATECHANGEACK = CFGPOWERSTATECHANGEACK; // INPUT
			this->CFGREQPMTRANSITIONL23READY = CFGREQPMTRANSITIONL23READY; // INPUT
			this->CFGREVID = CFGREVID; // INPUT
			this->CFGSUBSYSID = CFGSUBSYSID; // INPUT
			this->CFGSUBSYSVENDID = CFGSUBSYSVENDID; // INPUT
			this->CFGTPHSTTREADDATA = CFGTPHSTTREADDATA; // INPUT
			this->CFGTPHSTTREADDATAVALID = CFGTPHSTTREADDATAVALID; // INPUT
			this->CFGVENDID = CFGVENDID; // INPUT
			this->CFGVFFLRDONE = CFGVFFLRDONE; // INPUT
			this->CORECLK = CORECLK; // INPUT
			this->CORECLKMICOMPLETIONRAML = CORECLKMICOMPLETIONRAML; // INPUT
			this->CORECLKMICOMPLETIONRAMU = CORECLKMICOMPLETIONRAMU; // INPUT
			this->CORECLKMIREPLAYRAM = CORECLKMIREPLAYRAM; // INPUT
			this->CORECLKMIREQUESTRAM = CORECLKMIREQUESTRAM; // INPUT
			this->DRPADDR = DRPADDR; // INPUT
			this->DRPCLK = DRPCLK; // INPUT
			this->DRPDI = DRPDI; // INPUT
			this->DRPEN = DRPEN; // INPUT
			this->DRPWE = DRPWE; // INPUT
			this->MAXISCQTREADY = MAXISCQTREADY; // INPUT
			this->MAXISRCTREADY = MAXISRCTREADY; // INPUT
			this->MGMTRESETN = MGMTRESETN; // INPUT
			this->MGMTSTICKYRESETN = MGMTSTICKYRESETN; // INPUT
			this->MICOMPLETIONRAMREADDATA = MICOMPLETIONRAMREADDATA; // INPUT
			this->MIREPLAYRAMREADDATA = MIREPLAYRAMREADDATA; // INPUT
			this->MIREQUESTRAMREADDATA = MIREQUESTRAMREADDATA; // INPUT
			this->PCIECQNPREQ = PCIECQNPREQ; // INPUT
			this->PIPECLK = PIPECLK; // INPUT
			this->PIPEEQFS = PIPEEQFS; // INPUT
			this->PIPEEQLF = PIPEEQLF; // INPUT
			this->PIPERESETN = PIPERESETN; // INPUT
			this->PIPERX0CHARISK = PIPERX0CHARISK; // INPUT
			this->PIPERX0DATA = PIPERX0DATA; // INPUT
			this->PIPERX0DATAVALID = PIPERX0DATAVALID; // INPUT
			this->PIPERX0ELECIDLE = PIPERX0ELECIDLE; // INPUT
			this->PIPERX0EQDONE = PIPERX0EQDONE; // INPUT
			this->PIPERX0EQLPADAPTDONE = PIPERX0EQLPADAPTDONE; // INPUT
			this->PIPERX0EQLPLFFSSEL = PIPERX0EQLPLFFSSEL; // INPUT
			this->PIPERX0EQLPNEWTXCOEFFORPRESET = PIPERX0EQLPNEWTXCOEFFORPRESET; // INPUT
			this->PIPERX0PHYSTATUS = PIPERX0PHYSTATUS; // INPUT
			this->PIPERX0STARTBLOCK = PIPERX0STARTBLOCK; // INPUT
			this->PIPERX0STATUS = PIPERX0STATUS; // INPUT
			this->PIPERX0SYNCHEADER = PIPERX0SYNCHEADER; // INPUT
			this->PIPERX0VALID = PIPERX0VALID; // INPUT
			this->PIPERX1CHARISK = PIPERX1CHARISK; // INPUT
			this->PIPERX1DATA = PIPERX1DATA; // INPUT
			this->PIPERX1DATAVALID = PIPERX1DATAVALID; // INPUT
			this->PIPERX1ELECIDLE = PIPERX1ELECIDLE; // INPUT
			this->PIPERX1EQDONE = PIPERX1EQDONE; // INPUT
			this->PIPERX1EQLPADAPTDONE = PIPERX1EQLPADAPTDONE; // INPUT
			this->PIPERX1EQLPLFFSSEL = PIPERX1EQLPLFFSSEL; // INPUT
			this->PIPERX1EQLPNEWTXCOEFFORPRESET = PIPERX1EQLPNEWTXCOEFFORPRESET; // INPUT
			this->PIPERX1PHYSTATUS = PIPERX1PHYSTATUS; // INPUT
			this->PIPERX1STARTBLOCK = PIPERX1STARTBLOCK; // INPUT
			this->PIPERX1STATUS = PIPERX1STATUS; // INPUT
			this->PIPERX1SYNCHEADER = PIPERX1SYNCHEADER; // INPUT
			this->PIPERX1VALID = PIPERX1VALID; // INPUT
			this->PIPERX2CHARISK = PIPERX2CHARISK; // INPUT
			this->PIPERX2DATA = PIPERX2DATA; // INPUT
			this->PIPERX2DATAVALID = PIPERX2DATAVALID; // INPUT
			this->PIPERX2ELECIDLE = PIPERX2ELECIDLE; // INPUT
			this->PIPERX2EQDONE = PIPERX2EQDONE; // INPUT
			this->PIPERX2EQLPADAPTDONE = PIPERX2EQLPADAPTDONE; // INPUT
			this->PIPERX2EQLPLFFSSEL = PIPERX2EQLPLFFSSEL; // INPUT
			this->PIPERX2EQLPNEWTXCOEFFORPRESET = PIPERX2EQLPNEWTXCOEFFORPRESET; // INPUT
			this->PIPERX2PHYSTATUS = PIPERX2PHYSTATUS; // INPUT
			this->PIPERX2STARTBLOCK = PIPERX2STARTBLOCK; // INPUT
			this->PIPERX2STATUS = PIPERX2STATUS; // INPUT
			this->PIPERX2SYNCHEADER = PIPERX2SYNCHEADER; // INPUT
			this->PIPERX2VALID = PIPERX2VALID; // INPUT
			this->PIPERX3CHARISK = PIPERX3CHARISK; // INPUT
			this->PIPERX3DATA = PIPERX3DATA; // INPUT
			this->PIPERX3DATAVALID = PIPERX3DATAVALID; // INPUT
			this->PIPERX3ELECIDLE = PIPERX3ELECIDLE; // INPUT
			this->PIPERX3EQDONE = PIPERX3EQDONE; // INPUT
			this->PIPERX3EQLPADAPTDONE = PIPERX3EQLPADAPTDONE; // INPUT
			this->PIPERX3EQLPLFFSSEL = PIPERX3EQLPLFFSSEL; // INPUT
			this->PIPERX3EQLPNEWTXCOEFFORPRESET = PIPERX3EQLPNEWTXCOEFFORPRESET; // INPUT
			this->PIPERX3PHYSTATUS = PIPERX3PHYSTATUS; // INPUT
			this->PIPERX3STARTBLOCK = PIPERX3STARTBLOCK; // INPUT
			this->PIPERX3STATUS = PIPERX3STATUS; // INPUT
			this->PIPERX3SYNCHEADER = PIPERX3SYNCHEADER; // INPUT
			this->PIPERX3VALID = PIPERX3VALID; // INPUT
			this->PIPERX4CHARISK = PIPERX4CHARISK; // INPUT
			this->PIPERX4DATA = PIPERX4DATA; // INPUT
			this->PIPERX4DATAVALID = PIPERX4DATAVALID; // INPUT
			this->PIPERX4ELECIDLE = PIPERX4ELECIDLE; // INPUT
			this->PIPERX4EQDONE = PIPERX4EQDONE; // INPUT
			this->PIPERX4EQLPADAPTDONE = PIPERX4EQLPADAPTDONE; // INPUT
			this->PIPERX4EQLPLFFSSEL = PIPERX4EQLPLFFSSEL; // INPUT
			this->PIPERX4EQLPNEWTXCOEFFORPRESET = PIPERX4EQLPNEWTXCOEFFORPRESET; // INPUT
			this->PIPERX4PHYSTATUS = PIPERX4PHYSTATUS; // INPUT
			this->PIPERX4STARTBLOCK = PIPERX4STARTBLOCK; // INPUT
			this->PIPERX4STATUS = PIPERX4STATUS; // INPUT
			this->PIPERX4SYNCHEADER = PIPERX4SYNCHEADER; // INPUT
			this->PIPERX4VALID = PIPERX4VALID; // INPUT
			this->PIPERX5CHARISK = PIPERX5CHARISK; // INPUT
			this->PIPERX5DATA = PIPERX5DATA; // INPUT
			this->PIPERX5DATAVALID = PIPERX5DATAVALID; // INPUT
			this->PIPERX5ELECIDLE = PIPERX5ELECIDLE; // INPUT
			this->PIPERX5EQDONE = PIPERX5EQDONE; // INPUT
			this->PIPERX5EQLPADAPTDONE = PIPERX5EQLPADAPTDONE; // INPUT
			this->PIPERX5EQLPLFFSSEL = PIPERX5EQLPLFFSSEL; // INPUT
			this->PIPERX5EQLPNEWTXCOEFFORPRESET = PIPERX5EQLPNEWTXCOEFFORPRESET; // INPUT
			this->PIPERX5PHYSTATUS = PIPERX5PHYSTATUS; // INPUT
			this->PIPERX5STARTBLOCK = PIPERX5STARTBLOCK; // INPUT
			this->PIPERX5STATUS = PIPERX5STATUS; // INPUT
			this->PIPERX5SYNCHEADER = PIPERX5SYNCHEADER; // INPUT
			this->PIPERX5VALID = PIPERX5VALID; // INPUT
			this->PIPERX6CHARISK = PIPERX6CHARISK; // INPUT
			this->PIPERX6DATA = PIPERX6DATA; // INPUT
			this->PIPERX6DATAVALID = PIPERX6DATAVALID; // INPUT
			this->PIPERX6ELECIDLE = PIPERX6ELECIDLE; // INPUT
			this->PIPERX6EQDONE = PIPERX6EQDONE; // INPUT
			this->PIPERX6EQLPADAPTDONE = PIPERX6EQLPADAPTDONE; // INPUT
			this->PIPERX6EQLPLFFSSEL = PIPERX6EQLPLFFSSEL; // INPUT
			this->PIPERX6EQLPNEWTXCOEFFORPRESET = PIPERX6EQLPNEWTXCOEFFORPRESET; // INPUT
			this->PIPERX6PHYSTATUS = PIPERX6PHYSTATUS; // INPUT
			this->PIPERX6STARTBLOCK = PIPERX6STARTBLOCK; // INPUT
			this->PIPERX6STATUS = PIPERX6STATUS; // INPUT
			this->PIPERX6SYNCHEADER = PIPERX6SYNCHEADER; // INPUT
			this->PIPERX6VALID = PIPERX6VALID; // INPUT
			this->PIPERX7CHARISK = PIPERX7CHARISK; // INPUT
			this->PIPERX7DATA = PIPERX7DATA; // INPUT
			this->PIPERX7DATAVALID = PIPERX7DATAVALID; // INPUT
			this->PIPERX7ELECIDLE = PIPERX7ELECIDLE; // INPUT
			this->PIPERX7EQDONE = PIPERX7EQDONE; // INPUT
			this->PIPERX7EQLPADAPTDONE = PIPERX7EQLPADAPTDONE; // INPUT
			this->PIPERX7EQLPLFFSSEL = PIPERX7EQLPLFFSSEL; // INPUT
			this->PIPERX7EQLPNEWTXCOEFFORPRESET = PIPERX7EQLPNEWTXCOEFFORPRESET; // INPUT
			this->PIPERX7PHYSTATUS = PIPERX7PHYSTATUS; // INPUT
			this->PIPERX7STARTBLOCK = PIPERX7STARTBLOCK; // INPUT
			this->PIPERX7STATUS = PIPERX7STATUS; // INPUT
			this->PIPERX7SYNCHEADER = PIPERX7SYNCHEADER; // INPUT
			this->PIPERX7VALID = PIPERX7VALID; // INPUT
			this->PIPETX0EQCOEFF = PIPETX0EQCOEFF; // INPUT
			this->PIPETX0EQDONE = PIPETX0EQDONE; // INPUT
			this->PIPETX1EQCOEFF = PIPETX1EQCOEFF; // INPUT
			this->PIPETX1EQDONE = PIPETX1EQDONE; // INPUT
			this->PIPETX2EQCOEFF = PIPETX2EQCOEFF; // INPUT
			this->PIPETX2EQDONE = PIPETX2EQDONE; // INPUT
			this->PIPETX3EQCOEFF = PIPETX3EQCOEFF; // INPUT
			this->PIPETX3EQDONE = PIPETX3EQDONE; // INPUT
			this->PIPETX4EQCOEFF = PIPETX4EQCOEFF; // INPUT
			this->PIPETX4EQDONE = PIPETX4EQDONE; // INPUT
			this->PIPETX5EQCOEFF = PIPETX5EQCOEFF; // INPUT
			this->PIPETX5EQDONE = PIPETX5EQDONE; // INPUT
			this->PIPETX6EQCOEFF = PIPETX6EQCOEFF; // INPUT
			this->PIPETX6EQDONE = PIPETX6EQDONE; // INPUT
			this->PIPETX7EQCOEFF = PIPETX7EQCOEFF; // INPUT
			this->PIPETX7EQDONE = PIPETX7EQDONE; // INPUT
			this->PLDISABLESCRAMBLER = PLDISABLESCRAMBLER; // INPUT
			this->PLEQRESETEIEOSCOUNT = PLEQRESETEIEOSCOUNT; // INPUT
			this->PLGEN3PCSDISABLE = PLGEN3PCSDISABLE; // INPUT
			this->PLGEN3PCSRXSYNCDONE = PLGEN3PCSRXSYNCDONE; // INPUT
			this->RECCLK = RECCLK; // INPUT
			this->RESETN = RESETN; // INPUT
			this->SAXISCCTDATA = SAXISCCTDATA; // INPUT
			this->SAXISCCTKEEP = SAXISCCTKEEP; // INPUT
			this->SAXISCCTLAST = SAXISCCTLAST; // INPUT
			this->SAXISCCTUSER = SAXISCCTUSER; // INPUT
			this->SAXISCCTVALID = SAXISCCTVALID; // INPUT
			this->SAXISRQTDATA = SAXISRQTDATA; // INPUT
			this->SAXISRQTKEEP = SAXISRQTKEEP; // INPUT
			this->SAXISRQTLAST = SAXISRQTLAST; // INPUT
			this->SAXISRQTUSER = SAXISRQTUSER; // INPUT
			this->SAXISRQTVALID = SAXISRQTVALID; // INPUT
			this->USERCLK = USERCLK; // INPUT
		
			register_wait_on_event_nets();
		
		}
		
		void register_wait_on_event_nets(){
		// TODO
		}
		void calculate(int time){
		// TODO
		}
	};
	

}
