Analysis & Synthesis report for DC_final
Thu Dec 06 12:33:20 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. State Machine - |DC_final|exp09:vga|status
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Registers Added for RAM Pass-Through Logic
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for exp09:vga|ram3:my_ram3|altsyncram:altsyncram_component|altsyncram_hqm2:auto_generated
 17. Source assignments for exp09:vga|rom_font:my_rom_font|altsyncram:altsyncram_component|altsyncram_e8h1:auto_generated
 18. Source assignments for exp09:vga|menu:rom_menu|altsyncram:altsyncram_component|altsyncram_f2g1:auto_generated
 19. Source assignments for exp08:kbd|rom_ascii:r|altsyncram:altsyncram_component|altsyncram_lhh1:auto_generated
 20. Source assignments for exp08:kbd|ps2_keyboard:p|altsyncram:fifo_rtl_0|altsyncram_lsj1:auto_generated
 21. Source assignments for exp09:vga|altsyncram:falling_ascii_rtl_0|altsyncram_cbr1:auto_generated
 22. Parameter Settings for User Entity Instance: exp09:vga|clkgen:c
 23. Parameter Settings for User Entity Instance: exp09:vga|clkgen:c3
 24. Parameter Settings for User Entity Instance: exp09:vga|clkgen:c4
 25. Parameter Settings for User Entity Instance: exp09:vga|clkgen:c2
 26. Parameter Settings for User Entity Instance: exp09:vga|vga_ctrl:v
 27. Parameter Settings for User Entity Instance: exp09:vga|ram3:my_ram3|altsyncram:altsyncram_component
 28. Parameter Settings for User Entity Instance: exp09:vga|rom_font:my_rom_font|altsyncram:altsyncram_component
 29. Parameter Settings for User Entity Instance: exp09:vga|menu:rom_menu|altsyncram:altsyncram_component
 30. Parameter Settings for User Entity Instance: exp08:kbd
 31. Parameter Settings for User Entity Instance: exp08:kbd|rom_ascii:r|altsyncram:altsyncram_component
 32. Parameter Settings for Inferred Entity Instance: exp08:kbd|ps2_keyboard:p|altsyncram:fifo_rtl_0
 33. Parameter Settings for Inferred Entity Instance: exp09:vga|altsyncram:falling_ascii_rtl_0
 34. Parameter Settings for Inferred Entity Instance: exp09:vga|lpm_divide:Mod2
 35. Parameter Settings for Inferred Entity Instance: exp09:vga|lpm_divide:Mod0
 36. Parameter Settings for Inferred Entity Instance: exp09:vga|lpm_divide:Mod3
 37. Parameter Settings for Inferred Entity Instance: exp09:vga|lpm_divide:Mod1
 38. Parameter Settings for Inferred Entity Instance: exp09:vga|lpm_divide:Mod6
 39. Parameter Settings for Inferred Entity Instance: exp09:vga|lpm_divide:Div1
 40. Parameter Settings for Inferred Entity Instance: exp09:vga|lpm_divide:Mod4
 41. Parameter Settings for Inferred Entity Instance: exp09:vga|lpm_divide:Div2
 42. Parameter Settings for Inferred Entity Instance: exp09:vga|lpm_divide:Mod5
 43. Parameter Settings for Inferred Entity Instance: exp09:vga|lpm_divide:Div0
 44. altsyncram Parameter Settings by Entity Instance
 45. Port Connectivity Checks: "light:l2"
 46. Port Connectivity Checks: "light:l"
 47. Port Connectivity Checks: "exp08:kbd|ps2_keyboard:p"
 48. Port Connectivity Checks: "exp08:kbd"
 49. Port Connectivity Checks: "exp09:vga|LFSR:rand_gen3"
 50. Port Connectivity Checks: "exp09:vga|LFSR:rand_gen2"
 51. Port Connectivity Checks: "exp09:vga|LFSR:rand_gen|Lab06_Register:lfsr"
 52. Port Connectivity Checks: "exp09:vga|LFSR:rand_gen"
 53. Port Connectivity Checks: "exp09:vga|ram3:my_ram3"
 54. Port Connectivity Checks: "exp09:vga|vga_ctrl:v"
 55. Port Connectivity Checks: "exp09:vga|clkgen:c2"
 56. Port Connectivity Checks: "exp09:vga|clkgen:c4"
 57. Port Connectivity Checks: "exp09:vga|clkgen:c3"
 58. Port Connectivity Checks: "exp09:vga|clkgen:c"
 59. Port Connectivity Checks: "exp09:vga"
 60. Post-Synthesis Netlist Statistics for Top Partition
 61. Elapsed Time Per Partition
 62. Analysis & Synthesis Messages
 63. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Dec 06 12:33:20 2018       ;
; Quartus Prime Version           ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                   ; DC_final                                    ;
; Top-level Entity Name           ; DC_final                                    ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 865                                         ;
; Total pins                      ; 168                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 72,832                                      ;
; Total DSP Blocks                ; 1                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; DC_final           ; DC_final           ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                    ;
+----------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path       ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                 ; Library ;
+----------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------+---------+
; vga_ctrl.v                             ; yes             ; User Verilog HDL File                                 ; E:/DigitalCurcuitLab/DC-Final-Project/vga_ctrl.v                             ;         ;
; rom_font.v                             ; yes             ; User Wizard-Generated File                            ; E:/DigitalCurcuitLab/DC-Final-Project/rom_font.v                             ;         ;
; rom_ascii.v                            ; yes             ; User Wizard-Generated File                            ; E:/DigitalCurcuitLab/DC-Final-Project/rom_ascii.v                            ;         ;
; ram3.v                                 ; yes             ; User Wizard-Generated File                            ; E:/DigitalCurcuitLab/DC-Final-Project/ram3.v                                 ;         ;
; ps2_keyboard.v                         ; yes             ; User Verilog HDL File                                 ; E:/DigitalCurcuitLab/DC-Final-Project/ps2_keyboard.v                         ;         ;
; light.v                                ; yes             ; User Verilog HDL File                                 ; E:/DigitalCurcuitLab/DC-Final-Project/light.v                                ;         ;
; exp09.v                                ; yes             ; User Verilog HDL File                                 ; E:/DigitalCurcuitLab/DC-Final-Project/exp09.v                                ;         ;
; exp08.v                                ; yes             ; User Verilog HDL File                                 ; E:/DigitalCurcuitLab/DC-Final-Project/exp08.v                                ;         ;
; DC_final.v                             ; yes             ; User Verilog HDL File                                 ; E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v                             ;         ;
; clkgen.v                               ; yes             ; User Verilog HDL File                                 ; E:/DigitalCurcuitLab/DC-Final-Project/clkgen.v                               ;         ;
; LFSR.v                                 ; yes             ; User Verilog HDL File                                 ; E:/DigitalCurcuitLab/DC-Final-Project/LFSR.v                                 ;         ;
; Lab06_Register.v                       ; yes             ; User Verilog HDL File                                 ; E:/DigitalCurcuitLab/DC-Final-Project/Lab06_Register.v                       ;         ;
; altsyncram.tdf                         ; yes             ; Megafunction                                          ; e:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf             ;         ;
; stratix_ram_block.inc                  ; yes             ; Megafunction                                          ; e:/intelfpga/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc      ;         ;
; lpm_mux.inc                            ; yes             ; Megafunction                                          ; e:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mux.inc                ;         ;
; lpm_decode.inc                         ; yes             ; Megafunction                                          ; e:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_decode.inc             ;         ;
; aglobal171.inc                         ; yes             ; Megafunction                                          ; e:/intelfpga/17.1/quartus/libraries/megafunctions/aglobal171.inc             ;         ;
; a_rdenreg.inc                          ; yes             ; Megafunction                                          ; e:/intelfpga/17.1/quartus/libraries/megafunctions/a_rdenreg.inc              ;         ;
; altrom.inc                             ; yes             ; Megafunction                                          ; e:/intelfpga/17.1/quartus/libraries/megafunctions/altrom.inc                 ;         ;
; altram.inc                             ; yes             ; Megafunction                                          ; e:/intelfpga/17.1/quartus/libraries/megafunctions/altram.inc                 ;         ;
; altdpram.inc                           ; yes             ; Megafunction                                          ; e:/intelfpga/17.1/quartus/libraries/megafunctions/altdpram.inc               ;         ;
; db/altsyncram_hqm2.tdf                 ; yes             ; Auto-Generated Megafunction                           ; E:/DigitalCurcuitLab/DC-Final-Project/db/altsyncram_hqm2.tdf                 ;         ;
; init_typing.mif                        ; yes             ; Auto-Found Memory Initialization File                 ; E:/DigitalCurcuitLab/DC-Final-Project/init_typing.mif                        ;         ;
; db/altsyncram_e8h1.tdf                 ; yes             ; Auto-Generated Megafunction                           ; E:/DigitalCurcuitLab/DC-Final-Project/db/altsyncram_e8h1.tdf                 ;         ;
; font.mif                               ; yes             ; Auto-Found Memory Initialization File                 ; E:/DigitalCurcuitLab/DC-Final-Project/font.mif                               ;         ;
; menu.v                                 ; yes             ; Auto-Found Wizard-Generated File                      ; E:/DigitalCurcuitLab/DC-Final-Project/menu.v                                 ;         ;
; db/altsyncram_f2g1.tdf                 ; yes             ; Auto-Generated Megafunction                           ; E:/DigitalCurcuitLab/DC-Final-Project/db/altsyncram_f2g1.tdf                 ;         ;
; db/altsyncram_lhh1.tdf                 ; yes             ; Auto-Generated Megafunction                           ; E:/DigitalCurcuitLab/DC-Final-Project/db/altsyncram_lhh1.tdf                 ;         ;
; scancode.mif                           ; yes             ; Auto-Found Memory Initialization File                 ; E:/DigitalCurcuitLab/DC-Final-Project/scancode.mif                           ;         ;
; db/altsyncram_lsj1.tdf                 ; yes             ; Auto-Generated Megafunction                           ; E:/DigitalCurcuitLab/DC-Final-Project/db/altsyncram_lsj1.tdf                 ;         ;
; db/altsyncram_cbr1.tdf                 ; yes             ; Auto-Generated Megafunction                           ; E:/DigitalCurcuitLab/DC-Final-Project/db/altsyncram_cbr1.tdf                 ;         ;
; db/dc_final.ram0_exp09_68f32df.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; E:/DigitalCurcuitLab/DC-Final-Project/db/dc_final.ram0_exp09_68f32df.hdl.mif ;         ;
; lpm_divide.tdf                         ; yes             ; Megafunction                                          ; e:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_divide.tdf             ;         ;
; abs_divider.inc                        ; yes             ; Megafunction                                          ; e:/intelfpga/17.1/quartus/libraries/megafunctions/abs_divider.inc            ;         ;
; sign_div_unsign.inc                    ; yes             ; Megafunction                                          ; e:/intelfpga/17.1/quartus/libraries/megafunctions/sign_div_unsign.inc        ;         ;
; db/lpm_divide_92m.tdf                  ; yes             ; Auto-Generated Megafunction                           ; E:/DigitalCurcuitLab/DC-Final-Project/db/lpm_divide_92m.tdf                  ;         ;
; db/sign_div_unsign_ckh.tdf             ; yes             ; Auto-Generated Megafunction                           ; E:/DigitalCurcuitLab/DC-Final-Project/db/sign_div_unsign_ckh.tdf             ;         ;
; db/alt_u_div_use.tdf                   ; yes             ; Auto-Generated Megafunction                           ; E:/DigitalCurcuitLab/DC-Final-Project/db/alt_u_div_use.tdf                   ;         ;
; db/lpm_divide_h3m.tdf                  ; yes             ; Auto-Generated Megafunction                           ; E:/DigitalCurcuitLab/DC-Final-Project/db/lpm_divide_h3m.tdf                  ;         ;
; db/sign_div_unsign_klh.tdf             ; yes             ; Auto-Generated Megafunction                           ; E:/DigitalCurcuitLab/DC-Final-Project/db/sign_div_unsign_klh.tdf             ;         ;
; db/alt_u_div_eve.tdf                   ; yes             ; Auto-Generated Megafunction                           ; E:/DigitalCurcuitLab/DC-Final-Project/db/alt_u_div_eve.tdf                   ;         ;
; db/lpm_divide_b2m.tdf                  ; yes             ; Auto-Generated Megafunction                           ; E:/DigitalCurcuitLab/DC-Final-Project/db/lpm_divide_b2m.tdf                  ;         ;
; db/sign_div_unsign_ekh.tdf             ; yes             ; Auto-Generated Megafunction                           ; E:/DigitalCurcuitLab/DC-Final-Project/db/sign_div_unsign_ekh.tdf             ;         ;
; db/alt_u_div_2te.tdf                   ; yes             ; Auto-Generated Megafunction                           ; E:/DigitalCurcuitLab/DC-Final-Project/db/alt_u_div_2te.tdf                   ;         ;
; db/lpm_divide_i3m.tdf                  ; yes             ; Auto-Generated Megafunction                           ; E:/DigitalCurcuitLab/DC-Final-Project/db/lpm_divide_i3m.tdf                  ;         ;
; db/sign_div_unsign_llh.tdf             ; yes             ; Auto-Generated Megafunction                           ; E:/DigitalCurcuitLab/DC-Final-Project/db/sign_div_unsign_llh.tdf             ;         ;
; db/alt_u_div_gve.tdf                   ; yes             ; Auto-Generated Megafunction                           ; E:/DigitalCurcuitLab/DC-Final-Project/db/alt_u_div_gve.tdf                   ;         ;
; db/lpm_divide_jbm.tdf                  ; yes             ; Auto-Generated Megafunction                           ; E:/DigitalCurcuitLab/DC-Final-Project/db/lpm_divide_jbm.tdf                  ;         ;
; db/sign_div_unsign_qlh.tdf             ; yes             ; Auto-Generated Megafunction                           ; E:/DigitalCurcuitLab/DC-Final-Project/db/sign_div_unsign_qlh.tdf             ;         ;
; db/alt_u_div_nve.tdf                   ; yes             ; Auto-Generated Megafunction                           ; E:/DigitalCurcuitLab/DC-Final-Project/db/alt_u_div_nve.tdf                   ;         ;
; db/lpm_divide_fbm.tdf                  ; yes             ; Auto-Generated Megafunction                           ; E:/DigitalCurcuitLab/DC-Final-Project/db/lpm_divide_fbm.tdf                  ;         ;
; db/lpm_divide_ibm.tdf                  ; yes             ; Auto-Generated Megafunction                           ; E:/DigitalCurcuitLab/DC-Final-Project/db/lpm_divide_ibm.tdf                  ;         ;
; db/sign_div_unsign_olh.tdf             ; yes             ; Auto-Generated Megafunction                           ; E:/DigitalCurcuitLab/DC-Final-Project/db/sign_div_unsign_olh.tdf             ;         ;
; db/alt_u_div_mve.tdf                   ; yes             ; Auto-Generated Megafunction                           ; E:/DigitalCurcuitLab/DC-Final-Project/db/alt_u_div_mve.tdf                   ;         ;
+----------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                             ;
+---------------------------------------------+---------------------------+
; Resource                                    ; Usage                     ;
+---------------------------------------------+---------------------------+
; Estimate of Logic utilization (ALMs needed) ; 1906                      ;
;                                             ;                           ;
; Combinational ALUT usage for logic          ; 2891                      ;
;     -- 7 input functions                    ; 25                        ;
;     -- 6 input functions                    ; 885                       ;
;     -- 5 input functions                    ; 417                       ;
;     -- 4 input functions                    ; 554                       ;
;     -- <=3 input functions                  ; 1010                      ;
;                                             ;                           ;
; Dedicated logic registers                   ; 865                       ;
;                                             ;                           ;
; I/O pins                                    ; 168                       ;
; Total MLAB memory bits                      ; 0                         ;
; Total block memory bits                     ; 72832                     ;
;                                             ;                           ;
; Total DSP Blocks                            ; 1                         ;
;                                             ;                           ;
; Maximum fan-out node                        ; exp09:vga|clkgen:c|clkout ;
; Maximum fan-out                             ; 683                       ;
; Total fan-out                               ; 15843                     ;
; Average fan-out                             ; 3.80                      ;
+---------------------------------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                              ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                 ; Entity Name         ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |DC_final                                    ; 2891 (1)            ; 865 (0)                   ; 72832             ; 1          ; 168  ; 0            ; |DC_final                                                                                                           ; DC_final            ; work         ;
;    |exp08:kbd|                               ; 68 (20)             ; 58 (19)                   ; 2112              ; 0          ; 0    ; 0            ; |DC_final|exp08:kbd                                                                                                 ; exp08               ; work         ;
;       |ps2_keyboard:p|                       ; 48 (48)             ; 39 (39)                   ; 64                ; 0          ; 0    ; 0            ; |DC_final|exp08:kbd|ps2_keyboard:p                                                                                  ; ps2_keyboard        ; work         ;
;          |altsyncram:fifo_rtl_0|             ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |DC_final|exp08:kbd|ps2_keyboard:p|altsyncram:fifo_rtl_0                                                            ; altsyncram          ; work         ;
;             |altsyncram_lsj1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |DC_final|exp08:kbd|ps2_keyboard:p|altsyncram:fifo_rtl_0|altsyncram_lsj1:auto_generated                             ; altsyncram_lsj1     ; work         ;
;       |rom_ascii:r|                          ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |DC_final|exp08:kbd|rom_ascii:r                                                                                     ; rom_ascii           ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |DC_final|exp08:kbd|rom_ascii:r|altsyncram:altsyncram_component                                                     ; altsyncram          ; work         ;
;             |altsyncram_lhh1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |DC_final|exp08:kbd|rom_ascii:r|altsyncram:altsyncram_component|altsyncram_lhh1:auto_generated                      ; altsyncram_lhh1     ; work         ;
;    |exp09:vga|                               ; 2794 (1903)         ; 807 (628)                 ; 70720             ; 1          ; 0    ; 0            ; |DC_final|exp09:vga                                                                                                 ; exp09               ; work         ;
;       |LFSR:rand_gen2|                       ; 4 (3)               ; 9 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DC_final|exp09:vga|LFSR:rand_gen2                                                                                  ; LFSR                ; work         ;
;          |Lab06_Register:lfsr|               ; 1 (1)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DC_final|exp09:vga|LFSR:rand_gen2|Lab06_Register:lfsr                                                              ; Lab06_Register      ; work         ;
;       |LFSR:rand_gen3|                       ; 4 (3)               ; 9 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DC_final|exp09:vga|LFSR:rand_gen3                                                                                  ; LFSR                ; work         ;
;          |Lab06_Register:lfsr|               ; 1 (1)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DC_final|exp09:vga|LFSR:rand_gen3|Lab06_Register:lfsr                                                              ; Lab06_Register      ; work         ;
;       |LFSR:rand_gen|                        ; 4 (3)               ; 9 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DC_final|exp09:vga|LFSR:rand_gen                                                                                   ; LFSR                ; work         ;
;          |Lab06_Register:lfsr|               ; 1 (1)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DC_final|exp09:vga|LFSR:rand_gen|Lab06_Register:lfsr                                                               ; Lab06_Register      ; work         ;
;       |altsyncram:falling_ascii_rtl_0|       ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |DC_final|exp09:vga|altsyncram:falling_ascii_rtl_0                                                                  ; altsyncram          ; work         ;
;          |altsyncram_cbr1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |DC_final|exp09:vga|altsyncram:falling_ascii_rtl_0|altsyncram_cbr1:auto_generated                                   ; altsyncram_cbr1     ; work         ;
;       |clkgen:c2|                            ; 43 (43)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |DC_final|exp09:vga|clkgen:c2                                                                                       ; clkgen              ; work         ;
;       |clkgen:c3|                            ; 43 (43)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |DC_final|exp09:vga|clkgen:c3                                                                                       ; clkgen              ; work         ;
;       |clkgen:c4|                            ; 43 (43)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |DC_final|exp09:vga|clkgen:c4                                                                                       ; clkgen              ; work         ;
;       |clkgen:c|                             ; 43 (43)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |DC_final|exp09:vga|clkgen:c                                                                                        ; clkgen              ; work         ;
;       |lpm_divide:Div0|                      ; 97 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DC_final|exp09:vga|lpm_divide:Div0                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_ibm:auto_generated|     ; 97 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DC_final|exp09:vga|lpm_divide:Div0|lpm_divide_ibm:auto_generated                                                   ; lpm_divide_ibm      ; work         ;
;             |sign_div_unsign_olh:divider|    ; 97 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DC_final|exp09:vga|lpm_divide:Div0|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider                       ; sign_div_unsign_olh ; work         ;
;                |alt_u_div_mve:divider|       ; 97 (97)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DC_final|exp09:vga|lpm_divide:Div0|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider ; alt_u_div_mve       ; work         ;
;       |lpm_divide:Div1|                      ; 79 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DC_final|exp09:vga|lpm_divide:Div1                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_jbm:auto_generated|     ; 79 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DC_final|exp09:vga|lpm_divide:Div1|lpm_divide_jbm:auto_generated                                                   ; lpm_divide_jbm      ; work         ;
;             |sign_div_unsign_qlh:divider|    ; 79 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DC_final|exp09:vga|lpm_divide:Div1|lpm_divide_jbm:auto_generated|sign_div_unsign_qlh:divider                       ; sign_div_unsign_qlh ; work         ;
;                |alt_u_div_nve:divider|       ; 79 (79)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DC_final|exp09:vga|lpm_divide:Div1|lpm_divide_jbm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_nve:divider ; alt_u_div_nve       ; work         ;
;       |lpm_divide:Div2|                      ; 82 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DC_final|exp09:vga|lpm_divide:Div2                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_fbm:auto_generated|     ; 82 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DC_final|exp09:vga|lpm_divide:Div2|lpm_divide_fbm:auto_generated                                                   ; lpm_divide_fbm      ; work         ;
;             |sign_div_unsign_llh:divider|    ; 82 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DC_final|exp09:vga|lpm_divide:Div2|lpm_divide_fbm:auto_generated|sign_div_unsign_llh:divider                       ; sign_div_unsign_llh ; work         ;
;                |alt_u_div_gve:divider|       ; 82 (82)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DC_final|exp09:vga|lpm_divide:Div2|lpm_divide_fbm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider ; alt_u_div_gve       ; work         ;
;       |lpm_divide:Mod0|                      ; 50 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DC_final|exp09:vga|lpm_divide:Mod0                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_92m:auto_generated|     ; 50 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DC_final|exp09:vga|lpm_divide:Mod0|lpm_divide_92m:auto_generated                                                   ; lpm_divide_92m      ; work         ;
;             |sign_div_unsign_ckh:divider|    ; 50 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DC_final|exp09:vga|lpm_divide:Mod0|lpm_divide_92m:auto_generated|sign_div_unsign_ckh:divider                       ; sign_div_unsign_ckh ; work         ;
;                |alt_u_div_use:divider|       ; 50 (50)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DC_final|exp09:vga|lpm_divide:Mod0|lpm_divide_92m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_use:divider ; alt_u_div_use       ; work         ;
;       |lpm_divide:Mod1|                      ; 23 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DC_final|exp09:vga|lpm_divide:Mod1                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_b2m:auto_generated|     ; 23 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DC_final|exp09:vga|lpm_divide:Mod1|lpm_divide_b2m:auto_generated                                                   ; lpm_divide_b2m      ; work         ;
;             |sign_div_unsign_ekh:divider|    ; 23 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DC_final|exp09:vga|lpm_divide:Mod1|lpm_divide_b2m:auto_generated|sign_div_unsign_ekh:divider                       ; sign_div_unsign_ekh ; work         ;
;                |alt_u_div_2te:divider|       ; 23 (23)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DC_final|exp09:vga|lpm_divide:Mod1|lpm_divide_b2m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_2te:divider ; alt_u_div_2te       ; work         ;
;       |lpm_divide:Mod2|                      ; 44 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DC_final|exp09:vga|lpm_divide:Mod2                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_92m:auto_generated|     ; 44 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DC_final|exp09:vga|lpm_divide:Mod2|lpm_divide_92m:auto_generated                                                   ; lpm_divide_92m      ; work         ;
;             |sign_div_unsign_ckh:divider|    ; 44 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DC_final|exp09:vga|lpm_divide:Mod2|lpm_divide_92m:auto_generated|sign_div_unsign_ckh:divider                       ; sign_div_unsign_ckh ; work         ;
;                |alt_u_div_use:divider|       ; 44 (44)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DC_final|exp09:vga|lpm_divide:Mod2|lpm_divide_92m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_use:divider ; alt_u_div_use       ; work         ;
;       |lpm_divide:Mod3|                      ; 70 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DC_final|exp09:vga|lpm_divide:Mod3                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_h3m:auto_generated|     ; 70 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DC_final|exp09:vga|lpm_divide:Mod3|lpm_divide_h3m:auto_generated                                                   ; lpm_divide_h3m      ; work         ;
;             |sign_div_unsign_klh:divider|    ; 70 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DC_final|exp09:vga|lpm_divide:Mod3|lpm_divide_h3m:auto_generated|sign_div_unsign_klh:divider                       ; sign_div_unsign_klh ; work         ;
;                |alt_u_div_eve:divider|       ; 70 (70)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DC_final|exp09:vga|lpm_divide:Mod3|lpm_divide_h3m:auto_generated|sign_div_unsign_klh:divider|alt_u_div_eve:divider ; alt_u_div_eve       ; work         ;
;       |lpm_divide:Mod4|                      ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DC_final|exp09:vga|lpm_divide:Mod4                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_i3m:auto_generated|     ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DC_final|exp09:vga|lpm_divide:Mod4|lpm_divide_i3m:auto_generated                                                   ; lpm_divide_i3m      ; work         ;
;             |sign_div_unsign_llh:divider|    ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DC_final|exp09:vga|lpm_divide:Mod4|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider                       ; sign_div_unsign_llh ; work         ;
;                |alt_u_div_gve:divider|       ; 38 (38)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DC_final|exp09:vga|lpm_divide:Mod4|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider ; alt_u_div_gve       ; work         ;
;       |lpm_divide:Mod5|                      ; 71 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DC_final|exp09:vga|lpm_divide:Mod5                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_i3m:auto_generated|     ; 71 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DC_final|exp09:vga|lpm_divide:Mod5|lpm_divide_i3m:auto_generated                                                   ; lpm_divide_i3m      ; work         ;
;             |sign_div_unsign_llh:divider|    ; 71 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DC_final|exp09:vga|lpm_divide:Mod5|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider                       ; sign_div_unsign_llh ; work         ;
;                |alt_u_div_gve:divider|       ; 71 (71)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DC_final|exp09:vga|lpm_divide:Mod5|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider ; alt_u_div_gve       ; work         ;
;       |lpm_divide:Mod6|                      ; 86 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DC_final|exp09:vga|lpm_divide:Mod6                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_i3m:auto_generated|     ; 86 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DC_final|exp09:vga|lpm_divide:Mod6|lpm_divide_i3m:auto_generated                                                   ; lpm_divide_i3m      ; work         ;
;             |sign_div_unsign_llh:divider|    ; 86 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DC_final|exp09:vga|lpm_divide:Mod6|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider                       ; sign_div_unsign_llh ; work         ;
;                |alt_u_div_gve:divider|       ; 86 (86)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DC_final|exp09:vga|lpm_divide:Mod6|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider ; alt_u_div_gve       ; work         ;
;       |menu:rom_menu|                        ; 0 (0)               ; 0 (0)                     ; 16800             ; 0          ; 0    ; 0            ; |DC_final|exp09:vga|menu:rom_menu                                                                                   ; menu                ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 16800             ; 0          ; 0    ; 0            ; |DC_final|exp09:vga|menu:rom_menu|altsyncram:altsyncram_component                                                   ; altsyncram          ; work         ;
;             |altsyncram_f2g1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 16800             ; 0          ; 0    ; 0            ; |DC_final|exp09:vga|menu:rom_menu|altsyncram:altsyncram_component|altsyncram_f2g1:auto_generated                    ; altsyncram_f2g1     ; work         ;
;       |ram3:my_ram3|                         ; 0 (0)               ; 0 (0)                     ; 16800             ; 0          ; 0    ; 0            ; |DC_final|exp09:vga|ram3:my_ram3                                                                                    ; ram3                ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 16800             ; 0          ; 0    ; 0            ; |DC_final|exp09:vga|ram3:my_ram3|altsyncram:altsyncram_component                                                    ; altsyncram          ; work         ;
;             |altsyncram_hqm2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 16800             ; 0          ; 0    ; 0            ; |DC_final|exp09:vga|ram3:my_ram3|altsyncram:altsyncram_component|altsyncram_hqm2:auto_generated                     ; altsyncram_hqm2     ; work         ;
;       |rom_font:my_rom_font|                 ; 0 (0)               ; 0 (0)                     ; 36864             ; 0          ; 0    ; 0            ; |DC_final|exp09:vga|rom_font:my_rom_font                                                                            ; rom_font            ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 36864             ; 0          ; 0    ; 0            ; |DC_final|exp09:vga|rom_font:my_rom_font|altsyncram:altsyncram_component                                            ; altsyncram          ; work         ;
;             |altsyncram_e8h1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 36864             ; 0          ; 0    ; 0            ; |DC_final|exp09:vga|rom_font:my_rom_font|altsyncram:altsyncram_component|altsyncram_e8h1:auto_generated             ; altsyncram_e8h1     ; work         ;
;       |vga_ctrl:v|                           ; 67 (67)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |DC_final|exp09:vga|vga_ctrl:v                                                                                      ; vga_ctrl            ; work         ;
;    |light:l2|                                ; 14 (14)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DC_final|light:l2                                                                                                  ; light               ; work         ;
;    |light:l|                                 ; 14 (14)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DC_final|light:l                                                                                                   ; light               ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------------------+
; Name                                                                                                     ; Type       ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                    ;
+----------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------------------+
; exp08:kbd|ps2_keyboard:p|altsyncram:fifo_rtl_0|altsyncram_lsj1:auto_generated|ALTSYNCRAM                 ; AUTO       ; Simple Dual Port ; 8            ; 8            ; 8            ; 8            ; 64    ; None                                   ;
; exp08:kbd|rom_ascii:r|altsyncram:altsyncram_component|altsyncram_lhh1:auto_generated|ALTSYNCRAM          ; M10K block ; ROM              ; 256          ; 8            ; --           ; --           ; 2048  ; scancode.mif                           ;
; exp09:vga|altsyncram:falling_ascii_rtl_0|altsyncram_cbr1:auto_generated|ALTSYNCRAM                       ; AUTO       ; Simple Dual Port ; 71           ; 8            ; 71           ; 8            ; 568   ; db/DC_final.ram0_exp09_68f32df.hdl.mif ;
; exp09:vga|menu:rom_menu|altsyncram:altsyncram_component|altsyncram_f2g1:auto_generated|ALTSYNCRAM        ; AUTO       ; ROM              ; 2100         ; 8            ; --           ; --           ; 16800 ; init_typing.mif                        ;
; exp09:vga|ram3:my_ram3|altsyncram:altsyncram_component|altsyncram_hqm2:auto_generated|ALTSYNCRAM         ; M10K block ; True Dual Port   ; 2100         ; 8            ; 2100         ; 8            ; 16800 ; init_typing.mif                        ;
; exp09:vga|rom_font:my_rom_font|altsyncram:altsyncram_component|altsyncram_e8h1:auto_generated|ALTSYNCRAM ; M10K block ; ROM              ; 4096         ; 9            ; --           ; --           ; 36864 ; font.mif                               ;
+----------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------------------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 9x9                 ; 1           ;
; Total number of DSP blocks      ; 1           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 1           ;
+---------------------------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------+
; State Machine - |DC_final|exp09:vga|status                ;
+-----------+-----------+-----------+-----------+-----------+
; Name      ; status.11 ; status.10 ; status.01 ; status.00 ;
+-----------+-----------+-----------+-----------+-----------+
; status.00 ; 0         ; 0         ; 0         ; 0         ;
; status.01 ; 0         ; 0         ; 1         ; 1         ;
; status.10 ; 0         ; 1         ; 0         ; 1         ;
; status.11 ; 1         ; 0         ; 0         ; 1         ;
+-----------+-----------+-----------+-----------+-----------+


+---------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                    ;
+----------------------------------------------+----------------------------------------+
; Register name                                ; Reason for Removal                     ;
+----------------------------------------------+----------------------------------------+
; exp08:kbd|state[1]                           ; Merged with exp08:kbd|flag             ;
; exp09:vga|input_ascii[0]                     ; Merged with exp09:vga|output_ascii[0]  ;
; exp09:vga|input_ascii[1]                     ; Merged with exp09:vga|output_ascii[1]  ;
; exp09:vga|input_ascii[2]                     ; Merged with exp09:vga|output_ascii[2]  ;
; exp09:vga|input_ascii[3]                     ; Merged with exp09:vga|output_ascii[3]  ;
; exp09:vga|input_ascii[4]                     ; Merged with exp09:vga|output_ascii[4]  ;
; exp09:vga|input_ascii[5]                     ; Merged with exp09:vga|output_ascii[5]  ;
; exp09:vga|input_ascii[6]                     ; Merged with exp09:vga|output_ascii[6]  ;
; exp09:vga|input_ascii[7]                     ; Merged with exp09:vga|output_ascii[7]  ;
; exp09:vga|falling_ascii_rtl_0_bypass[11..14] ; Stuck at GND due to stuck port data_in ;
; exp09:vga|triggered[4]                       ; Stuck at GND due to stuck port data_in ;
; exp09:vga|status~3                           ; Lost fanout                            ;
; exp09:vga|status~4                           ; Lost fanout                            ;
; exp09:vga|valid_fall[10..31]                 ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 38       ;                                        ;
+----------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 865   ;
; Number of registers using Synchronous Clear  ; 362   ;
; Number of registers using Synchronous Load   ; 32    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 557   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------+
; Inverted Register Statistics                       ;
+------------------------------------------+---------+
; Inverted Register                        ; Fan out ;
+------------------------------------------+---------+
; exp08:kbd|flag                           ; 8       ;
; exp09:vga|kbd_ready                      ; 5       ;
; exp09:vga|falling_ascii_rtl_0_bypass[16] ; 2       ;
; exp09:vga|falling_ascii_rtl_0_bypass[18] ; 2       ;
; exp09:vga|falling_ascii_rtl_0_bypass[20] ; 2       ;
; exp09:vga|falling_ascii_rtl_0_bypass[22] ; 2       ;
; exp09:vga|falling_ascii_rtl_0_bypass[24] ; 2       ;
; exp09:vga|falling_ascii_rtl_0_bypass[26] ; 2       ;
; exp09:vga|falling_ascii_rtl_0_bypass[28] ; 1       ;
; exp09:vga|falling_ascii_rtl_0_bypass[30] ; 1       ;
; exp09:vga|triggered[2]                   ; 9       ;
; exp09:vga|triggered[0]                   ; 14      ;
; exp09:vga|LFSR:rand_gen2|in              ; 1       ;
; exp09:vga|LFSR:rand_gen3|in              ; 1       ;
; exp09:vga|LFSR:rand_gen|in               ; 1       ;
; Total number of inverted registers = 15  ;         ;
+------------------------------------------+---------+


+--------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                           ;
+------------------------------------------------+-------------------------------------+
; Register Name                                  ; RAM Name                            ;
+------------------------------------------------+-------------------------------------+
; exp08:kbd|ps2_keyboard:p|fifo_rtl_0_bypass[0]  ; exp08:kbd|ps2_keyboard:p|fifo_rtl_0 ;
; exp08:kbd|ps2_keyboard:p|fifo_rtl_0_bypass[1]  ; exp08:kbd|ps2_keyboard:p|fifo_rtl_0 ;
; exp08:kbd|ps2_keyboard:p|fifo_rtl_0_bypass[2]  ; exp08:kbd|ps2_keyboard:p|fifo_rtl_0 ;
; exp08:kbd|ps2_keyboard:p|fifo_rtl_0_bypass[3]  ; exp08:kbd|ps2_keyboard:p|fifo_rtl_0 ;
; exp08:kbd|ps2_keyboard:p|fifo_rtl_0_bypass[4]  ; exp08:kbd|ps2_keyboard:p|fifo_rtl_0 ;
; exp08:kbd|ps2_keyboard:p|fifo_rtl_0_bypass[5]  ; exp08:kbd|ps2_keyboard:p|fifo_rtl_0 ;
; exp08:kbd|ps2_keyboard:p|fifo_rtl_0_bypass[6]  ; exp08:kbd|ps2_keyboard:p|fifo_rtl_0 ;
; exp08:kbd|ps2_keyboard:p|fifo_rtl_0_bypass[7]  ; exp08:kbd|ps2_keyboard:p|fifo_rtl_0 ;
; exp08:kbd|ps2_keyboard:p|fifo_rtl_0_bypass[8]  ; exp08:kbd|ps2_keyboard:p|fifo_rtl_0 ;
; exp08:kbd|ps2_keyboard:p|fifo_rtl_0_bypass[9]  ; exp08:kbd|ps2_keyboard:p|fifo_rtl_0 ;
; exp08:kbd|ps2_keyboard:p|fifo_rtl_0_bypass[10] ; exp08:kbd|ps2_keyboard:p|fifo_rtl_0 ;
; exp08:kbd|ps2_keyboard:p|fifo_rtl_0_bypass[11] ; exp08:kbd|ps2_keyboard:p|fifo_rtl_0 ;
; exp08:kbd|ps2_keyboard:p|fifo_rtl_0_bypass[12] ; exp08:kbd|ps2_keyboard:p|fifo_rtl_0 ;
; exp08:kbd|ps2_keyboard:p|fifo_rtl_0_bypass[13] ; exp08:kbd|ps2_keyboard:p|fifo_rtl_0 ;
; exp08:kbd|ps2_keyboard:p|fifo_rtl_0_bypass[14] ; exp08:kbd|ps2_keyboard:p|fifo_rtl_0 ;
; exp09:vga|falling_ascii_rtl_0_bypass[0]        ; exp09:vga|falling_ascii_rtl_0       ;
; exp09:vga|falling_ascii_rtl_0_bypass[1]        ; exp09:vga|falling_ascii_rtl_0       ;
; exp09:vga|falling_ascii_rtl_0_bypass[2]        ; exp09:vga|falling_ascii_rtl_0       ;
; exp09:vga|falling_ascii_rtl_0_bypass[3]        ; exp09:vga|falling_ascii_rtl_0       ;
; exp09:vga|falling_ascii_rtl_0_bypass[4]        ; exp09:vga|falling_ascii_rtl_0       ;
; exp09:vga|falling_ascii_rtl_0_bypass[5]        ; exp09:vga|falling_ascii_rtl_0       ;
; exp09:vga|falling_ascii_rtl_0_bypass[6]        ; exp09:vga|falling_ascii_rtl_0       ;
; exp09:vga|falling_ascii_rtl_0_bypass[7]        ; exp09:vga|falling_ascii_rtl_0       ;
; exp09:vga|falling_ascii_rtl_0_bypass[8]        ; exp09:vga|falling_ascii_rtl_0       ;
; exp09:vga|falling_ascii_rtl_0_bypass[9]        ; exp09:vga|falling_ascii_rtl_0       ;
; exp09:vga|falling_ascii_rtl_0_bypass[10]       ; exp09:vga|falling_ascii_rtl_0       ;
; exp09:vga|falling_ascii_rtl_0_bypass[11]       ; exp09:vga|falling_ascii_rtl_0       ;
; exp09:vga|falling_ascii_rtl_0_bypass[12]       ; exp09:vga|falling_ascii_rtl_0       ;
; exp09:vga|falling_ascii_rtl_0_bypass[13]       ; exp09:vga|falling_ascii_rtl_0       ;
; exp09:vga|falling_ascii_rtl_0_bypass[14]       ; exp09:vga|falling_ascii_rtl_0       ;
; exp09:vga|falling_ascii_rtl_0_bypass[15]       ; exp09:vga|falling_ascii_rtl_0       ;
; exp09:vga|falling_ascii_rtl_0_bypass[16]       ; exp09:vga|falling_ascii_rtl_0       ;
; exp09:vga|falling_ascii_rtl_0_bypass[17]       ; exp09:vga|falling_ascii_rtl_0       ;
; exp09:vga|falling_ascii_rtl_0_bypass[18]       ; exp09:vga|falling_ascii_rtl_0       ;
; exp09:vga|falling_ascii_rtl_0_bypass[19]       ; exp09:vga|falling_ascii_rtl_0       ;
; exp09:vga|falling_ascii_rtl_0_bypass[20]       ; exp09:vga|falling_ascii_rtl_0       ;
; exp09:vga|falling_ascii_rtl_0_bypass[21]       ; exp09:vga|falling_ascii_rtl_0       ;
; exp09:vga|falling_ascii_rtl_0_bypass[22]       ; exp09:vga|falling_ascii_rtl_0       ;
; exp09:vga|falling_ascii_rtl_0_bypass[23]       ; exp09:vga|falling_ascii_rtl_0       ;
; exp09:vga|falling_ascii_rtl_0_bypass[24]       ; exp09:vga|falling_ascii_rtl_0       ;
; exp09:vga|falling_ascii_rtl_0_bypass[25]       ; exp09:vga|falling_ascii_rtl_0       ;
; exp09:vga|falling_ascii_rtl_0_bypass[26]       ; exp09:vga|falling_ascii_rtl_0       ;
; exp09:vga|falling_ascii_rtl_0_bypass[27]       ; exp09:vga|falling_ascii_rtl_0       ;
; exp09:vga|falling_ascii_rtl_0_bypass[28]       ; exp09:vga|falling_ascii_rtl_0       ;
; exp09:vga|falling_ascii_rtl_0_bypass[29]       ; exp09:vga|falling_ascii_rtl_0       ;
; exp09:vga|falling_ascii_rtl_0_bypass[30]       ; exp09:vga|falling_ascii_rtl_0       ;
+------------------------------------------------+-------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------+
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |DC_final|exp09:vga|lowest_pos[7]       ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |DC_final|exp09:vga|vga_ctrl:v|y_cnt[3] ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DC_final|exp09:vga|score_status[3]     ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |DC_final|exp09:vga|init_screen[7]      ;
; 4:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |DC_final|exp09:vga|menu_screen[3]      ;
; 4:1                ; 33 bits   ; 66 LEs        ; 0 LEs                ; 66 LEs                 ; Yes        ; |DC_final|exp09:vga|kbd_counter[10]     ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |DC_final|exp09:vga|pos[31][7]          ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |DC_final|exp09:vga|pos[31][4]          ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |DC_final|exp09:vga|pos[30][10]         ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |DC_final|exp09:vga|pos[30][4]          ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |DC_final|exp09:vga|pos[29][10]         ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |DC_final|exp09:vga|pos[29][4]          ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |DC_final|exp09:vga|pos[28][9]          ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |DC_final|exp09:vga|pos[28][6]          ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |DC_final|exp09:vga|pos[27][8]          ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |DC_final|exp09:vga|pos[27][3]          ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |DC_final|exp09:vga|pos[26][7]          ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |DC_final|exp09:vga|pos[26][3]          ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |DC_final|exp09:vga|pos[25][8]          ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |DC_final|exp09:vga|pos[25][4]          ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |DC_final|exp09:vga|pos[24][9]          ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |DC_final|exp09:vga|pos[24][4]          ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |DC_final|exp09:vga|pos[23][9]          ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |DC_final|exp09:vga|pos[23][3]          ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |DC_final|exp09:vga|pos[22][10]         ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |DC_final|exp09:vga|pos[22][2]          ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |DC_final|exp09:vga|pos[21][11]         ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |DC_final|exp09:vga|pos[21][1]          ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |DC_final|exp09:vga|pos[20][10]         ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |DC_final|exp09:vga|pos[20][1]          ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |DC_final|exp09:vga|pos[19][10]         ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |DC_final|exp09:vga|pos[19][1]          ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |DC_final|exp09:vga|pos[18][10]         ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |DC_final|exp09:vga|pos[18][3]          ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |DC_final|exp09:vga|pos[17][10]         ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |DC_final|exp09:vga|pos[17][1]          ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |DC_final|exp09:vga|pos[16][9]          ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |DC_final|exp09:vga|pos[16][4]          ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |DC_final|exp09:vga|pos[15][8]          ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |DC_final|exp09:vga|pos[15][0]          ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |DC_final|exp09:vga|pos[14][9]          ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |DC_final|exp09:vga|pos[14][6]          ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |DC_final|exp09:vga|pos[13][11]         ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |DC_final|exp09:vga|pos[13][2]          ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |DC_final|exp09:vga|pos[12][11]         ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |DC_final|exp09:vga|pos[12][1]          ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |DC_final|exp09:vga|pos[11][10]         ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |DC_final|exp09:vga|pos[11][3]          ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |DC_final|exp09:vga|pos[10][10]         ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |DC_final|exp09:vga|pos[10][3]          ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |DC_final|exp09:vga|pos[9][9]           ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |DC_final|exp09:vga|pos[9][5]           ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |DC_final|exp09:vga|pos[8][9]           ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |DC_final|exp09:vga|pos[8][1]           ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |DC_final|exp09:vga|pos[7][10]          ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |DC_final|exp09:vga|pos[7][1]           ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |DC_final|exp09:vga|pos[6][9]           ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |DC_final|exp09:vga|pos[6][1]           ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |DC_final|exp09:vga|pos[5][9]           ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |DC_final|exp09:vga|pos[5][3]           ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |DC_final|exp09:vga|pos[4][11]          ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |DC_final|exp09:vga|pos[4][1]           ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |DC_final|exp09:vga|pos[3][8]           ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |DC_final|exp09:vga|pos[3][1]           ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |DC_final|exp09:vga|pos[2][8]           ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |DC_final|exp09:vga|pos[2][6]           ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |DC_final|exp09:vga|pos[1][10]          ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |DC_final|exp09:vga|pos[1][1]           ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |DC_final|exp09:vga|pos[0][11]          ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |DC_final|exp09:vga|pos[0][3]           ;
; 26:1               ; 3 bits    ; 51 LEs        ; 24 LEs               ; 27 LEs                 ; Yes        ; |DC_final|exp09:vga|ascii[6]            ;
; 26:1               ; 4 bits    ; 68 LEs        ; 32 LEs               ; 36 LEs                 ; Yes        ; |DC_final|exp09:vga|ascii[3]            ;
; 71:1               ; 5 bits    ; 235 LEs       ; 225 LEs              ; 10 LEs                 ; Yes        ; |DC_final|exp09:vga|position[8]         ;
; 71:1               ; 7 bits    ; 329 LEs       ; 315 LEs              ; 14 LEs                 ; Yes        ; |DC_final|exp09:vga|position[0]         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DC_final|exp09:vga|triggered[0]        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DC_final|exp09:vga|status              ;
; 32:1               ; 14 bits   ; 294 LEs       ; 294 LEs              ; 0 LEs                  ; No         ; |DC_final|exp09:vga|Mux36               ;
; 8:1                ; 5 bits    ; 25 LEs        ; 10 LEs               ; 15 LEs                 ; No         ; |DC_final|exp09:vga|counter             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for exp09:vga|ram3:my_ram3|altsyncram:altsyncram_component|altsyncram_hqm2:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                             ;
+---------------------------------+--------------------+------+------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                              ;
+---------------------------------+--------------------+------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for exp09:vga|rom_font:my_rom_font|altsyncram:altsyncram_component|altsyncram_e8h1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for exp09:vga|menu:rom_menu|altsyncram:altsyncram_component|altsyncram_f2g1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for exp08:kbd|rom_ascii:r|altsyncram:altsyncram_component|altsyncram_lhh1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for exp08:kbd|ps2_keyboard:p|altsyncram:fifo_rtl_0|altsyncram_lsj1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------+
; Assignment                      ; Value              ; From ; To                                     ;
+---------------------------------+--------------------+------+----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                      ;
+---------------------------------+--------------------+------+----------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for exp09:vga|altsyncram:falling_ascii_rtl_0|altsyncram_cbr1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------+
; Assignment                      ; Value              ; From ; To                               ;
+---------------------------------+--------------------+------+----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                ;
+---------------------------------+--------------------+------+----------------------------------+


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: exp09:vga|clkgen:c ;
+----------------+----------+-------------------------------------+
; Parameter Name ; Value    ; Type                                ;
+----------------+----------+-------------------------------------+
; clk_freq       ; 25000000 ; Signed Integer                      ;
; countlimit     ; 1        ; Signed Integer                      ;
+----------------+----------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: exp09:vga|clkgen:c3 ;
+----------------+---------+---------------------------------------+
; Parameter Name ; Value   ; Type                                  ;
+----------------+---------+---------------------------------------+
; clk_freq       ; 1290791 ; Signed Integer                        ;
; countlimit     ; 19      ; Signed Integer                        ;
+----------------+---------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: exp09:vga|clkgen:c4 ;
+----------------+--------+----------------------------------------+
; Parameter Name ; Value  ; Type                                   ;
+----------------+--------+----------------------------------------+
; clk_freq       ; 892747 ; Signed Integer                         ;
; countlimit     ; 28     ; Signed Integer                         ;
+----------------+--------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: exp09:vga|clkgen:c2 ;
+----------------+---------+---------------------------------------+
; Parameter Name ; Value   ; Type                                  ;
+----------------+---------+---------------------------------------+
; clk_freq       ; 10      ; Signed Integer                        ;
; countlimit     ; 2500000 ; Signed Integer                        ;
+----------------+---------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: exp09:vga|vga_ctrl:v ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; h_frontporch   ; 96    ; Signed Integer                           ;
; h_active       ; 144   ; Signed Integer                           ;
; h_backporch    ; 784   ; Signed Integer                           ;
; h_total        ; 800   ; Signed Integer                           ;
; v_frontporch   ; 2     ; Signed Integer                           ;
; v_active       ; 35    ; Signed Integer                           ;
; v_backporch    ; 515   ; Signed Integer                           ;
; v_total        ; 525   ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: exp09:vga|ram3:my_ram3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------+
; Parameter Name                     ; Value                ; Type                                    ;
+------------------------------------+----------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                 ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                 ;
; WIDTH_A                            ; 8                    ; Signed Integer                          ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                          ;
; NUMWORDS_A                         ; 2100                 ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WIDTH_B                            ; 8                    ; Signed Integer                          ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                          ;
; NUMWORDS_B                         ; 2100                 ; Signed Integer                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                 ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                          ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; INIT_FILE                          ; init_typing.mif      ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_hqm2      ; Untyped                                 ;
+------------------------------------+----------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: exp09:vga|rom_font:my_rom_font|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                            ;
+------------------------------------+----------------------+-------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                         ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                         ;
; WIDTH_A                            ; 9                    ; Signed Integer                                  ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                  ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                  ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WIDTH_B                            ; 1                    ; Untyped                                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                         ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; INIT_FILE                          ; font.mif             ; Untyped                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                         ;
; CBXI_PARAMETER                     ; altsyncram_e8h1      ; Untyped                                         ;
+------------------------------------+----------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: exp09:vga|menu:rom_menu|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------+
; Parameter Name                     ; Value                ; Type                                     ;
+------------------------------------+----------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                  ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                  ;
; WIDTH_A                            ; 8                    ; Signed Integer                           ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                           ;
; NUMWORDS_A                         ; 2100                 ; Signed Integer                           ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WIDTH_B                            ; 1                    ; Untyped                                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; INIT_FILE                          ; init_typing.mif      ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_f2g1      ; Untyped                                  ;
+------------------------------------+----------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: exp08:kbd ;
+----------------+-------+-------------------------------+
; Parameter Name ; Value ; Type                          ;
+----------------+-------+-------------------------------+
; pressed        ; 01    ; Unsigned Binary               ;
; released       ; 00    ; Unsigned Binary               ;
; breakcode      ; 10    ; Unsigned Binary               ;
+----------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: exp08:kbd|rom_ascii:r|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------+
; Parameter Name                     ; Value                ; Type                                   ;
+------------------------------------+----------------------+----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                ;
; WIDTH_A                            ; 8                    ; Signed Integer                         ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                         ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                         ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                ;
; WIDTH_B                            ; 1                    ; Untyped                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                ;
; INIT_FILE                          ; scancode.mif         ; Untyped                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                ;
; CBXI_PARAMETER                     ; altsyncram_lhh1      ; Untyped                                ;
+------------------------------------+----------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: exp08:kbd|ps2_keyboard:p|altsyncram:fifo_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------+
; Parameter Name                     ; Value                ; Type                                ;
+------------------------------------+----------------------+-------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                             ;
; WIDTH_A                            ; 8                    ; Untyped                             ;
; WIDTHAD_A                          ; 3                    ; Untyped                             ;
; NUMWORDS_A                         ; 8                    ; Untyped                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WIDTH_B                            ; 8                    ; Untyped                             ;
; WIDTHAD_B                          ; 3                    ; Untyped                             ;
; NUMWORDS_B                         ; 8                    ; Untyped                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                             ;
; CBXI_PARAMETER                     ; altsyncram_lsj1      ; Untyped                             ;
+------------------------------------+----------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: exp09:vga|altsyncram:falling_ascii_rtl_0    ;
+------------------------------------+----------------------------------------+----------------+
; Parameter Name                     ; Value                                  ; Type           ;
+------------------------------------+----------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT                              ; Untyped        ;
; WIDTH_A                            ; 8                                      ; Untyped        ;
; WIDTHAD_A                          ; 7                                      ; Untyped        ;
; NUMWORDS_A                         ; 71                                     ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped        ;
; WIDTH_B                            ; 8                                      ; Untyped        ;
; WIDTHAD_B                          ; 7                                      ; Untyped        ;
; NUMWORDS_B                         ; 71                                     ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0                                 ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped        ;
; BYTE_SIZE                          ; 8                                      ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                               ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped        ;
; INIT_FILE                          ; db/DC_final.ram0_exp09_68f32df.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V                              ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_cbr1                        ; Untyped        ;
+------------------------------------+----------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: exp09:vga|lpm_divide:Mod2 ;
+------------------------+----------------+----------------------------------+
; Parameter Name         ; Value          ; Type                             ;
+------------------------+----------------+----------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                          ;
; LPM_WIDTHD             ; 5              ; Untyped                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_PIPELINE           ; 0              ; Untyped                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                          ;
; CBXI_PARAMETER         ; lpm_divide_92m ; Untyped                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                   ;
+------------------------+----------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: exp09:vga|lpm_divide:Mod0 ;
+------------------------+----------------+----------------------------------+
; Parameter Name         ; Value          ; Type                             ;
+------------------------+----------------+----------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                          ;
; LPM_WIDTHD             ; 5              ; Untyped                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_PIPELINE           ; 0              ; Untyped                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                          ;
; CBXI_PARAMETER         ; lpm_divide_92m ; Untyped                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                   ;
+------------------------+----------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: exp09:vga|lpm_divide:Mod3 ;
+------------------------+----------------+----------------------------------+
; Parameter Name         ; Value          ; Type                             ;
+------------------------+----------------+----------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                          ;
; LPM_WIDTHD             ; 4              ; Untyped                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_PIPELINE           ; 0              ; Untyped                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                          ;
; CBXI_PARAMETER         ; lpm_divide_h3m ; Untyped                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                   ;
+------------------------+----------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: exp09:vga|lpm_divide:Mod1 ;
+------------------------+----------------+----------------------------------+
; Parameter Name         ; Value          ; Type                             ;
+------------------------+----------------+----------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                          ;
; LPM_WIDTHD             ; 7              ; Untyped                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_PIPELINE           ; 0              ; Untyped                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                          ;
; CBXI_PARAMETER         ; lpm_divide_b2m ; Untyped                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                   ;
+------------------------+----------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: exp09:vga|lpm_divide:Mod6 ;
+------------------------+----------------+----------------------------------+
; Parameter Name         ; Value          ; Type                             ;
+------------------------+----------------+----------------------------------+
; LPM_WIDTHN             ; 11             ; Untyped                          ;
; LPM_WIDTHD             ; 4              ; Untyped                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_PIPELINE           ; 0              ; Untyped                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                          ;
; CBXI_PARAMETER         ; lpm_divide_i3m ; Untyped                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                   ;
+------------------------+----------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: exp09:vga|lpm_divide:Div1 ;
+------------------------+----------------+----------------------------------+
; Parameter Name         ; Value          ; Type                             ;
+------------------------+----------------+----------------------------------+
; LPM_WIDTHN             ; 11             ; Untyped                          ;
; LPM_WIDTHD             ; 7              ; Untyped                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_PIPELINE           ; 0              ; Untyped                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                          ;
; CBXI_PARAMETER         ; lpm_divide_jbm ; Untyped                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                   ;
+------------------------+----------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: exp09:vga|lpm_divide:Mod4 ;
+------------------------+----------------+----------------------------------+
; Parameter Name         ; Value          ; Type                             ;
+------------------------+----------------+----------------------------------+
; LPM_WIDTHN             ; 11             ; Untyped                          ;
; LPM_WIDTHD             ; 4              ; Untyped                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_PIPELINE           ; 0              ; Untyped                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                          ;
; CBXI_PARAMETER         ; lpm_divide_i3m ; Untyped                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                   ;
+------------------------+----------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: exp09:vga|lpm_divide:Div2 ;
+------------------------+----------------+----------------------------------+
; Parameter Name         ; Value          ; Type                             ;
+------------------------+----------------+----------------------------------+
; LPM_WIDTHN             ; 11             ; Untyped                          ;
; LPM_WIDTHD             ; 4              ; Untyped                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_PIPELINE           ; 0              ; Untyped                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                          ;
; CBXI_PARAMETER         ; lpm_divide_fbm ; Untyped                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                   ;
+------------------------+----------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: exp09:vga|lpm_divide:Mod5 ;
+------------------------+----------------+----------------------------------+
; Parameter Name         ; Value          ; Type                             ;
+------------------------+----------------+----------------------------------+
; LPM_WIDTHN             ; 11             ; Untyped                          ;
; LPM_WIDTHD             ; 4              ; Untyped                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_PIPELINE           ; 0              ; Untyped                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                          ;
; CBXI_PARAMETER         ; lpm_divide_i3m ; Untyped                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                   ;
+------------------------+----------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: exp09:vga|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------+
; Parameter Name         ; Value          ; Type                             ;
+------------------------+----------------+----------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                          ;
; LPM_WIDTHD             ; 4              ; Untyped                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_PIPELINE           ; 0              ; Untyped                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                          ;
; CBXI_PARAMETER         ; lpm_divide_ibm ; Untyped                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                   ;
+------------------------+----------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                           ;
+-------------------------------------------+----------------------------------------------------------------+
; Name                                      ; Value                                                          ;
+-------------------------------------------+----------------------------------------------------------------+
; Number of entity instances                ; 6                                                              ;
; Entity Instance                           ; exp09:vga|ram3:my_ram3|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                ;
;     -- WIDTH_A                            ; 8                                                              ;
;     -- NUMWORDS_A                         ; 2100                                                           ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                         ;
;     -- WIDTH_B                            ; 8                                                              ;
;     -- NUMWORDS_B                         ; 2100                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                         ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                         ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                      ;
; Entity Instance                           ; exp09:vga|rom_font:my_rom_font|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                            ;
;     -- WIDTH_A                            ; 9                                                              ;
;     -- NUMWORDS_A                         ; 4096                                                           ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                         ;
;     -- WIDTH_B                            ; 1                                                              ;
;     -- NUMWORDS_B                         ; 1                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                   ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                      ;
; Entity Instance                           ; exp09:vga|menu:rom_menu|altsyncram:altsyncram_component        ;
;     -- OPERATION_MODE                     ; ROM                                                            ;
;     -- WIDTH_A                            ; 8                                                              ;
;     -- NUMWORDS_A                         ; 2100                                                           ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                         ;
;     -- WIDTH_B                            ; 1                                                              ;
;     -- NUMWORDS_B                         ; 1                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                      ;
; Entity Instance                           ; exp08:kbd|rom_ascii:r|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; ROM                                                            ;
;     -- WIDTH_A                            ; 8                                                              ;
;     -- NUMWORDS_A                         ; 256                                                            ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                         ;
;     -- WIDTH_B                            ; 1                                                              ;
;     -- NUMWORDS_B                         ; 1                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                   ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                      ;
; Entity Instance                           ; exp08:kbd|ps2_keyboard:p|altsyncram:fifo_rtl_0                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                      ;
;     -- WIDTH_A                            ; 8                                                              ;
;     -- NUMWORDS_A                         ; 8                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                   ;
;     -- WIDTH_B                            ; 8                                                              ;
;     -- NUMWORDS_B                         ; 8                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                      ;
; Entity Instance                           ; exp09:vga|altsyncram:falling_ascii_rtl_0                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                      ;
;     -- WIDTH_A                            ; 8                                                              ;
;     -- NUMWORDS_A                         ; 71                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                   ;
;     -- WIDTH_B                            ; 8                                                              ;
;     -- NUMWORDS_B                         ; 71                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                       ;
+-------------------------------------------+----------------------------------------------------------------+


+------------------------------------------+
; Port Connectivity Checks: "light:l2"     ;
+--------+-------+----------+--------------+
; Port   ; Type  ; Severity ; Details      ;
+--------+-------+----------+--------------+
; enable ; Input ; Info     ; Stuck at VCC ;
+--------+-------+----------+--------------+


+------------------------------------------+
; Port Connectivity Checks: "light:l"      ;
+--------+-------+----------+--------------+
; Port   ; Type  ; Severity ; Details      ;
+--------+-------+----------+--------------+
; enable ; Input ; Info     ; Stuck at VCC ;
+--------+-------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "exp08:kbd|ps2_keyboard:p"                                                               ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; overflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "exp08:kbd"                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; clrn      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; code_reg  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ready_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "exp09:vga|LFSR:rand_gen3"                                                                                                                                                           ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; en     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; en[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "exp09:vga|LFSR:rand_gen2"                                                                                                                                                           ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; en     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; en[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "exp09:vga|LFSR:rand_gen|Lab06_Register:lfsr"                                                                                                       ;
+-------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                      ;
+-------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Selector[2] ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; Selector[1] ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; Selector[0] ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; set         ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "exp09:vga|LFSR:rand_gen"                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; en     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; en[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "exp09:vga|ram3:my_ram3"                                                               ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; data_a ; Input  ; Info     ; Stuck at GND                                                                        ;
; wren_a ; Input  ; Info     ; Stuck at GND                                                                        ;
; wren_b ; Input  ; Info     ; Stuck at VCC                                                                        ;
; q_b    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "exp09:vga|vga_ctrl:v" ;
+-------+-------+----------+-----------------------+
; Port  ; Type  ; Severity ; Details               ;
+-------+-------+----------+-----------------------+
; reset ; Input ; Info     ; Stuck at GND          ;
+-------+-------+----------+-----------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "exp09:vga|clkgen:c2" ;
+-------+-------+----------+----------------------+
; Port  ; Type  ; Severity ; Details              ;
+-------+-------+----------+----------------------+
; rst   ; Input ; Info     ; Stuck at GND         ;
; clken ; Input ; Info     ; Stuck at VCC         ;
+-------+-------+----------+----------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "exp09:vga|clkgen:c4" ;
+-------+-------+----------+----------------------+
; Port  ; Type  ; Severity ; Details              ;
+-------+-------+----------+----------------------+
; rst   ; Input ; Info     ; Stuck at GND         ;
; clken ; Input ; Info     ; Stuck at VCC         ;
+-------+-------+----------+----------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "exp09:vga|clkgen:c3" ;
+-------+-------+----------+----------------------+
; Port  ; Type  ; Severity ; Details              ;
+-------+-------+----------+----------------------+
; rst   ; Input ; Info     ; Stuck at GND         ;
; clken ; Input ; Info     ; Stuck at VCC         ;
+-------+-------+----------+----------------------+


+------------------------------------------------+
; Port Connectivity Checks: "exp09:vga|clkgen:c" ;
+-------+-------+----------+---------------------+
; Port  ; Type  ; Severity ; Details             ;
+-------+-------+----------+---------------------+
; rst   ; Input ; Info     ; Stuck at GND        ;
; clken ; Input ; Info     ; Stuck at VCC        ;
+-------+-------+----------+---------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "exp09:vga"                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; index     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; kbd_input ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 865                         ;
;     ENA               ; 291                         ;
;     ENA SCLR          ; 234                         ;
;     ENA SLD           ; 32                          ;
;     SCLR              ; 128                         ;
;     plain             ; 180                         ;
; arriav_io_obuf        ; 24                          ;
; arriav_lcell_comb     ; 2897                        ;
;     arith             ; 642                         ;
;         0 data inputs ; 88                          ;
;         1 data inputs ; 295                         ;
;         2 data inputs ; 41                          ;
;         3 data inputs ; 133                         ;
;         4 data inputs ; 85                          ;
;     extend            ; 25                          ;
;         7 data inputs ; 25                          ;
;     normal            ; 2190                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 18                          ;
;         2 data inputs ; 189                         ;
;         3 data inputs ; 211                         ;
;         4 data inputs ; 469                         ;
;         5 data inputs ; 417                         ;
;         6 data inputs ; 885                         ;
;     shared            ; 40                          ;
;         0 data inputs ; 11                          ;
;         1 data inputs ; 29                          ;
; arriav_mac            ; 1                           ;
; boundary_port         ; 168                         ;
; stratixv_ram_block    ; 49                          ;
;                       ;                             ;
; Max LUT depth         ; 27.00                       ;
; Average LUT depth     ; 9.34                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:11     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Thu Dec 06 12:32:53 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DC_final -c DC_final
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file vga_ctrl.v
    Info (12023): Found entity 1: vga_ctrl File: E:/DigitalCurcuitLab/DC-Final-Project/vga_ctrl.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rom_font.v
    Info (12023): Found entity 1: rom_font File: E:/DigitalCurcuitLab/DC-Final-Project/rom_font.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file rom_ascii.v
    Info (12023): Found entity 1: rom_ascii File: E:/DigitalCurcuitLab/DC-Final-Project/rom_ascii.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ram3.v
    Info (12023): Found entity 1: ram3 File: E:/DigitalCurcuitLab/DC-Final-Project/ram3.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ps2_keyboard.v
    Info (12023): Found entity 1: ps2_keyboard File: E:/DigitalCurcuitLab/DC-Final-Project/ps2_keyboard.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file light.v
    Info (12023): Found entity 1: light File: E:/DigitalCurcuitLab/DC-Final-Project/light.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file exp11.v
    Info (12023): Found entity 1: exp11 File: E:/DigitalCurcuitLab/DC-Final-Project/exp11.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file exp09.v
    Info (12023): Found entity 1: exp09 File: E:/DigitalCurcuitLab/DC-Final-Project/exp09.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file exp08.v
    Info (12023): Found entity 1: exp08 File: E:/DigitalCurcuitLab/DC-Final-Project/exp08.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file dc_final.v
    Info (12023): Found entity 1: DC_final File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file clkgen.v
    Info (12023): Found entity 1: clkgen File: E:/DigitalCurcuitLab/DC-Final-Project/clkgen.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lfsr.v
    Info (12023): Found entity 1: LFSR File: E:/DigitalCurcuitLab/DC-Final-Project/LFSR.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lab06_register.v
    Info (12023): Found entity 1: Lab06_Register File: E:/DigitalCurcuitLab/DC-Final-Project/Lab06_Register.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mykbd.v
    Info (12023): Found entity 1: mykbd File: E:/DigitalCurcuitLab/DC-Final-Project/mykbd.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at exp09.v(51): created implicit net for "clk_10" File: E:/DigitalCurcuitLab/DC-Final-Project/exp09.v Line: 51
Critical Warning (10846): Verilog HDL Instantiation warning at exp11.v(72): instance has no name File: E:/DigitalCurcuitLab/DC-Final-Project/exp11.v Line: 72
Critical Warning (10846): Verilog HDL Instantiation warning at exp11.v(73): instance has no name File: E:/DigitalCurcuitLab/DC-Final-Project/exp11.v Line: 73
Info (12127): Elaborating entity "DC_final" for the top level hierarchy
Warning (10034): Output port "LEDR[9..2]" at DC_final.v(21) has no driver File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 21
Warning (10034): Output port "HEX4" at DC_final.v(28) has no driver File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 28
Warning (10034): Output port "HEX5" at DC_final.v(29) has no driver File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 29
Warning (10034): Output port "DRAM_ADDR" at DC_final.v(32) has no driver File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 32
Warning (10034): Output port "DRAM_BA" at DC_final.v(33) has no driver File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 33
Warning (10034): Output port "DRAM_CAS_N" at DC_final.v(34) has no driver File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 34
Warning (10034): Output port "DRAM_CKE" at DC_final.v(35) has no driver File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 35
Warning (10034): Output port "DRAM_CLK" at DC_final.v(36) has no driver File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 36
Warning (10034): Output port "DRAM_CS_N" at DC_final.v(37) has no driver File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 37
Warning (10034): Output port "DRAM_LDQM" at DC_final.v(39) has no driver File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 39
Warning (10034): Output port "DRAM_RAS_N" at DC_final.v(40) has no driver File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 40
Warning (10034): Output port "DRAM_UDQM" at DC_final.v(41) has no driver File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 41
Warning (10034): Output port "DRAM_WE_N" at DC_final.v(42) has no driver File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 42
Warning (10034): Output port "TD_RESET_N" at DC_final.v(48) has no driver File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 48
Warning (10034): Output port "AUD_DACDAT" at DC_final.v(65) has no driver File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 65
Warning (10034): Output port "AUD_XCK" at DC_final.v(67) has no driver File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 67
Warning (10034): Output port "ADC_CONVST" at DC_final.v(76) has no driver File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 76
Warning (10034): Output port "ADC_DIN" at DC_final.v(77) has no driver File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 77
Warning (10034): Output port "ADC_SCLK" at DC_final.v(79) has no driver File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 79
Warning (10034): Output port "FPGA_I2C_SCLK" at DC_final.v(82) has no driver File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 82
Warning (10034): Output port "IRDA_TXD" at DC_final.v(88) has no driver File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 88
Info (12128): Elaborating entity "exp09" for hierarchy "exp09:vga" File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 109
Warning (10036): Verilog HDL or VHDL warning at exp09.v(23): object "speed" assigned a value but never read File: E:/DigitalCurcuitLab/DC-Final-Project/exp09.v Line: 23
Warning (10230): Verilog HDL assignment warning at exp09.v(46): truncated value with size 8 to match size of target (2) File: E:/DigitalCurcuitLab/DC-Final-Project/exp09.v Line: 46
Warning (10855): Verilog HDL warning at exp09.v(72): initial value for variable valid_fall should be constant File: E:/DigitalCurcuitLab/DC-Final-Project/exp09.v Line: 72
Warning (10855): Verilog HDL warning at exp09.v(72): initial value for variable rev should be constant File: E:/DigitalCurcuitLab/DC-Final-Project/exp09.v Line: 72
Warning (10230): Verilog HDL assignment warning at exp09.v(99): truncated value with size 32 to match size of target (12) File: E:/DigitalCurcuitLab/DC-Final-Project/exp09.v Line: 99
Warning (10230): Verilog HDL assignment warning at exp09.v(100): truncated value with size 32 to match size of target (12) File: E:/DigitalCurcuitLab/DC-Final-Project/exp09.v Line: 100
Warning (10230): Verilog HDL assignment warning at exp09.v(135): truncated value with size 32 to match size of target (12) File: E:/DigitalCurcuitLab/DC-Final-Project/exp09.v Line: 135
Warning (10027): Verilog HDL or VHDL warning at the exp09.v(144): index expression is not wide enough to address all of the elements in the array File: E:/DigitalCurcuitLab/DC-Final-Project/exp09.v Line: 144
Warning (10027): Verilog HDL or VHDL warning at the exp09.v(150): index expression is not wide enough to address all of the elements in the array File: E:/DigitalCurcuitLab/DC-Final-Project/exp09.v Line: 150
Warning (10027): Verilog HDL or VHDL warning at the exp09.v(154): index expression is not wide enough to address all of the elements in the array File: E:/DigitalCurcuitLab/DC-Final-Project/exp09.v Line: 154
Warning (10027): Verilog HDL or VHDL warning at the exp09.v(159): index expression is not wide enough to address all of the elements in the array File: E:/DigitalCurcuitLab/DC-Final-Project/exp09.v Line: 159
Warning (10027): Verilog HDL or VHDL warning at the exp09.v(160): index expression is not wide enough to address all of the elements in the array File: E:/DigitalCurcuitLab/DC-Final-Project/exp09.v Line: 160
Warning (10230): Verilog HDL assignment warning at exp09.v(160): truncated value with size 32 to match size of target (12) File: E:/DigitalCurcuitLab/DC-Final-Project/exp09.v Line: 160
Warning (10027): Verilog HDL or VHDL warning at the exp09.v(167): index expression is not wide enough to address all of the elements in the array File: E:/DigitalCurcuitLab/DC-Final-Project/exp09.v Line: 167
Warning (10230): Verilog HDL assignment warning at exp09.v(169): truncated value with size 32 to match size of target (5) File: E:/DigitalCurcuitLab/DC-Final-Project/exp09.v Line: 169
Warning (10027): Verilog HDL or VHDL warning at the exp09.v(173): index expression is not wide enough to address all of the elements in the array File: E:/DigitalCurcuitLab/DC-Final-Project/exp09.v Line: 173
Warning (10027): Verilog HDL or VHDL warning at the exp09.v(174): index expression is not wide enough to address all of the elements in the array File: E:/DigitalCurcuitLab/DC-Final-Project/exp09.v Line: 174
Warning (10230): Verilog HDL assignment warning at exp09.v(174): truncated value with size 32 to match size of target (12) File: E:/DigitalCurcuitLab/DC-Final-Project/exp09.v Line: 174
Warning (10027): Verilog HDL or VHDL warning at the exp09.v(182): index expression is not wide enough to address all of the elements in the array File: E:/DigitalCurcuitLab/DC-Final-Project/exp09.v Line: 182
Warning (10230): Verilog HDL assignment warning at exp09.v(184): truncated value with size 32 to match size of target (5) File: E:/DigitalCurcuitLab/DC-Final-Project/exp09.v Line: 184
Warning (10230): Verilog HDL assignment warning at exp09.v(192): truncated value with size 32 to match size of target (5) File: E:/DigitalCurcuitLab/DC-Final-Project/exp09.v Line: 192
Warning (10230): Verilog HDL assignment warning at exp09.v(201): truncated value with size 32 to match size of target (12) File: E:/DigitalCurcuitLab/DC-Final-Project/exp09.v Line: 201
Warning (10230): Verilog HDL assignment warning at exp09.v(209): truncated value with size 32 to match size of target (8) File: E:/DigitalCurcuitLab/DC-Final-Project/exp09.v Line: 209
Warning (10230): Verilog HDL assignment warning at exp09.v(210): truncated value with size 32 to match size of target (8) File: E:/DigitalCurcuitLab/DC-Final-Project/exp09.v Line: 210
Warning (10230): Verilog HDL assignment warning at exp09.v(211): truncated value with size 32 to match size of target (8) File: E:/DigitalCurcuitLab/DC-Final-Project/exp09.v Line: 211
Warning (10230): Verilog HDL assignment warning at exp09.v(213): truncated value with size 32 to match size of target (4) File: E:/DigitalCurcuitLab/DC-Final-Project/exp09.v Line: 213
Warning (10230): Verilog HDL assignment warning at exp09.v(228): truncated value with size 32 to match size of target (12) File: E:/DigitalCurcuitLab/DC-Final-Project/exp09.v Line: 228
Warning (10027): Verilog HDL or VHDL warning at the exp09.v(238): index expression is not wide enough to address all of the elements in the array File: E:/DigitalCurcuitLab/DC-Final-Project/exp09.v Line: 238
Warning (10027): Verilog HDL or VHDL warning at the exp09.v(239): index expression is not wide enough to address all of the elements in the array File: E:/DigitalCurcuitLab/DC-Final-Project/exp09.v Line: 239
Warning (10027): Verilog HDL or VHDL warning at the exp09.v(240): index expression is not wide enough to address all of the elements in the array File: E:/DigitalCurcuitLab/DC-Final-Project/exp09.v Line: 240
Warning (10230): Verilog HDL assignment warning at exp09.v(242): truncated value with size 32 to match size of target (5) File: E:/DigitalCurcuitLab/DC-Final-Project/exp09.v Line: 242
Warning (10230): Verilog HDL assignment warning at exp09.v(244): truncated value with size 32 to match size of target (11) File: E:/DigitalCurcuitLab/DC-Final-Project/exp09.v Line: 244
Warning (10230): Verilog HDL assignment warning at exp09.v(246): truncated value with size 6 to match size of target (5) File: E:/DigitalCurcuitLab/DC-Final-Project/exp09.v Line: 246
Warning (10230): Verilog HDL assignment warning at exp09.v(250): truncated value with size 32 to match size of target (5) File: E:/DigitalCurcuitLab/DC-Final-Project/exp09.v Line: 250
Info (12128): Elaborating entity "clkgen" for hierarchy "exp09:vga|clkgen:c" File: E:/DigitalCurcuitLab/DC-Final-Project/exp09.v Line: 48
Info (12128): Elaborating entity "clkgen" for hierarchy "exp09:vga|clkgen:c3" File: E:/DigitalCurcuitLab/DC-Final-Project/exp09.v Line: 49
Info (12128): Elaborating entity "clkgen" for hierarchy "exp09:vga|clkgen:c4" File: E:/DigitalCurcuitLab/DC-Final-Project/exp09.v Line: 50
Info (12128): Elaborating entity "clkgen" for hierarchy "exp09:vga|clkgen:c2" File: E:/DigitalCurcuitLab/DC-Final-Project/exp09.v Line: 51
Info (12128): Elaborating entity "vga_ctrl" for hierarchy "exp09:vga|vga_ctrl:v" File: E:/DigitalCurcuitLab/DC-Final-Project/exp09.v Line: 52
Info (12128): Elaborating entity "ram3" for hierarchy "exp09:vga|ram3:my_ram3" File: E:/DigitalCurcuitLab/DC-Final-Project/exp09.v Line: 55
Info (12128): Elaborating entity "altsyncram" for hierarchy "exp09:vga|ram3:my_ram3|altsyncram:altsyncram_component" File: E:/DigitalCurcuitLab/DC-Final-Project/ram3.v Line: 99
Info (12130): Elaborated megafunction instantiation "exp09:vga|ram3:my_ram3|altsyncram:altsyncram_component" File: E:/DigitalCurcuitLab/DC-Final-Project/ram3.v Line: 99
Info (12133): Instantiated megafunction "exp09:vga|ram3:my_ram3|altsyncram:altsyncram_component" with the following parameter: File: E:/DigitalCurcuitLab/DC-Final-Project/ram3.v Line: 99
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "init_typing.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2100"
    Info (12134): Parameter "numwords_b" = "2100"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad_b" = "12"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hqm2.tdf
    Info (12023): Found entity 1: altsyncram_hqm2 File: E:/DigitalCurcuitLab/DC-Final-Project/db/altsyncram_hqm2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_hqm2" for hierarchy "exp09:vga|ram3:my_ram3|altsyncram:altsyncram_component|altsyncram_hqm2:auto_generated" File: e:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "rom_font" for hierarchy "exp09:vga|rom_font:my_rom_font" File: E:/DigitalCurcuitLab/DC-Final-Project/exp09.v Line: 56
Info (12128): Elaborating entity "altsyncram" for hierarchy "exp09:vga|rom_font:my_rom_font|altsyncram:altsyncram_component" File: E:/DigitalCurcuitLab/DC-Final-Project/rom_font.v Line: 81
Info (12130): Elaborated megafunction instantiation "exp09:vga|rom_font:my_rom_font|altsyncram:altsyncram_component" File: E:/DigitalCurcuitLab/DC-Final-Project/rom_font.v Line: 81
Info (12133): Instantiated megafunction "exp09:vga|rom_font:my_rom_font|altsyncram:altsyncram_component" with the following parameter: File: E:/DigitalCurcuitLab/DC-Final-Project/rom_font.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "font.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "9"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e8h1.tdf
    Info (12023): Found entity 1: altsyncram_e8h1 File: E:/DigitalCurcuitLab/DC-Final-Project/db/altsyncram_e8h1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_e8h1" for hierarchy "exp09:vga|rom_font:my_rom_font|altsyncram:altsyncram_component|altsyncram_e8h1:auto_generated" File: e:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (12125): Using design file menu.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: menu File: E:/DigitalCurcuitLab/DC-Final-Project/menu.v Line: 39
Info (12128): Elaborating entity "menu" for hierarchy "exp09:vga|menu:rom_menu" File: E:/DigitalCurcuitLab/DC-Final-Project/exp09.v Line: 60
Info (12128): Elaborating entity "altsyncram" for hierarchy "exp09:vga|menu:rom_menu|altsyncram:altsyncram_component" File: E:/DigitalCurcuitLab/DC-Final-Project/menu.v Line: 81
Info (12130): Elaborated megafunction instantiation "exp09:vga|menu:rom_menu|altsyncram:altsyncram_component" File: E:/DigitalCurcuitLab/DC-Final-Project/menu.v Line: 81
Info (12133): Instantiated megafunction "exp09:vga|menu:rom_menu|altsyncram:altsyncram_component" with the following parameter: File: E:/DigitalCurcuitLab/DC-Final-Project/menu.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "init_typing.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2100"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_f2g1.tdf
    Info (12023): Found entity 1: altsyncram_f2g1 File: E:/DigitalCurcuitLab/DC-Final-Project/db/altsyncram_f2g1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_f2g1" for hierarchy "exp09:vga|menu:rom_menu|altsyncram:altsyncram_component|altsyncram_f2g1:auto_generated" File: e:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "LFSR" for hierarchy "exp09:vga|LFSR:rand_gen" File: E:/DigitalCurcuitLab/DC-Final-Project/exp09.v Line: 63
Info (12128): Elaborating entity "Lab06_Register" for hierarchy "exp09:vga|LFSR:rand_gen|Lab06_Register:lfsr" File: E:/DigitalCurcuitLab/DC-Final-Project/LFSR.v Line: 12
Info (12128): Elaborating entity "exp08" for hierarchy "exp08:kbd" File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 111
Warning (10036): Verilog HDL or VHDL warning at exp08.v(6): object "true" assigned a value but never read File: E:/DigitalCurcuitLab/DC-Final-Project/exp08.v Line: 6
Warning (10036): Verilog HDL or VHDL warning at exp08.v(15): object "light_enable" assigned a value but never read File: E:/DigitalCurcuitLab/DC-Final-Project/exp08.v Line: 15
Warning (10230): Verilog HDL assignment warning at exp08.v(36): truncated value with size 32 to match size of target (7) File: E:/DigitalCurcuitLab/DC-Final-Project/exp08.v Line: 36
Warning (10230): Verilog HDL assignment warning at exp08.v(50): truncated value with size 32 to match size of target (8) File: E:/DigitalCurcuitLab/DC-Final-Project/exp08.v Line: 50
Info (12128): Elaborating entity "ps2_keyboard" for hierarchy "exp08:kbd|ps2_keyboard:p" File: E:/DigitalCurcuitLab/DC-Final-Project/exp08.v Line: 17
Info (12128): Elaborating entity "rom_ascii" for hierarchy "exp08:kbd|rom_ascii:r" File: E:/DigitalCurcuitLab/DC-Final-Project/exp08.v Line: 19
Info (12128): Elaborating entity "altsyncram" for hierarchy "exp08:kbd|rom_ascii:r|altsyncram:altsyncram_component" File: E:/DigitalCurcuitLab/DC-Final-Project/rom_ascii.v Line: 81
Info (12130): Elaborated megafunction instantiation "exp08:kbd|rom_ascii:r|altsyncram:altsyncram_component" File: E:/DigitalCurcuitLab/DC-Final-Project/rom_ascii.v Line: 81
Info (12133): Instantiated megafunction "exp08:kbd|rom_ascii:r|altsyncram:altsyncram_component" with the following parameter: File: E:/DigitalCurcuitLab/DC-Final-Project/rom_ascii.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "scancode.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lhh1.tdf
    Info (12023): Found entity 1: altsyncram_lhh1 File: E:/DigitalCurcuitLab/DC-Final-Project/db/altsyncram_lhh1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_lhh1" for hierarchy "exp08:kbd|rom_ascii:r|altsyncram:altsyncram_component|altsyncram_lhh1:auto_generated" File: e:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "light" for hierarchy "light:l" File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 112
Warning (276020): Inferred RAM node "exp08:kbd|ps2_keyboard:p|fifo_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Critical Warning (127005): Memory depth (128) in the design file differs from memory depth (71) in the Memory Initialization File "E:/DigitalCurcuitLab/DC-Final-Project/db/DC_final.ram0_exp09_68f32df.hdl.mif" -- setting initial value for remaining addresses to 0
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "E:/DigitalCurcuitLab/DC-Final-Project/db/DC_final.ram0_exp09_68f32df.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (276020): Inferred RAM node "exp09:vga|falling_ascii_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "exp08:kbd|ps2_keyboard:p|fifo_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "exp09:vga|falling_ascii_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 71
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 71
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/DC_final.ram0_exp09_68f32df.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (278001): Inferred 10 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "exp09:vga|Mod2" File: E:/DigitalCurcuitLab/DC-Final-Project/exp09.v Line: 45
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "exp09:vga|Mod0" File: E:/DigitalCurcuitLab/DC-Final-Project/exp09.v Line: 43
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "exp09:vga|Mod3" File: E:/DigitalCurcuitLab/DC-Final-Project/exp09.v Line: 101
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "exp09:vga|Mod1" File: E:/DigitalCurcuitLab/DC-Final-Project/exp09.v Line: 44
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "exp09:vga|Mod6" File: E:/DigitalCurcuitLab/DC-Final-Project/exp09.v Line: 211
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "exp09:vga|Div1" File: E:/DigitalCurcuitLab/DC-Final-Project/exp09.v Line: 209
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "exp09:vga|Mod4" File: E:/DigitalCurcuitLab/DC-Final-Project/exp09.v Line: 209
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "exp09:vga|Div2" File: E:/DigitalCurcuitLab/DC-Final-Project/exp09.v Line: 210
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "exp09:vga|Mod5" File: E:/DigitalCurcuitLab/DC-Final-Project/exp09.v Line: 210
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "exp09:vga|Div0" File: E:/DigitalCurcuitLab/DC-Final-Project/exp09.v Line: 99
Info (12130): Elaborated megafunction instantiation "exp08:kbd|ps2_keyboard:p|altsyncram:fifo_rtl_0"
Info (12133): Instantiated megafunction "exp08:kbd|ps2_keyboard:p|altsyncram:fifo_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "3"
    Info (12134): Parameter "NUMWORDS_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "3"
    Info (12134): Parameter "NUMWORDS_B" = "8"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lsj1.tdf
    Info (12023): Found entity 1: altsyncram_lsj1 File: E:/DigitalCurcuitLab/DC-Final-Project/db/altsyncram_lsj1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "exp09:vga|altsyncram:falling_ascii_rtl_0"
Info (12133): Instantiated megafunction "exp09:vga|altsyncram:falling_ascii_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "7"
    Info (12134): Parameter "NUMWORDS_A" = "71"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "7"
    Info (12134): Parameter "NUMWORDS_B" = "71"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/DC_final.ram0_exp09_68f32df.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cbr1.tdf
    Info (12023): Found entity 1: altsyncram_cbr1 File: E:/DigitalCurcuitLab/DC-Final-Project/db/altsyncram_cbr1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "exp09:vga|lpm_divide:Mod2" File: E:/DigitalCurcuitLab/DC-Final-Project/exp09.v Line: 45
Info (12133): Instantiated megafunction "exp09:vga|lpm_divide:Mod2" with the following parameter: File: E:/DigitalCurcuitLab/DC-Final-Project/exp09.v Line: 45
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_92m.tdf
    Info (12023): Found entity 1: lpm_divide_92m File: E:/DigitalCurcuitLab/DC-Final-Project/db/lpm_divide_92m.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ckh.tdf
    Info (12023): Found entity 1: sign_div_unsign_ckh File: E:/DigitalCurcuitLab/DC-Final-Project/db/sign_div_unsign_ckh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_use.tdf
    Info (12023): Found entity 1: alt_u_div_use File: E:/DigitalCurcuitLab/DC-Final-Project/db/alt_u_div_use.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "exp09:vga|lpm_divide:Mod0" File: E:/DigitalCurcuitLab/DC-Final-Project/exp09.v Line: 43
Info (12133): Instantiated megafunction "exp09:vga|lpm_divide:Mod0" with the following parameter: File: E:/DigitalCurcuitLab/DC-Final-Project/exp09.v Line: 43
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "exp09:vga|lpm_divide:Mod3" File: E:/DigitalCurcuitLab/DC-Final-Project/exp09.v Line: 101
Info (12133): Instantiated megafunction "exp09:vga|lpm_divide:Mod3" with the following parameter: File: E:/DigitalCurcuitLab/DC-Final-Project/exp09.v Line: 101
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_h3m.tdf
    Info (12023): Found entity 1: lpm_divide_h3m File: E:/DigitalCurcuitLab/DC-Final-Project/db/lpm_divide_h3m.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf
    Info (12023): Found entity 1: sign_div_unsign_klh File: E:/DigitalCurcuitLab/DC-Final-Project/db/sign_div_unsign_klh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_eve.tdf
    Info (12023): Found entity 1: alt_u_div_eve File: E:/DigitalCurcuitLab/DC-Final-Project/db/alt_u_div_eve.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "exp09:vga|lpm_divide:Mod1" File: E:/DigitalCurcuitLab/DC-Final-Project/exp09.v Line: 44
Info (12133): Instantiated megafunction "exp09:vga|lpm_divide:Mod1" with the following parameter: File: E:/DigitalCurcuitLab/DC-Final-Project/exp09.v Line: 44
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_b2m.tdf
    Info (12023): Found entity 1: lpm_divide_b2m File: E:/DigitalCurcuitLab/DC-Final-Project/db/lpm_divide_b2m.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf
    Info (12023): Found entity 1: sign_div_unsign_ekh File: E:/DigitalCurcuitLab/DC-Final-Project/db/sign_div_unsign_ekh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_2te.tdf
    Info (12023): Found entity 1: alt_u_div_2te File: E:/DigitalCurcuitLab/DC-Final-Project/db/alt_u_div_2te.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "exp09:vga|lpm_divide:Mod6" File: E:/DigitalCurcuitLab/DC-Final-Project/exp09.v Line: 211
Info (12133): Instantiated megafunction "exp09:vga|lpm_divide:Mod6" with the following parameter: File: E:/DigitalCurcuitLab/DC-Final-Project/exp09.v Line: 211
    Info (12134): Parameter "LPM_WIDTHN" = "11"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_i3m.tdf
    Info (12023): Found entity 1: lpm_divide_i3m File: E:/DigitalCurcuitLab/DC-Final-Project/db/lpm_divide_i3m.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_llh.tdf
    Info (12023): Found entity 1: sign_div_unsign_llh File: E:/DigitalCurcuitLab/DC-Final-Project/db/sign_div_unsign_llh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_gve.tdf
    Info (12023): Found entity 1: alt_u_div_gve File: E:/DigitalCurcuitLab/DC-Final-Project/db/alt_u_div_gve.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "exp09:vga|lpm_divide:Div1" File: E:/DigitalCurcuitLab/DC-Final-Project/exp09.v Line: 209
Info (12133): Instantiated megafunction "exp09:vga|lpm_divide:Div1" with the following parameter: File: E:/DigitalCurcuitLab/DC-Final-Project/exp09.v Line: 209
    Info (12134): Parameter "LPM_WIDTHN" = "11"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_jbm.tdf
    Info (12023): Found entity 1: lpm_divide_jbm File: E:/DigitalCurcuitLab/DC-Final-Project/db/lpm_divide_jbm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_qlh File: E:/DigitalCurcuitLab/DC-Final-Project/db/sign_div_unsign_qlh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_nve.tdf
    Info (12023): Found entity 1: alt_u_div_nve File: E:/DigitalCurcuitLab/DC-Final-Project/db/alt_u_div_nve.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "exp09:vga|lpm_divide:Div2" File: E:/DigitalCurcuitLab/DC-Final-Project/exp09.v Line: 210
Info (12133): Instantiated megafunction "exp09:vga|lpm_divide:Div2" with the following parameter: File: E:/DigitalCurcuitLab/DC-Final-Project/exp09.v Line: 210
    Info (12134): Parameter "LPM_WIDTHN" = "11"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_fbm.tdf
    Info (12023): Found entity 1: lpm_divide_fbm File: E:/DigitalCurcuitLab/DC-Final-Project/db/lpm_divide_fbm.tdf Line: 24
Info (12130): Elaborated megafunction instantiation "exp09:vga|lpm_divide:Div0" File: E:/DigitalCurcuitLab/DC-Final-Project/exp09.v Line: 99
Info (12133): Instantiated megafunction "exp09:vga|lpm_divide:Div0" with the following parameter: File: E:/DigitalCurcuitLab/DC-Final-Project/exp09.v Line: 99
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ibm.tdf
    Info (12023): Found entity 1: lpm_divide_ibm File: E:/DigitalCurcuitLab/DC-Final-Project/db/lpm_divide_ibm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf
    Info (12023): Found entity 1: sign_div_unsign_olh File: E:/DigitalCurcuitLab/DC-Final-Project/db/sign_div_unsign_olh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf
    Info (12023): Found entity 1: alt_u_div_mve File: E:/DigitalCurcuitLab/DC-Final-Project/db/alt_u_div_mve.tdf Line: 22
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "PS2_CLK" has no driver File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 70
    Warning (13040): bidirectional pin "PS2_DAT" has no driver File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 72
    Warning (13040): bidirectional pin "DRAM_DQ[0]" has no driver File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[1]" has no driver File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[2]" has no driver File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[3]" has no driver File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[4]" has no driver File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[5]" has no driver File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[6]" has no driver File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[7]" has no driver File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[8]" has no driver File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[9]" has no driver File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[10]" has no driver File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[11]" has no driver File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[12]" has no driver File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[13]" has no driver File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[14]" has no driver File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[15]" has no driver File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 38
    Warning (13040): bidirectional pin "AUD_ADCLRCK" has no driver File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 63
    Warning (13040): bidirectional pin "AUD_BCLK" has no driver File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 64
    Warning (13040): bidirectional pin "AUD_DACLRCK" has no driver File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 66
    Warning (13040): bidirectional pin "PS2_CLK2" has no driver File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 71
    Warning (13040): bidirectional pin "PS2_DAT2" has no driver File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 73
    Warning (13040): bidirectional pin "FPGA_I2C_SDAT" has no driver File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 83
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 21
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 21
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 21
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 21
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 21
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 21
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 21
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 21
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 28
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 28
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 28
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 28
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 28
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 28
    Warning (13410): Pin "HEX4[6]" is stuck at GND File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 28
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 29
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 29
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 29
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 29
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 29
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 29
    Warning (13410): Pin "HEX5[6]" is stuck at GND File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 29
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 32
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 32
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 32
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 32
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 32
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 32
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 32
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 32
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 32
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 32
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 32
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 32
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 32
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 33
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 33
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 34
    Warning (13410): Pin "DRAM_CKE" is stuck at GND File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 35
    Warning (13410): Pin "DRAM_CLK" is stuck at GND File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 36
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 37
    Warning (13410): Pin "DRAM_LDQM" is stuck at GND File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 39
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 40
    Warning (13410): Pin "DRAM_UDQM" is stuck at GND File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 41
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 42
    Warning (13410): Pin "TD_RESET_N" is stuck at GND File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 48
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 58
    Warning (13410): Pin "AUD_DACDAT" is stuck at GND File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 65
    Warning (13410): Pin "AUD_XCK" is stuck at GND File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 67
    Warning (13410): Pin "ADC_CONVST" is stuck at GND File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 76
    Warning (13410): Pin "ADC_DIN" is stuck at GND File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 77
    Warning (13410): Pin "ADC_SCLK" is stuck at GND File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 79
    Warning (13410): Pin "FPGA_I2C_SCLK" is stuck at GND File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 82
    Warning (13410): Pin "IRDA_TXD" is stuck at GND File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 88
Info (286030): Timing-Driven Synthesis is running
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "exp09:vga|altsyncram:falling_ascii_rtl_0|altsyncram_cbr1:auto_generated|ALTSYNCRAM" File: E:/DigitalCurcuitLab/DC-Final-Project/db/altsyncram_cbr1.tdf Line: 37
Info (144001): Generated suppressed messages file E:/DigitalCurcuitLab/DC-Final-Project/DC_final.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 30 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 9
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 10
    Warning (15610): No output dependent on input pin "CLOCK4_50" File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 11
    Warning (15610): No output dependent on input pin "KEY[0]" File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 15
    Warning (15610): No output dependent on input pin "KEY[1]" File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 15
    Warning (15610): No output dependent on input pin "KEY[2]" File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 15
    Warning (15610): No output dependent on input pin "KEY[3]" File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 15
    Warning (15610): No output dependent on input pin "SW[1]" File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 18
    Warning (15610): No output dependent on input pin "SW[2]" File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 18
    Warning (15610): No output dependent on input pin "SW[3]" File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 18
    Warning (15610): No output dependent on input pin "SW[4]" File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 18
    Warning (15610): No output dependent on input pin "SW[5]" File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 18
    Warning (15610): No output dependent on input pin "SW[6]" File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 18
    Warning (15610): No output dependent on input pin "SW[7]" File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 18
    Warning (15610): No output dependent on input pin "SW[8]" File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 18
    Warning (15610): No output dependent on input pin "SW[9]" File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 18
    Warning (15610): No output dependent on input pin "TD_CLK27" File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 45
    Warning (15610): No output dependent on input pin "TD_DATA[0]" File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 46
    Warning (15610): No output dependent on input pin "TD_DATA[1]" File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 46
    Warning (15610): No output dependent on input pin "TD_DATA[2]" File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 46
    Warning (15610): No output dependent on input pin "TD_DATA[3]" File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 46
    Warning (15610): No output dependent on input pin "TD_DATA[4]" File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 46
    Warning (15610): No output dependent on input pin "TD_DATA[5]" File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 46
    Warning (15610): No output dependent on input pin "TD_DATA[6]" File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 46
    Warning (15610): No output dependent on input pin "TD_DATA[7]" File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 46
    Warning (15610): No output dependent on input pin "TD_HS" File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 47
    Warning (15610): No output dependent on input pin "TD_VS" File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 49
    Warning (15610): No output dependent on input pin "AUD_ADCDAT" File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 62
    Warning (15610): No output dependent on input pin "ADC_DOUT" File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 78
    Warning (15610): No output dependent on input pin "IRDA_RXD" File: E:/DigitalCurcuitLab/DC-Final-Project/DC_final.v Line: 86
Info (21057): Implemented 3343 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 32 input pins
    Info (21059): Implemented 112 output pins
    Info (21060): Implemented 24 bidirectional pins
    Info (21061): Implemented 3125 logic cells
    Info (21064): Implemented 49 RAM segments
    Info (21062): Implemented 1 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 180 warnings
    Info: Peak virtual memory: 4872 megabytes
    Info: Processing ended: Thu Dec 06 12:33:20 2018
    Info: Elapsed time: 00:00:27
    Info: Total CPU time (on all processors): 00:00:46


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/DigitalCurcuitLab/DC-Final-Project/DC_final.map.smsg.


