
CONDOR_CORRECTION.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b120  080002d0  080002d0  000012d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000009c  0800b3f0  0800b3f0  0000c3f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800b48c  0800b48c  0000c48c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800b494  0800b494  0000c494  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0800b498  0800b498  0000c498  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         0000006c  24000000  0800b49c  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000538  2400006c  0800b508  0000d06c  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  240005a4  0800b508  0000d5a4  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0000d06c  2**0
                  CONTENTS, READONLY
 10 .debug_info   00016217  00000000  00000000  0000d09a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00002868  00000000  00000000  000232b1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001188  00000000  00000000  00025b20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00000db4  00000000  00000000  00026ca8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00033d7a  00000000  00000000  00027a5c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00017645  00000000  00000000  0005b7d6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0014f6f6  00000000  00000000  00072e1b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001c2511  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00005240  00000000  00000000  001c2554  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000062  00000000  00000000  001c7794  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	@ (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	@ (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	@ (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	2400006c 	.word	0x2400006c
 80002ec:	00000000 	.word	0x00000000
 80002f0:	0800b3d8 	.word	0x0800b3d8

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	@ (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	@ (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	@ (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	24000070 	.word	0x24000070
 800030c:	0800b3d8 	.word	0x0800b3d8

08000310 <memchr>:
 8000310:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000314:	2a10      	cmp	r2, #16
 8000316:	db2b      	blt.n	8000370 <memchr+0x60>
 8000318:	f010 0f07 	tst.w	r0, #7
 800031c:	d008      	beq.n	8000330 <memchr+0x20>
 800031e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000322:	3a01      	subs	r2, #1
 8000324:	428b      	cmp	r3, r1
 8000326:	d02d      	beq.n	8000384 <memchr+0x74>
 8000328:	f010 0f07 	tst.w	r0, #7
 800032c:	b342      	cbz	r2, 8000380 <memchr+0x70>
 800032e:	d1f6      	bne.n	800031e <memchr+0xe>
 8000330:	b4f0      	push	{r4, r5, r6, r7}
 8000332:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000336:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800033a:	f022 0407 	bic.w	r4, r2, #7
 800033e:	f07f 0700 	mvns.w	r7, #0
 8000342:	2300      	movs	r3, #0
 8000344:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000348:	3c08      	subs	r4, #8
 800034a:	ea85 0501 	eor.w	r5, r5, r1
 800034e:	ea86 0601 	eor.w	r6, r6, r1
 8000352:	fa85 f547 	uadd8	r5, r5, r7
 8000356:	faa3 f587 	sel	r5, r3, r7
 800035a:	fa86 f647 	uadd8	r6, r6, r7
 800035e:	faa5 f687 	sel	r6, r5, r7
 8000362:	b98e      	cbnz	r6, 8000388 <memchr+0x78>
 8000364:	d1ee      	bne.n	8000344 <memchr+0x34>
 8000366:	bcf0      	pop	{r4, r5, r6, r7}
 8000368:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800036c:	f002 0207 	and.w	r2, r2, #7
 8000370:	b132      	cbz	r2, 8000380 <memchr+0x70>
 8000372:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000376:	3a01      	subs	r2, #1
 8000378:	ea83 0301 	eor.w	r3, r3, r1
 800037c:	b113      	cbz	r3, 8000384 <memchr+0x74>
 800037e:	d1f8      	bne.n	8000372 <memchr+0x62>
 8000380:	2000      	movs	r0, #0
 8000382:	4770      	bx	lr
 8000384:	3801      	subs	r0, #1
 8000386:	4770      	bx	lr
 8000388:	2d00      	cmp	r5, #0
 800038a:	bf06      	itte	eq
 800038c:	4635      	moveq	r5, r6
 800038e:	3803      	subeq	r0, #3
 8000390:	3807      	subne	r0, #7
 8000392:	f015 0f01 	tst.w	r5, #1
 8000396:	d107      	bne.n	80003a8 <memchr+0x98>
 8000398:	3001      	adds	r0, #1
 800039a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800039e:	bf02      	ittt	eq
 80003a0:	3001      	addeq	r0, #1
 80003a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80003a6:	3001      	addeq	r0, #1
 80003a8:	bcf0      	pop	{r4, r5, r6, r7}
 80003aa:	3801      	subs	r0, #1
 80003ac:	4770      	bx	lr
 80003ae:	bf00      	nop

080003b0 <__aeabi_uldivmod>:
 80003b0:	b953      	cbnz	r3, 80003c8 <__aeabi_uldivmod+0x18>
 80003b2:	b94a      	cbnz	r2, 80003c8 <__aeabi_uldivmod+0x18>
 80003b4:	2900      	cmp	r1, #0
 80003b6:	bf08      	it	eq
 80003b8:	2800      	cmpeq	r0, #0
 80003ba:	bf1c      	itt	ne
 80003bc:	f04f 31ff 	movne.w	r1, #4294967295
 80003c0:	f04f 30ff 	movne.w	r0, #4294967295
 80003c4:	f000 b988 	b.w	80006d8 <__aeabi_idiv0>
 80003c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003d0:	f000 f806 	bl	80003e0 <__udivmoddi4>
 80003d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003dc:	b004      	add	sp, #16
 80003de:	4770      	bx	lr

080003e0 <__udivmoddi4>:
 80003e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003e4:	9d08      	ldr	r5, [sp, #32]
 80003e6:	468e      	mov	lr, r1
 80003e8:	4604      	mov	r4, r0
 80003ea:	4688      	mov	r8, r1
 80003ec:	2b00      	cmp	r3, #0
 80003ee:	d14a      	bne.n	8000486 <__udivmoddi4+0xa6>
 80003f0:	428a      	cmp	r2, r1
 80003f2:	4617      	mov	r7, r2
 80003f4:	d962      	bls.n	80004bc <__udivmoddi4+0xdc>
 80003f6:	fab2 f682 	clz	r6, r2
 80003fa:	b14e      	cbz	r6, 8000410 <__udivmoddi4+0x30>
 80003fc:	f1c6 0320 	rsb	r3, r6, #32
 8000400:	fa01 f806 	lsl.w	r8, r1, r6
 8000404:	fa20 f303 	lsr.w	r3, r0, r3
 8000408:	40b7      	lsls	r7, r6
 800040a:	ea43 0808 	orr.w	r8, r3, r8
 800040e:	40b4      	lsls	r4, r6
 8000410:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000414:	fa1f fc87 	uxth.w	ip, r7
 8000418:	fbb8 f1fe 	udiv	r1, r8, lr
 800041c:	0c23      	lsrs	r3, r4, #16
 800041e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000422:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000426:	fb01 f20c 	mul.w	r2, r1, ip
 800042a:	429a      	cmp	r2, r3
 800042c:	d909      	bls.n	8000442 <__udivmoddi4+0x62>
 800042e:	18fb      	adds	r3, r7, r3
 8000430:	f101 30ff 	add.w	r0, r1, #4294967295
 8000434:	f080 80ea 	bcs.w	800060c <__udivmoddi4+0x22c>
 8000438:	429a      	cmp	r2, r3
 800043a:	f240 80e7 	bls.w	800060c <__udivmoddi4+0x22c>
 800043e:	3902      	subs	r1, #2
 8000440:	443b      	add	r3, r7
 8000442:	1a9a      	subs	r2, r3, r2
 8000444:	b2a3      	uxth	r3, r4
 8000446:	fbb2 f0fe 	udiv	r0, r2, lr
 800044a:	fb0e 2210 	mls	r2, lr, r0, r2
 800044e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000452:	fb00 fc0c 	mul.w	ip, r0, ip
 8000456:	459c      	cmp	ip, r3
 8000458:	d909      	bls.n	800046e <__udivmoddi4+0x8e>
 800045a:	18fb      	adds	r3, r7, r3
 800045c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000460:	f080 80d6 	bcs.w	8000610 <__udivmoddi4+0x230>
 8000464:	459c      	cmp	ip, r3
 8000466:	f240 80d3 	bls.w	8000610 <__udivmoddi4+0x230>
 800046a:	443b      	add	r3, r7
 800046c:	3802      	subs	r0, #2
 800046e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000472:	eba3 030c 	sub.w	r3, r3, ip
 8000476:	2100      	movs	r1, #0
 8000478:	b11d      	cbz	r5, 8000482 <__udivmoddi4+0xa2>
 800047a:	40f3      	lsrs	r3, r6
 800047c:	2200      	movs	r2, #0
 800047e:	e9c5 3200 	strd	r3, r2, [r5]
 8000482:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000486:	428b      	cmp	r3, r1
 8000488:	d905      	bls.n	8000496 <__udivmoddi4+0xb6>
 800048a:	b10d      	cbz	r5, 8000490 <__udivmoddi4+0xb0>
 800048c:	e9c5 0100 	strd	r0, r1, [r5]
 8000490:	2100      	movs	r1, #0
 8000492:	4608      	mov	r0, r1
 8000494:	e7f5      	b.n	8000482 <__udivmoddi4+0xa2>
 8000496:	fab3 f183 	clz	r1, r3
 800049a:	2900      	cmp	r1, #0
 800049c:	d146      	bne.n	800052c <__udivmoddi4+0x14c>
 800049e:	4573      	cmp	r3, lr
 80004a0:	d302      	bcc.n	80004a8 <__udivmoddi4+0xc8>
 80004a2:	4282      	cmp	r2, r0
 80004a4:	f200 8105 	bhi.w	80006b2 <__udivmoddi4+0x2d2>
 80004a8:	1a84      	subs	r4, r0, r2
 80004aa:	eb6e 0203 	sbc.w	r2, lr, r3
 80004ae:	2001      	movs	r0, #1
 80004b0:	4690      	mov	r8, r2
 80004b2:	2d00      	cmp	r5, #0
 80004b4:	d0e5      	beq.n	8000482 <__udivmoddi4+0xa2>
 80004b6:	e9c5 4800 	strd	r4, r8, [r5]
 80004ba:	e7e2      	b.n	8000482 <__udivmoddi4+0xa2>
 80004bc:	2a00      	cmp	r2, #0
 80004be:	f000 8090 	beq.w	80005e2 <__udivmoddi4+0x202>
 80004c2:	fab2 f682 	clz	r6, r2
 80004c6:	2e00      	cmp	r6, #0
 80004c8:	f040 80a4 	bne.w	8000614 <__udivmoddi4+0x234>
 80004cc:	1a8a      	subs	r2, r1, r2
 80004ce:	0c03      	lsrs	r3, r0, #16
 80004d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004d4:	b280      	uxth	r0, r0
 80004d6:	b2bc      	uxth	r4, r7
 80004d8:	2101      	movs	r1, #1
 80004da:	fbb2 fcfe 	udiv	ip, r2, lr
 80004de:	fb0e 221c 	mls	r2, lr, ip, r2
 80004e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004e6:	fb04 f20c 	mul.w	r2, r4, ip
 80004ea:	429a      	cmp	r2, r3
 80004ec:	d907      	bls.n	80004fe <__udivmoddi4+0x11e>
 80004ee:	18fb      	adds	r3, r7, r3
 80004f0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80004f4:	d202      	bcs.n	80004fc <__udivmoddi4+0x11c>
 80004f6:	429a      	cmp	r2, r3
 80004f8:	f200 80e0 	bhi.w	80006bc <__udivmoddi4+0x2dc>
 80004fc:	46c4      	mov	ip, r8
 80004fe:	1a9b      	subs	r3, r3, r2
 8000500:	fbb3 f2fe 	udiv	r2, r3, lr
 8000504:	fb0e 3312 	mls	r3, lr, r2, r3
 8000508:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800050c:	fb02 f404 	mul.w	r4, r2, r4
 8000510:	429c      	cmp	r4, r3
 8000512:	d907      	bls.n	8000524 <__udivmoddi4+0x144>
 8000514:	18fb      	adds	r3, r7, r3
 8000516:	f102 30ff 	add.w	r0, r2, #4294967295
 800051a:	d202      	bcs.n	8000522 <__udivmoddi4+0x142>
 800051c:	429c      	cmp	r4, r3
 800051e:	f200 80ca 	bhi.w	80006b6 <__udivmoddi4+0x2d6>
 8000522:	4602      	mov	r2, r0
 8000524:	1b1b      	subs	r3, r3, r4
 8000526:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800052a:	e7a5      	b.n	8000478 <__udivmoddi4+0x98>
 800052c:	f1c1 0620 	rsb	r6, r1, #32
 8000530:	408b      	lsls	r3, r1
 8000532:	fa22 f706 	lsr.w	r7, r2, r6
 8000536:	431f      	orrs	r7, r3
 8000538:	fa0e f401 	lsl.w	r4, lr, r1
 800053c:	fa20 f306 	lsr.w	r3, r0, r6
 8000540:	fa2e fe06 	lsr.w	lr, lr, r6
 8000544:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000548:	4323      	orrs	r3, r4
 800054a:	fa00 f801 	lsl.w	r8, r0, r1
 800054e:	fa1f fc87 	uxth.w	ip, r7
 8000552:	fbbe f0f9 	udiv	r0, lr, r9
 8000556:	0c1c      	lsrs	r4, r3, #16
 8000558:	fb09 ee10 	mls	lr, r9, r0, lr
 800055c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000560:	fb00 fe0c 	mul.w	lr, r0, ip
 8000564:	45a6      	cmp	lr, r4
 8000566:	fa02 f201 	lsl.w	r2, r2, r1
 800056a:	d909      	bls.n	8000580 <__udivmoddi4+0x1a0>
 800056c:	193c      	adds	r4, r7, r4
 800056e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000572:	f080 809c 	bcs.w	80006ae <__udivmoddi4+0x2ce>
 8000576:	45a6      	cmp	lr, r4
 8000578:	f240 8099 	bls.w	80006ae <__udivmoddi4+0x2ce>
 800057c:	3802      	subs	r0, #2
 800057e:	443c      	add	r4, r7
 8000580:	eba4 040e 	sub.w	r4, r4, lr
 8000584:	fa1f fe83 	uxth.w	lr, r3
 8000588:	fbb4 f3f9 	udiv	r3, r4, r9
 800058c:	fb09 4413 	mls	r4, r9, r3, r4
 8000590:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000594:	fb03 fc0c 	mul.w	ip, r3, ip
 8000598:	45a4      	cmp	ip, r4
 800059a:	d908      	bls.n	80005ae <__udivmoddi4+0x1ce>
 800059c:	193c      	adds	r4, r7, r4
 800059e:	f103 3eff 	add.w	lr, r3, #4294967295
 80005a2:	f080 8082 	bcs.w	80006aa <__udivmoddi4+0x2ca>
 80005a6:	45a4      	cmp	ip, r4
 80005a8:	d97f      	bls.n	80006aa <__udivmoddi4+0x2ca>
 80005aa:	3b02      	subs	r3, #2
 80005ac:	443c      	add	r4, r7
 80005ae:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80005b2:	eba4 040c 	sub.w	r4, r4, ip
 80005b6:	fba0 ec02 	umull	lr, ip, r0, r2
 80005ba:	4564      	cmp	r4, ip
 80005bc:	4673      	mov	r3, lr
 80005be:	46e1      	mov	r9, ip
 80005c0:	d362      	bcc.n	8000688 <__udivmoddi4+0x2a8>
 80005c2:	d05f      	beq.n	8000684 <__udivmoddi4+0x2a4>
 80005c4:	b15d      	cbz	r5, 80005de <__udivmoddi4+0x1fe>
 80005c6:	ebb8 0203 	subs.w	r2, r8, r3
 80005ca:	eb64 0409 	sbc.w	r4, r4, r9
 80005ce:	fa04 f606 	lsl.w	r6, r4, r6
 80005d2:	fa22 f301 	lsr.w	r3, r2, r1
 80005d6:	431e      	orrs	r6, r3
 80005d8:	40cc      	lsrs	r4, r1
 80005da:	e9c5 6400 	strd	r6, r4, [r5]
 80005de:	2100      	movs	r1, #0
 80005e0:	e74f      	b.n	8000482 <__udivmoddi4+0xa2>
 80005e2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005e6:	0c01      	lsrs	r1, r0, #16
 80005e8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005ec:	b280      	uxth	r0, r0
 80005ee:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80005f2:	463b      	mov	r3, r7
 80005f4:	4638      	mov	r0, r7
 80005f6:	463c      	mov	r4, r7
 80005f8:	46b8      	mov	r8, r7
 80005fa:	46be      	mov	lr, r7
 80005fc:	2620      	movs	r6, #32
 80005fe:	fbb1 f1f7 	udiv	r1, r1, r7
 8000602:	eba2 0208 	sub.w	r2, r2, r8
 8000606:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800060a:	e766      	b.n	80004da <__udivmoddi4+0xfa>
 800060c:	4601      	mov	r1, r0
 800060e:	e718      	b.n	8000442 <__udivmoddi4+0x62>
 8000610:	4610      	mov	r0, r2
 8000612:	e72c      	b.n	800046e <__udivmoddi4+0x8e>
 8000614:	f1c6 0220 	rsb	r2, r6, #32
 8000618:	fa2e f302 	lsr.w	r3, lr, r2
 800061c:	40b7      	lsls	r7, r6
 800061e:	40b1      	lsls	r1, r6
 8000620:	fa20 f202 	lsr.w	r2, r0, r2
 8000624:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000628:	430a      	orrs	r2, r1
 800062a:	fbb3 f8fe 	udiv	r8, r3, lr
 800062e:	b2bc      	uxth	r4, r7
 8000630:	fb0e 3318 	mls	r3, lr, r8, r3
 8000634:	0c11      	lsrs	r1, r2, #16
 8000636:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800063a:	fb08 f904 	mul.w	r9, r8, r4
 800063e:	40b0      	lsls	r0, r6
 8000640:	4589      	cmp	r9, r1
 8000642:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000646:	b280      	uxth	r0, r0
 8000648:	d93e      	bls.n	80006c8 <__udivmoddi4+0x2e8>
 800064a:	1879      	adds	r1, r7, r1
 800064c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000650:	d201      	bcs.n	8000656 <__udivmoddi4+0x276>
 8000652:	4589      	cmp	r9, r1
 8000654:	d81f      	bhi.n	8000696 <__udivmoddi4+0x2b6>
 8000656:	eba1 0109 	sub.w	r1, r1, r9
 800065a:	fbb1 f9fe 	udiv	r9, r1, lr
 800065e:	fb09 f804 	mul.w	r8, r9, r4
 8000662:	fb0e 1119 	mls	r1, lr, r9, r1
 8000666:	b292      	uxth	r2, r2
 8000668:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800066c:	4542      	cmp	r2, r8
 800066e:	d229      	bcs.n	80006c4 <__udivmoddi4+0x2e4>
 8000670:	18ba      	adds	r2, r7, r2
 8000672:	f109 31ff 	add.w	r1, r9, #4294967295
 8000676:	d2c4      	bcs.n	8000602 <__udivmoddi4+0x222>
 8000678:	4542      	cmp	r2, r8
 800067a:	d2c2      	bcs.n	8000602 <__udivmoddi4+0x222>
 800067c:	f1a9 0102 	sub.w	r1, r9, #2
 8000680:	443a      	add	r2, r7
 8000682:	e7be      	b.n	8000602 <__udivmoddi4+0x222>
 8000684:	45f0      	cmp	r8, lr
 8000686:	d29d      	bcs.n	80005c4 <__udivmoddi4+0x1e4>
 8000688:	ebbe 0302 	subs.w	r3, lr, r2
 800068c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000690:	3801      	subs	r0, #1
 8000692:	46e1      	mov	r9, ip
 8000694:	e796      	b.n	80005c4 <__udivmoddi4+0x1e4>
 8000696:	eba7 0909 	sub.w	r9, r7, r9
 800069a:	4449      	add	r1, r9
 800069c:	f1a8 0c02 	sub.w	ip, r8, #2
 80006a0:	fbb1 f9fe 	udiv	r9, r1, lr
 80006a4:	fb09 f804 	mul.w	r8, r9, r4
 80006a8:	e7db      	b.n	8000662 <__udivmoddi4+0x282>
 80006aa:	4673      	mov	r3, lr
 80006ac:	e77f      	b.n	80005ae <__udivmoddi4+0x1ce>
 80006ae:	4650      	mov	r0, sl
 80006b0:	e766      	b.n	8000580 <__udivmoddi4+0x1a0>
 80006b2:	4608      	mov	r0, r1
 80006b4:	e6fd      	b.n	80004b2 <__udivmoddi4+0xd2>
 80006b6:	443b      	add	r3, r7
 80006b8:	3a02      	subs	r2, #2
 80006ba:	e733      	b.n	8000524 <__udivmoddi4+0x144>
 80006bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80006c0:	443b      	add	r3, r7
 80006c2:	e71c      	b.n	80004fe <__udivmoddi4+0x11e>
 80006c4:	4649      	mov	r1, r9
 80006c6:	e79c      	b.n	8000602 <__udivmoddi4+0x222>
 80006c8:	eba1 0109 	sub.w	r1, r1, r9
 80006cc:	46c4      	mov	ip, r8
 80006ce:	fbb1 f9fe 	udiv	r9, r1, lr
 80006d2:	fb09 f804 	mul.w	r8, r9, r4
 80006d6:	e7c4      	b.n	8000662 <__udivmoddi4+0x282>

080006d8 <__aeabi_idiv0>:
 80006d8:	4770      	bx	lr
 80006da:	bf00      	nop

080006dc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006dc:	b580      	push	{r7, lr}
 80006de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 80006e0:	f000 fac2 	bl	8000c68 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006e4:	f000 fea0 	bl	8001428 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006e8:	f000 f88a 	bl	8000800 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006ec:	f000 fa10 	bl	8000b10 <MX_GPIO_Init>
  MX_DMA_Init();
 80006f0:	f000 f9d6 	bl	8000aa0 <MX_DMA_Init>
  MX_TIM2_Init();
 80006f4:	f000 f8f4 	bl	80008e0 <MX_TIM2_Init>
  MX_USART3_UART_Init();
 80006f8:	f000 f986 	bl	8000a08 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_NVIC_SetPriority(TIM2_IRQn, 1, 0);
 80006fc:	2200      	movs	r2, #0
 80006fe:	2101      	movs	r1, #1
 8000700:	201c      	movs	r0, #28
 8000702:	f000 fffe 	bl	8001702 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000706:	201c      	movs	r0, #28
 8000708:	f001 f815 	bl	8001736 <HAL_NVIC_EnableIRQ>
  HAL_TIM_Base_Start(&htim2);
 800070c:	4831      	ldr	r0, [pc, #196]	@ (80007d4 <main+0xf8>)
 800070e:	f006 fe3f 	bl	8007390 <HAL_TIM_Base_Start>

  htim2.hdma[TIM_DMA_ID_CC1]->XferCpltCallback = IC_DMA_XferCpltCallback;
 8000712:	4b30      	ldr	r3, [pc, #192]	@ (80007d4 <main+0xf8>)
 8000714:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000716:	4a30      	ldr	r2, [pc, #192]	@ (80007d8 <main+0xfc>)
 8000718:	63da      	str	r2, [r3, #60]	@ 0x3c
  htim2.hdma[TIM_DMA_ID_CC2]->XferCpltCallback = IC_DMA_XferCpltCallback;
 800071a:	4b2e      	ldr	r3, [pc, #184]	@ (80007d4 <main+0xf8>)
 800071c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800071e:	4a2e      	ldr	r2, [pc, #184]	@ (80007d8 <main+0xfc>)
 8000720:	63da      	str	r2, [r3, #60]	@ 0x3c
  htim2.hdma[TIM_DMA_ID_CC3]->XferCpltCallback = IC_DMA_XferCpltCallback;
 8000722:	4b2c      	ldr	r3, [pc, #176]	@ (80007d4 <main+0xf8>)
 8000724:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000726:	4a2c      	ldr	r2, [pc, #176]	@ (80007d8 <main+0xfc>)
 8000728:	63da      	str	r2, [r3, #60]	@ 0x3c
  htim2.hdma[TIM_DMA_ID_CC4]->XferCpltCallback = IC_DMA_XferCpltCallback;
 800072a:	4b2a      	ldr	r3, [pc, #168]	@ (80007d4 <main+0xf8>)
 800072c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800072e:	4a2a      	ldr	r2, [pc, #168]	@ (80007d8 <main+0xfc>)
 8000730:	63da      	str	r2, [r3, #60]	@ 0x3c

  HAL_TIM_IC_Start_DMA(&htim2, TIM_CHANNEL_1, ic_ch1_buf, IC_BUF_LEN);
 8000732:	2310      	movs	r3, #16
 8000734:	4a29      	ldr	r2, [pc, #164]	@ (80007dc <main+0x100>)
 8000736:	2100      	movs	r1, #0
 8000738:	4826      	ldr	r0, [pc, #152]	@ (80007d4 <main+0xf8>)
 800073a:	f006 ff09 	bl	8007550 <HAL_TIM_IC_Start_DMA>
  HAL_TIM_IC_Start_DMA(&htim2, TIM_CHANNEL_2, ic_ch2_buf, IC_BUF_LEN);
 800073e:	2310      	movs	r3, #16
 8000740:	4a27      	ldr	r2, [pc, #156]	@ (80007e0 <main+0x104>)
 8000742:	2104      	movs	r1, #4
 8000744:	4823      	ldr	r0, [pc, #140]	@ (80007d4 <main+0xf8>)
 8000746:	f006 ff03 	bl	8007550 <HAL_TIM_IC_Start_DMA>
  HAL_TIM_IC_Start_DMA(&htim2, TIM_CHANNEL_3, ic_ch3_buf, IC_BUF_LEN);
 800074a:	2310      	movs	r3, #16
 800074c:	4a25      	ldr	r2, [pc, #148]	@ (80007e4 <main+0x108>)
 800074e:	2108      	movs	r1, #8
 8000750:	4820      	ldr	r0, [pc, #128]	@ (80007d4 <main+0xf8>)
 8000752:	f006 fefd 	bl	8007550 <HAL_TIM_IC_Start_DMA>
  HAL_TIM_IC_Start_DMA(&htim2, TIM_CHANNEL_4, ic_ch4_buf, IC_BUF_LEN);
 8000756:	2310      	movs	r3, #16
 8000758:	4a23      	ldr	r2, [pc, #140]	@ (80007e8 <main+0x10c>)
 800075a:	210c      	movs	r1, #12
 800075c:	481d      	ldr	r0, [pc, #116]	@ (80007d4 <main+0xf8>)
 800075e:	f006 fef7 	bl	8007550 <HAL_TIM_IC_Start_DMA>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  printf("Hello - Test\n");
 8000762:	4822      	ldr	r0, [pc, #136]	@ (80007ec <main+0x110>)
 8000764:	f009 ffd6 	bl	800a714 <puts>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
      if (ic_ch1_ready)
 8000768:	4b21      	ldr	r3, [pc, #132]	@ (80007f0 <main+0x114>)
 800076a:	781b      	ldrb	r3, [r3, #0]
 800076c:	b2db      	uxtb	r3, r3
 800076e:	2b00      	cmp	r3, #0
 8000770:	d007      	beq.n	8000782 <main+0xa6>
      {
          ic_ch1_ready = 0;
 8000772:	4b1f      	ldr	r3, [pc, #124]	@ (80007f0 <main+0x114>)
 8000774:	2200      	movs	r2, #0
 8000776:	701a      	strb	r2, [r3, #0]
          Print_IC_Buffer(1, ic_ch1_buf, IC_BUF_LEN);
 8000778:	2210      	movs	r2, #16
 800077a:	4918      	ldr	r1, [pc, #96]	@ (80007dc <main+0x100>)
 800077c:	2001      	movs	r0, #1
 800077e:	f000 fa29 	bl	8000bd4 <Print_IC_Buffer>
      }
      if (ic_ch2_ready)
 8000782:	4b1c      	ldr	r3, [pc, #112]	@ (80007f4 <main+0x118>)
 8000784:	781b      	ldrb	r3, [r3, #0]
 8000786:	b2db      	uxtb	r3, r3
 8000788:	2b00      	cmp	r3, #0
 800078a:	d007      	beq.n	800079c <main+0xc0>
      {
          ic_ch2_ready = 0;
 800078c:	4b19      	ldr	r3, [pc, #100]	@ (80007f4 <main+0x118>)
 800078e:	2200      	movs	r2, #0
 8000790:	701a      	strb	r2, [r3, #0]
          Print_IC_Buffer(2, ic_ch2_buf, IC_BUF_LEN);
 8000792:	2210      	movs	r2, #16
 8000794:	4912      	ldr	r1, [pc, #72]	@ (80007e0 <main+0x104>)
 8000796:	2002      	movs	r0, #2
 8000798:	f000 fa1c 	bl	8000bd4 <Print_IC_Buffer>
      }
      if (ic_ch3_ready)
 800079c:	4b16      	ldr	r3, [pc, #88]	@ (80007f8 <main+0x11c>)
 800079e:	781b      	ldrb	r3, [r3, #0]
 80007a0:	b2db      	uxtb	r3, r3
 80007a2:	2b00      	cmp	r3, #0
 80007a4:	d007      	beq.n	80007b6 <main+0xda>
      {
          ic_ch3_ready = 0;
 80007a6:	4b14      	ldr	r3, [pc, #80]	@ (80007f8 <main+0x11c>)
 80007a8:	2200      	movs	r2, #0
 80007aa:	701a      	strb	r2, [r3, #0]
          Print_IC_Buffer(3, ic_ch3_buf, IC_BUF_LEN);
 80007ac:	2210      	movs	r2, #16
 80007ae:	490d      	ldr	r1, [pc, #52]	@ (80007e4 <main+0x108>)
 80007b0:	2003      	movs	r0, #3
 80007b2:	f000 fa0f 	bl	8000bd4 <Print_IC_Buffer>
      }
      if (ic_ch4_ready)
 80007b6:	4b11      	ldr	r3, [pc, #68]	@ (80007fc <main+0x120>)
 80007b8:	781b      	ldrb	r3, [r3, #0]
 80007ba:	b2db      	uxtb	r3, r3
 80007bc:	2b00      	cmp	r3, #0
 80007be:	d0d3      	beq.n	8000768 <main+0x8c>
      {
          ic_ch4_ready = 0;
 80007c0:	4b0e      	ldr	r3, [pc, #56]	@ (80007fc <main+0x120>)
 80007c2:	2200      	movs	r2, #0
 80007c4:	701a      	strb	r2, [r3, #0]
          Print_IC_Buffer(4, ic_ch4_buf, IC_BUF_LEN);
 80007c6:	2210      	movs	r2, #16
 80007c8:	4907      	ldr	r1, [pc, #28]	@ (80007e8 <main+0x10c>)
 80007ca:	2004      	movs	r0, #4
 80007cc:	f000 fa02 	bl	8000bd4 <Print_IC_Buffer>
      if (ic_ch1_ready)
 80007d0:	e7ca      	b.n	8000768 <main+0x8c>
 80007d2:	bf00      	nop
 80007d4:	24000088 	.word	0x24000088
 80007d8:	08000b65 	.word	0x08000b65
 80007dc:	24000348 	.word	0x24000348
 80007e0:	24000388 	.word	0x24000388
 80007e4:	240003c8 	.word	0x240003c8
 80007e8:	24000408 	.word	0x24000408
 80007ec:	0800b3f0 	.word	0x0800b3f0
 80007f0:	24000448 	.word	0x24000448
 80007f4:	24000449 	.word	0x24000449
 80007f8:	2400044a 	.word	0x2400044a
 80007fc:	2400044b 	.word	0x2400044b

08000800 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000800:	b580      	push	{r7, lr}
 8000802:	b09c      	sub	sp, #112	@ 0x70
 8000804:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000806:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800080a:	224c      	movs	r2, #76	@ 0x4c
 800080c:	2100      	movs	r1, #0
 800080e:	4618      	mov	r0, r3
 8000810:	f00a f860 	bl	800a8d4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000814:	1d3b      	adds	r3, r7, #4
 8000816:	2220      	movs	r2, #32
 8000818:	2100      	movs	r1, #0
 800081a:	4618      	mov	r0, r3
 800081c:	f00a f85a 	bl	800a8d4 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000820:	2002      	movs	r0, #2
 8000822:	f003 fffb 	bl	800481c <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8000826:	2300      	movs	r3, #0
 8000828:	603b      	str	r3, [r7, #0]
 800082a:	4b2c      	ldr	r3, [pc, #176]	@ (80008dc <SystemClock_Config+0xdc>)
 800082c:	699b      	ldr	r3, [r3, #24]
 800082e:	4a2b      	ldr	r2, [pc, #172]	@ (80008dc <SystemClock_Config+0xdc>)
 8000830:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000834:	6193      	str	r3, [r2, #24]
 8000836:	4b29      	ldr	r3, [pc, #164]	@ (80008dc <SystemClock_Config+0xdc>)
 8000838:	699b      	ldr	r3, [r3, #24]
 800083a:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800083e:	603b      	str	r3, [r7, #0]
 8000840:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000842:	bf00      	nop
 8000844:	4b25      	ldr	r3, [pc, #148]	@ (80008dc <SystemClock_Config+0xdc>)
 8000846:	699b      	ldr	r3, [r3, #24]
 8000848:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800084c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000850:	d1f8      	bne.n	8000844 <SystemClock_Config+0x44>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000852:	2302      	movs	r3, #2
 8000854:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000856:	2301      	movs	r3, #1
 8000858:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = 64;
 800085a:	2340      	movs	r3, #64	@ 0x40
 800085c:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800085e:	2302      	movs	r3, #2
 8000860:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000862:	2300      	movs	r3, #0
 8000864:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000866:	2304      	movs	r3, #4
 8000868:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 34;
 800086a:	2322      	movs	r3, #34	@ 0x22
 800086c:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 1;
 800086e:	2301      	movs	r3, #1
 8000870:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000872:	2304      	movs	r3, #4
 8000874:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000876:	2302      	movs	r3, #2
 8000878:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 800087a:	230c      	movs	r3, #12
 800087c:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 800087e:	2300      	movs	r3, #0
 8000880:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 3072;
 8000882:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8000886:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000888:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800088c:	4618      	mov	r0, r3
 800088e:	f003 ffff 	bl	8004890 <HAL_RCC_OscConfig>
 8000892:	4603      	mov	r3, r0
 8000894:	2b00      	cmp	r3, #0
 8000896:	d001      	beq.n	800089c <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8000898:	f000 fa12 	bl	8000cc0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800089c:	233f      	movs	r3, #63	@ 0x3f
 800089e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80008a0:	2303      	movs	r3, #3
 80008a2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80008a4:	2300      	movs	r3, #0
 80008a6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 80008a8:	2308      	movs	r3, #8
 80008aa:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 80008ac:	2340      	movs	r3, #64	@ 0x40
 80008ae:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80008b0:	2340      	movs	r3, #64	@ 0x40
 80008b2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 80008b4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80008b8:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 80008ba:	2340      	movs	r3, #64	@ 0x40
 80008bc:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80008be:	1d3b      	adds	r3, r7, #4
 80008c0:	2103      	movs	r1, #3
 80008c2:	4618      	mov	r0, r3
 80008c4:	f004 fbbe 	bl	8005044 <HAL_RCC_ClockConfig>
 80008c8:	4603      	mov	r3, r0
 80008ca:	2b00      	cmp	r3, #0
 80008cc:	d001      	beq.n	80008d2 <SystemClock_Config+0xd2>
  {
    Error_Handler();
 80008ce:	f000 f9f7 	bl	8000cc0 <Error_Handler>
  }
}
 80008d2:	bf00      	nop
 80008d4:	3770      	adds	r7, #112	@ 0x70
 80008d6:	46bd      	mov	sp, r7
 80008d8:	bd80      	pop	{r7, pc}
 80008da:	bf00      	nop
 80008dc:	58024800 	.word	0x58024800

080008e0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80008e0:	b580      	push	{r7, lr}
 80008e2:	b08c      	sub	sp, #48	@ 0x30
 80008e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80008e6:	f107 0320 	add.w	r3, r7, #32
 80008ea:	2200      	movs	r2, #0
 80008ec:	601a      	str	r2, [r3, #0]
 80008ee:	605a      	str	r2, [r3, #4]
 80008f0:	609a      	str	r2, [r3, #8]
 80008f2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80008f4:	f107 0314 	add.w	r3, r7, #20
 80008f8:	2200      	movs	r2, #0
 80008fa:	601a      	str	r2, [r3, #0]
 80008fc:	605a      	str	r2, [r3, #4]
 80008fe:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8000900:	1d3b      	adds	r3, r7, #4
 8000902:	2200      	movs	r2, #0
 8000904:	601a      	str	r2, [r3, #0]
 8000906:	605a      	str	r2, [r3, #4]
 8000908:	609a      	str	r2, [r3, #8]
 800090a:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800090c:	4b3d      	ldr	r3, [pc, #244]	@ (8000a04 <MX_TIM2_Init+0x124>)
 800090e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000912:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8000914:	4b3b      	ldr	r3, [pc, #236]	@ (8000a04 <MX_TIM2_Init+0x124>)
 8000916:	2200      	movs	r2, #0
 8000918:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800091a:	4b3a      	ldr	r3, [pc, #232]	@ (8000a04 <MX_TIM2_Init+0x124>)
 800091c:	2200      	movs	r2, #0
 800091e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8000920:	4b38      	ldr	r3, [pc, #224]	@ (8000a04 <MX_TIM2_Init+0x124>)
 8000922:	f04f 32ff 	mov.w	r2, #4294967295
 8000926:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000928:	4b36      	ldr	r3, [pc, #216]	@ (8000a04 <MX_TIM2_Init+0x124>)
 800092a:	2200      	movs	r2, #0
 800092c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800092e:	4b35      	ldr	r3, [pc, #212]	@ (8000a04 <MX_TIM2_Init+0x124>)
 8000930:	2200      	movs	r2, #0
 8000932:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000934:	4833      	ldr	r0, [pc, #204]	@ (8000a04 <MX_TIM2_Init+0x124>)
 8000936:	f006 fcd3 	bl	80072e0 <HAL_TIM_Base_Init>
 800093a:	4603      	mov	r3, r0
 800093c:	2b00      	cmp	r3, #0
 800093e:	d001      	beq.n	8000944 <MX_TIM2_Init+0x64>
  {
    Error_Handler();
 8000940:	f000 f9be 	bl	8000cc0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000944:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000948:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800094a:	f107 0320 	add.w	r3, r7, #32
 800094e:	4619      	mov	r1, r3
 8000950:	482c      	ldr	r0, [pc, #176]	@ (8000a04 <MX_TIM2_Init+0x124>)
 8000952:	f007 f981 	bl	8007c58 <HAL_TIM_ConfigClockSource>
 8000956:	4603      	mov	r3, r0
 8000958:	2b00      	cmp	r3, #0
 800095a:	d001      	beq.n	8000960 <MX_TIM2_Init+0x80>
  {
    Error_Handler();
 800095c:	f000 f9b0 	bl	8000cc0 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8000960:	4828      	ldr	r0, [pc, #160]	@ (8000a04 <MX_TIM2_Init+0x124>)
 8000962:	f006 fd93 	bl	800748c <HAL_TIM_IC_Init>
 8000966:	4603      	mov	r3, r0
 8000968:	2b00      	cmp	r3, #0
 800096a:	d001      	beq.n	8000970 <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 800096c:	f000 f9a8 	bl	8000cc0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000970:	2300      	movs	r3, #0
 8000972:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000974:	2300      	movs	r3, #0
 8000976:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000978:	f107 0314 	add.w	r3, r7, #20
 800097c:	4619      	mov	r1, r3
 800097e:	4821      	ldr	r0, [pc, #132]	@ (8000a04 <MX_TIM2_Init+0x124>)
 8000980:	f007 fe26 	bl	80085d0 <HAL_TIMEx_MasterConfigSynchronization>
 8000984:	4603      	mov	r3, r0
 8000986:	2b00      	cmp	r3, #0
 8000988:	d001      	beq.n	800098e <MX_TIM2_Init+0xae>
  {
    Error_Handler();
 800098a:	f000 f999 	bl	8000cc0 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 800098e:	2302      	movs	r3, #2
 8000990:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8000992:	2301      	movs	r3, #1
 8000994:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8000996:	2300      	movs	r3, #0
 8000998:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 800099a:	2300      	movs	r3, #0
 800099c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 800099e:	1d3b      	adds	r3, r7, #4
 80009a0:	2200      	movs	r2, #0
 80009a2:	4619      	mov	r1, r3
 80009a4:	4817      	ldr	r0, [pc, #92]	@ (8000a04 <MX_TIM2_Init+0x124>)
 80009a6:	f007 f8ba 	bl	8007b1e <HAL_TIM_IC_ConfigChannel>
 80009aa:	4603      	mov	r3, r0
 80009ac:	2b00      	cmp	r3, #0
 80009ae:	d001      	beq.n	80009b4 <MX_TIM2_Init+0xd4>
  {
    Error_Handler();
 80009b0:	f000 f986 	bl	8000cc0 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80009b4:	2300      	movs	r3, #0
 80009b6:	607b      	str	r3, [r7, #4]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 80009b8:	1d3b      	adds	r3, r7, #4
 80009ba:	2204      	movs	r2, #4
 80009bc:	4619      	mov	r1, r3
 80009be:	4811      	ldr	r0, [pc, #68]	@ (8000a04 <MX_TIM2_Init+0x124>)
 80009c0:	f007 f8ad 	bl	8007b1e <HAL_TIM_IC_ConfigChannel>
 80009c4:	4603      	mov	r3, r0
 80009c6:	2b00      	cmp	r3, #0
 80009c8:	d001      	beq.n	80009ce <MX_TIM2_Init+0xee>
  {
    Error_Handler();
 80009ca:	f000 f979 	bl	8000cc0 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 80009ce:	1d3b      	adds	r3, r7, #4
 80009d0:	2208      	movs	r2, #8
 80009d2:	4619      	mov	r1, r3
 80009d4:	480b      	ldr	r0, [pc, #44]	@ (8000a04 <MX_TIM2_Init+0x124>)
 80009d6:	f007 f8a2 	bl	8007b1e <HAL_TIM_IC_ConfigChannel>
 80009da:	4603      	mov	r3, r0
 80009dc:	2b00      	cmp	r3, #0
 80009de:	d001      	beq.n	80009e4 <MX_TIM2_Init+0x104>
  {
    Error_Handler();
 80009e0:	f000 f96e 	bl	8000cc0 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 80009e4:	1d3b      	adds	r3, r7, #4
 80009e6:	220c      	movs	r2, #12
 80009e8:	4619      	mov	r1, r3
 80009ea:	4806      	ldr	r0, [pc, #24]	@ (8000a04 <MX_TIM2_Init+0x124>)
 80009ec:	f007 f897 	bl	8007b1e <HAL_TIM_IC_ConfigChannel>
 80009f0:	4603      	mov	r3, r0
 80009f2:	2b00      	cmp	r3, #0
 80009f4:	d001      	beq.n	80009fa <MX_TIM2_Init+0x11a>
  {
    Error_Handler();
 80009f6:	f000 f963 	bl	8000cc0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80009fa:	bf00      	nop
 80009fc:	3730      	adds	r7, #48	@ 0x30
 80009fe:	46bd      	mov	sp, r7
 8000a00:	bd80      	pop	{r7, pc}
 8000a02:	bf00      	nop
 8000a04:	24000088 	.word	0x24000088

08000a08 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000a08:	b580      	push	{r7, lr}
 8000a0a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000a0c:	4b22      	ldr	r3, [pc, #136]	@ (8000a98 <MX_USART3_UART_Init+0x90>)
 8000a0e:	4a23      	ldr	r2, [pc, #140]	@ (8000a9c <MX_USART3_UART_Init+0x94>)
 8000a10:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000a12:	4b21      	ldr	r3, [pc, #132]	@ (8000a98 <MX_USART3_UART_Init+0x90>)
 8000a14:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000a18:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000a1a:	4b1f      	ldr	r3, [pc, #124]	@ (8000a98 <MX_USART3_UART_Init+0x90>)
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000a20:	4b1d      	ldr	r3, [pc, #116]	@ (8000a98 <MX_USART3_UART_Init+0x90>)
 8000a22:	2200      	movs	r2, #0
 8000a24:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000a26:	4b1c      	ldr	r3, [pc, #112]	@ (8000a98 <MX_USART3_UART_Init+0x90>)
 8000a28:	2200      	movs	r2, #0
 8000a2a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000a2c:	4b1a      	ldr	r3, [pc, #104]	@ (8000a98 <MX_USART3_UART_Init+0x90>)
 8000a2e:	220c      	movs	r2, #12
 8000a30:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a32:	4b19      	ldr	r3, [pc, #100]	@ (8000a98 <MX_USART3_UART_Init+0x90>)
 8000a34:	2200      	movs	r2, #0
 8000a36:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a38:	4b17      	ldr	r3, [pc, #92]	@ (8000a98 <MX_USART3_UART_Init+0x90>)
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000a3e:	4b16      	ldr	r3, [pc, #88]	@ (8000a98 <MX_USART3_UART_Init+0x90>)
 8000a40:	2200      	movs	r2, #0
 8000a42:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000a44:	4b14      	ldr	r3, [pc, #80]	@ (8000a98 <MX_USART3_UART_Init+0x90>)
 8000a46:	2200      	movs	r2, #0
 8000a48:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000a4a:	4b13      	ldr	r3, [pc, #76]	@ (8000a98 <MX_USART3_UART_Init+0x90>)
 8000a4c:	2200      	movs	r2, #0
 8000a4e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000a50:	4811      	ldr	r0, [pc, #68]	@ (8000a98 <MX_USART3_UART_Init+0x90>)
 8000a52:	f007 fe77 	bl	8008744 <HAL_UART_Init>
 8000a56:	4603      	mov	r3, r0
 8000a58:	2b00      	cmp	r3, #0
 8000a5a:	d001      	beq.n	8000a60 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8000a5c:	f000 f930 	bl	8000cc0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000a60:	2100      	movs	r1, #0
 8000a62:	480d      	ldr	r0, [pc, #52]	@ (8000a98 <MX_USART3_UART_Init+0x90>)
 8000a64:	f009 fc62 	bl	800a32c <HAL_UARTEx_SetTxFifoThreshold>
 8000a68:	4603      	mov	r3, r0
 8000a6a:	2b00      	cmp	r3, #0
 8000a6c:	d001      	beq.n	8000a72 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8000a6e:	f000 f927 	bl	8000cc0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000a72:	2100      	movs	r1, #0
 8000a74:	4808      	ldr	r0, [pc, #32]	@ (8000a98 <MX_USART3_UART_Init+0x90>)
 8000a76:	f009 fc97 	bl	800a3a8 <HAL_UARTEx_SetRxFifoThreshold>
 8000a7a:	4603      	mov	r3, r0
 8000a7c:	2b00      	cmp	r3, #0
 8000a7e:	d001      	beq.n	8000a84 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8000a80:	f000 f91e 	bl	8000cc0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8000a84:	4804      	ldr	r0, [pc, #16]	@ (8000a98 <MX_USART3_UART_Init+0x90>)
 8000a86:	f009 fc18 	bl	800a2ba <HAL_UARTEx_DisableFifoMode>
 8000a8a:	4603      	mov	r3, r0
 8000a8c:	2b00      	cmp	r3, #0
 8000a8e:	d001      	beq.n	8000a94 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8000a90:	f000 f916 	bl	8000cc0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000a94:	bf00      	nop
 8000a96:	bd80      	pop	{r7, pc}
 8000a98:	240002b4 	.word	0x240002b4
 8000a9c:	40004800 	.word	0x40004800

08000aa0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000aa0:	b580      	push	{r7, lr}
 8000aa2:	b082      	sub	sp, #8
 8000aa4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000aa6:	4b19      	ldr	r3, [pc, #100]	@ (8000b0c <MX_DMA_Init+0x6c>)
 8000aa8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000aac:	4a17      	ldr	r2, [pc, #92]	@ (8000b0c <MX_DMA_Init+0x6c>)
 8000aae:	f043 0301 	orr.w	r3, r3, #1
 8000ab2:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8000ab6:	4b15      	ldr	r3, [pc, #84]	@ (8000b0c <MX_DMA_Init+0x6c>)
 8000ab8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000abc:	f003 0301 	and.w	r3, r3, #1
 8000ac0:	607b      	str	r3, [r7, #4]
 8000ac2:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8000ac4:	2200      	movs	r2, #0
 8000ac6:	2100      	movs	r1, #0
 8000ac8:	200b      	movs	r0, #11
 8000aca:	f000 fe1a 	bl	8001702 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8000ace:	200b      	movs	r0, #11
 8000ad0:	f000 fe31 	bl	8001736 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8000ad4:	2200      	movs	r2, #0
 8000ad6:	2100      	movs	r1, #0
 8000ad8:	200c      	movs	r0, #12
 8000ada:	f000 fe12 	bl	8001702 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8000ade:	200c      	movs	r0, #12
 8000ae0:	f000 fe29 	bl	8001736 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 0, 0);
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	2100      	movs	r1, #0
 8000ae8:	200d      	movs	r0, #13
 8000aea:	f000 fe0a 	bl	8001702 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8000aee:	200d      	movs	r0, #13
 8000af0:	f000 fe21 	bl	8001736 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 8000af4:	2200      	movs	r2, #0
 8000af6:	2100      	movs	r1, #0
 8000af8:	200e      	movs	r0, #14
 8000afa:	f000 fe02 	bl	8001702 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8000afe:	200e      	movs	r0, #14
 8000b00:	f000 fe19 	bl	8001736 <HAL_NVIC_EnableIRQ>

}
 8000b04:	bf00      	nop
 8000b06:	3708      	adds	r7, #8
 8000b08:	46bd      	mov	sp, r7
 8000b0a:	bd80      	pop	{r7, pc}
 8000b0c:	58024400 	.word	0x58024400

08000b10 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b10:	b480      	push	{r7}
 8000b12:	b083      	sub	sp, #12
 8000b14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b16:	4b12      	ldr	r3, [pc, #72]	@ (8000b60 <MX_GPIO_Init+0x50>)
 8000b18:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b1c:	4a10      	ldr	r2, [pc, #64]	@ (8000b60 <MX_GPIO_Init+0x50>)
 8000b1e:	f043 0301 	orr.w	r3, r3, #1
 8000b22:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000b26:	4b0e      	ldr	r3, [pc, #56]	@ (8000b60 <MX_GPIO_Init+0x50>)
 8000b28:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b2c:	f003 0301 	and.w	r3, r3, #1
 8000b30:	607b      	str	r3, [r7, #4]
 8000b32:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b34:	4b0a      	ldr	r3, [pc, #40]	@ (8000b60 <MX_GPIO_Init+0x50>)
 8000b36:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b3a:	4a09      	ldr	r2, [pc, #36]	@ (8000b60 <MX_GPIO_Init+0x50>)
 8000b3c:	f043 0302 	orr.w	r3, r3, #2
 8000b40:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000b44:	4b06      	ldr	r3, [pc, #24]	@ (8000b60 <MX_GPIO_Init+0x50>)
 8000b46:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b4a:	f003 0302 	and.w	r3, r3, #2
 8000b4e:	603b      	str	r3, [r7, #0]
 8000b50:	683b      	ldr	r3, [r7, #0]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000b52:	bf00      	nop
 8000b54:	370c      	adds	r7, #12
 8000b56:	46bd      	mov	sp, r7
 8000b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b5c:	4770      	bx	lr
 8000b5e:	bf00      	nop
 8000b60:	58024400 	.word	0x58024400

08000b64 <IC_DMA_XferCpltCallback>:

/* USER CODE BEGIN 4 */

// En esta función hacemos el callback del DMA se ejecute cuando el buffer esté completo
void IC_DMA_XferCpltCallback(DMA_HandleTypeDef *hdma)
{
 8000b64:	b480      	push	{r7}
 8000b66:	b083      	sub	sp, #12
 8000b68:	af00      	add	r7, sp, #0
 8000b6a:	6078      	str	r0, [r7, #4]
    if (hdma == htim2.hdma[TIM_DMA_ID_CC1])
 8000b6c:	4b14      	ldr	r3, [pc, #80]	@ (8000bc0 <IC_DMA_XferCpltCallback+0x5c>)
 8000b6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000b70:	687a      	ldr	r2, [r7, #4]
 8000b72:	429a      	cmp	r2, r3
 8000b74:	d103      	bne.n	8000b7e <IC_DMA_XferCpltCallback+0x1a>
    {
        ic_ch1_ready = 1;
 8000b76:	4b13      	ldr	r3, [pc, #76]	@ (8000bc4 <IC_DMA_XferCpltCallback+0x60>)
 8000b78:	2201      	movs	r2, #1
 8000b7a:	701a      	strb	r2, [r3, #0]
    }
    else if (hdma == htim2.hdma[TIM_DMA_ID_CC4])
    {
        ic_ch4_ready = 1;
    }
}
 8000b7c:	e019      	b.n	8000bb2 <IC_DMA_XferCpltCallback+0x4e>
    else if (hdma == htim2.hdma[TIM_DMA_ID_CC2])
 8000b7e:	4b10      	ldr	r3, [pc, #64]	@ (8000bc0 <IC_DMA_XferCpltCallback+0x5c>)
 8000b80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000b82:	687a      	ldr	r2, [r7, #4]
 8000b84:	429a      	cmp	r2, r3
 8000b86:	d103      	bne.n	8000b90 <IC_DMA_XferCpltCallback+0x2c>
        ic_ch2_ready = 1;
 8000b88:	4b0f      	ldr	r3, [pc, #60]	@ (8000bc8 <IC_DMA_XferCpltCallback+0x64>)
 8000b8a:	2201      	movs	r2, #1
 8000b8c:	701a      	strb	r2, [r3, #0]
}
 8000b8e:	e010      	b.n	8000bb2 <IC_DMA_XferCpltCallback+0x4e>
    else if (hdma == htim2.hdma[TIM_DMA_ID_CC3])
 8000b90:	4b0b      	ldr	r3, [pc, #44]	@ (8000bc0 <IC_DMA_XferCpltCallback+0x5c>)
 8000b92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000b94:	687a      	ldr	r2, [r7, #4]
 8000b96:	429a      	cmp	r2, r3
 8000b98:	d103      	bne.n	8000ba2 <IC_DMA_XferCpltCallback+0x3e>
        ic_ch3_ready = 1;
 8000b9a:	4b0c      	ldr	r3, [pc, #48]	@ (8000bcc <IC_DMA_XferCpltCallback+0x68>)
 8000b9c:	2201      	movs	r2, #1
 8000b9e:	701a      	strb	r2, [r3, #0]
}
 8000ba0:	e007      	b.n	8000bb2 <IC_DMA_XferCpltCallback+0x4e>
    else if (hdma == htim2.hdma[TIM_DMA_ID_CC4])
 8000ba2:	4b07      	ldr	r3, [pc, #28]	@ (8000bc0 <IC_DMA_XferCpltCallback+0x5c>)
 8000ba4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ba6:	687a      	ldr	r2, [r7, #4]
 8000ba8:	429a      	cmp	r2, r3
 8000baa:	d102      	bne.n	8000bb2 <IC_DMA_XferCpltCallback+0x4e>
        ic_ch4_ready = 1;
 8000bac:	4b08      	ldr	r3, [pc, #32]	@ (8000bd0 <IC_DMA_XferCpltCallback+0x6c>)
 8000bae:	2201      	movs	r2, #1
 8000bb0:	701a      	strb	r2, [r3, #0]
}
 8000bb2:	bf00      	nop
 8000bb4:	370c      	adds	r7, #12
 8000bb6:	46bd      	mov	sp, r7
 8000bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bbc:	4770      	bx	lr
 8000bbe:	bf00      	nop
 8000bc0:	24000088 	.word	0x24000088
 8000bc4:	24000448 	.word	0x24000448
 8000bc8:	24000449 	.word	0x24000449
 8000bcc:	2400044a 	.word	0x2400044a
 8000bd0:	2400044b 	.word	0x2400044b

08000bd4 <Print_IC_Buffer>:



// Función para imprimir los buffers
void Print_IC_Buffer(uint8_t ch, uint32_t *buf, uint32_t len)
{
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	b086      	sub	sp, #24
 8000bd8:	af00      	add	r7, sp, #0
 8000bda:	4603      	mov	r3, r0
 8000bdc:	60b9      	str	r1, [r7, #8]
 8000bde:	607a      	str	r2, [r7, #4]
 8000be0:	73fb      	strb	r3, [r7, #15]
    for (uint32_t i = 0; i < len; i++)
 8000be2:	2300      	movs	r3, #0
 8000be4:	617b      	str	r3, [r7, #20]
 8000be6:	e00c      	b.n	8000c02 <Print_IC_Buffer+0x2e>
    {
        printf("EVENTO: CH%u | t=%lu\r\n", ch, buf[i]);
 8000be8:	7bf9      	ldrb	r1, [r7, #15]
 8000bea:	697b      	ldr	r3, [r7, #20]
 8000bec:	009b      	lsls	r3, r3, #2
 8000bee:	68ba      	ldr	r2, [r7, #8]
 8000bf0:	4413      	add	r3, r2
 8000bf2:	681b      	ldr	r3, [r3, #0]
 8000bf4:	461a      	mov	r2, r3
 8000bf6:	4807      	ldr	r0, [pc, #28]	@ (8000c14 <Print_IC_Buffer+0x40>)
 8000bf8:	f009 fd24 	bl	800a644 <iprintf>
    for (uint32_t i = 0; i < len; i++)
 8000bfc:	697b      	ldr	r3, [r7, #20]
 8000bfe:	3301      	adds	r3, #1
 8000c00:	617b      	str	r3, [r7, #20]
 8000c02:	697a      	ldr	r2, [r7, #20]
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	429a      	cmp	r2, r3
 8000c08:	d3ee      	bcc.n	8000be8 <Print_IC_Buffer+0x14>
    }
}
 8000c0a:	bf00      	nop
 8000c0c:	bf00      	nop
 8000c0e:	3718      	adds	r7, #24
 8000c10:	46bd      	mov	sp, r7
 8000c12:	bd80      	pop	{r7, pc}
 8000c14:	0800b400 	.word	0x0800b400

08000c18 <HAL_TIM_PeriodElapsedCallback>:
//}
//

/* Overflow del TIM2 → extiende a 64 bits */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000c18:	b480      	push	{r7}
 8000c1a:	b083      	sub	sp, #12
 8000c1c:	af00      	add	r7, sp, #0
 8000c1e:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM2)
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	681b      	ldr	r3, [r3, #0]
 8000c24:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000c28:	d104      	bne.n	8000c34 <HAL_TIM_PeriodElapsedCallback+0x1c>
        timer_high++;
 8000c2a:	4b05      	ldr	r3, [pc, #20]	@ (8000c40 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8000c2c:	681b      	ldr	r3, [r3, #0]
 8000c2e:	3301      	adds	r3, #1
 8000c30:	4a03      	ldr	r2, [pc, #12]	@ (8000c40 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8000c32:	6013      	str	r3, [r2, #0]
}
 8000c34:	bf00      	nop
 8000c36:	370c      	adds	r7, #12
 8000c38:	46bd      	mov	sp, r7
 8000c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c3e:	4770      	bx	lr
 8000c40:	2400044c 	.word	0x2400044c

08000c44 <__io_putchar>:

/* Redirección printf a UART */
PUTCHAR_PROTOTYPE
{
 8000c44:	b580      	push	{r7, lr}
 8000c46:	b082      	sub	sp, #8
 8000c48:	af00      	add	r7, sp, #0
 8000c4a:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart3, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8000c4c:	1d39      	adds	r1, r7, #4
 8000c4e:	f04f 33ff 	mov.w	r3, #4294967295
 8000c52:	2201      	movs	r2, #1
 8000c54:	4803      	ldr	r0, [pc, #12]	@ (8000c64 <__io_putchar+0x20>)
 8000c56:	f007 fdc5 	bl	80087e4 <HAL_UART_Transmit>
    return ch;
 8000c5a:	687b      	ldr	r3, [r7, #4]
}
 8000c5c:	4618      	mov	r0, r3
 8000c5e:	3708      	adds	r7, #8
 8000c60:	46bd      	mov	sp, r7
 8000c62:	bd80      	pop	{r7, pc}
 8000c64:	240002b4 	.word	0x240002b4

08000c68 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	b084      	sub	sp, #16
 8000c6c:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8000c6e:	463b      	mov	r3, r7
 8000c70:	2200      	movs	r2, #0
 8000c72:	601a      	str	r2, [r3, #0]
 8000c74:	605a      	str	r2, [r3, #4]
 8000c76:	609a      	str	r2, [r3, #8]
 8000c78:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8000c7a:	f000 fd77 	bl	800176c <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000c7e:	2301      	movs	r3, #1
 8000c80:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8000c82:	2300      	movs	r3, #0
 8000c84:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8000c86:	2300      	movs	r3, #0
 8000c88:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8000c8a:	231f      	movs	r3, #31
 8000c8c:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8000c8e:	2387      	movs	r3, #135	@ 0x87
 8000c90:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8000c92:	2300      	movs	r3, #0
 8000c94:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8000c96:	2300      	movs	r3, #0
 8000c98:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8000c9a:	2301      	movs	r3, #1
 8000c9c:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8000c9e:	2301      	movs	r3, #1
 8000ca0:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8000ca2:	2300      	movs	r3, #0
 8000ca4:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8000ca6:	2300      	movs	r3, #0
 8000ca8:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000caa:	463b      	mov	r3, r7
 8000cac:	4618      	mov	r0, r3
 8000cae:	f000 fd95 	bl	80017dc <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8000cb2:	2004      	movs	r0, #4
 8000cb4:	f000 fd72 	bl	800179c <HAL_MPU_Enable>

}
 8000cb8:	bf00      	nop
 8000cba:	3710      	adds	r7, #16
 8000cbc:	46bd      	mov	sp, r7
 8000cbe:	bd80      	pop	{r7, pc}

08000cc0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000cc0:	b480      	push	{r7}
 8000cc2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000cc4:	b672      	cpsid	i
}
 8000cc6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000cc8:	bf00      	nop
 8000cca:	e7fd      	b.n	8000cc8 <Error_Handler+0x8>

08000ccc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ccc:	b480      	push	{r7}
 8000cce:	b083      	sub	sp, #12
 8000cd0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000cd2:	4b0a      	ldr	r3, [pc, #40]	@ (8000cfc <HAL_MspInit+0x30>)
 8000cd4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000cd8:	4a08      	ldr	r2, [pc, #32]	@ (8000cfc <HAL_MspInit+0x30>)
 8000cda:	f043 0302 	orr.w	r3, r3, #2
 8000cde:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000ce2:	4b06      	ldr	r3, [pc, #24]	@ (8000cfc <HAL_MspInit+0x30>)
 8000ce4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000ce8:	f003 0302 	and.w	r3, r3, #2
 8000cec:	607b      	str	r3, [r7, #4]
 8000cee:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000cf0:	bf00      	nop
 8000cf2:	370c      	adds	r7, #12
 8000cf4:	46bd      	mov	sp, r7
 8000cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cfa:	4770      	bx	lr
 8000cfc:	58024400 	.word	0x58024400

08000d00 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000d00:	b580      	push	{r7, lr}
 8000d02:	b08a      	sub	sp, #40	@ 0x28
 8000d04:	af00      	add	r7, sp, #0
 8000d06:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d08:	f107 0314 	add.w	r3, r7, #20
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	601a      	str	r2, [r3, #0]
 8000d10:	605a      	str	r2, [r3, #4]
 8000d12:	609a      	str	r2, [r3, #8]
 8000d14:	60da      	str	r2, [r3, #12]
 8000d16:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM2)
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	681b      	ldr	r3, [r3, #0]
 8000d1c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000d20:	f040 8112 	bne.w	8000f48 <HAL_TIM_Base_MspInit+0x248>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000d24:	4b8a      	ldr	r3, [pc, #552]	@ (8000f50 <HAL_TIM_Base_MspInit+0x250>)
 8000d26:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000d2a:	4a89      	ldr	r2, [pc, #548]	@ (8000f50 <HAL_TIM_Base_MspInit+0x250>)
 8000d2c:	f043 0301 	orr.w	r3, r3, #1
 8000d30:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8000d34:	4b86      	ldr	r3, [pc, #536]	@ (8000f50 <HAL_TIM_Base_MspInit+0x250>)
 8000d36:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000d3a:	f003 0301 	and.w	r3, r3, #1
 8000d3e:	613b      	str	r3, [r7, #16]
 8000d40:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d42:	4b83      	ldr	r3, [pc, #524]	@ (8000f50 <HAL_TIM_Base_MspInit+0x250>)
 8000d44:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d48:	4a81      	ldr	r2, [pc, #516]	@ (8000f50 <HAL_TIM_Base_MspInit+0x250>)
 8000d4a:	f043 0301 	orr.w	r3, r3, #1
 8000d4e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000d52:	4b7f      	ldr	r3, [pc, #508]	@ (8000f50 <HAL_TIM_Base_MspInit+0x250>)
 8000d54:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d58:	f003 0301 	and.w	r3, r3, #1
 8000d5c:	60fb      	str	r3, [r7, #12]
 8000d5e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d60:	4b7b      	ldr	r3, [pc, #492]	@ (8000f50 <HAL_TIM_Base_MspInit+0x250>)
 8000d62:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d66:	4a7a      	ldr	r2, [pc, #488]	@ (8000f50 <HAL_TIM_Base_MspInit+0x250>)
 8000d68:	f043 0302 	orr.w	r3, r3, #2
 8000d6c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000d70:	4b77      	ldr	r3, [pc, #476]	@ (8000f50 <HAL_TIM_Base_MspInit+0x250>)
 8000d72:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d76:	f003 0302 	and.w	r3, r3, #2
 8000d7a:	60bb      	str	r3, [r7, #8]
 8000d7c:	68bb      	ldr	r3, [r7, #8]
    PA5     ------> TIM2_CH1
    PB10     ------> TIM2_CH3
    PB11     ------> TIM2_CH4
    PB3(JTDO/TRACESWO)     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000d7e:	2320      	movs	r3, #32
 8000d80:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d82:	2302      	movs	r3, #2
 8000d84:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d86:	2300      	movs	r3, #0
 8000d88:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d8a:	2300      	movs	r3, #0
 8000d8c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000d8e:	2301      	movs	r3, #1
 8000d90:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d92:	f107 0314 	add.w	r3, r7, #20
 8000d96:	4619      	mov	r1, r3
 8000d98:	486e      	ldr	r0, [pc, #440]	@ (8000f54 <HAL_TIM_Base_MspInit+0x254>)
 8000d9a:	f003 fb97 	bl	80044cc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_3;
 8000d9e:	f640 4308 	movw	r3, #3080	@ 0xc08
 8000da2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000da4:	2302      	movs	r3, #2
 8000da6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000da8:	2300      	movs	r3, #0
 8000daa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dac:	2300      	movs	r3, #0
 8000dae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000db0:	2301      	movs	r3, #1
 8000db2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000db4:	f107 0314 	add.w	r3, r7, #20
 8000db8:	4619      	mov	r1, r3
 8000dba:	4867      	ldr	r0, [pc, #412]	@ (8000f58 <HAL_TIM_Base_MspInit+0x258>)
 8000dbc:	f003 fb86 	bl	80044cc <HAL_GPIO_Init>

    /* TIM2 DMA Init */
    /* TIM2_CH1 Init */
    hdma_tim2_ch1.Instance = DMA1_Stream0;
 8000dc0:	4b66      	ldr	r3, [pc, #408]	@ (8000f5c <HAL_TIM_Base_MspInit+0x25c>)
 8000dc2:	4a67      	ldr	r2, [pc, #412]	@ (8000f60 <HAL_TIM_Base_MspInit+0x260>)
 8000dc4:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch1.Init.Request = DMA_REQUEST_TIM2_CH1;
 8000dc6:	4b65      	ldr	r3, [pc, #404]	@ (8000f5c <HAL_TIM_Base_MspInit+0x25c>)
 8000dc8:	2212      	movs	r2, #18
 8000dca:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000dcc:	4b63      	ldr	r3, [pc, #396]	@ (8000f5c <HAL_TIM_Base_MspInit+0x25c>)
 8000dce:	2200      	movs	r2, #0
 8000dd0:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000dd2:	4b62      	ldr	r3, [pc, #392]	@ (8000f5c <HAL_TIM_Base_MspInit+0x25c>)
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8000dd8:	4b60      	ldr	r3, [pc, #384]	@ (8000f5c <HAL_TIM_Base_MspInit+0x25c>)
 8000dda:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000dde:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000de0:	4b5e      	ldr	r3, [pc, #376]	@ (8000f5c <HAL_TIM_Base_MspInit+0x25c>)
 8000de2:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000de6:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000de8:	4b5c      	ldr	r3, [pc, #368]	@ (8000f5c <HAL_TIM_Base_MspInit+0x25c>)
 8000dea:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000dee:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch1.Init.Mode = DMA_NORMAL;
 8000df0:	4b5a      	ldr	r3, [pc, #360]	@ (8000f5c <HAL_TIM_Base_MspInit+0x25c>)
 8000df2:	2200      	movs	r2, #0
 8000df4:	61da      	str	r2, [r3, #28]
    hdma_tim2_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8000df6:	4b59      	ldr	r3, [pc, #356]	@ (8000f5c <HAL_TIM_Base_MspInit+0x25c>)
 8000df8:	2200      	movs	r2, #0
 8000dfa:	621a      	str	r2, [r3, #32]
    hdma_tim2_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000dfc:	4b57      	ldr	r3, [pc, #348]	@ (8000f5c <HAL_TIM_Base_MspInit+0x25c>)
 8000dfe:	2200      	movs	r2, #0
 8000e00:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim2_ch1) != HAL_OK)
 8000e02:	4856      	ldr	r0, [pc, #344]	@ (8000f5c <HAL_TIM_Base_MspInit+0x25c>)
 8000e04:	f000 fd2a 	bl	800185c <HAL_DMA_Init>
 8000e08:	4603      	mov	r3, r0
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	d001      	beq.n	8000e12 <HAL_TIM_Base_MspInit+0x112>
    {
      Error_Handler();
 8000e0e:	f7ff ff57 	bl	8000cc0 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim2_ch1);
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	4a51      	ldr	r2, [pc, #324]	@ (8000f5c <HAL_TIM_Base_MspInit+0x25c>)
 8000e16:	625a      	str	r2, [r3, #36]	@ 0x24
 8000e18:	4a50      	ldr	r2, [pc, #320]	@ (8000f5c <HAL_TIM_Base_MspInit+0x25c>)
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	6393      	str	r3, [r2, #56]	@ 0x38

    /* TIM2_CH2 Init */
    hdma_tim2_ch2.Instance = DMA1_Stream1;
 8000e1e:	4b51      	ldr	r3, [pc, #324]	@ (8000f64 <HAL_TIM_Base_MspInit+0x264>)
 8000e20:	4a51      	ldr	r2, [pc, #324]	@ (8000f68 <HAL_TIM_Base_MspInit+0x268>)
 8000e22:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch2.Init.Request = DMA_REQUEST_TIM2_CH2;
 8000e24:	4b4f      	ldr	r3, [pc, #316]	@ (8000f64 <HAL_TIM_Base_MspInit+0x264>)
 8000e26:	2213      	movs	r2, #19
 8000e28:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000e2a:	4b4e      	ldr	r3, [pc, #312]	@ (8000f64 <HAL_TIM_Base_MspInit+0x264>)
 8000e2c:	2200      	movs	r2, #0
 8000e2e:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 8000e30:	4b4c      	ldr	r3, [pc, #304]	@ (8000f64 <HAL_TIM_Base_MspInit+0x264>)
 8000e32:	2200      	movs	r2, #0
 8000e34:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch2.Init.MemInc = DMA_MINC_ENABLE;
 8000e36:	4b4b      	ldr	r3, [pc, #300]	@ (8000f64 <HAL_TIM_Base_MspInit+0x264>)
 8000e38:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000e3c:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000e3e:	4b49      	ldr	r3, [pc, #292]	@ (8000f64 <HAL_TIM_Base_MspInit+0x264>)
 8000e40:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000e44:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000e46:	4b47      	ldr	r3, [pc, #284]	@ (8000f64 <HAL_TIM_Base_MspInit+0x264>)
 8000e48:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000e4c:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch2.Init.Mode = DMA_NORMAL;
 8000e4e:	4b45      	ldr	r3, [pc, #276]	@ (8000f64 <HAL_TIM_Base_MspInit+0x264>)
 8000e50:	2200      	movs	r2, #0
 8000e52:	61da      	str	r2, [r3, #28]
    hdma_tim2_ch2.Init.Priority = DMA_PRIORITY_LOW;
 8000e54:	4b43      	ldr	r3, [pc, #268]	@ (8000f64 <HAL_TIM_Base_MspInit+0x264>)
 8000e56:	2200      	movs	r2, #0
 8000e58:	621a      	str	r2, [r3, #32]
    hdma_tim2_ch2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000e5a:	4b42      	ldr	r3, [pc, #264]	@ (8000f64 <HAL_TIM_Base_MspInit+0x264>)
 8000e5c:	2200      	movs	r2, #0
 8000e5e:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim2_ch2) != HAL_OK)
 8000e60:	4840      	ldr	r0, [pc, #256]	@ (8000f64 <HAL_TIM_Base_MspInit+0x264>)
 8000e62:	f000 fcfb 	bl	800185c <HAL_DMA_Init>
 8000e66:	4603      	mov	r3, r0
 8000e68:	2b00      	cmp	r3, #0
 8000e6a:	d001      	beq.n	8000e70 <HAL_TIM_Base_MspInit+0x170>
    {
      Error_Handler();
 8000e6c:	f7ff ff28 	bl	8000cc0 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC2],hdma_tim2_ch2);
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	4a3c      	ldr	r2, [pc, #240]	@ (8000f64 <HAL_TIM_Base_MspInit+0x264>)
 8000e74:	629a      	str	r2, [r3, #40]	@ 0x28
 8000e76:	4a3b      	ldr	r2, [pc, #236]	@ (8000f64 <HAL_TIM_Base_MspInit+0x264>)
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	6393      	str	r3, [r2, #56]	@ 0x38

    /* TIM2_CH3 Init */
    hdma_tim2_ch3.Instance = DMA1_Stream2;
 8000e7c:	4b3b      	ldr	r3, [pc, #236]	@ (8000f6c <HAL_TIM_Base_MspInit+0x26c>)
 8000e7e:	4a3c      	ldr	r2, [pc, #240]	@ (8000f70 <HAL_TIM_Base_MspInit+0x270>)
 8000e80:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch3.Init.Request = DMA_REQUEST_TIM2_CH3;
 8000e82:	4b3a      	ldr	r3, [pc, #232]	@ (8000f6c <HAL_TIM_Base_MspInit+0x26c>)
 8000e84:	2214      	movs	r2, #20
 8000e86:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000e88:	4b38      	ldr	r3, [pc, #224]	@ (8000f6c <HAL_TIM_Base_MspInit+0x26c>)
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 8000e8e:	4b37      	ldr	r3, [pc, #220]	@ (8000f6c <HAL_TIM_Base_MspInit+0x26c>)
 8000e90:	2200      	movs	r2, #0
 8000e92:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch3.Init.MemInc = DMA_MINC_ENABLE;
 8000e94:	4b35      	ldr	r3, [pc, #212]	@ (8000f6c <HAL_TIM_Base_MspInit+0x26c>)
 8000e96:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000e9a:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000e9c:	4b33      	ldr	r3, [pc, #204]	@ (8000f6c <HAL_TIM_Base_MspInit+0x26c>)
 8000e9e:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000ea2:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000ea4:	4b31      	ldr	r3, [pc, #196]	@ (8000f6c <HAL_TIM_Base_MspInit+0x26c>)
 8000ea6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000eaa:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch3.Init.Mode = DMA_NORMAL;
 8000eac:	4b2f      	ldr	r3, [pc, #188]	@ (8000f6c <HAL_TIM_Base_MspInit+0x26c>)
 8000eae:	2200      	movs	r2, #0
 8000eb0:	61da      	str	r2, [r3, #28]
    hdma_tim2_ch3.Init.Priority = DMA_PRIORITY_LOW;
 8000eb2:	4b2e      	ldr	r3, [pc, #184]	@ (8000f6c <HAL_TIM_Base_MspInit+0x26c>)
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	621a      	str	r2, [r3, #32]
    hdma_tim2_ch3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000eb8:	4b2c      	ldr	r3, [pc, #176]	@ (8000f6c <HAL_TIM_Base_MspInit+0x26c>)
 8000eba:	2200      	movs	r2, #0
 8000ebc:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim2_ch3) != HAL_OK)
 8000ebe:	482b      	ldr	r0, [pc, #172]	@ (8000f6c <HAL_TIM_Base_MspInit+0x26c>)
 8000ec0:	f000 fccc 	bl	800185c <HAL_DMA_Init>
 8000ec4:	4603      	mov	r3, r0
 8000ec6:	2b00      	cmp	r3, #0
 8000ec8:	d001      	beq.n	8000ece <HAL_TIM_Base_MspInit+0x1ce>
    {
      Error_Handler();
 8000eca:	f7ff fef9 	bl	8000cc0 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC3],hdma_tim2_ch3);
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	4a26      	ldr	r2, [pc, #152]	@ (8000f6c <HAL_TIM_Base_MspInit+0x26c>)
 8000ed2:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000ed4:	4a25      	ldr	r2, [pc, #148]	@ (8000f6c <HAL_TIM_Base_MspInit+0x26c>)
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	6393      	str	r3, [r2, #56]	@ 0x38

    /* TIM2_CH4 Init */
    hdma_tim2_ch4.Instance = DMA1_Stream3;
 8000eda:	4b26      	ldr	r3, [pc, #152]	@ (8000f74 <HAL_TIM_Base_MspInit+0x274>)
 8000edc:	4a26      	ldr	r2, [pc, #152]	@ (8000f78 <HAL_TIM_Base_MspInit+0x278>)
 8000ede:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch4.Init.Request = DMA_REQUEST_TIM2_CH4;
 8000ee0:	4b24      	ldr	r3, [pc, #144]	@ (8000f74 <HAL_TIM_Base_MspInit+0x274>)
 8000ee2:	2215      	movs	r2, #21
 8000ee4:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch4.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000ee6:	4b23      	ldr	r3, [pc, #140]	@ (8000f74 <HAL_TIM_Base_MspInit+0x274>)
 8000ee8:	2200      	movs	r2, #0
 8000eea:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch4.Init.PeriphInc = DMA_PINC_DISABLE;
 8000eec:	4b21      	ldr	r3, [pc, #132]	@ (8000f74 <HAL_TIM_Base_MspInit+0x274>)
 8000eee:	2200      	movs	r2, #0
 8000ef0:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch4.Init.MemInc = DMA_MINC_ENABLE;
 8000ef2:	4b20      	ldr	r3, [pc, #128]	@ (8000f74 <HAL_TIM_Base_MspInit+0x274>)
 8000ef4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000ef8:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch4.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000efa:	4b1e      	ldr	r3, [pc, #120]	@ (8000f74 <HAL_TIM_Base_MspInit+0x274>)
 8000efc:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000f00:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch4.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000f02:	4b1c      	ldr	r3, [pc, #112]	@ (8000f74 <HAL_TIM_Base_MspInit+0x274>)
 8000f04:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000f08:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch4.Init.Mode = DMA_NORMAL;
 8000f0a:	4b1a      	ldr	r3, [pc, #104]	@ (8000f74 <HAL_TIM_Base_MspInit+0x274>)
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	61da      	str	r2, [r3, #28]
    hdma_tim2_ch4.Init.Priority = DMA_PRIORITY_LOW;
 8000f10:	4b18      	ldr	r3, [pc, #96]	@ (8000f74 <HAL_TIM_Base_MspInit+0x274>)
 8000f12:	2200      	movs	r2, #0
 8000f14:	621a      	str	r2, [r3, #32]
    hdma_tim2_ch4.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000f16:	4b17      	ldr	r3, [pc, #92]	@ (8000f74 <HAL_TIM_Base_MspInit+0x274>)
 8000f18:	2200      	movs	r2, #0
 8000f1a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim2_ch4) != HAL_OK)
 8000f1c:	4815      	ldr	r0, [pc, #84]	@ (8000f74 <HAL_TIM_Base_MspInit+0x274>)
 8000f1e:	f000 fc9d 	bl	800185c <HAL_DMA_Init>
 8000f22:	4603      	mov	r3, r0
 8000f24:	2b00      	cmp	r3, #0
 8000f26:	d001      	beq.n	8000f2c <HAL_TIM_Base_MspInit+0x22c>
    {
      Error_Handler();
 8000f28:	f7ff feca 	bl	8000cc0 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC4],hdma_tim2_ch4);
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	4a11      	ldr	r2, [pc, #68]	@ (8000f74 <HAL_TIM_Base_MspInit+0x274>)
 8000f30:	631a      	str	r2, [r3, #48]	@ 0x30
 8000f32:	4a10      	ldr	r2, [pc, #64]	@ (8000f74 <HAL_TIM_Base_MspInit+0x274>)
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	6393      	str	r3, [r2, #56]	@ 0x38

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000f38:	2200      	movs	r2, #0
 8000f3a:	2100      	movs	r1, #0
 8000f3c:	201c      	movs	r0, #28
 8000f3e:	f000 fbe0 	bl	8001702 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000f42:	201c      	movs	r0, #28
 8000f44:	f000 fbf7 	bl	8001736 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8000f48:	bf00      	nop
 8000f4a:	3728      	adds	r7, #40	@ 0x28
 8000f4c:	46bd      	mov	sp, r7
 8000f4e:	bd80      	pop	{r7, pc}
 8000f50:	58024400 	.word	0x58024400
 8000f54:	58020000 	.word	0x58020000
 8000f58:	58020400 	.word	0x58020400
 8000f5c:	240000d4 	.word	0x240000d4
 8000f60:	40020010 	.word	0x40020010
 8000f64:	2400014c 	.word	0x2400014c
 8000f68:	40020028 	.word	0x40020028
 8000f6c:	240001c4 	.word	0x240001c4
 8000f70:	40020040 	.word	0x40020040
 8000f74:	2400023c 	.word	0x2400023c
 8000f78:	40020058 	.word	0x40020058

08000f7c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b0b8      	sub	sp, #224	@ 0xe0
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f84:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8000f88:	2200      	movs	r2, #0
 8000f8a:	601a      	str	r2, [r3, #0]
 8000f8c:	605a      	str	r2, [r3, #4]
 8000f8e:	609a      	str	r2, [r3, #8]
 8000f90:	60da      	str	r2, [r3, #12]
 8000f92:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000f94:	f107 0310 	add.w	r3, r7, #16
 8000f98:	22b8      	movs	r2, #184	@ 0xb8
 8000f9a:	2100      	movs	r1, #0
 8000f9c:	4618      	mov	r0, r3
 8000f9e:	f009 fc99 	bl	800a8d4 <memset>
  if(huart->Instance==USART3)
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	4a2b      	ldr	r2, [pc, #172]	@ (8001054 <HAL_UART_MspInit+0xd8>)
 8000fa8:	4293      	cmp	r3, r2
 8000faa:	d14e      	bne.n	800104a <HAL_UART_MspInit+0xce>

    /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8000fac:	f04f 0202 	mov.w	r2, #2
 8000fb0:	f04f 0300 	mov.w	r3, #0
 8000fb4:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8000fb8:	2300      	movs	r3, #0
 8000fba:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000fbe:	f107 0310 	add.w	r3, r7, #16
 8000fc2:	4618      	mov	r0, r3
 8000fc4:	f004 fbca 	bl	800575c <HAL_RCCEx_PeriphCLKConfig>
 8000fc8:	4603      	mov	r3, r0
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d001      	beq.n	8000fd2 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8000fce:	f7ff fe77 	bl	8000cc0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000fd2:	4b21      	ldr	r3, [pc, #132]	@ (8001058 <HAL_UART_MspInit+0xdc>)
 8000fd4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000fd8:	4a1f      	ldr	r2, [pc, #124]	@ (8001058 <HAL_UART_MspInit+0xdc>)
 8000fda:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000fde:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8000fe2:	4b1d      	ldr	r3, [pc, #116]	@ (8001058 <HAL_UART_MspInit+0xdc>)
 8000fe4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000fe8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000fec:	60fb      	str	r3, [r7, #12]
 8000fee:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000ff0:	4b19      	ldr	r3, [pc, #100]	@ (8001058 <HAL_UART_MspInit+0xdc>)
 8000ff2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ff6:	4a18      	ldr	r2, [pc, #96]	@ (8001058 <HAL_UART_MspInit+0xdc>)
 8000ff8:	f043 0308 	orr.w	r3, r3, #8
 8000ffc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001000:	4b15      	ldr	r3, [pc, #84]	@ (8001058 <HAL_UART_MspInit+0xdc>)
 8001002:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001006:	f003 0308 	and.w	r3, r3, #8
 800100a:	60bb      	str	r3, [r7, #8]
 800100c:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800100e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001012:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001016:	2302      	movs	r3, #2
 8001018:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800101c:	2300      	movs	r3, #0
 800101e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001022:	2300      	movs	r3, #0
 8001024:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001028:	2307      	movs	r3, #7
 800102a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800102e:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8001032:	4619      	mov	r1, r3
 8001034:	4809      	ldr	r0, [pc, #36]	@ (800105c <HAL_UART_MspInit+0xe0>)
 8001036:	f003 fa49 	bl	80044cc <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 800103a:	2200      	movs	r2, #0
 800103c:	2100      	movs	r1, #0
 800103e:	2027      	movs	r0, #39	@ 0x27
 8001040:	f000 fb5f 	bl	8001702 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001044:	2027      	movs	r0, #39	@ 0x27
 8001046:	f000 fb76 	bl	8001736 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART3_MspInit 1 */

  }

}
 800104a:	bf00      	nop
 800104c:	37e0      	adds	r7, #224	@ 0xe0
 800104e:	46bd      	mov	sp, r7
 8001050:	bd80      	pop	{r7, pc}
 8001052:	bf00      	nop
 8001054:	40004800 	.word	0x40004800
 8001058:	58024400 	.word	0x58024400
 800105c:	58020c00 	.word	0x58020c00

08001060 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001060:	b480      	push	{r7}
 8001062:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001064:	bf00      	nop
 8001066:	e7fd      	b.n	8001064 <NMI_Handler+0x4>

08001068 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001068:	b480      	push	{r7}
 800106a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800106c:	bf00      	nop
 800106e:	e7fd      	b.n	800106c <HardFault_Handler+0x4>

08001070 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001070:	b480      	push	{r7}
 8001072:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001074:	bf00      	nop
 8001076:	e7fd      	b.n	8001074 <MemManage_Handler+0x4>

08001078 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001078:	b480      	push	{r7}
 800107a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800107c:	bf00      	nop
 800107e:	e7fd      	b.n	800107c <BusFault_Handler+0x4>

08001080 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001080:	b480      	push	{r7}
 8001082:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001084:	bf00      	nop
 8001086:	e7fd      	b.n	8001084 <UsageFault_Handler+0x4>

08001088 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001088:	b480      	push	{r7}
 800108a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800108c:	bf00      	nop
 800108e:	46bd      	mov	sp, r7
 8001090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001094:	4770      	bx	lr

08001096 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001096:	b480      	push	{r7}
 8001098:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800109a:	bf00      	nop
 800109c:	46bd      	mov	sp, r7
 800109e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a2:	4770      	bx	lr

080010a4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80010a4:	b480      	push	{r7}
 80010a6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80010a8:	bf00      	nop
 80010aa:	46bd      	mov	sp, r7
 80010ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b0:	4770      	bx	lr

080010b2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80010b2:	b580      	push	{r7, lr}
 80010b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80010b6:	f000 fa29 	bl	800150c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80010ba:	bf00      	nop
 80010bc:	bd80      	pop	{r7, pc}
	...

080010c0 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch1);
 80010c4:	4802      	ldr	r0, [pc, #8]	@ (80010d0 <DMA1_Stream0_IRQHandler+0x10>)
 80010c6:	f001 feef 	bl	8002ea8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 80010ca:	bf00      	nop
 80010cc:	bd80      	pop	{r7, pc}
 80010ce:	bf00      	nop
 80010d0:	240000d4 	.word	0x240000d4

080010d4 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch2);
 80010d8:	4802      	ldr	r0, [pc, #8]	@ (80010e4 <DMA1_Stream1_IRQHandler+0x10>)
 80010da:	f001 fee5 	bl	8002ea8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 80010de:	bf00      	nop
 80010e0:	bd80      	pop	{r7, pc}
 80010e2:	bf00      	nop
 80010e4:	2400014c 	.word	0x2400014c

080010e8 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch3);
 80010ec:	4802      	ldr	r0, [pc, #8]	@ (80010f8 <DMA1_Stream2_IRQHandler+0x10>)
 80010ee:	f001 fedb 	bl	8002ea8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 80010f2:	bf00      	nop
 80010f4:	bd80      	pop	{r7, pc}
 80010f6:	bf00      	nop
 80010f8:	240001c4 	.word	0x240001c4

080010fc <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch4);
 8001100:	4802      	ldr	r0, [pc, #8]	@ (800110c <DMA1_Stream3_IRQHandler+0x10>)
 8001102:	f001 fed1 	bl	8002ea8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8001106:	bf00      	nop
 8001108:	bd80      	pop	{r7, pc}
 800110a:	bf00      	nop
 800110c:	2400023c 	.word	0x2400023c

08001110 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001110:	b580      	push	{r7, lr}
 8001112:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001114:	4802      	ldr	r0, [pc, #8]	@ (8001120 <TIM2_IRQHandler+0x10>)
 8001116:	f006 fbfb 	bl	8007910 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800111a:	bf00      	nop
 800111c:	bd80      	pop	{r7, pc}
 800111e:	bf00      	nop
 8001120:	24000088 	.word	0x24000088

08001124 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001128:	4802      	ldr	r0, [pc, #8]	@ (8001134 <USART3_IRQHandler+0x10>)
 800112a:	f007 fbe9 	bl	8008900 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800112e:	bf00      	nop
 8001130:	bd80      	pop	{r7, pc}
 8001132:	bf00      	nop
 8001134:	240002b4 	.word	0x240002b4

08001138 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	b086      	sub	sp, #24
 800113c:	af00      	add	r7, sp, #0
 800113e:	60f8      	str	r0, [r7, #12]
 8001140:	60b9      	str	r1, [r7, #8]
 8001142:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001144:	2300      	movs	r3, #0
 8001146:	617b      	str	r3, [r7, #20]
 8001148:	e00a      	b.n	8001160 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800114a:	f3af 8000 	nop.w
 800114e:	4601      	mov	r1, r0
 8001150:	68bb      	ldr	r3, [r7, #8]
 8001152:	1c5a      	adds	r2, r3, #1
 8001154:	60ba      	str	r2, [r7, #8]
 8001156:	b2ca      	uxtb	r2, r1
 8001158:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800115a:	697b      	ldr	r3, [r7, #20]
 800115c:	3301      	adds	r3, #1
 800115e:	617b      	str	r3, [r7, #20]
 8001160:	697a      	ldr	r2, [r7, #20]
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	429a      	cmp	r2, r3
 8001166:	dbf0      	blt.n	800114a <_read+0x12>
  }

  return len;
 8001168:	687b      	ldr	r3, [r7, #4]
}
 800116a:	4618      	mov	r0, r3
 800116c:	3718      	adds	r7, #24
 800116e:	46bd      	mov	sp, r7
 8001170:	bd80      	pop	{r7, pc}

08001172 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001172:	b580      	push	{r7, lr}
 8001174:	b086      	sub	sp, #24
 8001176:	af00      	add	r7, sp, #0
 8001178:	60f8      	str	r0, [r7, #12]
 800117a:	60b9      	str	r1, [r7, #8]
 800117c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800117e:	2300      	movs	r3, #0
 8001180:	617b      	str	r3, [r7, #20]
 8001182:	e009      	b.n	8001198 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001184:	68bb      	ldr	r3, [r7, #8]
 8001186:	1c5a      	adds	r2, r3, #1
 8001188:	60ba      	str	r2, [r7, #8]
 800118a:	781b      	ldrb	r3, [r3, #0]
 800118c:	4618      	mov	r0, r3
 800118e:	f7ff fd59 	bl	8000c44 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001192:	697b      	ldr	r3, [r7, #20]
 8001194:	3301      	adds	r3, #1
 8001196:	617b      	str	r3, [r7, #20]
 8001198:	697a      	ldr	r2, [r7, #20]
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	429a      	cmp	r2, r3
 800119e:	dbf1      	blt.n	8001184 <_write+0x12>
  }
  return len;
 80011a0:	687b      	ldr	r3, [r7, #4]
}
 80011a2:	4618      	mov	r0, r3
 80011a4:	3718      	adds	r7, #24
 80011a6:	46bd      	mov	sp, r7
 80011a8:	bd80      	pop	{r7, pc}

080011aa <_close>:

int _close(int file)
{
 80011aa:	b480      	push	{r7}
 80011ac:	b083      	sub	sp, #12
 80011ae:	af00      	add	r7, sp, #0
 80011b0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80011b2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80011b6:	4618      	mov	r0, r3
 80011b8:	370c      	adds	r7, #12
 80011ba:	46bd      	mov	sp, r7
 80011bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c0:	4770      	bx	lr

080011c2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80011c2:	b480      	push	{r7}
 80011c4:	b083      	sub	sp, #12
 80011c6:	af00      	add	r7, sp, #0
 80011c8:	6078      	str	r0, [r7, #4]
 80011ca:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80011cc:	683b      	ldr	r3, [r7, #0]
 80011ce:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80011d2:	605a      	str	r2, [r3, #4]
  return 0;
 80011d4:	2300      	movs	r3, #0
}
 80011d6:	4618      	mov	r0, r3
 80011d8:	370c      	adds	r7, #12
 80011da:	46bd      	mov	sp, r7
 80011dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e0:	4770      	bx	lr

080011e2 <_isatty>:

int _isatty(int file)
{
 80011e2:	b480      	push	{r7}
 80011e4:	b083      	sub	sp, #12
 80011e6:	af00      	add	r7, sp, #0
 80011e8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80011ea:	2301      	movs	r3, #1
}
 80011ec:	4618      	mov	r0, r3
 80011ee:	370c      	adds	r7, #12
 80011f0:	46bd      	mov	sp, r7
 80011f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f6:	4770      	bx	lr

080011f8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80011f8:	b480      	push	{r7}
 80011fa:	b085      	sub	sp, #20
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	60f8      	str	r0, [r7, #12]
 8001200:	60b9      	str	r1, [r7, #8]
 8001202:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001204:	2300      	movs	r3, #0
}
 8001206:	4618      	mov	r0, r3
 8001208:	3714      	adds	r7, #20
 800120a:	46bd      	mov	sp, r7
 800120c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001210:	4770      	bx	lr
	...

08001214 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	b086      	sub	sp, #24
 8001218:	af00      	add	r7, sp, #0
 800121a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800121c:	4a14      	ldr	r2, [pc, #80]	@ (8001270 <_sbrk+0x5c>)
 800121e:	4b15      	ldr	r3, [pc, #84]	@ (8001274 <_sbrk+0x60>)
 8001220:	1ad3      	subs	r3, r2, r3
 8001222:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001224:	697b      	ldr	r3, [r7, #20]
 8001226:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001228:	4b13      	ldr	r3, [pc, #76]	@ (8001278 <_sbrk+0x64>)
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	2b00      	cmp	r3, #0
 800122e:	d102      	bne.n	8001236 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001230:	4b11      	ldr	r3, [pc, #68]	@ (8001278 <_sbrk+0x64>)
 8001232:	4a12      	ldr	r2, [pc, #72]	@ (800127c <_sbrk+0x68>)
 8001234:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001236:	4b10      	ldr	r3, [pc, #64]	@ (8001278 <_sbrk+0x64>)
 8001238:	681a      	ldr	r2, [r3, #0]
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	4413      	add	r3, r2
 800123e:	693a      	ldr	r2, [r7, #16]
 8001240:	429a      	cmp	r2, r3
 8001242:	d207      	bcs.n	8001254 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001244:	f009 fb94 	bl	800a970 <__errno>
 8001248:	4603      	mov	r3, r0
 800124a:	220c      	movs	r2, #12
 800124c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800124e:	f04f 33ff 	mov.w	r3, #4294967295
 8001252:	e009      	b.n	8001268 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001254:	4b08      	ldr	r3, [pc, #32]	@ (8001278 <_sbrk+0x64>)
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800125a:	4b07      	ldr	r3, [pc, #28]	@ (8001278 <_sbrk+0x64>)
 800125c:	681a      	ldr	r2, [r3, #0]
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	4413      	add	r3, r2
 8001262:	4a05      	ldr	r2, [pc, #20]	@ (8001278 <_sbrk+0x64>)
 8001264:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001266:	68fb      	ldr	r3, [r7, #12]
}
 8001268:	4618      	mov	r0, r3
 800126a:	3718      	adds	r7, #24
 800126c:	46bd      	mov	sp, r7
 800126e:	bd80      	pop	{r7, pc}
 8001270:	24050000 	.word	0x24050000
 8001274:	00000400 	.word	0x00000400
 8001278:	24000450 	.word	0x24000450
 800127c:	240005a8 	.word	0x240005a8

08001280 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001280:	b480      	push	{r7}
 8001282:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001284:	4b3e      	ldr	r3, [pc, #248]	@ (8001380 <SystemInit+0x100>)
 8001286:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800128a:	4a3d      	ldr	r2, [pc, #244]	@ (8001380 <SystemInit+0x100>)
 800128c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001290:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001294:	4b3b      	ldr	r3, [pc, #236]	@ (8001384 <SystemInit+0x104>)
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	f003 030f 	and.w	r3, r3, #15
 800129c:	2b06      	cmp	r3, #6
 800129e:	d807      	bhi.n	80012b0 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80012a0:	4b38      	ldr	r3, [pc, #224]	@ (8001384 <SystemInit+0x104>)
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	f023 030f 	bic.w	r3, r3, #15
 80012a8:	4a36      	ldr	r2, [pc, #216]	@ (8001384 <SystemInit+0x104>)
 80012aa:	f043 0307 	orr.w	r3, r3, #7
 80012ae:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80012b0:	4b35      	ldr	r3, [pc, #212]	@ (8001388 <SystemInit+0x108>)
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	4a34      	ldr	r2, [pc, #208]	@ (8001388 <SystemInit+0x108>)
 80012b6:	f043 0301 	orr.w	r3, r3, #1
 80012ba:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80012bc:	4b32      	ldr	r3, [pc, #200]	@ (8001388 <SystemInit+0x108>)
 80012be:	2200      	movs	r2, #0
 80012c0:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80012c2:	4b31      	ldr	r3, [pc, #196]	@ (8001388 <SystemInit+0x108>)
 80012c4:	681a      	ldr	r2, [r3, #0]
 80012c6:	4930      	ldr	r1, [pc, #192]	@ (8001388 <SystemInit+0x108>)
 80012c8:	4b30      	ldr	r3, [pc, #192]	@ (800138c <SystemInit+0x10c>)
 80012ca:	4013      	ands	r3, r2
 80012cc:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80012ce:	4b2d      	ldr	r3, [pc, #180]	@ (8001384 <SystemInit+0x104>)
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	f003 0308 	and.w	r3, r3, #8
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d007      	beq.n	80012ea <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80012da:	4b2a      	ldr	r3, [pc, #168]	@ (8001384 <SystemInit+0x104>)
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	f023 030f 	bic.w	r3, r3, #15
 80012e2:	4a28      	ldr	r2, [pc, #160]	@ (8001384 <SystemInit+0x104>)
 80012e4:	f043 0307 	orr.w	r3, r3, #7
 80012e8:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80012ea:	4b27      	ldr	r3, [pc, #156]	@ (8001388 <SystemInit+0x108>)
 80012ec:	2200      	movs	r2, #0
 80012ee:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 80012f0:	4b25      	ldr	r3, [pc, #148]	@ (8001388 <SystemInit+0x108>)
 80012f2:	2200      	movs	r2, #0
 80012f4:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 80012f6:	4b24      	ldr	r3, [pc, #144]	@ (8001388 <SystemInit+0x108>)
 80012f8:	2200      	movs	r2, #0
 80012fa:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 80012fc:	4b22      	ldr	r3, [pc, #136]	@ (8001388 <SystemInit+0x108>)
 80012fe:	4a24      	ldr	r2, [pc, #144]	@ (8001390 <SystemInit+0x110>)
 8001300:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8001302:	4b21      	ldr	r3, [pc, #132]	@ (8001388 <SystemInit+0x108>)
 8001304:	4a23      	ldr	r2, [pc, #140]	@ (8001394 <SystemInit+0x114>)
 8001306:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8001308:	4b1f      	ldr	r3, [pc, #124]	@ (8001388 <SystemInit+0x108>)
 800130a:	4a23      	ldr	r2, [pc, #140]	@ (8001398 <SystemInit+0x118>)
 800130c:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800130e:	4b1e      	ldr	r3, [pc, #120]	@ (8001388 <SystemInit+0x108>)
 8001310:	2200      	movs	r2, #0
 8001312:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8001314:	4b1c      	ldr	r3, [pc, #112]	@ (8001388 <SystemInit+0x108>)
 8001316:	4a20      	ldr	r2, [pc, #128]	@ (8001398 <SystemInit+0x118>)
 8001318:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800131a:	4b1b      	ldr	r3, [pc, #108]	@ (8001388 <SystemInit+0x108>)
 800131c:	2200      	movs	r2, #0
 800131e:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8001320:	4b19      	ldr	r3, [pc, #100]	@ (8001388 <SystemInit+0x108>)
 8001322:	4a1d      	ldr	r2, [pc, #116]	@ (8001398 <SystemInit+0x118>)
 8001324:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8001326:	4b18      	ldr	r3, [pc, #96]	@ (8001388 <SystemInit+0x108>)
 8001328:	2200      	movs	r2, #0
 800132a:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800132c:	4b16      	ldr	r3, [pc, #88]	@ (8001388 <SystemInit+0x108>)
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	4a15      	ldr	r2, [pc, #84]	@ (8001388 <SystemInit+0x108>)
 8001332:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001336:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001338:	4b13      	ldr	r3, [pc, #76]	@ (8001388 <SystemInit+0x108>)
 800133a:	2200      	movs	r2, #0
 800133c:	661a      	str	r2, [r3, #96]	@ 0x60
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 800133e:	4b12      	ldr	r3, [pc, #72]	@ (8001388 <SystemInit+0x108>)
 8001340:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001344:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001348:	2b00      	cmp	r3, #0
 800134a:	d113      	bne.n	8001374 <SystemInit+0xf4>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 800134c:	4b0e      	ldr	r3, [pc, #56]	@ (8001388 <SystemInit+0x108>)
 800134e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001352:	4a0d      	ldr	r2, [pc, #52]	@ (8001388 <SystemInit+0x108>)
 8001354:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001358:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800135c:	4b0f      	ldr	r3, [pc, #60]	@ (800139c <SystemInit+0x11c>)
 800135e:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8001362:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8001364:	4b08      	ldr	r3, [pc, #32]	@ (8001388 <SystemInit+0x108>)
 8001366:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800136a:	4a07      	ldr	r2, [pc, #28]	@ (8001388 <SystemInit+0x108>)
 800136c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001370:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8001374:	bf00      	nop
 8001376:	46bd      	mov	sp, r7
 8001378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800137c:	4770      	bx	lr
 800137e:	bf00      	nop
 8001380:	e000ed00 	.word	0xe000ed00
 8001384:	52002000 	.word	0x52002000
 8001388:	58024400 	.word	0x58024400
 800138c:	eaf6ed7f 	.word	0xeaf6ed7f
 8001390:	02020200 	.word	0x02020200
 8001394:	01ff0000 	.word	0x01ff0000
 8001398:	01010280 	.word	0x01010280
 800139c:	52004000 	.word	0x52004000

080013a0 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 80013a0:	b480      	push	{r7}
 80013a2:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 80013a4:	4b09      	ldr	r3, [pc, #36]	@ (80013cc <ExitRun0Mode+0x2c>)
 80013a6:	68db      	ldr	r3, [r3, #12]
 80013a8:	4a08      	ldr	r2, [pc, #32]	@ (80013cc <ExitRun0Mode+0x2c>)
 80013aa:	f043 0302 	orr.w	r3, r3, #2
 80013ae:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 80013b0:	bf00      	nop
 80013b2:	4b06      	ldr	r3, [pc, #24]	@ (80013cc <ExitRun0Mode+0x2c>)
 80013b4:	685b      	ldr	r3, [r3, #4]
 80013b6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d0f9      	beq.n	80013b2 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 80013be:	bf00      	nop
 80013c0:	bf00      	nop
 80013c2:	46bd      	mov	sp, r7
 80013c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c8:	4770      	bx	lr
 80013ca:	bf00      	nop
 80013cc:	58024800 	.word	0x58024800

080013d0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80013d0:	f8df d038 	ldr.w	sp, [pc, #56]	@ 800140c <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 80013d4:	f7ff ffe4 	bl	80013a0 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 80013d8:	f7ff ff52 	bl	8001280 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80013dc:	480c      	ldr	r0, [pc, #48]	@ (8001410 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80013de:	490d      	ldr	r1, [pc, #52]	@ (8001414 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80013e0:	4a0d      	ldr	r2, [pc, #52]	@ (8001418 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80013e2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80013e4:	e002      	b.n	80013ec <LoopCopyDataInit>

080013e6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80013e6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80013e8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80013ea:	3304      	adds	r3, #4

080013ec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80013ec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80013ee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80013f0:	d3f9      	bcc.n	80013e6 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80013f2:	4a0a      	ldr	r2, [pc, #40]	@ (800141c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80013f4:	4c0a      	ldr	r4, [pc, #40]	@ (8001420 <LoopFillZerobss+0x22>)
  movs r3, #0
 80013f6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80013f8:	e001      	b.n	80013fe <LoopFillZerobss>

080013fa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80013fa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80013fc:	3204      	adds	r2, #4

080013fe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80013fe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001400:	d3fb      	bcc.n	80013fa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001402:	f009 fabb 	bl	800a97c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001406:	f7ff f969 	bl	80006dc <main>
  bx  lr
 800140a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800140c:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 8001410:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001414:	2400006c 	.word	0x2400006c
  ldr r2, =_sidata
 8001418:	0800b49c 	.word	0x0800b49c
  ldr r2, =_sbss
 800141c:	2400006c 	.word	0x2400006c
  ldr r4, =_ebss
 8001420:	240005a4 	.word	0x240005a4

08001424 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001424:	e7fe      	b.n	8001424 <ADC3_IRQHandler>
	...

08001428 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001428:	b580      	push	{r7, lr}
 800142a:	b082      	sub	sp, #8
 800142c:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800142e:	2003      	movs	r0, #3
 8001430:	f000 f95c 	bl	80016ec <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001434:	f003 ffbc 	bl	80053b0 <HAL_RCC_GetSysClockFreq>
 8001438:	4602      	mov	r2, r0
 800143a:	4b15      	ldr	r3, [pc, #84]	@ (8001490 <HAL_Init+0x68>)
 800143c:	699b      	ldr	r3, [r3, #24]
 800143e:	0a1b      	lsrs	r3, r3, #8
 8001440:	f003 030f 	and.w	r3, r3, #15
 8001444:	4913      	ldr	r1, [pc, #76]	@ (8001494 <HAL_Init+0x6c>)
 8001446:	5ccb      	ldrb	r3, [r1, r3]
 8001448:	f003 031f 	and.w	r3, r3, #31
 800144c:	fa22 f303 	lsr.w	r3, r2, r3
 8001450:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001452:	4b0f      	ldr	r3, [pc, #60]	@ (8001490 <HAL_Init+0x68>)
 8001454:	699b      	ldr	r3, [r3, #24]
 8001456:	f003 030f 	and.w	r3, r3, #15
 800145a:	4a0e      	ldr	r2, [pc, #56]	@ (8001494 <HAL_Init+0x6c>)
 800145c:	5cd3      	ldrb	r3, [r2, r3]
 800145e:	f003 031f 	and.w	r3, r3, #31
 8001462:	687a      	ldr	r2, [r7, #4]
 8001464:	fa22 f303 	lsr.w	r3, r2, r3
 8001468:	4a0b      	ldr	r2, [pc, #44]	@ (8001498 <HAL_Init+0x70>)
 800146a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800146c:	4a0b      	ldr	r2, [pc, #44]	@ (800149c <HAL_Init+0x74>)
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001472:	2000      	movs	r0, #0
 8001474:	f000 f814 	bl	80014a0 <HAL_InitTick>
 8001478:	4603      	mov	r3, r0
 800147a:	2b00      	cmp	r3, #0
 800147c:	d001      	beq.n	8001482 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800147e:	2301      	movs	r3, #1
 8001480:	e002      	b.n	8001488 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001482:	f7ff fc23 	bl	8000ccc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001486:	2300      	movs	r3, #0
}
 8001488:	4618      	mov	r0, r3
 800148a:	3708      	adds	r7, #8
 800148c:	46bd      	mov	sp, r7
 800148e:	bd80      	pop	{r7, pc}
 8001490:	58024400 	.word	0x58024400
 8001494:	0800b418 	.word	0x0800b418
 8001498:	24000004 	.word	0x24000004
 800149c:	24000000 	.word	0x24000000

080014a0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	b082      	sub	sp, #8
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80014a8:	4b15      	ldr	r3, [pc, #84]	@ (8001500 <HAL_InitTick+0x60>)
 80014aa:	781b      	ldrb	r3, [r3, #0]
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d101      	bne.n	80014b4 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 80014b0:	2301      	movs	r3, #1
 80014b2:	e021      	b.n	80014f8 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80014b4:	4b13      	ldr	r3, [pc, #76]	@ (8001504 <HAL_InitTick+0x64>)
 80014b6:	681a      	ldr	r2, [r3, #0]
 80014b8:	4b11      	ldr	r3, [pc, #68]	@ (8001500 <HAL_InitTick+0x60>)
 80014ba:	781b      	ldrb	r3, [r3, #0]
 80014bc:	4619      	mov	r1, r3
 80014be:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80014c2:	fbb3 f3f1 	udiv	r3, r3, r1
 80014c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80014ca:	4618      	mov	r0, r3
 80014cc:	f000 f941 	bl	8001752 <HAL_SYSTICK_Config>
 80014d0:	4603      	mov	r3, r0
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d001      	beq.n	80014da <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80014d6:	2301      	movs	r3, #1
 80014d8:	e00e      	b.n	80014f8 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	2b0f      	cmp	r3, #15
 80014de:	d80a      	bhi.n	80014f6 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80014e0:	2200      	movs	r2, #0
 80014e2:	6879      	ldr	r1, [r7, #4]
 80014e4:	f04f 30ff 	mov.w	r0, #4294967295
 80014e8:	f000 f90b 	bl	8001702 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80014ec:	4a06      	ldr	r2, [pc, #24]	@ (8001508 <HAL_InitTick+0x68>)
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80014f2:	2300      	movs	r3, #0
 80014f4:	e000      	b.n	80014f8 <HAL_InitTick+0x58>
    return HAL_ERROR;
 80014f6:	2301      	movs	r3, #1
}
 80014f8:	4618      	mov	r0, r3
 80014fa:	3708      	adds	r7, #8
 80014fc:	46bd      	mov	sp, r7
 80014fe:	bd80      	pop	{r7, pc}
 8001500:	2400000c 	.word	0x2400000c
 8001504:	24000000 	.word	0x24000000
 8001508:	24000008 	.word	0x24000008

0800150c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800150c:	b480      	push	{r7}
 800150e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001510:	4b06      	ldr	r3, [pc, #24]	@ (800152c <HAL_IncTick+0x20>)
 8001512:	781b      	ldrb	r3, [r3, #0]
 8001514:	461a      	mov	r2, r3
 8001516:	4b06      	ldr	r3, [pc, #24]	@ (8001530 <HAL_IncTick+0x24>)
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	4413      	add	r3, r2
 800151c:	4a04      	ldr	r2, [pc, #16]	@ (8001530 <HAL_IncTick+0x24>)
 800151e:	6013      	str	r3, [r2, #0]
}
 8001520:	bf00      	nop
 8001522:	46bd      	mov	sp, r7
 8001524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001528:	4770      	bx	lr
 800152a:	bf00      	nop
 800152c:	2400000c 	.word	0x2400000c
 8001530:	24000454 	.word	0x24000454

08001534 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001534:	b480      	push	{r7}
 8001536:	af00      	add	r7, sp, #0
  return uwTick;
 8001538:	4b03      	ldr	r3, [pc, #12]	@ (8001548 <HAL_GetTick+0x14>)
 800153a:	681b      	ldr	r3, [r3, #0]
}
 800153c:	4618      	mov	r0, r3
 800153e:	46bd      	mov	sp, r7
 8001540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001544:	4770      	bx	lr
 8001546:	bf00      	nop
 8001548:	24000454 	.word	0x24000454

0800154c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800154c:	b480      	push	{r7}
 800154e:	b085      	sub	sp, #20
 8001550:	af00      	add	r7, sp, #0
 8001552:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	f003 0307 	and.w	r3, r3, #7
 800155a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800155c:	4b0b      	ldr	r3, [pc, #44]	@ (800158c <__NVIC_SetPriorityGrouping+0x40>)
 800155e:	68db      	ldr	r3, [r3, #12]
 8001560:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001562:	68ba      	ldr	r2, [r7, #8]
 8001564:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001568:	4013      	ands	r3, r2
 800156a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800156c:	68fb      	ldr	r3, [r7, #12]
 800156e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001570:	68bb      	ldr	r3, [r7, #8]
 8001572:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001574:	4b06      	ldr	r3, [pc, #24]	@ (8001590 <__NVIC_SetPriorityGrouping+0x44>)
 8001576:	4313      	orrs	r3, r2
 8001578:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800157a:	4a04      	ldr	r2, [pc, #16]	@ (800158c <__NVIC_SetPriorityGrouping+0x40>)
 800157c:	68bb      	ldr	r3, [r7, #8]
 800157e:	60d3      	str	r3, [r2, #12]
}
 8001580:	bf00      	nop
 8001582:	3714      	adds	r7, #20
 8001584:	46bd      	mov	sp, r7
 8001586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800158a:	4770      	bx	lr
 800158c:	e000ed00 	.word	0xe000ed00
 8001590:	05fa0000 	.word	0x05fa0000

08001594 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001594:	b480      	push	{r7}
 8001596:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001598:	4b04      	ldr	r3, [pc, #16]	@ (80015ac <__NVIC_GetPriorityGrouping+0x18>)
 800159a:	68db      	ldr	r3, [r3, #12]
 800159c:	0a1b      	lsrs	r3, r3, #8
 800159e:	f003 0307 	and.w	r3, r3, #7
}
 80015a2:	4618      	mov	r0, r3
 80015a4:	46bd      	mov	sp, r7
 80015a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015aa:	4770      	bx	lr
 80015ac:	e000ed00 	.word	0xe000ed00

080015b0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80015b0:	b480      	push	{r7}
 80015b2:	b083      	sub	sp, #12
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	4603      	mov	r3, r0
 80015b8:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80015ba:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80015be:	2b00      	cmp	r3, #0
 80015c0:	db0b      	blt.n	80015da <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80015c2:	88fb      	ldrh	r3, [r7, #6]
 80015c4:	f003 021f 	and.w	r2, r3, #31
 80015c8:	4907      	ldr	r1, [pc, #28]	@ (80015e8 <__NVIC_EnableIRQ+0x38>)
 80015ca:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80015ce:	095b      	lsrs	r3, r3, #5
 80015d0:	2001      	movs	r0, #1
 80015d2:	fa00 f202 	lsl.w	r2, r0, r2
 80015d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80015da:	bf00      	nop
 80015dc:	370c      	adds	r7, #12
 80015de:	46bd      	mov	sp, r7
 80015e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e4:	4770      	bx	lr
 80015e6:	bf00      	nop
 80015e8:	e000e100 	.word	0xe000e100

080015ec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80015ec:	b480      	push	{r7}
 80015ee:	b083      	sub	sp, #12
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	4603      	mov	r3, r0
 80015f4:	6039      	str	r1, [r7, #0]
 80015f6:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80015f8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	db0a      	blt.n	8001616 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001600:	683b      	ldr	r3, [r7, #0]
 8001602:	b2da      	uxtb	r2, r3
 8001604:	490c      	ldr	r1, [pc, #48]	@ (8001638 <__NVIC_SetPriority+0x4c>)
 8001606:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800160a:	0112      	lsls	r2, r2, #4
 800160c:	b2d2      	uxtb	r2, r2
 800160e:	440b      	add	r3, r1
 8001610:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001614:	e00a      	b.n	800162c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001616:	683b      	ldr	r3, [r7, #0]
 8001618:	b2da      	uxtb	r2, r3
 800161a:	4908      	ldr	r1, [pc, #32]	@ (800163c <__NVIC_SetPriority+0x50>)
 800161c:	88fb      	ldrh	r3, [r7, #6]
 800161e:	f003 030f 	and.w	r3, r3, #15
 8001622:	3b04      	subs	r3, #4
 8001624:	0112      	lsls	r2, r2, #4
 8001626:	b2d2      	uxtb	r2, r2
 8001628:	440b      	add	r3, r1
 800162a:	761a      	strb	r2, [r3, #24]
}
 800162c:	bf00      	nop
 800162e:	370c      	adds	r7, #12
 8001630:	46bd      	mov	sp, r7
 8001632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001636:	4770      	bx	lr
 8001638:	e000e100 	.word	0xe000e100
 800163c:	e000ed00 	.word	0xe000ed00

08001640 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001640:	b480      	push	{r7}
 8001642:	b089      	sub	sp, #36	@ 0x24
 8001644:	af00      	add	r7, sp, #0
 8001646:	60f8      	str	r0, [r7, #12]
 8001648:	60b9      	str	r1, [r7, #8]
 800164a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800164c:	68fb      	ldr	r3, [r7, #12]
 800164e:	f003 0307 	and.w	r3, r3, #7
 8001652:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001654:	69fb      	ldr	r3, [r7, #28]
 8001656:	f1c3 0307 	rsb	r3, r3, #7
 800165a:	2b04      	cmp	r3, #4
 800165c:	bf28      	it	cs
 800165e:	2304      	movcs	r3, #4
 8001660:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001662:	69fb      	ldr	r3, [r7, #28]
 8001664:	3304      	adds	r3, #4
 8001666:	2b06      	cmp	r3, #6
 8001668:	d902      	bls.n	8001670 <NVIC_EncodePriority+0x30>
 800166a:	69fb      	ldr	r3, [r7, #28]
 800166c:	3b03      	subs	r3, #3
 800166e:	e000      	b.n	8001672 <NVIC_EncodePriority+0x32>
 8001670:	2300      	movs	r3, #0
 8001672:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001674:	f04f 32ff 	mov.w	r2, #4294967295
 8001678:	69bb      	ldr	r3, [r7, #24]
 800167a:	fa02 f303 	lsl.w	r3, r2, r3
 800167e:	43da      	mvns	r2, r3
 8001680:	68bb      	ldr	r3, [r7, #8]
 8001682:	401a      	ands	r2, r3
 8001684:	697b      	ldr	r3, [r7, #20]
 8001686:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001688:	f04f 31ff 	mov.w	r1, #4294967295
 800168c:	697b      	ldr	r3, [r7, #20]
 800168e:	fa01 f303 	lsl.w	r3, r1, r3
 8001692:	43d9      	mvns	r1, r3
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001698:	4313      	orrs	r3, r2
         );
}
 800169a:	4618      	mov	r0, r3
 800169c:	3724      	adds	r7, #36	@ 0x24
 800169e:	46bd      	mov	sp, r7
 80016a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a4:	4770      	bx	lr
	...

080016a8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80016a8:	b580      	push	{r7, lr}
 80016aa:	b082      	sub	sp, #8
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	3b01      	subs	r3, #1
 80016b4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80016b8:	d301      	bcc.n	80016be <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80016ba:	2301      	movs	r3, #1
 80016bc:	e00f      	b.n	80016de <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80016be:	4a0a      	ldr	r2, [pc, #40]	@ (80016e8 <SysTick_Config+0x40>)
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	3b01      	subs	r3, #1
 80016c4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80016c6:	210f      	movs	r1, #15
 80016c8:	f04f 30ff 	mov.w	r0, #4294967295
 80016cc:	f7ff ff8e 	bl	80015ec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80016d0:	4b05      	ldr	r3, [pc, #20]	@ (80016e8 <SysTick_Config+0x40>)
 80016d2:	2200      	movs	r2, #0
 80016d4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80016d6:	4b04      	ldr	r3, [pc, #16]	@ (80016e8 <SysTick_Config+0x40>)
 80016d8:	2207      	movs	r2, #7
 80016da:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80016dc:	2300      	movs	r3, #0
}
 80016de:	4618      	mov	r0, r3
 80016e0:	3708      	adds	r7, #8
 80016e2:	46bd      	mov	sp, r7
 80016e4:	bd80      	pop	{r7, pc}
 80016e6:	bf00      	nop
 80016e8:	e000e010 	.word	0xe000e010

080016ec <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b082      	sub	sp, #8
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80016f4:	6878      	ldr	r0, [r7, #4]
 80016f6:	f7ff ff29 	bl	800154c <__NVIC_SetPriorityGrouping>
}
 80016fa:	bf00      	nop
 80016fc:	3708      	adds	r7, #8
 80016fe:	46bd      	mov	sp, r7
 8001700:	bd80      	pop	{r7, pc}

08001702 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001702:	b580      	push	{r7, lr}
 8001704:	b086      	sub	sp, #24
 8001706:	af00      	add	r7, sp, #0
 8001708:	4603      	mov	r3, r0
 800170a:	60b9      	str	r1, [r7, #8]
 800170c:	607a      	str	r2, [r7, #4]
 800170e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001710:	f7ff ff40 	bl	8001594 <__NVIC_GetPriorityGrouping>
 8001714:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001716:	687a      	ldr	r2, [r7, #4]
 8001718:	68b9      	ldr	r1, [r7, #8]
 800171a:	6978      	ldr	r0, [r7, #20]
 800171c:	f7ff ff90 	bl	8001640 <NVIC_EncodePriority>
 8001720:	4602      	mov	r2, r0
 8001722:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001726:	4611      	mov	r1, r2
 8001728:	4618      	mov	r0, r3
 800172a:	f7ff ff5f 	bl	80015ec <__NVIC_SetPriority>
}
 800172e:	bf00      	nop
 8001730:	3718      	adds	r7, #24
 8001732:	46bd      	mov	sp, r7
 8001734:	bd80      	pop	{r7, pc}

08001736 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001736:	b580      	push	{r7, lr}
 8001738:	b082      	sub	sp, #8
 800173a:	af00      	add	r7, sp, #0
 800173c:	4603      	mov	r3, r0
 800173e:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001740:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001744:	4618      	mov	r0, r3
 8001746:	f7ff ff33 	bl	80015b0 <__NVIC_EnableIRQ>
}
 800174a:	bf00      	nop
 800174c:	3708      	adds	r7, #8
 800174e:	46bd      	mov	sp, r7
 8001750:	bd80      	pop	{r7, pc}

08001752 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001752:	b580      	push	{r7, lr}
 8001754:	b082      	sub	sp, #8
 8001756:	af00      	add	r7, sp, #0
 8001758:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800175a:	6878      	ldr	r0, [r7, #4]
 800175c:	f7ff ffa4 	bl	80016a8 <SysTick_Config>
 8001760:	4603      	mov	r3, r0
}
 8001762:	4618      	mov	r0, r3
 8001764:	3708      	adds	r7, #8
 8001766:	46bd      	mov	sp, r7
 8001768:	bd80      	pop	{r7, pc}
	...

0800176c <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 800176c:	b480      	push	{r7}
 800176e:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8001770:	f3bf 8f5f 	dmb	sy
}
 8001774:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8001776:	4b07      	ldr	r3, [pc, #28]	@ (8001794 <HAL_MPU_Disable+0x28>)
 8001778:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800177a:	4a06      	ldr	r2, [pc, #24]	@ (8001794 <HAL_MPU_Disable+0x28>)
 800177c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001780:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8001782:	4b05      	ldr	r3, [pc, #20]	@ (8001798 <HAL_MPU_Disable+0x2c>)
 8001784:	2200      	movs	r2, #0
 8001786:	605a      	str	r2, [r3, #4]
}
 8001788:	bf00      	nop
 800178a:	46bd      	mov	sp, r7
 800178c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001790:	4770      	bx	lr
 8001792:	bf00      	nop
 8001794:	e000ed00 	.word	0xe000ed00
 8001798:	e000ed90 	.word	0xe000ed90

0800179c <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 800179c:	b480      	push	{r7}
 800179e:	b083      	sub	sp, #12
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 80017a4:	4a0b      	ldr	r2, [pc, #44]	@ (80017d4 <HAL_MPU_Enable+0x38>)
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	f043 0301 	orr.w	r3, r3, #1
 80017ac:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 80017ae:	4b0a      	ldr	r3, [pc, #40]	@ (80017d8 <HAL_MPU_Enable+0x3c>)
 80017b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017b2:	4a09      	ldr	r2, [pc, #36]	@ (80017d8 <HAL_MPU_Enable+0x3c>)
 80017b4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80017b8:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 80017ba:	f3bf 8f4f 	dsb	sy
}
 80017be:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80017c0:	f3bf 8f6f 	isb	sy
}
 80017c4:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 80017c6:	bf00      	nop
 80017c8:	370c      	adds	r7, #12
 80017ca:	46bd      	mov	sp, r7
 80017cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d0:	4770      	bx	lr
 80017d2:	bf00      	nop
 80017d4:	e000ed90 	.word	0xe000ed90
 80017d8:	e000ed00 	.word	0xe000ed00

080017dc <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 80017dc:	b480      	push	{r7}
 80017de:	b083      	sub	sp, #12
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	785a      	ldrb	r2, [r3, #1]
 80017e8:	4b1b      	ldr	r3, [pc, #108]	@ (8001858 <HAL_MPU_ConfigRegion+0x7c>)
 80017ea:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 80017ec:	4b1a      	ldr	r3, [pc, #104]	@ (8001858 <HAL_MPU_ConfigRegion+0x7c>)
 80017ee:	691b      	ldr	r3, [r3, #16]
 80017f0:	4a19      	ldr	r2, [pc, #100]	@ (8001858 <HAL_MPU_ConfigRegion+0x7c>)
 80017f2:	f023 0301 	bic.w	r3, r3, #1
 80017f6:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 80017f8:	4a17      	ldr	r2, [pc, #92]	@ (8001858 <HAL_MPU_ConfigRegion+0x7c>)
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	685b      	ldr	r3, [r3, #4]
 80017fe:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	7b1b      	ldrb	r3, [r3, #12]
 8001804:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	7adb      	ldrb	r3, [r3, #11]
 800180a:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800180c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	7a9b      	ldrb	r3, [r3, #10]
 8001812:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001814:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	7b5b      	ldrb	r3, [r3, #13]
 800181a:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800181c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	7b9b      	ldrb	r3, [r3, #14]
 8001822:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001824:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	7bdb      	ldrb	r3, [r3, #15]
 800182a:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800182c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	7a5b      	ldrb	r3, [r3, #9]
 8001832:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001834:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	7a1b      	ldrb	r3, [r3, #8]
 800183a:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 800183c:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 800183e:	687a      	ldr	r2, [r7, #4]
 8001840:	7812      	ldrb	r2, [r2, #0]
 8001842:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001844:	4a04      	ldr	r2, [pc, #16]	@ (8001858 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001846:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001848:	6113      	str	r3, [r2, #16]
}
 800184a:	bf00      	nop
 800184c:	370c      	adds	r7, #12
 800184e:	46bd      	mov	sp, r7
 8001850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001854:	4770      	bx	lr
 8001856:	bf00      	nop
 8001858:	e000ed90 	.word	0xe000ed90

0800185c <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800185c:	b580      	push	{r7, lr}
 800185e:	b086      	sub	sp, #24
 8001860:	af00      	add	r7, sp, #0
 8001862:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8001864:	f7ff fe66 	bl	8001534 <HAL_GetTick>
 8001868:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	2b00      	cmp	r3, #0
 800186e:	d101      	bne.n	8001874 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8001870:	2301      	movs	r3, #1
 8001872:	e312      	b.n	8001e9a <HAL_DMA_Init+0x63e>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	4a66      	ldr	r2, [pc, #408]	@ (8001a14 <HAL_DMA_Init+0x1b8>)
 800187a:	4293      	cmp	r3, r2
 800187c:	d04a      	beq.n	8001914 <HAL_DMA_Init+0xb8>
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	4a65      	ldr	r2, [pc, #404]	@ (8001a18 <HAL_DMA_Init+0x1bc>)
 8001884:	4293      	cmp	r3, r2
 8001886:	d045      	beq.n	8001914 <HAL_DMA_Init+0xb8>
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	4a63      	ldr	r2, [pc, #396]	@ (8001a1c <HAL_DMA_Init+0x1c0>)
 800188e:	4293      	cmp	r3, r2
 8001890:	d040      	beq.n	8001914 <HAL_DMA_Init+0xb8>
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	4a62      	ldr	r2, [pc, #392]	@ (8001a20 <HAL_DMA_Init+0x1c4>)
 8001898:	4293      	cmp	r3, r2
 800189a:	d03b      	beq.n	8001914 <HAL_DMA_Init+0xb8>
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	4a60      	ldr	r2, [pc, #384]	@ (8001a24 <HAL_DMA_Init+0x1c8>)
 80018a2:	4293      	cmp	r3, r2
 80018a4:	d036      	beq.n	8001914 <HAL_DMA_Init+0xb8>
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	4a5f      	ldr	r2, [pc, #380]	@ (8001a28 <HAL_DMA_Init+0x1cc>)
 80018ac:	4293      	cmp	r3, r2
 80018ae:	d031      	beq.n	8001914 <HAL_DMA_Init+0xb8>
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	4a5d      	ldr	r2, [pc, #372]	@ (8001a2c <HAL_DMA_Init+0x1d0>)
 80018b6:	4293      	cmp	r3, r2
 80018b8:	d02c      	beq.n	8001914 <HAL_DMA_Init+0xb8>
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	4a5c      	ldr	r2, [pc, #368]	@ (8001a30 <HAL_DMA_Init+0x1d4>)
 80018c0:	4293      	cmp	r3, r2
 80018c2:	d027      	beq.n	8001914 <HAL_DMA_Init+0xb8>
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	4a5a      	ldr	r2, [pc, #360]	@ (8001a34 <HAL_DMA_Init+0x1d8>)
 80018ca:	4293      	cmp	r3, r2
 80018cc:	d022      	beq.n	8001914 <HAL_DMA_Init+0xb8>
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	4a59      	ldr	r2, [pc, #356]	@ (8001a38 <HAL_DMA_Init+0x1dc>)
 80018d4:	4293      	cmp	r3, r2
 80018d6:	d01d      	beq.n	8001914 <HAL_DMA_Init+0xb8>
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	4a57      	ldr	r2, [pc, #348]	@ (8001a3c <HAL_DMA_Init+0x1e0>)
 80018de:	4293      	cmp	r3, r2
 80018e0:	d018      	beq.n	8001914 <HAL_DMA_Init+0xb8>
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	4a56      	ldr	r2, [pc, #344]	@ (8001a40 <HAL_DMA_Init+0x1e4>)
 80018e8:	4293      	cmp	r3, r2
 80018ea:	d013      	beq.n	8001914 <HAL_DMA_Init+0xb8>
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	4a54      	ldr	r2, [pc, #336]	@ (8001a44 <HAL_DMA_Init+0x1e8>)
 80018f2:	4293      	cmp	r3, r2
 80018f4:	d00e      	beq.n	8001914 <HAL_DMA_Init+0xb8>
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	4a53      	ldr	r2, [pc, #332]	@ (8001a48 <HAL_DMA_Init+0x1ec>)
 80018fc:	4293      	cmp	r3, r2
 80018fe:	d009      	beq.n	8001914 <HAL_DMA_Init+0xb8>
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	4a51      	ldr	r2, [pc, #324]	@ (8001a4c <HAL_DMA_Init+0x1f0>)
 8001906:	4293      	cmp	r3, r2
 8001908:	d004      	beq.n	8001914 <HAL_DMA_Init+0xb8>
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	4a50      	ldr	r2, [pc, #320]	@ (8001a50 <HAL_DMA_Init+0x1f4>)
 8001910:	4293      	cmp	r3, r2
 8001912:	d101      	bne.n	8001918 <HAL_DMA_Init+0xbc>
 8001914:	2301      	movs	r3, #1
 8001916:	e000      	b.n	800191a <HAL_DMA_Init+0xbe>
 8001918:	2300      	movs	r3, #0
 800191a:	2b00      	cmp	r3, #0
 800191c:	f000 813c 	beq.w	8001b98 <HAL_DMA_Init+0x33c>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	2202      	movs	r2, #2
 8001924:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	2200      	movs	r2, #0
 800192c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	4a37      	ldr	r2, [pc, #220]	@ (8001a14 <HAL_DMA_Init+0x1b8>)
 8001936:	4293      	cmp	r3, r2
 8001938:	d04a      	beq.n	80019d0 <HAL_DMA_Init+0x174>
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	4a36      	ldr	r2, [pc, #216]	@ (8001a18 <HAL_DMA_Init+0x1bc>)
 8001940:	4293      	cmp	r3, r2
 8001942:	d045      	beq.n	80019d0 <HAL_DMA_Init+0x174>
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	4a34      	ldr	r2, [pc, #208]	@ (8001a1c <HAL_DMA_Init+0x1c0>)
 800194a:	4293      	cmp	r3, r2
 800194c:	d040      	beq.n	80019d0 <HAL_DMA_Init+0x174>
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	4a33      	ldr	r2, [pc, #204]	@ (8001a20 <HAL_DMA_Init+0x1c4>)
 8001954:	4293      	cmp	r3, r2
 8001956:	d03b      	beq.n	80019d0 <HAL_DMA_Init+0x174>
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	4a31      	ldr	r2, [pc, #196]	@ (8001a24 <HAL_DMA_Init+0x1c8>)
 800195e:	4293      	cmp	r3, r2
 8001960:	d036      	beq.n	80019d0 <HAL_DMA_Init+0x174>
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	4a30      	ldr	r2, [pc, #192]	@ (8001a28 <HAL_DMA_Init+0x1cc>)
 8001968:	4293      	cmp	r3, r2
 800196a:	d031      	beq.n	80019d0 <HAL_DMA_Init+0x174>
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	4a2e      	ldr	r2, [pc, #184]	@ (8001a2c <HAL_DMA_Init+0x1d0>)
 8001972:	4293      	cmp	r3, r2
 8001974:	d02c      	beq.n	80019d0 <HAL_DMA_Init+0x174>
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	4a2d      	ldr	r2, [pc, #180]	@ (8001a30 <HAL_DMA_Init+0x1d4>)
 800197c:	4293      	cmp	r3, r2
 800197e:	d027      	beq.n	80019d0 <HAL_DMA_Init+0x174>
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	4a2b      	ldr	r2, [pc, #172]	@ (8001a34 <HAL_DMA_Init+0x1d8>)
 8001986:	4293      	cmp	r3, r2
 8001988:	d022      	beq.n	80019d0 <HAL_DMA_Init+0x174>
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	4a2a      	ldr	r2, [pc, #168]	@ (8001a38 <HAL_DMA_Init+0x1dc>)
 8001990:	4293      	cmp	r3, r2
 8001992:	d01d      	beq.n	80019d0 <HAL_DMA_Init+0x174>
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	4a28      	ldr	r2, [pc, #160]	@ (8001a3c <HAL_DMA_Init+0x1e0>)
 800199a:	4293      	cmp	r3, r2
 800199c:	d018      	beq.n	80019d0 <HAL_DMA_Init+0x174>
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	4a27      	ldr	r2, [pc, #156]	@ (8001a40 <HAL_DMA_Init+0x1e4>)
 80019a4:	4293      	cmp	r3, r2
 80019a6:	d013      	beq.n	80019d0 <HAL_DMA_Init+0x174>
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	4a25      	ldr	r2, [pc, #148]	@ (8001a44 <HAL_DMA_Init+0x1e8>)
 80019ae:	4293      	cmp	r3, r2
 80019b0:	d00e      	beq.n	80019d0 <HAL_DMA_Init+0x174>
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	4a24      	ldr	r2, [pc, #144]	@ (8001a48 <HAL_DMA_Init+0x1ec>)
 80019b8:	4293      	cmp	r3, r2
 80019ba:	d009      	beq.n	80019d0 <HAL_DMA_Init+0x174>
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	4a22      	ldr	r2, [pc, #136]	@ (8001a4c <HAL_DMA_Init+0x1f0>)
 80019c2:	4293      	cmp	r3, r2
 80019c4:	d004      	beq.n	80019d0 <HAL_DMA_Init+0x174>
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	4a21      	ldr	r2, [pc, #132]	@ (8001a50 <HAL_DMA_Init+0x1f4>)
 80019cc:	4293      	cmp	r3, r2
 80019ce:	d108      	bne.n	80019e2 <HAL_DMA_Init+0x186>
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	681a      	ldr	r2, [r3, #0]
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	f022 0201 	bic.w	r2, r2, #1
 80019de:	601a      	str	r2, [r3, #0]
 80019e0:	e007      	b.n	80019f2 <HAL_DMA_Init+0x196>
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	681a      	ldr	r2, [r3, #0]
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	f022 0201 	bic.w	r2, r2, #1
 80019f0:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80019f2:	e02f      	b.n	8001a54 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80019f4:	f7ff fd9e 	bl	8001534 <HAL_GetTick>
 80019f8:	4602      	mov	r2, r0
 80019fa:	693b      	ldr	r3, [r7, #16]
 80019fc:	1ad3      	subs	r3, r2, r3
 80019fe:	2b05      	cmp	r3, #5
 8001a00:	d928      	bls.n	8001a54 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	2220      	movs	r2, #32
 8001a06:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	2203      	movs	r2, #3
 8001a0c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 8001a10:	2301      	movs	r3, #1
 8001a12:	e242      	b.n	8001e9a <HAL_DMA_Init+0x63e>
 8001a14:	40020010 	.word	0x40020010
 8001a18:	40020028 	.word	0x40020028
 8001a1c:	40020040 	.word	0x40020040
 8001a20:	40020058 	.word	0x40020058
 8001a24:	40020070 	.word	0x40020070
 8001a28:	40020088 	.word	0x40020088
 8001a2c:	400200a0 	.word	0x400200a0
 8001a30:	400200b8 	.word	0x400200b8
 8001a34:	40020410 	.word	0x40020410
 8001a38:	40020428 	.word	0x40020428
 8001a3c:	40020440 	.word	0x40020440
 8001a40:	40020458 	.word	0x40020458
 8001a44:	40020470 	.word	0x40020470
 8001a48:	40020488 	.word	0x40020488
 8001a4c:	400204a0 	.word	0x400204a0
 8001a50:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	f003 0301 	and.w	r3, r3, #1
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d1c8      	bne.n	80019f4 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001a6a:	697a      	ldr	r2, [r7, #20]
 8001a6c:	4b83      	ldr	r3, [pc, #524]	@ (8001c7c <HAL_DMA_Init+0x420>)
 8001a6e:	4013      	ands	r3, r2
 8001a70:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8001a7a:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	691b      	ldr	r3, [r3, #16]
 8001a80:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001a86:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	699b      	ldr	r3, [r3, #24]
 8001a8c:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001a92:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	6a1b      	ldr	r3, [r3, #32]
 8001a98:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8001a9a:	697a      	ldr	r2, [r7, #20]
 8001a9c:	4313      	orrs	r3, r2
 8001a9e:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001aa4:	2b04      	cmp	r3, #4
 8001aa6:	d107      	bne.n	8001ab8 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ab0:	4313      	orrs	r3, r2
 8001ab2:	697a      	ldr	r2, [r7, #20]
 8001ab4:	4313      	orrs	r3, r2
 8001ab6:	617b      	str	r3, [r7, #20]
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	685b      	ldr	r3, [r3, #4]
 8001abc:	2b28      	cmp	r3, #40	@ 0x28
 8001abe:	d903      	bls.n	8001ac8 <HAL_DMA_Init+0x26c>
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	685b      	ldr	r3, [r3, #4]
 8001ac4:	2b2e      	cmp	r3, #46	@ 0x2e
 8001ac6:	d91f      	bls.n	8001b08 <HAL_DMA_Init+0x2ac>
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	685b      	ldr	r3, [r3, #4]
 8001acc:	2b3e      	cmp	r3, #62	@ 0x3e
 8001ace:	d903      	bls.n	8001ad8 <HAL_DMA_Init+0x27c>
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	685b      	ldr	r3, [r3, #4]
 8001ad4:	2b42      	cmp	r3, #66	@ 0x42
 8001ad6:	d917      	bls.n	8001b08 <HAL_DMA_Init+0x2ac>
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	685b      	ldr	r3, [r3, #4]
 8001adc:	2b46      	cmp	r3, #70	@ 0x46
 8001ade:	d903      	bls.n	8001ae8 <HAL_DMA_Init+0x28c>
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	685b      	ldr	r3, [r3, #4]
 8001ae4:	2b48      	cmp	r3, #72	@ 0x48
 8001ae6:	d90f      	bls.n	8001b08 <HAL_DMA_Init+0x2ac>
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	685b      	ldr	r3, [r3, #4]
 8001aec:	2b4e      	cmp	r3, #78	@ 0x4e
 8001aee:	d903      	bls.n	8001af8 <HAL_DMA_Init+0x29c>
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	685b      	ldr	r3, [r3, #4]
 8001af4:	2b52      	cmp	r3, #82	@ 0x52
 8001af6:	d907      	bls.n	8001b08 <HAL_DMA_Init+0x2ac>
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	685b      	ldr	r3, [r3, #4]
 8001afc:	2b73      	cmp	r3, #115	@ 0x73
 8001afe:	d905      	bls.n	8001b0c <HAL_DMA_Init+0x2b0>
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	685b      	ldr	r3, [r3, #4]
 8001b04:	2b77      	cmp	r3, #119	@ 0x77
 8001b06:	d801      	bhi.n	8001b0c <HAL_DMA_Init+0x2b0>
 8001b08:	2301      	movs	r3, #1
 8001b0a:	e000      	b.n	8001b0e <HAL_DMA_Init+0x2b2>
 8001b0c:	2300      	movs	r3, #0
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d003      	beq.n	8001b1a <HAL_DMA_Init+0x2be>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8001b12:	697b      	ldr	r3, [r7, #20]
 8001b14:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001b18:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	697a      	ldr	r2, [r7, #20]
 8001b20:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	695b      	ldr	r3, [r3, #20]
 8001b28:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001b2a:	697b      	ldr	r3, [r7, #20]
 8001b2c:	f023 0307 	bic.w	r3, r3, #7
 8001b30:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b36:	697a      	ldr	r2, [r7, #20]
 8001b38:	4313      	orrs	r3, r2
 8001b3a:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b40:	2b04      	cmp	r3, #4
 8001b42:	d117      	bne.n	8001b74 <HAL_DMA_Init+0x318>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b48:	697a      	ldr	r2, [r7, #20]
 8001b4a:	4313      	orrs	r3, r2
 8001b4c:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d00e      	beq.n	8001b74 <HAL_DMA_Init+0x318>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001b56:	6878      	ldr	r0, [r7, #4]
 8001b58:	f002 fb2e 	bl	80041b8 <DMA_CheckFifoParam>
 8001b5c:	4603      	mov	r3, r0
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d008      	beq.n	8001b74 <HAL_DMA_Init+0x318>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	2240      	movs	r2, #64	@ 0x40
 8001b66:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	2201      	movs	r2, #1
 8001b6c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 8001b70:	2301      	movs	r3, #1
 8001b72:	e192      	b.n	8001e9a <HAL_DMA_Init+0x63e>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	697a      	ldr	r2, [r7, #20]
 8001b7a:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001b7c:	6878      	ldr	r0, [r7, #4]
 8001b7e:	f002 fa69 	bl	8004054 <DMA_CalcBaseAndBitshift>
 8001b82:	4603      	mov	r3, r0
 8001b84:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b8a:	f003 031f 	and.w	r3, r3, #31
 8001b8e:	223f      	movs	r2, #63	@ 0x3f
 8001b90:	409a      	lsls	r2, r3
 8001b92:	68bb      	ldr	r3, [r7, #8]
 8001b94:	609a      	str	r2, [r3, #8]
 8001b96:	e0c8      	b.n	8001d2a <HAL_DMA_Init+0x4ce>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	4a38      	ldr	r2, [pc, #224]	@ (8001c80 <HAL_DMA_Init+0x424>)
 8001b9e:	4293      	cmp	r3, r2
 8001ba0:	d022      	beq.n	8001be8 <HAL_DMA_Init+0x38c>
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	4a37      	ldr	r2, [pc, #220]	@ (8001c84 <HAL_DMA_Init+0x428>)
 8001ba8:	4293      	cmp	r3, r2
 8001baa:	d01d      	beq.n	8001be8 <HAL_DMA_Init+0x38c>
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	4a35      	ldr	r2, [pc, #212]	@ (8001c88 <HAL_DMA_Init+0x42c>)
 8001bb2:	4293      	cmp	r3, r2
 8001bb4:	d018      	beq.n	8001be8 <HAL_DMA_Init+0x38c>
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	4a34      	ldr	r2, [pc, #208]	@ (8001c8c <HAL_DMA_Init+0x430>)
 8001bbc:	4293      	cmp	r3, r2
 8001bbe:	d013      	beq.n	8001be8 <HAL_DMA_Init+0x38c>
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	4a32      	ldr	r2, [pc, #200]	@ (8001c90 <HAL_DMA_Init+0x434>)
 8001bc6:	4293      	cmp	r3, r2
 8001bc8:	d00e      	beq.n	8001be8 <HAL_DMA_Init+0x38c>
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	4a31      	ldr	r2, [pc, #196]	@ (8001c94 <HAL_DMA_Init+0x438>)
 8001bd0:	4293      	cmp	r3, r2
 8001bd2:	d009      	beq.n	8001be8 <HAL_DMA_Init+0x38c>
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	4a2f      	ldr	r2, [pc, #188]	@ (8001c98 <HAL_DMA_Init+0x43c>)
 8001bda:	4293      	cmp	r3, r2
 8001bdc:	d004      	beq.n	8001be8 <HAL_DMA_Init+0x38c>
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	4a2e      	ldr	r2, [pc, #184]	@ (8001c9c <HAL_DMA_Init+0x440>)
 8001be4:	4293      	cmp	r3, r2
 8001be6:	d101      	bne.n	8001bec <HAL_DMA_Init+0x390>
 8001be8:	2301      	movs	r3, #1
 8001bea:	e000      	b.n	8001bee <HAL_DMA_Init+0x392>
 8001bec:	2300      	movs	r3, #0
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	f000 8092 	beq.w	8001d18 <HAL_DMA_Init+0x4bc>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	4a21      	ldr	r2, [pc, #132]	@ (8001c80 <HAL_DMA_Init+0x424>)
 8001bfa:	4293      	cmp	r3, r2
 8001bfc:	d021      	beq.n	8001c42 <HAL_DMA_Init+0x3e6>
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	4a20      	ldr	r2, [pc, #128]	@ (8001c84 <HAL_DMA_Init+0x428>)
 8001c04:	4293      	cmp	r3, r2
 8001c06:	d01c      	beq.n	8001c42 <HAL_DMA_Init+0x3e6>
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	4a1e      	ldr	r2, [pc, #120]	@ (8001c88 <HAL_DMA_Init+0x42c>)
 8001c0e:	4293      	cmp	r3, r2
 8001c10:	d017      	beq.n	8001c42 <HAL_DMA_Init+0x3e6>
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	4a1d      	ldr	r2, [pc, #116]	@ (8001c8c <HAL_DMA_Init+0x430>)
 8001c18:	4293      	cmp	r3, r2
 8001c1a:	d012      	beq.n	8001c42 <HAL_DMA_Init+0x3e6>
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	4a1b      	ldr	r2, [pc, #108]	@ (8001c90 <HAL_DMA_Init+0x434>)
 8001c22:	4293      	cmp	r3, r2
 8001c24:	d00d      	beq.n	8001c42 <HAL_DMA_Init+0x3e6>
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	4a1a      	ldr	r2, [pc, #104]	@ (8001c94 <HAL_DMA_Init+0x438>)
 8001c2c:	4293      	cmp	r3, r2
 8001c2e:	d008      	beq.n	8001c42 <HAL_DMA_Init+0x3e6>
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	4a18      	ldr	r2, [pc, #96]	@ (8001c98 <HAL_DMA_Init+0x43c>)
 8001c36:	4293      	cmp	r3, r2
 8001c38:	d003      	beq.n	8001c42 <HAL_DMA_Init+0x3e6>
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	4a17      	ldr	r2, [pc, #92]	@ (8001c9c <HAL_DMA_Init+0x440>)
 8001c40:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	2202      	movs	r2, #2
 8001c46:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8001c5a:	697a      	ldr	r2, [r7, #20]
 8001c5c:	4b10      	ldr	r3, [pc, #64]	@ (8001ca0 <HAL_DMA_Init+0x444>)
 8001c5e:	4013      	ands	r3, r2
 8001c60:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	689b      	ldr	r3, [r3, #8]
 8001c66:	2b40      	cmp	r3, #64	@ 0x40
 8001c68:	d01c      	beq.n	8001ca4 <HAL_DMA_Init+0x448>
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	689b      	ldr	r3, [r3, #8]
 8001c6e:	2b80      	cmp	r3, #128	@ 0x80
 8001c70:	d102      	bne.n	8001c78 <HAL_DMA_Init+0x41c>
 8001c72:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001c76:	e016      	b.n	8001ca6 <HAL_DMA_Init+0x44a>
 8001c78:	2300      	movs	r3, #0
 8001c7a:	e014      	b.n	8001ca6 <HAL_DMA_Init+0x44a>
 8001c7c:	fe10803f 	.word	0xfe10803f
 8001c80:	58025408 	.word	0x58025408
 8001c84:	5802541c 	.word	0x5802541c
 8001c88:	58025430 	.word	0x58025430
 8001c8c:	58025444 	.word	0x58025444
 8001c90:	58025458 	.word	0x58025458
 8001c94:	5802546c 	.word	0x5802546c
 8001c98:	58025480 	.word	0x58025480
 8001c9c:	58025494 	.word	0x58025494
 8001ca0:	fffe000f 	.word	0xfffe000f
 8001ca4:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8001ca6:	687a      	ldr	r2, [r7, #4]
 8001ca8:	68d2      	ldr	r2, [r2, #12]
 8001caa:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8001cac:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	691b      	ldr	r3, [r3, #16]
 8001cb2:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8001cb4:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	695b      	ldr	r3, [r3, #20]
 8001cba:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8001cbc:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	699b      	ldr	r3, [r3, #24]
 8001cc2:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8001cc4:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	69db      	ldr	r3, [r3, #28]
 8001cca:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8001ccc:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	6a1b      	ldr	r3, [r3, #32]
 8001cd2:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8001cd4:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8001cd6:	697a      	ldr	r2, [r7, #20]
 8001cd8:	4313      	orrs	r3, r2
 8001cda:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	697a      	ldr	r2, [r7, #20]
 8001ce2:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	461a      	mov	r2, r3
 8001cea:	4b6e      	ldr	r3, [pc, #440]	@ (8001ea4 <HAL_DMA_Init+0x648>)
 8001cec:	4413      	add	r3, r2
 8001cee:	4a6e      	ldr	r2, [pc, #440]	@ (8001ea8 <HAL_DMA_Init+0x64c>)
 8001cf0:	fba2 2303 	umull	r2, r3, r2, r3
 8001cf4:	091b      	lsrs	r3, r3, #4
 8001cf6:	009a      	lsls	r2, r3, #2
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001cfc:	6878      	ldr	r0, [r7, #4]
 8001cfe:	f002 f9a9 	bl	8004054 <DMA_CalcBaseAndBitshift>
 8001d02:	4603      	mov	r3, r0
 8001d04:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d0a:	f003 031f 	and.w	r3, r3, #31
 8001d0e:	2201      	movs	r2, #1
 8001d10:	409a      	lsls	r2, r3
 8001d12:	68fb      	ldr	r3, [r7, #12]
 8001d14:	605a      	str	r2, [r3, #4]
 8001d16:	e008      	b.n	8001d2a <HAL_DMA_Init+0x4ce>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	2240      	movs	r2, #64	@ 0x40
 8001d1c:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	2203      	movs	r2, #3
 8001d22:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 8001d26:	2301      	movs	r3, #1
 8001d28:	e0b7      	b.n	8001e9a <HAL_DMA_Init+0x63e>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	4a5f      	ldr	r2, [pc, #380]	@ (8001eac <HAL_DMA_Init+0x650>)
 8001d30:	4293      	cmp	r3, r2
 8001d32:	d072      	beq.n	8001e1a <HAL_DMA_Init+0x5be>
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	4a5d      	ldr	r2, [pc, #372]	@ (8001eb0 <HAL_DMA_Init+0x654>)
 8001d3a:	4293      	cmp	r3, r2
 8001d3c:	d06d      	beq.n	8001e1a <HAL_DMA_Init+0x5be>
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	4a5c      	ldr	r2, [pc, #368]	@ (8001eb4 <HAL_DMA_Init+0x658>)
 8001d44:	4293      	cmp	r3, r2
 8001d46:	d068      	beq.n	8001e1a <HAL_DMA_Init+0x5be>
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	4a5a      	ldr	r2, [pc, #360]	@ (8001eb8 <HAL_DMA_Init+0x65c>)
 8001d4e:	4293      	cmp	r3, r2
 8001d50:	d063      	beq.n	8001e1a <HAL_DMA_Init+0x5be>
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	4a59      	ldr	r2, [pc, #356]	@ (8001ebc <HAL_DMA_Init+0x660>)
 8001d58:	4293      	cmp	r3, r2
 8001d5a:	d05e      	beq.n	8001e1a <HAL_DMA_Init+0x5be>
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	4a57      	ldr	r2, [pc, #348]	@ (8001ec0 <HAL_DMA_Init+0x664>)
 8001d62:	4293      	cmp	r3, r2
 8001d64:	d059      	beq.n	8001e1a <HAL_DMA_Init+0x5be>
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	4a56      	ldr	r2, [pc, #344]	@ (8001ec4 <HAL_DMA_Init+0x668>)
 8001d6c:	4293      	cmp	r3, r2
 8001d6e:	d054      	beq.n	8001e1a <HAL_DMA_Init+0x5be>
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	4a54      	ldr	r2, [pc, #336]	@ (8001ec8 <HAL_DMA_Init+0x66c>)
 8001d76:	4293      	cmp	r3, r2
 8001d78:	d04f      	beq.n	8001e1a <HAL_DMA_Init+0x5be>
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	4a53      	ldr	r2, [pc, #332]	@ (8001ecc <HAL_DMA_Init+0x670>)
 8001d80:	4293      	cmp	r3, r2
 8001d82:	d04a      	beq.n	8001e1a <HAL_DMA_Init+0x5be>
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	4a51      	ldr	r2, [pc, #324]	@ (8001ed0 <HAL_DMA_Init+0x674>)
 8001d8a:	4293      	cmp	r3, r2
 8001d8c:	d045      	beq.n	8001e1a <HAL_DMA_Init+0x5be>
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	4a50      	ldr	r2, [pc, #320]	@ (8001ed4 <HAL_DMA_Init+0x678>)
 8001d94:	4293      	cmp	r3, r2
 8001d96:	d040      	beq.n	8001e1a <HAL_DMA_Init+0x5be>
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	4a4e      	ldr	r2, [pc, #312]	@ (8001ed8 <HAL_DMA_Init+0x67c>)
 8001d9e:	4293      	cmp	r3, r2
 8001da0:	d03b      	beq.n	8001e1a <HAL_DMA_Init+0x5be>
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	4a4d      	ldr	r2, [pc, #308]	@ (8001edc <HAL_DMA_Init+0x680>)
 8001da8:	4293      	cmp	r3, r2
 8001daa:	d036      	beq.n	8001e1a <HAL_DMA_Init+0x5be>
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	4a4b      	ldr	r2, [pc, #300]	@ (8001ee0 <HAL_DMA_Init+0x684>)
 8001db2:	4293      	cmp	r3, r2
 8001db4:	d031      	beq.n	8001e1a <HAL_DMA_Init+0x5be>
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	4a4a      	ldr	r2, [pc, #296]	@ (8001ee4 <HAL_DMA_Init+0x688>)
 8001dbc:	4293      	cmp	r3, r2
 8001dbe:	d02c      	beq.n	8001e1a <HAL_DMA_Init+0x5be>
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	4a48      	ldr	r2, [pc, #288]	@ (8001ee8 <HAL_DMA_Init+0x68c>)
 8001dc6:	4293      	cmp	r3, r2
 8001dc8:	d027      	beq.n	8001e1a <HAL_DMA_Init+0x5be>
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	4a47      	ldr	r2, [pc, #284]	@ (8001eec <HAL_DMA_Init+0x690>)
 8001dd0:	4293      	cmp	r3, r2
 8001dd2:	d022      	beq.n	8001e1a <HAL_DMA_Init+0x5be>
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	4a45      	ldr	r2, [pc, #276]	@ (8001ef0 <HAL_DMA_Init+0x694>)
 8001dda:	4293      	cmp	r3, r2
 8001ddc:	d01d      	beq.n	8001e1a <HAL_DMA_Init+0x5be>
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	4a44      	ldr	r2, [pc, #272]	@ (8001ef4 <HAL_DMA_Init+0x698>)
 8001de4:	4293      	cmp	r3, r2
 8001de6:	d018      	beq.n	8001e1a <HAL_DMA_Init+0x5be>
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	4a42      	ldr	r2, [pc, #264]	@ (8001ef8 <HAL_DMA_Init+0x69c>)
 8001dee:	4293      	cmp	r3, r2
 8001df0:	d013      	beq.n	8001e1a <HAL_DMA_Init+0x5be>
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	4a41      	ldr	r2, [pc, #260]	@ (8001efc <HAL_DMA_Init+0x6a0>)
 8001df8:	4293      	cmp	r3, r2
 8001dfa:	d00e      	beq.n	8001e1a <HAL_DMA_Init+0x5be>
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	4a3f      	ldr	r2, [pc, #252]	@ (8001f00 <HAL_DMA_Init+0x6a4>)
 8001e02:	4293      	cmp	r3, r2
 8001e04:	d009      	beq.n	8001e1a <HAL_DMA_Init+0x5be>
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	4a3e      	ldr	r2, [pc, #248]	@ (8001f04 <HAL_DMA_Init+0x6a8>)
 8001e0c:	4293      	cmp	r3, r2
 8001e0e:	d004      	beq.n	8001e1a <HAL_DMA_Init+0x5be>
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	4a3c      	ldr	r2, [pc, #240]	@ (8001f08 <HAL_DMA_Init+0x6ac>)
 8001e16:	4293      	cmp	r3, r2
 8001e18:	d101      	bne.n	8001e1e <HAL_DMA_Init+0x5c2>
 8001e1a:	2301      	movs	r3, #1
 8001e1c:	e000      	b.n	8001e20 <HAL_DMA_Init+0x5c4>
 8001e1e:	2300      	movs	r3, #0
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d032      	beq.n	8001e8a <HAL_DMA_Init+0x62e>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8001e24:	6878      	ldr	r0, [r7, #4]
 8001e26:	f002 fa43 	bl	80042b0 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	689b      	ldr	r3, [r3, #8]
 8001e2e:	2b80      	cmp	r3, #128	@ 0x80
 8001e30:	d102      	bne.n	8001e38 <HAL_DMA_Init+0x5dc>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	2200      	movs	r2, #0
 8001e36:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	685a      	ldr	r2, [r3, #4]
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e40:	b2d2      	uxtb	r2, r2
 8001e42:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001e48:	687a      	ldr	r2, [r7, #4]
 8001e4a:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8001e4c:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	685b      	ldr	r3, [r3, #4]
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d010      	beq.n	8001e78 <HAL_DMA_Init+0x61c>
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	685b      	ldr	r3, [r3, #4]
 8001e5a:	2b08      	cmp	r3, #8
 8001e5c:	d80c      	bhi.n	8001e78 <HAL_DMA_Init+0x61c>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8001e5e:	6878      	ldr	r0, [r7, #4]
 8001e60:	f002 fac0 	bl	80043e4 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001e68:	2200      	movs	r2, #0
 8001e6a:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e70:	687a      	ldr	r2, [r7, #4]
 8001e72:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8001e74:	605a      	str	r2, [r3, #4]
 8001e76:	e008      	b.n	8001e8a <HAL_DMA_Init+0x62e>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	2200      	movs	r2, #0
 8001e7c:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	2200      	movs	r2, #0
 8001e82:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	2200      	movs	r2, #0
 8001e88:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	2200      	movs	r2, #0
 8001e8e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	2201      	movs	r2, #1
 8001e94:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8001e98:	2300      	movs	r3, #0
}
 8001e9a:	4618      	mov	r0, r3
 8001e9c:	3718      	adds	r7, #24
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	bd80      	pop	{r7, pc}
 8001ea2:	bf00      	nop
 8001ea4:	a7fdabf8 	.word	0xa7fdabf8
 8001ea8:	cccccccd 	.word	0xcccccccd
 8001eac:	40020010 	.word	0x40020010
 8001eb0:	40020028 	.word	0x40020028
 8001eb4:	40020040 	.word	0x40020040
 8001eb8:	40020058 	.word	0x40020058
 8001ebc:	40020070 	.word	0x40020070
 8001ec0:	40020088 	.word	0x40020088
 8001ec4:	400200a0 	.word	0x400200a0
 8001ec8:	400200b8 	.word	0x400200b8
 8001ecc:	40020410 	.word	0x40020410
 8001ed0:	40020428 	.word	0x40020428
 8001ed4:	40020440 	.word	0x40020440
 8001ed8:	40020458 	.word	0x40020458
 8001edc:	40020470 	.word	0x40020470
 8001ee0:	40020488 	.word	0x40020488
 8001ee4:	400204a0 	.word	0x400204a0
 8001ee8:	400204b8 	.word	0x400204b8
 8001eec:	58025408 	.word	0x58025408
 8001ef0:	5802541c 	.word	0x5802541c
 8001ef4:	58025430 	.word	0x58025430
 8001ef8:	58025444 	.word	0x58025444
 8001efc:	58025458 	.word	0x58025458
 8001f00:	5802546c 	.word	0x5802546c
 8001f04:	58025480 	.word	0x58025480
 8001f08:	58025494 	.word	0x58025494

08001f0c <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001f0c:	b580      	push	{r7, lr}
 8001f0e:	b086      	sub	sp, #24
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	60f8      	str	r0, [r7, #12]
 8001f14:	60b9      	str	r1, [r7, #8]
 8001f16:	607a      	str	r2, [r7, #4]
 8001f18:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001f1a:	2300      	movs	r3, #0
 8001f1c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d101      	bne.n	8001f28 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8001f24:	2301      	movs	r3, #1
 8001f26:	e226      	b.n	8002376 <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8001f2e:	2b01      	cmp	r3, #1
 8001f30:	d101      	bne.n	8001f36 <HAL_DMA_Start_IT+0x2a>
 8001f32:	2302      	movs	r3, #2
 8001f34:	e21f      	b.n	8002376 <HAL_DMA_Start_IT+0x46a>
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	2201      	movs	r2, #1
 8001f3a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001f44:	b2db      	uxtb	r3, r3
 8001f46:	2b01      	cmp	r3, #1
 8001f48:	f040 820a 	bne.w	8002360 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	2202      	movs	r2, #2
 8001f50:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	2200      	movs	r2, #0
 8001f58:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001f5a:	68fb      	ldr	r3, [r7, #12]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	4a68      	ldr	r2, [pc, #416]	@ (8002100 <HAL_DMA_Start_IT+0x1f4>)
 8001f60:	4293      	cmp	r3, r2
 8001f62:	d04a      	beq.n	8001ffa <HAL_DMA_Start_IT+0xee>
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	4a66      	ldr	r2, [pc, #408]	@ (8002104 <HAL_DMA_Start_IT+0x1f8>)
 8001f6a:	4293      	cmp	r3, r2
 8001f6c:	d045      	beq.n	8001ffa <HAL_DMA_Start_IT+0xee>
 8001f6e:	68fb      	ldr	r3, [r7, #12]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	4a65      	ldr	r2, [pc, #404]	@ (8002108 <HAL_DMA_Start_IT+0x1fc>)
 8001f74:	4293      	cmp	r3, r2
 8001f76:	d040      	beq.n	8001ffa <HAL_DMA_Start_IT+0xee>
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	4a63      	ldr	r2, [pc, #396]	@ (800210c <HAL_DMA_Start_IT+0x200>)
 8001f7e:	4293      	cmp	r3, r2
 8001f80:	d03b      	beq.n	8001ffa <HAL_DMA_Start_IT+0xee>
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	4a62      	ldr	r2, [pc, #392]	@ (8002110 <HAL_DMA_Start_IT+0x204>)
 8001f88:	4293      	cmp	r3, r2
 8001f8a:	d036      	beq.n	8001ffa <HAL_DMA_Start_IT+0xee>
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	4a60      	ldr	r2, [pc, #384]	@ (8002114 <HAL_DMA_Start_IT+0x208>)
 8001f92:	4293      	cmp	r3, r2
 8001f94:	d031      	beq.n	8001ffa <HAL_DMA_Start_IT+0xee>
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	4a5f      	ldr	r2, [pc, #380]	@ (8002118 <HAL_DMA_Start_IT+0x20c>)
 8001f9c:	4293      	cmp	r3, r2
 8001f9e:	d02c      	beq.n	8001ffa <HAL_DMA_Start_IT+0xee>
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	4a5d      	ldr	r2, [pc, #372]	@ (800211c <HAL_DMA_Start_IT+0x210>)
 8001fa6:	4293      	cmp	r3, r2
 8001fa8:	d027      	beq.n	8001ffa <HAL_DMA_Start_IT+0xee>
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	4a5c      	ldr	r2, [pc, #368]	@ (8002120 <HAL_DMA_Start_IT+0x214>)
 8001fb0:	4293      	cmp	r3, r2
 8001fb2:	d022      	beq.n	8001ffa <HAL_DMA_Start_IT+0xee>
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	4a5a      	ldr	r2, [pc, #360]	@ (8002124 <HAL_DMA_Start_IT+0x218>)
 8001fba:	4293      	cmp	r3, r2
 8001fbc:	d01d      	beq.n	8001ffa <HAL_DMA_Start_IT+0xee>
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	4a59      	ldr	r2, [pc, #356]	@ (8002128 <HAL_DMA_Start_IT+0x21c>)
 8001fc4:	4293      	cmp	r3, r2
 8001fc6:	d018      	beq.n	8001ffa <HAL_DMA_Start_IT+0xee>
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	4a57      	ldr	r2, [pc, #348]	@ (800212c <HAL_DMA_Start_IT+0x220>)
 8001fce:	4293      	cmp	r3, r2
 8001fd0:	d013      	beq.n	8001ffa <HAL_DMA_Start_IT+0xee>
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	4a56      	ldr	r2, [pc, #344]	@ (8002130 <HAL_DMA_Start_IT+0x224>)
 8001fd8:	4293      	cmp	r3, r2
 8001fda:	d00e      	beq.n	8001ffa <HAL_DMA_Start_IT+0xee>
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	4a54      	ldr	r2, [pc, #336]	@ (8002134 <HAL_DMA_Start_IT+0x228>)
 8001fe2:	4293      	cmp	r3, r2
 8001fe4:	d009      	beq.n	8001ffa <HAL_DMA_Start_IT+0xee>
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	4a53      	ldr	r2, [pc, #332]	@ (8002138 <HAL_DMA_Start_IT+0x22c>)
 8001fec:	4293      	cmp	r3, r2
 8001fee:	d004      	beq.n	8001ffa <HAL_DMA_Start_IT+0xee>
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	4a51      	ldr	r2, [pc, #324]	@ (800213c <HAL_DMA_Start_IT+0x230>)
 8001ff6:	4293      	cmp	r3, r2
 8001ff8:	d108      	bne.n	800200c <HAL_DMA_Start_IT+0x100>
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	681a      	ldr	r2, [r3, #0]
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	f022 0201 	bic.w	r2, r2, #1
 8002008:	601a      	str	r2, [r3, #0]
 800200a:	e007      	b.n	800201c <HAL_DMA_Start_IT+0x110>
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	681a      	ldr	r2, [r3, #0]
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	f022 0201 	bic.w	r2, r2, #1
 800201a:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800201c:	683b      	ldr	r3, [r7, #0]
 800201e:	687a      	ldr	r2, [r7, #4]
 8002020:	68b9      	ldr	r1, [r7, #8]
 8002022:	68f8      	ldr	r0, [r7, #12]
 8002024:	f001 fe6a 	bl	8003cfc <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	4a34      	ldr	r2, [pc, #208]	@ (8002100 <HAL_DMA_Start_IT+0x1f4>)
 800202e:	4293      	cmp	r3, r2
 8002030:	d04a      	beq.n	80020c8 <HAL_DMA_Start_IT+0x1bc>
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	4a33      	ldr	r2, [pc, #204]	@ (8002104 <HAL_DMA_Start_IT+0x1f8>)
 8002038:	4293      	cmp	r3, r2
 800203a:	d045      	beq.n	80020c8 <HAL_DMA_Start_IT+0x1bc>
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	4a31      	ldr	r2, [pc, #196]	@ (8002108 <HAL_DMA_Start_IT+0x1fc>)
 8002042:	4293      	cmp	r3, r2
 8002044:	d040      	beq.n	80020c8 <HAL_DMA_Start_IT+0x1bc>
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	4a30      	ldr	r2, [pc, #192]	@ (800210c <HAL_DMA_Start_IT+0x200>)
 800204c:	4293      	cmp	r3, r2
 800204e:	d03b      	beq.n	80020c8 <HAL_DMA_Start_IT+0x1bc>
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	4a2e      	ldr	r2, [pc, #184]	@ (8002110 <HAL_DMA_Start_IT+0x204>)
 8002056:	4293      	cmp	r3, r2
 8002058:	d036      	beq.n	80020c8 <HAL_DMA_Start_IT+0x1bc>
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	4a2d      	ldr	r2, [pc, #180]	@ (8002114 <HAL_DMA_Start_IT+0x208>)
 8002060:	4293      	cmp	r3, r2
 8002062:	d031      	beq.n	80020c8 <HAL_DMA_Start_IT+0x1bc>
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	4a2b      	ldr	r2, [pc, #172]	@ (8002118 <HAL_DMA_Start_IT+0x20c>)
 800206a:	4293      	cmp	r3, r2
 800206c:	d02c      	beq.n	80020c8 <HAL_DMA_Start_IT+0x1bc>
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	4a2a      	ldr	r2, [pc, #168]	@ (800211c <HAL_DMA_Start_IT+0x210>)
 8002074:	4293      	cmp	r3, r2
 8002076:	d027      	beq.n	80020c8 <HAL_DMA_Start_IT+0x1bc>
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	4a28      	ldr	r2, [pc, #160]	@ (8002120 <HAL_DMA_Start_IT+0x214>)
 800207e:	4293      	cmp	r3, r2
 8002080:	d022      	beq.n	80020c8 <HAL_DMA_Start_IT+0x1bc>
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	4a27      	ldr	r2, [pc, #156]	@ (8002124 <HAL_DMA_Start_IT+0x218>)
 8002088:	4293      	cmp	r3, r2
 800208a:	d01d      	beq.n	80020c8 <HAL_DMA_Start_IT+0x1bc>
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	4a25      	ldr	r2, [pc, #148]	@ (8002128 <HAL_DMA_Start_IT+0x21c>)
 8002092:	4293      	cmp	r3, r2
 8002094:	d018      	beq.n	80020c8 <HAL_DMA_Start_IT+0x1bc>
 8002096:	68fb      	ldr	r3, [r7, #12]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	4a24      	ldr	r2, [pc, #144]	@ (800212c <HAL_DMA_Start_IT+0x220>)
 800209c:	4293      	cmp	r3, r2
 800209e:	d013      	beq.n	80020c8 <HAL_DMA_Start_IT+0x1bc>
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	4a22      	ldr	r2, [pc, #136]	@ (8002130 <HAL_DMA_Start_IT+0x224>)
 80020a6:	4293      	cmp	r3, r2
 80020a8:	d00e      	beq.n	80020c8 <HAL_DMA_Start_IT+0x1bc>
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	4a21      	ldr	r2, [pc, #132]	@ (8002134 <HAL_DMA_Start_IT+0x228>)
 80020b0:	4293      	cmp	r3, r2
 80020b2:	d009      	beq.n	80020c8 <HAL_DMA_Start_IT+0x1bc>
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	4a1f      	ldr	r2, [pc, #124]	@ (8002138 <HAL_DMA_Start_IT+0x22c>)
 80020ba:	4293      	cmp	r3, r2
 80020bc:	d004      	beq.n	80020c8 <HAL_DMA_Start_IT+0x1bc>
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	4a1e      	ldr	r2, [pc, #120]	@ (800213c <HAL_DMA_Start_IT+0x230>)
 80020c4:	4293      	cmp	r3, r2
 80020c6:	d101      	bne.n	80020cc <HAL_DMA_Start_IT+0x1c0>
 80020c8:	2301      	movs	r3, #1
 80020ca:	e000      	b.n	80020ce <HAL_DMA_Start_IT+0x1c2>
 80020cc:	2300      	movs	r3, #0
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d036      	beq.n	8002140 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	f023 021e 	bic.w	r2, r3, #30
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	f042 0216 	orr.w	r2, r2, #22
 80020e4:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 80020e6:	68fb      	ldr	r3, [r7, #12]
 80020e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d03e      	beq.n	800216c <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	681a      	ldr	r2, [r3, #0]
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	f042 0208 	orr.w	r2, r2, #8
 80020fc:	601a      	str	r2, [r3, #0]
 80020fe:	e035      	b.n	800216c <HAL_DMA_Start_IT+0x260>
 8002100:	40020010 	.word	0x40020010
 8002104:	40020028 	.word	0x40020028
 8002108:	40020040 	.word	0x40020040
 800210c:	40020058 	.word	0x40020058
 8002110:	40020070 	.word	0x40020070
 8002114:	40020088 	.word	0x40020088
 8002118:	400200a0 	.word	0x400200a0
 800211c:	400200b8 	.word	0x400200b8
 8002120:	40020410 	.word	0x40020410
 8002124:	40020428 	.word	0x40020428
 8002128:	40020440 	.word	0x40020440
 800212c:	40020458 	.word	0x40020458
 8002130:	40020470 	.word	0x40020470
 8002134:	40020488 	.word	0x40020488
 8002138:	400204a0 	.word	0x400204a0
 800213c:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	f023 020e 	bic.w	r2, r3, #14
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	f042 020a 	orr.w	r2, r2, #10
 8002152:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002158:	2b00      	cmp	r3, #0
 800215a:	d007      	beq.n	800216c <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	681a      	ldr	r2, [r3, #0]
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	f042 0204 	orr.w	r2, r2, #4
 800216a:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	4a83      	ldr	r2, [pc, #524]	@ (8002380 <HAL_DMA_Start_IT+0x474>)
 8002172:	4293      	cmp	r3, r2
 8002174:	d072      	beq.n	800225c <HAL_DMA_Start_IT+0x350>
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	4a82      	ldr	r2, [pc, #520]	@ (8002384 <HAL_DMA_Start_IT+0x478>)
 800217c:	4293      	cmp	r3, r2
 800217e:	d06d      	beq.n	800225c <HAL_DMA_Start_IT+0x350>
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	4a80      	ldr	r2, [pc, #512]	@ (8002388 <HAL_DMA_Start_IT+0x47c>)
 8002186:	4293      	cmp	r3, r2
 8002188:	d068      	beq.n	800225c <HAL_DMA_Start_IT+0x350>
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	4a7f      	ldr	r2, [pc, #508]	@ (800238c <HAL_DMA_Start_IT+0x480>)
 8002190:	4293      	cmp	r3, r2
 8002192:	d063      	beq.n	800225c <HAL_DMA_Start_IT+0x350>
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	4a7d      	ldr	r2, [pc, #500]	@ (8002390 <HAL_DMA_Start_IT+0x484>)
 800219a:	4293      	cmp	r3, r2
 800219c:	d05e      	beq.n	800225c <HAL_DMA_Start_IT+0x350>
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	4a7c      	ldr	r2, [pc, #496]	@ (8002394 <HAL_DMA_Start_IT+0x488>)
 80021a4:	4293      	cmp	r3, r2
 80021a6:	d059      	beq.n	800225c <HAL_DMA_Start_IT+0x350>
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	4a7a      	ldr	r2, [pc, #488]	@ (8002398 <HAL_DMA_Start_IT+0x48c>)
 80021ae:	4293      	cmp	r3, r2
 80021b0:	d054      	beq.n	800225c <HAL_DMA_Start_IT+0x350>
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	4a79      	ldr	r2, [pc, #484]	@ (800239c <HAL_DMA_Start_IT+0x490>)
 80021b8:	4293      	cmp	r3, r2
 80021ba:	d04f      	beq.n	800225c <HAL_DMA_Start_IT+0x350>
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	4a77      	ldr	r2, [pc, #476]	@ (80023a0 <HAL_DMA_Start_IT+0x494>)
 80021c2:	4293      	cmp	r3, r2
 80021c4:	d04a      	beq.n	800225c <HAL_DMA_Start_IT+0x350>
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	4a76      	ldr	r2, [pc, #472]	@ (80023a4 <HAL_DMA_Start_IT+0x498>)
 80021cc:	4293      	cmp	r3, r2
 80021ce:	d045      	beq.n	800225c <HAL_DMA_Start_IT+0x350>
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	4a74      	ldr	r2, [pc, #464]	@ (80023a8 <HAL_DMA_Start_IT+0x49c>)
 80021d6:	4293      	cmp	r3, r2
 80021d8:	d040      	beq.n	800225c <HAL_DMA_Start_IT+0x350>
 80021da:	68fb      	ldr	r3, [r7, #12]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	4a73      	ldr	r2, [pc, #460]	@ (80023ac <HAL_DMA_Start_IT+0x4a0>)
 80021e0:	4293      	cmp	r3, r2
 80021e2:	d03b      	beq.n	800225c <HAL_DMA_Start_IT+0x350>
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	4a71      	ldr	r2, [pc, #452]	@ (80023b0 <HAL_DMA_Start_IT+0x4a4>)
 80021ea:	4293      	cmp	r3, r2
 80021ec:	d036      	beq.n	800225c <HAL_DMA_Start_IT+0x350>
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	4a70      	ldr	r2, [pc, #448]	@ (80023b4 <HAL_DMA_Start_IT+0x4a8>)
 80021f4:	4293      	cmp	r3, r2
 80021f6:	d031      	beq.n	800225c <HAL_DMA_Start_IT+0x350>
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	4a6e      	ldr	r2, [pc, #440]	@ (80023b8 <HAL_DMA_Start_IT+0x4ac>)
 80021fe:	4293      	cmp	r3, r2
 8002200:	d02c      	beq.n	800225c <HAL_DMA_Start_IT+0x350>
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	4a6d      	ldr	r2, [pc, #436]	@ (80023bc <HAL_DMA_Start_IT+0x4b0>)
 8002208:	4293      	cmp	r3, r2
 800220a:	d027      	beq.n	800225c <HAL_DMA_Start_IT+0x350>
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	4a6b      	ldr	r2, [pc, #428]	@ (80023c0 <HAL_DMA_Start_IT+0x4b4>)
 8002212:	4293      	cmp	r3, r2
 8002214:	d022      	beq.n	800225c <HAL_DMA_Start_IT+0x350>
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	4a6a      	ldr	r2, [pc, #424]	@ (80023c4 <HAL_DMA_Start_IT+0x4b8>)
 800221c:	4293      	cmp	r3, r2
 800221e:	d01d      	beq.n	800225c <HAL_DMA_Start_IT+0x350>
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	4a68      	ldr	r2, [pc, #416]	@ (80023c8 <HAL_DMA_Start_IT+0x4bc>)
 8002226:	4293      	cmp	r3, r2
 8002228:	d018      	beq.n	800225c <HAL_DMA_Start_IT+0x350>
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	4a67      	ldr	r2, [pc, #412]	@ (80023cc <HAL_DMA_Start_IT+0x4c0>)
 8002230:	4293      	cmp	r3, r2
 8002232:	d013      	beq.n	800225c <HAL_DMA_Start_IT+0x350>
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	4a65      	ldr	r2, [pc, #404]	@ (80023d0 <HAL_DMA_Start_IT+0x4c4>)
 800223a:	4293      	cmp	r3, r2
 800223c:	d00e      	beq.n	800225c <HAL_DMA_Start_IT+0x350>
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	4a64      	ldr	r2, [pc, #400]	@ (80023d4 <HAL_DMA_Start_IT+0x4c8>)
 8002244:	4293      	cmp	r3, r2
 8002246:	d009      	beq.n	800225c <HAL_DMA_Start_IT+0x350>
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	4a62      	ldr	r2, [pc, #392]	@ (80023d8 <HAL_DMA_Start_IT+0x4cc>)
 800224e:	4293      	cmp	r3, r2
 8002250:	d004      	beq.n	800225c <HAL_DMA_Start_IT+0x350>
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	4a61      	ldr	r2, [pc, #388]	@ (80023dc <HAL_DMA_Start_IT+0x4d0>)
 8002258:	4293      	cmp	r3, r2
 800225a:	d101      	bne.n	8002260 <HAL_DMA_Start_IT+0x354>
 800225c:	2301      	movs	r3, #1
 800225e:	e000      	b.n	8002262 <HAL_DMA_Start_IT+0x356>
 8002260:	2300      	movs	r3, #0
 8002262:	2b00      	cmp	r3, #0
 8002264:	d01a      	beq.n	800229c <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002270:	2b00      	cmp	r3, #0
 8002272:	d007      	beq.n	8002284 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002278:	681a      	ldr	r2, [r3, #0]
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800227e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002282:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002288:	2b00      	cmp	r3, #0
 800228a:	d007      	beq.n	800229c <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002290:	681a      	ldr	r2, [r3, #0]
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002296:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800229a:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	4a37      	ldr	r2, [pc, #220]	@ (8002380 <HAL_DMA_Start_IT+0x474>)
 80022a2:	4293      	cmp	r3, r2
 80022a4:	d04a      	beq.n	800233c <HAL_DMA_Start_IT+0x430>
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	4a36      	ldr	r2, [pc, #216]	@ (8002384 <HAL_DMA_Start_IT+0x478>)
 80022ac:	4293      	cmp	r3, r2
 80022ae:	d045      	beq.n	800233c <HAL_DMA_Start_IT+0x430>
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	4a34      	ldr	r2, [pc, #208]	@ (8002388 <HAL_DMA_Start_IT+0x47c>)
 80022b6:	4293      	cmp	r3, r2
 80022b8:	d040      	beq.n	800233c <HAL_DMA_Start_IT+0x430>
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	4a33      	ldr	r2, [pc, #204]	@ (800238c <HAL_DMA_Start_IT+0x480>)
 80022c0:	4293      	cmp	r3, r2
 80022c2:	d03b      	beq.n	800233c <HAL_DMA_Start_IT+0x430>
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	4a31      	ldr	r2, [pc, #196]	@ (8002390 <HAL_DMA_Start_IT+0x484>)
 80022ca:	4293      	cmp	r3, r2
 80022cc:	d036      	beq.n	800233c <HAL_DMA_Start_IT+0x430>
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	4a30      	ldr	r2, [pc, #192]	@ (8002394 <HAL_DMA_Start_IT+0x488>)
 80022d4:	4293      	cmp	r3, r2
 80022d6:	d031      	beq.n	800233c <HAL_DMA_Start_IT+0x430>
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	4a2e      	ldr	r2, [pc, #184]	@ (8002398 <HAL_DMA_Start_IT+0x48c>)
 80022de:	4293      	cmp	r3, r2
 80022e0:	d02c      	beq.n	800233c <HAL_DMA_Start_IT+0x430>
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	4a2d      	ldr	r2, [pc, #180]	@ (800239c <HAL_DMA_Start_IT+0x490>)
 80022e8:	4293      	cmp	r3, r2
 80022ea:	d027      	beq.n	800233c <HAL_DMA_Start_IT+0x430>
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	4a2b      	ldr	r2, [pc, #172]	@ (80023a0 <HAL_DMA_Start_IT+0x494>)
 80022f2:	4293      	cmp	r3, r2
 80022f4:	d022      	beq.n	800233c <HAL_DMA_Start_IT+0x430>
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	4a2a      	ldr	r2, [pc, #168]	@ (80023a4 <HAL_DMA_Start_IT+0x498>)
 80022fc:	4293      	cmp	r3, r2
 80022fe:	d01d      	beq.n	800233c <HAL_DMA_Start_IT+0x430>
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	4a28      	ldr	r2, [pc, #160]	@ (80023a8 <HAL_DMA_Start_IT+0x49c>)
 8002306:	4293      	cmp	r3, r2
 8002308:	d018      	beq.n	800233c <HAL_DMA_Start_IT+0x430>
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	4a27      	ldr	r2, [pc, #156]	@ (80023ac <HAL_DMA_Start_IT+0x4a0>)
 8002310:	4293      	cmp	r3, r2
 8002312:	d013      	beq.n	800233c <HAL_DMA_Start_IT+0x430>
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	4a25      	ldr	r2, [pc, #148]	@ (80023b0 <HAL_DMA_Start_IT+0x4a4>)
 800231a:	4293      	cmp	r3, r2
 800231c:	d00e      	beq.n	800233c <HAL_DMA_Start_IT+0x430>
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	4a24      	ldr	r2, [pc, #144]	@ (80023b4 <HAL_DMA_Start_IT+0x4a8>)
 8002324:	4293      	cmp	r3, r2
 8002326:	d009      	beq.n	800233c <HAL_DMA_Start_IT+0x430>
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	4a22      	ldr	r2, [pc, #136]	@ (80023b8 <HAL_DMA_Start_IT+0x4ac>)
 800232e:	4293      	cmp	r3, r2
 8002330:	d004      	beq.n	800233c <HAL_DMA_Start_IT+0x430>
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	4a21      	ldr	r2, [pc, #132]	@ (80023bc <HAL_DMA_Start_IT+0x4b0>)
 8002338:	4293      	cmp	r3, r2
 800233a:	d108      	bne.n	800234e <HAL_DMA_Start_IT+0x442>
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	681a      	ldr	r2, [r3, #0]
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	f042 0201 	orr.w	r2, r2, #1
 800234a:	601a      	str	r2, [r3, #0]
 800234c:	e012      	b.n	8002374 <HAL_DMA_Start_IT+0x468>
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	681a      	ldr	r2, [r3, #0]
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	f042 0201 	orr.w	r2, r2, #1
 800235c:	601a      	str	r2, [r3, #0]
 800235e:	e009      	b.n	8002374 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002366:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	2200      	movs	r2, #0
 800236c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 8002370:	2301      	movs	r3, #1
 8002372:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8002374:	7dfb      	ldrb	r3, [r7, #23]
}
 8002376:	4618      	mov	r0, r3
 8002378:	3718      	adds	r7, #24
 800237a:	46bd      	mov	sp, r7
 800237c:	bd80      	pop	{r7, pc}
 800237e:	bf00      	nop
 8002380:	40020010 	.word	0x40020010
 8002384:	40020028 	.word	0x40020028
 8002388:	40020040 	.word	0x40020040
 800238c:	40020058 	.word	0x40020058
 8002390:	40020070 	.word	0x40020070
 8002394:	40020088 	.word	0x40020088
 8002398:	400200a0 	.word	0x400200a0
 800239c:	400200b8 	.word	0x400200b8
 80023a0:	40020410 	.word	0x40020410
 80023a4:	40020428 	.word	0x40020428
 80023a8:	40020440 	.word	0x40020440
 80023ac:	40020458 	.word	0x40020458
 80023b0:	40020470 	.word	0x40020470
 80023b4:	40020488 	.word	0x40020488
 80023b8:	400204a0 	.word	0x400204a0
 80023bc:	400204b8 	.word	0x400204b8
 80023c0:	58025408 	.word	0x58025408
 80023c4:	5802541c 	.word	0x5802541c
 80023c8:	58025430 	.word	0x58025430
 80023cc:	58025444 	.word	0x58025444
 80023d0:	58025458 	.word	0x58025458
 80023d4:	5802546c 	.word	0x5802546c
 80023d8:	58025480 	.word	0x58025480
 80023dc:	58025494 	.word	0x58025494

080023e0 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80023e0:	b580      	push	{r7, lr}
 80023e2:	b086      	sub	sp, #24
 80023e4:	af00      	add	r7, sp, #0
 80023e6:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 80023e8:	f7ff f8a4 	bl	8001534 <HAL_GetTick>
 80023ec:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d101      	bne.n	80023f8 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 80023f4:	2301      	movs	r3, #1
 80023f6:	e2dc      	b.n	80029b2 <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80023fe:	b2db      	uxtb	r3, r3
 8002400:	2b02      	cmp	r3, #2
 8002402:	d008      	beq.n	8002416 <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	2280      	movs	r2, #128	@ 0x80
 8002408:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	2200      	movs	r2, #0
 800240e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 8002412:	2301      	movs	r3, #1
 8002414:	e2cd      	b.n	80029b2 <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	4a76      	ldr	r2, [pc, #472]	@ (80025f4 <HAL_DMA_Abort+0x214>)
 800241c:	4293      	cmp	r3, r2
 800241e:	d04a      	beq.n	80024b6 <HAL_DMA_Abort+0xd6>
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	4a74      	ldr	r2, [pc, #464]	@ (80025f8 <HAL_DMA_Abort+0x218>)
 8002426:	4293      	cmp	r3, r2
 8002428:	d045      	beq.n	80024b6 <HAL_DMA_Abort+0xd6>
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	4a73      	ldr	r2, [pc, #460]	@ (80025fc <HAL_DMA_Abort+0x21c>)
 8002430:	4293      	cmp	r3, r2
 8002432:	d040      	beq.n	80024b6 <HAL_DMA_Abort+0xd6>
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	4a71      	ldr	r2, [pc, #452]	@ (8002600 <HAL_DMA_Abort+0x220>)
 800243a:	4293      	cmp	r3, r2
 800243c:	d03b      	beq.n	80024b6 <HAL_DMA_Abort+0xd6>
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	4a70      	ldr	r2, [pc, #448]	@ (8002604 <HAL_DMA_Abort+0x224>)
 8002444:	4293      	cmp	r3, r2
 8002446:	d036      	beq.n	80024b6 <HAL_DMA_Abort+0xd6>
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	4a6e      	ldr	r2, [pc, #440]	@ (8002608 <HAL_DMA_Abort+0x228>)
 800244e:	4293      	cmp	r3, r2
 8002450:	d031      	beq.n	80024b6 <HAL_DMA_Abort+0xd6>
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	4a6d      	ldr	r2, [pc, #436]	@ (800260c <HAL_DMA_Abort+0x22c>)
 8002458:	4293      	cmp	r3, r2
 800245a:	d02c      	beq.n	80024b6 <HAL_DMA_Abort+0xd6>
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	4a6b      	ldr	r2, [pc, #428]	@ (8002610 <HAL_DMA_Abort+0x230>)
 8002462:	4293      	cmp	r3, r2
 8002464:	d027      	beq.n	80024b6 <HAL_DMA_Abort+0xd6>
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	4a6a      	ldr	r2, [pc, #424]	@ (8002614 <HAL_DMA_Abort+0x234>)
 800246c:	4293      	cmp	r3, r2
 800246e:	d022      	beq.n	80024b6 <HAL_DMA_Abort+0xd6>
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	4a68      	ldr	r2, [pc, #416]	@ (8002618 <HAL_DMA_Abort+0x238>)
 8002476:	4293      	cmp	r3, r2
 8002478:	d01d      	beq.n	80024b6 <HAL_DMA_Abort+0xd6>
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	4a67      	ldr	r2, [pc, #412]	@ (800261c <HAL_DMA_Abort+0x23c>)
 8002480:	4293      	cmp	r3, r2
 8002482:	d018      	beq.n	80024b6 <HAL_DMA_Abort+0xd6>
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	4a65      	ldr	r2, [pc, #404]	@ (8002620 <HAL_DMA_Abort+0x240>)
 800248a:	4293      	cmp	r3, r2
 800248c:	d013      	beq.n	80024b6 <HAL_DMA_Abort+0xd6>
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	4a64      	ldr	r2, [pc, #400]	@ (8002624 <HAL_DMA_Abort+0x244>)
 8002494:	4293      	cmp	r3, r2
 8002496:	d00e      	beq.n	80024b6 <HAL_DMA_Abort+0xd6>
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	4a62      	ldr	r2, [pc, #392]	@ (8002628 <HAL_DMA_Abort+0x248>)
 800249e:	4293      	cmp	r3, r2
 80024a0:	d009      	beq.n	80024b6 <HAL_DMA_Abort+0xd6>
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	4a61      	ldr	r2, [pc, #388]	@ (800262c <HAL_DMA_Abort+0x24c>)
 80024a8:	4293      	cmp	r3, r2
 80024aa:	d004      	beq.n	80024b6 <HAL_DMA_Abort+0xd6>
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	4a5f      	ldr	r2, [pc, #380]	@ (8002630 <HAL_DMA_Abort+0x250>)
 80024b2:	4293      	cmp	r3, r2
 80024b4:	d101      	bne.n	80024ba <HAL_DMA_Abort+0xda>
 80024b6:	2301      	movs	r3, #1
 80024b8:	e000      	b.n	80024bc <HAL_DMA_Abort+0xdc>
 80024ba:	2300      	movs	r3, #0
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d013      	beq.n	80024e8 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	681a      	ldr	r2, [r3, #0]
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	f022 021e 	bic.w	r2, r2, #30
 80024ce:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	695a      	ldr	r2, [r3, #20]
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80024de:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	617b      	str	r3, [r7, #20]
 80024e6:	e00a      	b.n	80024fe <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	681a      	ldr	r2, [r3, #0]
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	f022 020e 	bic.w	r2, r2, #14
 80024f6:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	4a3c      	ldr	r2, [pc, #240]	@ (80025f4 <HAL_DMA_Abort+0x214>)
 8002504:	4293      	cmp	r3, r2
 8002506:	d072      	beq.n	80025ee <HAL_DMA_Abort+0x20e>
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	4a3a      	ldr	r2, [pc, #232]	@ (80025f8 <HAL_DMA_Abort+0x218>)
 800250e:	4293      	cmp	r3, r2
 8002510:	d06d      	beq.n	80025ee <HAL_DMA_Abort+0x20e>
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	4a39      	ldr	r2, [pc, #228]	@ (80025fc <HAL_DMA_Abort+0x21c>)
 8002518:	4293      	cmp	r3, r2
 800251a:	d068      	beq.n	80025ee <HAL_DMA_Abort+0x20e>
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	4a37      	ldr	r2, [pc, #220]	@ (8002600 <HAL_DMA_Abort+0x220>)
 8002522:	4293      	cmp	r3, r2
 8002524:	d063      	beq.n	80025ee <HAL_DMA_Abort+0x20e>
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	4a36      	ldr	r2, [pc, #216]	@ (8002604 <HAL_DMA_Abort+0x224>)
 800252c:	4293      	cmp	r3, r2
 800252e:	d05e      	beq.n	80025ee <HAL_DMA_Abort+0x20e>
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	4a34      	ldr	r2, [pc, #208]	@ (8002608 <HAL_DMA_Abort+0x228>)
 8002536:	4293      	cmp	r3, r2
 8002538:	d059      	beq.n	80025ee <HAL_DMA_Abort+0x20e>
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	4a33      	ldr	r2, [pc, #204]	@ (800260c <HAL_DMA_Abort+0x22c>)
 8002540:	4293      	cmp	r3, r2
 8002542:	d054      	beq.n	80025ee <HAL_DMA_Abort+0x20e>
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	4a31      	ldr	r2, [pc, #196]	@ (8002610 <HAL_DMA_Abort+0x230>)
 800254a:	4293      	cmp	r3, r2
 800254c:	d04f      	beq.n	80025ee <HAL_DMA_Abort+0x20e>
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	4a30      	ldr	r2, [pc, #192]	@ (8002614 <HAL_DMA_Abort+0x234>)
 8002554:	4293      	cmp	r3, r2
 8002556:	d04a      	beq.n	80025ee <HAL_DMA_Abort+0x20e>
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	4a2e      	ldr	r2, [pc, #184]	@ (8002618 <HAL_DMA_Abort+0x238>)
 800255e:	4293      	cmp	r3, r2
 8002560:	d045      	beq.n	80025ee <HAL_DMA_Abort+0x20e>
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	4a2d      	ldr	r2, [pc, #180]	@ (800261c <HAL_DMA_Abort+0x23c>)
 8002568:	4293      	cmp	r3, r2
 800256a:	d040      	beq.n	80025ee <HAL_DMA_Abort+0x20e>
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	4a2b      	ldr	r2, [pc, #172]	@ (8002620 <HAL_DMA_Abort+0x240>)
 8002572:	4293      	cmp	r3, r2
 8002574:	d03b      	beq.n	80025ee <HAL_DMA_Abort+0x20e>
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	4a2a      	ldr	r2, [pc, #168]	@ (8002624 <HAL_DMA_Abort+0x244>)
 800257c:	4293      	cmp	r3, r2
 800257e:	d036      	beq.n	80025ee <HAL_DMA_Abort+0x20e>
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	4a28      	ldr	r2, [pc, #160]	@ (8002628 <HAL_DMA_Abort+0x248>)
 8002586:	4293      	cmp	r3, r2
 8002588:	d031      	beq.n	80025ee <HAL_DMA_Abort+0x20e>
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	4a27      	ldr	r2, [pc, #156]	@ (800262c <HAL_DMA_Abort+0x24c>)
 8002590:	4293      	cmp	r3, r2
 8002592:	d02c      	beq.n	80025ee <HAL_DMA_Abort+0x20e>
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	4a25      	ldr	r2, [pc, #148]	@ (8002630 <HAL_DMA_Abort+0x250>)
 800259a:	4293      	cmp	r3, r2
 800259c:	d027      	beq.n	80025ee <HAL_DMA_Abort+0x20e>
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	4a24      	ldr	r2, [pc, #144]	@ (8002634 <HAL_DMA_Abort+0x254>)
 80025a4:	4293      	cmp	r3, r2
 80025a6:	d022      	beq.n	80025ee <HAL_DMA_Abort+0x20e>
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	4a22      	ldr	r2, [pc, #136]	@ (8002638 <HAL_DMA_Abort+0x258>)
 80025ae:	4293      	cmp	r3, r2
 80025b0:	d01d      	beq.n	80025ee <HAL_DMA_Abort+0x20e>
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	4a21      	ldr	r2, [pc, #132]	@ (800263c <HAL_DMA_Abort+0x25c>)
 80025b8:	4293      	cmp	r3, r2
 80025ba:	d018      	beq.n	80025ee <HAL_DMA_Abort+0x20e>
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	4a1f      	ldr	r2, [pc, #124]	@ (8002640 <HAL_DMA_Abort+0x260>)
 80025c2:	4293      	cmp	r3, r2
 80025c4:	d013      	beq.n	80025ee <HAL_DMA_Abort+0x20e>
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	4a1e      	ldr	r2, [pc, #120]	@ (8002644 <HAL_DMA_Abort+0x264>)
 80025cc:	4293      	cmp	r3, r2
 80025ce:	d00e      	beq.n	80025ee <HAL_DMA_Abort+0x20e>
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	4a1c      	ldr	r2, [pc, #112]	@ (8002648 <HAL_DMA_Abort+0x268>)
 80025d6:	4293      	cmp	r3, r2
 80025d8:	d009      	beq.n	80025ee <HAL_DMA_Abort+0x20e>
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	4a1b      	ldr	r2, [pc, #108]	@ (800264c <HAL_DMA_Abort+0x26c>)
 80025e0:	4293      	cmp	r3, r2
 80025e2:	d004      	beq.n	80025ee <HAL_DMA_Abort+0x20e>
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	4a19      	ldr	r2, [pc, #100]	@ (8002650 <HAL_DMA_Abort+0x270>)
 80025ea:	4293      	cmp	r3, r2
 80025ec:	d132      	bne.n	8002654 <HAL_DMA_Abort+0x274>
 80025ee:	2301      	movs	r3, #1
 80025f0:	e031      	b.n	8002656 <HAL_DMA_Abort+0x276>
 80025f2:	bf00      	nop
 80025f4:	40020010 	.word	0x40020010
 80025f8:	40020028 	.word	0x40020028
 80025fc:	40020040 	.word	0x40020040
 8002600:	40020058 	.word	0x40020058
 8002604:	40020070 	.word	0x40020070
 8002608:	40020088 	.word	0x40020088
 800260c:	400200a0 	.word	0x400200a0
 8002610:	400200b8 	.word	0x400200b8
 8002614:	40020410 	.word	0x40020410
 8002618:	40020428 	.word	0x40020428
 800261c:	40020440 	.word	0x40020440
 8002620:	40020458 	.word	0x40020458
 8002624:	40020470 	.word	0x40020470
 8002628:	40020488 	.word	0x40020488
 800262c:	400204a0 	.word	0x400204a0
 8002630:	400204b8 	.word	0x400204b8
 8002634:	58025408 	.word	0x58025408
 8002638:	5802541c 	.word	0x5802541c
 800263c:	58025430 	.word	0x58025430
 8002640:	58025444 	.word	0x58025444
 8002644:	58025458 	.word	0x58025458
 8002648:	5802546c 	.word	0x5802546c
 800264c:	58025480 	.word	0x58025480
 8002650:	58025494 	.word	0x58025494
 8002654:	2300      	movs	r3, #0
 8002656:	2b00      	cmp	r3, #0
 8002658:	d007      	beq.n	800266a <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800265e:	681a      	ldr	r2, [r3, #0]
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002664:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002668:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	4a6d      	ldr	r2, [pc, #436]	@ (8002824 <HAL_DMA_Abort+0x444>)
 8002670:	4293      	cmp	r3, r2
 8002672:	d04a      	beq.n	800270a <HAL_DMA_Abort+0x32a>
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	4a6b      	ldr	r2, [pc, #428]	@ (8002828 <HAL_DMA_Abort+0x448>)
 800267a:	4293      	cmp	r3, r2
 800267c:	d045      	beq.n	800270a <HAL_DMA_Abort+0x32a>
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	4a6a      	ldr	r2, [pc, #424]	@ (800282c <HAL_DMA_Abort+0x44c>)
 8002684:	4293      	cmp	r3, r2
 8002686:	d040      	beq.n	800270a <HAL_DMA_Abort+0x32a>
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	4a68      	ldr	r2, [pc, #416]	@ (8002830 <HAL_DMA_Abort+0x450>)
 800268e:	4293      	cmp	r3, r2
 8002690:	d03b      	beq.n	800270a <HAL_DMA_Abort+0x32a>
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	4a67      	ldr	r2, [pc, #412]	@ (8002834 <HAL_DMA_Abort+0x454>)
 8002698:	4293      	cmp	r3, r2
 800269a:	d036      	beq.n	800270a <HAL_DMA_Abort+0x32a>
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	4a65      	ldr	r2, [pc, #404]	@ (8002838 <HAL_DMA_Abort+0x458>)
 80026a2:	4293      	cmp	r3, r2
 80026a4:	d031      	beq.n	800270a <HAL_DMA_Abort+0x32a>
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	4a64      	ldr	r2, [pc, #400]	@ (800283c <HAL_DMA_Abort+0x45c>)
 80026ac:	4293      	cmp	r3, r2
 80026ae:	d02c      	beq.n	800270a <HAL_DMA_Abort+0x32a>
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	4a62      	ldr	r2, [pc, #392]	@ (8002840 <HAL_DMA_Abort+0x460>)
 80026b6:	4293      	cmp	r3, r2
 80026b8:	d027      	beq.n	800270a <HAL_DMA_Abort+0x32a>
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	4a61      	ldr	r2, [pc, #388]	@ (8002844 <HAL_DMA_Abort+0x464>)
 80026c0:	4293      	cmp	r3, r2
 80026c2:	d022      	beq.n	800270a <HAL_DMA_Abort+0x32a>
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	4a5f      	ldr	r2, [pc, #380]	@ (8002848 <HAL_DMA_Abort+0x468>)
 80026ca:	4293      	cmp	r3, r2
 80026cc:	d01d      	beq.n	800270a <HAL_DMA_Abort+0x32a>
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	4a5e      	ldr	r2, [pc, #376]	@ (800284c <HAL_DMA_Abort+0x46c>)
 80026d4:	4293      	cmp	r3, r2
 80026d6:	d018      	beq.n	800270a <HAL_DMA_Abort+0x32a>
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	4a5c      	ldr	r2, [pc, #368]	@ (8002850 <HAL_DMA_Abort+0x470>)
 80026de:	4293      	cmp	r3, r2
 80026e0:	d013      	beq.n	800270a <HAL_DMA_Abort+0x32a>
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	4a5b      	ldr	r2, [pc, #364]	@ (8002854 <HAL_DMA_Abort+0x474>)
 80026e8:	4293      	cmp	r3, r2
 80026ea:	d00e      	beq.n	800270a <HAL_DMA_Abort+0x32a>
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	4a59      	ldr	r2, [pc, #356]	@ (8002858 <HAL_DMA_Abort+0x478>)
 80026f2:	4293      	cmp	r3, r2
 80026f4:	d009      	beq.n	800270a <HAL_DMA_Abort+0x32a>
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	4a58      	ldr	r2, [pc, #352]	@ (800285c <HAL_DMA_Abort+0x47c>)
 80026fc:	4293      	cmp	r3, r2
 80026fe:	d004      	beq.n	800270a <HAL_DMA_Abort+0x32a>
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	4a56      	ldr	r2, [pc, #344]	@ (8002860 <HAL_DMA_Abort+0x480>)
 8002706:	4293      	cmp	r3, r2
 8002708:	d108      	bne.n	800271c <HAL_DMA_Abort+0x33c>
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	681a      	ldr	r2, [r3, #0]
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	f022 0201 	bic.w	r2, r2, #1
 8002718:	601a      	str	r2, [r3, #0]
 800271a:	e007      	b.n	800272c <HAL_DMA_Abort+0x34c>
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	681a      	ldr	r2, [r3, #0]
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	f022 0201 	bic.w	r2, r2, #1
 800272a:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 800272c:	e013      	b.n	8002756 <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800272e:	f7fe ff01 	bl	8001534 <HAL_GetTick>
 8002732:	4602      	mov	r2, r0
 8002734:	693b      	ldr	r3, [r7, #16]
 8002736:	1ad3      	subs	r3, r2, r3
 8002738:	2b05      	cmp	r3, #5
 800273a:	d90c      	bls.n	8002756 <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	2220      	movs	r2, #32
 8002740:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	2203      	movs	r2, #3
 8002746:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	2200      	movs	r2, #0
 800274e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 8002752:	2301      	movs	r3, #1
 8002754:	e12d      	b.n	80029b2 <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8002756:	697b      	ldr	r3, [r7, #20]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	f003 0301 	and.w	r3, r3, #1
 800275e:	2b00      	cmp	r3, #0
 8002760:	d1e5      	bne.n	800272e <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	4a2f      	ldr	r2, [pc, #188]	@ (8002824 <HAL_DMA_Abort+0x444>)
 8002768:	4293      	cmp	r3, r2
 800276a:	d04a      	beq.n	8002802 <HAL_DMA_Abort+0x422>
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	4a2d      	ldr	r2, [pc, #180]	@ (8002828 <HAL_DMA_Abort+0x448>)
 8002772:	4293      	cmp	r3, r2
 8002774:	d045      	beq.n	8002802 <HAL_DMA_Abort+0x422>
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	4a2c      	ldr	r2, [pc, #176]	@ (800282c <HAL_DMA_Abort+0x44c>)
 800277c:	4293      	cmp	r3, r2
 800277e:	d040      	beq.n	8002802 <HAL_DMA_Abort+0x422>
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	4a2a      	ldr	r2, [pc, #168]	@ (8002830 <HAL_DMA_Abort+0x450>)
 8002786:	4293      	cmp	r3, r2
 8002788:	d03b      	beq.n	8002802 <HAL_DMA_Abort+0x422>
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	4a29      	ldr	r2, [pc, #164]	@ (8002834 <HAL_DMA_Abort+0x454>)
 8002790:	4293      	cmp	r3, r2
 8002792:	d036      	beq.n	8002802 <HAL_DMA_Abort+0x422>
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	4a27      	ldr	r2, [pc, #156]	@ (8002838 <HAL_DMA_Abort+0x458>)
 800279a:	4293      	cmp	r3, r2
 800279c:	d031      	beq.n	8002802 <HAL_DMA_Abort+0x422>
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	4a26      	ldr	r2, [pc, #152]	@ (800283c <HAL_DMA_Abort+0x45c>)
 80027a4:	4293      	cmp	r3, r2
 80027a6:	d02c      	beq.n	8002802 <HAL_DMA_Abort+0x422>
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	4a24      	ldr	r2, [pc, #144]	@ (8002840 <HAL_DMA_Abort+0x460>)
 80027ae:	4293      	cmp	r3, r2
 80027b0:	d027      	beq.n	8002802 <HAL_DMA_Abort+0x422>
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	4a23      	ldr	r2, [pc, #140]	@ (8002844 <HAL_DMA_Abort+0x464>)
 80027b8:	4293      	cmp	r3, r2
 80027ba:	d022      	beq.n	8002802 <HAL_DMA_Abort+0x422>
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	4a21      	ldr	r2, [pc, #132]	@ (8002848 <HAL_DMA_Abort+0x468>)
 80027c2:	4293      	cmp	r3, r2
 80027c4:	d01d      	beq.n	8002802 <HAL_DMA_Abort+0x422>
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	4a20      	ldr	r2, [pc, #128]	@ (800284c <HAL_DMA_Abort+0x46c>)
 80027cc:	4293      	cmp	r3, r2
 80027ce:	d018      	beq.n	8002802 <HAL_DMA_Abort+0x422>
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	4a1e      	ldr	r2, [pc, #120]	@ (8002850 <HAL_DMA_Abort+0x470>)
 80027d6:	4293      	cmp	r3, r2
 80027d8:	d013      	beq.n	8002802 <HAL_DMA_Abort+0x422>
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	4a1d      	ldr	r2, [pc, #116]	@ (8002854 <HAL_DMA_Abort+0x474>)
 80027e0:	4293      	cmp	r3, r2
 80027e2:	d00e      	beq.n	8002802 <HAL_DMA_Abort+0x422>
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	4a1b      	ldr	r2, [pc, #108]	@ (8002858 <HAL_DMA_Abort+0x478>)
 80027ea:	4293      	cmp	r3, r2
 80027ec:	d009      	beq.n	8002802 <HAL_DMA_Abort+0x422>
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	4a1a      	ldr	r2, [pc, #104]	@ (800285c <HAL_DMA_Abort+0x47c>)
 80027f4:	4293      	cmp	r3, r2
 80027f6:	d004      	beq.n	8002802 <HAL_DMA_Abort+0x422>
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	4a18      	ldr	r2, [pc, #96]	@ (8002860 <HAL_DMA_Abort+0x480>)
 80027fe:	4293      	cmp	r3, r2
 8002800:	d101      	bne.n	8002806 <HAL_DMA_Abort+0x426>
 8002802:	2301      	movs	r3, #1
 8002804:	e000      	b.n	8002808 <HAL_DMA_Abort+0x428>
 8002806:	2300      	movs	r3, #0
 8002808:	2b00      	cmp	r3, #0
 800280a:	d02b      	beq.n	8002864 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002810:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002816:	f003 031f 	and.w	r3, r3, #31
 800281a:	223f      	movs	r2, #63	@ 0x3f
 800281c:	409a      	lsls	r2, r3
 800281e:	68bb      	ldr	r3, [r7, #8]
 8002820:	609a      	str	r2, [r3, #8]
 8002822:	e02a      	b.n	800287a <HAL_DMA_Abort+0x49a>
 8002824:	40020010 	.word	0x40020010
 8002828:	40020028 	.word	0x40020028
 800282c:	40020040 	.word	0x40020040
 8002830:	40020058 	.word	0x40020058
 8002834:	40020070 	.word	0x40020070
 8002838:	40020088 	.word	0x40020088
 800283c:	400200a0 	.word	0x400200a0
 8002840:	400200b8 	.word	0x400200b8
 8002844:	40020410 	.word	0x40020410
 8002848:	40020428 	.word	0x40020428
 800284c:	40020440 	.word	0x40020440
 8002850:	40020458 	.word	0x40020458
 8002854:	40020470 	.word	0x40020470
 8002858:	40020488 	.word	0x40020488
 800285c:	400204a0 	.word	0x400204a0
 8002860:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002868:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800286e:	f003 031f 	and.w	r3, r3, #31
 8002872:	2201      	movs	r2, #1
 8002874:	409a      	lsls	r2, r3
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	4a4f      	ldr	r2, [pc, #316]	@ (80029bc <HAL_DMA_Abort+0x5dc>)
 8002880:	4293      	cmp	r3, r2
 8002882:	d072      	beq.n	800296a <HAL_DMA_Abort+0x58a>
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	4a4d      	ldr	r2, [pc, #308]	@ (80029c0 <HAL_DMA_Abort+0x5e0>)
 800288a:	4293      	cmp	r3, r2
 800288c:	d06d      	beq.n	800296a <HAL_DMA_Abort+0x58a>
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	4a4c      	ldr	r2, [pc, #304]	@ (80029c4 <HAL_DMA_Abort+0x5e4>)
 8002894:	4293      	cmp	r3, r2
 8002896:	d068      	beq.n	800296a <HAL_DMA_Abort+0x58a>
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	4a4a      	ldr	r2, [pc, #296]	@ (80029c8 <HAL_DMA_Abort+0x5e8>)
 800289e:	4293      	cmp	r3, r2
 80028a0:	d063      	beq.n	800296a <HAL_DMA_Abort+0x58a>
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	4a49      	ldr	r2, [pc, #292]	@ (80029cc <HAL_DMA_Abort+0x5ec>)
 80028a8:	4293      	cmp	r3, r2
 80028aa:	d05e      	beq.n	800296a <HAL_DMA_Abort+0x58a>
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	4a47      	ldr	r2, [pc, #284]	@ (80029d0 <HAL_DMA_Abort+0x5f0>)
 80028b2:	4293      	cmp	r3, r2
 80028b4:	d059      	beq.n	800296a <HAL_DMA_Abort+0x58a>
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	4a46      	ldr	r2, [pc, #280]	@ (80029d4 <HAL_DMA_Abort+0x5f4>)
 80028bc:	4293      	cmp	r3, r2
 80028be:	d054      	beq.n	800296a <HAL_DMA_Abort+0x58a>
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	4a44      	ldr	r2, [pc, #272]	@ (80029d8 <HAL_DMA_Abort+0x5f8>)
 80028c6:	4293      	cmp	r3, r2
 80028c8:	d04f      	beq.n	800296a <HAL_DMA_Abort+0x58a>
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	4a43      	ldr	r2, [pc, #268]	@ (80029dc <HAL_DMA_Abort+0x5fc>)
 80028d0:	4293      	cmp	r3, r2
 80028d2:	d04a      	beq.n	800296a <HAL_DMA_Abort+0x58a>
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	4a41      	ldr	r2, [pc, #260]	@ (80029e0 <HAL_DMA_Abort+0x600>)
 80028da:	4293      	cmp	r3, r2
 80028dc:	d045      	beq.n	800296a <HAL_DMA_Abort+0x58a>
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	4a40      	ldr	r2, [pc, #256]	@ (80029e4 <HAL_DMA_Abort+0x604>)
 80028e4:	4293      	cmp	r3, r2
 80028e6:	d040      	beq.n	800296a <HAL_DMA_Abort+0x58a>
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	4a3e      	ldr	r2, [pc, #248]	@ (80029e8 <HAL_DMA_Abort+0x608>)
 80028ee:	4293      	cmp	r3, r2
 80028f0:	d03b      	beq.n	800296a <HAL_DMA_Abort+0x58a>
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	4a3d      	ldr	r2, [pc, #244]	@ (80029ec <HAL_DMA_Abort+0x60c>)
 80028f8:	4293      	cmp	r3, r2
 80028fa:	d036      	beq.n	800296a <HAL_DMA_Abort+0x58a>
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	4a3b      	ldr	r2, [pc, #236]	@ (80029f0 <HAL_DMA_Abort+0x610>)
 8002902:	4293      	cmp	r3, r2
 8002904:	d031      	beq.n	800296a <HAL_DMA_Abort+0x58a>
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	4a3a      	ldr	r2, [pc, #232]	@ (80029f4 <HAL_DMA_Abort+0x614>)
 800290c:	4293      	cmp	r3, r2
 800290e:	d02c      	beq.n	800296a <HAL_DMA_Abort+0x58a>
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	4a38      	ldr	r2, [pc, #224]	@ (80029f8 <HAL_DMA_Abort+0x618>)
 8002916:	4293      	cmp	r3, r2
 8002918:	d027      	beq.n	800296a <HAL_DMA_Abort+0x58a>
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	4a37      	ldr	r2, [pc, #220]	@ (80029fc <HAL_DMA_Abort+0x61c>)
 8002920:	4293      	cmp	r3, r2
 8002922:	d022      	beq.n	800296a <HAL_DMA_Abort+0x58a>
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	4a35      	ldr	r2, [pc, #212]	@ (8002a00 <HAL_DMA_Abort+0x620>)
 800292a:	4293      	cmp	r3, r2
 800292c:	d01d      	beq.n	800296a <HAL_DMA_Abort+0x58a>
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	4a34      	ldr	r2, [pc, #208]	@ (8002a04 <HAL_DMA_Abort+0x624>)
 8002934:	4293      	cmp	r3, r2
 8002936:	d018      	beq.n	800296a <HAL_DMA_Abort+0x58a>
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	4a32      	ldr	r2, [pc, #200]	@ (8002a08 <HAL_DMA_Abort+0x628>)
 800293e:	4293      	cmp	r3, r2
 8002940:	d013      	beq.n	800296a <HAL_DMA_Abort+0x58a>
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	4a31      	ldr	r2, [pc, #196]	@ (8002a0c <HAL_DMA_Abort+0x62c>)
 8002948:	4293      	cmp	r3, r2
 800294a:	d00e      	beq.n	800296a <HAL_DMA_Abort+0x58a>
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	4a2f      	ldr	r2, [pc, #188]	@ (8002a10 <HAL_DMA_Abort+0x630>)
 8002952:	4293      	cmp	r3, r2
 8002954:	d009      	beq.n	800296a <HAL_DMA_Abort+0x58a>
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	4a2e      	ldr	r2, [pc, #184]	@ (8002a14 <HAL_DMA_Abort+0x634>)
 800295c:	4293      	cmp	r3, r2
 800295e:	d004      	beq.n	800296a <HAL_DMA_Abort+0x58a>
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	4a2c      	ldr	r2, [pc, #176]	@ (8002a18 <HAL_DMA_Abort+0x638>)
 8002966:	4293      	cmp	r3, r2
 8002968:	d101      	bne.n	800296e <HAL_DMA_Abort+0x58e>
 800296a:	2301      	movs	r3, #1
 800296c:	e000      	b.n	8002970 <HAL_DMA_Abort+0x590>
 800296e:	2300      	movs	r3, #0
 8002970:	2b00      	cmp	r3, #0
 8002972:	d015      	beq.n	80029a0 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002978:	687a      	ldr	r2, [r7, #4]
 800297a:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 800297c:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002982:	2b00      	cmp	r3, #0
 8002984:	d00c      	beq.n	80029a0 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800298a:	681a      	ldr	r2, [r3, #0]
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002990:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002994:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800299a:	687a      	ldr	r2, [r7, #4]
 800299c:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800299e:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	2201      	movs	r2, #1
 80029a4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	2200      	movs	r2, #0
 80029ac:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 80029b0:	2300      	movs	r3, #0
}
 80029b2:	4618      	mov	r0, r3
 80029b4:	3718      	adds	r7, #24
 80029b6:	46bd      	mov	sp, r7
 80029b8:	bd80      	pop	{r7, pc}
 80029ba:	bf00      	nop
 80029bc:	40020010 	.word	0x40020010
 80029c0:	40020028 	.word	0x40020028
 80029c4:	40020040 	.word	0x40020040
 80029c8:	40020058 	.word	0x40020058
 80029cc:	40020070 	.word	0x40020070
 80029d0:	40020088 	.word	0x40020088
 80029d4:	400200a0 	.word	0x400200a0
 80029d8:	400200b8 	.word	0x400200b8
 80029dc:	40020410 	.word	0x40020410
 80029e0:	40020428 	.word	0x40020428
 80029e4:	40020440 	.word	0x40020440
 80029e8:	40020458 	.word	0x40020458
 80029ec:	40020470 	.word	0x40020470
 80029f0:	40020488 	.word	0x40020488
 80029f4:	400204a0 	.word	0x400204a0
 80029f8:	400204b8 	.word	0x400204b8
 80029fc:	58025408 	.word	0x58025408
 8002a00:	5802541c 	.word	0x5802541c
 8002a04:	58025430 	.word	0x58025430
 8002a08:	58025444 	.word	0x58025444
 8002a0c:	58025458 	.word	0x58025458
 8002a10:	5802546c 	.word	0x5802546c
 8002a14:	58025480 	.word	0x58025480
 8002a18:	58025494 	.word	0x58025494

08002a1c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002a1c:	b580      	push	{r7, lr}
 8002a1e:	b084      	sub	sp, #16
 8002a20:	af00      	add	r7, sp, #0
 8002a22:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d101      	bne.n	8002a2e <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8002a2a:	2301      	movs	r3, #1
 8002a2c:	e237      	b.n	8002e9e <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002a34:	b2db      	uxtb	r3, r3
 8002a36:	2b02      	cmp	r3, #2
 8002a38:	d004      	beq.n	8002a44 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	2280      	movs	r2, #128	@ 0x80
 8002a3e:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002a40:	2301      	movs	r3, #1
 8002a42:	e22c      	b.n	8002e9e <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	4a5c      	ldr	r2, [pc, #368]	@ (8002bbc <HAL_DMA_Abort_IT+0x1a0>)
 8002a4a:	4293      	cmp	r3, r2
 8002a4c:	d04a      	beq.n	8002ae4 <HAL_DMA_Abort_IT+0xc8>
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	4a5b      	ldr	r2, [pc, #364]	@ (8002bc0 <HAL_DMA_Abort_IT+0x1a4>)
 8002a54:	4293      	cmp	r3, r2
 8002a56:	d045      	beq.n	8002ae4 <HAL_DMA_Abort_IT+0xc8>
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	4a59      	ldr	r2, [pc, #356]	@ (8002bc4 <HAL_DMA_Abort_IT+0x1a8>)
 8002a5e:	4293      	cmp	r3, r2
 8002a60:	d040      	beq.n	8002ae4 <HAL_DMA_Abort_IT+0xc8>
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	4a58      	ldr	r2, [pc, #352]	@ (8002bc8 <HAL_DMA_Abort_IT+0x1ac>)
 8002a68:	4293      	cmp	r3, r2
 8002a6a:	d03b      	beq.n	8002ae4 <HAL_DMA_Abort_IT+0xc8>
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	4a56      	ldr	r2, [pc, #344]	@ (8002bcc <HAL_DMA_Abort_IT+0x1b0>)
 8002a72:	4293      	cmp	r3, r2
 8002a74:	d036      	beq.n	8002ae4 <HAL_DMA_Abort_IT+0xc8>
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	4a55      	ldr	r2, [pc, #340]	@ (8002bd0 <HAL_DMA_Abort_IT+0x1b4>)
 8002a7c:	4293      	cmp	r3, r2
 8002a7e:	d031      	beq.n	8002ae4 <HAL_DMA_Abort_IT+0xc8>
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	4a53      	ldr	r2, [pc, #332]	@ (8002bd4 <HAL_DMA_Abort_IT+0x1b8>)
 8002a86:	4293      	cmp	r3, r2
 8002a88:	d02c      	beq.n	8002ae4 <HAL_DMA_Abort_IT+0xc8>
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	4a52      	ldr	r2, [pc, #328]	@ (8002bd8 <HAL_DMA_Abort_IT+0x1bc>)
 8002a90:	4293      	cmp	r3, r2
 8002a92:	d027      	beq.n	8002ae4 <HAL_DMA_Abort_IT+0xc8>
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	4a50      	ldr	r2, [pc, #320]	@ (8002bdc <HAL_DMA_Abort_IT+0x1c0>)
 8002a9a:	4293      	cmp	r3, r2
 8002a9c:	d022      	beq.n	8002ae4 <HAL_DMA_Abort_IT+0xc8>
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	4a4f      	ldr	r2, [pc, #316]	@ (8002be0 <HAL_DMA_Abort_IT+0x1c4>)
 8002aa4:	4293      	cmp	r3, r2
 8002aa6:	d01d      	beq.n	8002ae4 <HAL_DMA_Abort_IT+0xc8>
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	4a4d      	ldr	r2, [pc, #308]	@ (8002be4 <HAL_DMA_Abort_IT+0x1c8>)
 8002aae:	4293      	cmp	r3, r2
 8002ab0:	d018      	beq.n	8002ae4 <HAL_DMA_Abort_IT+0xc8>
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	4a4c      	ldr	r2, [pc, #304]	@ (8002be8 <HAL_DMA_Abort_IT+0x1cc>)
 8002ab8:	4293      	cmp	r3, r2
 8002aba:	d013      	beq.n	8002ae4 <HAL_DMA_Abort_IT+0xc8>
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	4a4a      	ldr	r2, [pc, #296]	@ (8002bec <HAL_DMA_Abort_IT+0x1d0>)
 8002ac2:	4293      	cmp	r3, r2
 8002ac4:	d00e      	beq.n	8002ae4 <HAL_DMA_Abort_IT+0xc8>
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	4a49      	ldr	r2, [pc, #292]	@ (8002bf0 <HAL_DMA_Abort_IT+0x1d4>)
 8002acc:	4293      	cmp	r3, r2
 8002ace:	d009      	beq.n	8002ae4 <HAL_DMA_Abort_IT+0xc8>
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	4a47      	ldr	r2, [pc, #284]	@ (8002bf4 <HAL_DMA_Abort_IT+0x1d8>)
 8002ad6:	4293      	cmp	r3, r2
 8002ad8:	d004      	beq.n	8002ae4 <HAL_DMA_Abort_IT+0xc8>
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	4a46      	ldr	r2, [pc, #280]	@ (8002bf8 <HAL_DMA_Abort_IT+0x1dc>)
 8002ae0:	4293      	cmp	r3, r2
 8002ae2:	d101      	bne.n	8002ae8 <HAL_DMA_Abort_IT+0xcc>
 8002ae4:	2301      	movs	r3, #1
 8002ae6:	e000      	b.n	8002aea <HAL_DMA_Abort_IT+0xce>
 8002ae8:	2300      	movs	r3, #0
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	f000 8086 	beq.w	8002bfc <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	2204      	movs	r2, #4
 8002af4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	4a2f      	ldr	r2, [pc, #188]	@ (8002bbc <HAL_DMA_Abort_IT+0x1a0>)
 8002afe:	4293      	cmp	r3, r2
 8002b00:	d04a      	beq.n	8002b98 <HAL_DMA_Abort_IT+0x17c>
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	4a2e      	ldr	r2, [pc, #184]	@ (8002bc0 <HAL_DMA_Abort_IT+0x1a4>)
 8002b08:	4293      	cmp	r3, r2
 8002b0a:	d045      	beq.n	8002b98 <HAL_DMA_Abort_IT+0x17c>
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	4a2c      	ldr	r2, [pc, #176]	@ (8002bc4 <HAL_DMA_Abort_IT+0x1a8>)
 8002b12:	4293      	cmp	r3, r2
 8002b14:	d040      	beq.n	8002b98 <HAL_DMA_Abort_IT+0x17c>
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	4a2b      	ldr	r2, [pc, #172]	@ (8002bc8 <HAL_DMA_Abort_IT+0x1ac>)
 8002b1c:	4293      	cmp	r3, r2
 8002b1e:	d03b      	beq.n	8002b98 <HAL_DMA_Abort_IT+0x17c>
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	4a29      	ldr	r2, [pc, #164]	@ (8002bcc <HAL_DMA_Abort_IT+0x1b0>)
 8002b26:	4293      	cmp	r3, r2
 8002b28:	d036      	beq.n	8002b98 <HAL_DMA_Abort_IT+0x17c>
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	4a28      	ldr	r2, [pc, #160]	@ (8002bd0 <HAL_DMA_Abort_IT+0x1b4>)
 8002b30:	4293      	cmp	r3, r2
 8002b32:	d031      	beq.n	8002b98 <HAL_DMA_Abort_IT+0x17c>
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	4a26      	ldr	r2, [pc, #152]	@ (8002bd4 <HAL_DMA_Abort_IT+0x1b8>)
 8002b3a:	4293      	cmp	r3, r2
 8002b3c:	d02c      	beq.n	8002b98 <HAL_DMA_Abort_IT+0x17c>
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	4a25      	ldr	r2, [pc, #148]	@ (8002bd8 <HAL_DMA_Abort_IT+0x1bc>)
 8002b44:	4293      	cmp	r3, r2
 8002b46:	d027      	beq.n	8002b98 <HAL_DMA_Abort_IT+0x17c>
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	4a23      	ldr	r2, [pc, #140]	@ (8002bdc <HAL_DMA_Abort_IT+0x1c0>)
 8002b4e:	4293      	cmp	r3, r2
 8002b50:	d022      	beq.n	8002b98 <HAL_DMA_Abort_IT+0x17c>
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	4a22      	ldr	r2, [pc, #136]	@ (8002be0 <HAL_DMA_Abort_IT+0x1c4>)
 8002b58:	4293      	cmp	r3, r2
 8002b5a:	d01d      	beq.n	8002b98 <HAL_DMA_Abort_IT+0x17c>
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	4a20      	ldr	r2, [pc, #128]	@ (8002be4 <HAL_DMA_Abort_IT+0x1c8>)
 8002b62:	4293      	cmp	r3, r2
 8002b64:	d018      	beq.n	8002b98 <HAL_DMA_Abort_IT+0x17c>
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	4a1f      	ldr	r2, [pc, #124]	@ (8002be8 <HAL_DMA_Abort_IT+0x1cc>)
 8002b6c:	4293      	cmp	r3, r2
 8002b6e:	d013      	beq.n	8002b98 <HAL_DMA_Abort_IT+0x17c>
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	4a1d      	ldr	r2, [pc, #116]	@ (8002bec <HAL_DMA_Abort_IT+0x1d0>)
 8002b76:	4293      	cmp	r3, r2
 8002b78:	d00e      	beq.n	8002b98 <HAL_DMA_Abort_IT+0x17c>
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	4a1c      	ldr	r2, [pc, #112]	@ (8002bf0 <HAL_DMA_Abort_IT+0x1d4>)
 8002b80:	4293      	cmp	r3, r2
 8002b82:	d009      	beq.n	8002b98 <HAL_DMA_Abort_IT+0x17c>
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	4a1a      	ldr	r2, [pc, #104]	@ (8002bf4 <HAL_DMA_Abort_IT+0x1d8>)
 8002b8a:	4293      	cmp	r3, r2
 8002b8c:	d004      	beq.n	8002b98 <HAL_DMA_Abort_IT+0x17c>
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	4a19      	ldr	r2, [pc, #100]	@ (8002bf8 <HAL_DMA_Abort_IT+0x1dc>)
 8002b94:	4293      	cmp	r3, r2
 8002b96:	d108      	bne.n	8002baa <HAL_DMA_Abort_IT+0x18e>
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	681a      	ldr	r2, [r3, #0]
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	f022 0201 	bic.w	r2, r2, #1
 8002ba6:	601a      	str	r2, [r3, #0]
 8002ba8:	e178      	b.n	8002e9c <HAL_DMA_Abort_IT+0x480>
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	681a      	ldr	r2, [r3, #0]
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	f022 0201 	bic.w	r2, r2, #1
 8002bb8:	601a      	str	r2, [r3, #0]
 8002bba:	e16f      	b.n	8002e9c <HAL_DMA_Abort_IT+0x480>
 8002bbc:	40020010 	.word	0x40020010
 8002bc0:	40020028 	.word	0x40020028
 8002bc4:	40020040 	.word	0x40020040
 8002bc8:	40020058 	.word	0x40020058
 8002bcc:	40020070 	.word	0x40020070
 8002bd0:	40020088 	.word	0x40020088
 8002bd4:	400200a0 	.word	0x400200a0
 8002bd8:	400200b8 	.word	0x400200b8
 8002bdc:	40020410 	.word	0x40020410
 8002be0:	40020428 	.word	0x40020428
 8002be4:	40020440 	.word	0x40020440
 8002be8:	40020458 	.word	0x40020458
 8002bec:	40020470 	.word	0x40020470
 8002bf0:	40020488 	.word	0x40020488
 8002bf4:	400204a0 	.word	0x400204a0
 8002bf8:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	681a      	ldr	r2, [r3, #0]
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	f022 020e 	bic.w	r2, r2, #14
 8002c0a:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	4a6c      	ldr	r2, [pc, #432]	@ (8002dc4 <HAL_DMA_Abort_IT+0x3a8>)
 8002c12:	4293      	cmp	r3, r2
 8002c14:	d04a      	beq.n	8002cac <HAL_DMA_Abort_IT+0x290>
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	4a6b      	ldr	r2, [pc, #428]	@ (8002dc8 <HAL_DMA_Abort_IT+0x3ac>)
 8002c1c:	4293      	cmp	r3, r2
 8002c1e:	d045      	beq.n	8002cac <HAL_DMA_Abort_IT+0x290>
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	4a69      	ldr	r2, [pc, #420]	@ (8002dcc <HAL_DMA_Abort_IT+0x3b0>)
 8002c26:	4293      	cmp	r3, r2
 8002c28:	d040      	beq.n	8002cac <HAL_DMA_Abort_IT+0x290>
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	4a68      	ldr	r2, [pc, #416]	@ (8002dd0 <HAL_DMA_Abort_IT+0x3b4>)
 8002c30:	4293      	cmp	r3, r2
 8002c32:	d03b      	beq.n	8002cac <HAL_DMA_Abort_IT+0x290>
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	4a66      	ldr	r2, [pc, #408]	@ (8002dd4 <HAL_DMA_Abort_IT+0x3b8>)
 8002c3a:	4293      	cmp	r3, r2
 8002c3c:	d036      	beq.n	8002cac <HAL_DMA_Abort_IT+0x290>
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	4a65      	ldr	r2, [pc, #404]	@ (8002dd8 <HAL_DMA_Abort_IT+0x3bc>)
 8002c44:	4293      	cmp	r3, r2
 8002c46:	d031      	beq.n	8002cac <HAL_DMA_Abort_IT+0x290>
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	4a63      	ldr	r2, [pc, #396]	@ (8002ddc <HAL_DMA_Abort_IT+0x3c0>)
 8002c4e:	4293      	cmp	r3, r2
 8002c50:	d02c      	beq.n	8002cac <HAL_DMA_Abort_IT+0x290>
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	4a62      	ldr	r2, [pc, #392]	@ (8002de0 <HAL_DMA_Abort_IT+0x3c4>)
 8002c58:	4293      	cmp	r3, r2
 8002c5a:	d027      	beq.n	8002cac <HAL_DMA_Abort_IT+0x290>
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	4a60      	ldr	r2, [pc, #384]	@ (8002de4 <HAL_DMA_Abort_IT+0x3c8>)
 8002c62:	4293      	cmp	r3, r2
 8002c64:	d022      	beq.n	8002cac <HAL_DMA_Abort_IT+0x290>
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	4a5f      	ldr	r2, [pc, #380]	@ (8002de8 <HAL_DMA_Abort_IT+0x3cc>)
 8002c6c:	4293      	cmp	r3, r2
 8002c6e:	d01d      	beq.n	8002cac <HAL_DMA_Abort_IT+0x290>
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	4a5d      	ldr	r2, [pc, #372]	@ (8002dec <HAL_DMA_Abort_IT+0x3d0>)
 8002c76:	4293      	cmp	r3, r2
 8002c78:	d018      	beq.n	8002cac <HAL_DMA_Abort_IT+0x290>
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	4a5c      	ldr	r2, [pc, #368]	@ (8002df0 <HAL_DMA_Abort_IT+0x3d4>)
 8002c80:	4293      	cmp	r3, r2
 8002c82:	d013      	beq.n	8002cac <HAL_DMA_Abort_IT+0x290>
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	4a5a      	ldr	r2, [pc, #360]	@ (8002df4 <HAL_DMA_Abort_IT+0x3d8>)
 8002c8a:	4293      	cmp	r3, r2
 8002c8c:	d00e      	beq.n	8002cac <HAL_DMA_Abort_IT+0x290>
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	4a59      	ldr	r2, [pc, #356]	@ (8002df8 <HAL_DMA_Abort_IT+0x3dc>)
 8002c94:	4293      	cmp	r3, r2
 8002c96:	d009      	beq.n	8002cac <HAL_DMA_Abort_IT+0x290>
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	4a57      	ldr	r2, [pc, #348]	@ (8002dfc <HAL_DMA_Abort_IT+0x3e0>)
 8002c9e:	4293      	cmp	r3, r2
 8002ca0:	d004      	beq.n	8002cac <HAL_DMA_Abort_IT+0x290>
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	4a56      	ldr	r2, [pc, #344]	@ (8002e00 <HAL_DMA_Abort_IT+0x3e4>)
 8002ca8:	4293      	cmp	r3, r2
 8002caa:	d108      	bne.n	8002cbe <HAL_DMA_Abort_IT+0x2a2>
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	681a      	ldr	r2, [r3, #0]
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	f022 0201 	bic.w	r2, r2, #1
 8002cba:	601a      	str	r2, [r3, #0]
 8002cbc:	e007      	b.n	8002cce <HAL_DMA_Abort_IT+0x2b2>
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	681a      	ldr	r2, [r3, #0]
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	f022 0201 	bic.w	r2, r2, #1
 8002ccc:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	4a3c      	ldr	r2, [pc, #240]	@ (8002dc4 <HAL_DMA_Abort_IT+0x3a8>)
 8002cd4:	4293      	cmp	r3, r2
 8002cd6:	d072      	beq.n	8002dbe <HAL_DMA_Abort_IT+0x3a2>
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	4a3a      	ldr	r2, [pc, #232]	@ (8002dc8 <HAL_DMA_Abort_IT+0x3ac>)
 8002cde:	4293      	cmp	r3, r2
 8002ce0:	d06d      	beq.n	8002dbe <HAL_DMA_Abort_IT+0x3a2>
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	4a39      	ldr	r2, [pc, #228]	@ (8002dcc <HAL_DMA_Abort_IT+0x3b0>)
 8002ce8:	4293      	cmp	r3, r2
 8002cea:	d068      	beq.n	8002dbe <HAL_DMA_Abort_IT+0x3a2>
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	4a37      	ldr	r2, [pc, #220]	@ (8002dd0 <HAL_DMA_Abort_IT+0x3b4>)
 8002cf2:	4293      	cmp	r3, r2
 8002cf4:	d063      	beq.n	8002dbe <HAL_DMA_Abort_IT+0x3a2>
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	4a36      	ldr	r2, [pc, #216]	@ (8002dd4 <HAL_DMA_Abort_IT+0x3b8>)
 8002cfc:	4293      	cmp	r3, r2
 8002cfe:	d05e      	beq.n	8002dbe <HAL_DMA_Abort_IT+0x3a2>
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	4a34      	ldr	r2, [pc, #208]	@ (8002dd8 <HAL_DMA_Abort_IT+0x3bc>)
 8002d06:	4293      	cmp	r3, r2
 8002d08:	d059      	beq.n	8002dbe <HAL_DMA_Abort_IT+0x3a2>
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	4a33      	ldr	r2, [pc, #204]	@ (8002ddc <HAL_DMA_Abort_IT+0x3c0>)
 8002d10:	4293      	cmp	r3, r2
 8002d12:	d054      	beq.n	8002dbe <HAL_DMA_Abort_IT+0x3a2>
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	4a31      	ldr	r2, [pc, #196]	@ (8002de0 <HAL_DMA_Abort_IT+0x3c4>)
 8002d1a:	4293      	cmp	r3, r2
 8002d1c:	d04f      	beq.n	8002dbe <HAL_DMA_Abort_IT+0x3a2>
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	4a30      	ldr	r2, [pc, #192]	@ (8002de4 <HAL_DMA_Abort_IT+0x3c8>)
 8002d24:	4293      	cmp	r3, r2
 8002d26:	d04a      	beq.n	8002dbe <HAL_DMA_Abort_IT+0x3a2>
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	4a2e      	ldr	r2, [pc, #184]	@ (8002de8 <HAL_DMA_Abort_IT+0x3cc>)
 8002d2e:	4293      	cmp	r3, r2
 8002d30:	d045      	beq.n	8002dbe <HAL_DMA_Abort_IT+0x3a2>
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	4a2d      	ldr	r2, [pc, #180]	@ (8002dec <HAL_DMA_Abort_IT+0x3d0>)
 8002d38:	4293      	cmp	r3, r2
 8002d3a:	d040      	beq.n	8002dbe <HAL_DMA_Abort_IT+0x3a2>
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	4a2b      	ldr	r2, [pc, #172]	@ (8002df0 <HAL_DMA_Abort_IT+0x3d4>)
 8002d42:	4293      	cmp	r3, r2
 8002d44:	d03b      	beq.n	8002dbe <HAL_DMA_Abort_IT+0x3a2>
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	4a2a      	ldr	r2, [pc, #168]	@ (8002df4 <HAL_DMA_Abort_IT+0x3d8>)
 8002d4c:	4293      	cmp	r3, r2
 8002d4e:	d036      	beq.n	8002dbe <HAL_DMA_Abort_IT+0x3a2>
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	4a28      	ldr	r2, [pc, #160]	@ (8002df8 <HAL_DMA_Abort_IT+0x3dc>)
 8002d56:	4293      	cmp	r3, r2
 8002d58:	d031      	beq.n	8002dbe <HAL_DMA_Abort_IT+0x3a2>
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	4a27      	ldr	r2, [pc, #156]	@ (8002dfc <HAL_DMA_Abort_IT+0x3e0>)
 8002d60:	4293      	cmp	r3, r2
 8002d62:	d02c      	beq.n	8002dbe <HAL_DMA_Abort_IT+0x3a2>
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	4a25      	ldr	r2, [pc, #148]	@ (8002e00 <HAL_DMA_Abort_IT+0x3e4>)
 8002d6a:	4293      	cmp	r3, r2
 8002d6c:	d027      	beq.n	8002dbe <HAL_DMA_Abort_IT+0x3a2>
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	4a24      	ldr	r2, [pc, #144]	@ (8002e04 <HAL_DMA_Abort_IT+0x3e8>)
 8002d74:	4293      	cmp	r3, r2
 8002d76:	d022      	beq.n	8002dbe <HAL_DMA_Abort_IT+0x3a2>
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	4a22      	ldr	r2, [pc, #136]	@ (8002e08 <HAL_DMA_Abort_IT+0x3ec>)
 8002d7e:	4293      	cmp	r3, r2
 8002d80:	d01d      	beq.n	8002dbe <HAL_DMA_Abort_IT+0x3a2>
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	4a21      	ldr	r2, [pc, #132]	@ (8002e0c <HAL_DMA_Abort_IT+0x3f0>)
 8002d88:	4293      	cmp	r3, r2
 8002d8a:	d018      	beq.n	8002dbe <HAL_DMA_Abort_IT+0x3a2>
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	4a1f      	ldr	r2, [pc, #124]	@ (8002e10 <HAL_DMA_Abort_IT+0x3f4>)
 8002d92:	4293      	cmp	r3, r2
 8002d94:	d013      	beq.n	8002dbe <HAL_DMA_Abort_IT+0x3a2>
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	4a1e      	ldr	r2, [pc, #120]	@ (8002e14 <HAL_DMA_Abort_IT+0x3f8>)
 8002d9c:	4293      	cmp	r3, r2
 8002d9e:	d00e      	beq.n	8002dbe <HAL_DMA_Abort_IT+0x3a2>
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	4a1c      	ldr	r2, [pc, #112]	@ (8002e18 <HAL_DMA_Abort_IT+0x3fc>)
 8002da6:	4293      	cmp	r3, r2
 8002da8:	d009      	beq.n	8002dbe <HAL_DMA_Abort_IT+0x3a2>
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	4a1b      	ldr	r2, [pc, #108]	@ (8002e1c <HAL_DMA_Abort_IT+0x400>)
 8002db0:	4293      	cmp	r3, r2
 8002db2:	d004      	beq.n	8002dbe <HAL_DMA_Abort_IT+0x3a2>
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	4a19      	ldr	r2, [pc, #100]	@ (8002e20 <HAL_DMA_Abort_IT+0x404>)
 8002dba:	4293      	cmp	r3, r2
 8002dbc:	d132      	bne.n	8002e24 <HAL_DMA_Abort_IT+0x408>
 8002dbe:	2301      	movs	r3, #1
 8002dc0:	e031      	b.n	8002e26 <HAL_DMA_Abort_IT+0x40a>
 8002dc2:	bf00      	nop
 8002dc4:	40020010 	.word	0x40020010
 8002dc8:	40020028 	.word	0x40020028
 8002dcc:	40020040 	.word	0x40020040
 8002dd0:	40020058 	.word	0x40020058
 8002dd4:	40020070 	.word	0x40020070
 8002dd8:	40020088 	.word	0x40020088
 8002ddc:	400200a0 	.word	0x400200a0
 8002de0:	400200b8 	.word	0x400200b8
 8002de4:	40020410 	.word	0x40020410
 8002de8:	40020428 	.word	0x40020428
 8002dec:	40020440 	.word	0x40020440
 8002df0:	40020458 	.word	0x40020458
 8002df4:	40020470 	.word	0x40020470
 8002df8:	40020488 	.word	0x40020488
 8002dfc:	400204a0 	.word	0x400204a0
 8002e00:	400204b8 	.word	0x400204b8
 8002e04:	58025408 	.word	0x58025408
 8002e08:	5802541c 	.word	0x5802541c
 8002e0c:	58025430 	.word	0x58025430
 8002e10:	58025444 	.word	0x58025444
 8002e14:	58025458 	.word	0x58025458
 8002e18:	5802546c 	.word	0x5802546c
 8002e1c:	58025480 	.word	0x58025480
 8002e20:	58025494 	.word	0x58025494
 8002e24:	2300      	movs	r3, #0
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d028      	beq.n	8002e7c <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002e2e:	681a      	ldr	r2, [r3, #0]
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002e34:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002e38:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e3e:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e44:	f003 031f 	and.w	r3, r3, #31
 8002e48:	2201      	movs	r2, #1
 8002e4a:	409a      	lsls	r2, r3
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002e54:	687a      	ldr	r2, [r7, #4]
 8002e56:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8002e58:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d00c      	beq.n	8002e7c <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002e66:	681a      	ldr	r2, [r3, #0]
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002e6c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002e70:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e76:	687a      	ldr	r2, [r7, #4]
 8002e78:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8002e7a:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	2201      	movs	r2, #1
 8002e80:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	2200      	movs	r2, #0
 8002e88:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d003      	beq.n	8002e9c <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002e98:	6878      	ldr	r0, [r7, #4]
 8002e9a:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8002e9c:	2300      	movs	r3, #0
}
 8002e9e:	4618      	mov	r0, r3
 8002ea0:	3710      	adds	r7, #16
 8002ea2:	46bd      	mov	sp, r7
 8002ea4:	bd80      	pop	{r7, pc}
 8002ea6:	bf00      	nop

08002ea8 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002ea8:	b580      	push	{r7, lr}
 8002eaa:	b08a      	sub	sp, #40	@ 0x28
 8002eac:	af00      	add	r7, sp, #0
 8002eae:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8002eb0:	2300      	movs	r3, #0
 8002eb2:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002eb4:	4b67      	ldr	r3, [pc, #412]	@ (8003054 <HAL_DMA_IRQHandler+0x1ac>)
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	4a67      	ldr	r2, [pc, #412]	@ (8003058 <HAL_DMA_IRQHandler+0x1b0>)
 8002eba:	fba2 2303 	umull	r2, r3, r2, r3
 8002ebe:	0a9b      	lsrs	r3, r3, #10
 8002ec0:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ec6:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ecc:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8002ece:	6a3b      	ldr	r3, [r7, #32]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8002ed4:	69fb      	ldr	r3, [r7, #28]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	4a5f      	ldr	r2, [pc, #380]	@ (800305c <HAL_DMA_IRQHandler+0x1b4>)
 8002ee0:	4293      	cmp	r3, r2
 8002ee2:	d04a      	beq.n	8002f7a <HAL_DMA_IRQHandler+0xd2>
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	4a5d      	ldr	r2, [pc, #372]	@ (8003060 <HAL_DMA_IRQHandler+0x1b8>)
 8002eea:	4293      	cmp	r3, r2
 8002eec:	d045      	beq.n	8002f7a <HAL_DMA_IRQHandler+0xd2>
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	4a5c      	ldr	r2, [pc, #368]	@ (8003064 <HAL_DMA_IRQHandler+0x1bc>)
 8002ef4:	4293      	cmp	r3, r2
 8002ef6:	d040      	beq.n	8002f7a <HAL_DMA_IRQHandler+0xd2>
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	4a5a      	ldr	r2, [pc, #360]	@ (8003068 <HAL_DMA_IRQHandler+0x1c0>)
 8002efe:	4293      	cmp	r3, r2
 8002f00:	d03b      	beq.n	8002f7a <HAL_DMA_IRQHandler+0xd2>
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	4a59      	ldr	r2, [pc, #356]	@ (800306c <HAL_DMA_IRQHandler+0x1c4>)
 8002f08:	4293      	cmp	r3, r2
 8002f0a:	d036      	beq.n	8002f7a <HAL_DMA_IRQHandler+0xd2>
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	4a57      	ldr	r2, [pc, #348]	@ (8003070 <HAL_DMA_IRQHandler+0x1c8>)
 8002f12:	4293      	cmp	r3, r2
 8002f14:	d031      	beq.n	8002f7a <HAL_DMA_IRQHandler+0xd2>
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	4a56      	ldr	r2, [pc, #344]	@ (8003074 <HAL_DMA_IRQHandler+0x1cc>)
 8002f1c:	4293      	cmp	r3, r2
 8002f1e:	d02c      	beq.n	8002f7a <HAL_DMA_IRQHandler+0xd2>
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	4a54      	ldr	r2, [pc, #336]	@ (8003078 <HAL_DMA_IRQHandler+0x1d0>)
 8002f26:	4293      	cmp	r3, r2
 8002f28:	d027      	beq.n	8002f7a <HAL_DMA_IRQHandler+0xd2>
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	4a53      	ldr	r2, [pc, #332]	@ (800307c <HAL_DMA_IRQHandler+0x1d4>)
 8002f30:	4293      	cmp	r3, r2
 8002f32:	d022      	beq.n	8002f7a <HAL_DMA_IRQHandler+0xd2>
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	4a51      	ldr	r2, [pc, #324]	@ (8003080 <HAL_DMA_IRQHandler+0x1d8>)
 8002f3a:	4293      	cmp	r3, r2
 8002f3c:	d01d      	beq.n	8002f7a <HAL_DMA_IRQHandler+0xd2>
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	4a50      	ldr	r2, [pc, #320]	@ (8003084 <HAL_DMA_IRQHandler+0x1dc>)
 8002f44:	4293      	cmp	r3, r2
 8002f46:	d018      	beq.n	8002f7a <HAL_DMA_IRQHandler+0xd2>
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	4a4e      	ldr	r2, [pc, #312]	@ (8003088 <HAL_DMA_IRQHandler+0x1e0>)
 8002f4e:	4293      	cmp	r3, r2
 8002f50:	d013      	beq.n	8002f7a <HAL_DMA_IRQHandler+0xd2>
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	4a4d      	ldr	r2, [pc, #308]	@ (800308c <HAL_DMA_IRQHandler+0x1e4>)
 8002f58:	4293      	cmp	r3, r2
 8002f5a:	d00e      	beq.n	8002f7a <HAL_DMA_IRQHandler+0xd2>
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	4a4b      	ldr	r2, [pc, #300]	@ (8003090 <HAL_DMA_IRQHandler+0x1e8>)
 8002f62:	4293      	cmp	r3, r2
 8002f64:	d009      	beq.n	8002f7a <HAL_DMA_IRQHandler+0xd2>
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	4a4a      	ldr	r2, [pc, #296]	@ (8003094 <HAL_DMA_IRQHandler+0x1ec>)
 8002f6c:	4293      	cmp	r3, r2
 8002f6e:	d004      	beq.n	8002f7a <HAL_DMA_IRQHandler+0xd2>
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	4a48      	ldr	r2, [pc, #288]	@ (8003098 <HAL_DMA_IRQHandler+0x1f0>)
 8002f76:	4293      	cmp	r3, r2
 8002f78:	d101      	bne.n	8002f7e <HAL_DMA_IRQHandler+0xd6>
 8002f7a:	2301      	movs	r3, #1
 8002f7c:	e000      	b.n	8002f80 <HAL_DMA_IRQHandler+0xd8>
 8002f7e:	2300      	movs	r3, #0
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	f000 842b 	beq.w	80037dc <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f8a:	f003 031f 	and.w	r3, r3, #31
 8002f8e:	2208      	movs	r2, #8
 8002f90:	409a      	lsls	r2, r3
 8002f92:	69bb      	ldr	r3, [r7, #24]
 8002f94:	4013      	ands	r3, r2
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	f000 80a2 	beq.w	80030e0 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	4a2e      	ldr	r2, [pc, #184]	@ (800305c <HAL_DMA_IRQHandler+0x1b4>)
 8002fa2:	4293      	cmp	r3, r2
 8002fa4:	d04a      	beq.n	800303c <HAL_DMA_IRQHandler+0x194>
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	4a2d      	ldr	r2, [pc, #180]	@ (8003060 <HAL_DMA_IRQHandler+0x1b8>)
 8002fac:	4293      	cmp	r3, r2
 8002fae:	d045      	beq.n	800303c <HAL_DMA_IRQHandler+0x194>
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	4a2b      	ldr	r2, [pc, #172]	@ (8003064 <HAL_DMA_IRQHandler+0x1bc>)
 8002fb6:	4293      	cmp	r3, r2
 8002fb8:	d040      	beq.n	800303c <HAL_DMA_IRQHandler+0x194>
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	4a2a      	ldr	r2, [pc, #168]	@ (8003068 <HAL_DMA_IRQHandler+0x1c0>)
 8002fc0:	4293      	cmp	r3, r2
 8002fc2:	d03b      	beq.n	800303c <HAL_DMA_IRQHandler+0x194>
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	4a28      	ldr	r2, [pc, #160]	@ (800306c <HAL_DMA_IRQHandler+0x1c4>)
 8002fca:	4293      	cmp	r3, r2
 8002fcc:	d036      	beq.n	800303c <HAL_DMA_IRQHandler+0x194>
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	4a27      	ldr	r2, [pc, #156]	@ (8003070 <HAL_DMA_IRQHandler+0x1c8>)
 8002fd4:	4293      	cmp	r3, r2
 8002fd6:	d031      	beq.n	800303c <HAL_DMA_IRQHandler+0x194>
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	4a25      	ldr	r2, [pc, #148]	@ (8003074 <HAL_DMA_IRQHandler+0x1cc>)
 8002fde:	4293      	cmp	r3, r2
 8002fe0:	d02c      	beq.n	800303c <HAL_DMA_IRQHandler+0x194>
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	4a24      	ldr	r2, [pc, #144]	@ (8003078 <HAL_DMA_IRQHandler+0x1d0>)
 8002fe8:	4293      	cmp	r3, r2
 8002fea:	d027      	beq.n	800303c <HAL_DMA_IRQHandler+0x194>
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	4a22      	ldr	r2, [pc, #136]	@ (800307c <HAL_DMA_IRQHandler+0x1d4>)
 8002ff2:	4293      	cmp	r3, r2
 8002ff4:	d022      	beq.n	800303c <HAL_DMA_IRQHandler+0x194>
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	4a21      	ldr	r2, [pc, #132]	@ (8003080 <HAL_DMA_IRQHandler+0x1d8>)
 8002ffc:	4293      	cmp	r3, r2
 8002ffe:	d01d      	beq.n	800303c <HAL_DMA_IRQHandler+0x194>
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	4a1f      	ldr	r2, [pc, #124]	@ (8003084 <HAL_DMA_IRQHandler+0x1dc>)
 8003006:	4293      	cmp	r3, r2
 8003008:	d018      	beq.n	800303c <HAL_DMA_IRQHandler+0x194>
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	4a1e      	ldr	r2, [pc, #120]	@ (8003088 <HAL_DMA_IRQHandler+0x1e0>)
 8003010:	4293      	cmp	r3, r2
 8003012:	d013      	beq.n	800303c <HAL_DMA_IRQHandler+0x194>
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	4a1c      	ldr	r2, [pc, #112]	@ (800308c <HAL_DMA_IRQHandler+0x1e4>)
 800301a:	4293      	cmp	r3, r2
 800301c:	d00e      	beq.n	800303c <HAL_DMA_IRQHandler+0x194>
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	4a1b      	ldr	r2, [pc, #108]	@ (8003090 <HAL_DMA_IRQHandler+0x1e8>)
 8003024:	4293      	cmp	r3, r2
 8003026:	d009      	beq.n	800303c <HAL_DMA_IRQHandler+0x194>
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	4a19      	ldr	r2, [pc, #100]	@ (8003094 <HAL_DMA_IRQHandler+0x1ec>)
 800302e:	4293      	cmp	r3, r2
 8003030:	d004      	beq.n	800303c <HAL_DMA_IRQHandler+0x194>
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	4a18      	ldr	r2, [pc, #96]	@ (8003098 <HAL_DMA_IRQHandler+0x1f0>)
 8003038:	4293      	cmp	r3, r2
 800303a:	d12f      	bne.n	800309c <HAL_DMA_IRQHandler+0x1f4>
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	f003 0304 	and.w	r3, r3, #4
 8003046:	2b00      	cmp	r3, #0
 8003048:	bf14      	ite	ne
 800304a:	2301      	movne	r3, #1
 800304c:	2300      	moveq	r3, #0
 800304e:	b2db      	uxtb	r3, r3
 8003050:	e02e      	b.n	80030b0 <HAL_DMA_IRQHandler+0x208>
 8003052:	bf00      	nop
 8003054:	24000000 	.word	0x24000000
 8003058:	1b4e81b5 	.word	0x1b4e81b5
 800305c:	40020010 	.word	0x40020010
 8003060:	40020028 	.word	0x40020028
 8003064:	40020040 	.word	0x40020040
 8003068:	40020058 	.word	0x40020058
 800306c:	40020070 	.word	0x40020070
 8003070:	40020088 	.word	0x40020088
 8003074:	400200a0 	.word	0x400200a0
 8003078:	400200b8 	.word	0x400200b8
 800307c:	40020410 	.word	0x40020410
 8003080:	40020428 	.word	0x40020428
 8003084:	40020440 	.word	0x40020440
 8003088:	40020458 	.word	0x40020458
 800308c:	40020470 	.word	0x40020470
 8003090:	40020488 	.word	0x40020488
 8003094:	400204a0 	.word	0x400204a0
 8003098:	400204b8 	.word	0x400204b8
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	f003 0308 	and.w	r3, r3, #8
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	bf14      	ite	ne
 80030aa:	2301      	movne	r3, #1
 80030ac:	2300      	moveq	r3, #0
 80030ae:	b2db      	uxtb	r3, r3
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d015      	beq.n	80030e0 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	681a      	ldr	r2, [r3, #0]
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	f022 0204 	bic.w	r2, r2, #4
 80030c2:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030c8:	f003 031f 	and.w	r3, r3, #31
 80030cc:	2208      	movs	r2, #8
 80030ce:	409a      	lsls	r2, r3
 80030d0:	6a3b      	ldr	r3, [r7, #32]
 80030d2:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030d8:	f043 0201 	orr.w	r2, r3, #1
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030e4:	f003 031f 	and.w	r3, r3, #31
 80030e8:	69ba      	ldr	r2, [r7, #24]
 80030ea:	fa22 f303 	lsr.w	r3, r2, r3
 80030ee:	f003 0301 	and.w	r3, r3, #1
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d06e      	beq.n	80031d4 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	4a69      	ldr	r2, [pc, #420]	@ (80032a0 <HAL_DMA_IRQHandler+0x3f8>)
 80030fc:	4293      	cmp	r3, r2
 80030fe:	d04a      	beq.n	8003196 <HAL_DMA_IRQHandler+0x2ee>
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	4a67      	ldr	r2, [pc, #412]	@ (80032a4 <HAL_DMA_IRQHandler+0x3fc>)
 8003106:	4293      	cmp	r3, r2
 8003108:	d045      	beq.n	8003196 <HAL_DMA_IRQHandler+0x2ee>
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	4a66      	ldr	r2, [pc, #408]	@ (80032a8 <HAL_DMA_IRQHandler+0x400>)
 8003110:	4293      	cmp	r3, r2
 8003112:	d040      	beq.n	8003196 <HAL_DMA_IRQHandler+0x2ee>
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	4a64      	ldr	r2, [pc, #400]	@ (80032ac <HAL_DMA_IRQHandler+0x404>)
 800311a:	4293      	cmp	r3, r2
 800311c:	d03b      	beq.n	8003196 <HAL_DMA_IRQHandler+0x2ee>
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	4a63      	ldr	r2, [pc, #396]	@ (80032b0 <HAL_DMA_IRQHandler+0x408>)
 8003124:	4293      	cmp	r3, r2
 8003126:	d036      	beq.n	8003196 <HAL_DMA_IRQHandler+0x2ee>
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	4a61      	ldr	r2, [pc, #388]	@ (80032b4 <HAL_DMA_IRQHandler+0x40c>)
 800312e:	4293      	cmp	r3, r2
 8003130:	d031      	beq.n	8003196 <HAL_DMA_IRQHandler+0x2ee>
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	4a60      	ldr	r2, [pc, #384]	@ (80032b8 <HAL_DMA_IRQHandler+0x410>)
 8003138:	4293      	cmp	r3, r2
 800313a:	d02c      	beq.n	8003196 <HAL_DMA_IRQHandler+0x2ee>
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	4a5e      	ldr	r2, [pc, #376]	@ (80032bc <HAL_DMA_IRQHandler+0x414>)
 8003142:	4293      	cmp	r3, r2
 8003144:	d027      	beq.n	8003196 <HAL_DMA_IRQHandler+0x2ee>
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	4a5d      	ldr	r2, [pc, #372]	@ (80032c0 <HAL_DMA_IRQHandler+0x418>)
 800314c:	4293      	cmp	r3, r2
 800314e:	d022      	beq.n	8003196 <HAL_DMA_IRQHandler+0x2ee>
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	4a5b      	ldr	r2, [pc, #364]	@ (80032c4 <HAL_DMA_IRQHandler+0x41c>)
 8003156:	4293      	cmp	r3, r2
 8003158:	d01d      	beq.n	8003196 <HAL_DMA_IRQHandler+0x2ee>
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	4a5a      	ldr	r2, [pc, #360]	@ (80032c8 <HAL_DMA_IRQHandler+0x420>)
 8003160:	4293      	cmp	r3, r2
 8003162:	d018      	beq.n	8003196 <HAL_DMA_IRQHandler+0x2ee>
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	4a58      	ldr	r2, [pc, #352]	@ (80032cc <HAL_DMA_IRQHandler+0x424>)
 800316a:	4293      	cmp	r3, r2
 800316c:	d013      	beq.n	8003196 <HAL_DMA_IRQHandler+0x2ee>
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	4a57      	ldr	r2, [pc, #348]	@ (80032d0 <HAL_DMA_IRQHandler+0x428>)
 8003174:	4293      	cmp	r3, r2
 8003176:	d00e      	beq.n	8003196 <HAL_DMA_IRQHandler+0x2ee>
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	4a55      	ldr	r2, [pc, #340]	@ (80032d4 <HAL_DMA_IRQHandler+0x42c>)
 800317e:	4293      	cmp	r3, r2
 8003180:	d009      	beq.n	8003196 <HAL_DMA_IRQHandler+0x2ee>
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	4a54      	ldr	r2, [pc, #336]	@ (80032d8 <HAL_DMA_IRQHandler+0x430>)
 8003188:	4293      	cmp	r3, r2
 800318a:	d004      	beq.n	8003196 <HAL_DMA_IRQHandler+0x2ee>
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	4a52      	ldr	r2, [pc, #328]	@ (80032dc <HAL_DMA_IRQHandler+0x434>)
 8003192:	4293      	cmp	r3, r2
 8003194:	d10a      	bne.n	80031ac <HAL_DMA_IRQHandler+0x304>
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	695b      	ldr	r3, [r3, #20]
 800319c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	bf14      	ite	ne
 80031a4:	2301      	movne	r3, #1
 80031a6:	2300      	moveq	r3, #0
 80031a8:	b2db      	uxtb	r3, r3
 80031aa:	e003      	b.n	80031b4 <HAL_DMA_IRQHandler+0x30c>
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	2300      	movs	r3, #0
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d00d      	beq.n	80031d4 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031bc:	f003 031f 	and.w	r3, r3, #31
 80031c0:	2201      	movs	r2, #1
 80031c2:	409a      	lsls	r2, r3
 80031c4:	6a3b      	ldr	r3, [r7, #32]
 80031c6:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80031cc:	f043 0202 	orr.w	r2, r3, #2
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031d8:	f003 031f 	and.w	r3, r3, #31
 80031dc:	2204      	movs	r2, #4
 80031de:	409a      	lsls	r2, r3
 80031e0:	69bb      	ldr	r3, [r7, #24]
 80031e2:	4013      	ands	r3, r2
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	f000 808f 	beq.w	8003308 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	4a2c      	ldr	r2, [pc, #176]	@ (80032a0 <HAL_DMA_IRQHandler+0x3f8>)
 80031f0:	4293      	cmp	r3, r2
 80031f2:	d04a      	beq.n	800328a <HAL_DMA_IRQHandler+0x3e2>
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	4a2a      	ldr	r2, [pc, #168]	@ (80032a4 <HAL_DMA_IRQHandler+0x3fc>)
 80031fa:	4293      	cmp	r3, r2
 80031fc:	d045      	beq.n	800328a <HAL_DMA_IRQHandler+0x3e2>
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	4a29      	ldr	r2, [pc, #164]	@ (80032a8 <HAL_DMA_IRQHandler+0x400>)
 8003204:	4293      	cmp	r3, r2
 8003206:	d040      	beq.n	800328a <HAL_DMA_IRQHandler+0x3e2>
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	4a27      	ldr	r2, [pc, #156]	@ (80032ac <HAL_DMA_IRQHandler+0x404>)
 800320e:	4293      	cmp	r3, r2
 8003210:	d03b      	beq.n	800328a <HAL_DMA_IRQHandler+0x3e2>
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	4a26      	ldr	r2, [pc, #152]	@ (80032b0 <HAL_DMA_IRQHandler+0x408>)
 8003218:	4293      	cmp	r3, r2
 800321a:	d036      	beq.n	800328a <HAL_DMA_IRQHandler+0x3e2>
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	4a24      	ldr	r2, [pc, #144]	@ (80032b4 <HAL_DMA_IRQHandler+0x40c>)
 8003222:	4293      	cmp	r3, r2
 8003224:	d031      	beq.n	800328a <HAL_DMA_IRQHandler+0x3e2>
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	4a23      	ldr	r2, [pc, #140]	@ (80032b8 <HAL_DMA_IRQHandler+0x410>)
 800322c:	4293      	cmp	r3, r2
 800322e:	d02c      	beq.n	800328a <HAL_DMA_IRQHandler+0x3e2>
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	4a21      	ldr	r2, [pc, #132]	@ (80032bc <HAL_DMA_IRQHandler+0x414>)
 8003236:	4293      	cmp	r3, r2
 8003238:	d027      	beq.n	800328a <HAL_DMA_IRQHandler+0x3e2>
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	4a20      	ldr	r2, [pc, #128]	@ (80032c0 <HAL_DMA_IRQHandler+0x418>)
 8003240:	4293      	cmp	r3, r2
 8003242:	d022      	beq.n	800328a <HAL_DMA_IRQHandler+0x3e2>
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	4a1e      	ldr	r2, [pc, #120]	@ (80032c4 <HAL_DMA_IRQHandler+0x41c>)
 800324a:	4293      	cmp	r3, r2
 800324c:	d01d      	beq.n	800328a <HAL_DMA_IRQHandler+0x3e2>
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	4a1d      	ldr	r2, [pc, #116]	@ (80032c8 <HAL_DMA_IRQHandler+0x420>)
 8003254:	4293      	cmp	r3, r2
 8003256:	d018      	beq.n	800328a <HAL_DMA_IRQHandler+0x3e2>
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	4a1b      	ldr	r2, [pc, #108]	@ (80032cc <HAL_DMA_IRQHandler+0x424>)
 800325e:	4293      	cmp	r3, r2
 8003260:	d013      	beq.n	800328a <HAL_DMA_IRQHandler+0x3e2>
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	4a1a      	ldr	r2, [pc, #104]	@ (80032d0 <HAL_DMA_IRQHandler+0x428>)
 8003268:	4293      	cmp	r3, r2
 800326a:	d00e      	beq.n	800328a <HAL_DMA_IRQHandler+0x3e2>
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	4a18      	ldr	r2, [pc, #96]	@ (80032d4 <HAL_DMA_IRQHandler+0x42c>)
 8003272:	4293      	cmp	r3, r2
 8003274:	d009      	beq.n	800328a <HAL_DMA_IRQHandler+0x3e2>
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	4a17      	ldr	r2, [pc, #92]	@ (80032d8 <HAL_DMA_IRQHandler+0x430>)
 800327c:	4293      	cmp	r3, r2
 800327e:	d004      	beq.n	800328a <HAL_DMA_IRQHandler+0x3e2>
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	4a15      	ldr	r2, [pc, #84]	@ (80032dc <HAL_DMA_IRQHandler+0x434>)
 8003286:	4293      	cmp	r3, r2
 8003288:	d12a      	bne.n	80032e0 <HAL_DMA_IRQHandler+0x438>
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	f003 0302 	and.w	r3, r3, #2
 8003294:	2b00      	cmp	r3, #0
 8003296:	bf14      	ite	ne
 8003298:	2301      	movne	r3, #1
 800329a:	2300      	moveq	r3, #0
 800329c:	b2db      	uxtb	r3, r3
 800329e:	e023      	b.n	80032e8 <HAL_DMA_IRQHandler+0x440>
 80032a0:	40020010 	.word	0x40020010
 80032a4:	40020028 	.word	0x40020028
 80032a8:	40020040 	.word	0x40020040
 80032ac:	40020058 	.word	0x40020058
 80032b0:	40020070 	.word	0x40020070
 80032b4:	40020088 	.word	0x40020088
 80032b8:	400200a0 	.word	0x400200a0
 80032bc:	400200b8 	.word	0x400200b8
 80032c0:	40020410 	.word	0x40020410
 80032c4:	40020428 	.word	0x40020428
 80032c8:	40020440 	.word	0x40020440
 80032cc:	40020458 	.word	0x40020458
 80032d0:	40020470 	.word	0x40020470
 80032d4:	40020488 	.word	0x40020488
 80032d8:	400204a0 	.word	0x400204a0
 80032dc:	400204b8 	.word	0x400204b8
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	2300      	movs	r3, #0
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d00d      	beq.n	8003308 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032f0:	f003 031f 	and.w	r3, r3, #31
 80032f4:	2204      	movs	r2, #4
 80032f6:	409a      	lsls	r2, r3
 80032f8:	6a3b      	ldr	r3, [r7, #32]
 80032fa:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003300:	f043 0204 	orr.w	r2, r3, #4
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800330c:	f003 031f 	and.w	r3, r3, #31
 8003310:	2210      	movs	r2, #16
 8003312:	409a      	lsls	r2, r3
 8003314:	69bb      	ldr	r3, [r7, #24]
 8003316:	4013      	ands	r3, r2
 8003318:	2b00      	cmp	r3, #0
 800331a:	f000 80a6 	beq.w	800346a <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	4a85      	ldr	r2, [pc, #532]	@ (8003538 <HAL_DMA_IRQHandler+0x690>)
 8003324:	4293      	cmp	r3, r2
 8003326:	d04a      	beq.n	80033be <HAL_DMA_IRQHandler+0x516>
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	4a83      	ldr	r2, [pc, #524]	@ (800353c <HAL_DMA_IRQHandler+0x694>)
 800332e:	4293      	cmp	r3, r2
 8003330:	d045      	beq.n	80033be <HAL_DMA_IRQHandler+0x516>
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	4a82      	ldr	r2, [pc, #520]	@ (8003540 <HAL_DMA_IRQHandler+0x698>)
 8003338:	4293      	cmp	r3, r2
 800333a:	d040      	beq.n	80033be <HAL_DMA_IRQHandler+0x516>
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	4a80      	ldr	r2, [pc, #512]	@ (8003544 <HAL_DMA_IRQHandler+0x69c>)
 8003342:	4293      	cmp	r3, r2
 8003344:	d03b      	beq.n	80033be <HAL_DMA_IRQHandler+0x516>
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	4a7f      	ldr	r2, [pc, #508]	@ (8003548 <HAL_DMA_IRQHandler+0x6a0>)
 800334c:	4293      	cmp	r3, r2
 800334e:	d036      	beq.n	80033be <HAL_DMA_IRQHandler+0x516>
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	4a7d      	ldr	r2, [pc, #500]	@ (800354c <HAL_DMA_IRQHandler+0x6a4>)
 8003356:	4293      	cmp	r3, r2
 8003358:	d031      	beq.n	80033be <HAL_DMA_IRQHandler+0x516>
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	4a7c      	ldr	r2, [pc, #496]	@ (8003550 <HAL_DMA_IRQHandler+0x6a8>)
 8003360:	4293      	cmp	r3, r2
 8003362:	d02c      	beq.n	80033be <HAL_DMA_IRQHandler+0x516>
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	4a7a      	ldr	r2, [pc, #488]	@ (8003554 <HAL_DMA_IRQHandler+0x6ac>)
 800336a:	4293      	cmp	r3, r2
 800336c:	d027      	beq.n	80033be <HAL_DMA_IRQHandler+0x516>
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	4a79      	ldr	r2, [pc, #484]	@ (8003558 <HAL_DMA_IRQHandler+0x6b0>)
 8003374:	4293      	cmp	r3, r2
 8003376:	d022      	beq.n	80033be <HAL_DMA_IRQHandler+0x516>
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	4a77      	ldr	r2, [pc, #476]	@ (800355c <HAL_DMA_IRQHandler+0x6b4>)
 800337e:	4293      	cmp	r3, r2
 8003380:	d01d      	beq.n	80033be <HAL_DMA_IRQHandler+0x516>
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	4a76      	ldr	r2, [pc, #472]	@ (8003560 <HAL_DMA_IRQHandler+0x6b8>)
 8003388:	4293      	cmp	r3, r2
 800338a:	d018      	beq.n	80033be <HAL_DMA_IRQHandler+0x516>
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	4a74      	ldr	r2, [pc, #464]	@ (8003564 <HAL_DMA_IRQHandler+0x6bc>)
 8003392:	4293      	cmp	r3, r2
 8003394:	d013      	beq.n	80033be <HAL_DMA_IRQHandler+0x516>
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	4a73      	ldr	r2, [pc, #460]	@ (8003568 <HAL_DMA_IRQHandler+0x6c0>)
 800339c:	4293      	cmp	r3, r2
 800339e:	d00e      	beq.n	80033be <HAL_DMA_IRQHandler+0x516>
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	4a71      	ldr	r2, [pc, #452]	@ (800356c <HAL_DMA_IRQHandler+0x6c4>)
 80033a6:	4293      	cmp	r3, r2
 80033a8:	d009      	beq.n	80033be <HAL_DMA_IRQHandler+0x516>
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	4a70      	ldr	r2, [pc, #448]	@ (8003570 <HAL_DMA_IRQHandler+0x6c8>)
 80033b0:	4293      	cmp	r3, r2
 80033b2:	d004      	beq.n	80033be <HAL_DMA_IRQHandler+0x516>
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	4a6e      	ldr	r2, [pc, #440]	@ (8003574 <HAL_DMA_IRQHandler+0x6cc>)
 80033ba:	4293      	cmp	r3, r2
 80033bc:	d10a      	bne.n	80033d4 <HAL_DMA_IRQHandler+0x52c>
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	f003 0308 	and.w	r3, r3, #8
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	bf14      	ite	ne
 80033cc:	2301      	movne	r3, #1
 80033ce:	2300      	moveq	r3, #0
 80033d0:	b2db      	uxtb	r3, r3
 80033d2:	e009      	b.n	80033e8 <HAL_DMA_IRQHandler+0x540>
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	f003 0304 	and.w	r3, r3, #4
 80033de:	2b00      	cmp	r3, #0
 80033e0:	bf14      	ite	ne
 80033e2:	2301      	movne	r3, #1
 80033e4:	2300      	moveq	r3, #0
 80033e6:	b2db      	uxtb	r3, r3
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d03e      	beq.n	800346a <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033f0:	f003 031f 	and.w	r3, r3, #31
 80033f4:	2210      	movs	r2, #16
 80033f6:	409a      	lsls	r2, r3
 80033f8:	6a3b      	ldr	r3, [r7, #32]
 80033fa:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003406:	2b00      	cmp	r3, #0
 8003408:	d018      	beq.n	800343c <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003414:	2b00      	cmp	r3, #0
 8003416:	d108      	bne.n	800342a <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800341c:	2b00      	cmp	r3, #0
 800341e:	d024      	beq.n	800346a <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003424:	6878      	ldr	r0, [r7, #4]
 8003426:	4798      	blx	r3
 8003428:	e01f      	b.n	800346a <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800342e:	2b00      	cmp	r3, #0
 8003430:	d01b      	beq.n	800346a <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003436:	6878      	ldr	r0, [r7, #4]
 8003438:	4798      	blx	r3
 800343a:	e016      	b.n	800346a <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003446:	2b00      	cmp	r3, #0
 8003448:	d107      	bne.n	800345a <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	681a      	ldr	r2, [r3, #0]
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	f022 0208 	bic.w	r2, r2, #8
 8003458:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800345e:	2b00      	cmp	r3, #0
 8003460:	d003      	beq.n	800346a <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003466:	6878      	ldr	r0, [r7, #4]
 8003468:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800346e:	f003 031f 	and.w	r3, r3, #31
 8003472:	2220      	movs	r2, #32
 8003474:	409a      	lsls	r2, r3
 8003476:	69bb      	ldr	r3, [r7, #24]
 8003478:	4013      	ands	r3, r2
 800347a:	2b00      	cmp	r3, #0
 800347c:	f000 8110 	beq.w	80036a0 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	4a2c      	ldr	r2, [pc, #176]	@ (8003538 <HAL_DMA_IRQHandler+0x690>)
 8003486:	4293      	cmp	r3, r2
 8003488:	d04a      	beq.n	8003520 <HAL_DMA_IRQHandler+0x678>
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	4a2b      	ldr	r2, [pc, #172]	@ (800353c <HAL_DMA_IRQHandler+0x694>)
 8003490:	4293      	cmp	r3, r2
 8003492:	d045      	beq.n	8003520 <HAL_DMA_IRQHandler+0x678>
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	4a29      	ldr	r2, [pc, #164]	@ (8003540 <HAL_DMA_IRQHandler+0x698>)
 800349a:	4293      	cmp	r3, r2
 800349c:	d040      	beq.n	8003520 <HAL_DMA_IRQHandler+0x678>
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	4a28      	ldr	r2, [pc, #160]	@ (8003544 <HAL_DMA_IRQHandler+0x69c>)
 80034a4:	4293      	cmp	r3, r2
 80034a6:	d03b      	beq.n	8003520 <HAL_DMA_IRQHandler+0x678>
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	4a26      	ldr	r2, [pc, #152]	@ (8003548 <HAL_DMA_IRQHandler+0x6a0>)
 80034ae:	4293      	cmp	r3, r2
 80034b0:	d036      	beq.n	8003520 <HAL_DMA_IRQHandler+0x678>
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	4a25      	ldr	r2, [pc, #148]	@ (800354c <HAL_DMA_IRQHandler+0x6a4>)
 80034b8:	4293      	cmp	r3, r2
 80034ba:	d031      	beq.n	8003520 <HAL_DMA_IRQHandler+0x678>
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	4a23      	ldr	r2, [pc, #140]	@ (8003550 <HAL_DMA_IRQHandler+0x6a8>)
 80034c2:	4293      	cmp	r3, r2
 80034c4:	d02c      	beq.n	8003520 <HAL_DMA_IRQHandler+0x678>
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	4a22      	ldr	r2, [pc, #136]	@ (8003554 <HAL_DMA_IRQHandler+0x6ac>)
 80034cc:	4293      	cmp	r3, r2
 80034ce:	d027      	beq.n	8003520 <HAL_DMA_IRQHandler+0x678>
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	4a20      	ldr	r2, [pc, #128]	@ (8003558 <HAL_DMA_IRQHandler+0x6b0>)
 80034d6:	4293      	cmp	r3, r2
 80034d8:	d022      	beq.n	8003520 <HAL_DMA_IRQHandler+0x678>
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	4a1f      	ldr	r2, [pc, #124]	@ (800355c <HAL_DMA_IRQHandler+0x6b4>)
 80034e0:	4293      	cmp	r3, r2
 80034e2:	d01d      	beq.n	8003520 <HAL_DMA_IRQHandler+0x678>
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	4a1d      	ldr	r2, [pc, #116]	@ (8003560 <HAL_DMA_IRQHandler+0x6b8>)
 80034ea:	4293      	cmp	r3, r2
 80034ec:	d018      	beq.n	8003520 <HAL_DMA_IRQHandler+0x678>
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	4a1c      	ldr	r2, [pc, #112]	@ (8003564 <HAL_DMA_IRQHandler+0x6bc>)
 80034f4:	4293      	cmp	r3, r2
 80034f6:	d013      	beq.n	8003520 <HAL_DMA_IRQHandler+0x678>
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	4a1a      	ldr	r2, [pc, #104]	@ (8003568 <HAL_DMA_IRQHandler+0x6c0>)
 80034fe:	4293      	cmp	r3, r2
 8003500:	d00e      	beq.n	8003520 <HAL_DMA_IRQHandler+0x678>
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	4a19      	ldr	r2, [pc, #100]	@ (800356c <HAL_DMA_IRQHandler+0x6c4>)
 8003508:	4293      	cmp	r3, r2
 800350a:	d009      	beq.n	8003520 <HAL_DMA_IRQHandler+0x678>
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	4a17      	ldr	r2, [pc, #92]	@ (8003570 <HAL_DMA_IRQHandler+0x6c8>)
 8003512:	4293      	cmp	r3, r2
 8003514:	d004      	beq.n	8003520 <HAL_DMA_IRQHandler+0x678>
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	4a16      	ldr	r2, [pc, #88]	@ (8003574 <HAL_DMA_IRQHandler+0x6cc>)
 800351c:	4293      	cmp	r3, r2
 800351e:	d12b      	bne.n	8003578 <HAL_DMA_IRQHandler+0x6d0>
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	f003 0310 	and.w	r3, r3, #16
 800352a:	2b00      	cmp	r3, #0
 800352c:	bf14      	ite	ne
 800352e:	2301      	movne	r3, #1
 8003530:	2300      	moveq	r3, #0
 8003532:	b2db      	uxtb	r3, r3
 8003534:	e02a      	b.n	800358c <HAL_DMA_IRQHandler+0x6e4>
 8003536:	bf00      	nop
 8003538:	40020010 	.word	0x40020010
 800353c:	40020028 	.word	0x40020028
 8003540:	40020040 	.word	0x40020040
 8003544:	40020058 	.word	0x40020058
 8003548:	40020070 	.word	0x40020070
 800354c:	40020088 	.word	0x40020088
 8003550:	400200a0 	.word	0x400200a0
 8003554:	400200b8 	.word	0x400200b8
 8003558:	40020410 	.word	0x40020410
 800355c:	40020428 	.word	0x40020428
 8003560:	40020440 	.word	0x40020440
 8003564:	40020458 	.word	0x40020458
 8003568:	40020470 	.word	0x40020470
 800356c:	40020488 	.word	0x40020488
 8003570:	400204a0 	.word	0x400204a0
 8003574:	400204b8 	.word	0x400204b8
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	f003 0302 	and.w	r3, r3, #2
 8003582:	2b00      	cmp	r3, #0
 8003584:	bf14      	ite	ne
 8003586:	2301      	movne	r3, #1
 8003588:	2300      	moveq	r3, #0
 800358a:	b2db      	uxtb	r3, r3
 800358c:	2b00      	cmp	r3, #0
 800358e:	f000 8087 	beq.w	80036a0 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003596:	f003 031f 	and.w	r3, r3, #31
 800359a:	2220      	movs	r2, #32
 800359c:	409a      	lsls	r2, r3
 800359e:	6a3b      	ldr	r3, [r7, #32]
 80035a0:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80035a8:	b2db      	uxtb	r3, r3
 80035aa:	2b04      	cmp	r3, #4
 80035ac:	d139      	bne.n	8003622 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	681a      	ldr	r2, [r3, #0]
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	f022 0216 	bic.w	r2, r2, #22
 80035bc:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	695a      	ldr	r2, [r3, #20]
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80035cc:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d103      	bne.n	80035de <HAL_DMA_IRQHandler+0x736>
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d007      	beq.n	80035ee <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	681a      	ldr	r2, [r3, #0]
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	f022 0208 	bic.w	r2, r2, #8
 80035ec:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035f2:	f003 031f 	and.w	r3, r3, #31
 80035f6:	223f      	movs	r2, #63	@ 0x3f
 80035f8:	409a      	lsls	r2, r3
 80035fa:	6a3b      	ldr	r3, [r7, #32]
 80035fc:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	2201      	movs	r2, #1
 8003602:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	2200      	movs	r2, #0
 800360a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003612:	2b00      	cmp	r3, #0
 8003614:	f000 834a 	beq.w	8003cac <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800361c:	6878      	ldr	r0, [r7, #4]
 800361e:	4798      	blx	r3
          }
          return;
 8003620:	e344      	b.n	8003cac <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800362c:	2b00      	cmp	r3, #0
 800362e:	d018      	beq.n	8003662 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800363a:	2b00      	cmp	r3, #0
 800363c:	d108      	bne.n	8003650 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003642:	2b00      	cmp	r3, #0
 8003644:	d02c      	beq.n	80036a0 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800364a:	6878      	ldr	r0, [r7, #4]
 800364c:	4798      	blx	r3
 800364e:	e027      	b.n	80036a0 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003654:	2b00      	cmp	r3, #0
 8003656:	d023      	beq.n	80036a0 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800365c:	6878      	ldr	r0, [r7, #4]
 800365e:	4798      	blx	r3
 8003660:	e01e      	b.n	80036a0 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800366c:	2b00      	cmp	r3, #0
 800366e:	d10f      	bne.n	8003690 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	681a      	ldr	r2, [r3, #0]
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	f022 0210 	bic.w	r2, r2, #16
 800367e:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	2201      	movs	r2, #1
 8003684:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	2200      	movs	r2, #0
 800368c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003694:	2b00      	cmp	r3, #0
 8003696:	d003      	beq.n	80036a0 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800369c:	6878      	ldr	r0, [r7, #4]
 800369e:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	f000 8306 	beq.w	8003cb6 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036ae:	f003 0301 	and.w	r3, r3, #1
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	f000 8088 	beq.w	80037c8 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	2204      	movs	r2, #4
 80036bc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	4a7a      	ldr	r2, [pc, #488]	@ (80038b0 <HAL_DMA_IRQHandler+0xa08>)
 80036c6:	4293      	cmp	r3, r2
 80036c8:	d04a      	beq.n	8003760 <HAL_DMA_IRQHandler+0x8b8>
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	4a79      	ldr	r2, [pc, #484]	@ (80038b4 <HAL_DMA_IRQHandler+0xa0c>)
 80036d0:	4293      	cmp	r3, r2
 80036d2:	d045      	beq.n	8003760 <HAL_DMA_IRQHandler+0x8b8>
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	4a77      	ldr	r2, [pc, #476]	@ (80038b8 <HAL_DMA_IRQHandler+0xa10>)
 80036da:	4293      	cmp	r3, r2
 80036dc:	d040      	beq.n	8003760 <HAL_DMA_IRQHandler+0x8b8>
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	4a76      	ldr	r2, [pc, #472]	@ (80038bc <HAL_DMA_IRQHandler+0xa14>)
 80036e4:	4293      	cmp	r3, r2
 80036e6:	d03b      	beq.n	8003760 <HAL_DMA_IRQHandler+0x8b8>
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	4a74      	ldr	r2, [pc, #464]	@ (80038c0 <HAL_DMA_IRQHandler+0xa18>)
 80036ee:	4293      	cmp	r3, r2
 80036f0:	d036      	beq.n	8003760 <HAL_DMA_IRQHandler+0x8b8>
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	4a73      	ldr	r2, [pc, #460]	@ (80038c4 <HAL_DMA_IRQHandler+0xa1c>)
 80036f8:	4293      	cmp	r3, r2
 80036fa:	d031      	beq.n	8003760 <HAL_DMA_IRQHandler+0x8b8>
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	4a71      	ldr	r2, [pc, #452]	@ (80038c8 <HAL_DMA_IRQHandler+0xa20>)
 8003702:	4293      	cmp	r3, r2
 8003704:	d02c      	beq.n	8003760 <HAL_DMA_IRQHandler+0x8b8>
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	4a70      	ldr	r2, [pc, #448]	@ (80038cc <HAL_DMA_IRQHandler+0xa24>)
 800370c:	4293      	cmp	r3, r2
 800370e:	d027      	beq.n	8003760 <HAL_DMA_IRQHandler+0x8b8>
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	4a6e      	ldr	r2, [pc, #440]	@ (80038d0 <HAL_DMA_IRQHandler+0xa28>)
 8003716:	4293      	cmp	r3, r2
 8003718:	d022      	beq.n	8003760 <HAL_DMA_IRQHandler+0x8b8>
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	4a6d      	ldr	r2, [pc, #436]	@ (80038d4 <HAL_DMA_IRQHandler+0xa2c>)
 8003720:	4293      	cmp	r3, r2
 8003722:	d01d      	beq.n	8003760 <HAL_DMA_IRQHandler+0x8b8>
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	4a6b      	ldr	r2, [pc, #428]	@ (80038d8 <HAL_DMA_IRQHandler+0xa30>)
 800372a:	4293      	cmp	r3, r2
 800372c:	d018      	beq.n	8003760 <HAL_DMA_IRQHandler+0x8b8>
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	4a6a      	ldr	r2, [pc, #424]	@ (80038dc <HAL_DMA_IRQHandler+0xa34>)
 8003734:	4293      	cmp	r3, r2
 8003736:	d013      	beq.n	8003760 <HAL_DMA_IRQHandler+0x8b8>
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	4a68      	ldr	r2, [pc, #416]	@ (80038e0 <HAL_DMA_IRQHandler+0xa38>)
 800373e:	4293      	cmp	r3, r2
 8003740:	d00e      	beq.n	8003760 <HAL_DMA_IRQHandler+0x8b8>
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	4a67      	ldr	r2, [pc, #412]	@ (80038e4 <HAL_DMA_IRQHandler+0xa3c>)
 8003748:	4293      	cmp	r3, r2
 800374a:	d009      	beq.n	8003760 <HAL_DMA_IRQHandler+0x8b8>
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	4a65      	ldr	r2, [pc, #404]	@ (80038e8 <HAL_DMA_IRQHandler+0xa40>)
 8003752:	4293      	cmp	r3, r2
 8003754:	d004      	beq.n	8003760 <HAL_DMA_IRQHandler+0x8b8>
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	4a64      	ldr	r2, [pc, #400]	@ (80038ec <HAL_DMA_IRQHandler+0xa44>)
 800375c:	4293      	cmp	r3, r2
 800375e:	d108      	bne.n	8003772 <HAL_DMA_IRQHandler+0x8ca>
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	681a      	ldr	r2, [r3, #0]
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f022 0201 	bic.w	r2, r2, #1
 800376e:	601a      	str	r2, [r3, #0]
 8003770:	e007      	b.n	8003782 <HAL_DMA_IRQHandler+0x8da>
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	681a      	ldr	r2, [r3, #0]
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	f022 0201 	bic.w	r2, r2, #1
 8003780:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	3301      	adds	r3, #1
 8003786:	60fb      	str	r3, [r7, #12]
 8003788:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800378a:	429a      	cmp	r2, r3
 800378c:	d307      	bcc.n	800379e <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	f003 0301 	and.w	r3, r3, #1
 8003798:	2b00      	cmp	r3, #0
 800379a:	d1f2      	bne.n	8003782 <HAL_DMA_IRQHandler+0x8da>
 800379c:	e000      	b.n	80037a0 <HAL_DMA_IRQHandler+0x8f8>
            break;
 800379e:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	f003 0301 	and.w	r3, r3, #1
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d004      	beq.n	80037b8 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	2203      	movs	r2, #3
 80037b2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 80037b6:	e003      	b.n	80037c0 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	2201      	movs	r2, #1
 80037bc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	2200      	movs	r2, #0
 80037c4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	f000 8272 	beq.w	8003cb6 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80037d6:	6878      	ldr	r0, [r7, #4]
 80037d8:	4798      	blx	r3
 80037da:	e26c      	b.n	8003cb6 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	4a43      	ldr	r2, [pc, #268]	@ (80038f0 <HAL_DMA_IRQHandler+0xa48>)
 80037e2:	4293      	cmp	r3, r2
 80037e4:	d022      	beq.n	800382c <HAL_DMA_IRQHandler+0x984>
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	4a42      	ldr	r2, [pc, #264]	@ (80038f4 <HAL_DMA_IRQHandler+0xa4c>)
 80037ec:	4293      	cmp	r3, r2
 80037ee:	d01d      	beq.n	800382c <HAL_DMA_IRQHandler+0x984>
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	4a40      	ldr	r2, [pc, #256]	@ (80038f8 <HAL_DMA_IRQHandler+0xa50>)
 80037f6:	4293      	cmp	r3, r2
 80037f8:	d018      	beq.n	800382c <HAL_DMA_IRQHandler+0x984>
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	4a3f      	ldr	r2, [pc, #252]	@ (80038fc <HAL_DMA_IRQHandler+0xa54>)
 8003800:	4293      	cmp	r3, r2
 8003802:	d013      	beq.n	800382c <HAL_DMA_IRQHandler+0x984>
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	4a3d      	ldr	r2, [pc, #244]	@ (8003900 <HAL_DMA_IRQHandler+0xa58>)
 800380a:	4293      	cmp	r3, r2
 800380c:	d00e      	beq.n	800382c <HAL_DMA_IRQHandler+0x984>
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	4a3c      	ldr	r2, [pc, #240]	@ (8003904 <HAL_DMA_IRQHandler+0xa5c>)
 8003814:	4293      	cmp	r3, r2
 8003816:	d009      	beq.n	800382c <HAL_DMA_IRQHandler+0x984>
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	4a3a      	ldr	r2, [pc, #232]	@ (8003908 <HAL_DMA_IRQHandler+0xa60>)
 800381e:	4293      	cmp	r3, r2
 8003820:	d004      	beq.n	800382c <HAL_DMA_IRQHandler+0x984>
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	4a39      	ldr	r2, [pc, #228]	@ (800390c <HAL_DMA_IRQHandler+0xa64>)
 8003828:	4293      	cmp	r3, r2
 800382a:	d101      	bne.n	8003830 <HAL_DMA_IRQHandler+0x988>
 800382c:	2301      	movs	r3, #1
 800382e:	e000      	b.n	8003832 <HAL_DMA_IRQHandler+0x98a>
 8003830:	2300      	movs	r3, #0
 8003832:	2b00      	cmp	r3, #0
 8003834:	f000 823f 	beq.w	8003cb6 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003844:	f003 031f 	and.w	r3, r3, #31
 8003848:	2204      	movs	r2, #4
 800384a:	409a      	lsls	r2, r3
 800384c:	697b      	ldr	r3, [r7, #20]
 800384e:	4013      	ands	r3, r2
 8003850:	2b00      	cmp	r3, #0
 8003852:	f000 80cd 	beq.w	80039f0 <HAL_DMA_IRQHandler+0xb48>
 8003856:	693b      	ldr	r3, [r7, #16]
 8003858:	f003 0304 	and.w	r3, r3, #4
 800385c:	2b00      	cmp	r3, #0
 800385e:	f000 80c7 	beq.w	80039f0 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003866:	f003 031f 	and.w	r3, r3, #31
 800386a:	2204      	movs	r2, #4
 800386c:	409a      	lsls	r2, r3
 800386e:	69fb      	ldr	r3, [r7, #28]
 8003870:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003872:	693b      	ldr	r3, [r7, #16]
 8003874:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003878:	2b00      	cmp	r3, #0
 800387a:	d049      	beq.n	8003910 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 800387c:	693b      	ldr	r3, [r7, #16]
 800387e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003882:	2b00      	cmp	r3, #0
 8003884:	d109      	bne.n	800389a <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800388a:	2b00      	cmp	r3, #0
 800388c:	f000 8210 	beq.w	8003cb0 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003894:	6878      	ldr	r0, [r7, #4]
 8003896:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003898:	e20a      	b.n	8003cb0 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800389e:	2b00      	cmp	r3, #0
 80038a0:	f000 8206 	beq.w	8003cb0 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038a8:	6878      	ldr	r0, [r7, #4]
 80038aa:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80038ac:	e200      	b.n	8003cb0 <HAL_DMA_IRQHandler+0xe08>
 80038ae:	bf00      	nop
 80038b0:	40020010 	.word	0x40020010
 80038b4:	40020028 	.word	0x40020028
 80038b8:	40020040 	.word	0x40020040
 80038bc:	40020058 	.word	0x40020058
 80038c0:	40020070 	.word	0x40020070
 80038c4:	40020088 	.word	0x40020088
 80038c8:	400200a0 	.word	0x400200a0
 80038cc:	400200b8 	.word	0x400200b8
 80038d0:	40020410 	.word	0x40020410
 80038d4:	40020428 	.word	0x40020428
 80038d8:	40020440 	.word	0x40020440
 80038dc:	40020458 	.word	0x40020458
 80038e0:	40020470 	.word	0x40020470
 80038e4:	40020488 	.word	0x40020488
 80038e8:	400204a0 	.word	0x400204a0
 80038ec:	400204b8 	.word	0x400204b8
 80038f0:	58025408 	.word	0x58025408
 80038f4:	5802541c 	.word	0x5802541c
 80038f8:	58025430 	.word	0x58025430
 80038fc:	58025444 	.word	0x58025444
 8003900:	58025458 	.word	0x58025458
 8003904:	5802546c 	.word	0x5802546c
 8003908:	58025480 	.word	0x58025480
 800390c:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8003910:	693b      	ldr	r3, [r7, #16]
 8003912:	f003 0320 	and.w	r3, r3, #32
 8003916:	2b00      	cmp	r3, #0
 8003918:	d160      	bne.n	80039dc <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	4a7f      	ldr	r2, [pc, #508]	@ (8003b1c <HAL_DMA_IRQHandler+0xc74>)
 8003920:	4293      	cmp	r3, r2
 8003922:	d04a      	beq.n	80039ba <HAL_DMA_IRQHandler+0xb12>
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	4a7d      	ldr	r2, [pc, #500]	@ (8003b20 <HAL_DMA_IRQHandler+0xc78>)
 800392a:	4293      	cmp	r3, r2
 800392c:	d045      	beq.n	80039ba <HAL_DMA_IRQHandler+0xb12>
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	4a7c      	ldr	r2, [pc, #496]	@ (8003b24 <HAL_DMA_IRQHandler+0xc7c>)
 8003934:	4293      	cmp	r3, r2
 8003936:	d040      	beq.n	80039ba <HAL_DMA_IRQHandler+0xb12>
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	4a7a      	ldr	r2, [pc, #488]	@ (8003b28 <HAL_DMA_IRQHandler+0xc80>)
 800393e:	4293      	cmp	r3, r2
 8003940:	d03b      	beq.n	80039ba <HAL_DMA_IRQHandler+0xb12>
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	4a79      	ldr	r2, [pc, #484]	@ (8003b2c <HAL_DMA_IRQHandler+0xc84>)
 8003948:	4293      	cmp	r3, r2
 800394a:	d036      	beq.n	80039ba <HAL_DMA_IRQHandler+0xb12>
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	4a77      	ldr	r2, [pc, #476]	@ (8003b30 <HAL_DMA_IRQHandler+0xc88>)
 8003952:	4293      	cmp	r3, r2
 8003954:	d031      	beq.n	80039ba <HAL_DMA_IRQHandler+0xb12>
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	4a76      	ldr	r2, [pc, #472]	@ (8003b34 <HAL_DMA_IRQHandler+0xc8c>)
 800395c:	4293      	cmp	r3, r2
 800395e:	d02c      	beq.n	80039ba <HAL_DMA_IRQHandler+0xb12>
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	4a74      	ldr	r2, [pc, #464]	@ (8003b38 <HAL_DMA_IRQHandler+0xc90>)
 8003966:	4293      	cmp	r3, r2
 8003968:	d027      	beq.n	80039ba <HAL_DMA_IRQHandler+0xb12>
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	4a73      	ldr	r2, [pc, #460]	@ (8003b3c <HAL_DMA_IRQHandler+0xc94>)
 8003970:	4293      	cmp	r3, r2
 8003972:	d022      	beq.n	80039ba <HAL_DMA_IRQHandler+0xb12>
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	4a71      	ldr	r2, [pc, #452]	@ (8003b40 <HAL_DMA_IRQHandler+0xc98>)
 800397a:	4293      	cmp	r3, r2
 800397c:	d01d      	beq.n	80039ba <HAL_DMA_IRQHandler+0xb12>
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	4a70      	ldr	r2, [pc, #448]	@ (8003b44 <HAL_DMA_IRQHandler+0xc9c>)
 8003984:	4293      	cmp	r3, r2
 8003986:	d018      	beq.n	80039ba <HAL_DMA_IRQHandler+0xb12>
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	4a6e      	ldr	r2, [pc, #440]	@ (8003b48 <HAL_DMA_IRQHandler+0xca0>)
 800398e:	4293      	cmp	r3, r2
 8003990:	d013      	beq.n	80039ba <HAL_DMA_IRQHandler+0xb12>
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	4a6d      	ldr	r2, [pc, #436]	@ (8003b4c <HAL_DMA_IRQHandler+0xca4>)
 8003998:	4293      	cmp	r3, r2
 800399a:	d00e      	beq.n	80039ba <HAL_DMA_IRQHandler+0xb12>
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	4a6b      	ldr	r2, [pc, #428]	@ (8003b50 <HAL_DMA_IRQHandler+0xca8>)
 80039a2:	4293      	cmp	r3, r2
 80039a4:	d009      	beq.n	80039ba <HAL_DMA_IRQHandler+0xb12>
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	4a6a      	ldr	r2, [pc, #424]	@ (8003b54 <HAL_DMA_IRQHandler+0xcac>)
 80039ac:	4293      	cmp	r3, r2
 80039ae:	d004      	beq.n	80039ba <HAL_DMA_IRQHandler+0xb12>
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	4a68      	ldr	r2, [pc, #416]	@ (8003b58 <HAL_DMA_IRQHandler+0xcb0>)
 80039b6:	4293      	cmp	r3, r2
 80039b8:	d108      	bne.n	80039cc <HAL_DMA_IRQHandler+0xb24>
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	681a      	ldr	r2, [r3, #0]
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	f022 0208 	bic.w	r2, r2, #8
 80039c8:	601a      	str	r2, [r3, #0]
 80039ca:	e007      	b.n	80039dc <HAL_DMA_IRQHandler+0xb34>
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	681a      	ldr	r2, [r3, #0]
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	f022 0204 	bic.w	r2, r2, #4
 80039da:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	f000 8165 	beq.w	8003cb0 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039ea:	6878      	ldr	r0, [r7, #4]
 80039ec:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80039ee:	e15f      	b.n	8003cb0 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039f4:	f003 031f 	and.w	r3, r3, #31
 80039f8:	2202      	movs	r2, #2
 80039fa:	409a      	lsls	r2, r3
 80039fc:	697b      	ldr	r3, [r7, #20]
 80039fe:	4013      	ands	r3, r2
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	f000 80c5 	beq.w	8003b90 <HAL_DMA_IRQHandler+0xce8>
 8003a06:	693b      	ldr	r3, [r7, #16]
 8003a08:	f003 0302 	and.w	r3, r3, #2
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	f000 80bf 	beq.w	8003b90 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a16:	f003 031f 	and.w	r3, r3, #31
 8003a1a:	2202      	movs	r2, #2
 8003a1c:	409a      	lsls	r2, r3
 8003a1e:	69fb      	ldr	r3, [r7, #28]
 8003a20:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003a22:	693b      	ldr	r3, [r7, #16]
 8003a24:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d018      	beq.n	8003a5e <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8003a2c:	693b      	ldr	r3, [r7, #16]
 8003a2e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d109      	bne.n	8003a4a <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	f000 813a 	beq.w	8003cb4 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a44:	6878      	ldr	r0, [r7, #4]
 8003a46:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003a48:	e134      	b.n	8003cb4 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	f000 8130 	beq.w	8003cb4 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a58:	6878      	ldr	r0, [r7, #4]
 8003a5a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003a5c:	e12a      	b.n	8003cb4 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8003a5e:	693b      	ldr	r3, [r7, #16]
 8003a60:	f003 0320 	and.w	r3, r3, #32
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	f040 8089 	bne.w	8003b7c <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	4a2b      	ldr	r2, [pc, #172]	@ (8003b1c <HAL_DMA_IRQHandler+0xc74>)
 8003a70:	4293      	cmp	r3, r2
 8003a72:	d04a      	beq.n	8003b0a <HAL_DMA_IRQHandler+0xc62>
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	4a29      	ldr	r2, [pc, #164]	@ (8003b20 <HAL_DMA_IRQHandler+0xc78>)
 8003a7a:	4293      	cmp	r3, r2
 8003a7c:	d045      	beq.n	8003b0a <HAL_DMA_IRQHandler+0xc62>
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	4a28      	ldr	r2, [pc, #160]	@ (8003b24 <HAL_DMA_IRQHandler+0xc7c>)
 8003a84:	4293      	cmp	r3, r2
 8003a86:	d040      	beq.n	8003b0a <HAL_DMA_IRQHandler+0xc62>
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	4a26      	ldr	r2, [pc, #152]	@ (8003b28 <HAL_DMA_IRQHandler+0xc80>)
 8003a8e:	4293      	cmp	r3, r2
 8003a90:	d03b      	beq.n	8003b0a <HAL_DMA_IRQHandler+0xc62>
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	4a25      	ldr	r2, [pc, #148]	@ (8003b2c <HAL_DMA_IRQHandler+0xc84>)
 8003a98:	4293      	cmp	r3, r2
 8003a9a:	d036      	beq.n	8003b0a <HAL_DMA_IRQHandler+0xc62>
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	4a23      	ldr	r2, [pc, #140]	@ (8003b30 <HAL_DMA_IRQHandler+0xc88>)
 8003aa2:	4293      	cmp	r3, r2
 8003aa4:	d031      	beq.n	8003b0a <HAL_DMA_IRQHandler+0xc62>
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	4a22      	ldr	r2, [pc, #136]	@ (8003b34 <HAL_DMA_IRQHandler+0xc8c>)
 8003aac:	4293      	cmp	r3, r2
 8003aae:	d02c      	beq.n	8003b0a <HAL_DMA_IRQHandler+0xc62>
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	4a20      	ldr	r2, [pc, #128]	@ (8003b38 <HAL_DMA_IRQHandler+0xc90>)
 8003ab6:	4293      	cmp	r3, r2
 8003ab8:	d027      	beq.n	8003b0a <HAL_DMA_IRQHandler+0xc62>
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	4a1f      	ldr	r2, [pc, #124]	@ (8003b3c <HAL_DMA_IRQHandler+0xc94>)
 8003ac0:	4293      	cmp	r3, r2
 8003ac2:	d022      	beq.n	8003b0a <HAL_DMA_IRQHandler+0xc62>
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	4a1d      	ldr	r2, [pc, #116]	@ (8003b40 <HAL_DMA_IRQHandler+0xc98>)
 8003aca:	4293      	cmp	r3, r2
 8003acc:	d01d      	beq.n	8003b0a <HAL_DMA_IRQHandler+0xc62>
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	4a1c      	ldr	r2, [pc, #112]	@ (8003b44 <HAL_DMA_IRQHandler+0xc9c>)
 8003ad4:	4293      	cmp	r3, r2
 8003ad6:	d018      	beq.n	8003b0a <HAL_DMA_IRQHandler+0xc62>
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	4a1a      	ldr	r2, [pc, #104]	@ (8003b48 <HAL_DMA_IRQHandler+0xca0>)
 8003ade:	4293      	cmp	r3, r2
 8003ae0:	d013      	beq.n	8003b0a <HAL_DMA_IRQHandler+0xc62>
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	4a19      	ldr	r2, [pc, #100]	@ (8003b4c <HAL_DMA_IRQHandler+0xca4>)
 8003ae8:	4293      	cmp	r3, r2
 8003aea:	d00e      	beq.n	8003b0a <HAL_DMA_IRQHandler+0xc62>
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	4a17      	ldr	r2, [pc, #92]	@ (8003b50 <HAL_DMA_IRQHandler+0xca8>)
 8003af2:	4293      	cmp	r3, r2
 8003af4:	d009      	beq.n	8003b0a <HAL_DMA_IRQHandler+0xc62>
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	4a16      	ldr	r2, [pc, #88]	@ (8003b54 <HAL_DMA_IRQHandler+0xcac>)
 8003afc:	4293      	cmp	r3, r2
 8003afe:	d004      	beq.n	8003b0a <HAL_DMA_IRQHandler+0xc62>
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	4a14      	ldr	r2, [pc, #80]	@ (8003b58 <HAL_DMA_IRQHandler+0xcb0>)
 8003b06:	4293      	cmp	r3, r2
 8003b08:	d128      	bne.n	8003b5c <HAL_DMA_IRQHandler+0xcb4>
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	681a      	ldr	r2, [r3, #0]
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	f022 0214 	bic.w	r2, r2, #20
 8003b18:	601a      	str	r2, [r3, #0]
 8003b1a:	e027      	b.n	8003b6c <HAL_DMA_IRQHandler+0xcc4>
 8003b1c:	40020010 	.word	0x40020010
 8003b20:	40020028 	.word	0x40020028
 8003b24:	40020040 	.word	0x40020040
 8003b28:	40020058 	.word	0x40020058
 8003b2c:	40020070 	.word	0x40020070
 8003b30:	40020088 	.word	0x40020088
 8003b34:	400200a0 	.word	0x400200a0
 8003b38:	400200b8 	.word	0x400200b8
 8003b3c:	40020410 	.word	0x40020410
 8003b40:	40020428 	.word	0x40020428
 8003b44:	40020440 	.word	0x40020440
 8003b48:	40020458 	.word	0x40020458
 8003b4c:	40020470 	.word	0x40020470
 8003b50:	40020488 	.word	0x40020488
 8003b54:	400204a0 	.word	0x400204a0
 8003b58:	400204b8 	.word	0x400204b8
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	681a      	ldr	r2, [r3, #0]
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	f022 020a 	bic.w	r2, r2, #10
 8003b6a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	2201      	movs	r2, #1
 8003b70:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	2200      	movs	r2, #0
 8003b78:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	f000 8097 	beq.w	8003cb4 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b8a:	6878      	ldr	r0, [r7, #4]
 8003b8c:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003b8e:	e091      	b.n	8003cb4 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b94:	f003 031f 	and.w	r3, r3, #31
 8003b98:	2208      	movs	r2, #8
 8003b9a:	409a      	lsls	r2, r3
 8003b9c:	697b      	ldr	r3, [r7, #20]
 8003b9e:	4013      	ands	r3, r2
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	f000 8088 	beq.w	8003cb6 <HAL_DMA_IRQHandler+0xe0e>
 8003ba6:	693b      	ldr	r3, [r7, #16]
 8003ba8:	f003 0308 	and.w	r3, r3, #8
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	f000 8082 	beq.w	8003cb6 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	4a41      	ldr	r2, [pc, #260]	@ (8003cbc <HAL_DMA_IRQHandler+0xe14>)
 8003bb8:	4293      	cmp	r3, r2
 8003bba:	d04a      	beq.n	8003c52 <HAL_DMA_IRQHandler+0xdaa>
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	4a3f      	ldr	r2, [pc, #252]	@ (8003cc0 <HAL_DMA_IRQHandler+0xe18>)
 8003bc2:	4293      	cmp	r3, r2
 8003bc4:	d045      	beq.n	8003c52 <HAL_DMA_IRQHandler+0xdaa>
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	4a3e      	ldr	r2, [pc, #248]	@ (8003cc4 <HAL_DMA_IRQHandler+0xe1c>)
 8003bcc:	4293      	cmp	r3, r2
 8003bce:	d040      	beq.n	8003c52 <HAL_DMA_IRQHandler+0xdaa>
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	4a3c      	ldr	r2, [pc, #240]	@ (8003cc8 <HAL_DMA_IRQHandler+0xe20>)
 8003bd6:	4293      	cmp	r3, r2
 8003bd8:	d03b      	beq.n	8003c52 <HAL_DMA_IRQHandler+0xdaa>
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	4a3b      	ldr	r2, [pc, #236]	@ (8003ccc <HAL_DMA_IRQHandler+0xe24>)
 8003be0:	4293      	cmp	r3, r2
 8003be2:	d036      	beq.n	8003c52 <HAL_DMA_IRQHandler+0xdaa>
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	4a39      	ldr	r2, [pc, #228]	@ (8003cd0 <HAL_DMA_IRQHandler+0xe28>)
 8003bea:	4293      	cmp	r3, r2
 8003bec:	d031      	beq.n	8003c52 <HAL_DMA_IRQHandler+0xdaa>
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	4a38      	ldr	r2, [pc, #224]	@ (8003cd4 <HAL_DMA_IRQHandler+0xe2c>)
 8003bf4:	4293      	cmp	r3, r2
 8003bf6:	d02c      	beq.n	8003c52 <HAL_DMA_IRQHandler+0xdaa>
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	4a36      	ldr	r2, [pc, #216]	@ (8003cd8 <HAL_DMA_IRQHandler+0xe30>)
 8003bfe:	4293      	cmp	r3, r2
 8003c00:	d027      	beq.n	8003c52 <HAL_DMA_IRQHandler+0xdaa>
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	4a35      	ldr	r2, [pc, #212]	@ (8003cdc <HAL_DMA_IRQHandler+0xe34>)
 8003c08:	4293      	cmp	r3, r2
 8003c0a:	d022      	beq.n	8003c52 <HAL_DMA_IRQHandler+0xdaa>
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	4a33      	ldr	r2, [pc, #204]	@ (8003ce0 <HAL_DMA_IRQHandler+0xe38>)
 8003c12:	4293      	cmp	r3, r2
 8003c14:	d01d      	beq.n	8003c52 <HAL_DMA_IRQHandler+0xdaa>
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	4a32      	ldr	r2, [pc, #200]	@ (8003ce4 <HAL_DMA_IRQHandler+0xe3c>)
 8003c1c:	4293      	cmp	r3, r2
 8003c1e:	d018      	beq.n	8003c52 <HAL_DMA_IRQHandler+0xdaa>
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	4a30      	ldr	r2, [pc, #192]	@ (8003ce8 <HAL_DMA_IRQHandler+0xe40>)
 8003c26:	4293      	cmp	r3, r2
 8003c28:	d013      	beq.n	8003c52 <HAL_DMA_IRQHandler+0xdaa>
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	4a2f      	ldr	r2, [pc, #188]	@ (8003cec <HAL_DMA_IRQHandler+0xe44>)
 8003c30:	4293      	cmp	r3, r2
 8003c32:	d00e      	beq.n	8003c52 <HAL_DMA_IRQHandler+0xdaa>
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	4a2d      	ldr	r2, [pc, #180]	@ (8003cf0 <HAL_DMA_IRQHandler+0xe48>)
 8003c3a:	4293      	cmp	r3, r2
 8003c3c:	d009      	beq.n	8003c52 <HAL_DMA_IRQHandler+0xdaa>
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	4a2c      	ldr	r2, [pc, #176]	@ (8003cf4 <HAL_DMA_IRQHandler+0xe4c>)
 8003c44:	4293      	cmp	r3, r2
 8003c46:	d004      	beq.n	8003c52 <HAL_DMA_IRQHandler+0xdaa>
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	4a2a      	ldr	r2, [pc, #168]	@ (8003cf8 <HAL_DMA_IRQHandler+0xe50>)
 8003c4e:	4293      	cmp	r3, r2
 8003c50:	d108      	bne.n	8003c64 <HAL_DMA_IRQHandler+0xdbc>
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	681a      	ldr	r2, [r3, #0]
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	f022 021c 	bic.w	r2, r2, #28
 8003c60:	601a      	str	r2, [r3, #0]
 8003c62:	e007      	b.n	8003c74 <HAL_DMA_IRQHandler+0xdcc>
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	681a      	ldr	r2, [r3, #0]
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	f022 020e 	bic.w	r2, r2, #14
 8003c72:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c78:	f003 031f 	and.w	r3, r3, #31
 8003c7c:	2201      	movs	r2, #1
 8003c7e:	409a      	lsls	r2, r3
 8003c80:	69fb      	ldr	r3, [r7, #28]
 8003c82:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	2201      	movs	r2, #1
 8003c88:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	2201      	movs	r2, #1
 8003c8e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	2200      	movs	r2, #0
 8003c96:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d009      	beq.n	8003cb6 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ca6:	6878      	ldr	r0, [r7, #4]
 8003ca8:	4798      	blx	r3
 8003caa:	e004      	b.n	8003cb6 <HAL_DMA_IRQHandler+0xe0e>
          return;
 8003cac:	bf00      	nop
 8003cae:	e002      	b.n	8003cb6 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003cb0:	bf00      	nop
 8003cb2:	e000      	b.n	8003cb6 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003cb4:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8003cb6:	3728      	adds	r7, #40	@ 0x28
 8003cb8:	46bd      	mov	sp, r7
 8003cba:	bd80      	pop	{r7, pc}
 8003cbc:	40020010 	.word	0x40020010
 8003cc0:	40020028 	.word	0x40020028
 8003cc4:	40020040 	.word	0x40020040
 8003cc8:	40020058 	.word	0x40020058
 8003ccc:	40020070 	.word	0x40020070
 8003cd0:	40020088 	.word	0x40020088
 8003cd4:	400200a0 	.word	0x400200a0
 8003cd8:	400200b8 	.word	0x400200b8
 8003cdc:	40020410 	.word	0x40020410
 8003ce0:	40020428 	.word	0x40020428
 8003ce4:	40020440 	.word	0x40020440
 8003ce8:	40020458 	.word	0x40020458
 8003cec:	40020470 	.word	0x40020470
 8003cf0:	40020488 	.word	0x40020488
 8003cf4:	400204a0 	.word	0x400204a0
 8003cf8:	400204b8 	.word	0x400204b8

08003cfc <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003cfc:	b480      	push	{r7}
 8003cfe:	b087      	sub	sp, #28
 8003d00:	af00      	add	r7, sp, #0
 8003d02:	60f8      	str	r0, [r7, #12]
 8003d04:	60b9      	str	r1, [r7, #8]
 8003d06:	607a      	str	r2, [r7, #4]
 8003d08:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d0e:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d14:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	4a7f      	ldr	r2, [pc, #508]	@ (8003f18 <DMA_SetConfig+0x21c>)
 8003d1c:	4293      	cmp	r3, r2
 8003d1e:	d072      	beq.n	8003e06 <DMA_SetConfig+0x10a>
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	4a7d      	ldr	r2, [pc, #500]	@ (8003f1c <DMA_SetConfig+0x220>)
 8003d26:	4293      	cmp	r3, r2
 8003d28:	d06d      	beq.n	8003e06 <DMA_SetConfig+0x10a>
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	4a7c      	ldr	r2, [pc, #496]	@ (8003f20 <DMA_SetConfig+0x224>)
 8003d30:	4293      	cmp	r3, r2
 8003d32:	d068      	beq.n	8003e06 <DMA_SetConfig+0x10a>
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	4a7a      	ldr	r2, [pc, #488]	@ (8003f24 <DMA_SetConfig+0x228>)
 8003d3a:	4293      	cmp	r3, r2
 8003d3c:	d063      	beq.n	8003e06 <DMA_SetConfig+0x10a>
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	4a79      	ldr	r2, [pc, #484]	@ (8003f28 <DMA_SetConfig+0x22c>)
 8003d44:	4293      	cmp	r3, r2
 8003d46:	d05e      	beq.n	8003e06 <DMA_SetConfig+0x10a>
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	4a77      	ldr	r2, [pc, #476]	@ (8003f2c <DMA_SetConfig+0x230>)
 8003d4e:	4293      	cmp	r3, r2
 8003d50:	d059      	beq.n	8003e06 <DMA_SetConfig+0x10a>
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	4a76      	ldr	r2, [pc, #472]	@ (8003f30 <DMA_SetConfig+0x234>)
 8003d58:	4293      	cmp	r3, r2
 8003d5a:	d054      	beq.n	8003e06 <DMA_SetConfig+0x10a>
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	4a74      	ldr	r2, [pc, #464]	@ (8003f34 <DMA_SetConfig+0x238>)
 8003d62:	4293      	cmp	r3, r2
 8003d64:	d04f      	beq.n	8003e06 <DMA_SetConfig+0x10a>
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	4a73      	ldr	r2, [pc, #460]	@ (8003f38 <DMA_SetConfig+0x23c>)
 8003d6c:	4293      	cmp	r3, r2
 8003d6e:	d04a      	beq.n	8003e06 <DMA_SetConfig+0x10a>
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	4a71      	ldr	r2, [pc, #452]	@ (8003f3c <DMA_SetConfig+0x240>)
 8003d76:	4293      	cmp	r3, r2
 8003d78:	d045      	beq.n	8003e06 <DMA_SetConfig+0x10a>
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	4a70      	ldr	r2, [pc, #448]	@ (8003f40 <DMA_SetConfig+0x244>)
 8003d80:	4293      	cmp	r3, r2
 8003d82:	d040      	beq.n	8003e06 <DMA_SetConfig+0x10a>
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	4a6e      	ldr	r2, [pc, #440]	@ (8003f44 <DMA_SetConfig+0x248>)
 8003d8a:	4293      	cmp	r3, r2
 8003d8c:	d03b      	beq.n	8003e06 <DMA_SetConfig+0x10a>
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	4a6d      	ldr	r2, [pc, #436]	@ (8003f48 <DMA_SetConfig+0x24c>)
 8003d94:	4293      	cmp	r3, r2
 8003d96:	d036      	beq.n	8003e06 <DMA_SetConfig+0x10a>
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	4a6b      	ldr	r2, [pc, #428]	@ (8003f4c <DMA_SetConfig+0x250>)
 8003d9e:	4293      	cmp	r3, r2
 8003da0:	d031      	beq.n	8003e06 <DMA_SetConfig+0x10a>
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	4a6a      	ldr	r2, [pc, #424]	@ (8003f50 <DMA_SetConfig+0x254>)
 8003da8:	4293      	cmp	r3, r2
 8003daa:	d02c      	beq.n	8003e06 <DMA_SetConfig+0x10a>
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	4a68      	ldr	r2, [pc, #416]	@ (8003f54 <DMA_SetConfig+0x258>)
 8003db2:	4293      	cmp	r3, r2
 8003db4:	d027      	beq.n	8003e06 <DMA_SetConfig+0x10a>
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	4a67      	ldr	r2, [pc, #412]	@ (8003f58 <DMA_SetConfig+0x25c>)
 8003dbc:	4293      	cmp	r3, r2
 8003dbe:	d022      	beq.n	8003e06 <DMA_SetConfig+0x10a>
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	4a65      	ldr	r2, [pc, #404]	@ (8003f5c <DMA_SetConfig+0x260>)
 8003dc6:	4293      	cmp	r3, r2
 8003dc8:	d01d      	beq.n	8003e06 <DMA_SetConfig+0x10a>
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	4a64      	ldr	r2, [pc, #400]	@ (8003f60 <DMA_SetConfig+0x264>)
 8003dd0:	4293      	cmp	r3, r2
 8003dd2:	d018      	beq.n	8003e06 <DMA_SetConfig+0x10a>
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	4a62      	ldr	r2, [pc, #392]	@ (8003f64 <DMA_SetConfig+0x268>)
 8003dda:	4293      	cmp	r3, r2
 8003ddc:	d013      	beq.n	8003e06 <DMA_SetConfig+0x10a>
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	4a61      	ldr	r2, [pc, #388]	@ (8003f68 <DMA_SetConfig+0x26c>)
 8003de4:	4293      	cmp	r3, r2
 8003de6:	d00e      	beq.n	8003e06 <DMA_SetConfig+0x10a>
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	4a5f      	ldr	r2, [pc, #380]	@ (8003f6c <DMA_SetConfig+0x270>)
 8003dee:	4293      	cmp	r3, r2
 8003df0:	d009      	beq.n	8003e06 <DMA_SetConfig+0x10a>
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	4a5e      	ldr	r2, [pc, #376]	@ (8003f70 <DMA_SetConfig+0x274>)
 8003df8:	4293      	cmp	r3, r2
 8003dfa:	d004      	beq.n	8003e06 <DMA_SetConfig+0x10a>
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	4a5c      	ldr	r2, [pc, #368]	@ (8003f74 <DMA_SetConfig+0x278>)
 8003e02:	4293      	cmp	r3, r2
 8003e04:	d101      	bne.n	8003e0a <DMA_SetConfig+0x10e>
 8003e06:	2301      	movs	r3, #1
 8003e08:	e000      	b.n	8003e0c <DMA_SetConfig+0x110>
 8003e0a:	2300      	movs	r3, #0
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d00d      	beq.n	8003e2c <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003e14:	68fa      	ldr	r2, [r7, #12]
 8003e16:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8003e18:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d004      	beq.n	8003e2c <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e26:	68fa      	ldr	r2, [r7, #12]
 8003e28:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8003e2a:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	4a39      	ldr	r2, [pc, #228]	@ (8003f18 <DMA_SetConfig+0x21c>)
 8003e32:	4293      	cmp	r3, r2
 8003e34:	d04a      	beq.n	8003ecc <DMA_SetConfig+0x1d0>
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	4a38      	ldr	r2, [pc, #224]	@ (8003f1c <DMA_SetConfig+0x220>)
 8003e3c:	4293      	cmp	r3, r2
 8003e3e:	d045      	beq.n	8003ecc <DMA_SetConfig+0x1d0>
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	4a36      	ldr	r2, [pc, #216]	@ (8003f20 <DMA_SetConfig+0x224>)
 8003e46:	4293      	cmp	r3, r2
 8003e48:	d040      	beq.n	8003ecc <DMA_SetConfig+0x1d0>
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	4a35      	ldr	r2, [pc, #212]	@ (8003f24 <DMA_SetConfig+0x228>)
 8003e50:	4293      	cmp	r3, r2
 8003e52:	d03b      	beq.n	8003ecc <DMA_SetConfig+0x1d0>
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	4a33      	ldr	r2, [pc, #204]	@ (8003f28 <DMA_SetConfig+0x22c>)
 8003e5a:	4293      	cmp	r3, r2
 8003e5c:	d036      	beq.n	8003ecc <DMA_SetConfig+0x1d0>
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	4a32      	ldr	r2, [pc, #200]	@ (8003f2c <DMA_SetConfig+0x230>)
 8003e64:	4293      	cmp	r3, r2
 8003e66:	d031      	beq.n	8003ecc <DMA_SetConfig+0x1d0>
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	4a30      	ldr	r2, [pc, #192]	@ (8003f30 <DMA_SetConfig+0x234>)
 8003e6e:	4293      	cmp	r3, r2
 8003e70:	d02c      	beq.n	8003ecc <DMA_SetConfig+0x1d0>
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	4a2f      	ldr	r2, [pc, #188]	@ (8003f34 <DMA_SetConfig+0x238>)
 8003e78:	4293      	cmp	r3, r2
 8003e7a:	d027      	beq.n	8003ecc <DMA_SetConfig+0x1d0>
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	4a2d      	ldr	r2, [pc, #180]	@ (8003f38 <DMA_SetConfig+0x23c>)
 8003e82:	4293      	cmp	r3, r2
 8003e84:	d022      	beq.n	8003ecc <DMA_SetConfig+0x1d0>
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	4a2c      	ldr	r2, [pc, #176]	@ (8003f3c <DMA_SetConfig+0x240>)
 8003e8c:	4293      	cmp	r3, r2
 8003e8e:	d01d      	beq.n	8003ecc <DMA_SetConfig+0x1d0>
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	4a2a      	ldr	r2, [pc, #168]	@ (8003f40 <DMA_SetConfig+0x244>)
 8003e96:	4293      	cmp	r3, r2
 8003e98:	d018      	beq.n	8003ecc <DMA_SetConfig+0x1d0>
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	4a29      	ldr	r2, [pc, #164]	@ (8003f44 <DMA_SetConfig+0x248>)
 8003ea0:	4293      	cmp	r3, r2
 8003ea2:	d013      	beq.n	8003ecc <DMA_SetConfig+0x1d0>
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	4a27      	ldr	r2, [pc, #156]	@ (8003f48 <DMA_SetConfig+0x24c>)
 8003eaa:	4293      	cmp	r3, r2
 8003eac:	d00e      	beq.n	8003ecc <DMA_SetConfig+0x1d0>
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	4a26      	ldr	r2, [pc, #152]	@ (8003f4c <DMA_SetConfig+0x250>)
 8003eb4:	4293      	cmp	r3, r2
 8003eb6:	d009      	beq.n	8003ecc <DMA_SetConfig+0x1d0>
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	4a24      	ldr	r2, [pc, #144]	@ (8003f50 <DMA_SetConfig+0x254>)
 8003ebe:	4293      	cmp	r3, r2
 8003ec0:	d004      	beq.n	8003ecc <DMA_SetConfig+0x1d0>
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	4a23      	ldr	r2, [pc, #140]	@ (8003f54 <DMA_SetConfig+0x258>)
 8003ec8:	4293      	cmp	r3, r2
 8003eca:	d101      	bne.n	8003ed0 <DMA_SetConfig+0x1d4>
 8003ecc:	2301      	movs	r3, #1
 8003ece:	e000      	b.n	8003ed2 <DMA_SetConfig+0x1d6>
 8003ed0:	2300      	movs	r3, #0
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d059      	beq.n	8003f8a <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003eda:	f003 031f 	and.w	r3, r3, #31
 8003ede:	223f      	movs	r2, #63	@ 0x3f
 8003ee0:	409a      	lsls	r2, r3
 8003ee2:	697b      	ldr	r3, [r7, #20]
 8003ee4:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	681a      	ldr	r2, [r3, #0]
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003ef4:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	683a      	ldr	r2, [r7, #0]
 8003efc:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	689b      	ldr	r3, [r3, #8]
 8003f02:	2b40      	cmp	r3, #64	@ 0x40
 8003f04:	d138      	bne.n	8003f78 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	687a      	ldr	r2, [r7, #4]
 8003f0c:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	68ba      	ldr	r2, [r7, #8]
 8003f14:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 8003f16:	e086      	b.n	8004026 <DMA_SetConfig+0x32a>
 8003f18:	40020010 	.word	0x40020010
 8003f1c:	40020028 	.word	0x40020028
 8003f20:	40020040 	.word	0x40020040
 8003f24:	40020058 	.word	0x40020058
 8003f28:	40020070 	.word	0x40020070
 8003f2c:	40020088 	.word	0x40020088
 8003f30:	400200a0 	.word	0x400200a0
 8003f34:	400200b8 	.word	0x400200b8
 8003f38:	40020410 	.word	0x40020410
 8003f3c:	40020428 	.word	0x40020428
 8003f40:	40020440 	.word	0x40020440
 8003f44:	40020458 	.word	0x40020458
 8003f48:	40020470 	.word	0x40020470
 8003f4c:	40020488 	.word	0x40020488
 8003f50:	400204a0 	.word	0x400204a0
 8003f54:	400204b8 	.word	0x400204b8
 8003f58:	58025408 	.word	0x58025408
 8003f5c:	5802541c 	.word	0x5802541c
 8003f60:	58025430 	.word	0x58025430
 8003f64:	58025444 	.word	0x58025444
 8003f68:	58025458 	.word	0x58025458
 8003f6c:	5802546c 	.word	0x5802546c
 8003f70:	58025480 	.word	0x58025480
 8003f74:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	68ba      	ldr	r2, [r7, #8]
 8003f7e:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	687a      	ldr	r2, [r7, #4]
 8003f86:	60da      	str	r2, [r3, #12]
}
 8003f88:	e04d      	b.n	8004026 <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	4a29      	ldr	r2, [pc, #164]	@ (8004034 <DMA_SetConfig+0x338>)
 8003f90:	4293      	cmp	r3, r2
 8003f92:	d022      	beq.n	8003fda <DMA_SetConfig+0x2de>
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	4a27      	ldr	r2, [pc, #156]	@ (8004038 <DMA_SetConfig+0x33c>)
 8003f9a:	4293      	cmp	r3, r2
 8003f9c:	d01d      	beq.n	8003fda <DMA_SetConfig+0x2de>
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	4a26      	ldr	r2, [pc, #152]	@ (800403c <DMA_SetConfig+0x340>)
 8003fa4:	4293      	cmp	r3, r2
 8003fa6:	d018      	beq.n	8003fda <DMA_SetConfig+0x2de>
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	4a24      	ldr	r2, [pc, #144]	@ (8004040 <DMA_SetConfig+0x344>)
 8003fae:	4293      	cmp	r3, r2
 8003fb0:	d013      	beq.n	8003fda <DMA_SetConfig+0x2de>
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	4a23      	ldr	r2, [pc, #140]	@ (8004044 <DMA_SetConfig+0x348>)
 8003fb8:	4293      	cmp	r3, r2
 8003fba:	d00e      	beq.n	8003fda <DMA_SetConfig+0x2de>
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	4a21      	ldr	r2, [pc, #132]	@ (8004048 <DMA_SetConfig+0x34c>)
 8003fc2:	4293      	cmp	r3, r2
 8003fc4:	d009      	beq.n	8003fda <DMA_SetConfig+0x2de>
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	4a20      	ldr	r2, [pc, #128]	@ (800404c <DMA_SetConfig+0x350>)
 8003fcc:	4293      	cmp	r3, r2
 8003fce:	d004      	beq.n	8003fda <DMA_SetConfig+0x2de>
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	4a1e      	ldr	r2, [pc, #120]	@ (8004050 <DMA_SetConfig+0x354>)
 8003fd6:	4293      	cmp	r3, r2
 8003fd8:	d101      	bne.n	8003fde <DMA_SetConfig+0x2e2>
 8003fda:	2301      	movs	r3, #1
 8003fdc:	e000      	b.n	8003fe0 <DMA_SetConfig+0x2e4>
 8003fde:	2300      	movs	r3, #0
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d020      	beq.n	8004026 <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003fe8:	f003 031f 	and.w	r3, r3, #31
 8003fec:	2201      	movs	r2, #1
 8003fee:	409a      	lsls	r2, r3
 8003ff0:	693b      	ldr	r3, [r7, #16]
 8003ff2:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	683a      	ldr	r2, [r7, #0]
 8003ffa:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	689b      	ldr	r3, [r3, #8]
 8004000:	2b40      	cmp	r3, #64	@ 0x40
 8004002:	d108      	bne.n	8004016 <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	687a      	ldr	r2, [r7, #4]
 800400a:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	68ba      	ldr	r2, [r7, #8]
 8004012:	60da      	str	r2, [r3, #12]
}
 8004014:	e007      	b.n	8004026 <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	68ba      	ldr	r2, [r7, #8]
 800401c:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	687a      	ldr	r2, [r7, #4]
 8004024:	60da      	str	r2, [r3, #12]
}
 8004026:	bf00      	nop
 8004028:	371c      	adds	r7, #28
 800402a:	46bd      	mov	sp, r7
 800402c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004030:	4770      	bx	lr
 8004032:	bf00      	nop
 8004034:	58025408 	.word	0x58025408
 8004038:	5802541c 	.word	0x5802541c
 800403c:	58025430 	.word	0x58025430
 8004040:	58025444 	.word	0x58025444
 8004044:	58025458 	.word	0x58025458
 8004048:	5802546c 	.word	0x5802546c
 800404c:	58025480 	.word	0x58025480
 8004050:	58025494 	.word	0x58025494

08004054 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004054:	b480      	push	{r7}
 8004056:	b085      	sub	sp, #20
 8004058:	af00      	add	r7, sp, #0
 800405a:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	4a42      	ldr	r2, [pc, #264]	@ (800416c <DMA_CalcBaseAndBitshift+0x118>)
 8004062:	4293      	cmp	r3, r2
 8004064:	d04a      	beq.n	80040fc <DMA_CalcBaseAndBitshift+0xa8>
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	4a41      	ldr	r2, [pc, #260]	@ (8004170 <DMA_CalcBaseAndBitshift+0x11c>)
 800406c:	4293      	cmp	r3, r2
 800406e:	d045      	beq.n	80040fc <DMA_CalcBaseAndBitshift+0xa8>
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	4a3f      	ldr	r2, [pc, #252]	@ (8004174 <DMA_CalcBaseAndBitshift+0x120>)
 8004076:	4293      	cmp	r3, r2
 8004078:	d040      	beq.n	80040fc <DMA_CalcBaseAndBitshift+0xa8>
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	4a3e      	ldr	r2, [pc, #248]	@ (8004178 <DMA_CalcBaseAndBitshift+0x124>)
 8004080:	4293      	cmp	r3, r2
 8004082:	d03b      	beq.n	80040fc <DMA_CalcBaseAndBitshift+0xa8>
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	4a3c      	ldr	r2, [pc, #240]	@ (800417c <DMA_CalcBaseAndBitshift+0x128>)
 800408a:	4293      	cmp	r3, r2
 800408c:	d036      	beq.n	80040fc <DMA_CalcBaseAndBitshift+0xa8>
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	4a3b      	ldr	r2, [pc, #236]	@ (8004180 <DMA_CalcBaseAndBitshift+0x12c>)
 8004094:	4293      	cmp	r3, r2
 8004096:	d031      	beq.n	80040fc <DMA_CalcBaseAndBitshift+0xa8>
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	4a39      	ldr	r2, [pc, #228]	@ (8004184 <DMA_CalcBaseAndBitshift+0x130>)
 800409e:	4293      	cmp	r3, r2
 80040a0:	d02c      	beq.n	80040fc <DMA_CalcBaseAndBitshift+0xa8>
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	4a38      	ldr	r2, [pc, #224]	@ (8004188 <DMA_CalcBaseAndBitshift+0x134>)
 80040a8:	4293      	cmp	r3, r2
 80040aa:	d027      	beq.n	80040fc <DMA_CalcBaseAndBitshift+0xa8>
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	4a36      	ldr	r2, [pc, #216]	@ (800418c <DMA_CalcBaseAndBitshift+0x138>)
 80040b2:	4293      	cmp	r3, r2
 80040b4:	d022      	beq.n	80040fc <DMA_CalcBaseAndBitshift+0xa8>
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	4a35      	ldr	r2, [pc, #212]	@ (8004190 <DMA_CalcBaseAndBitshift+0x13c>)
 80040bc:	4293      	cmp	r3, r2
 80040be:	d01d      	beq.n	80040fc <DMA_CalcBaseAndBitshift+0xa8>
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	4a33      	ldr	r2, [pc, #204]	@ (8004194 <DMA_CalcBaseAndBitshift+0x140>)
 80040c6:	4293      	cmp	r3, r2
 80040c8:	d018      	beq.n	80040fc <DMA_CalcBaseAndBitshift+0xa8>
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	4a32      	ldr	r2, [pc, #200]	@ (8004198 <DMA_CalcBaseAndBitshift+0x144>)
 80040d0:	4293      	cmp	r3, r2
 80040d2:	d013      	beq.n	80040fc <DMA_CalcBaseAndBitshift+0xa8>
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	4a30      	ldr	r2, [pc, #192]	@ (800419c <DMA_CalcBaseAndBitshift+0x148>)
 80040da:	4293      	cmp	r3, r2
 80040dc:	d00e      	beq.n	80040fc <DMA_CalcBaseAndBitshift+0xa8>
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	4a2f      	ldr	r2, [pc, #188]	@ (80041a0 <DMA_CalcBaseAndBitshift+0x14c>)
 80040e4:	4293      	cmp	r3, r2
 80040e6:	d009      	beq.n	80040fc <DMA_CalcBaseAndBitshift+0xa8>
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	4a2d      	ldr	r2, [pc, #180]	@ (80041a4 <DMA_CalcBaseAndBitshift+0x150>)
 80040ee:	4293      	cmp	r3, r2
 80040f0:	d004      	beq.n	80040fc <DMA_CalcBaseAndBitshift+0xa8>
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	4a2c      	ldr	r2, [pc, #176]	@ (80041a8 <DMA_CalcBaseAndBitshift+0x154>)
 80040f8:	4293      	cmp	r3, r2
 80040fa:	d101      	bne.n	8004100 <DMA_CalcBaseAndBitshift+0xac>
 80040fc:	2301      	movs	r3, #1
 80040fe:	e000      	b.n	8004102 <DMA_CalcBaseAndBitshift+0xae>
 8004100:	2300      	movs	r3, #0
 8004102:	2b00      	cmp	r3, #0
 8004104:	d024      	beq.n	8004150 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	b2db      	uxtb	r3, r3
 800410c:	3b10      	subs	r3, #16
 800410e:	4a27      	ldr	r2, [pc, #156]	@ (80041ac <DMA_CalcBaseAndBitshift+0x158>)
 8004110:	fba2 2303 	umull	r2, r3, r2, r3
 8004114:	091b      	lsrs	r3, r3, #4
 8004116:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	f003 0307 	and.w	r3, r3, #7
 800411e:	4a24      	ldr	r2, [pc, #144]	@ (80041b0 <DMA_CalcBaseAndBitshift+0x15c>)
 8004120:	5cd3      	ldrb	r3, [r2, r3]
 8004122:	461a      	mov	r2, r3
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	2b03      	cmp	r3, #3
 800412c:	d908      	bls.n	8004140 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	461a      	mov	r2, r3
 8004134:	4b1f      	ldr	r3, [pc, #124]	@ (80041b4 <DMA_CalcBaseAndBitshift+0x160>)
 8004136:	4013      	ands	r3, r2
 8004138:	1d1a      	adds	r2, r3, #4
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	659a      	str	r2, [r3, #88]	@ 0x58
 800413e:	e00d      	b.n	800415c <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	461a      	mov	r2, r3
 8004146:	4b1b      	ldr	r3, [pc, #108]	@ (80041b4 <DMA_CalcBaseAndBitshift+0x160>)
 8004148:	4013      	ands	r3, r2
 800414a:	687a      	ldr	r2, [r7, #4]
 800414c:	6593      	str	r3, [r2, #88]	@ 0x58
 800414e:	e005      	b.n	800415c <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8004160:	4618      	mov	r0, r3
 8004162:	3714      	adds	r7, #20
 8004164:	46bd      	mov	sp, r7
 8004166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800416a:	4770      	bx	lr
 800416c:	40020010 	.word	0x40020010
 8004170:	40020028 	.word	0x40020028
 8004174:	40020040 	.word	0x40020040
 8004178:	40020058 	.word	0x40020058
 800417c:	40020070 	.word	0x40020070
 8004180:	40020088 	.word	0x40020088
 8004184:	400200a0 	.word	0x400200a0
 8004188:	400200b8 	.word	0x400200b8
 800418c:	40020410 	.word	0x40020410
 8004190:	40020428 	.word	0x40020428
 8004194:	40020440 	.word	0x40020440
 8004198:	40020458 	.word	0x40020458
 800419c:	40020470 	.word	0x40020470
 80041a0:	40020488 	.word	0x40020488
 80041a4:	400204a0 	.word	0x400204a0
 80041a8:	400204b8 	.word	0x400204b8
 80041ac:	aaaaaaab 	.word	0xaaaaaaab
 80041b0:	0800b428 	.word	0x0800b428
 80041b4:	fffffc00 	.word	0xfffffc00

080041b8 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(const DMA_HandleTypeDef *hdma)
{
 80041b8:	b480      	push	{r7}
 80041ba:	b085      	sub	sp, #20
 80041bc:	af00      	add	r7, sp, #0
 80041be:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80041c0:	2300      	movs	r3, #0
 80041c2:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	699b      	ldr	r3, [r3, #24]
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d120      	bne.n	800420e <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041d0:	2b03      	cmp	r3, #3
 80041d2:	d858      	bhi.n	8004286 <DMA_CheckFifoParam+0xce>
 80041d4:	a201      	add	r2, pc, #4	@ (adr r2, 80041dc <DMA_CheckFifoParam+0x24>)
 80041d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80041da:	bf00      	nop
 80041dc:	080041ed 	.word	0x080041ed
 80041e0:	080041ff 	.word	0x080041ff
 80041e4:	080041ed 	.word	0x080041ed
 80041e8:	08004287 	.word	0x08004287
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041f0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d048      	beq.n	800428a <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 80041f8:	2301      	movs	r3, #1
 80041fa:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80041fc:	e045      	b.n	800428a <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004202:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004206:	d142      	bne.n	800428e <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8004208:	2301      	movs	r3, #1
 800420a:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800420c:	e03f      	b.n	800428e <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	699b      	ldr	r3, [r3, #24]
 8004212:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004216:	d123      	bne.n	8004260 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800421c:	2b03      	cmp	r3, #3
 800421e:	d838      	bhi.n	8004292 <DMA_CheckFifoParam+0xda>
 8004220:	a201      	add	r2, pc, #4	@ (adr r2, 8004228 <DMA_CheckFifoParam+0x70>)
 8004222:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004226:	bf00      	nop
 8004228:	08004239 	.word	0x08004239
 800422c:	0800423f 	.word	0x0800423f
 8004230:	08004239 	.word	0x08004239
 8004234:	08004251 	.word	0x08004251
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8004238:	2301      	movs	r3, #1
 800423a:	73fb      	strb	r3, [r7, #15]
        break;
 800423c:	e030      	b.n	80042a0 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004242:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004246:	2b00      	cmp	r3, #0
 8004248:	d025      	beq.n	8004296 <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 800424a:	2301      	movs	r3, #1
 800424c:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800424e:	e022      	b.n	8004296 <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004254:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004258:	d11f      	bne.n	800429a <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 800425a:	2301      	movs	r3, #1
 800425c:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800425e:	e01c      	b.n	800429a <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004264:	2b02      	cmp	r3, #2
 8004266:	d902      	bls.n	800426e <DMA_CheckFifoParam+0xb6>
 8004268:	2b03      	cmp	r3, #3
 800426a:	d003      	beq.n	8004274 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 800426c:	e018      	b.n	80042a0 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 800426e:	2301      	movs	r3, #1
 8004270:	73fb      	strb	r3, [r7, #15]
        break;
 8004272:	e015      	b.n	80042a0 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004278:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800427c:	2b00      	cmp	r3, #0
 800427e:	d00e      	beq.n	800429e <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8004280:	2301      	movs	r3, #1
 8004282:	73fb      	strb	r3, [r7, #15]
    break;
 8004284:	e00b      	b.n	800429e <DMA_CheckFifoParam+0xe6>
        break;
 8004286:	bf00      	nop
 8004288:	e00a      	b.n	80042a0 <DMA_CheckFifoParam+0xe8>
        break;
 800428a:	bf00      	nop
 800428c:	e008      	b.n	80042a0 <DMA_CheckFifoParam+0xe8>
        break;
 800428e:	bf00      	nop
 8004290:	e006      	b.n	80042a0 <DMA_CheckFifoParam+0xe8>
        break;
 8004292:	bf00      	nop
 8004294:	e004      	b.n	80042a0 <DMA_CheckFifoParam+0xe8>
        break;
 8004296:	bf00      	nop
 8004298:	e002      	b.n	80042a0 <DMA_CheckFifoParam+0xe8>
        break;
 800429a:	bf00      	nop
 800429c:	e000      	b.n	80042a0 <DMA_CheckFifoParam+0xe8>
    break;
 800429e:	bf00      	nop
    }
  }

  return status;
 80042a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80042a2:	4618      	mov	r0, r3
 80042a4:	3714      	adds	r7, #20
 80042a6:	46bd      	mov	sp, r7
 80042a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ac:	4770      	bx	lr
 80042ae:	bf00      	nop

080042b0 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80042b0:	b480      	push	{r7}
 80042b2:	b085      	sub	sp, #20
 80042b4:	af00      	add	r7, sp, #0
 80042b6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	4a38      	ldr	r2, [pc, #224]	@ (80043a4 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 80042c4:	4293      	cmp	r3, r2
 80042c6:	d022      	beq.n	800430e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	4a36      	ldr	r2, [pc, #216]	@ (80043a8 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 80042ce:	4293      	cmp	r3, r2
 80042d0:	d01d      	beq.n	800430e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	4a35      	ldr	r2, [pc, #212]	@ (80043ac <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 80042d8:	4293      	cmp	r3, r2
 80042da:	d018      	beq.n	800430e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	4a33      	ldr	r2, [pc, #204]	@ (80043b0 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 80042e2:	4293      	cmp	r3, r2
 80042e4:	d013      	beq.n	800430e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	4a32      	ldr	r2, [pc, #200]	@ (80043b4 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 80042ec:	4293      	cmp	r3, r2
 80042ee:	d00e      	beq.n	800430e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	4a30      	ldr	r2, [pc, #192]	@ (80043b8 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 80042f6:	4293      	cmp	r3, r2
 80042f8:	d009      	beq.n	800430e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	4a2f      	ldr	r2, [pc, #188]	@ (80043bc <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8004300:	4293      	cmp	r3, r2
 8004302:	d004      	beq.n	800430e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	4a2d      	ldr	r2, [pc, #180]	@ (80043c0 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 800430a:	4293      	cmp	r3, r2
 800430c:	d101      	bne.n	8004312 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 800430e:	2301      	movs	r3, #1
 8004310:	e000      	b.n	8004314 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8004312:	2300      	movs	r3, #0
 8004314:	2b00      	cmp	r3, #0
 8004316:	d01a      	beq.n	800434e <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	b2db      	uxtb	r3, r3
 800431e:	3b08      	subs	r3, #8
 8004320:	4a28      	ldr	r2, [pc, #160]	@ (80043c4 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8004322:	fba2 2303 	umull	r2, r3, r2, r3
 8004326:	091b      	lsrs	r3, r3, #4
 8004328:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 800432a:	68fa      	ldr	r2, [r7, #12]
 800432c:	4b26      	ldr	r3, [pc, #152]	@ (80043c8 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 800432e:	4413      	add	r3, r2
 8004330:	009b      	lsls	r3, r3, #2
 8004332:	461a      	mov	r2, r3
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	4a24      	ldr	r2, [pc, #144]	@ (80043cc <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 800433c:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	f003 031f 	and.w	r3, r3, #31
 8004344:	2201      	movs	r2, #1
 8004346:	409a      	lsls	r2, r3
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 800434c:	e024      	b.n	8004398 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	b2db      	uxtb	r3, r3
 8004354:	3b10      	subs	r3, #16
 8004356:	4a1e      	ldr	r2, [pc, #120]	@ (80043d0 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8004358:	fba2 2303 	umull	r2, r3, r2, r3
 800435c:	091b      	lsrs	r3, r3, #4
 800435e:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8004360:	68bb      	ldr	r3, [r7, #8]
 8004362:	4a1c      	ldr	r2, [pc, #112]	@ (80043d4 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8004364:	4293      	cmp	r3, r2
 8004366:	d806      	bhi.n	8004376 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8004368:	68bb      	ldr	r3, [r7, #8]
 800436a:	4a1b      	ldr	r2, [pc, #108]	@ (80043d8 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 800436c:	4293      	cmp	r3, r2
 800436e:	d902      	bls.n	8004376 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	3308      	adds	r3, #8
 8004374:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8004376:	68fa      	ldr	r2, [r7, #12]
 8004378:	4b18      	ldr	r3, [pc, #96]	@ (80043dc <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 800437a:	4413      	add	r3, r2
 800437c:	009b      	lsls	r3, r3, #2
 800437e:	461a      	mov	r2, r3
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	4a16      	ldr	r2, [pc, #88]	@ (80043e0 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8004388:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	f003 031f 	and.w	r3, r3, #31
 8004390:	2201      	movs	r2, #1
 8004392:	409a      	lsls	r2, r3
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8004398:	bf00      	nop
 800439a:	3714      	adds	r7, #20
 800439c:	46bd      	mov	sp, r7
 800439e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043a2:	4770      	bx	lr
 80043a4:	58025408 	.word	0x58025408
 80043a8:	5802541c 	.word	0x5802541c
 80043ac:	58025430 	.word	0x58025430
 80043b0:	58025444 	.word	0x58025444
 80043b4:	58025458 	.word	0x58025458
 80043b8:	5802546c 	.word	0x5802546c
 80043bc:	58025480 	.word	0x58025480
 80043c0:	58025494 	.word	0x58025494
 80043c4:	cccccccd 	.word	0xcccccccd
 80043c8:	16009600 	.word	0x16009600
 80043cc:	58025880 	.word	0x58025880
 80043d0:	aaaaaaab 	.word	0xaaaaaaab
 80043d4:	400204b8 	.word	0x400204b8
 80043d8:	4002040f 	.word	0x4002040f
 80043dc:	10008200 	.word	0x10008200
 80043e0:	40020880 	.word	0x40020880

080043e4 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80043e4:	b480      	push	{r7}
 80043e6:	b085      	sub	sp, #20
 80043e8:	af00      	add	r7, sp, #0
 80043ea:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	685b      	ldr	r3, [r3, #4]
 80043f0:	b2db      	uxtb	r3, r3
 80043f2:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d04a      	beq.n	8004490 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	2b08      	cmp	r3, #8
 80043fe:	d847      	bhi.n	8004490 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	4a25      	ldr	r2, [pc, #148]	@ (800449c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8004406:	4293      	cmp	r3, r2
 8004408:	d022      	beq.n	8004450 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	4a24      	ldr	r2, [pc, #144]	@ (80044a0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8004410:	4293      	cmp	r3, r2
 8004412:	d01d      	beq.n	8004450 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	4a22      	ldr	r2, [pc, #136]	@ (80044a4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 800441a:	4293      	cmp	r3, r2
 800441c:	d018      	beq.n	8004450 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	4a21      	ldr	r2, [pc, #132]	@ (80044a8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8004424:	4293      	cmp	r3, r2
 8004426:	d013      	beq.n	8004450 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	4a1f      	ldr	r2, [pc, #124]	@ (80044ac <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 800442e:	4293      	cmp	r3, r2
 8004430:	d00e      	beq.n	8004450 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	4a1e      	ldr	r2, [pc, #120]	@ (80044b0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8004438:	4293      	cmp	r3, r2
 800443a:	d009      	beq.n	8004450 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	4a1c      	ldr	r2, [pc, #112]	@ (80044b4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8004442:	4293      	cmp	r3, r2
 8004444:	d004      	beq.n	8004450 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	4a1b      	ldr	r2, [pc, #108]	@ (80044b8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 800444c:	4293      	cmp	r3, r2
 800444e:	d101      	bne.n	8004454 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8004450:	2301      	movs	r3, #1
 8004452:	e000      	b.n	8004456 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8004454:	2300      	movs	r3, #0
 8004456:	2b00      	cmp	r3, #0
 8004458:	d00a      	beq.n	8004470 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 800445a:	68fa      	ldr	r2, [r7, #12]
 800445c:	4b17      	ldr	r3, [pc, #92]	@ (80044bc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 800445e:	4413      	add	r3, r2
 8004460:	009b      	lsls	r3, r3, #2
 8004462:	461a      	mov	r2, r3
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	4a15      	ldr	r2, [pc, #84]	@ (80044c0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 800446c:	671a      	str	r2, [r3, #112]	@ 0x70
 800446e:	e009      	b.n	8004484 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004470:	68fa      	ldr	r2, [r7, #12]
 8004472:	4b14      	ldr	r3, [pc, #80]	@ (80044c4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8004474:	4413      	add	r3, r2
 8004476:	009b      	lsls	r3, r3, #2
 8004478:	461a      	mov	r2, r3
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	4a11      	ldr	r2, [pc, #68]	@ (80044c8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8004482:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	3b01      	subs	r3, #1
 8004488:	2201      	movs	r2, #1
 800448a:	409a      	lsls	r2, r3
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 8004490:	bf00      	nop
 8004492:	3714      	adds	r7, #20
 8004494:	46bd      	mov	sp, r7
 8004496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800449a:	4770      	bx	lr
 800449c:	58025408 	.word	0x58025408
 80044a0:	5802541c 	.word	0x5802541c
 80044a4:	58025430 	.word	0x58025430
 80044a8:	58025444 	.word	0x58025444
 80044ac:	58025458 	.word	0x58025458
 80044b0:	5802546c 	.word	0x5802546c
 80044b4:	58025480 	.word	0x58025480
 80044b8:	58025494 	.word	0x58025494
 80044bc:	1600963f 	.word	0x1600963f
 80044c0:	58025940 	.word	0x58025940
 80044c4:	1000823f 	.word	0x1000823f
 80044c8:	40020940 	.word	0x40020940

080044cc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 80044cc:	b480      	push	{r7}
 80044ce:	b089      	sub	sp, #36	@ 0x24
 80044d0:	af00      	add	r7, sp, #0
 80044d2:	6078      	str	r0, [r7, #4]
 80044d4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80044d6:	2300      	movs	r3, #0
 80044d8:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80044da:	4b86      	ldr	r3, [pc, #536]	@ (80046f4 <HAL_GPIO_Init+0x228>)
 80044dc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80044de:	e18c      	b.n	80047fa <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80044e0:	683b      	ldr	r3, [r7, #0]
 80044e2:	681a      	ldr	r2, [r3, #0]
 80044e4:	2101      	movs	r1, #1
 80044e6:	69fb      	ldr	r3, [r7, #28]
 80044e8:	fa01 f303 	lsl.w	r3, r1, r3
 80044ec:	4013      	ands	r3, r2
 80044ee:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80044f0:	693b      	ldr	r3, [r7, #16]
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	f000 817e 	beq.w	80047f4 <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80044f8:	683b      	ldr	r3, [r7, #0]
 80044fa:	685b      	ldr	r3, [r3, #4]
 80044fc:	f003 0303 	and.w	r3, r3, #3
 8004500:	2b01      	cmp	r3, #1
 8004502:	d005      	beq.n	8004510 <HAL_GPIO_Init+0x44>
 8004504:	683b      	ldr	r3, [r7, #0]
 8004506:	685b      	ldr	r3, [r3, #4]
 8004508:	f003 0303 	and.w	r3, r3, #3
 800450c:	2b02      	cmp	r3, #2
 800450e:	d130      	bne.n	8004572 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	689b      	ldr	r3, [r3, #8]
 8004514:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004516:	69fb      	ldr	r3, [r7, #28]
 8004518:	005b      	lsls	r3, r3, #1
 800451a:	2203      	movs	r2, #3
 800451c:	fa02 f303 	lsl.w	r3, r2, r3
 8004520:	43db      	mvns	r3, r3
 8004522:	69ba      	ldr	r2, [r7, #24]
 8004524:	4013      	ands	r3, r2
 8004526:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004528:	683b      	ldr	r3, [r7, #0]
 800452a:	68da      	ldr	r2, [r3, #12]
 800452c:	69fb      	ldr	r3, [r7, #28]
 800452e:	005b      	lsls	r3, r3, #1
 8004530:	fa02 f303 	lsl.w	r3, r2, r3
 8004534:	69ba      	ldr	r2, [r7, #24]
 8004536:	4313      	orrs	r3, r2
 8004538:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	69ba      	ldr	r2, [r7, #24]
 800453e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	685b      	ldr	r3, [r3, #4]
 8004544:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004546:	2201      	movs	r2, #1
 8004548:	69fb      	ldr	r3, [r7, #28]
 800454a:	fa02 f303 	lsl.w	r3, r2, r3
 800454e:	43db      	mvns	r3, r3
 8004550:	69ba      	ldr	r2, [r7, #24]
 8004552:	4013      	ands	r3, r2
 8004554:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004556:	683b      	ldr	r3, [r7, #0]
 8004558:	685b      	ldr	r3, [r3, #4]
 800455a:	091b      	lsrs	r3, r3, #4
 800455c:	f003 0201 	and.w	r2, r3, #1
 8004560:	69fb      	ldr	r3, [r7, #28]
 8004562:	fa02 f303 	lsl.w	r3, r2, r3
 8004566:	69ba      	ldr	r2, [r7, #24]
 8004568:	4313      	orrs	r3, r2
 800456a:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	69ba      	ldr	r2, [r7, #24]
 8004570:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004572:	683b      	ldr	r3, [r7, #0]
 8004574:	685b      	ldr	r3, [r3, #4]
 8004576:	f003 0303 	and.w	r3, r3, #3
 800457a:	2b03      	cmp	r3, #3
 800457c:	d017      	beq.n	80045ae <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	68db      	ldr	r3, [r3, #12]
 8004582:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004584:	69fb      	ldr	r3, [r7, #28]
 8004586:	005b      	lsls	r3, r3, #1
 8004588:	2203      	movs	r2, #3
 800458a:	fa02 f303 	lsl.w	r3, r2, r3
 800458e:	43db      	mvns	r3, r3
 8004590:	69ba      	ldr	r2, [r7, #24]
 8004592:	4013      	ands	r3, r2
 8004594:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004596:	683b      	ldr	r3, [r7, #0]
 8004598:	689a      	ldr	r2, [r3, #8]
 800459a:	69fb      	ldr	r3, [r7, #28]
 800459c:	005b      	lsls	r3, r3, #1
 800459e:	fa02 f303 	lsl.w	r3, r2, r3
 80045a2:	69ba      	ldr	r2, [r7, #24]
 80045a4:	4313      	orrs	r3, r2
 80045a6:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	69ba      	ldr	r2, [r7, #24]
 80045ac:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80045ae:	683b      	ldr	r3, [r7, #0]
 80045b0:	685b      	ldr	r3, [r3, #4]
 80045b2:	f003 0303 	and.w	r3, r3, #3
 80045b6:	2b02      	cmp	r3, #2
 80045b8:	d123      	bne.n	8004602 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80045ba:	69fb      	ldr	r3, [r7, #28]
 80045bc:	08da      	lsrs	r2, r3, #3
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	3208      	adds	r2, #8
 80045c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80045c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80045c8:	69fb      	ldr	r3, [r7, #28]
 80045ca:	f003 0307 	and.w	r3, r3, #7
 80045ce:	009b      	lsls	r3, r3, #2
 80045d0:	220f      	movs	r2, #15
 80045d2:	fa02 f303 	lsl.w	r3, r2, r3
 80045d6:	43db      	mvns	r3, r3
 80045d8:	69ba      	ldr	r2, [r7, #24]
 80045da:	4013      	ands	r3, r2
 80045dc:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80045de:	683b      	ldr	r3, [r7, #0]
 80045e0:	691a      	ldr	r2, [r3, #16]
 80045e2:	69fb      	ldr	r3, [r7, #28]
 80045e4:	f003 0307 	and.w	r3, r3, #7
 80045e8:	009b      	lsls	r3, r3, #2
 80045ea:	fa02 f303 	lsl.w	r3, r2, r3
 80045ee:	69ba      	ldr	r2, [r7, #24]
 80045f0:	4313      	orrs	r3, r2
 80045f2:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80045f4:	69fb      	ldr	r3, [r7, #28]
 80045f6:	08da      	lsrs	r2, r3, #3
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	3208      	adds	r2, #8
 80045fc:	69b9      	ldr	r1, [r7, #24]
 80045fe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004608:	69fb      	ldr	r3, [r7, #28]
 800460a:	005b      	lsls	r3, r3, #1
 800460c:	2203      	movs	r2, #3
 800460e:	fa02 f303 	lsl.w	r3, r2, r3
 8004612:	43db      	mvns	r3, r3
 8004614:	69ba      	ldr	r2, [r7, #24]
 8004616:	4013      	ands	r3, r2
 8004618:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800461a:	683b      	ldr	r3, [r7, #0]
 800461c:	685b      	ldr	r3, [r3, #4]
 800461e:	f003 0203 	and.w	r2, r3, #3
 8004622:	69fb      	ldr	r3, [r7, #28]
 8004624:	005b      	lsls	r3, r3, #1
 8004626:	fa02 f303 	lsl.w	r3, r2, r3
 800462a:	69ba      	ldr	r2, [r7, #24]
 800462c:	4313      	orrs	r3, r2
 800462e:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	69ba      	ldr	r2, [r7, #24]
 8004634:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004636:	683b      	ldr	r3, [r7, #0]
 8004638:	685b      	ldr	r3, [r3, #4]
 800463a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800463e:	2b00      	cmp	r3, #0
 8004640:	f000 80d8 	beq.w	80047f4 <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004644:	4b2c      	ldr	r3, [pc, #176]	@ (80046f8 <HAL_GPIO_Init+0x22c>)
 8004646:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800464a:	4a2b      	ldr	r2, [pc, #172]	@ (80046f8 <HAL_GPIO_Init+0x22c>)
 800464c:	f043 0302 	orr.w	r3, r3, #2
 8004650:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8004654:	4b28      	ldr	r3, [pc, #160]	@ (80046f8 <HAL_GPIO_Init+0x22c>)
 8004656:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800465a:	f003 0302 	and.w	r3, r3, #2
 800465e:	60fb      	str	r3, [r7, #12]
 8004660:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004662:	4a26      	ldr	r2, [pc, #152]	@ (80046fc <HAL_GPIO_Init+0x230>)
 8004664:	69fb      	ldr	r3, [r7, #28]
 8004666:	089b      	lsrs	r3, r3, #2
 8004668:	3302      	adds	r3, #2
 800466a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800466e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004670:	69fb      	ldr	r3, [r7, #28]
 8004672:	f003 0303 	and.w	r3, r3, #3
 8004676:	009b      	lsls	r3, r3, #2
 8004678:	220f      	movs	r2, #15
 800467a:	fa02 f303 	lsl.w	r3, r2, r3
 800467e:	43db      	mvns	r3, r3
 8004680:	69ba      	ldr	r2, [r7, #24]
 8004682:	4013      	ands	r3, r2
 8004684:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	4a1d      	ldr	r2, [pc, #116]	@ (8004700 <HAL_GPIO_Init+0x234>)
 800468a:	4293      	cmp	r3, r2
 800468c:	d04a      	beq.n	8004724 <HAL_GPIO_Init+0x258>
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	4a1c      	ldr	r2, [pc, #112]	@ (8004704 <HAL_GPIO_Init+0x238>)
 8004692:	4293      	cmp	r3, r2
 8004694:	d02b      	beq.n	80046ee <HAL_GPIO_Init+0x222>
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	4a1b      	ldr	r2, [pc, #108]	@ (8004708 <HAL_GPIO_Init+0x23c>)
 800469a:	4293      	cmp	r3, r2
 800469c:	d025      	beq.n	80046ea <HAL_GPIO_Init+0x21e>
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	4a1a      	ldr	r2, [pc, #104]	@ (800470c <HAL_GPIO_Init+0x240>)
 80046a2:	4293      	cmp	r3, r2
 80046a4:	d01f      	beq.n	80046e6 <HAL_GPIO_Init+0x21a>
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	4a19      	ldr	r2, [pc, #100]	@ (8004710 <HAL_GPIO_Init+0x244>)
 80046aa:	4293      	cmp	r3, r2
 80046ac:	d019      	beq.n	80046e2 <HAL_GPIO_Init+0x216>
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	4a18      	ldr	r2, [pc, #96]	@ (8004714 <HAL_GPIO_Init+0x248>)
 80046b2:	4293      	cmp	r3, r2
 80046b4:	d013      	beq.n	80046de <HAL_GPIO_Init+0x212>
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	4a17      	ldr	r2, [pc, #92]	@ (8004718 <HAL_GPIO_Init+0x24c>)
 80046ba:	4293      	cmp	r3, r2
 80046bc:	d00d      	beq.n	80046da <HAL_GPIO_Init+0x20e>
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	4a16      	ldr	r2, [pc, #88]	@ (800471c <HAL_GPIO_Init+0x250>)
 80046c2:	4293      	cmp	r3, r2
 80046c4:	d007      	beq.n	80046d6 <HAL_GPIO_Init+0x20a>
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	4a15      	ldr	r2, [pc, #84]	@ (8004720 <HAL_GPIO_Init+0x254>)
 80046ca:	4293      	cmp	r3, r2
 80046cc:	d101      	bne.n	80046d2 <HAL_GPIO_Init+0x206>
 80046ce:	2309      	movs	r3, #9
 80046d0:	e029      	b.n	8004726 <HAL_GPIO_Init+0x25a>
 80046d2:	230a      	movs	r3, #10
 80046d4:	e027      	b.n	8004726 <HAL_GPIO_Init+0x25a>
 80046d6:	2307      	movs	r3, #7
 80046d8:	e025      	b.n	8004726 <HAL_GPIO_Init+0x25a>
 80046da:	2306      	movs	r3, #6
 80046dc:	e023      	b.n	8004726 <HAL_GPIO_Init+0x25a>
 80046de:	2305      	movs	r3, #5
 80046e0:	e021      	b.n	8004726 <HAL_GPIO_Init+0x25a>
 80046e2:	2304      	movs	r3, #4
 80046e4:	e01f      	b.n	8004726 <HAL_GPIO_Init+0x25a>
 80046e6:	2303      	movs	r3, #3
 80046e8:	e01d      	b.n	8004726 <HAL_GPIO_Init+0x25a>
 80046ea:	2302      	movs	r3, #2
 80046ec:	e01b      	b.n	8004726 <HAL_GPIO_Init+0x25a>
 80046ee:	2301      	movs	r3, #1
 80046f0:	e019      	b.n	8004726 <HAL_GPIO_Init+0x25a>
 80046f2:	bf00      	nop
 80046f4:	58000080 	.word	0x58000080
 80046f8:	58024400 	.word	0x58024400
 80046fc:	58000400 	.word	0x58000400
 8004700:	58020000 	.word	0x58020000
 8004704:	58020400 	.word	0x58020400
 8004708:	58020800 	.word	0x58020800
 800470c:	58020c00 	.word	0x58020c00
 8004710:	58021000 	.word	0x58021000
 8004714:	58021400 	.word	0x58021400
 8004718:	58021800 	.word	0x58021800
 800471c:	58021c00 	.word	0x58021c00
 8004720:	58022400 	.word	0x58022400
 8004724:	2300      	movs	r3, #0
 8004726:	69fa      	ldr	r2, [r7, #28]
 8004728:	f002 0203 	and.w	r2, r2, #3
 800472c:	0092      	lsls	r2, r2, #2
 800472e:	4093      	lsls	r3, r2
 8004730:	69ba      	ldr	r2, [r7, #24]
 8004732:	4313      	orrs	r3, r2
 8004734:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004736:	4938      	ldr	r1, [pc, #224]	@ (8004818 <HAL_GPIO_Init+0x34c>)
 8004738:	69fb      	ldr	r3, [r7, #28]
 800473a:	089b      	lsrs	r3, r3, #2
 800473c:	3302      	adds	r3, #2
 800473e:	69ba      	ldr	r2, [r7, #24]
 8004740:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004744:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800474c:	693b      	ldr	r3, [r7, #16]
 800474e:	43db      	mvns	r3, r3
 8004750:	69ba      	ldr	r2, [r7, #24]
 8004752:	4013      	ands	r3, r2
 8004754:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004756:	683b      	ldr	r3, [r7, #0]
 8004758:	685b      	ldr	r3, [r3, #4]
 800475a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800475e:	2b00      	cmp	r3, #0
 8004760:	d003      	beq.n	800476a <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 8004762:	69ba      	ldr	r2, [r7, #24]
 8004764:	693b      	ldr	r3, [r7, #16]
 8004766:	4313      	orrs	r3, r2
 8004768:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800476a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800476e:	69bb      	ldr	r3, [r7, #24]
 8004770:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8004772:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004776:	685b      	ldr	r3, [r3, #4]
 8004778:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800477a:	693b      	ldr	r3, [r7, #16]
 800477c:	43db      	mvns	r3, r3
 800477e:	69ba      	ldr	r2, [r7, #24]
 8004780:	4013      	ands	r3, r2
 8004782:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004784:	683b      	ldr	r3, [r7, #0]
 8004786:	685b      	ldr	r3, [r3, #4]
 8004788:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800478c:	2b00      	cmp	r3, #0
 800478e:	d003      	beq.n	8004798 <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 8004790:	69ba      	ldr	r2, [r7, #24]
 8004792:	693b      	ldr	r3, [r7, #16]
 8004794:	4313      	orrs	r3, r2
 8004796:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8004798:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800479c:	69bb      	ldr	r3, [r7, #24]
 800479e:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 80047a0:	697b      	ldr	r3, [r7, #20]
 80047a2:	685b      	ldr	r3, [r3, #4]
 80047a4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80047a6:	693b      	ldr	r3, [r7, #16]
 80047a8:	43db      	mvns	r3, r3
 80047aa:	69ba      	ldr	r2, [r7, #24]
 80047ac:	4013      	ands	r3, r2
 80047ae:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80047b0:	683b      	ldr	r3, [r7, #0]
 80047b2:	685b      	ldr	r3, [r3, #4]
 80047b4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d003      	beq.n	80047c4 <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 80047bc:	69ba      	ldr	r2, [r7, #24]
 80047be:	693b      	ldr	r3, [r7, #16]
 80047c0:	4313      	orrs	r3, r2
 80047c2:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80047c4:	697b      	ldr	r3, [r7, #20]
 80047c6:	69ba      	ldr	r2, [r7, #24]
 80047c8:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80047ca:	697b      	ldr	r3, [r7, #20]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80047d0:	693b      	ldr	r3, [r7, #16]
 80047d2:	43db      	mvns	r3, r3
 80047d4:	69ba      	ldr	r2, [r7, #24]
 80047d6:	4013      	ands	r3, r2
 80047d8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80047da:	683b      	ldr	r3, [r7, #0]
 80047dc:	685b      	ldr	r3, [r3, #4]
 80047de:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d003      	beq.n	80047ee <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 80047e6:	69ba      	ldr	r2, [r7, #24]
 80047e8:	693b      	ldr	r3, [r7, #16]
 80047ea:	4313      	orrs	r3, r2
 80047ec:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80047ee:	697b      	ldr	r3, [r7, #20]
 80047f0:	69ba      	ldr	r2, [r7, #24]
 80047f2:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80047f4:	69fb      	ldr	r3, [r7, #28]
 80047f6:	3301      	adds	r3, #1
 80047f8:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80047fa:	683b      	ldr	r3, [r7, #0]
 80047fc:	681a      	ldr	r2, [r3, #0]
 80047fe:	69fb      	ldr	r3, [r7, #28]
 8004800:	fa22 f303 	lsr.w	r3, r2, r3
 8004804:	2b00      	cmp	r3, #0
 8004806:	f47f ae6b 	bne.w	80044e0 <HAL_GPIO_Init+0x14>
  }
}
 800480a:	bf00      	nop
 800480c:	bf00      	nop
 800480e:	3724      	adds	r7, #36	@ 0x24
 8004810:	46bd      	mov	sp, r7
 8004812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004816:	4770      	bx	lr
 8004818:	58000400 	.word	0x58000400

0800481c <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800481c:	b580      	push	{r7, lr}
 800481e:	b084      	sub	sp, #16
 8004820:	af00      	add	r7, sp, #0
 8004822:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8004824:	4b19      	ldr	r3, [pc, #100]	@ (800488c <HAL_PWREx_ConfigSupply+0x70>)
 8004826:	68db      	ldr	r3, [r3, #12]
 8004828:	f003 0304 	and.w	r3, r3, #4
 800482c:	2b04      	cmp	r3, #4
 800482e:	d00a      	beq.n	8004846 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8004830:	4b16      	ldr	r3, [pc, #88]	@ (800488c <HAL_PWREx_ConfigSupply+0x70>)
 8004832:	68db      	ldr	r3, [r3, #12]
 8004834:	f003 0307 	and.w	r3, r3, #7
 8004838:	687a      	ldr	r2, [r7, #4]
 800483a:	429a      	cmp	r2, r3
 800483c:	d001      	beq.n	8004842 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800483e:	2301      	movs	r3, #1
 8004840:	e01f      	b.n	8004882 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8004842:	2300      	movs	r3, #0
 8004844:	e01d      	b.n	8004882 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8004846:	4b11      	ldr	r3, [pc, #68]	@ (800488c <HAL_PWREx_ConfigSupply+0x70>)
 8004848:	68db      	ldr	r3, [r3, #12]
 800484a:	f023 0207 	bic.w	r2, r3, #7
 800484e:	490f      	ldr	r1, [pc, #60]	@ (800488c <HAL_PWREx_ConfigSupply+0x70>)
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	4313      	orrs	r3, r2
 8004854:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8004856:	f7fc fe6d 	bl	8001534 <HAL_GetTick>
 800485a:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800485c:	e009      	b.n	8004872 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800485e:	f7fc fe69 	bl	8001534 <HAL_GetTick>
 8004862:	4602      	mov	r2, r0
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	1ad3      	subs	r3, r2, r3
 8004868:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800486c:	d901      	bls.n	8004872 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800486e:	2301      	movs	r3, #1
 8004870:	e007      	b.n	8004882 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8004872:	4b06      	ldr	r3, [pc, #24]	@ (800488c <HAL_PWREx_ConfigSupply+0x70>)
 8004874:	685b      	ldr	r3, [r3, #4]
 8004876:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800487a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800487e:	d1ee      	bne.n	800485e <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8004880:	2300      	movs	r3, #0
}
 8004882:	4618      	mov	r0, r3
 8004884:	3710      	adds	r7, #16
 8004886:	46bd      	mov	sp, r7
 8004888:	bd80      	pop	{r7, pc}
 800488a:	bf00      	nop
 800488c:	58024800 	.word	0x58024800

08004890 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004890:	b580      	push	{r7, lr}
 8004892:	b08c      	sub	sp, #48	@ 0x30
 8004894:	af00      	add	r7, sp, #0
 8004896:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	2b00      	cmp	r3, #0
 800489c:	d101      	bne.n	80048a2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800489e:	2301      	movs	r3, #1
 80048a0:	e3c8      	b.n	8005034 <HAL_RCC_OscConfig+0x7a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	f003 0301 	and.w	r3, r3, #1
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	f000 8087 	beq.w	80049be <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80048b0:	4b88      	ldr	r3, [pc, #544]	@ (8004ad4 <HAL_RCC_OscConfig+0x244>)
 80048b2:	691b      	ldr	r3, [r3, #16]
 80048b4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80048b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80048ba:	4b86      	ldr	r3, [pc, #536]	@ (8004ad4 <HAL_RCC_OscConfig+0x244>)
 80048bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048be:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80048c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80048c2:	2b10      	cmp	r3, #16
 80048c4:	d007      	beq.n	80048d6 <HAL_RCC_OscConfig+0x46>
 80048c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80048c8:	2b18      	cmp	r3, #24
 80048ca:	d110      	bne.n	80048ee <HAL_RCC_OscConfig+0x5e>
 80048cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048ce:	f003 0303 	and.w	r3, r3, #3
 80048d2:	2b02      	cmp	r3, #2
 80048d4:	d10b      	bne.n	80048ee <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80048d6:	4b7f      	ldr	r3, [pc, #508]	@ (8004ad4 <HAL_RCC_OscConfig+0x244>)
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d06c      	beq.n	80049bc <HAL_RCC_OscConfig+0x12c>
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	685b      	ldr	r3, [r3, #4]
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d168      	bne.n	80049bc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80048ea:	2301      	movs	r3, #1
 80048ec:	e3a2      	b.n	8005034 <HAL_RCC_OscConfig+0x7a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	685b      	ldr	r3, [r3, #4]
 80048f2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80048f6:	d106      	bne.n	8004906 <HAL_RCC_OscConfig+0x76>
 80048f8:	4b76      	ldr	r3, [pc, #472]	@ (8004ad4 <HAL_RCC_OscConfig+0x244>)
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	4a75      	ldr	r2, [pc, #468]	@ (8004ad4 <HAL_RCC_OscConfig+0x244>)
 80048fe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004902:	6013      	str	r3, [r2, #0]
 8004904:	e02e      	b.n	8004964 <HAL_RCC_OscConfig+0xd4>
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	685b      	ldr	r3, [r3, #4]
 800490a:	2b00      	cmp	r3, #0
 800490c:	d10c      	bne.n	8004928 <HAL_RCC_OscConfig+0x98>
 800490e:	4b71      	ldr	r3, [pc, #452]	@ (8004ad4 <HAL_RCC_OscConfig+0x244>)
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	4a70      	ldr	r2, [pc, #448]	@ (8004ad4 <HAL_RCC_OscConfig+0x244>)
 8004914:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004918:	6013      	str	r3, [r2, #0]
 800491a:	4b6e      	ldr	r3, [pc, #440]	@ (8004ad4 <HAL_RCC_OscConfig+0x244>)
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	4a6d      	ldr	r2, [pc, #436]	@ (8004ad4 <HAL_RCC_OscConfig+0x244>)
 8004920:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004924:	6013      	str	r3, [r2, #0]
 8004926:	e01d      	b.n	8004964 <HAL_RCC_OscConfig+0xd4>
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	685b      	ldr	r3, [r3, #4]
 800492c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004930:	d10c      	bne.n	800494c <HAL_RCC_OscConfig+0xbc>
 8004932:	4b68      	ldr	r3, [pc, #416]	@ (8004ad4 <HAL_RCC_OscConfig+0x244>)
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	4a67      	ldr	r2, [pc, #412]	@ (8004ad4 <HAL_RCC_OscConfig+0x244>)
 8004938:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800493c:	6013      	str	r3, [r2, #0]
 800493e:	4b65      	ldr	r3, [pc, #404]	@ (8004ad4 <HAL_RCC_OscConfig+0x244>)
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	4a64      	ldr	r2, [pc, #400]	@ (8004ad4 <HAL_RCC_OscConfig+0x244>)
 8004944:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004948:	6013      	str	r3, [r2, #0]
 800494a:	e00b      	b.n	8004964 <HAL_RCC_OscConfig+0xd4>
 800494c:	4b61      	ldr	r3, [pc, #388]	@ (8004ad4 <HAL_RCC_OscConfig+0x244>)
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	4a60      	ldr	r2, [pc, #384]	@ (8004ad4 <HAL_RCC_OscConfig+0x244>)
 8004952:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004956:	6013      	str	r3, [r2, #0]
 8004958:	4b5e      	ldr	r3, [pc, #376]	@ (8004ad4 <HAL_RCC_OscConfig+0x244>)
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	4a5d      	ldr	r2, [pc, #372]	@ (8004ad4 <HAL_RCC_OscConfig+0x244>)
 800495e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004962:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	685b      	ldr	r3, [r3, #4]
 8004968:	2b00      	cmp	r3, #0
 800496a:	d013      	beq.n	8004994 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800496c:	f7fc fde2 	bl	8001534 <HAL_GetTick>
 8004970:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004972:	e008      	b.n	8004986 <HAL_RCC_OscConfig+0xf6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004974:	f7fc fdde 	bl	8001534 <HAL_GetTick>
 8004978:	4602      	mov	r2, r0
 800497a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800497c:	1ad3      	subs	r3, r2, r3
 800497e:	2b64      	cmp	r3, #100	@ 0x64
 8004980:	d901      	bls.n	8004986 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004982:	2303      	movs	r3, #3
 8004984:	e356      	b.n	8005034 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004986:	4b53      	ldr	r3, [pc, #332]	@ (8004ad4 <HAL_RCC_OscConfig+0x244>)
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800498e:	2b00      	cmp	r3, #0
 8004990:	d0f0      	beq.n	8004974 <HAL_RCC_OscConfig+0xe4>
 8004992:	e014      	b.n	80049be <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004994:	f7fc fdce 	bl	8001534 <HAL_GetTick>
 8004998:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800499a:	e008      	b.n	80049ae <HAL_RCC_OscConfig+0x11e>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800499c:	f7fc fdca 	bl	8001534 <HAL_GetTick>
 80049a0:	4602      	mov	r2, r0
 80049a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049a4:	1ad3      	subs	r3, r2, r3
 80049a6:	2b64      	cmp	r3, #100	@ 0x64
 80049a8:	d901      	bls.n	80049ae <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80049aa:	2303      	movs	r3, #3
 80049ac:	e342      	b.n	8005034 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80049ae:	4b49      	ldr	r3, [pc, #292]	@ (8004ad4 <HAL_RCC_OscConfig+0x244>)
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d1f0      	bne.n	800499c <HAL_RCC_OscConfig+0x10c>
 80049ba:	e000      	b.n	80049be <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80049bc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	f003 0302 	and.w	r3, r3, #2
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	f000 808c 	beq.w	8004ae4 <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80049cc:	4b41      	ldr	r3, [pc, #260]	@ (8004ad4 <HAL_RCC_OscConfig+0x244>)
 80049ce:	691b      	ldr	r3, [r3, #16]
 80049d0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80049d4:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80049d6:	4b3f      	ldr	r3, [pc, #252]	@ (8004ad4 <HAL_RCC_OscConfig+0x244>)
 80049d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80049da:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80049dc:	6a3b      	ldr	r3, [r7, #32]
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d007      	beq.n	80049f2 <HAL_RCC_OscConfig+0x162>
 80049e2:	6a3b      	ldr	r3, [r7, #32]
 80049e4:	2b18      	cmp	r3, #24
 80049e6:	d137      	bne.n	8004a58 <HAL_RCC_OscConfig+0x1c8>
 80049e8:	69fb      	ldr	r3, [r7, #28]
 80049ea:	f003 0303 	and.w	r3, r3, #3
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d132      	bne.n	8004a58 <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80049f2:	4b38      	ldr	r3, [pc, #224]	@ (8004ad4 <HAL_RCC_OscConfig+0x244>)
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	f003 0304 	and.w	r3, r3, #4
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d005      	beq.n	8004a0a <HAL_RCC_OscConfig+0x17a>
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	68db      	ldr	r3, [r3, #12]
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d101      	bne.n	8004a0a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8004a06:	2301      	movs	r3, #1
 8004a08:	e314      	b.n	8005034 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8004a0a:	4b32      	ldr	r3, [pc, #200]	@ (8004ad4 <HAL_RCC_OscConfig+0x244>)
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	f023 0219 	bic.w	r2, r3, #25
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	68db      	ldr	r3, [r3, #12]
 8004a16:	492f      	ldr	r1, [pc, #188]	@ (8004ad4 <HAL_RCC_OscConfig+0x244>)
 8004a18:	4313      	orrs	r3, r2
 8004a1a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a1c:	f7fc fd8a 	bl	8001534 <HAL_GetTick>
 8004a20:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004a22:	e008      	b.n	8004a36 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004a24:	f7fc fd86 	bl	8001534 <HAL_GetTick>
 8004a28:	4602      	mov	r2, r0
 8004a2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a2c:	1ad3      	subs	r3, r2, r3
 8004a2e:	2b02      	cmp	r3, #2
 8004a30:	d901      	bls.n	8004a36 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 8004a32:	2303      	movs	r3, #3
 8004a34:	e2fe      	b.n	8005034 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004a36:	4b27      	ldr	r3, [pc, #156]	@ (8004ad4 <HAL_RCC_OscConfig+0x244>)
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	f003 0304 	and.w	r3, r3, #4
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d0f0      	beq.n	8004a24 <HAL_RCC_OscConfig+0x194>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004a42:	4b24      	ldr	r3, [pc, #144]	@ (8004ad4 <HAL_RCC_OscConfig+0x244>)
 8004a44:	685b      	ldr	r3, [r3, #4]
 8004a46:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	691b      	ldr	r3, [r3, #16]
 8004a4e:	061b      	lsls	r3, r3, #24
 8004a50:	4920      	ldr	r1, [pc, #128]	@ (8004ad4 <HAL_RCC_OscConfig+0x244>)
 8004a52:	4313      	orrs	r3, r2
 8004a54:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004a56:	e045      	b.n	8004ae4 <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	68db      	ldr	r3, [r3, #12]
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d026      	beq.n	8004aae <HAL_RCC_OscConfig+0x21e>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8004a60:	4b1c      	ldr	r3, [pc, #112]	@ (8004ad4 <HAL_RCC_OscConfig+0x244>)
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	f023 0219 	bic.w	r2, r3, #25
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	68db      	ldr	r3, [r3, #12]
 8004a6c:	4919      	ldr	r1, [pc, #100]	@ (8004ad4 <HAL_RCC_OscConfig+0x244>)
 8004a6e:	4313      	orrs	r3, r2
 8004a70:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a72:	f7fc fd5f 	bl	8001534 <HAL_GetTick>
 8004a76:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004a78:	e008      	b.n	8004a8c <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004a7a:	f7fc fd5b 	bl	8001534 <HAL_GetTick>
 8004a7e:	4602      	mov	r2, r0
 8004a80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a82:	1ad3      	subs	r3, r2, r3
 8004a84:	2b02      	cmp	r3, #2
 8004a86:	d901      	bls.n	8004a8c <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8004a88:	2303      	movs	r3, #3
 8004a8a:	e2d3      	b.n	8005034 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004a8c:	4b11      	ldr	r3, [pc, #68]	@ (8004ad4 <HAL_RCC_OscConfig+0x244>)
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	f003 0304 	and.w	r3, r3, #4
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d0f0      	beq.n	8004a7a <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004a98:	4b0e      	ldr	r3, [pc, #56]	@ (8004ad4 <HAL_RCC_OscConfig+0x244>)
 8004a9a:	685b      	ldr	r3, [r3, #4]
 8004a9c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	691b      	ldr	r3, [r3, #16]
 8004aa4:	061b      	lsls	r3, r3, #24
 8004aa6:	490b      	ldr	r1, [pc, #44]	@ (8004ad4 <HAL_RCC_OscConfig+0x244>)
 8004aa8:	4313      	orrs	r3, r2
 8004aaa:	604b      	str	r3, [r1, #4]
 8004aac:	e01a      	b.n	8004ae4 <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004aae:	4b09      	ldr	r3, [pc, #36]	@ (8004ad4 <HAL_RCC_OscConfig+0x244>)
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	4a08      	ldr	r2, [pc, #32]	@ (8004ad4 <HAL_RCC_OscConfig+0x244>)
 8004ab4:	f023 0301 	bic.w	r3, r3, #1
 8004ab8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004aba:	f7fc fd3b 	bl	8001534 <HAL_GetTick>
 8004abe:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004ac0:	e00a      	b.n	8004ad8 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004ac2:	f7fc fd37 	bl	8001534 <HAL_GetTick>
 8004ac6:	4602      	mov	r2, r0
 8004ac8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004aca:	1ad3      	subs	r3, r2, r3
 8004acc:	2b02      	cmp	r3, #2
 8004ace:	d903      	bls.n	8004ad8 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8004ad0:	2303      	movs	r3, #3
 8004ad2:	e2af      	b.n	8005034 <HAL_RCC_OscConfig+0x7a4>
 8004ad4:	58024400 	.word	0x58024400
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004ad8:	4b96      	ldr	r3, [pc, #600]	@ (8004d34 <HAL_RCC_OscConfig+0x4a4>)
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	f003 0304 	and.w	r3, r3, #4
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d1ee      	bne.n	8004ac2 <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	f003 0310 	and.w	r3, r3, #16
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d06a      	beq.n	8004bc6 <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004af0:	4b90      	ldr	r3, [pc, #576]	@ (8004d34 <HAL_RCC_OscConfig+0x4a4>)
 8004af2:	691b      	ldr	r3, [r3, #16]
 8004af4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004af8:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8004afa:	4b8e      	ldr	r3, [pc, #568]	@ (8004d34 <HAL_RCC_OscConfig+0x4a4>)
 8004afc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004afe:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8004b00:	69bb      	ldr	r3, [r7, #24]
 8004b02:	2b08      	cmp	r3, #8
 8004b04:	d007      	beq.n	8004b16 <HAL_RCC_OscConfig+0x286>
 8004b06:	69bb      	ldr	r3, [r7, #24]
 8004b08:	2b18      	cmp	r3, #24
 8004b0a:	d11b      	bne.n	8004b44 <HAL_RCC_OscConfig+0x2b4>
 8004b0c:	697b      	ldr	r3, [r7, #20]
 8004b0e:	f003 0303 	and.w	r3, r3, #3
 8004b12:	2b01      	cmp	r3, #1
 8004b14:	d116      	bne.n	8004b44 <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004b16:	4b87      	ldr	r3, [pc, #540]	@ (8004d34 <HAL_RCC_OscConfig+0x4a4>)
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d005      	beq.n	8004b2e <HAL_RCC_OscConfig+0x29e>
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	69db      	ldr	r3, [r3, #28]
 8004b26:	2b80      	cmp	r3, #128	@ 0x80
 8004b28:	d001      	beq.n	8004b2e <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 8004b2a:	2301      	movs	r3, #1
 8004b2c:	e282      	b.n	8005034 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004b2e:	4b81      	ldr	r3, [pc, #516]	@ (8004d34 <HAL_RCC_OscConfig+0x4a4>)
 8004b30:	68db      	ldr	r3, [r3, #12]
 8004b32:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	6a1b      	ldr	r3, [r3, #32]
 8004b3a:	061b      	lsls	r3, r3, #24
 8004b3c:	497d      	ldr	r1, [pc, #500]	@ (8004d34 <HAL_RCC_OscConfig+0x4a4>)
 8004b3e:	4313      	orrs	r3, r2
 8004b40:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004b42:	e040      	b.n	8004bc6 <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	69db      	ldr	r3, [r3, #28]
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d023      	beq.n	8004b94 <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8004b4c:	4b79      	ldr	r3, [pc, #484]	@ (8004d34 <HAL_RCC_OscConfig+0x4a4>)
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	4a78      	ldr	r2, [pc, #480]	@ (8004d34 <HAL_RCC_OscConfig+0x4a4>)
 8004b52:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004b56:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b58:	f7fc fcec 	bl	8001534 <HAL_GetTick>
 8004b5c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004b5e:	e008      	b.n	8004b72 <HAL_RCC_OscConfig+0x2e2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8004b60:	f7fc fce8 	bl	8001534 <HAL_GetTick>
 8004b64:	4602      	mov	r2, r0
 8004b66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b68:	1ad3      	subs	r3, r2, r3
 8004b6a:	2b02      	cmp	r3, #2
 8004b6c:	d901      	bls.n	8004b72 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8004b6e:	2303      	movs	r3, #3
 8004b70:	e260      	b.n	8005034 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004b72:	4b70      	ldr	r3, [pc, #448]	@ (8004d34 <HAL_RCC_OscConfig+0x4a4>)
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d0f0      	beq.n	8004b60 <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004b7e:	4b6d      	ldr	r3, [pc, #436]	@ (8004d34 <HAL_RCC_OscConfig+0x4a4>)
 8004b80:	68db      	ldr	r3, [r3, #12]
 8004b82:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	6a1b      	ldr	r3, [r3, #32]
 8004b8a:	061b      	lsls	r3, r3, #24
 8004b8c:	4969      	ldr	r1, [pc, #420]	@ (8004d34 <HAL_RCC_OscConfig+0x4a4>)
 8004b8e:	4313      	orrs	r3, r2
 8004b90:	60cb      	str	r3, [r1, #12]
 8004b92:	e018      	b.n	8004bc6 <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8004b94:	4b67      	ldr	r3, [pc, #412]	@ (8004d34 <HAL_RCC_OscConfig+0x4a4>)
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	4a66      	ldr	r2, [pc, #408]	@ (8004d34 <HAL_RCC_OscConfig+0x4a4>)
 8004b9a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004b9e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ba0:	f7fc fcc8 	bl	8001534 <HAL_GetTick>
 8004ba4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8004ba6:	e008      	b.n	8004bba <HAL_RCC_OscConfig+0x32a>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8004ba8:	f7fc fcc4 	bl	8001534 <HAL_GetTick>
 8004bac:	4602      	mov	r2, r0
 8004bae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bb0:	1ad3      	subs	r3, r2, r3
 8004bb2:	2b02      	cmp	r3, #2
 8004bb4:	d901      	bls.n	8004bba <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
 8004bb6:	2303      	movs	r3, #3
 8004bb8:	e23c      	b.n	8005034 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8004bba:	4b5e      	ldr	r3, [pc, #376]	@ (8004d34 <HAL_RCC_OscConfig+0x4a4>)
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d1f0      	bne.n	8004ba8 <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	f003 0308 	and.w	r3, r3, #8
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d036      	beq.n	8004c40 <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	695b      	ldr	r3, [r3, #20]
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d019      	beq.n	8004c0e <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004bda:	4b56      	ldr	r3, [pc, #344]	@ (8004d34 <HAL_RCC_OscConfig+0x4a4>)
 8004bdc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004bde:	4a55      	ldr	r2, [pc, #340]	@ (8004d34 <HAL_RCC_OscConfig+0x4a4>)
 8004be0:	f043 0301 	orr.w	r3, r3, #1
 8004be4:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004be6:	f7fc fca5 	bl	8001534 <HAL_GetTick>
 8004bea:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004bec:	e008      	b.n	8004c00 <HAL_RCC_OscConfig+0x370>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004bee:	f7fc fca1 	bl	8001534 <HAL_GetTick>
 8004bf2:	4602      	mov	r2, r0
 8004bf4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bf6:	1ad3      	subs	r3, r2, r3
 8004bf8:	2b02      	cmp	r3, #2
 8004bfa:	d901      	bls.n	8004c00 <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
 8004bfc:	2303      	movs	r3, #3
 8004bfe:	e219      	b.n	8005034 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004c00:	4b4c      	ldr	r3, [pc, #304]	@ (8004d34 <HAL_RCC_OscConfig+0x4a4>)
 8004c02:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004c04:	f003 0302 	and.w	r3, r3, #2
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d0f0      	beq.n	8004bee <HAL_RCC_OscConfig+0x35e>
 8004c0c:	e018      	b.n	8004c40 <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004c0e:	4b49      	ldr	r3, [pc, #292]	@ (8004d34 <HAL_RCC_OscConfig+0x4a4>)
 8004c10:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004c12:	4a48      	ldr	r2, [pc, #288]	@ (8004d34 <HAL_RCC_OscConfig+0x4a4>)
 8004c14:	f023 0301 	bic.w	r3, r3, #1
 8004c18:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c1a:	f7fc fc8b 	bl	8001534 <HAL_GetTick>
 8004c1e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004c20:	e008      	b.n	8004c34 <HAL_RCC_OscConfig+0x3a4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004c22:	f7fc fc87 	bl	8001534 <HAL_GetTick>
 8004c26:	4602      	mov	r2, r0
 8004c28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c2a:	1ad3      	subs	r3, r2, r3
 8004c2c:	2b02      	cmp	r3, #2
 8004c2e:	d901      	bls.n	8004c34 <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
 8004c30:	2303      	movs	r3, #3
 8004c32:	e1ff      	b.n	8005034 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004c34:	4b3f      	ldr	r3, [pc, #252]	@ (8004d34 <HAL_RCC_OscConfig+0x4a4>)
 8004c36:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004c38:	f003 0302 	and.w	r3, r3, #2
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d1f0      	bne.n	8004c22 <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	f003 0320 	and.w	r3, r3, #32
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d036      	beq.n	8004cba <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	699b      	ldr	r3, [r3, #24]
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d019      	beq.n	8004c88 <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004c54:	4b37      	ldr	r3, [pc, #220]	@ (8004d34 <HAL_RCC_OscConfig+0x4a4>)
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	4a36      	ldr	r2, [pc, #216]	@ (8004d34 <HAL_RCC_OscConfig+0x4a4>)
 8004c5a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004c5e:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8004c60:	f7fc fc68 	bl	8001534 <HAL_GetTick>
 8004c64:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004c66:	e008      	b.n	8004c7a <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004c68:	f7fc fc64 	bl	8001534 <HAL_GetTick>
 8004c6c:	4602      	mov	r2, r0
 8004c6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c70:	1ad3      	subs	r3, r2, r3
 8004c72:	2b02      	cmp	r3, #2
 8004c74:	d901      	bls.n	8004c7a <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
 8004c76:	2303      	movs	r3, #3
 8004c78:	e1dc      	b.n	8005034 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004c7a:	4b2e      	ldr	r3, [pc, #184]	@ (8004d34 <HAL_RCC_OscConfig+0x4a4>)
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d0f0      	beq.n	8004c68 <HAL_RCC_OscConfig+0x3d8>
 8004c86:	e018      	b.n	8004cba <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004c88:	4b2a      	ldr	r3, [pc, #168]	@ (8004d34 <HAL_RCC_OscConfig+0x4a4>)
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	4a29      	ldr	r2, [pc, #164]	@ (8004d34 <HAL_RCC_OscConfig+0x4a4>)
 8004c8e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004c92:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8004c94:	f7fc fc4e 	bl	8001534 <HAL_GetTick>
 8004c98:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8004c9a:	e008      	b.n	8004cae <HAL_RCC_OscConfig+0x41e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004c9c:	f7fc fc4a 	bl	8001534 <HAL_GetTick>
 8004ca0:	4602      	mov	r2, r0
 8004ca2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ca4:	1ad3      	subs	r3, r2, r3
 8004ca6:	2b02      	cmp	r3, #2
 8004ca8:	d901      	bls.n	8004cae <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
 8004caa:	2303      	movs	r3, #3
 8004cac:	e1c2      	b.n	8005034 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8004cae:	4b21      	ldr	r3, [pc, #132]	@ (8004d34 <HAL_RCC_OscConfig+0x4a4>)
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d1f0      	bne.n	8004c9c <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	f003 0304 	and.w	r3, r3, #4
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	f000 8086 	beq.w	8004dd4 <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8004cc8:	4b1b      	ldr	r3, [pc, #108]	@ (8004d38 <HAL_RCC_OscConfig+0x4a8>)
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	4a1a      	ldr	r2, [pc, #104]	@ (8004d38 <HAL_RCC_OscConfig+0x4a8>)
 8004cce:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004cd2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004cd4:	f7fc fc2e 	bl	8001534 <HAL_GetTick>
 8004cd8:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004cda:	e008      	b.n	8004cee <HAL_RCC_OscConfig+0x45e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004cdc:	f7fc fc2a 	bl	8001534 <HAL_GetTick>
 8004ce0:	4602      	mov	r2, r0
 8004ce2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ce4:	1ad3      	subs	r3, r2, r3
 8004ce6:	2b64      	cmp	r3, #100	@ 0x64
 8004ce8:	d901      	bls.n	8004cee <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
 8004cea:	2303      	movs	r3, #3
 8004cec:	e1a2      	b.n	8005034 <HAL_RCC_OscConfig+0x7a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004cee:	4b12      	ldr	r3, [pc, #72]	@ (8004d38 <HAL_RCC_OscConfig+0x4a8>)
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d0f0      	beq.n	8004cdc <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	689b      	ldr	r3, [r3, #8]
 8004cfe:	2b01      	cmp	r3, #1
 8004d00:	d106      	bne.n	8004d10 <HAL_RCC_OscConfig+0x480>
 8004d02:	4b0c      	ldr	r3, [pc, #48]	@ (8004d34 <HAL_RCC_OscConfig+0x4a4>)
 8004d04:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d06:	4a0b      	ldr	r2, [pc, #44]	@ (8004d34 <HAL_RCC_OscConfig+0x4a4>)
 8004d08:	f043 0301 	orr.w	r3, r3, #1
 8004d0c:	6713      	str	r3, [r2, #112]	@ 0x70
 8004d0e:	e032      	b.n	8004d76 <HAL_RCC_OscConfig+0x4e6>
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	689b      	ldr	r3, [r3, #8]
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d111      	bne.n	8004d3c <HAL_RCC_OscConfig+0x4ac>
 8004d18:	4b06      	ldr	r3, [pc, #24]	@ (8004d34 <HAL_RCC_OscConfig+0x4a4>)
 8004d1a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d1c:	4a05      	ldr	r2, [pc, #20]	@ (8004d34 <HAL_RCC_OscConfig+0x4a4>)
 8004d1e:	f023 0301 	bic.w	r3, r3, #1
 8004d22:	6713      	str	r3, [r2, #112]	@ 0x70
 8004d24:	4b03      	ldr	r3, [pc, #12]	@ (8004d34 <HAL_RCC_OscConfig+0x4a4>)
 8004d26:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d28:	4a02      	ldr	r2, [pc, #8]	@ (8004d34 <HAL_RCC_OscConfig+0x4a4>)
 8004d2a:	f023 0304 	bic.w	r3, r3, #4
 8004d2e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004d30:	e021      	b.n	8004d76 <HAL_RCC_OscConfig+0x4e6>
 8004d32:	bf00      	nop
 8004d34:	58024400 	.word	0x58024400
 8004d38:	58024800 	.word	0x58024800
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	689b      	ldr	r3, [r3, #8]
 8004d40:	2b05      	cmp	r3, #5
 8004d42:	d10c      	bne.n	8004d5e <HAL_RCC_OscConfig+0x4ce>
 8004d44:	4b83      	ldr	r3, [pc, #524]	@ (8004f54 <HAL_RCC_OscConfig+0x6c4>)
 8004d46:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d48:	4a82      	ldr	r2, [pc, #520]	@ (8004f54 <HAL_RCC_OscConfig+0x6c4>)
 8004d4a:	f043 0304 	orr.w	r3, r3, #4
 8004d4e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004d50:	4b80      	ldr	r3, [pc, #512]	@ (8004f54 <HAL_RCC_OscConfig+0x6c4>)
 8004d52:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d54:	4a7f      	ldr	r2, [pc, #508]	@ (8004f54 <HAL_RCC_OscConfig+0x6c4>)
 8004d56:	f043 0301 	orr.w	r3, r3, #1
 8004d5a:	6713      	str	r3, [r2, #112]	@ 0x70
 8004d5c:	e00b      	b.n	8004d76 <HAL_RCC_OscConfig+0x4e6>
 8004d5e:	4b7d      	ldr	r3, [pc, #500]	@ (8004f54 <HAL_RCC_OscConfig+0x6c4>)
 8004d60:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d62:	4a7c      	ldr	r2, [pc, #496]	@ (8004f54 <HAL_RCC_OscConfig+0x6c4>)
 8004d64:	f023 0301 	bic.w	r3, r3, #1
 8004d68:	6713      	str	r3, [r2, #112]	@ 0x70
 8004d6a:	4b7a      	ldr	r3, [pc, #488]	@ (8004f54 <HAL_RCC_OscConfig+0x6c4>)
 8004d6c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d6e:	4a79      	ldr	r2, [pc, #484]	@ (8004f54 <HAL_RCC_OscConfig+0x6c4>)
 8004d70:	f023 0304 	bic.w	r3, r3, #4
 8004d74:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	689b      	ldr	r3, [r3, #8]
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d015      	beq.n	8004daa <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d7e:	f7fc fbd9 	bl	8001534 <HAL_GetTick>
 8004d82:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004d84:	e00a      	b.n	8004d9c <HAL_RCC_OscConfig+0x50c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d86:	f7fc fbd5 	bl	8001534 <HAL_GetTick>
 8004d8a:	4602      	mov	r2, r0
 8004d8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d8e:	1ad3      	subs	r3, r2, r3
 8004d90:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004d94:	4293      	cmp	r3, r2
 8004d96:	d901      	bls.n	8004d9c <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
 8004d98:	2303      	movs	r3, #3
 8004d9a:	e14b      	b.n	8005034 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004d9c:	4b6d      	ldr	r3, [pc, #436]	@ (8004f54 <HAL_RCC_OscConfig+0x6c4>)
 8004d9e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004da0:	f003 0302 	and.w	r3, r3, #2
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d0ee      	beq.n	8004d86 <HAL_RCC_OscConfig+0x4f6>
 8004da8:	e014      	b.n	8004dd4 <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004daa:	f7fc fbc3 	bl	8001534 <HAL_GetTick>
 8004dae:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004db0:	e00a      	b.n	8004dc8 <HAL_RCC_OscConfig+0x538>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004db2:	f7fc fbbf 	bl	8001534 <HAL_GetTick>
 8004db6:	4602      	mov	r2, r0
 8004db8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004dba:	1ad3      	subs	r3, r2, r3
 8004dbc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004dc0:	4293      	cmp	r3, r2
 8004dc2:	d901      	bls.n	8004dc8 <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 8004dc4:	2303      	movs	r3, #3
 8004dc6:	e135      	b.n	8005034 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004dc8:	4b62      	ldr	r3, [pc, #392]	@ (8004f54 <HAL_RCC_OscConfig+0x6c4>)
 8004dca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004dcc:	f003 0302 	and.w	r3, r3, #2
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d1ee      	bne.n	8004db2 <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	f000 812a 	beq.w	8005032 <HAL_RCC_OscConfig+0x7a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8004dde:	4b5d      	ldr	r3, [pc, #372]	@ (8004f54 <HAL_RCC_OscConfig+0x6c4>)
 8004de0:	691b      	ldr	r3, [r3, #16]
 8004de2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004de6:	2b18      	cmp	r3, #24
 8004de8:	f000 80ba 	beq.w	8004f60 <HAL_RCC_OscConfig+0x6d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004df0:	2b02      	cmp	r3, #2
 8004df2:	f040 8095 	bne.w	8004f20 <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004df6:	4b57      	ldr	r3, [pc, #348]	@ (8004f54 <HAL_RCC_OscConfig+0x6c4>)
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	4a56      	ldr	r2, [pc, #344]	@ (8004f54 <HAL_RCC_OscConfig+0x6c4>)
 8004dfc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004e00:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e02:	f7fc fb97 	bl	8001534 <HAL_GetTick>
 8004e06:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004e08:	e008      	b.n	8004e1c <HAL_RCC_OscConfig+0x58c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e0a:	f7fc fb93 	bl	8001534 <HAL_GetTick>
 8004e0e:	4602      	mov	r2, r0
 8004e10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e12:	1ad3      	subs	r3, r2, r3
 8004e14:	2b02      	cmp	r3, #2
 8004e16:	d901      	bls.n	8004e1c <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 8004e18:	2303      	movs	r3, #3
 8004e1a:	e10b      	b.n	8005034 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004e1c:	4b4d      	ldr	r3, [pc, #308]	@ (8004f54 <HAL_RCC_OscConfig+0x6c4>)
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d1f0      	bne.n	8004e0a <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004e28:	4b4a      	ldr	r3, [pc, #296]	@ (8004f54 <HAL_RCC_OscConfig+0x6c4>)
 8004e2a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004e2c:	4b4a      	ldr	r3, [pc, #296]	@ (8004f58 <HAL_RCC_OscConfig+0x6c8>)
 8004e2e:	4013      	ands	r3, r2
 8004e30:	687a      	ldr	r2, [r7, #4]
 8004e32:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8004e34:	687a      	ldr	r2, [r7, #4]
 8004e36:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8004e38:	0112      	lsls	r2, r2, #4
 8004e3a:	430a      	orrs	r2, r1
 8004e3c:	4945      	ldr	r1, [pc, #276]	@ (8004f54 <HAL_RCC_OscConfig+0x6c4>)
 8004e3e:	4313      	orrs	r3, r2
 8004e40:	628b      	str	r3, [r1, #40]	@ 0x28
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e46:	3b01      	subs	r3, #1
 8004e48:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004e50:	3b01      	subs	r3, #1
 8004e52:	025b      	lsls	r3, r3, #9
 8004e54:	b29b      	uxth	r3, r3
 8004e56:	431a      	orrs	r2, r3
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e5c:	3b01      	subs	r3, #1
 8004e5e:	041b      	lsls	r3, r3, #16
 8004e60:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004e64:	431a      	orrs	r2, r3
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e6a:	3b01      	subs	r3, #1
 8004e6c:	061b      	lsls	r3, r3, #24
 8004e6e:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004e72:	4938      	ldr	r1, [pc, #224]	@ (8004f54 <HAL_RCC_OscConfig+0x6c4>)
 8004e74:	4313      	orrs	r3, r2
 8004e76:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8004e78:	4b36      	ldr	r3, [pc, #216]	@ (8004f54 <HAL_RCC_OscConfig+0x6c4>)
 8004e7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e7c:	4a35      	ldr	r2, [pc, #212]	@ (8004f54 <HAL_RCC_OscConfig+0x6c4>)
 8004e7e:	f023 0301 	bic.w	r3, r3, #1
 8004e82:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8004e84:	4b33      	ldr	r3, [pc, #204]	@ (8004f54 <HAL_RCC_OscConfig+0x6c4>)
 8004e86:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004e88:	4b34      	ldr	r3, [pc, #208]	@ (8004f5c <HAL_RCC_OscConfig+0x6cc>)
 8004e8a:	4013      	ands	r3, r2
 8004e8c:	687a      	ldr	r2, [r7, #4]
 8004e8e:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8004e90:	00d2      	lsls	r2, r2, #3
 8004e92:	4930      	ldr	r1, [pc, #192]	@ (8004f54 <HAL_RCC_OscConfig+0x6c4>)
 8004e94:	4313      	orrs	r3, r2
 8004e96:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8004e98:	4b2e      	ldr	r3, [pc, #184]	@ (8004f54 <HAL_RCC_OscConfig+0x6c4>)
 8004e9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e9c:	f023 020c 	bic.w	r2, r3, #12
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ea4:	492b      	ldr	r1, [pc, #172]	@ (8004f54 <HAL_RCC_OscConfig+0x6c4>)
 8004ea6:	4313      	orrs	r3, r2
 8004ea8:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8004eaa:	4b2a      	ldr	r3, [pc, #168]	@ (8004f54 <HAL_RCC_OscConfig+0x6c4>)
 8004eac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004eae:	f023 0202 	bic.w	r2, r3, #2
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004eb6:	4927      	ldr	r1, [pc, #156]	@ (8004f54 <HAL_RCC_OscConfig+0x6c4>)
 8004eb8:	4313      	orrs	r3, r2
 8004eba:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8004ebc:	4b25      	ldr	r3, [pc, #148]	@ (8004f54 <HAL_RCC_OscConfig+0x6c4>)
 8004ebe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ec0:	4a24      	ldr	r2, [pc, #144]	@ (8004f54 <HAL_RCC_OscConfig+0x6c4>)
 8004ec2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004ec6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004ec8:	4b22      	ldr	r3, [pc, #136]	@ (8004f54 <HAL_RCC_OscConfig+0x6c4>)
 8004eca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ecc:	4a21      	ldr	r2, [pc, #132]	@ (8004f54 <HAL_RCC_OscConfig+0x6c4>)
 8004ece:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004ed2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8004ed4:	4b1f      	ldr	r3, [pc, #124]	@ (8004f54 <HAL_RCC_OscConfig+0x6c4>)
 8004ed6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ed8:	4a1e      	ldr	r2, [pc, #120]	@ (8004f54 <HAL_RCC_OscConfig+0x6c4>)
 8004eda:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004ede:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8004ee0:	4b1c      	ldr	r3, [pc, #112]	@ (8004f54 <HAL_RCC_OscConfig+0x6c4>)
 8004ee2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ee4:	4a1b      	ldr	r2, [pc, #108]	@ (8004f54 <HAL_RCC_OscConfig+0x6c4>)
 8004ee6:	f043 0301 	orr.w	r3, r3, #1
 8004eea:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004eec:	4b19      	ldr	r3, [pc, #100]	@ (8004f54 <HAL_RCC_OscConfig+0x6c4>)
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	4a18      	ldr	r2, [pc, #96]	@ (8004f54 <HAL_RCC_OscConfig+0x6c4>)
 8004ef2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004ef6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ef8:	f7fc fb1c 	bl	8001534 <HAL_GetTick>
 8004efc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004efe:	e008      	b.n	8004f12 <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004f00:	f7fc fb18 	bl	8001534 <HAL_GetTick>
 8004f04:	4602      	mov	r2, r0
 8004f06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f08:	1ad3      	subs	r3, r2, r3
 8004f0a:	2b02      	cmp	r3, #2
 8004f0c:	d901      	bls.n	8004f12 <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 8004f0e:	2303      	movs	r3, #3
 8004f10:	e090      	b.n	8005034 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004f12:	4b10      	ldr	r3, [pc, #64]	@ (8004f54 <HAL_RCC_OscConfig+0x6c4>)
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d0f0      	beq.n	8004f00 <HAL_RCC_OscConfig+0x670>
 8004f1e:	e088      	b.n	8005032 <HAL_RCC_OscConfig+0x7a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004f20:	4b0c      	ldr	r3, [pc, #48]	@ (8004f54 <HAL_RCC_OscConfig+0x6c4>)
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	4a0b      	ldr	r2, [pc, #44]	@ (8004f54 <HAL_RCC_OscConfig+0x6c4>)
 8004f26:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004f2a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f2c:	f7fc fb02 	bl	8001534 <HAL_GetTick>
 8004f30:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004f32:	e008      	b.n	8004f46 <HAL_RCC_OscConfig+0x6b6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004f34:	f7fc fafe 	bl	8001534 <HAL_GetTick>
 8004f38:	4602      	mov	r2, r0
 8004f3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f3c:	1ad3      	subs	r3, r2, r3
 8004f3e:	2b02      	cmp	r3, #2
 8004f40:	d901      	bls.n	8004f46 <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 8004f42:	2303      	movs	r3, #3
 8004f44:	e076      	b.n	8005034 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004f46:	4b03      	ldr	r3, [pc, #12]	@ (8004f54 <HAL_RCC_OscConfig+0x6c4>)
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d1f0      	bne.n	8004f34 <HAL_RCC_OscConfig+0x6a4>
 8004f52:	e06e      	b.n	8005032 <HAL_RCC_OscConfig+0x7a2>
 8004f54:	58024400 	.word	0x58024400
 8004f58:	fffffc0c 	.word	0xfffffc0c
 8004f5c:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8004f60:	4b36      	ldr	r3, [pc, #216]	@ (800503c <HAL_RCC_OscConfig+0x7ac>)
 8004f62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f64:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8004f66:	4b35      	ldr	r3, [pc, #212]	@ (800503c <HAL_RCC_OscConfig+0x7ac>)
 8004f68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f6a:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f70:	2b01      	cmp	r3, #1
 8004f72:	d031      	beq.n	8004fd8 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004f74:	693b      	ldr	r3, [r7, #16]
 8004f76:	f003 0203 	and.w	r2, r3, #3
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004f7e:	429a      	cmp	r2, r3
 8004f80:	d12a      	bne.n	8004fd8 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8004f82:	693b      	ldr	r3, [r7, #16]
 8004f84:	091b      	lsrs	r3, r3, #4
 8004f86:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004f8e:	429a      	cmp	r2, r3
 8004f90:	d122      	bne.n	8004fd8 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f9c:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8004f9e:	429a      	cmp	r2, r3
 8004fa0:	d11a      	bne.n	8004fd8 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	0a5b      	lsrs	r3, r3, #9
 8004fa6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004fae:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8004fb0:	429a      	cmp	r2, r3
 8004fb2:	d111      	bne.n	8004fd8 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	0c1b      	lsrs	r3, r3, #16
 8004fb8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004fc0:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8004fc2:	429a      	cmp	r2, r3
 8004fc4:	d108      	bne.n	8004fd8 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	0e1b      	lsrs	r3, r3, #24
 8004fca:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004fd2:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8004fd4:	429a      	cmp	r2, r3
 8004fd6:	d001      	beq.n	8004fdc <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
 8004fd8:	2301      	movs	r3, #1
 8004fda:	e02b      	b.n	8005034 <HAL_RCC_OscConfig+0x7a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8004fdc:	4b17      	ldr	r3, [pc, #92]	@ (800503c <HAL_RCC_OscConfig+0x7ac>)
 8004fde:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004fe0:	08db      	lsrs	r3, r3, #3
 8004fe2:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004fe6:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004fec:	693a      	ldr	r2, [r7, #16]
 8004fee:	429a      	cmp	r2, r3
 8004ff0:	d01f      	beq.n	8005032 <HAL_RCC_OscConfig+0x7a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8004ff2:	4b12      	ldr	r3, [pc, #72]	@ (800503c <HAL_RCC_OscConfig+0x7ac>)
 8004ff4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ff6:	4a11      	ldr	r2, [pc, #68]	@ (800503c <HAL_RCC_OscConfig+0x7ac>)
 8004ff8:	f023 0301 	bic.w	r3, r3, #1
 8004ffc:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004ffe:	f7fc fa99 	bl	8001534 <HAL_GetTick>
 8005002:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8005004:	bf00      	nop
 8005006:	f7fc fa95 	bl	8001534 <HAL_GetTick>
 800500a:	4602      	mov	r2, r0
 800500c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800500e:	4293      	cmp	r3, r2
 8005010:	d0f9      	beq.n	8005006 <HAL_RCC_OscConfig+0x776>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8005012:	4b0a      	ldr	r3, [pc, #40]	@ (800503c <HAL_RCC_OscConfig+0x7ac>)
 8005014:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005016:	4b0a      	ldr	r3, [pc, #40]	@ (8005040 <HAL_RCC_OscConfig+0x7b0>)
 8005018:	4013      	ands	r3, r2
 800501a:	687a      	ldr	r2, [r7, #4]
 800501c:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800501e:	00d2      	lsls	r2, r2, #3
 8005020:	4906      	ldr	r1, [pc, #24]	@ (800503c <HAL_RCC_OscConfig+0x7ac>)
 8005022:	4313      	orrs	r3, r2
 8005024:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8005026:	4b05      	ldr	r3, [pc, #20]	@ (800503c <HAL_RCC_OscConfig+0x7ac>)
 8005028:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800502a:	4a04      	ldr	r2, [pc, #16]	@ (800503c <HAL_RCC_OscConfig+0x7ac>)
 800502c:	f043 0301 	orr.w	r3, r3, #1
 8005030:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8005032:	2300      	movs	r3, #0
}
 8005034:	4618      	mov	r0, r3
 8005036:	3730      	adds	r7, #48	@ 0x30
 8005038:	46bd      	mov	sp, r7
 800503a:	bd80      	pop	{r7, pc}
 800503c:	58024400 	.word	0x58024400
 8005040:	ffff0007 	.word	0xffff0007

08005044 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005044:	b580      	push	{r7, lr}
 8005046:	b086      	sub	sp, #24
 8005048:	af00      	add	r7, sp, #0
 800504a:	6078      	str	r0, [r7, #4]
 800504c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	2b00      	cmp	r3, #0
 8005052:	d101      	bne.n	8005058 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005054:	2301      	movs	r3, #1
 8005056:	e19c      	b.n	8005392 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005058:	4b8a      	ldr	r3, [pc, #552]	@ (8005284 <HAL_RCC_ClockConfig+0x240>)
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	f003 030f 	and.w	r3, r3, #15
 8005060:	683a      	ldr	r2, [r7, #0]
 8005062:	429a      	cmp	r2, r3
 8005064:	d910      	bls.n	8005088 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005066:	4b87      	ldr	r3, [pc, #540]	@ (8005284 <HAL_RCC_ClockConfig+0x240>)
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	f023 020f 	bic.w	r2, r3, #15
 800506e:	4985      	ldr	r1, [pc, #532]	@ (8005284 <HAL_RCC_ClockConfig+0x240>)
 8005070:	683b      	ldr	r3, [r7, #0]
 8005072:	4313      	orrs	r3, r2
 8005074:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005076:	4b83      	ldr	r3, [pc, #524]	@ (8005284 <HAL_RCC_ClockConfig+0x240>)
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	f003 030f 	and.w	r3, r3, #15
 800507e:	683a      	ldr	r2, [r7, #0]
 8005080:	429a      	cmp	r2, r3
 8005082:	d001      	beq.n	8005088 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8005084:	2301      	movs	r3, #1
 8005086:	e184      	b.n	8005392 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	f003 0304 	and.w	r3, r3, #4
 8005090:	2b00      	cmp	r3, #0
 8005092:	d010      	beq.n	80050b6 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	691a      	ldr	r2, [r3, #16]
 8005098:	4b7b      	ldr	r3, [pc, #492]	@ (8005288 <HAL_RCC_ClockConfig+0x244>)
 800509a:	699b      	ldr	r3, [r3, #24]
 800509c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80050a0:	429a      	cmp	r2, r3
 80050a2:	d908      	bls.n	80050b6 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80050a4:	4b78      	ldr	r3, [pc, #480]	@ (8005288 <HAL_RCC_ClockConfig+0x244>)
 80050a6:	699b      	ldr	r3, [r3, #24]
 80050a8:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	691b      	ldr	r3, [r3, #16]
 80050b0:	4975      	ldr	r1, [pc, #468]	@ (8005288 <HAL_RCC_ClockConfig+0x244>)
 80050b2:	4313      	orrs	r3, r2
 80050b4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	f003 0308 	and.w	r3, r3, #8
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d010      	beq.n	80050e4 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	695a      	ldr	r2, [r3, #20]
 80050c6:	4b70      	ldr	r3, [pc, #448]	@ (8005288 <HAL_RCC_ClockConfig+0x244>)
 80050c8:	69db      	ldr	r3, [r3, #28]
 80050ca:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80050ce:	429a      	cmp	r2, r3
 80050d0:	d908      	bls.n	80050e4 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80050d2:	4b6d      	ldr	r3, [pc, #436]	@ (8005288 <HAL_RCC_ClockConfig+0x244>)
 80050d4:	69db      	ldr	r3, [r3, #28]
 80050d6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	695b      	ldr	r3, [r3, #20]
 80050de:	496a      	ldr	r1, [pc, #424]	@ (8005288 <HAL_RCC_ClockConfig+0x244>)
 80050e0:	4313      	orrs	r3, r2
 80050e2:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	f003 0310 	and.w	r3, r3, #16
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d010      	beq.n	8005112 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	699a      	ldr	r2, [r3, #24]
 80050f4:	4b64      	ldr	r3, [pc, #400]	@ (8005288 <HAL_RCC_ClockConfig+0x244>)
 80050f6:	69db      	ldr	r3, [r3, #28]
 80050f8:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80050fc:	429a      	cmp	r2, r3
 80050fe:	d908      	bls.n	8005112 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8005100:	4b61      	ldr	r3, [pc, #388]	@ (8005288 <HAL_RCC_ClockConfig+0x244>)
 8005102:	69db      	ldr	r3, [r3, #28]
 8005104:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	699b      	ldr	r3, [r3, #24]
 800510c:	495e      	ldr	r1, [pc, #376]	@ (8005288 <HAL_RCC_ClockConfig+0x244>)
 800510e:	4313      	orrs	r3, r2
 8005110:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	f003 0320 	and.w	r3, r3, #32
 800511a:	2b00      	cmp	r3, #0
 800511c:	d010      	beq.n	8005140 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	69da      	ldr	r2, [r3, #28]
 8005122:	4b59      	ldr	r3, [pc, #356]	@ (8005288 <HAL_RCC_ClockConfig+0x244>)
 8005124:	6a1b      	ldr	r3, [r3, #32]
 8005126:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800512a:	429a      	cmp	r2, r3
 800512c:	d908      	bls.n	8005140 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800512e:	4b56      	ldr	r3, [pc, #344]	@ (8005288 <HAL_RCC_ClockConfig+0x244>)
 8005130:	6a1b      	ldr	r3, [r3, #32]
 8005132:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	69db      	ldr	r3, [r3, #28]
 800513a:	4953      	ldr	r1, [pc, #332]	@ (8005288 <HAL_RCC_ClockConfig+0x244>)
 800513c:	4313      	orrs	r3, r2
 800513e:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	f003 0302 	and.w	r3, r3, #2
 8005148:	2b00      	cmp	r3, #0
 800514a:	d010      	beq.n	800516e <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	68da      	ldr	r2, [r3, #12]
 8005150:	4b4d      	ldr	r3, [pc, #308]	@ (8005288 <HAL_RCC_ClockConfig+0x244>)
 8005152:	699b      	ldr	r3, [r3, #24]
 8005154:	f003 030f 	and.w	r3, r3, #15
 8005158:	429a      	cmp	r2, r3
 800515a:	d908      	bls.n	800516e <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800515c:	4b4a      	ldr	r3, [pc, #296]	@ (8005288 <HAL_RCC_ClockConfig+0x244>)
 800515e:	699b      	ldr	r3, [r3, #24]
 8005160:	f023 020f 	bic.w	r2, r3, #15
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	68db      	ldr	r3, [r3, #12]
 8005168:	4947      	ldr	r1, [pc, #284]	@ (8005288 <HAL_RCC_ClockConfig+0x244>)
 800516a:	4313      	orrs	r3, r2
 800516c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	f003 0301 	and.w	r3, r3, #1
 8005176:	2b00      	cmp	r3, #0
 8005178:	d055      	beq.n	8005226 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800517a:	4b43      	ldr	r3, [pc, #268]	@ (8005288 <HAL_RCC_ClockConfig+0x244>)
 800517c:	699b      	ldr	r3, [r3, #24]
 800517e:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	689b      	ldr	r3, [r3, #8]
 8005186:	4940      	ldr	r1, [pc, #256]	@ (8005288 <HAL_RCC_ClockConfig+0x244>)
 8005188:	4313      	orrs	r3, r2
 800518a:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	685b      	ldr	r3, [r3, #4]
 8005190:	2b02      	cmp	r3, #2
 8005192:	d107      	bne.n	80051a4 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005194:	4b3c      	ldr	r3, [pc, #240]	@ (8005288 <HAL_RCC_ClockConfig+0x244>)
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800519c:	2b00      	cmp	r3, #0
 800519e:	d121      	bne.n	80051e4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80051a0:	2301      	movs	r3, #1
 80051a2:	e0f6      	b.n	8005392 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	685b      	ldr	r3, [r3, #4]
 80051a8:	2b03      	cmp	r3, #3
 80051aa:	d107      	bne.n	80051bc <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80051ac:	4b36      	ldr	r3, [pc, #216]	@ (8005288 <HAL_RCC_ClockConfig+0x244>)
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d115      	bne.n	80051e4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80051b8:	2301      	movs	r3, #1
 80051ba:	e0ea      	b.n	8005392 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	685b      	ldr	r3, [r3, #4]
 80051c0:	2b01      	cmp	r3, #1
 80051c2:	d107      	bne.n	80051d4 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80051c4:	4b30      	ldr	r3, [pc, #192]	@ (8005288 <HAL_RCC_ClockConfig+0x244>)
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d109      	bne.n	80051e4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80051d0:	2301      	movs	r3, #1
 80051d2:	e0de      	b.n	8005392 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80051d4:	4b2c      	ldr	r3, [pc, #176]	@ (8005288 <HAL_RCC_ClockConfig+0x244>)
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	f003 0304 	and.w	r3, r3, #4
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d101      	bne.n	80051e4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80051e0:	2301      	movs	r3, #1
 80051e2:	e0d6      	b.n	8005392 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80051e4:	4b28      	ldr	r3, [pc, #160]	@ (8005288 <HAL_RCC_ClockConfig+0x244>)
 80051e6:	691b      	ldr	r3, [r3, #16]
 80051e8:	f023 0207 	bic.w	r2, r3, #7
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	685b      	ldr	r3, [r3, #4]
 80051f0:	4925      	ldr	r1, [pc, #148]	@ (8005288 <HAL_RCC_ClockConfig+0x244>)
 80051f2:	4313      	orrs	r3, r2
 80051f4:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80051f6:	f7fc f99d 	bl	8001534 <HAL_GetTick>
 80051fa:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80051fc:	e00a      	b.n	8005214 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80051fe:	f7fc f999 	bl	8001534 <HAL_GetTick>
 8005202:	4602      	mov	r2, r0
 8005204:	697b      	ldr	r3, [r7, #20]
 8005206:	1ad3      	subs	r3, r2, r3
 8005208:	f241 3288 	movw	r2, #5000	@ 0x1388
 800520c:	4293      	cmp	r3, r2
 800520e:	d901      	bls.n	8005214 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8005210:	2303      	movs	r3, #3
 8005212:	e0be      	b.n	8005392 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005214:	4b1c      	ldr	r3, [pc, #112]	@ (8005288 <HAL_RCC_ClockConfig+0x244>)
 8005216:	691b      	ldr	r3, [r3, #16]
 8005218:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	685b      	ldr	r3, [r3, #4]
 8005220:	00db      	lsls	r3, r3, #3
 8005222:	429a      	cmp	r2, r3
 8005224:	d1eb      	bne.n	80051fe <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	f003 0302 	and.w	r3, r3, #2
 800522e:	2b00      	cmp	r3, #0
 8005230:	d010      	beq.n	8005254 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	68da      	ldr	r2, [r3, #12]
 8005236:	4b14      	ldr	r3, [pc, #80]	@ (8005288 <HAL_RCC_ClockConfig+0x244>)
 8005238:	699b      	ldr	r3, [r3, #24]
 800523a:	f003 030f 	and.w	r3, r3, #15
 800523e:	429a      	cmp	r2, r3
 8005240:	d208      	bcs.n	8005254 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005242:	4b11      	ldr	r3, [pc, #68]	@ (8005288 <HAL_RCC_ClockConfig+0x244>)
 8005244:	699b      	ldr	r3, [r3, #24]
 8005246:	f023 020f 	bic.w	r2, r3, #15
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	68db      	ldr	r3, [r3, #12]
 800524e:	490e      	ldr	r1, [pc, #56]	@ (8005288 <HAL_RCC_ClockConfig+0x244>)
 8005250:	4313      	orrs	r3, r2
 8005252:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005254:	4b0b      	ldr	r3, [pc, #44]	@ (8005284 <HAL_RCC_ClockConfig+0x240>)
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	f003 030f 	and.w	r3, r3, #15
 800525c:	683a      	ldr	r2, [r7, #0]
 800525e:	429a      	cmp	r2, r3
 8005260:	d214      	bcs.n	800528c <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005262:	4b08      	ldr	r3, [pc, #32]	@ (8005284 <HAL_RCC_ClockConfig+0x240>)
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	f023 020f 	bic.w	r2, r3, #15
 800526a:	4906      	ldr	r1, [pc, #24]	@ (8005284 <HAL_RCC_ClockConfig+0x240>)
 800526c:	683b      	ldr	r3, [r7, #0]
 800526e:	4313      	orrs	r3, r2
 8005270:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005272:	4b04      	ldr	r3, [pc, #16]	@ (8005284 <HAL_RCC_ClockConfig+0x240>)
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	f003 030f 	and.w	r3, r3, #15
 800527a:	683a      	ldr	r2, [r7, #0]
 800527c:	429a      	cmp	r2, r3
 800527e:	d005      	beq.n	800528c <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8005280:	2301      	movs	r3, #1
 8005282:	e086      	b.n	8005392 <HAL_RCC_ClockConfig+0x34e>
 8005284:	52002000 	.word	0x52002000
 8005288:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	f003 0304 	and.w	r3, r3, #4
 8005294:	2b00      	cmp	r3, #0
 8005296:	d010      	beq.n	80052ba <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	691a      	ldr	r2, [r3, #16]
 800529c:	4b3f      	ldr	r3, [pc, #252]	@ (800539c <HAL_RCC_ClockConfig+0x358>)
 800529e:	699b      	ldr	r3, [r3, #24]
 80052a0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80052a4:	429a      	cmp	r2, r3
 80052a6:	d208      	bcs.n	80052ba <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80052a8:	4b3c      	ldr	r3, [pc, #240]	@ (800539c <HAL_RCC_ClockConfig+0x358>)
 80052aa:	699b      	ldr	r3, [r3, #24]
 80052ac:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	691b      	ldr	r3, [r3, #16]
 80052b4:	4939      	ldr	r1, [pc, #228]	@ (800539c <HAL_RCC_ClockConfig+0x358>)
 80052b6:	4313      	orrs	r3, r2
 80052b8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	f003 0308 	and.w	r3, r3, #8
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d010      	beq.n	80052e8 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	695a      	ldr	r2, [r3, #20]
 80052ca:	4b34      	ldr	r3, [pc, #208]	@ (800539c <HAL_RCC_ClockConfig+0x358>)
 80052cc:	69db      	ldr	r3, [r3, #28]
 80052ce:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80052d2:	429a      	cmp	r2, r3
 80052d4:	d208      	bcs.n	80052e8 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80052d6:	4b31      	ldr	r3, [pc, #196]	@ (800539c <HAL_RCC_ClockConfig+0x358>)
 80052d8:	69db      	ldr	r3, [r3, #28]
 80052da:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	695b      	ldr	r3, [r3, #20]
 80052e2:	492e      	ldr	r1, [pc, #184]	@ (800539c <HAL_RCC_ClockConfig+0x358>)
 80052e4:	4313      	orrs	r3, r2
 80052e6:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	f003 0310 	and.w	r3, r3, #16
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d010      	beq.n	8005316 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	699a      	ldr	r2, [r3, #24]
 80052f8:	4b28      	ldr	r3, [pc, #160]	@ (800539c <HAL_RCC_ClockConfig+0x358>)
 80052fa:	69db      	ldr	r3, [r3, #28]
 80052fc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005300:	429a      	cmp	r2, r3
 8005302:	d208      	bcs.n	8005316 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8005304:	4b25      	ldr	r3, [pc, #148]	@ (800539c <HAL_RCC_ClockConfig+0x358>)
 8005306:	69db      	ldr	r3, [r3, #28]
 8005308:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	699b      	ldr	r3, [r3, #24]
 8005310:	4922      	ldr	r1, [pc, #136]	@ (800539c <HAL_RCC_ClockConfig+0x358>)
 8005312:	4313      	orrs	r3, r2
 8005314:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	f003 0320 	and.w	r3, r3, #32
 800531e:	2b00      	cmp	r3, #0
 8005320:	d010      	beq.n	8005344 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	69da      	ldr	r2, [r3, #28]
 8005326:	4b1d      	ldr	r3, [pc, #116]	@ (800539c <HAL_RCC_ClockConfig+0x358>)
 8005328:	6a1b      	ldr	r3, [r3, #32]
 800532a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800532e:	429a      	cmp	r2, r3
 8005330:	d208      	bcs.n	8005344 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8005332:	4b1a      	ldr	r3, [pc, #104]	@ (800539c <HAL_RCC_ClockConfig+0x358>)
 8005334:	6a1b      	ldr	r3, [r3, #32]
 8005336:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	69db      	ldr	r3, [r3, #28]
 800533e:	4917      	ldr	r1, [pc, #92]	@ (800539c <HAL_RCC_ClockConfig+0x358>)
 8005340:	4313      	orrs	r3, r2
 8005342:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8005344:	f000 f834 	bl	80053b0 <HAL_RCC_GetSysClockFreq>
 8005348:	4602      	mov	r2, r0
 800534a:	4b14      	ldr	r3, [pc, #80]	@ (800539c <HAL_RCC_ClockConfig+0x358>)
 800534c:	699b      	ldr	r3, [r3, #24]
 800534e:	0a1b      	lsrs	r3, r3, #8
 8005350:	f003 030f 	and.w	r3, r3, #15
 8005354:	4912      	ldr	r1, [pc, #72]	@ (80053a0 <HAL_RCC_ClockConfig+0x35c>)
 8005356:	5ccb      	ldrb	r3, [r1, r3]
 8005358:	f003 031f 	and.w	r3, r3, #31
 800535c:	fa22 f303 	lsr.w	r3, r2, r3
 8005360:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8005362:	4b0e      	ldr	r3, [pc, #56]	@ (800539c <HAL_RCC_ClockConfig+0x358>)
 8005364:	699b      	ldr	r3, [r3, #24]
 8005366:	f003 030f 	and.w	r3, r3, #15
 800536a:	4a0d      	ldr	r2, [pc, #52]	@ (80053a0 <HAL_RCC_ClockConfig+0x35c>)
 800536c:	5cd3      	ldrb	r3, [r2, r3]
 800536e:	f003 031f 	and.w	r3, r3, #31
 8005372:	693a      	ldr	r2, [r7, #16]
 8005374:	fa22 f303 	lsr.w	r3, r2, r3
 8005378:	4a0a      	ldr	r2, [pc, #40]	@ (80053a4 <HAL_RCC_ClockConfig+0x360>)
 800537a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800537c:	4a0a      	ldr	r2, [pc, #40]	@ (80053a8 <HAL_RCC_ClockConfig+0x364>)
 800537e:	693b      	ldr	r3, [r7, #16]
 8005380:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8005382:	4b0a      	ldr	r3, [pc, #40]	@ (80053ac <HAL_RCC_ClockConfig+0x368>)
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	4618      	mov	r0, r3
 8005388:	f7fc f88a 	bl	80014a0 <HAL_InitTick>
 800538c:	4603      	mov	r3, r0
 800538e:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8005390:	7bfb      	ldrb	r3, [r7, #15]
}
 8005392:	4618      	mov	r0, r3
 8005394:	3718      	adds	r7, #24
 8005396:	46bd      	mov	sp, r7
 8005398:	bd80      	pop	{r7, pc}
 800539a:	bf00      	nop
 800539c:	58024400 	.word	0x58024400
 80053a0:	0800b418 	.word	0x0800b418
 80053a4:	24000004 	.word	0x24000004
 80053a8:	24000000 	.word	0x24000000
 80053ac:	24000008 	.word	0x24000008

080053b0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80053b0:	b480      	push	{r7}
 80053b2:	b089      	sub	sp, #36	@ 0x24
 80053b4:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 80053b6:	4bb3      	ldr	r3, [pc, #716]	@ (8005684 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80053b8:	691b      	ldr	r3, [r3, #16]
 80053ba:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80053be:	2b18      	cmp	r3, #24
 80053c0:	f200 8155 	bhi.w	800566e <HAL_RCC_GetSysClockFreq+0x2be>
 80053c4:	a201      	add	r2, pc, #4	@ (adr r2, 80053cc <HAL_RCC_GetSysClockFreq+0x1c>)
 80053c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053ca:	bf00      	nop
 80053cc:	08005431 	.word	0x08005431
 80053d0:	0800566f 	.word	0x0800566f
 80053d4:	0800566f 	.word	0x0800566f
 80053d8:	0800566f 	.word	0x0800566f
 80053dc:	0800566f 	.word	0x0800566f
 80053e0:	0800566f 	.word	0x0800566f
 80053e4:	0800566f 	.word	0x0800566f
 80053e8:	0800566f 	.word	0x0800566f
 80053ec:	08005457 	.word	0x08005457
 80053f0:	0800566f 	.word	0x0800566f
 80053f4:	0800566f 	.word	0x0800566f
 80053f8:	0800566f 	.word	0x0800566f
 80053fc:	0800566f 	.word	0x0800566f
 8005400:	0800566f 	.word	0x0800566f
 8005404:	0800566f 	.word	0x0800566f
 8005408:	0800566f 	.word	0x0800566f
 800540c:	0800545d 	.word	0x0800545d
 8005410:	0800566f 	.word	0x0800566f
 8005414:	0800566f 	.word	0x0800566f
 8005418:	0800566f 	.word	0x0800566f
 800541c:	0800566f 	.word	0x0800566f
 8005420:	0800566f 	.word	0x0800566f
 8005424:	0800566f 	.word	0x0800566f
 8005428:	0800566f 	.word	0x0800566f
 800542c:	08005463 	.word	0x08005463
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005430:	4b94      	ldr	r3, [pc, #592]	@ (8005684 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	f003 0320 	and.w	r3, r3, #32
 8005438:	2b00      	cmp	r3, #0
 800543a:	d009      	beq.n	8005450 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800543c:	4b91      	ldr	r3, [pc, #580]	@ (8005684 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	08db      	lsrs	r3, r3, #3
 8005442:	f003 0303 	and.w	r3, r3, #3
 8005446:	4a90      	ldr	r2, [pc, #576]	@ (8005688 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8005448:	fa22 f303 	lsr.w	r3, r2, r3
 800544c:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800544e:	e111      	b.n	8005674 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8005450:	4b8d      	ldr	r3, [pc, #564]	@ (8005688 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8005452:	61bb      	str	r3, [r7, #24]
      break;
 8005454:	e10e      	b.n	8005674 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8005456:	4b8d      	ldr	r3, [pc, #564]	@ (800568c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8005458:	61bb      	str	r3, [r7, #24]
      break;
 800545a:	e10b      	b.n	8005674 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 800545c:	4b8c      	ldr	r3, [pc, #560]	@ (8005690 <HAL_RCC_GetSysClockFreq+0x2e0>)
 800545e:	61bb      	str	r3, [r7, #24]
      break;
 8005460:	e108      	b.n	8005674 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005462:	4b88      	ldr	r3, [pc, #544]	@ (8005684 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005464:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005466:	f003 0303 	and.w	r3, r3, #3
 800546a:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800546c:	4b85      	ldr	r3, [pc, #532]	@ (8005684 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800546e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005470:	091b      	lsrs	r3, r3, #4
 8005472:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005476:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8005478:	4b82      	ldr	r3, [pc, #520]	@ (8005684 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800547a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800547c:	f003 0301 	and.w	r3, r3, #1
 8005480:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8005482:	4b80      	ldr	r3, [pc, #512]	@ (8005684 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005484:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005486:	08db      	lsrs	r3, r3, #3
 8005488:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800548c:	68fa      	ldr	r2, [r7, #12]
 800548e:	fb02 f303 	mul.w	r3, r2, r3
 8005492:	ee07 3a90 	vmov	s15, r3
 8005496:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800549a:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800549e:	693b      	ldr	r3, [r7, #16]
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	f000 80e1 	beq.w	8005668 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 80054a6:	697b      	ldr	r3, [r7, #20]
 80054a8:	2b02      	cmp	r3, #2
 80054aa:	f000 8083 	beq.w	80055b4 <HAL_RCC_GetSysClockFreq+0x204>
 80054ae:	697b      	ldr	r3, [r7, #20]
 80054b0:	2b02      	cmp	r3, #2
 80054b2:	f200 80a1 	bhi.w	80055f8 <HAL_RCC_GetSysClockFreq+0x248>
 80054b6:	697b      	ldr	r3, [r7, #20]
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d003      	beq.n	80054c4 <HAL_RCC_GetSysClockFreq+0x114>
 80054bc:	697b      	ldr	r3, [r7, #20]
 80054be:	2b01      	cmp	r3, #1
 80054c0:	d056      	beq.n	8005570 <HAL_RCC_GetSysClockFreq+0x1c0>
 80054c2:	e099      	b.n	80055f8 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80054c4:	4b6f      	ldr	r3, [pc, #444]	@ (8005684 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	f003 0320 	and.w	r3, r3, #32
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d02d      	beq.n	800552c <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80054d0:	4b6c      	ldr	r3, [pc, #432]	@ (8005684 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	08db      	lsrs	r3, r3, #3
 80054d6:	f003 0303 	and.w	r3, r3, #3
 80054da:	4a6b      	ldr	r2, [pc, #428]	@ (8005688 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80054dc:	fa22 f303 	lsr.w	r3, r2, r3
 80054e0:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	ee07 3a90 	vmov	s15, r3
 80054e8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80054ec:	693b      	ldr	r3, [r7, #16]
 80054ee:	ee07 3a90 	vmov	s15, r3
 80054f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80054f6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80054fa:	4b62      	ldr	r3, [pc, #392]	@ (8005684 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80054fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80054fe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005502:	ee07 3a90 	vmov	s15, r3
 8005506:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800550a:	ed97 6a02 	vldr	s12, [r7, #8]
 800550e:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8005694 <HAL_RCC_GetSysClockFreq+0x2e4>
 8005512:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005516:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800551a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800551e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005522:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005526:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800552a:	e087      	b.n	800563c <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800552c:	693b      	ldr	r3, [r7, #16]
 800552e:	ee07 3a90 	vmov	s15, r3
 8005532:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005536:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8005698 <HAL_RCC_GetSysClockFreq+0x2e8>
 800553a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800553e:	4b51      	ldr	r3, [pc, #324]	@ (8005684 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005540:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005542:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005546:	ee07 3a90 	vmov	s15, r3
 800554a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800554e:	ed97 6a02 	vldr	s12, [r7, #8]
 8005552:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8005694 <HAL_RCC_GetSysClockFreq+0x2e4>
 8005556:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800555a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800555e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005562:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005566:	ee67 7a27 	vmul.f32	s15, s14, s15
 800556a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800556e:	e065      	b.n	800563c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005570:	693b      	ldr	r3, [r7, #16]
 8005572:	ee07 3a90 	vmov	s15, r3
 8005576:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800557a:	eddf 6a48 	vldr	s13, [pc, #288]	@ 800569c <HAL_RCC_GetSysClockFreq+0x2ec>
 800557e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005582:	4b40      	ldr	r3, [pc, #256]	@ (8005684 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005584:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005586:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800558a:	ee07 3a90 	vmov	s15, r3
 800558e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005592:	ed97 6a02 	vldr	s12, [r7, #8]
 8005596:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8005694 <HAL_RCC_GetSysClockFreq+0x2e4>
 800559a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800559e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80055a2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80055a6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80055aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80055ae:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80055b2:	e043      	b.n	800563c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80055b4:	693b      	ldr	r3, [r7, #16]
 80055b6:	ee07 3a90 	vmov	s15, r3
 80055ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80055be:	eddf 6a38 	vldr	s13, [pc, #224]	@ 80056a0 <HAL_RCC_GetSysClockFreq+0x2f0>
 80055c2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80055c6:	4b2f      	ldr	r3, [pc, #188]	@ (8005684 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80055c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055ca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80055ce:	ee07 3a90 	vmov	s15, r3
 80055d2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80055d6:	ed97 6a02 	vldr	s12, [r7, #8]
 80055da:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8005694 <HAL_RCC_GetSysClockFreq+0x2e4>
 80055de:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80055e2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80055e6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80055ea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80055ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 80055f2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80055f6:	e021      	b.n	800563c <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80055f8:	693b      	ldr	r3, [r7, #16]
 80055fa:	ee07 3a90 	vmov	s15, r3
 80055fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005602:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800569c <HAL_RCC_GetSysClockFreq+0x2ec>
 8005606:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800560a:	4b1e      	ldr	r3, [pc, #120]	@ (8005684 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800560c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800560e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005612:	ee07 3a90 	vmov	s15, r3
 8005616:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800561a:	ed97 6a02 	vldr	s12, [r7, #8]
 800561e:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8005694 <HAL_RCC_GetSysClockFreq+0x2e4>
 8005622:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005626:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800562a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800562e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005632:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005636:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800563a:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800563c:	4b11      	ldr	r3, [pc, #68]	@ (8005684 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800563e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005640:	0a5b      	lsrs	r3, r3, #9
 8005642:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005646:	3301      	adds	r3, #1
 8005648:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800564a:	683b      	ldr	r3, [r7, #0]
 800564c:	ee07 3a90 	vmov	s15, r3
 8005650:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005654:	edd7 6a07 	vldr	s13, [r7, #28]
 8005658:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800565c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005660:	ee17 3a90 	vmov	r3, s15
 8005664:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8005666:	e005      	b.n	8005674 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8005668:	2300      	movs	r3, #0
 800566a:	61bb      	str	r3, [r7, #24]
      break;
 800566c:	e002      	b.n	8005674 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800566e:	4b07      	ldr	r3, [pc, #28]	@ (800568c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8005670:	61bb      	str	r3, [r7, #24]
      break;
 8005672:	bf00      	nop
  }

  return sysclockfreq;
 8005674:	69bb      	ldr	r3, [r7, #24]
}
 8005676:	4618      	mov	r0, r3
 8005678:	3724      	adds	r7, #36	@ 0x24
 800567a:	46bd      	mov	sp, r7
 800567c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005680:	4770      	bx	lr
 8005682:	bf00      	nop
 8005684:	58024400 	.word	0x58024400
 8005688:	03d09000 	.word	0x03d09000
 800568c:	003d0900 	.word	0x003d0900
 8005690:	007a1200 	.word	0x007a1200
 8005694:	46000000 	.word	0x46000000
 8005698:	4c742400 	.word	0x4c742400
 800569c:	4a742400 	.word	0x4a742400
 80056a0:	4af42400 	.word	0x4af42400

080056a4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80056a4:	b580      	push	{r7, lr}
 80056a6:	b082      	sub	sp, #8
 80056a8:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80056aa:	f7ff fe81 	bl	80053b0 <HAL_RCC_GetSysClockFreq>
 80056ae:	4602      	mov	r2, r0
 80056b0:	4b10      	ldr	r3, [pc, #64]	@ (80056f4 <HAL_RCC_GetHCLKFreq+0x50>)
 80056b2:	699b      	ldr	r3, [r3, #24]
 80056b4:	0a1b      	lsrs	r3, r3, #8
 80056b6:	f003 030f 	and.w	r3, r3, #15
 80056ba:	490f      	ldr	r1, [pc, #60]	@ (80056f8 <HAL_RCC_GetHCLKFreq+0x54>)
 80056bc:	5ccb      	ldrb	r3, [r1, r3]
 80056be:	f003 031f 	and.w	r3, r3, #31
 80056c2:	fa22 f303 	lsr.w	r3, r2, r3
 80056c6:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80056c8:	4b0a      	ldr	r3, [pc, #40]	@ (80056f4 <HAL_RCC_GetHCLKFreq+0x50>)
 80056ca:	699b      	ldr	r3, [r3, #24]
 80056cc:	f003 030f 	and.w	r3, r3, #15
 80056d0:	4a09      	ldr	r2, [pc, #36]	@ (80056f8 <HAL_RCC_GetHCLKFreq+0x54>)
 80056d2:	5cd3      	ldrb	r3, [r2, r3]
 80056d4:	f003 031f 	and.w	r3, r3, #31
 80056d8:	687a      	ldr	r2, [r7, #4]
 80056da:	fa22 f303 	lsr.w	r3, r2, r3
 80056de:	4a07      	ldr	r2, [pc, #28]	@ (80056fc <HAL_RCC_GetHCLKFreq+0x58>)
 80056e0:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80056e2:	4a07      	ldr	r2, [pc, #28]	@ (8005700 <HAL_RCC_GetHCLKFreq+0x5c>)
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 80056e8:	4b04      	ldr	r3, [pc, #16]	@ (80056fc <HAL_RCC_GetHCLKFreq+0x58>)
 80056ea:	681b      	ldr	r3, [r3, #0]
}
 80056ec:	4618      	mov	r0, r3
 80056ee:	3708      	adds	r7, #8
 80056f0:	46bd      	mov	sp, r7
 80056f2:	bd80      	pop	{r7, pc}
 80056f4:	58024400 	.word	0x58024400
 80056f8:	0800b418 	.word	0x0800b418
 80056fc:	24000004 	.word	0x24000004
 8005700:	24000000 	.word	0x24000000

08005704 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005704:	b580      	push	{r7, lr}
 8005706:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8005708:	f7ff ffcc 	bl	80056a4 <HAL_RCC_GetHCLKFreq>
 800570c:	4602      	mov	r2, r0
 800570e:	4b06      	ldr	r3, [pc, #24]	@ (8005728 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005710:	69db      	ldr	r3, [r3, #28]
 8005712:	091b      	lsrs	r3, r3, #4
 8005714:	f003 0307 	and.w	r3, r3, #7
 8005718:	4904      	ldr	r1, [pc, #16]	@ (800572c <HAL_RCC_GetPCLK1Freq+0x28>)
 800571a:	5ccb      	ldrb	r3, [r1, r3]
 800571c:	f003 031f 	and.w	r3, r3, #31
 8005720:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8005724:	4618      	mov	r0, r3
 8005726:	bd80      	pop	{r7, pc}
 8005728:	58024400 	.word	0x58024400
 800572c:	0800b418 	.word	0x0800b418

08005730 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005730:	b580      	push	{r7, lr}
 8005732:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8005734:	f7ff ffb6 	bl	80056a4 <HAL_RCC_GetHCLKFreq>
 8005738:	4602      	mov	r2, r0
 800573a:	4b06      	ldr	r3, [pc, #24]	@ (8005754 <HAL_RCC_GetPCLK2Freq+0x24>)
 800573c:	69db      	ldr	r3, [r3, #28]
 800573e:	0a1b      	lsrs	r3, r3, #8
 8005740:	f003 0307 	and.w	r3, r3, #7
 8005744:	4904      	ldr	r1, [pc, #16]	@ (8005758 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005746:	5ccb      	ldrb	r3, [r1, r3]
 8005748:	f003 031f 	and.w	r3, r3, #31
 800574c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8005750:	4618      	mov	r0, r3
 8005752:	bd80      	pop	{r7, pc}
 8005754:	58024400 	.word	0x58024400
 8005758:	0800b418 	.word	0x0800b418

0800575c <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800575c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005760:	b0c6      	sub	sp, #280	@ 0x118
 8005762:	af00      	add	r7, sp, #0
 8005764:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005768:	2300      	movs	r3, #0
 800576a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800576e:	2300      	movs	r3, #0
 8005770:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005774:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005778:	e9d3 2300 	ldrd	r2, r3, [r3]
 800577c:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8005780:	2500      	movs	r5, #0
 8005782:	ea54 0305 	orrs.w	r3, r4, r5
 8005786:	d049      	beq.n	800581c <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8005788:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800578c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800578e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005792:	d02f      	beq.n	80057f4 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8005794:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005798:	d828      	bhi.n	80057ec <HAL_RCCEx_PeriphCLKConfig+0x90>
 800579a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800579e:	d01a      	beq.n	80057d6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80057a0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80057a4:	d822      	bhi.n	80057ec <HAL_RCCEx_PeriphCLKConfig+0x90>
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d003      	beq.n	80057b2 <HAL_RCCEx_PeriphCLKConfig+0x56>
 80057aa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80057ae:	d007      	beq.n	80057c0 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80057b0:	e01c      	b.n	80057ec <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80057b2:	4bab      	ldr	r3, [pc, #684]	@ (8005a60 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80057b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057b6:	4aaa      	ldr	r2, [pc, #680]	@ (8005a60 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80057b8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80057bc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80057be:	e01a      	b.n	80057f6 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80057c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80057c4:	3308      	adds	r3, #8
 80057c6:	2102      	movs	r1, #2
 80057c8:	4618      	mov	r0, r3
 80057ca:	f001 fc25 	bl	8007018 <RCCEx_PLL2_Config>
 80057ce:	4603      	mov	r3, r0
 80057d0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80057d4:	e00f      	b.n	80057f6 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80057d6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80057da:	3328      	adds	r3, #40	@ 0x28
 80057dc:	2102      	movs	r1, #2
 80057de:	4618      	mov	r0, r3
 80057e0:	f001 fccc 	bl	800717c <RCCEx_PLL3_Config>
 80057e4:	4603      	mov	r3, r0
 80057e6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80057ea:	e004      	b.n	80057f6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80057ec:	2301      	movs	r3, #1
 80057ee:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80057f2:	e000      	b.n	80057f6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 80057f4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80057f6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d10a      	bne.n	8005814 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80057fe:	4b98      	ldr	r3, [pc, #608]	@ (8005a60 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8005800:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005802:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8005806:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800580a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800580c:	4a94      	ldr	r2, [pc, #592]	@ (8005a60 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800580e:	430b      	orrs	r3, r1
 8005810:	6513      	str	r3, [r2, #80]	@ 0x50
 8005812:	e003      	b.n	800581c <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005814:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005818:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800581c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005820:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005824:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8005828:	f04f 0900 	mov.w	r9, #0
 800582c:	ea58 0309 	orrs.w	r3, r8, r9
 8005830:	d047      	beq.n	80058c2 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8005832:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005836:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005838:	2b04      	cmp	r3, #4
 800583a:	d82a      	bhi.n	8005892 <HAL_RCCEx_PeriphCLKConfig+0x136>
 800583c:	a201      	add	r2, pc, #4	@ (adr r2, 8005844 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800583e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005842:	bf00      	nop
 8005844:	08005859 	.word	0x08005859
 8005848:	08005867 	.word	0x08005867
 800584c:	0800587d 	.word	0x0800587d
 8005850:	0800589b 	.word	0x0800589b
 8005854:	0800589b 	.word	0x0800589b
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005858:	4b81      	ldr	r3, [pc, #516]	@ (8005a60 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800585a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800585c:	4a80      	ldr	r2, [pc, #512]	@ (8005a60 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800585e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005862:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005864:	e01a      	b.n	800589c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005866:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800586a:	3308      	adds	r3, #8
 800586c:	2100      	movs	r1, #0
 800586e:	4618      	mov	r0, r3
 8005870:	f001 fbd2 	bl	8007018 <RCCEx_PLL2_Config>
 8005874:	4603      	mov	r3, r0
 8005876:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800587a:	e00f      	b.n	800589c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800587c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005880:	3328      	adds	r3, #40	@ 0x28
 8005882:	2100      	movs	r1, #0
 8005884:	4618      	mov	r0, r3
 8005886:	f001 fc79 	bl	800717c <RCCEx_PLL3_Config>
 800588a:	4603      	mov	r3, r0
 800588c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005890:	e004      	b.n	800589c <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005892:	2301      	movs	r3, #1
 8005894:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8005898:	e000      	b.n	800589c <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800589a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800589c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d10a      	bne.n	80058ba <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80058a4:	4b6e      	ldr	r3, [pc, #440]	@ (8005a60 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80058a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80058a8:	f023 0107 	bic.w	r1, r3, #7
 80058ac:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80058b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80058b2:	4a6b      	ldr	r2, [pc, #428]	@ (8005a60 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80058b4:	430b      	orrs	r3, r1
 80058b6:	6513      	str	r3, [r2, #80]	@ 0x50
 80058b8:	e003      	b.n	80058c2 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80058ba:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80058be:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 80058c2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80058c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058ca:	f402 6a80 	and.w	sl, r2, #1024	@ 0x400
 80058ce:	f04f 0b00 	mov.w	fp, #0
 80058d2:	ea5a 030b 	orrs.w	r3, sl, fp
 80058d6:	d05b      	beq.n	8005990 <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 80058d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80058dc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80058e0:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 80058e4:	d03b      	beq.n	800595e <HAL_RCCEx_PeriphCLKConfig+0x202>
 80058e6:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 80058ea:	d834      	bhi.n	8005956 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 80058ec:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80058f0:	d037      	beq.n	8005962 <HAL_RCCEx_PeriphCLKConfig+0x206>
 80058f2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80058f6:	d82e      	bhi.n	8005956 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 80058f8:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80058fc:	d033      	beq.n	8005966 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 80058fe:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8005902:	d828      	bhi.n	8005956 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8005904:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005908:	d01a      	beq.n	8005940 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 800590a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800590e:	d822      	bhi.n	8005956 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8005910:	2b00      	cmp	r3, #0
 8005912:	d003      	beq.n	800591c <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 8005914:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005918:	d007      	beq.n	800592a <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 800591a:	e01c      	b.n	8005956 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800591c:	4b50      	ldr	r3, [pc, #320]	@ (8005a60 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800591e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005920:	4a4f      	ldr	r2, [pc, #316]	@ (8005a60 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8005922:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005926:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005928:	e01e      	b.n	8005968 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800592a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800592e:	3308      	adds	r3, #8
 8005930:	2100      	movs	r1, #0
 8005932:	4618      	mov	r0, r3
 8005934:	f001 fb70 	bl	8007018 <RCCEx_PLL2_Config>
 8005938:	4603      	mov	r3, r0
 800593a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800593e:	e013      	b.n	8005968 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005940:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005944:	3328      	adds	r3, #40	@ 0x28
 8005946:	2100      	movs	r1, #0
 8005948:	4618      	mov	r0, r3
 800594a:	f001 fc17 	bl	800717c <RCCEx_PLL3_Config>
 800594e:	4603      	mov	r3, r0
 8005950:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005954:	e008      	b.n	8005968 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8005956:	2301      	movs	r3, #1
 8005958:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800595c:	e004      	b.n	8005968 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800595e:	bf00      	nop
 8005960:	e002      	b.n	8005968 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8005962:	bf00      	nop
 8005964:	e000      	b.n	8005968 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8005966:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005968:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800596c:	2b00      	cmp	r3, #0
 800596e:	d10b      	bne.n	8005988 <HAL_RCCEx_PeriphCLKConfig+0x22c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8005970:	4b3b      	ldr	r3, [pc, #236]	@ (8005a60 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8005972:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005974:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8005978:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800597c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005980:	4a37      	ldr	r2, [pc, #220]	@ (8005a60 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8005982:	430b      	orrs	r3, r1
 8005984:	6593      	str	r3, [r2, #88]	@ 0x58
 8005986:	e003      	b.n	8005990 <HAL_RCCEx_PeriphCLKConfig+0x234>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005988:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800598c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8005990:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005994:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005998:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800599c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80059a0:	2300      	movs	r3, #0
 80059a2:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80059a6:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 80059aa:	460b      	mov	r3, r1
 80059ac:	4313      	orrs	r3, r2
 80059ae:	d05d      	beq.n	8005a6c <HAL_RCCEx_PeriphCLKConfig+0x310>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 80059b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80059b4:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80059b8:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 80059bc:	d03b      	beq.n	8005a36 <HAL_RCCEx_PeriphCLKConfig+0x2da>
 80059be:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 80059c2:	d834      	bhi.n	8005a2e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 80059c4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80059c8:	d037      	beq.n	8005a3a <HAL_RCCEx_PeriphCLKConfig+0x2de>
 80059ca:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80059ce:	d82e      	bhi.n	8005a2e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 80059d0:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80059d4:	d033      	beq.n	8005a3e <HAL_RCCEx_PeriphCLKConfig+0x2e2>
 80059d6:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80059da:	d828      	bhi.n	8005a2e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 80059dc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80059e0:	d01a      	beq.n	8005a18 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 80059e2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80059e6:	d822      	bhi.n	8005a2e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d003      	beq.n	80059f4 <HAL_RCCEx_PeriphCLKConfig+0x298>
 80059ec:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80059f0:	d007      	beq.n	8005a02 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 80059f2:	e01c      	b.n	8005a2e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80059f4:	4b1a      	ldr	r3, [pc, #104]	@ (8005a60 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80059f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059f8:	4a19      	ldr	r2, [pc, #100]	@ (8005a60 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80059fa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80059fe:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005a00:	e01e      	b.n	8005a40 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005a02:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005a06:	3308      	adds	r3, #8
 8005a08:	2100      	movs	r1, #0
 8005a0a:	4618      	mov	r0, r3
 8005a0c:	f001 fb04 	bl	8007018 <RCCEx_PLL2_Config>
 8005a10:	4603      	mov	r3, r0
 8005a12:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8005a16:	e013      	b.n	8005a40 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005a18:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005a1c:	3328      	adds	r3, #40	@ 0x28
 8005a1e:	2100      	movs	r1, #0
 8005a20:	4618      	mov	r0, r3
 8005a22:	f001 fbab 	bl	800717c <RCCEx_PLL3_Config>
 8005a26:	4603      	mov	r3, r0
 8005a28:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005a2c:	e008      	b.n	8005a40 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8005a2e:	2301      	movs	r3, #1
 8005a30:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8005a34:	e004      	b.n	8005a40 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8005a36:	bf00      	nop
 8005a38:	e002      	b.n	8005a40 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8005a3a:	bf00      	nop
 8005a3c:	e000      	b.n	8005a40 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8005a3e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005a40:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d10d      	bne.n	8005a64 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8005a48:	4b05      	ldr	r3, [pc, #20]	@ (8005a60 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8005a4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a4c:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8005a50:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005a54:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8005a58:	4a01      	ldr	r2, [pc, #4]	@ (8005a60 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8005a5a:	430b      	orrs	r3, r1
 8005a5c:	6593      	str	r3, [r2, #88]	@ 0x58
 8005a5e:	e005      	b.n	8005a6c <HAL_RCCEx_PeriphCLKConfig+0x310>
 8005a60:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005a64:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005a68:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8005a6c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005a70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a74:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8005a78:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8005a7c:	2300      	movs	r3, #0
 8005a7e:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8005a82:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8005a86:	460b      	mov	r3, r1
 8005a88:	4313      	orrs	r3, r2
 8005a8a:	d03a      	beq.n	8005b02 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
  {
    switch (PeriphClkInit->OspiClockSelection)
 8005a8c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005a90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005a92:	2b30      	cmp	r3, #48	@ 0x30
 8005a94:	d01f      	beq.n	8005ad6 <HAL_RCCEx_PeriphCLKConfig+0x37a>
 8005a96:	2b30      	cmp	r3, #48	@ 0x30
 8005a98:	d819      	bhi.n	8005ace <HAL_RCCEx_PeriphCLKConfig+0x372>
 8005a9a:	2b20      	cmp	r3, #32
 8005a9c:	d00c      	beq.n	8005ab8 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 8005a9e:	2b20      	cmp	r3, #32
 8005aa0:	d815      	bhi.n	8005ace <HAL_RCCEx_PeriphCLKConfig+0x372>
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d019      	beq.n	8005ada <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8005aa6:	2b10      	cmp	r3, #16
 8005aa8:	d111      	bne.n	8005ace <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005aaa:	4baa      	ldr	r3, [pc, #680]	@ (8005d54 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8005aac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005aae:	4aa9      	ldr	r2, [pc, #676]	@ (8005d54 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8005ab0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005ab4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8005ab6:	e011      	b.n	8005adc <HAL_RCCEx_PeriphCLKConfig+0x380>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005ab8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005abc:	3308      	adds	r3, #8
 8005abe:	2102      	movs	r1, #2
 8005ac0:	4618      	mov	r0, r3
 8005ac2:	f001 faa9 	bl	8007018 <RCCEx_PLL2_Config>
 8005ac6:	4603      	mov	r3, r0
 8005ac8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8005acc:	e006      	b.n	8005adc <HAL_RCCEx_PeriphCLKConfig+0x380>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8005ace:	2301      	movs	r3, #1
 8005ad0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8005ad4:	e002      	b.n	8005adc <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 8005ad6:	bf00      	nop
 8005ad8:	e000      	b.n	8005adc <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 8005ada:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005adc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	d10a      	bne.n	8005afa <HAL_RCCEx_PeriphCLKConfig+0x39e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8005ae4:	4b9b      	ldr	r3, [pc, #620]	@ (8005d54 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8005ae6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005ae8:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8005aec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005af0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005af2:	4a98      	ldr	r2, [pc, #608]	@ (8005d54 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8005af4:	430b      	orrs	r3, r1
 8005af6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005af8:	e003      	b.n	8005b02 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005afa:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005afe:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8005b02:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005b06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b0a:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8005b0e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005b12:	2300      	movs	r3, #0
 8005b14:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8005b18:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8005b1c:	460b      	mov	r3, r1
 8005b1e:	4313      	orrs	r3, r2
 8005b20:	d051      	beq.n	8005bc6 <HAL_RCCEx_PeriphCLKConfig+0x46a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8005b22:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005b26:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005b28:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005b2c:	d035      	beq.n	8005b9a <HAL_RCCEx_PeriphCLKConfig+0x43e>
 8005b2e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005b32:	d82e      	bhi.n	8005b92 <HAL_RCCEx_PeriphCLKConfig+0x436>
 8005b34:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005b38:	d031      	beq.n	8005b9e <HAL_RCCEx_PeriphCLKConfig+0x442>
 8005b3a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005b3e:	d828      	bhi.n	8005b92 <HAL_RCCEx_PeriphCLKConfig+0x436>
 8005b40:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005b44:	d01a      	beq.n	8005b7c <HAL_RCCEx_PeriphCLKConfig+0x420>
 8005b46:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005b4a:	d822      	bhi.n	8005b92 <HAL_RCCEx_PeriphCLKConfig+0x436>
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	d003      	beq.n	8005b58 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 8005b50:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005b54:	d007      	beq.n	8005b66 <HAL_RCCEx_PeriphCLKConfig+0x40a>
 8005b56:	e01c      	b.n	8005b92 <HAL_RCCEx_PeriphCLKConfig+0x436>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005b58:	4b7e      	ldr	r3, [pc, #504]	@ (8005d54 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8005b5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b5c:	4a7d      	ldr	r2, [pc, #500]	@ (8005d54 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8005b5e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005b62:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8005b64:	e01c      	b.n	8005ba0 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005b66:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005b6a:	3308      	adds	r3, #8
 8005b6c:	2100      	movs	r1, #0
 8005b6e:	4618      	mov	r0, r3
 8005b70:	f001 fa52 	bl	8007018 <RCCEx_PLL2_Config>
 8005b74:	4603      	mov	r3, r0
 8005b76:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8005b7a:	e011      	b.n	8005ba0 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005b7c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005b80:	3328      	adds	r3, #40	@ 0x28
 8005b82:	2100      	movs	r1, #0
 8005b84:	4618      	mov	r0, r3
 8005b86:	f001 faf9 	bl	800717c <RCCEx_PLL3_Config>
 8005b8a:	4603      	mov	r3, r0
 8005b8c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8005b90:	e006      	b.n	8005ba0 <HAL_RCCEx_PeriphCLKConfig+0x444>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005b92:	2301      	movs	r3, #1
 8005b94:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8005b98:	e002      	b.n	8005ba0 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 8005b9a:	bf00      	nop
 8005b9c:	e000      	b.n	8005ba0 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 8005b9e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005ba0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	d10a      	bne.n	8005bbe <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8005ba8:	4b6a      	ldr	r3, [pc, #424]	@ (8005d54 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8005baa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005bac:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8005bb0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005bb4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005bb6:	4a67      	ldr	r2, [pc, #412]	@ (8005d54 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8005bb8:	430b      	orrs	r3, r1
 8005bba:	6513      	str	r3, [r2, #80]	@ 0x50
 8005bbc:	e003      	b.n	8005bc6 <HAL_RCCEx_PeriphCLKConfig+0x46a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005bbe:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005bc2:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8005bc6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005bca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bce:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8005bd2:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005bd6:	2300      	movs	r3, #0
 8005bd8:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005bdc:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8005be0:	460b      	mov	r3, r1
 8005be2:	4313      	orrs	r3, r2
 8005be4:	d053      	beq.n	8005c8e <HAL_RCCEx_PeriphCLKConfig+0x532>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8005be6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005bea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005bec:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005bf0:	d033      	beq.n	8005c5a <HAL_RCCEx_PeriphCLKConfig+0x4fe>
 8005bf2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005bf6:	d82c      	bhi.n	8005c52 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8005bf8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005bfc:	d02f      	beq.n	8005c5e <HAL_RCCEx_PeriphCLKConfig+0x502>
 8005bfe:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005c02:	d826      	bhi.n	8005c52 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8005c04:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005c08:	d02b      	beq.n	8005c62 <HAL_RCCEx_PeriphCLKConfig+0x506>
 8005c0a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005c0e:	d820      	bhi.n	8005c52 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8005c10:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005c14:	d012      	beq.n	8005c3c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 8005c16:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005c1a:	d81a      	bhi.n	8005c52 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d022      	beq.n	8005c66 <HAL_RCCEx_PeriphCLKConfig+0x50a>
 8005c20:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005c24:	d115      	bne.n	8005c52 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005c26:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005c2a:	3308      	adds	r3, #8
 8005c2c:	2101      	movs	r1, #1
 8005c2e:	4618      	mov	r0, r3
 8005c30:	f001 f9f2 	bl	8007018 <RCCEx_PLL2_Config>
 8005c34:	4603      	mov	r3, r0
 8005c36:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8005c3a:	e015      	b.n	8005c68 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005c3c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005c40:	3328      	adds	r3, #40	@ 0x28
 8005c42:	2101      	movs	r1, #1
 8005c44:	4618      	mov	r0, r3
 8005c46:	f001 fa99 	bl	800717c <RCCEx_PLL3_Config>
 8005c4a:	4603      	mov	r3, r0
 8005c4c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8005c50:	e00a      	b.n	8005c68 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005c52:	2301      	movs	r3, #1
 8005c54:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8005c58:	e006      	b.n	8005c68 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8005c5a:	bf00      	nop
 8005c5c:	e004      	b.n	8005c68 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8005c5e:	bf00      	nop
 8005c60:	e002      	b.n	8005c68 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8005c62:	bf00      	nop
 8005c64:	e000      	b.n	8005c68 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8005c66:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005c68:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	d10a      	bne.n	8005c86 <HAL_RCCEx_PeriphCLKConfig+0x52a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8005c70:	4b38      	ldr	r3, [pc, #224]	@ (8005d54 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8005c72:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005c74:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8005c78:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005c7c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005c7e:	4a35      	ldr	r2, [pc, #212]	@ (8005d54 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8005c80:	430b      	orrs	r3, r1
 8005c82:	6513      	str	r3, [r2, #80]	@ 0x50
 8005c84:	e003      	b.n	8005c8e <HAL_RCCEx_PeriphCLKConfig+0x532>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005c86:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005c8a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8005c8e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005c92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c96:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8005c9a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005c9e:	2300      	movs	r3, #0
 8005ca0:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8005ca4:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005ca8:	460b      	mov	r3, r1
 8005caa:	4313      	orrs	r3, r2
 8005cac:	d058      	beq.n	8005d60 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8005cae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005cb2:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8005cb6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005cba:	d033      	beq.n	8005d24 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 8005cbc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005cc0:	d82c      	bhi.n	8005d1c <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8005cc2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005cc6:	d02f      	beq.n	8005d28 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 8005cc8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005ccc:	d826      	bhi.n	8005d1c <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8005cce:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005cd2:	d02b      	beq.n	8005d2c <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 8005cd4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005cd8:	d820      	bhi.n	8005d1c <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8005cda:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005cde:	d012      	beq.n	8005d06 <HAL_RCCEx_PeriphCLKConfig+0x5aa>
 8005ce0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005ce4:	d81a      	bhi.n	8005d1c <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d022      	beq.n	8005d30 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8005cea:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005cee:	d115      	bne.n	8005d1c <HAL_RCCEx_PeriphCLKConfig+0x5c0>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005cf0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005cf4:	3308      	adds	r3, #8
 8005cf6:	2101      	movs	r1, #1
 8005cf8:	4618      	mov	r0, r3
 8005cfa:	f001 f98d 	bl	8007018 <RCCEx_PLL2_Config>
 8005cfe:	4603      	mov	r3, r0
 8005d00:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8005d04:	e015      	b.n	8005d32 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005d06:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005d0a:	3328      	adds	r3, #40	@ 0x28
 8005d0c:	2101      	movs	r1, #1
 8005d0e:	4618      	mov	r0, r3
 8005d10:	f001 fa34 	bl	800717c <RCCEx_PLL3_Config>
 8005d14:	4603      	mov	r3, r0
 8005d16:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8005d1a:	e00a      	b.n	8005d32 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8005d1c:	2301      	movs	r3, #1
 8005d1e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8005d22:	e006      	b.n	8005d32 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8005d24:	bf00      	nop
 8005d26:	e004      	b.n	8005d32 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8005d28:	bf00      	nop
 8005d2a:	e002      	b.n	8005d32 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8005d2c:	bf00      	nop
 8005d2e:	e000      	b.n	8005d32 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8005d30:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005d32:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d10e      	bne.n	8005d58 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8005d3a:	4b06      	ldr	r3, [pc, #24]	@ (8005d54 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8005d3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005d3e:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8005d42:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005d46:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8005d4a:	4a02      	ldr	r2, [pc, #8]	@ (8005d54 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8005d4c:	430b      	orrs	r3, r1
 8005d4e:	6593      	str	r3, [r2, #88]	@ 0x58
 8005d50:	e006      	b.n	8005d60 <HAL_RCCEx_PeriphCLKConfig+0x604>
 8005d52:	bf00      	nop
 8005d54:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005d58:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005d5c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005d60:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005d64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d68:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8005d6c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005d70:	2300      	movs	r3, #0
 8005d72:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8005d76:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8005d7a:	460b      	mov	r3, r1
 8005d7c:	4313      	orrs	r3, r2
 8005d7e:	d037      	beq.n	8005df0 <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8005d80:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005d84:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005d86:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005d8a:	d00e      	beq.n	8005daa <HAL_RCCEx_PeriphCLKConfig+0x64e>
 8005d8c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005d90:	d816      	bhi.n	8005dc0 <HAL_RCCEx_PeriphCLKConfig+0x664>
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d018      	beq.n	8005dc8 <HAL_RCCEx_PeriphCLKConfig+0x66c>
 8005d96:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005d9a:	d111      	bne.n	8005dc0 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005d9c:	4bc4      	ldr	r3, [pc, #784]	@ (80060b0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005d9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005da0:	4ac3      	ldr	r2, [pc, #780]	@ (80060b0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005da2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005da6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8005da8:	e00f      	b.n	8005dca <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005daa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005dae:	3308      	adds	r3, #8
 8005db0:	2101      	movs	r1, #1
 8005db2:	4618      	mov	r0, r3
 8005db4:	f001 f930 	bl	8007018 <RCCEx_PLL2_Config>
 8005db8:	4603      	mov	r3, r0
 8005dba:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8005dbe:	e004      	b.n	8005dca <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005dc0:	2301      	movs	r3, #1
 8005dc2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8005dc6:	e000      	b.n	8005dca <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 8005dc8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005dca:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d10a      	bne.n	8005de8 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005dd2:	4bb7      	ldr	r3, [pc, #732]	@ (80060b0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005dd4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005dd6:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8005dda:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005dde:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005de0:	4ab3      	ldr	r2, [pc, #716]	@ (80060b0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005de2:	430b      	orrs	r3, r1
 8005de4:	6513      	str	r3, [r2, #80]	@ 0x50
 8005de6:	e003      	b.n	8005df0 <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005de8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005dec:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8005df0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005df4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005df8:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8005dfc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005e00:	2300      	movs	r3, #0
 8005e02:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005e06:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8005e0a:	460b      	mov	r3, r1
 8005e0c:	4313      	orrs	r3, r2
 8005e0e:	d039      	beq.n	8005e84 <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8005e10:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005e14:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005e16:	2b03      	cmp	r3, #3
 8005e18:	d81c      	bhi.n	8005e54 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 8005e1a:	a201      	add	r2, pc, #4	@ (adr r2, 8005e20 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 8005e1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e20:	08005e5d 	.word	0x08005e5d
 8005e24:	08005e31 	.word	0x08005e31
 8005e28:	08005e3f 	.word	0x08005e3f
 8005e2c:	08005e5d 	.word	0x08005e5d
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005e30:	4b9f      	ldr	r3, [pc, #636]	@ (80060b0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005e32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e34:	4a9e      	ldr	r2, [pc, #632]	@ (80060b0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005e36:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005e3a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8005e3c:	e00f      	b.n	8005e5e <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005e3e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005e42:	3308      	adds	r3, #8
 8005e44:	2102      	movs	r1, #2
 8005e46:	4618      	mov	r0, r3
 8005e48:	f001 f8e6 	bl	8007018 <RCCEx_PLL2_Config>
 8005e4c:	4603      	mov	r3, r0
 8005e4e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FMC clock source configuration done later after clock selection check */
        break;
 8005e52:	e004      	b.n	8005e5e <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8005e54:	2301      	movs	r3, #1
 8005e56:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8005e5a:	e000      	b.n	8005e5e <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 8005e5c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005e5e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d10a      	bne.n	8005e7c <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8005e66:	4b92      	ldr	r3, [pc, #584]	@ (80060b0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005e68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005e6a:	f023 0103 	bic.w	r1, r3, #3
 8005e6e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005e72:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005e74:	4a8e      	ldr	r2, [pc, #568]	@ (80060b0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005e76:	430b      	orrs	r3, r1
 8005e78:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005e7a:	e003      	b.n	8005e84 <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005e7c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005e80:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005e84:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005e88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e8c:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8005e90:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005e94:	2300      	movs	r3, #0
 8005e96:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005e9a:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005e9e:	460b      	mov	r3, r1
 8005ea0:	4313      	orrs	r3, r2
 8005ea2:	f000 8099 	beq.w	8005fd8 <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005ea6:	4b83      	ldr	r3, [pc, #524]	@ (80060b4 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	4a82      	ldr	r2, [pc, #520]	@ (80060b4 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8005eac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005eb0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005eb2:	f7fb fb3f 	bl	8001534 <HAL_GetTick>
 8005eb6:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005eba:	e00b      	b.n	8005ed4 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005ebc:	f7fb fb3a 	bl	8001534 <HAL_GetTick>
 8005ec0:	4602      	mov	r2, r0
 8005ec2:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8005ec6:	1ad3      	subs	r3, r2, r3
 8005ec8:	2b64      	cmp	r3, #100	@ 0x64
 8005eca:	d903      	bls.n	8005ed4 <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 8005ecc:	2303      	movs	r3, #3
 8005ece:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8005ed2:	e005      	b.n	8005ee0 <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005ed4:	4b77      	ldr	r3, [pc, #476]	@ (80060b4 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005edc:	2b00      	cmp	r3, #0
 8005ede:	d0ed      	beq.n	8005ebc <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 8005ee0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d173      	bne.n	8005fd0 <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8005ee8:	4b71      	ldr	r3, [pc, #452]	@ (80060b0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005eea:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8005eec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005ef0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005ef4:	4053      	eors	r3, r2
 8005ef6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d015      	beq.n	8005f2a <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005efe:	4b6c      	ldr	r3, [pc, #432]	@ (80060b0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005f00:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f02:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005f06:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005f0a:	4b69      	ldr	r3, [pc, #420]	@ (80060b0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005f0c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f0e:	4a68      	ldr	r2, [pc, #416]	@ (80060b0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005f10:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005f14:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005f16:	4b66      	ldr	r3, [pc, #408]	@ (80060b0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005f18:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f1a:	4a65      	ldr	r2, [pc, #404]	@ (80060b0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005f1c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005f20:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8005f22:	4a63      	ldr	r2, [pc, #396]	@ (80060b0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005f24:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005f28:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8005f2a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005f2e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005f32:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005f36:	d118      	bne.n	8005f6a <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f38:	f7fb fafc 	bl	8001534 <HAL_GetTick>
 8005f3c:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005f40:	e00d      	b.n	8005f5e <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005f42:	f7fb faf7 	bl	8001534 <HAL_GetTick>
 8005f46:	4602      	mov	r2, r0
 8005f48:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8005f4c:	1ad2      	subs	r2, r2, r3
 8005f4e:	f241 3388 	movw	r3, #5000	@ 0x1388
 8005f52:	429a      	cmp	r2, r3
 8005f54:	d903      	bls.n	8005f5e <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 8005f56:	2303      	movs	r3, #3
 8005f58:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
            break;
 8005f5c:	e005      	b.n	8005f6a <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005f5e:	4b54      	ldr	r3, [pc, #336]	@ (80060b0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005f60:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f62:	f003 0302 	and.w	r3, r3, #2
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d0eb      	beq.n	8005f42 <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 8005f6a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d129      	bne.n	8005fc6 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005f72:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005f76:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005f7a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005f7e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005f82:	d10e      	bne.n	8005fa2 <HAL_RCCEx_PeriphCLKConfig+0x846>
 8005f84:	4b4a      	ldr	r3, [pc, #296]	@ (80060b0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005f86:	691b      	ldr	r3, [r3, #16]
 8005f88:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8005f8c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005f90:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005f94:	091a      	lsrs	r2, r3, #4
 8005f96:	4b48      	ldr	r3, [pc, #288]	@ (80060b8 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8005f98:	4013      	ands	r3, r2
 8005f9a:	4a45      	ldr	r2, [pc, #276]	@ (80060b0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005f9c:	430b      	orrs	r3, r1
 8005f9e:	6113      	str	r3, [r2, #16]
 8005fa0:	e005      	b.n	8005fae <HAL_RCCEx_PeriphCLKConfig+0x852>
 8005fa2:	4b43      	ldr	r3, [pc, #268]	@ (80060b0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005fa4:	691b      	ldr	r3, [r3, #16]
 8005fa6:	4a42      	ldr	r2, [pc, #264]	@ (80060b0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005fa8:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8005fac:	6113      	str	r3, [r2, #16]
 8005fae:	4b40      	ldr	r3, [pc, #256]	@ (80060b0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005fb0:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8005fb2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005fb6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005fba:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005fbe:	4a3c      	ldr	r2, [pc, #240]	@ (80060b0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005fc0:	430b      	orrs	r3, r1
 8005fc2:	6713      	str	r3, [r2, #112]	@ 0x70
 8005fc4:	e008      	b.n	8005fd8 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005fc6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005fca:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 8005fce:	e003      	b.n	8005fd8 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005fd0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005fd4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8005fd8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005fdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fe0:	f002 0301 	and.w	r3, r2, #1
 8005fe4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005fe8:	2300      	movs	r3, #0
 8005fea:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8005fee:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8005ff2:	460b      	mov	r3, r1
 8005ff4:	4313      	orrs	r3, r2
 8005ff6:	f000 808f 	beq.w	8006118 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8005ffa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005ffe:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006000:	2b28      	cmp	r3, #40	@ 0x28
 8006002:	d871      	bhi.n	80060e8 <HAL_RCCEx_PeriphCLKConfig+0x98c>
 8006004:	a201      	add	r2, pc, #4	@ (adr r2, 800600c <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 8006006:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800600a:	bf00      	nop
 800600c:	080060f1 	.word	0x080060f1
 8006010:	080060e9 	.word	0x080060e9
 8006014:	080060e9 	.word	0x080060e9
 8006018:	080060e9 	.word	0x080060e9
 800601c:	080060e9 	.word	0x080060e9
 8006020:	080060e9 	.word	0x080060e9
 8006024:	080060e9 	.word	0x080060e9
 8006028:	080060e9 	.word	0x080060e9
 800602c:	080060bd 	.word	0x080060bd
 8006030:	080060e9 	.word	0x080060e9
 8006034:	080060e9 	.word	0x080060e9
 8006038:	080060e9 	.word	0x080060e9
 800603c:	080060e9 	.word	0x080060e9
 8006040:	080060e9 	.word	0x080060e9
 8006044:	080060e9 	.word	0x080060e9
 8006048:	080060e9 	.word	0x080060e9
 800604c:	080060d3 	.word	0x080060d3
 8006050:	080060e9 	.word	0x080060e9
 8006054:	080060e9 	.word	0x080060e9
 8006058:	080060e9 	.word	0x080060e9
 800605c:	080060e9 	.word	0x080060e9
 8006060:	080060e9 	.word	0x080060e9
 8006064:	080060e9 	.word	0x080060e9
 8006068:	080060e9 	.word	0x080060e9
 800606c:	080060f1 	.word	0x080060f1
 8006070:	080060e9 	.word	0x080060e9
 8006074:	080060e9 	.word	0x080060e9
 8006078:	080060e9 	.word	0x080060e9
 800607c:	080060e9 	.word	0x080060e9
 8006080:	080060e9 	.word	0x080060e9
 8006084:	080060e9 	.word	0x080060e9
 8006088:	080060e9 	.word	0x080060e9
 800608c:	080060f1 	.word	0x080060f1
 8006090:	080060e9 	.word	0x080060e9
 8006094:	080060e9 	.word	0x080060e9
 8006098:	080060e9 	.word	0x080060e9
 800609c:	080060e9 	.word	0x080060e9
 80060a0:	080060e9 	.word	0x080060e9
 80060a4:	080060e9 	.word	0x080060e9
 80060a8:	080060e9 	.word	0x080060e9
 80060ac:	080060f1 	.word	0x080060f1
 80060b0:	58024400 	.word	0x58024400
 80060b4:	58024800 	.word	0x58024800
 80060b8:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80060bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80060c0:	3308      	adds	r3, #8
 80060c2:	2101      	movs	r1, #1
 80060c4:	4618      	mov	r0, r3
 80060c6:	f000 ffa7 	bl	8007018 <RCCEx_PLL2_Config>
 80060ca:	4603      	mov	r3, r0
 80060cc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80060d0:	e00f      	b.n	80060f2 <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80060d2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80060d6:	3328      	adds	r3, #40	@ 0x28
 80060d8:	2101      	movs	r1, #1
 80060da:	4618      	mov	r0, r3
 80060dc:	f001 f84e 	bl	800717c <RCCEx_PLL3_Config>
 80060e0:	4603      	mov	r3, r0
 80060e2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80060e6:	e004      	b.n	80060f2 <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80060e8:	2301      	movs	r3, #1
 80060ea:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80060ee:	e000      	b.n	80060f2 <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 80060f0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80060f2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d10a      	bne.n	8006110 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 80060fa:	4bbf      	ldr	r3, [pc, #764]	@ (80063f8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80060fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80060fe:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8006102:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006106:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006108:	4abb      	ldr	r2, [pc, #748]	@ (80063f8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800610a:	430b      	orrs	r3, r1
 800610c:	6553      	str	r3, [r2, #84]	@ 0x54
 800610e:	e003      	b.n	8006118 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006110:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006114:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8006118:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800611c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006120:	f002 0302 	and.w	r3, r2, #2
 8006124:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006128:	2300      	movs	r3, #0
 800612a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800612e:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8006132:	460b      	mov	r3, r1
 8006134:	4313      	orrs	r3, r2
 8006136:	d041      	beq.n	80061bc <HAL_RCCEx_PeriphCLKConfig+0xa60>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8006138:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800613c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800613e:	2b05      	cmp	r3, #5
 8006140:	d824      	bhi.n	800618c <HAL_RCCEx_PeriphCLKConfig+0xa30>
 8006142:	a201      	add	r2, pc, #4	@ (adr r2, 8006148 <HAL_RCCEx_PeriphCLKConfig+0x9ec>)
 8006144:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006148:	08006195 	.word	0x08006195
 800614c:	08006161 	.word	0x08006161
 8006150:	08006177 	.word	0x08006177
 8006154:	08006195 	.word	0x08006195
 8006158:	08006195 	.word	0x08006195
 800615c:	08006195 	.word	0x08006195
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006160:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006164:	3308      	adds	r3, #8
 8006166:	2101      	movs	r1, #1
 8006168:	4618      	mov	r0, r3
 800616a:	f000 ff55 	bl	8007018 <RCCEx_PLL2_Config>
 800616e:	4603      	mov	r3, r0
 8006170:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8006174:	e00f      	b.n	8006196 <HAL_RCCEx_PeriphCLKConfig+0xa3a>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006176:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800617a:	3328      	adds	r3, #40	@ 0x28
 800617c:	2101      	movs	r1, #1
 800617e:	4618      	mov	r0, r3
 8006180:	f000 fffc 	bl	800717c <RCCEx_PLL3_Config>
 8006184:	4603      	mov	r3, r0
 8006186:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800618a:	e004      	b.n	8006196 <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800618c:	2301      	movs	r3, #1
 800618e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006192:	e000      	b.n	8006196 <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        break;
 8006194:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006196:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800619a:	2b00      	cmp	r3, #0
 800619c:	d10a      	bne.n	80061b4 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800619e:	4b96      	ldr	r3, [pc, #600]	@ (80063f8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80061a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80061a2:	f023 0107 	bic.w	r1, r3, #7
 80061a6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80061aa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80061ac:	4a92      	ldr	r2, [pc, #584]	@ (80063f8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80061ae:	430b      	orrs	r3, r1
 80061b0:	6553      	str	r3, [r2, #84]	@ 0x54
 80061b2:	e003      	b.n	80061bc <HAL_RCCEx_PeriphCLKConfig+0xa60>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80061b4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80061b8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80061bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80061c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061c4:	f002 0304 	and.w	r3, r2, #4
 80061c8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80061cc:	2300      	movs	r3, #0
 80061ce:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80061d2:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80061d6:	460b      	mov	r3, r1
 80061d8:	4313      	orrs	r3, r2
 80061da:	d044      	beq.n	8006266 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 80061dc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80061e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80061e4:	2b05      	cmp	r3, #5
 80061e6:	d825      	bhi.n	8006234 <HAL_RCCEx_PeriphCLKConfig+0xad8>
 80061e8:	a201      	add	r2, pc, #4	@ (adr r2, 80061f0 <HAL_RCCEx_PeriphCLKConfig+0xa94>)
 80061ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80061ee:	bf00      	nop
 80061f0:	0800623d 	.word	0x0800623d
 80061f4:	08006209 	.word	0x08006209
 80061f8:	0800621f 	.word	0x0800621f
 80061fc:	0800623d 	.word	0x0800623d
 8006200:	0800623d 	.word	0x0800623d
 8006204:	0800623d 	.word	0x0800623d
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006208:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800620c:	3308      	adds	r3, #8
 800620e:	2101      	movs	r1, #1
 8006210:	4618      	mov	r0, r3
 8006212:	f000 ff01 	bl	8007018 <RCCEx_PLL2_Config>
 8006216:	4603      	mov	r3, r0
 8006218:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800621c:	e00f      	b.n	800623e <HAL_RCCEx_PeriphCLKConfig+0xae2>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800621e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006222:	3328      	adds	r3, #40	@ 0x28
 8006224:	2101      	movs	r1, #1
 8006226:	4618      	mov	r0, r3
 8006228:	f000 ffa8 	bl	800717c <RCCEx_PLL3_Config>
 800622c:	4603      	mov	r3, r0
 800622e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8006232:	e004      	b.n	800623e <HAL_RCCEx_PeriphCLKConfig+0xae2>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006234:	2301      	movs	r3, #1
 8006236:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800623a:	e000      	b.n	800623e <HAL_RCCEx_PeriphCLKConfig+0xae2>
        break;
 800623c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800623e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006242:	2b00      	cmp	r3, #0
 8006244:	d10b      	bne.n	800625e <HAL_RCCEx_PeriphCLKConfig+0xb02>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006246:	4b6c      	ldr	r3, [pc, #432]	@ (80063f8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8006248:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800624a:	f023 0107 	bic.w	r1, r3, #7
 800624e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006252:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006256:	4a68      	ldr	r2, [pc, #416]	@ (80063f8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8006258:	430b      	orrs	r3, r1
 800625a:	6593      	str	r3, [r2, #88]	@ 0x58
 800625c:	e003      	b.n	8006266 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800625e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006262:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8006266:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800626a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800626e:	f002 0320 	and.w	r3, r2, #32
 8006272:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006276:	2300      	movs	r3, #0
 8006278:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800627c:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8006280:	460b      	mov	r3, r1
 8006282:	4313      	orrs	r3, r2
 8006284:	d055      	beq.n	8006332 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8006286:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800628a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800628e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006292:	d033      	beq.n	80062fc <HAL_RCCEx_PeriphCLKConfig+0xba0>
 8006294:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006298:	d82c      	bhi.n	80062f4 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800629a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800629e:	d02f      	beq.n	8006300 <HAL_RCCEx_PeriphCLKConfig+0xba4>
 80062a0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80062a4:	d826      	bhi.n	80062f4 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 80062a6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80062aa:	d02b      	beq.n	8006304 <HAL_RCCEx_PeriphCLKConfig+0xba8>
 80062ac:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80062b0:	d820      	bhi.n	80062f4 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 80062b2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80062b6:	d012      	beq.n	80062de <HAL_RCCEx_PeriphCLKConfig+0xb82>
 80062b8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80062bc:	d81a      	bhi.n	80062f4 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 80062be:	2b00      	cmp	r3, #0
 80062c0:	d022      	beq.n	8006308 <HAL_RCCEx_PeriphCLKConfig+0xbac>
 80062c2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80062c6:	d115      	bne.n	80062f4 <HAL_RCCEx_PeriphCLKConfig+0xb98>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80062c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80062cc:	3308      	adds	r3, #8
 80062ce:	2100      	movs	r1, #0
 80062d0:	4618      	mov	r0, r3
 80062d2:	f000 fea1 	bl	8007018 <RCCEx_PLL2_Config>
 80062d6:	4603      	mov	r3, r0
 80062d8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80062dc:	e015      	b.n	800630a <HAL_RCCEx_PeriphCLKConfig+0xbae>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80062de:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80062e2:	3328      	adds	r3, #40	@ 0x28
 80062e4:	2102      	movs	r1, #2
 80062e6:	4618      	mov	r0, r3
 80062e8:	f000 ff48 	bl	800717c <RCCEx_PLL3_Config>
 80062ec:	4603      	mov	r3, r0
 80062ee:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80062f2:	e00a      	b.n	800630a <HAL_RCCEx_PeriphCLKConfig+0xbae>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80062f4:	2301      	movs	r3, #1
 80062f6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80062fa:	e006      	b.n	800630a <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 80062fc:	bf00      	nop
 80062fe:	e004      	b.n	800630a <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8006300:	bf00      	nop
 8006302:	e002      	b.n	800630a <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8006304:	bf00      	nop
 8006306:	e000      	b.n	800630a <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8006308:	bf00      	nop
    }

    if (ret == HAL_OK)
 800630a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800630e:	2b00      	cmp	r3, #0
 8006310:	d10b      	bne.n	800632a <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006312:	4b39      	ldr	r3, [pc, #228]	@ (80063f8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8006314:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006316:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800631a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800631e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006322:	4a35      	ldr	r2, [pc, #212]	@ (80063f8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8006324:	430b      	orrs	r3, r1
 8006326:	6553      	str	r3, [r2, #84]	@ 0x54
 8006328:	e003      	b.n	8006332 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800632a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800632e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8006332:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006336:	e9d3 2300 	ldrd	r2, r3, [r3]
 800633a:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800633e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006342:	2300      	movs	r3, #0
 8006344:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006348:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800634c:	460b      	mov	r3, r1
 800634e:	4313      	orrs	r3, r2
 8006350:	d058      	beq.n	8006404 <HAL_RCCEx_PeriphCLKConfig+0xca8>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8006352:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006356:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800635a:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800635e:	d033      	beq.n	80063c8 <HAL_RCCEx_PeriphCLKConfig+0xc6c>
 8006360:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8006364:	d82c      	bhi.n	80063c0 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8006366:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800636a:	d02f      	beq.n	80063cc <HAL_RCCEx_PeriphCLKConfig+0xc70>
 800636c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006370:	d826      	bhi.n	80063c0 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8006372:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006376:	d02b      	beq.n	80063d0 <HAL_RCCEx_PeriphCLKConfig+0xc74>
 8006378:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800637c:	d820      	bhi.n	80063c0 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800637e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006382:	d012      	beq.n	80063aa <HAL_RCCEx_PeriphCLKConfig+0xc4e>
 8006384:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006388:	d81a      	bhi.n	80063c0 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800638a:	2b00      	cmp	r3, #0
 800638c:	d022      	beq.n	80063d4 <HAL_RCCEx_PeriphCLKConfig+0xc78>
 800638e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006392:	d115      	bne.n	80063c0 <HAL_RCCEx_PeriphCLKConfig+0xc64>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006394:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006398:	3308      	adds	r3, #8
 800639a:	2100      	movs	r1, #0
 800639c:	4618      	mov	r0, r3
 800639e:	f000 fe3b 	bl	8007018 <RCCEx_PLL2_Config>
 80063a2:	4603      	mov	r3, r0
 80063a4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80063a8:	e015      	b.n	80063d6 <HAL_RCCEx_PeriphCLKConfig+0xc7a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80063aa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80063ae:	3328      	adds	r3, #40	@ 0x28
 80063b0:	2102      	movs	r1, #2
 80063b2:	4618      	mov	r0, r3
 80063b4:	f000 fee2 	bl	800717c <RCCEx_PLL3_Config>
 80063b8:	4603      	mov	r3, r0
 80063ba:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80063be:	e00a      	b.n	80063d6 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80063c0:	2301      	movs	r3, #1
 80063c2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80063c6:	e006      	b.n	80063d6 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 80063c8:	bf00      	nop
 80063ca:	e004      	b.n	80063d6 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 80063cc:	bf00      	nop
 80063ce:	e002      	b.n	80063d6 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 80063d0:	bf00      	nop
 80063d2:	e000      	b.n	80063d6 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 80063d4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80063d6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80063da:	2b00      	cmp	r3, #0
 80063dc:	d10e      	bne.n	80063fc <HAL_RCCEx_PeriphCLKConfig+0xca0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80063de:	4b06      	ldr	r3, [pc, #24]	@ (80063f8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80063e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80063e2:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 80063e6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80063ea:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80063ee:	4a02      	ldr	r2, [pc, #8]	@ (80063f8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80063f0:	430b      	orrs	r3, r1
 80063f2:	6593      	str	r3, [r2, #88]	@ 0x58
 80063f4:	e006      	b.n	8006404 <HAL_RCCEx_PeriphCLKConfig+0xca8>
 80063f6:	bf00      	nop
 80063f8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80063fc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006400:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8006404:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006408:	e9d3 2300 	ldrd	r2, r3, [r3]
 800640c:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8006410:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006414:	2300      	movs	r3, #0
 8006416:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800641a:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800641e:	460b      	mov	r3, r1
 8006420:	4313      	orrs	r3, r2
 8006422:	d055      	beq.n	80064d0 <HAL_RCCEx_PeriphCLKConfig+0xd74>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8006424:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006428:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800642c:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8006430:	d033      	beq.n	800649a <HAL_RCCEx_PeriphCLKConfig+0xd3e>
 8006432:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8006436:	d82c      	bhi.n	8006492 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8006438:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800643c:	d02f      	beq.n	800649e <HAL_RCCEx_PeriphCLKConfig+0xd42>
 800643e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006442:	d826      	bhi.n	8006492 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8006444:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8006448:	d02b      	beq.n	80064a2 <HAL_RCCEx_PeriphCLKConfig+0xd46>
 800644a:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800644e:	d820      	bhi.n	8006492 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8006450:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006454:	d012      	beq.n	800647c <HAL_RCCEx_PeriphCLKConfig+0xd20>
 8006456:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800645a:	d81a      	bhi.n	8006492 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800645c:	2b00      	cmp	r3, #0
 800645e:	d022      	beq.n	80064a6 <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 8006460:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006464:	d115      	bne.n	8006492 <HAL_RCCEx_PeriphCLKConfig+0xd36>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006466:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800646a:	3308      	adds	r3, #8
 800646c:	2100      	movs	r1, #0
 800646e:	4618      	mov	r0, r3
 8006470:	f000 fdd2 	bl	8007018 <RCCEx_PLL2_Config>
 8006474:	4603      	mov	r3, r0
 8006476:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800647a:	e015      	b.n	80064a8 <HAL_RCCEx_PeriphCLKConfig+0xd4c>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800647c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006480:	3328      	adds	r3, #40	@ 0x28
 8006482:	2102      	movs	r1, #2
 8006484:	4618      	mov	r0, r3
 8006486:	f000 fe79 	bl	800717c <RCCEx_PLL3_Config>
 800648a:	4603      	mov	r3, r0
 800648c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8006490:	e00a      	b.n	80064a8 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006492:	2301      	movs	r3, #1
 8006494:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006498:	e006      	b.n	80064a8 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800649a:	bf00      	nop
 800649c:	e004      	b.n	80064a8 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800649e:	bf00      	nop
 80064a0:	e002      	b.n	80064a8 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 80064a2:	bf00      	nop
 80064a4:	e000      	b.n	80064a8 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 80064a6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80064a8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d10b      	bne.n	80064c8 <HAL_RCCEx_PeriphCLKConfig+0xd6c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 80064b0:	4ba0      	ldr	r3, [pc, #640]	@ (8006734 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80064b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80064b4:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 80064b8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80064bc:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80064c0:	4a9c      	ldr	r2, [pc, #624]	@ (8006734 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80064c2:	430b      	orrs	r3, r1
 80064c4:	6593      	str	r3, [r2, #88]	@ 0x58
 80064c6:	e003      	b.n	80064d0 <HAL_RCCEx_PeriphCLKConfig+0xd74>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80064c8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80064cc:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 80064d0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80064d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064d8:	f002 0308 	and.w	r3, r2, #8
 80064dc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80064e0:	2300      	movs	r3, #0
 80064e2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80064e6:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 80064ea:	460b      	mov	r3, r1
 80064ec:	4313      	orrs	r3, r2
 80064ee:	d01e      	beq.n	800652e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection) == RCC_I2C1235CLKSOURCE_PLL3)
 80064f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80064f4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80064f8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80064fc:	d10c      	bne.n	8006518 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80064fe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006502:	3328      	adds	r3, #40	@ 0x28
 8006504:	2102      	movs	r1, #2
 8006506:	4618      	mov	r0, r3
 8006508:	f000 fe38 	bl	800717c <RCCEx_PLL3_Config>
 800650c:	4603      	mov	r3, r0
 800650e:	2b00      	cmp	r3, #0
 8006510:	d002      	beq.n	8006518 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
      {
        status = HAL_ERROR;
 8006512:	2301      	movs	r3, #1
 8006514:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 8006518:	4b86      	ldr	r3, [pc, #536]	@ (8006734 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800651a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800651c:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006520:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006524:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006528:	4a82      	ldr	r2, [pc, #520]	@ (8006734 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800652a:	430b      	orrs	r3, r1
 800652c:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800652e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006532:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006536:	f002 0310 	and.w	r3, r2, #16
 800653a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800653e:	2300      	movs	r3, #0
 8006540:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006544:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8006548:	460b      	mov	r3, r1
 800654a:	4313      	orrs	r3, r2
 800654c:	d01e      	beq.n	800658c <HAL_RCCEx_PeriphCLKConfig+0xe30>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800654e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006552:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006556:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800655a:	d10c      	bne.n	8006576 <HAL_RCCEx_PeriphCLKConfig+0xe1a>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800655c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006560:	3328      	adds	r3, #40	@ 0x28
 8006562:	2102      	movs	r1, #2
 8006564:	4618      	mov	r0, r3
 8006566:	f000 fe09 	bl	800717c <RCCEx_PLL3_Config>
 800656a:	4603      	mov	r3, r0
 800656c:	2b00      	cmp	r3, #0
 800656e:	d002      	beq.n	8006576 <HAL_RCCEx_PeriphCLKConfig+0xe1a>
      {
        status = HAL_ERROR;
 8006570:	2301      	movs	r3, #1
 8006572:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8006576:	4b6f      	ldr	r3, [pc, #444]	@ (8006734 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8006578:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800657a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800657e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006582:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006586:	4a6b      	ldr	r2, [pc, #428]	@ (8006734 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8006588:	430b      	orrs	r3, r1
 800658a:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800658c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006590:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006594:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8006598:	67bb      	str	r3, [r7, #120]	@ 0x78
 800659a:	2300      	movs	r3, #0
 800659c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800659e:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 80065a2:	460b      	mov	r3, r1
 80065a4:	4313      	orrs	r3, r2
 80065a6:	d03e      	beq.n	8006626 <HAL_RCCEx_PeriphCLKConfig+0xeca>
  {
    switch (PeriphClkInit->AdcClockSelection)
 80065a8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80065ac:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80065b0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80065b4:	d022      	beq.n	80065fc <HAL_RCCEx_PeriphCLKConfig+0xea0>
 80065b6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80065ba:	d81b      	bhi.n	80065f4 <HAL_RCCEx_PeriphCLKConfig+0xe98>
 80065bc:	2b00      	cmp	r3, #0
 80065be:	d003      	beq.n	80065c8 <HAL_RCCEx_PeriphCLKConfig+0xe6c>
 80065c0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80065c4:	d00b      	beq.n	80065de <HAL_RCCEx_PeriphCLKConfig+0xe82>
 80065c6:	e015      	b.n	80065f4 <HAL_RCCEx_PeriphCLKConfig+0xe98>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80065c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80065cc:	3308      	adds	r3, #8
 80065ce:	2100      	movs	r1, #0
 80065d0:	4618      	mov	r0, r3
 80065d2:	f000 fd21 	bl	8007018 <RCCEx_PLL2_Config>
 80065d6:	4603      	mov	r3, r0
 80065d8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 80065dc:	e00f      	b.n	80065fe <HAL_RCCEx_PeriphCLKConfig+0xea2>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80065de:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80065e2:	3328      	adds	r3, #40	@ 0x28
 80065e4:	2102      	movs	r1, #2
 80065e6:	4618      	mov	r0, r3
 80065e8:	f000 fdc8 	bl	800717c <RCCEx_PLL3_Config>
 80065ec:	4603      	mov	r3, r0
 80065ee:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 80065f2:	e004      	b.n	80065fe <HAL_RCCEx_PeriphCLKConfig+0xea2>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80065f4:	2301      	movs	r3, #1
 80065f6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80065fa:	e000      	b.n	80065fe <HAL_RCCEx_PeriphCLKConfig+0xea2>
        break;
 80065fc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80065fe:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006602:	2b00      	cmp	r3, #0
 8006604:	d10b      	bne.n	800661e <HAL_RCCEx_PeriphCLKConfig+0xec2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006606:	4b4b      	ldr	r3, [pc, #300]	@ (8006734 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8006608:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800660a:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800660e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006612:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8006616:	4a47      	ldr	r2, [pc, #284]	@ (8006734 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8006618:	430b      	orrs	r3, r1
 800661a:	6593      	str	r3, [r2, #88]	@ 0x58
 800661c:	e003      	b.n	8006626 <HAL_RCCEx_PeriphCLKConfig+0xeca>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800661e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006622:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8006626:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800662a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800662e:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8006632:	673b      	str	r3, [r7, #112]	@ 0x70
 8006634:	2300      	movs	r3, #0
 8006636:	677b      	str	r3, [r7, #116]	@ 0x74
 8006638:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 800663c:	460b      	mov	r3, r1
 800663e:	4313      	orrs	r3, r2
 8006640:	d03b      	beq.n	80066ba <HAL_RCCEx_PeriphCLKConfig+0xf5e>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8006642:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006646:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800664a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800664e:	d01f      	beq.n	8006690 <HAL_RCCEx_PeriphCLKConfig+0xf34>
 8006650:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006654:	d818      	bhi.n	8006688 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 8006656:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800665a:	d003      	beq.n	8006664 <HAL_RCCEx_PeriphCLKConfig+0xf08>
 800665c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006660:	d007      	beq.n	8006672 <HAL_RCCEx_PeriphCLKConfig+0xf16>
 8006662:	e011      	b.n	8006688 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006664:	4b33      	ldr	r3, [pc, #204]	@ (8006734 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8006666:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006668:	4a32      	ldr	r2, [pc, #200]	@ (8006734 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800666a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800666e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8006670:	e00f      	b.n	8006692 <HAL_RCCEx_PeriphCLKConfig+0xf36>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006672:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006676:	3328      	adds	r3, #40	@ 0x28
 8006678:	2101      	movs	r1, #1
 800667a:	4618      	mov	r0, r3
 800667c:	f000 fd7e 	bl	800717c <RCCEx_PLL3_Config>
 8006680:	4603      	mov	r3, r0
 8006682:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* USB clock source configuration done later after clock selection check */
        break;
 8006686:	e004      	b.n	8006692 <HAL_RCCEx_PeriphCLKConfig+0xf36>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006688:	2301      	movs	r3, #1
 800668a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800668e:	e000      	b.n	8006692 <HAL_RCCEx_PeriphCLKConfig+0xf36>
        break;
 8006690:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006692:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006696:	2b00      	cmp	r3, #0
 8006698:	d10b      	bne.n	80066b2 <HAL_RCCEx_PeriphCLKConfig+0xf56>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800669a:	4b26      	ldr	r3, [pc, #152]	@ (8006734 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800669c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800669e:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80066a2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80066a6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80066aa:	4a22      	ldr	r2, [pc, #136]	@ (8006734 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80066ac:	430b      	orrs	r3, r1
 80066ae:	6553      	str	r3, [r2, #84]	@ 0x54
 80066b0:	e003      	b.n	80066ba <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80066b2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80066b6:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 80066ba:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80066be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066c2:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 80066c6:	66bb      	str	r3, [r7, #104]	@ 0x68
 80066c8:	2300      	movs	r3, #0
 80066ca:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80066cc:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 80066d0:	460b      	mov	r3, r1
 80066d2:	4313      	orrs	r3, r2
 80066d4:	d034      	beq.n	8006740 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 80066d6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80066da:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80066dc:	2b00      	cmp	r3, #0
 80066de:	d003      	beq.n	80066e8 <HAL_RCCEx_PeriphCLKConfig+0xf8c>
 80066e0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80066e4:	d007      	beq.n	80066f6 <HAL_RCCEx_PeriphCLKConfig+0xf9a>
 80066e6:	e011      	b.n	800670c <HAL_RCCEx_PeriphCLKConfig+0xfb0>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80066e8:	4b12      	ldr	r3, [pc, #72]	@ (8006734 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80066ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066ec:	4a11      	ldr	r2, [pc, #68]	@ (8006734 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80066ee:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80066f2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80066f4:	e00e      	b.n	8006714 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80066f6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80066fa:	3308      	adds	r3, #8
 80066fc:	2102      	movs	r1, #2
 80066fe:	4618      	mov	r0, r3
 8006700:	f000 fc8a 	bl	8007018 <RCCEx_PLL2_Config>
 8006704:	4603      	mov	r3, r0
 8006706:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800670a:	e003      	b.n	8006714 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      default:
        ret = HAL_ERROR;
 800670c:	2301      	movs	r3, #1
 800670e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006712:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006714:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006718:	2b00      	cmp	r3, #0
 800671a:	d10d      	bne.n	8006738 <HAL_RCCEx_PeriphCLKConfig+0xfdc>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800671c:	4b05      	ldr	r3, [pc, #20]	@ (8006734 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800671e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006720:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006724:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006728:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800672a:	4a02      	ldr	r2, [pc, #8]	@ (8006734 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800672c:	430b      	orrs	r3, r1
 800672e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006730:	e006      	b.n	8006740 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
 8006732:	bf00      	nop
 8006734:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006738:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800673c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8006740:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006744:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006748:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 800674c:	663b      	str	r3, [r7, #96]	@ 0x60
 800674e:	2300      	movs	r3, #0
 8006750:	667b      	str	r3, [r7, #100]	@ 0x64
 8006752:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8006756:	460b      	mov	r3, r1
 8006758:	4313      	orrs	r3, r2
 800675a:	d00c      	beq.n	8006776 <HAL_RCCEx_PeriphCLKConfig+0x101a>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800675c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006760:	3328      	adds	r3, #40	@ 0x28
 8006762:	2102      	movs	r1, #2
 8006764:	4618      	mov	r0, r3
 8006766:	f000 fd09 	bl	800717c <RCCEx_PLL3_Config>
 800676a:	4603      	mov	r3, r0
 800676c:	2b00      	cmp	r3, #0
 800676e:	d002      	beq.n	8006776 <HAL_RCCEx_PeriphCLKConfig+0x101a>
    {
      status = HAL_ERROR;
 8006770:	2301      	movs	r3, #1
 8006772:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8006776:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800677a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800677e:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8006782:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006784:	2300      	movs	r3, #0
 8006786:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006788:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800678c:	460b      	mov	r3, r1
 800678e:	4313      	orrs	r3, r2
 8006790:	d036      	beq.n	8006800 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
  {

    switch (PeriphClkInit->RngClockSelection)
 8006792:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006796:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006798:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800679c:	d018      	beq.n	80067d0 <HAL_RCCEx_PeriphCLKConfig+0x1074>
 800679e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80067a2:	d811      	bhi.n	80067c8 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 80067a4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80067a8:	d014      	beq.n	80067d4 <HAL_RCCEx_PeriphCLKConfig+0x1078>
 80067aa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80067ae:	d80b      	bhi.n	80067c8 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	d011      	beq.n	80067d8 <HAL_RCCEx_PeriphCLKConfig+0x107c>
 80067b4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80067b8:	d106      	bne.n	80067c8 <HAL_RCCEx_PeriphCLKConfig+0x106c>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80067ba:	4bb7      	ldr	r3, [pc, #732]	@ (8006a98 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80067bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067be:	4ab6      	ldr	r2, [pc, #728]	@ (8006a98 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80067c0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80067c4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 80067c6:	e008      	b.n	80067da <HAL_RCCEx_PeriphCLKConfig+0x107e>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80067c8:	2301      	movs	r3, #1
 80067ca:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80067ce:	e004      	b.n	80067da <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 80067d0:	bf00      	nop
 80067d2:	e002      	b.n	80067da <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 80067d4:	bf00      	nop
 80067d6:	e000      	b.n	80067da <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 80067d8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80067da:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80067de:	2b00      	cmp	r3, #0
 80067e0:	d10a      	bne.n	80067f8 <HAL_RCCEx_PeriphCLKConfig+0x109c>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80067e2:	4bad      	ldr	r3, [pc, #692]	@ (8006a98 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80067e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80067e6:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80067ea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80067ee:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80067f0:	4aa9      	ldr	r2, [pc, #676]	@ (8006a98 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80067f2:	430b      	orrs	r3, r1
 80067f4:	6553      	str	r3, [r2, #84]	@ 0x54
 80067f6:	e003      	b.n	8006800 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80067f8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80067fc:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8006800:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006804:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006808:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 800680c:	653b      	str	r3, [r7, #80]	@ 0x50
 800680e:	2300      	movs	r3, #0
 8006810:	657b      	str	r3, [r7, #84]	@ 0x54
 8006812:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8006816:	460b      	mov	r3, r1
 8006818:	4313      	orrs	r3, r2
 800681a:	d009      	beq.n	8006830 <HAL_RCCEx_PeriphCLKConfig+0x10d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800681c:	4b9e      	ldr	r3, [pc, #632]	@ (8006a98 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800681e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006820:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8006824:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006828:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800682a:	4a9b      	ldr	r2, [pc, #620]	@ (8006a98 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800682c:	430b      	orrs	r3, r1
 800682e:	6513      	str	r3, [r2, #80]	@ 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8006830:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006834:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006838:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800683c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800683e:	2300      	movs	r3, #0
 8006840:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006842:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8006846:	460b      	mov	r3, r1
 8006848:	4313      	orrs	r3, r2
 800684a:	d009      	beq.n	8006860 <HAL_RCCEx_PeriphCLKConfig+0x1104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800684c:	4b92      	ldr	r3, [pc, #584]	@ (8006a98 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800684e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006850:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8006854:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006858:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800685a:	4a8f      	ldr	r2, [pc, #572]	@ (8006a98 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800685c:	430b      	orrs	r3, r1
 800685e:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8006860:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006864:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006868:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800686c:	643b      	str	r3, [r7, #64]	@ 0x40
 800686e:	2300      	movs	r3, #0
 8006870:	647b      	str	r3, [r7, #68]	@ 0x44
 8006872:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8006876:	460b      	mov	r3, r1
 8006878:	4313      	orrs	r3, r2
 800687a:	d00e      	beq.n	800689a <HAL_RCCEx_PeriphCLKConfig+0x113e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800687c:	4b86      	ldr	r3, [pc, #536]	@ (8006a98 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800687e:	691b      	ldr	r3, [r3, #16]
 8006880:	4a85      	ldr	r2, [pc, #532]	@ (8006a98 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8006882:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8006886:	6113      	str	r3, [r2, #16]
 8006888:	4b83      	ldr	r3, [pc, #524]	@ (8006a98 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800688a:	6919      	ldr	r1, [r3, #16]
 800688c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006890:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8006894:	4a80      	ldr	r2, [pc, #512]	@ (8006a98 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8006896:	430b      	orrs	r3, r1
 8006898:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800689a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800689e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068a2:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 80068a6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80068a8:	2300      	movs	r3, #0
 80068aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80068ac:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 80068b0:	460b      	mov	r3, r1
 80068b2:	4313      	orrs	r3, r2
 80068b4:	d009      	beq.n	80068ca <HAL_RCCEx_PeriphCLKConfig+0x116e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 80068b6:	4b78      	ldr	r3, [pc, #480]	@ (8006a98 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80068b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80068ba:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80068be:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80068c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80068c4:	4a74      	ldr	r2, [pc, #464]	@ (8006a98 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80068c6:	430b      	orrs	r3, r1
 80068c8:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80068ca:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80068ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068d2:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 80068d6:	633b      	str	r3, [r7, #48]	@ 0x30
 80068d8:	2300      	movs	r3, #0
 80068da:	637b      	str	r3, [r7, #52]	@ 0x34
 80068dc:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 80068e0:	460b      	mov	r3, r1
 80068e2:	4313      	orrs	r3, r2
 80068e4:	d00a      	beq.n	80068fc <HAL_RCCEx_PeriphCLKConfig+0x11a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80068e6:	4b6c      	ldr	r3, [pc, #432]	@ (8006a98 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80068e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80068ea:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 80068ee:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80068f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80068f6:	4a68      	ldr	r2, [pc, #416]	@ (8006a98 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80068f8:	430b      	orrs	r3, r1
 80068fa:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 80068fc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006900:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006904:	2100      	movs	r1, #0
 8006906:	62b9      	str	r1, [r7, #40]	@ 0x28
 8006908:	f003 0301 	and.w	r3, r3, #1
 800690c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800690e:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8006912:	460b      	mov	r3, r1
 8006914:	4313      	orrs	r3, r2
 8006916:	d011      	beq.n	800693c <HAL_RCCEx_PeriphCLKConfig+0x11e0>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006918:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800691c:	3308      	adds	r3, #8
 800691e:	2100      	movs	r1, #0
 8006920:	4618      	mov	r0, r3
 8006922:	f000 fb79 	bl	8007018 <RCCEx_PLL2_Config>
 8006926:	4603      	mov	r3, r0
 8006928:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800692c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006930:	2b00      	cmp	r3, #0
 8006932:	d003      	beq.n	800693c <HAL_RCCEx_PeriphCLKConfig+0x11e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006934:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006938:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800693c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006940:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006944:	2100      	movs	r1, #0
 8006946:	6239      	str	r1, [r7, #32]
 8006948:	f003 0302 	and.w	r3, r3, #2
 800694c:	627b      	str	r3, [r7, #36]	@ 0x24
 800694e:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8006952:	460b      	mov	r3, r1
 8006954:	4313      	orrs	r3, r2
 8006956:	d011      	beq.n	800697c <HAL_RCCEx_PeriphCLKConfig+0x1220>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006958:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800695c:	3308      	adds	r3, #8
 800695e:	2101      	movs	r1, #1
 8006960:	4618      	mov	r0, r3
 8006962:	f000 fb59 	bl	8007018 <RCCEx_PLL2_Config>
 8006966:	4603      	mov	r3, r0
 8006968:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800696c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006970:	2b00      	cmp	r3, #0
 8006972:	d003      	beq.n	800697c <HAL_RCCEx_PeriphCLKConfig+0x1220>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006974:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006978:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800697c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006980:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006984:	2100      	movs	r1, #0
 8006986:	61b9      	str	r1, [r7, #24]
 8006988:	f003 0304 	and.w	r3, r3, #4
 800698c:	61fb      	str	r3, [r7, #28]
 800698e:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8006992:	460b      	mov	r3, r1
 8006994:	4313      	orrs	r3, r2
 8006996:	d011      	beq.n	80069bc <HAL_RCCEx_PeriphCLKConfig+0x1260>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006998:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800699c:	3308      	adds	r3, #8
 800699e:	2102      	movs	r1, #2
 80069a0:	4618      	mov	r0, r3
 80069a2:	f000 fb39 	bl	8007018 <RCCEx_PLL2_Config>
 80069a6:	4603      	mov	r3, r0
 80069a8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 80069ac:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80069b0:	2b00      	cmp	r3, #0
 80069b2:	d003      	beq.n	80069bc <HAL_RCCEx_PeriphCLKConfig+0x1260>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80069b4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80069b8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 80069bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80069c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069c4:	2100      	movs	r1, #0
 80069c6:	6139      	str	r1, [r7, #16]
 80069c8:	f003 0308 	and.w	r3, r3, #8
 80069cc:	617b      	str	r3, [r7, #20]
 80069ce:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80069d2:	460b      	mov	r3, r1
 80069d4:	4313      	orrs	r3, r2
 80069d6:	d011      	beq.n	80069fc <HAL_RCCEx_PeriphCLKConfig+0x12a0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80069d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80069dc:	3328      	adds	r3, #40	@ 0x28
 80069de:	2100      	movs	r1, #0
 80069e0:	4618      	mov	r0, r3
 80069e2:	f000 fbcb 	bl	800717c <RCCEx_PLL3_Config>
 80069e6:	4603      	mov	r3, r0
 80069e8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  
    if (ret == HAL_OK)
 80069ec:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	d003      	beq.n	80069fc <HAL_RCCEx_PeriphCLKConfig+0x12a0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80069f4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80069f8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 80069fc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006a00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a04:	2100      	movs	r1, #0
 8006a06:	60b9      	str	r1, [r7, #8]
 8006a08:	f003 0310 	and.w	r3, r3, #16
 8006a0c:	60fb      	str	r3, [r7, #12]
 8006a0e:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8006a12:	460b      	mov	r3, r1
 8006a14:	4313      	orrs	r3, r2
 8006a16:	d011      	beq.n	8006a3c <HAL_RCCEx_PeriphCLKConfig+0x12e0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006a18:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006a1c:	3328      	adds	r3, #40	@ 0x28
 8006a1e:	2101      	movs	r1, #1
 8006a20:	4618      	mov	r0, r3
 8006a22:	f000 fbab 	bl	800717c <RCCEx_PLL3_Config>
 8006a26:	4603      	mov	r3, r0
 8006a28:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8006a2c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d003      	beq.n	8006a3c <HAL_RCCEx_PeriphCLKConfig+0x12e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006a34:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006a38:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8006a3c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006a40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a44:	2100      	movs	r1, #0
 8006a46:	6039      	str	r1, [r7, #0]
 8006a48:	f003 0320 	and.w	r3, r3, #32
 8006a4c:	607b      	str	r3, [r7, #4]
 8006a4e:	e9d7 1200 	ldrd	r1, r2, [r7]
 8006a52:	460b      	mov	r3, r1
 8006a54:	4313      	orrs	r3, r2
 8006a56:	d011      	beq.n	8006a7c <HAL_RCCEx_PeriphCLKConfig+0x1320>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006a58:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006a5c:	3328      	adds	r3, #40	@ 0x28
 8006a5e:	2102      	movs	r1, #2
 8006a60:	4618      	mov	r0, r3
 8006a62:	f000 fb8b 	bl	800717c <RCCEx_PLL3_Config>
 8006a66:	4603      	mov	r3, r0
 8006a68:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8006a6c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006a70:	2b00      	cmp	r3, #0
 8006a72:	d003      	beq.n	8006a7c <HAL_RCCEx_PeriphCLKConfig+0x1320>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006a74:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006a78:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }

  if (status == HAL_OK)
 8006a7c:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	d101      	bne.n	8006a88 <HAL_RCCEx_PeriphCLKConfig+0x132c>
  {
    return HAL_OK;
 8006a84:	2300      	movs	r3, #0
 8006a86:	e000      	b.n	8006a8a <HAL_RCCEx_PeriphCLKConfig+0x132e>
  }
  return HAL_ERROR;
 8006a88:	2301      	movs	r3, #1
}
 8006a8a:	4618      	mov	r0, r3
 8006a8c:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 8006a90:	46bd      	mov	sp, r7
 8006a92:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006a96:	bf00      	nop
 8006a98:	58024400 	.word	0x58024400

08006a9c <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8006a9c:	b580      	push	{r7, lr}
 8006a9e:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8006aa0:	f7fe fe00 	bl	80056a4 <HAL_RCC_GetHCLKFreq>
 8006aa4:	4602      	mov	r2, r0
 8006aa6:	4b06      	ldr	r3, [pc, #24]	@ (8006ac0 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8006aa8:	6a1b      	ldr	r3, [r3, #32]
 8006aaa:	091b      	lsrs	r3, r3, #4
 8006aac:	f003 0307 	and.w	r3, r3, #7
 8006ab0:	4904      	ldr	r1, [pc, #16]	@ (8006ac4 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8006ab2:	5ccb      	ldrb	r3, [r1, r3]
 8006ab4:	f003 031f 	and.w	r3, r3, #31
 8006ab8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8006abc:	4618      	mov	r0, r3
 8006abe:	bd80      	pop	{r7, pc}
 8006ac0:	58024400 	.word	0x58024400
 8006ac4:	0800b418 	.word	0x0800b418

08006ac8 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8006ac8:	b480      	push	{r7}
 8006aca:	b089      	sub	sp, #36	@ 0x24
 8006acc:	af00      	add	r7, sp, #0
 8006ace:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006ad0:	4ba1      	ldr	r3, [pc, #644]	@ (8006d58 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006ad2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ad4:	f003 0303 	and.w	r3, r3, #3
 8006ad8:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8006ada:	4b9f      	ldr	r3, [pc, #636]	@ (8006d58 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006adc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ade:	0b1b      	lsrs	r3, r3, #12
 8006ae0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006ae4:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8006ae6:	4b9c      	ldr	r3, [pc, #624]	@ (8006d58 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006ae8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006aea:	091b      	lsrs	r3, r3, #4
 8006aec:	f003 0301 	and.w	r3, r3, #1
 8006af0:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8006af2:	4b99      	ldr	r3, [pc, #612]	@ (8006d58 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006af4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006af6:	08db      	lsrs	r3, r3, #3
 8006af8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006afc:	693a      	ldr	r2, [r7, #16]
 8006afe:	fb02 f303 	mul.w	r3, r2, r3
 8006b02:	ee07 3a90 	vmov	s15, r3
 8006b06:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006b0a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8006b0e:	697b      	ldr	r3, [r7, #20]
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	f000 8111 	beq.w	8006d38 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8006b16:	69bb      	ldr	r3, [r7, #24]
 8006b18:	2b02      	cmp	r3, #2
 8006b1a:	f000 8083 	beq.w	8006c24 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8006b1e:	69bb      	ldr	r3, [r7, #24]
 8006b20:	2b02      	cmp	r3, #2
 8006b22:	f200 80a1 	bhi.w	8006c68 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8006b26:	69bb      	ldr	r3, [r7, #24]
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d003      	beq.n	8006b34 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8006b2c:	69bb      	ldr	r3, [r7, #24]
 8006b2e:	2b01      	cmp	r3, #1
 8006b30:	d056      	beq.n	8006be0 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8006b32:	e099      	b.n	8006c68 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006b34:	4b88      	ldr	r3, [pc, #544]	@ (8006d58 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	f003 0320 	and.w	r3, r3, #32
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d02d      	beq.n	8006b9c <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006b40:	4b85      	ldr	r3, [pc, #532]	@ (8006d58 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	08db      	lsrs	r3, r3, #3
 8006b46:	f003 0303 	and.w	r3, r3, #3
 8006b4a:	4a84      	ldr	r2, [pc, #528]	@ (8006d5c <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8006b4c:	fa22 f303 	lsr.w	r3, r2, r3
 8006b50:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006b52:	68bb      	ldr	r3, [r7, #8]
 8006b54:	ee07 3a90 	vmov	s15, r3
 8006b58:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006b5c:	697b      	ldr	r3, [r7, #20]
 8006b5e:	ee07 3a90 	vmov	s15, r3
 8006b62:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006b66:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006b6a:	4b7b      	ldr	r3, [pc, #492]	@ (8006d58 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006b6c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b6e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006b72:	ee07 3a90 	vmov	s15, r3
 8006b76:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006b7a:	ed97 6a03 	vldr	s12, [r7, #12]
 8006b7e:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8006d60 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006b82:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006b86:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006b8a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006b8e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006b92:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006b96:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8006b9a:	e087      	b.n	8006cac <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006b9c:	697b      	ldr	r3, [r7, #20]
 8006b9e:	ee07 3a90 	vmov	s15, r3
 8006ba2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006ba6:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8006d64 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8006baa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006bae:	4b6a      	ldr	r3, [pc, #424]	@ (8006d58 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006bb0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006bb2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006bb6:	ee07 3a90 	vmov	s15, r3
 8006bba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006bbe:	ed97 6a03 	vldr	s12, [r7, #12]
 8006bc2:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8006d60 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006bc6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006bca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006bce:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006bd2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006bd6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006bda:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006bde:	e065      	b.n	8006cac <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006be0:	697b      	ldr	r3, [r7, #20]
 8006be2:	ee07 3a90 	vmov	s15, r3
 8006be6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006bea:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8006d68 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8006bee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006bf2:	4b59      	ldr	r3, [pc, #356]	@ (8006d58 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006bf4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006bf6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006bfa:	ee07 3a90 	vmov	s15, r3
 8006bfe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006c02:	ed97 6a03 	vldr	s12, [r7, #12]
 8006c06:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8006d60 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006c0a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006c0e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006c12:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006c16:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006c1a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006c1e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006c22:	e043      	b.n	8006cac <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006c24:	697b      	ldr	r3, [r7, #20]
 8006c26:	ee07 3a90 	vmov	s15, r3
 8006c2a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006c2e:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8006d6c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8006c32:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006c36:	4b48      	ldr	r3, [pc, #288]	@ (8006d58 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006c38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c3a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006c3e:	ee07 3a90 	vmov	s15, r3
 8006c42:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006c46:	ed97 6a03 	vldr	s12, [r7, #12]
 8006c4a:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8006d60 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006c4e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006c52:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006c56:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006c5a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006c5e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006c62:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006c66:	e021      	b.n	8006cac <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006c68:	697b      	ldr	r3, [r7, #20]
 8006c6a:	ee07 3a90 	vmov	s15, r3
 8006c6e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006c72:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8006d68 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8006c76:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006c7a:	4b37      	ldr	r3, [pc, #220]	@ (8006d58 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006c7c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c7e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006c82:	ee07 3a90 	vmov	s15, r3
 8006c86:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006c8a:	ed97 6a03 	vldr	s12, [r7, #12]
 8006c8e:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8006d60 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006c92:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006c96:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006c9a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006c9e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006ca2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006ca6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006caa:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8006cac:	4b2a      	ldr	r3, [pc, #168]	@ (8006d58 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006cae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006cb0:	0a5b      	lsrs	r3, r3, #9
 8006cb2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006cb6:	ee07 3a90 	vmov	s15, r3
 8006cba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006cbe:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006cc2:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006cc6:	edd7 6a07 	vldr	s13, [r7, #28]
 8006cca:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006cce:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006cd2:	ee17 2a90 	vmov	r2, s15
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8006cda:	4b1f      	ldr	r3, [pc, #124]	@ (8006d58 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006cdc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006cde:	0c1b      	lsrs	r3, r3, #16
 8006ce0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006ce4:	ee07 3a90 	vmov	s15, r3
 8006ce8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006cec:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006cf0:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006cf4:	edd7 6a07 	vldr	s13, [r7, #28]
 8006cf8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006cfc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006d00:	ee17 2a90 	vmov	r2, s15
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8006d08:	4b13      	ldr	r3, [pc, #76]	@ (8006d58 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006d0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d0c:	0e1b      	lsrs	r3, r3, #24
 8006d0e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006d12:	ee07 3a90 	vmov	s15, r3
 8006d16:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006d1a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006d1e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006d22:	edd7 6a07 	vldr	s13, [r7, #28]
 8006d26:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006d2a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006d2e:	ee17 2a90 	vmov	r2, s15
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8006d36:	e008      	b.n	8006d4a <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	2200      	movs	r2, #0
 8006d3c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	2200      	movs	r2, #0
 8006d42:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	2200      	movs	r2, #0
 8006d48:	609a      	str	r2, [r3, #8]
}
 8006d4a:	bf00      	nop
 8006d4c:	3724      	adds	r7, #36	@ 0x24
 8006d4e:	46bd      	mov	sp, r7
 8006d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d54:	4770      	bx	lr
 8006d56:	bf00      	nop
 8006d58:	58024400 	.word	0x58024400
 8006d5c:	03d09000 	.word	0x03d09000
 8006d60:	46000000 	.word	0x46000000
 8006d64:	4c742400 	.word	0x4c742400
 8006d68:	4a742400 	.word	0x4a742400
 8006d6c:	4af42400 	.word	0x4af42400

08006d70 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8006d70:	b480      	push	{r7}
 8006d72:	b089      	sub	sp, #36	@ 0x24
 8006d74:	af00      	add	r7, sp, #0
 8006d76:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006d78:	4ba1      	ldr	r3, [pc, #644]	@ (8007000 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006d7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d7c:	f003 0303 	and.w	r3, r3, #3
 8006d80:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8006d82:	4b9f      	ldr	r3, [pc, #636]	@ (8007000 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006d84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d86:	0d1b      	lsrs	r3, r3, #20
 8006d88:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006d8c:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8006d8e:	4b9c      	ldr	r3, [pc, #624]	@ (8007000 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006d90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d92:	0a1b      	lsrs	r3, r3, #8
 8006d94:	f003 0301 	and.w	r3, r3, #1
 8006d98:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8006d9a:	4b99      	ldr	r3, [pc, #612]	@ (8007000 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006d9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006d9e:	08db      	lsrs	r3, r3, #3
 8006da0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006da4:	693a      	ldr	r2, [r7, #16]
 8006da6:	fb02 f303 	mul.w	r3, r2, r3
 8006daa:	ee07 3a90 	vmov	s15, r3
 8006dae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006db2:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8006db6:	697b      	ldr	r3, [r7, #20]
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	f000 8111 	beq.w	8006fe0 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8006dbe:	69bb      	ldr	r3, [r7, #24]
 8006dc0:	2b02      	cmp	r3, #2
 8006dc2:	f000 8083 	beq.w	8006ecc <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8006dc6:	69bb      	ldr	r3, [r7, #24]
 8006dc8:	2b02      	cmp	r3, #2
 8006dca:	f200 80a1 	bhi.w	8006f10 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8006dce:	69bb      	ldr	r3, [r7, #24]
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	d003      	beq.n	8006ddc <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8006dd4:	69bb      	ldr	r3, [r7, #24]
 8006dd6:	2b01      	cmp	r3, #1
 8006dd8:	d056      	beq.n	8006e88 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8006dda:	e099      	b.n	8006f10 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006ddc:	4b88      	ldr	r3, [pc, #544]	@ (8007000 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	f003 0320 	and.w	r3, r3, #32
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d02d      	beq.n	8006e44 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006de8:	4b85      	ldr	r3, [pc, #532]	@ (8007000 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	08db      	lsrs	r3, r3, #3
 8006dee:	f003 0303 	and.w	r3, r3, #3
 8006df2:	4a84      	ldr	r2, [pc, #528]	@ (8007004 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8006df4:	fa22 f303 	lsr.w	r3, r2, r3
 8006df8:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006dfa:	68bb      	ldr	r3, [r7, #8]
 8006dfc:	ee07 3a90 	vmov	s15, r3
 8006e00:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006e04:	697b      	ldr	r3, [r7, #20]
 8006e06:	ee07 3a90 	vmov	s15, r3
 8006e0a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006e0e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006e12:	4b7b      	ldr	r3, [pc, #492]	@ (8007000 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006e14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e16:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006e1a:	ee07 3a90 	vmov	s15, r3
 8006e1e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006e22:	ed97 6a03 	vldr	s12, [r7, #12]
 8006e26:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8007008 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006e2a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006e2e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006e32:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006e36:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006e3a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006e3e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8006e42:	e087      	b.n	8006f54 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006e44:	697b      	ldr	r3, [r7, #20]
 8006e46:	ee07 3a90 	vmov	s15, r3
 8006e4a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006e4e:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800700c <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8006e52:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006e56:	4b6a      	ldr	r3, [pc, #424]	@ (8007000 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006e58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e5a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006e5e:	ee07 3a90 	vmov	s15, r3
 8006e62:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006e66:	ed97 6a03 	vldr	s12, [r7, #12]
 8006e6a:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8007008 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006e6e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006e72:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006e76:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006e7a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006e7e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006e82:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006e86:	e065      	b.n	8006f54 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006e88:	697b      	ldr	r3, [r7, #20]
 8006e8a:	ee07 3a90 	vmov	s15, r3
 8006e8e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006e92:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8007010 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8006e96:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006e9a:	4b59      	ldr	r3, [pc, #356]	@ (8007000 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006e9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e9e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006ea2:	ee07 3a90 	vmov	s15, r3
 8006ea6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006eaa:	ed97 6a03 	vldr	s12, [r7, #12]
 8006eae:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8007008 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006eb2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006eb6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006eba:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006ebe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006ec2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006ec6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006eca:	e043      	b.n	8006f54 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006ecc:	697b      	ldr	r3, [r7, #20]
 8006ece:	ee07 3a90 	vmov	s15, r3
 8006ed2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006ed6:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8007014 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8006eda:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006ede:	4b48      	ldr	r3, [pc, #288]	@ (8007000 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006ee0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ee2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006ee6:	ee07 3a90 	vmov	s15, r3
 8006eea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006eee:	ed97 6a03 	vldr	s12, [r7, #12]
 8006ef2:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8007008 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006ef6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006efa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006efe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006f02:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006f06:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006f0a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006f0e:	e021      	b.n	8006f54 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006f10:	697b      	ldr	r3, [r7, #20]
 8006f12:	ee07 3a90 	vmov	s15, r3
 8006f16:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006f1a:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8007010 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8006f1e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006f22:	4b37      	ldr	r3, [pc, #220]	@ (8007000 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006f24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f26:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006f2a:	ee07 3a90 	vmov	s15, r3
 8006f2e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006f32:	ed97 6a03 	vldr	s12, [r7, #12]
 8006f36:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8007008 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006f3a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006f3e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006f42:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006f46:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006f4a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006f4e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006f52:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8006f54:	4b2a      	ldr	r3, [pc, #168]	@ (8007000 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006f56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f58:	0a5b      	lsrs	r3, r3, #9
 8006f5a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006f5e:	ee07 3a90 	vmov	s15, r3
 8006f62:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006f66:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006f6a:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006f6e:	edd7 6a07 	vldr	s13, [r7, #28]
 8006f72:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006f76:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006f7a:	ee17 2a90 	vmov	r2, s15
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8006f82:	4b1f      	ldr	r3, [pc, #124]	@ (8007000 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006f84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f86:	0c1b      	lsrs	r3, r3, #16
 8006f88:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006f8c:	ee07 3a90 	vmov	s15, r3
 8006f90:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006f94:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006f98:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006f9c:	edd7 6a07 	vldr	s13, [r7, #28]
 8006fa0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006fa4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006fa8:	ee17 2a90 	vmov	r2, s15
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8006fb0:	4b13      	ldr	r3, [pc, #76]	@ (8007000 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006fb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006fb4:	0e1b      	lsrs	r3, r3, #24
 8006fb6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006fba:	ee07 3a90 	vmov	s15, r3
 8006fbe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006fc2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006fc6:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006fca:	edd7 6a07 	vldr	s13, [r7, #28]
 8006fce:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006fd2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006fd6:	ee17 2a90 	vmov	r2, s15
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8006fde:	e008      	b.n	8006ff2 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	2200      	movs	r2, #0
 8006fe4:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	2200      	movs	r2, #0
 8006fea:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	2200      	movs	r2, #0
 8006ff0:	609a      	str	r2, [r3, #8]
}
 8006ff2:	bf00      	nop
 8006ff4:	3724      	adds	r7, #36	@ 0x24
 8006ff6:	46bd      	mov	sp, r7
 8006ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ffc:	4770      	bx	lr
 8006ffe:	bf00      	nop
 8007000:	58024400 	.word	0x58024400
 8007004:	03d09000 	.word	0x03d09000
 8007008:	46000000 	.word	0x46000000
 800700c:	4c742400 	.word	0x4c742400
 8007010:	4a742400 	.word	0x4a742400
 8007014:	4af42400 	.word	0x4af42400

08007018 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8007018:	b580      	push	{r7, lr}
 800701a:	b084      	sub	sp, #16
 800701c:	af00      	add	r7, sp, #0
 800701e:	6078      	str	r0, [r7, #4]
 8007020:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007022:	2300      	movs	r3, #0
 8007024:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007026:	4b53      	ldr	r3, [pc, #332]	@ (8007174 <RCCEx_PLL2_Config+0x15c>)
 8007028:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800702a:	f003 0303 	and.w	r3, r3, #3
 800702e:	2b03      	cmp	r3, #3
 8007030:	d101      	bne.n	8007036 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8007032:	2301      	movs	r3, #1
 8007034:	e099      	b.n	800716a <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8007036:	4b4f      	ldr	r3, [pc, #316]	@ (8007174 <RCCEx_PLL2_Config+0x15c>)
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	4a4e      	ldr	r2, [pc, #312]	@ (8007174 <RCCEx_PLL2_Config+0x15c>)
 800703c:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007040:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007042:	f7fa fa77 	bl	8001534 <HAL_GetTick>
 8007046:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8007048:	e008      	b.n	800705c <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800704a:	f7fa fa73 	bl	8001534 <HAL_GetTick>
 800704e:	4602      	mov	r2, r0
 8007050:	68bb      	ldr	r3, [r7, #8]
 8007052:	1ad3      	subs	r3, r2, r3
 8007054:	2b02      	cmp	r3, #2
 8007056:	d901      	bls.n	800705c <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8007058:	2303      	movs	r3, #3
 800705a:	e086      	b.n	800716a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800705c:	4b45      	ldr	r3, [pc, #276]	@ (8007174 <RCCEx_PLL2_Config+0x15c>)
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007064:	2b00      	cmp	r3, #0
 8007066:	d1f0      	bne.n	800704a <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8007068:	4b42      	ldr	r3, [pc, #264]	@ (8007174 <RCCEx_PLL2_Config+0x15c>)
 800706a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800706c:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	031b      	lsls	r3, r3, #12
 8007076:	493f      	ldr	r1, [pc, #252]	@ (8007174 <RCCEx_PLL2_Config+0x15c>)
 8007078:	4313      	orrs	r3, r2
 800707a:	628b      	str	r3, [r1, #40]	@ 0x28
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	685b      	ldr	r3, [r3, #4]
 8007080:	3b01      	subs	r3, #1
 8007082:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	689b      	ldr	r3, [r3, #8]
 800708a:	3b01      	subs	r3, #1
 800708c:	025b      	lsls	r3, r3, #9
 800708e:	b29b      	uxth	r3, r3
 8007090:	431a      	orrs	r2, r3
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	68db      	ldr	r3, [r3, #12]
 8007096:	3b01      	subs	r3, #1
 8007098:	041b      	lsls	r3, r3, #16
 800709a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800709e:	431a      	orrs	r2, r3
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	691b      	ldr	r3, [r3, #16]
 80070a4:	3b01      	subs	r3, #1
 80070a6:	061b      	lsls	r3, r3, #24
 80070a8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80070ac:	4931      	ldr	r1, [pc, #196]	@ (8007174 <RCCEx_PLL2_Config+0x15c>)
 80070ae:	4313      	orrs	r3, r2
 80070b0:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 80070b2:	4b30      	ldr	r3, [pc, #192]	@ (8007174 <RCCEx_PLL2_Config+0x15c>)
 80070b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80070b6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	695b      	ldr	r3, [r3, #20]
 80070be:	492d      	ldr	r1, [pc, #180]	@ (8007174 <RCCEx_PLL2_Config+0x15c>)
 80070c0:	4313      	orrs	r3, r2
 80070c2:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 80070c4:	4b2b      	ldr	r3, [pc, #172]	@ (8007174 <RCCEx_PLL2_Config+0x15c>)
 80070c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80070c8:	f023 0220 	bic.w	r2, r3, #32
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	699b      	ldr	r3, [r3, #24]
 80070d0:	4928      	ldr	r1, [pc, #160]	@ (8007174 <RCCEx_PLL2_Config+0x15c>)
 80070d2:	4313      	orrs	r3, r2
 80070d4:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 80070d6:	4b27      	ldr	r3, [pc, #156]	@ (8007174 <RCCEx_PLL2_Config+0x15c>)
 80070d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80070da:	4a26      	ldr	r2, [pc, #152]	@ (8007174 <RCCEx_PLL2_Config+0x15c>)
 80070dc:	f023 0310 	bic.w	r3, r3, #16
 80070e0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80070e2:	4b24      	ldr	r3, [pc, #144]	@ (8007174 <RCCEx_PLL2_Config+0x15c>)
 80070e4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80070e6:	4b24      	ldr	r3, [pc, #144]	@ (8007178 <RCCEx_PLL2_Config+0x160>)
 80070e8:	4013      	ands	r3, r2
 80070ea:	687a      	ldr	r2, [r7, #4]
 80070ec:	69d2      	ldr	r2, [r2, #28]
 80070ee:	00d2      	lsls	r2, r2, #3
 80070f0:	4920      	ldr	r1, [pc, #128]	@ (8007174 <RCCEx_PLL2_Config+0x15c>)
 80070f2:	4313      	orrs	r3, r2
 80070f4:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 80070f6:	4b1f      	ldr	r3, [pc, #124]	@ (8007174 <RCCEx_PLL2_Config+0x15c>)
 80070f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80070fa:	4a1e      	ldr	r2, [pc, #120]	@ (8007174 <RCCEx_PLL2_Config+0x15c>)
 80070fc:	f043 0310 	orr.w	r3, r3, #16
 8007100:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8007102:	683b      	ldr	r3, [r7, #0]
 8007104:	2b00      	cmp	r3, #0
 8007106:	d106      	bne.n	8007116 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8007108:	4b1a      	ldr	r3, [pc, #104]	@ (8007174 <RCCEx_PLL2_Config+0x15c>)
 800710a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800710c:	4a19      	ldr	r2, [pc, #100]	@ (8007174 <RCCEx_PLL2_Config+0x15c>)
 800710e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007112:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8007114:	e00f      	b.n	8007136 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8007116:	683b      	ldr	r3, [r7, #0]
 8007118:	2b01      	cmp	r3, #1
 800711a:	d106      	bne.n	800712a <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800711c:	4b15      	ldr	r3, [pc, #84]	@ (8007174 <RCCEx_PLL2_Config+0x15c>)
 800711e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007120:	4a14      	ldr	r2, [pc, #80]	@ (8007174 <RCCEx_PLL2_Config+0x15c>)
 8007122:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007126:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8007128:	e005      	b.n	8007136 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800712a:	4b12      	ldr	r3, [pc, #72]	@ (8007174 <RCCEx_PLL2_Config+0x15c>)
 800712c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800712e:	4a11      	ldr	r2, [pc, #68]	@ (8007174 <RCCEx_PLL2_Config+0x15c>)
 8007130:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8007134:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8007136:	4b0f      	ldr	r3, [pc, #60]	@ (8007174 <RCCEx_PLL2_Config+0x15c>)
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	4a0e      	ldr	r2, [pc, #56]	@ (8007174 <RCCEx_PLL2_Config+0x15c>)
 800713c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8007140:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007142:	f7fa f9f7 	bl	8001534 <HAL_GetTick>
 8007146:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8007148:	e008      	b.n	800715c <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800714a:	f7fa f9f3 	bl	8001534 <HAL_GetTick>
 800714e:	4602      	mov	r2, r0
 8007150:	68bb      	ldr	r3, [r7, #8]
 8007152:	1ad3      	subs	r3, r2, r3
 8007154:	2b02      	cmp	r3, #2
 8007156:	d901      	bls.n	800715c <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8007158:	2303      	movs	r3, #3
 800715a:	e006      	b.n	800716a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800715c:	4b05      	ldr	r3, [pc, #20]	@ (8007174 <RCCEx_PLL2_Config+0x15c>)
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007164:	2b00      	cmp	r3, #0
 8007166:	d0f0      	beq.n	800714a <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8007168:	7bfb      	ldrb	r3, [r7, #15]
}
 800716a:	4618      	mov	r0, r3
 800716c:	3710      	adds	r7, #16
 800716e:	46bd      	mov	sp, r7
 8007170:	bd80      	pop	{r7, pc}
 8007172:	bf00      	nop
 8007174:	58024400 	.word	0x58024400
 8007178:	ffff0007 	.word	0xffff0007

0800717c <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800717c:	b580      	push	{r7, lr}
 800717e:	b084      	sub	sp, #16
 8007180:	af00      	add	r7, sp, #0
 8007182:	6078      	str	r0, [r7, #4]
 8007184:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007186:	2300      	movs	r3, #0
 8007188:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800718a:	4b53      	ldr	r3, [pc, #332]	@ (80072d8 <RCCEx_PLL3_Config+0x15c>)
 800718c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800718e:	f003 0303 	and.w	r3, r3, #3
 8007192:	2b03      	cmp	r3, #3
 8007194:	d101      	bne.n	800719a <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8007196:	2301      	movs	r3, #1
 8007198:	e099      	b.n	80072ce <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800719a:	4b4f      	ldr	r3, [pc, #316]	@ (80072d8 <RCCEx_PLL3_Config+0x15c>)
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	4a4e      	ldr	r2, [pc, #312]	@ (80072d8 <RCCEx_PLL3_Config+0x15c>)
 80071a0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80071a4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80071a6:	f7fa f9c5 	bl	8001534 <HAL_GetTick>
 80071aa:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80071ac:	e008      	b.n	80071c0 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80071ae:	f7fa f9c1 	bl	8001534 <HAL_GetTick>
 80071b2:	4602      	mov	r2, r0
 80071b4:	68bb      	ldr	r3, [r7, #8]
 80071b6:	1ad3      	subs	r3, r2, r3
 80071b8:	2b02      	cmp	r3, #2
 80071ba:	d901      	bls.n	80071c0 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 80071bc:	2303      	movs	r3, #3
 80071be:	e086      	b.n	80072ce <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80071c0:	4b45      	ldr	r3, [pc, #276]	@ (80072d8 <RCCEx_PLL3_Config+0x15c>)
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	d1f0      	bne.n	80071ae <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 80071cc:	4b42      	ldr	r3, [pc, #264]	@ (80072d8 <RCCEx_PLL3_Config+0x15c>)
 80071ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80071d0:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	051b      	lsls	r3, r3, #20
 80071da:	493f      	ldr	r1, [pc, #252]	@ (80072d8 <RCCEx_PLL3_Config+0x15c>)
 80071dc:	4313      	orrs	r3, r2
 80071de:	628b      	str	r3, [r1, #40]	@ 0x28
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	685b      	ldr	r3, [r3, #4]
 80071e4:	3b01      	subs	r3, #1
 80071e6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	689b      	ldr	r3, [r3, #8]
 80071ee:	3b01      	subs	r3, #1
 80071f0:	025b      	lsls	r3, r3, #9
 80071f2:	b29b      	uxth	r3, r3
 80071f4:	431a      	orrs	r2, r3
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	68db      	ldr	r3, [r3, #12]
 80071fa:	3b01      	subs	r3, #1
 80071fc:	041b      	lsls	r3, r3, #16
 80071fe:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8007202:	431a      	orrs	r2, r3
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	691b      	ldr	r3, [r3, #16]
 8007208:	3b01      	subs	r3, #1
 800720a:	061b      	lsls	r3, r3, #24
 800720c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8007210:	4931      	ldr	r1, [pc, #196]	@ (80072d8 <RCCEx_PLL3_Config+0x15c>)
 8007212:	4313      	orrs	r3, r2
 8007214:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8007216:	4b30      	ldr	r3, [pc, #192]	@ (80072d8 <RCCEx_PLL3_Config+0x15c>)
 8007218:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800721a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	695b      	ldr	r3, [r3, #20]
 8007222:	492d      	ldr	r1, [pc, #180]	@ (80072d8 <RCCEx_PLL3_Config+0x15c>)
 8007224:	4313      	orrs	r3, r2
 8007226:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8007228:	4b2b      	ldr	r3, [pc, #172]	@ (80072d8 <RCCEx_PLL3_Config+0x15c>)
 800722a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800722c:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	699b      	ldr	r3, [r3, #24]
 8007234:	4928      	ldr	r1, [pc, #160]	@ (80072d8 <RCCEx_PLL3_Config+0x15c>)
 8007236:	4313      	orrs	r3, r2
 8007238:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800723a:	4b27      	ldr	r3, [pc, #156]	@ (80072d8 <RCCEx_PLL3_Config+0x15c>)
 800723c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800723e:	4a26      	ldr	r2, [pc, #152]	@ (80072d8 <RCCEx_PLL3_Config+0x15c>)
 8007240:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007244:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8007246:	4b24      	ldr	r3, [pc, #144]	@ (80072d8 <RCCEx_PLL3_Config+0x15c>)
 8007248:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800724a:	4b24      	ldr	r3, [pc, #144]	@ (80072dc <RCCEx_PLL3_Config+0x160>)
 800724c:	4013      	ands	r3, r2
 800724e:	687a      	ldr	r2, [r7, #4]
 8007250:	69d2      	ldr	r2, [r2, #28]
 8007252:	00d2      	lsls	r2, r2, #3
 8007254:	4920      	ldr	r1, [pc, #128]	@ (80072d8 <RCCEx_PLL3_Config+0x15c>)
 8007256:	4313      	orrs	r3, r2
 8007258:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800725a:	4b1f      	ldr	r3, [pc, #124]	@ (80072d8 <RCCEx_PLL3_Config+0x15c>)
 800725c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800725e:	4a1e      	ldr	r2, [pc, #120]	@ (80072d8 <RCCEx_PLL3_Config+0x15c>)
 8007260:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007264:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8007266:	683b      	ldr	r3, [r7, #0]
 8007268:	2b00      	cmp	r3, #0
 800726a:	d106      	bne.n	800727a <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800726c:	4b1a      	ldr	r3, [pc, #104]	@ (80072d8 <RCCEx_PLL3_Config+0x15c>)
 800726e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007270:	4a19      	ldr	r2, [pc, #100]	@ (80072d8 <RCCEx_PLL3_Config+0x15c>)
 8007272:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8007276:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8007278:	e00f      	b.n	800729a <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800727a:	683b      	ldr	r3, [r7, #0]
 800727c:	2b01      	cmp	r3, #1
 800727e:	d106      	bne.n	800728e <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8007280:	4b15      	ldr	r3, [pc, #84]	@ (80072d8 <RCCEx_PLL3_Config+0x15c>)
 8007282:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007284:	4a14      	ldr	r2, [pc, #80]	@ (80072d8 <RCCEx_PLL3_Config+0x15c>)
 8007286:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800728a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800728c:	e005      	b.n	800729a <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800728e:	4b12      	ldr	r3, [pc, #72]	@ (80072d8 <RCCEx_PLL3_Config+0x15c>)
 8007290:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007292:	4a11      	ldr	r2, [pc, #68]	@ (80072d8 <RCCEx_PLL3_Config+0x15c>)
 8007294:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007298:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800729a:	4b0f      	ldr	r3, [pc, #60]	@ (80072d8 <RCCEx_PLL3_Config+0x15c>)
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	4a0e      	ldr	r2, [pc, #56]	@ (80072d8 <RCCEx_PLL3_Config+0x15c>)
 80072a0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80072a4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80072a6:	f7fa f945 	bl	8001534 <HAL_GetTick>
 80072aa:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80072ac:	e008      	b.n	80072c0 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80072ae:	f7fa f941 	bl	8001534 <HAL_GetTick>
 80072b2:	4602      	mov	r2, r0
 80072b4:	68bb      	ldr	r3, [r7, #8]
 80072b6:	1ad3      	subs	r3, r2, r3
 80072b8:	2b02      	cmp	r3, #2
 80072ba:	d901      	bls.n	80072c0 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 80072bc:	2303      	movs	r3, #3
 80072be:	e006      	b.n	80072ce <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80072c0:	4b05      	ldr	r3, [pc, #20]	@ (80072d8 <RCCEx_PLL3_Config+0x15c>)
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80072c8:	2b00      	cmp	r3, #0
 80072ca:	d0f0      	beq.n	80072ae <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 80072cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80072ce:	4618      	mov	r0, r3
 80072d0:	3710      	adds	r7, #16
 80072d2:	46bd      	mov	sp, r7
 80072d4:	bd80      	pop	{r7, pc}
 80072d6:	bf00      	nop
 80072d8:	58024400 	.word	0x58024400
 80072dc:	ffff0007 	.word	0xffff0007

080072e0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80072e0:	b580      	push	{r7, lr}
 80072e2:	b082      	sub	sp, #8
 80072e4:	af00      	add	r7, sp, #0
 80072e6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	d101      	bne.n	80072f2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80072ee:	2301      	movs	r3, #1
 80072f0:	e049      	b.n	8007386 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80072f8:	b2db      	uxtb	r3, r3
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	d106      	bne.n	800730c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	2200      	movs	r2, #0
 8007302:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007306:	6878      	ldr	r0, [r7, #4]
 8007308:	f7f9 fcfa 	bl	8000d00 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	2202      	movs	r2, #2
 8007310:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	681a      	ldr	r2, [r3, #0]
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	3304      	adds	r3, #4
 800731c:	4619      	mov	r1, r3
 800731e:	4610      	mov	r0, r2
 8007320:	f000 feb0 	bl	8008084 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	2201      	movs	r2, #1
 8007328:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	2201      	movs	r2, #1
 8007330:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	2201      	movs	r2, #1
 8007338:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	2201      	movs	r2, #1
 8007340:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	2201      	movs	r2, #1
 8007348:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	2201      	movs	r2, #1
 8007350:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	2201      	movs	r2, #1
 8007358:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	2201      	movs	r2, #1
 8007360:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	2201      	movs	r2, #1
 8007368:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	2201      	movs	r2, #1
 8007370:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	2201      	movs	r2, #1
 8007378:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	2201      	movs	r2, #1
 8007380:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007384:	2300      	movs	r3, #0
}
 8007386:	4618      	mov	r0, r3
 8007388:	3708      	adds	r7, #8
 800738a:	46bd      	mov	sp, r7
 800738c:	bd80      	pop	{r7, pc}
	...

08007390 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8007390:	b480      	push	{r7}
 8007392:	b085      	sub	sp, #20
 8007394:	af00      	add	r7, sp, #0
 8007396:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800739e:	b2db      	uxtb	r3, r3
 80073a0:	2b01      	cmp	r3, #1
 80073a2:	d001      	beq.n	80073a8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80073a4:	2301      	movs	r3, #1
 80073a6:	e056      	b.n	8007456 <HAL_TIM_Base_Start+0xc6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	2202      	movs	r2, #2
 80073ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	4a2b      	ldr	r2, [pc, #172]	@ (8007464 <HAL_TIM_Base_Start+0xd4>)
 80073b6:	4293      	cmp	r3, r2
 80073b8:	d02c      	beq.n	8007414 <HAL_TIM_Base_Start+0x84>
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80073c2:	d027      	beq.n	8007414 <HAL_TIM_Base_Start+0x84>
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	4a27      	ldr	r2, [pc, #156]	@ (8007468 <HAL_TIM_Base_Start+0xd8>)
 80073ca:	4293      	cmp	r3, r2
 80073cc:	d022      	beq.n	8007414 <HAL_TIM_Base_Start+0x84>
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	4a26      	ldr	r2, [pc, #152]	@ (800746c <HAL_TIM_Base_Start+0xdc>)
 80073d4:	4293      	cmp	r3, r2
 80073d6:	d01d      	beq.n	8007414 <HAL_TIM_Base_Start+0x84>
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	4a24      	ldr	r2, [pc, #144]	@ (8007470 <HAL_TIM_Base_Start+0xe0>)
 80073de:	4293      	cmp	r3, r2
 80073e0:	d018      	beq.n	8007414 <HAL_TIM_Base_Start+0x84>
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	4a23      	ldr	r2, [pc, #140]	@ (8007474 <HAL_TIM_Base_Start+0xe4>)
 80073e8:	4293      	cmp	r3, r2
 80073ea:	d013      	beq.n	8007414 <HAL_TIM_Base_Start+0x84>
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	4a21      	ldr	r2, [pc, #132]	@ (8007478 <HAL_TIM_Base_Start+0xe8>)
 80073f2:	4293      	cmp	r3, r2
 80073f4:	d00e      	beq.n	8007414 <HAL_TIM_Base_Start+0x84>
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	4a20      	ldr	r2, [pc, #128]	@ (800747c <HAL_TIM_Base_Start+0xec>)
 80073fc:	4293      	cmp	r3, r2
 80073fe:	d009      	beq.n	8007414 <HAL_TIM_Base_Start+0x84>
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	4a1e      	ldr	r2, [pc, #120]	@ (8007480 <HAL_TIM_Base_Start+0xf0>)
 8007406:	4293      	cmp	r3, r2
 8007408:	d004      	beq.n	8007414 <HAL_TIM_Base_Start+0x84>
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	4a1d      	ldr	r2, [pc, #116]	@ (8007484 <HAL_TIM_Base_Start+0xf4>)
 8007410:	4293      	cmp	r3, r2
 8007412:	d115      	bne.n	8007440 <HAL_TIM_Base_Start+0xb0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	689a      	ldr	r2, [r3, #8]
 800741a:	4b1b      	ldr	r3, [pc, #108]	@ (8007488 <HAL_TIM_Base_Start+0xf8>)
 800741c:	4013      	ands	r3, r2
 800741e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	2b06      	cmp	r3, #6
 8007424:	d015      	beq.n	8007452 <HAL_TIM_Base_Start+0xc2>
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800742c:	d011      	beq.n	8007452 <HAL_TIM_Base_Start+0xc2>
    {
      __HAL_TIM_ENABLE(htim);
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	681a      	ldr	r2, [r3, #0]
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	f042 0201 	orr.w	r2, r2, #1
 800743c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800743e:	e008      	b.n	8007452 <HAL_TIM_Base_Start+0xc2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	681a      	ldr	r2, [r3, #0]
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	f042 0201 	orr.w	r2, r2, #1
 800744e:	601a      	str	r2, [r3, #0]
 8007450:	e000      	b.n	8007454 <HAL_TIM_Base_Start+0xc4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007452:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007454:	2300      	movs	r3, #0
}
 8007456:	4618      	mov	r0, r3
 8007458:	3714      	adds	r7, #20
 800745a:	46bd      	mov	sp, r7
 800745c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007460:	4770      	bx	lr
 8007462:	bf00      	nop
 8007464:	40010000 	.word	0x40010000
 8007468:	40000400 	.word	0x40000400
 800746c:	40000800 	.word	0x40000800
 8007470:	40000c00 	.word	0x40000c00
 8007474:	40010400 	.word	0x40010400
 8007478:	40001800 	.word	0x40001800
 800747c:	40014000 	.word	0x40014000
 8007480:	4000e000 	.word	0x4000e000
 8007484:	4000e400 	.word	0x4000e400
 8007488:	00010007 	.word	0x00010007

0800748c <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800748c:	b580      	push	{r7, lr}
 800748e:	b082      	sub	sp, #8
 8007490:	af00      	add	r7, sp, #0
 8007492:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	2b00      	cmp	r3, #0
 8007498:	d101      	bne.n	800749e <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800749a:	2301      	movs	r3, #1
 800749c:	e049      	b.n	8007532 <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80074a4:	b2db      	uxtb	r3, r3
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	d106      	bne.n	80074b8 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	2200      	movs	r2, #0
 80074ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80074b2:	6878      	ldr	r0, [r7, #4]
 80074b4:	f000 f841 	bl	800753a <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	2202      	movs	r2, #2
 80074bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	681a      	ldr	r2, [r3, #0]
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	3304      	adds	r3, #4
 80074c8:	4619      	mov	r1, r3
 80074ca:	4610      	mov	r0, r2
 80074cc:	f000 fdda 	bl	8008084 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	2201      	movs	r2, #1
 80074d4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	2201      	movs	r2, #1
 80074dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	2201      	movs	r2, #1
 80074e4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	2201      	movs	r2, #1
 80074ec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	2201      	movs	r2, #1
 80074f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	2201      	movs	r2, #1
 80074fc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	2201      	movs	r2, #1
 8007504:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	2201      	movs	r2, #1
 800750c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	2201      	movs	r2, #1
 8007514:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	2201      	movs	r2, #1
 800751c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	2201      	movs	r2, #1
 8007524:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	2201      	movs	r2, #1
 800752c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007530:	2300      	movs	r3, #0
}
 8007532:	4618      	mov	r0, r3
 8007534:	3708      	adds	r7, #8
 8007536:	46bd      	mov	sp, r7
 8007538:	bd80      	pop	{r7, pc}

0800753a <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 800753a:	b480      	push	{r7}
 800753c:	b083      	sub	sp, #12
 800753e:	af00      	add	r7, sp, #0
 8007540:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8007542:	bf00      	nop
 8007544:	370c      	adds	r7, #12
 8007546:	46bd      	mov	sp, r7
 8007548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800754c:	4770      	bx	lr
	...

08007550 <HAL_TIM_IC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from TIM peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)
{
 8007550:	b580      	push	{r7, lr}
 8007552:	b086      	sub	sp, #24
 8007554:	af00      	add	r7, sp, #0
 8007556:	60f8      	str	r0, [r7, #12]
 8007558:	60b9      	str	r1, [r7, #8]
 800755a:	607a      	str	r2, [r7, #4]
 800755c:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 800755e:	2300      	movs	r3, #0
 8007560:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8007562:	68bb      	ldr	r3, [r7, #8]
 8007564:	2b00      	cmp	r3, #0
 8007566:	d104      	bne.n	8007572 <HAL_TIM_IC_Start_DMA+0x22>
 8007568:	68fb      	ldr	r3, [r7, #12]
 800756a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800756e:	b2db      	uxtb	r3, r3
 8007570:	e023      	b.n	80075ba <HAL_TIM_IC_Start_DMA+0x6a>
 8007572:	68bb      	ldr	r3, [r7, #8]
 8007574:	2b04      	cmp	r3, #4
 8007576:	d104      	bne.n	8007582 <HAL_TIM_IC_Start_DMA+0x32>
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800757e:	b2db      	uxtb	r3, r3
 8007580:	e01b      	b.n	80075ba <HAL_TIM_IC_Start_DMA+0x6a>
 8007582:	68bb      	ldr	r3, [r7, #8]
 8007584:	2b08      	cmp	r3, #8
 8007586:	d104      	bne.n	8007592 <HAL_TIM_IC_Start_DMA+0x42>
 8007588:	68fb      	ldr	r3, [r7, #12]
 800758a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800758e:	b2db      	uxtb	r3, r3
 8007590:	e013      	b.n	80075ba <HAL_TIM_IC_Start_DMA+0x6a>
 8007592:	68bb      	ldr	r3, [r7, #8]
 8007594:	2b0c      	cmp	r3, #12
 8007596:	d104      	bne.n	80075a2 <HAL_TIM_IC_Start_DMA+0x52>
 8007598:	68fb      	ldr	r3, [r7, #12]
 800759a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800759e:	b2db      	uxtb	r3, r3
 80075a0:	e00b      	b.n	80075ba <HAL_TIM_IC_Start_DMA+0x6a>
 80075a2:	68bb      	ldr	r3, [r7, #8]
 80075a4:	2b10      	cmp	r3, #16
 80075a6:	d104      	bne.n	80075b2 <HAL_TIM_IC_Start_DMA+0x62>
 80075a8:	68fb      	ldr	r3, [r7, #12]
 80075aa:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80075ae:	b2db      	uxtb	r3, r3
 80075b0:	e003      	b.n	80075ba <HAL_TIM_IC_Start_DMA+0x6a>
 80075b2:	68fb      	ldr	r3, [r7, #12]
 80075b4:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80075b8:	b2db      	uxtb	r3, r3
 80075ba:	75bb      	strb	r3, [r7, #22]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80075bc:	68bb      	ldr	r3, [r7, #8]
 80075be:	2b00      	cmp	r3, #0
 80075c0:	d104      	bne.n	80075cc <HAL_TIM_IC_Start_DMA+0x7c>
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80075c8:	b2db      	uxtb	r3, r3
 80075ca:	e013      	b.n	80075f4 <HAL_TIM_IC_Start_DMA+0xa4>
 80075cc:	68bb      	ldr	r3, [r7, #8]
 80075ce:	2b04      	cmp	r3, #4
 80075d0:	d104      	bne.n	80075dc <HAL_TIM_IC_Start_DMA+0x8c>
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80075d8:	b2db      	uxtb	r3, r3
 80075da:	e00b      	b.n	80075f4 <HAL_TIM_IC_Start_DMA+0xa4>
 80075dc:	68bb      	ldr	r3, [r7, #8]
 80075de:	2b08      	cmp	r3, #8
 80075e0:	d104      	bne.n	80075ec <HAL_TIM_IC_Start_DMA+0x9c>
 80075e2:	68fb      	ldr	r3, [r7, #12]
 80075e4:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 80075e8:	b2db      	uxtb	r3, r3
 80075ea:	e003      	b.n	80075f4 <HAL_TIM_IC_Start_DMA+0xa4>
 80075ec:	68fb      	ldr	r3, [r7, #12]
 80075ee:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 80075f2:	b2db      	uxtb	r3, r3
 80075f4:	757b      	strb	r3, [r7, #21]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));
  assert_param(IS_TIM_DMA_CC_INSTANCE(htim->Instance));

  /* Set the TIM channel state */
  if ((channel_state == HAL_TIM_CHANNEL_STATE_BUSY)
 80075f6:	7dbb      	ldrb	r3, [r7, #22]
 80075f8:	2b02      	cmp	r3, #2
 80075fa:	d002      	beq.n	8007602 <HAL_TIM_IC_Start_DMA+0xb2>
      || (complementary_channel_state == HAL_TIM_CHANNEL_STATE_BUSY))
 80075fc:	7d7b      	ldrb	r3, [r7, #21]
 80075fe:	2b02      	cmp	r3, #2
 8007600:	d101      	bne.n	8007606 <HAL_TIM_IC_Start_DMA+0xb6>
  {
    return HAL_BUSY;
 8007602:	2302      	movs	r3, #2
 8007604:	e166      	b.n	80078d4 <HAL_TIM_IC_Start_DMA+0x384>
  }
  else if ((channel_state == HAL_TIM_CHANNEL_STATE_READY)
 8007606:	7dbb      	ldrb	r3, [r7, #22]
 8007608:	2b01      	cmp	r3, #1
 800760a:	d153      	bne.n	80076b4 <HAL_TIM_IC_Start_DMA+0x164>
           && (complementary_channel_state == HAL_TIM_CHANNEL_STATE_READY))
 800760c:	7d7b      	ldrb	r3, [r7, #21]
 800760e:	2b01      	cmp	r3, #1
 8007610:	d150      	bne.n	80076b4 <HAL_TIM_IC_Start_DMA+0x164>
  {
    if ((pData == NULL) || (Length == 0U))
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	2b00      	cmp	r3, #0
 8007616:	d002      	beq.n	800761e <HAL_TIM_IC_Start_DMA+0xce>
 8007618:	887b      	ldrh	r3, [r7, #2]
 800761a:	2b00      	cmp	r3, #0
 800761c:	d101      	bne.n	8007622 <HAL_TIM_IC_Start_DMA+0xd2>
    {
      return HAL_ERROR;
 800761e:	2301      	movs	r3, #1
 8007620:	e158      	b.n	80078d4 <HAL_TIM_IC_Start_DMA+0x384>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007622:	68bb      	ldr	r3, [r7, #8]
 8007624:	2b00      	cmp	r3, #0
 8007626:	d104      	bne.n	8007632 <HAL_TIM_IC_Start_DMA+0xe2>
 8007628:	68fb      	ldr	r3, [r7, #12]
 800762a:	2202      	movs	r2, #2
 800762c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007630:	e023      	b.n	800767a <HAL_TIM_IC_Start_DMA+0x12a>
 8007632:	68bb      	ldr	r3, [r7, #8]
 8007634:	2b04      	cmp	r3, #4
 8007636:	d104      	bne.n	8007642 <HAL_TIM_IC_Start_DMA+0xf2>
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	2202      	movs	r2, #2
 800763c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007640:	e01b      	b.n	800767a <HAL_TIM_IC_Start_DMA+0x12a>
 8007642:	68bb      	ldr	r3, [r7, #8]
 8007644:	2b08      	cmp	r3, #8
 8007646:	d104      	bne.n	8007652 <HAL_TIM_IC_Start_DMA+0x102>
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	2202      	movs	r2, #2
 800764c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007650:	e013      	b.n	800767a <HAL_TIM_IC_Start_DMA+0x12a>
 8007652:	68bb      	ldr	r3, [r7, #8]
 8007654:	2b0c      	cmp	r3, #12
 8007656:	d104      	bne.n	8007662 <HAL_TIM_IC_Start_DMA+0x112>
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	2202      	movs	r2, #2
 800765c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007660:	e00b      	b.n	800767a <HAL_TIM_IC_Start_DMA+0x12a>
 8007662:	68bb      	ldr	r3, [r7, #8]
 8007664:	2b10      	cmp	r3, #16
 8007666:	d104      	bne.n	8007672 <HAL_TIM_IC_Start_DMA+0x122>
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	2202      	movs	r2, #2
 800766c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007670:	e003      	b.n	800767a <HAL_TIM_IC_Start_DMA+0x12a>
 8007672:	68fb      	ldr	r3, [r7, #12]
 8007674:	2202      	movs	r2, #2
 8007676:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800767a:	68bb      	ldr	r3, [r7, #8]
 800767c:	2b00      	cmp	r3, #0
 800767e:	d104      	bne.n	800768a <HAL_TIM_IC_Start_DMA+0x13a>
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	2202      	movs	r2, #2
 8007684:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    if ((pData == NULL) || (Length == 0U))
 8007688:	e016      	b.n	80076b8 <HAL_TIM_IC_Start_DMA+0x168>
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800768a:	68bb      	ldr	r3, [r7, #8]
 800768c:	2b04      	cmp	r3, #4
 800768e:	d104      	bne.n	800769a <HAL_TIM_IC_Start_DMA+0x14a>
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	2202      	movs	r2, #2
 8007694:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    if ((pData == NULL) || (Length == 0U))
 8007698:	e00e      	b.n	80076b8 <HAL_TIM_IC_Start_DMA+0x168>
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800769a:	68bb      	ldr	r3, [r7, #8]
 800769c:	2b08      	cmp	r3, #8
 800769e:	d104      	bne.n	80076aa <HAL_TIM_IC_Start_DMA+0x15a>
 80076a0:	68fb      	ldr	r3, [r7, #12]
 80076a2:	2202      	movs	r2, #2
 80076a4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
    if ((pData == NULL) || (Length == 0U))
 80076a8:	e006      	b.n	80076b8 <HAL_TIM_IC_Start_DMA+0x168>
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80076aa:	68fb      	ldr	r3, [r7, #12]
 80076ac:	2202      	movs	r2, #2
 80076ae:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47
    if ((pData == NULL) || (Length == 0U))
 80076b2:	e001      	b.n	80076b8 <HAL_TIM_IC_Start_DMA+0x168>
    }
  }
  else
  {
    return HAL_ERROR;
 80076b4:	2301      	movs	r3, #1
 80076b6:	e10d      	b.n	80078d4 <HAL_TIM_IC_Start_DMA+0x384>
  }

  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	2201      	movs	r2, #1
 80076be:	68b9      	ldr	r1, [r7, #8]
 80076c0:	4618      	mov	r0, r3
 80076c2:	f000 ff5f 	bl	8008584 <TIM_CCxChannelCmd>

  switch (Channel)
 80076c6:	68bb      	ldr	r3, [r7, #8]
 80076c8:	2b0c      	cmp	r3, #12
 80076ca:	f200 80ad 	bhi.w	8007828 <HAL_TIM_IC_Start_DMA+0x2d8>
 80076ce:	a201      	add	r2, pc, #4	@ (adr r2, 80076d4 <HAL_TIM_IC_Start_DMA+0x184>)
 80076d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80076d4:	08007709 	.word	0x08007709
 80076d8:	08007829 	.word	0x08007829
 80076dc:	08007829 	.word	0x08007829
 80076e0:	08007829 	.word	0x08007829
 80076e4:	08007751 	.word	0x08007751
 80076e8:	08007829 	.word	0x08007829
 80076ec:	08007829 	.word	0x08007829
 80076f0:	08007829 	.word	0x08007829
 80076f4:	08007799 	.word	0x08007799
 80076f8:	08007829 	.word	0x08007829
 80076fc:	08007829 	.word	0x08007829
 8007700:	08007829 	.word	0x08007829
 8007704:	080077e1 	.word	0x080077e1
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800770c:	4a73      	ldr	r2, [pc, #460]	@ (80078dc <HAL_TIM_IC_Start_DMA+0x38c>)
 800770e:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007714:	4a72      	ldr	r2, [pc, #456]	@ (80078e0 <HAL_TIM_IC_Start_DMA+0x390>)
 8007716:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8007718:	68fb      	ldr	r3, [r7, #12]
 800771a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800771c:	4a71      	ldr	r2, [pc, #452]	@ (80078e4 <HAL_TIM_IC_Start_DMA+0x394>)
 800771e:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData,
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	3334      	adds	r3, #52	@ 0x34
 800772a:	4619      	mov	r1, r3
 800772c:	687a      	ldr	r2, [r7, #4]
 800772e:	887b      	ldrh	r3, [r7, #2]
 8007730:	f7fa fbec 	bl	8001f0c <HAL_DMA_Start_IT>
 8007734:	4603      	mov	r3, r0
 8007736:	2b00      	cmp	r3, #0
 8007738:	d001      	beq.n	800773e <HAL_TIM_IC_Start_DMA+0x1ee>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800773a:	2301      	movs	r3, #1
 800773c:	e0ca      	b.n	80078d4 <HAL_TIM_IC_Start_DMA+0x384>
      }
      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 800773e:	68fb      	ldr	r3, [r7, #12]
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	68da      	ldr	r2, [r3, #12]
 8007744:	68fb      	ldr	r3, [r7, #12]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800774c:	60da      	str	r2, [r3, #12]
      break;
 800774e:	e06e      	b.n	800782e <HAL_TIM_IC_Start_DMA+0x2de>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007754:	4a61      	ldr	r2, [pc, #388]	@ (80078dc <HAL_TIM_IC_Start_DMA+0x38c>)
 8007756:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800775c:	4a60      	ldr	r2, [pc, #384]	@ (80078e0 <HAL_TIM_IC_Start_DMA+0x390>)
 800775e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007764:	4a5f      	ldr	r2, [pc, #380]	@ (80078e4 <HAL_TIM_IC_Start_DMA+0x394>)
 8007766:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData,
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 800776c:	68fb      	ldr	r3, [r7, #12]
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	3338      	adds	r3, #56	@ 0x38
 8007772:	4619      	mov	r1, r3
 8007774:	687a      	ldr	r2, [r7, #4]
 8007776:	887b      	ldrh	r3, [r7, #2]
 8007778:	f7fa fbc8 	bl	8001f0c <HAL_DMA_Start_IT>
 800777c:	4603      	mov	r3, r0
 800777e:	2b00      	cmp	r3, #0
 8007780:	d001      	beq.n	8007786 <HAL_TIM_IC_Start_DMA+0x236>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8007782:	2301      	movs	r3, #1
 8007784:	e0a6      	b.n	80078d4 <HAL_TIM_IC_Start_DMA+0x384>
      }
      /* Enable the TIM Capture/Compare 2  DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	68da      	ldr	r2, [r3, #12]
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8007794:	60da      	str	r2, [r3, #12]
      break;
 8007796:	e04a      	b.n	800782e <HAL_TIM_IC_Start_DMA+0x2de>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMACaptureCplt;
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800779c:	4a4f      	ldr	r2, [pc, #316]	@ (80078dc <HAL_TIM_IC_Start_DMA+0x38c>)
 800779e:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 80077a0:	68fb      	ldr	r3, [r7, #12]
 80077a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80077a4:	4a4e      	ldr	r2, [pc, #312]	@ (80078e0 <HAL_TIM_IC_Start_DMA+0x390>)
 80077a6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80077ac:	4a4d      	ldr	r2, [pc, #308]	@ (80078e4 <HAL_TIM_IC_Start_DMA+0x394>)
 80077ae:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)&htim->Instance->CCR3, (uint32_t)pData,
 80077b0:	68fb      	ldr	r3, [r7, #12]
 80077b2:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 80077b4:	68fb      	ldr	r3, [r7, #12]
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	333c      	adds	r3, #60	@ 0x3c
 80077ba:	4619      	mov	r1, r3
 80077bc:	687a      	ldr	r2, [r7, #4]
 80077be:	887b      	ldrh	r3, [r7, #2]
 80077c0:	f7fa fba4 	bl	8001f0c <HAL_DMA_Start_IT>
 80077c4:	4603      	mov	r3, r0
 80077c6:	2b00      	cmp	r3, #0
 80077c8:	d001      	beq.n	80077ce <HAL_TIM_IC_Start_DMA+0x27e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80077ca:	2301      	movs	r3, #1
 80077cc:	e082      	b.n	80078d4 <HAL_TIM_IC_Start_DMA+0x384>
      }
      /* Enable the TIM Capture/Compare 3  DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	68da      	ldr	r2, [r3, #12]
 80077d4:	68fb      	ldr	r3, [r7, #12]
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80077dc:	60da      	str	r2, [r3, #12]
      break;
 80077de:	e026      	b.n	800782e <HAL_TIM_IC_Start_DMA+0x2de>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMACaptureCplt;
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80077e4:	4a3d      	ldr	r2, [pc, #244]	@ (80078dc <HAL_TIM_IC_Start_DMA+0x38c>)
 80077e6:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 80077e8:	68fb      	ldr	r3, [r7, #12]
 80077ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80077ec:	4a3c      	ldr	r2, [pc, #240]	@ (80078e0 <HAL_TIM_IC_Start_DMA+0x390>)
 80077ee:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 80077f0:	68fb      	ldr	r3, [r7, #12]
 80077f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80077f4:	4a3b      	ldr	r2, [pc, #236]	@ (80078e4 <HAL_TIM_IC_Start_DMA+0x394>)
 80077f6:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)&htim->Instance->CCR4, (uint32_t)pData,
 80077f8:	68fb      	ldr	r3, [r7, #12]
 80077fa:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80077fc:	68fb      	ldr	r3, [r7, #12]
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	3340      	adds	r3, #64	@ 0x40
 8007802:	4619      	mov	r1, r3
 8007804:	687a      	ldr	r2, [r7, #4]
 8007806:	887b      	ldrh	r3, [r7, #2]
 8007808:	f7fa fb80 	bl	8001f0c <HAL_DMA_Start_IT>
 800780c:	4603      	mov	r3, r0
 800780e:	2b00      	cmp	r3, #0
 8007810:	d001      	beq.n	8007816 <HAL_TIM_IC_Start_DMA+0x2c6>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8007812:	2301      	movs	r3, #1
 8007814:	e05e      	b.n	80078d4 <HAL_TIM_IC_Start_DMA+0x384>
      }
      /* Enable the TIM Capture/Compare 4  DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8007816:	68fb      	ldr	r3, [r7, #12]
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	68da      	ldr	r2, [r3, #12]
 800781c:	68fb      	ldr	r3, [r7, #12]
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8007824:	60da      	str	r2, [r3, #12]
      break;
 8007826:	e002      	b.n	800782e <HAL_TIM_IC_Start_DMA+0x2de>
    }

    default:
      status = HAL_ERROR;
 8007828:	2301      	movs	r3, #1
 800782a:	75fb      	strb	r3, [r7, #23]
      break;
 800782c:	bf00      	nop
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800782e:	68fb      	ldr	r3, [r7, #12]
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	4a2d      	ldr	r2, [pc, #180]	@ (80078e8 <HAL_TIM_IC_Start_DMA+0x398>)
 8007834:	4293      	cmp	r3, r2
 8007836:	d02c      	beq.n	8007892 <HAL_TIM_IC_Start_DMA+0x342>
 8007838:	68fb      	ldr	r3, [r7, #12]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007840:	d027      	beq.n	8007892 <HAL_TIM_IC_Start_DMA+0x342>
 8007842:	68fb      	ldr	r3, [r7, #12]
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	4a29      	ldr	r2, [pc, #164]	@ (80078ec <HAL_TIM_IC_Start_DMA+0x39c>)
 8007848:	4293      	cmp	r3, r2
 800784a:	d022      	beq.n	8007892 <HAL_TIM_IC_Start_DMA+0x342>
 800784c:	68fb      	ldr	r3, [r7, #12]
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	4a27      	ldr	r2, [pc, #156]	@ (80078f0 <HAL_TIM_IC_Start_DMA+0x3a0>)
 8007852:	4293      	cmp	r3, r2
 8007854:	d01d      	beq.n	8007892 <HAL_TIM_IC_Start_DMA+0x342>
 8007856:	68fb      	ldr	r3, [r7, #12]
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	4a26      	ldr	r2, [pc, #152]	@ (80078f4 <HAL_TIM_IC_Start_DMA+0x3a4>)
 800785c:	4293      	cmp	r3, r2
 800785e:	d018      	beq.n	8007892 <HAL_TIM_IC_Start_DMA+0x342>
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	4a24      	ldr	r2, [pc, #144]	@ (80078f8 <HAL_TIM_IC_Start_DMA+0x3a8>)
 8007866:	4293      	cmp	r3, r2
 8007868:	d013      	beq.n	8007892 <HAL_TIM_IC_Start_DMA+0x342>
 800786a:	68fb      	ldr	r3, [r7, #12]
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	4a23      	ldr	r2, [pc, #140]	@ (80078fc <HAL_TIM_IC_Start_DMA+0x3ac>)
 8007870:	4293      	cmp	r3, r2
 8007872:	d00e      	beq.n	8007892 <HAL_TIM_IC_Start_DMA+0x342>
 8007874:	68fb      	ldr	r3, [r7, #12]
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	4a21      	ldr	r2, [pc, #132]	@ (8007900 <HAL_TIM_IC_Start_DMA+0x3b0>)
 800787a:	4293      	cmp	r3, r2
 800787c:	d009      	beq.n	8007892 <HAL_TIM_IC_Start_DMA+0x342>
 800787e:	68fb      	ldr	r3, [r7, #12]
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	4a20      	ldr	r2, [pc, #128]	@ (8007904 <HAL_TIM_IC_Start_DMA+0x3b4>)
 8007884:	4293      	cmp	r3, r2
 8007886:	d004      	beq.n	8007892 <HAL_TIM_IC_Start_DMA+0x342>
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	4a1e      	ldr	r2, [pc, #120]	@ (8007908 <HAL_TIM_IC_Start_DMA+0x3b8>)
 800788e:	4293      	cmp	r3, r2
 8007890:	d115      	bne.n	80078be <HAL_TIM_IC_Start_DMA+0x36e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007892:	68fb      	ldr	r3, [r7, #12]
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	689a      	ldr	r2, [r3, #8]
 8007898:	4b1c      	ldr	r3, [pc, #112]	@ (800790c <HAL_TIM_IC_Start_DMA+0x3bc>)
 800789a:	4013      	ands	r3, r2
 800789c:	613b      	str	r3, [r7, #16]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800789e:	693b      	ldr	r3, [r7, #16]
 80078a0:	2b06      	cmp	r3, #6
 80078a2:	d015      	beq.n	80078d0 <HAL_TIM_IC_Start_DMA+0x380>
 80078a4:	693b      	ldr	r3, [r7, #16]
 80078a6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80078aa:	d011      	beq.n	80078d0 <HAL_TIM_IC_Start_DMA+0x380>
    {
      __HAL_TIM_ENABLE(htim);
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	681a      	ldr	r2, [r3, #0]
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	f042 0201 	orr.w	r2, r2, #1
 80078ba:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80078bc:	e008      	b.n	80078d0 <HAL_TIM_IC_Start_DMA+0x380>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80078be:	68fb      	ldr	r3, [r7, #12]
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	681a      	ldr	r2, [r3, #0]
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	f042 0201 	orr.w	r2, r2, #1
 80078cc:	601a      	str	r2, [r3, #0]
 80078ce:	e000      	b.n	80078d2 <HAL_TIM_IC_Start_DMA+0x382>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80078d0:	bf00      	nop
  }

  /* Return function status */
  return status;
 80078d2:	7dfb      	ldrb	r3, [r7, #23]
}
 80078d4:	4618      	mov	r0, r3
 80078d6:	3718      	adds	r7, #24
 80078d8:	46bd      	mov	sp, r7
 80078da:	bd80      	pop	{r7, pc}
 80078dc:	08007f53 	.word	0x08007f53
 80078e0:	0800801b 	.word	0x0800801b
 80078e4:	08007ec1 	.word	0x08007ec1
 80078e8:	40010000 	.word	0x40010000
 80078ec:	40000400 	.word	0x40000400
 80078f0:	40000800 	.word	0x40000800
 80078f4:	40000c00 	.word	0x40000c00
 80078f8:	40010400 	.word	0x40010400
 80078fc:	40001800 	.word	0x40001800
 8007900:	40014000 	.word	0x40014000
 8007904:	4000e000 	.word	0x4000e000
 8007908:	4000e400 	.word	0x4000e400
 800790c:	00010007 	.word	0x00010007

08007910 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007910:	b580      	push	{r7, lr}
 8007912:	b084      	sub	sp, #16
 8007914:	af00      	add	r7, sp, #0
 8007916:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	68db      	ldr	r3, [r3, #12]
 800791e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	691b      	ldr	r3, [r3, #16]
 8007926:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8007928:	68bb      	ldr	r3, [r7, #8]
 800792a:	f003 0302 	and.w	r3, r3, #2
 800792e:	2b00      	cmp	r3, #0
 8007930:	d020      	beq.n	8007974 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8007932:	68fb      	ldr	r3, [r7, #12]
 8007934:	f003 0302 	and.w	r3, r3, #2
 8007938:	2b00      	cmp	r3, #0
 800793a:	d01b      	beq.n	8007974 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	681b      	ldr	r3, [r3, #0]
 8007940:	f06f 0202 	mvn.w	r2, #2
 8007944:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	2201      	movs	r2, #1
 800794a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	699b      	ldr	r3, [r3, #24]
 8007952:	f003 0303 	and.w	r3, r3, #3
 8007956:	2b00      	cmp	r3, #0
 8007958:	d003      	beq.n	8007962 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800795a:	6878      	ldr	r0, [r7, #4]
 800795c:	f000 fa7e 	bl	8007e5c <HAL_TIM_IC_CaptureCallback>
 8007960:	e005      	b.n	800796e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007962:	6878      	ldr	r0, [r7, #4]
 8007964:	f000 fa70 	bl	8007e48 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007968:	6878      	ldr	r0, [r7, #4]
 800796a:	f000 fa8b 	bl	8007e84 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	2200      	movs	r2, #0
 8007972:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8007974:	68bb      	ldr	r3, [r7, #8]
 8007976:	f003 0304 	and.w	r3, r3, #4
 800797a:	2b00      	cmp	r3, #0
 800797c:	d020      	beq.n	80079c0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800797e:	68fb      	ldr	r3, [r7, #12]
 8007980:	f003 0304 	and.w	r3, r3, #4
 8007984:	2b00      	cmp	r3, #0
 8007986:	d01b      	beq.n	80079c0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	f06f 0204 	mvn.w	r2, #4
 8007990:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	2202      	movs	r2, #2
 8007996:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	699b      	ldr	r3, [r3, #24]
 800799e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80079a2:	2b00      	cmp	r3, #0
 80079a4:	d003      	beq.n	80079ae <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80079a6:	6878      	ldr	r0, [r7, #4]
 80079a8:	f000 fa58 	bl	8007e5c <HAL_TIM_IC_CaptureCallback>
 80079ac:	e005      	b.n	80079ba <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80079ae:	6878      	ldr	r0, [r7, #4]
 80079b0:	f000 fa4a 	bl	8007e48 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80079b4:	6878      	ldr	r0, [r7, #4]
 80079b6:	f000 fa65 	bl	8007e84 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	2200      	movs	r2, #0
 80079be:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80079c0:	68bb      	ldr	r3, [r7, #8]
 80079c2:	f003 0308 	and.w	r3, r3, #8
 80079c6:	2b00      	cmp	r3, #0
 80079c8:	d020      	beq.n	8007a0c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80079ca:	68fb      	ldr	r3, [r7, #12]
 80079cc:	f003 0308 	and.w	r3, r3, #8
 80079d0:	2b00      	cmp	r3, #0
 80079d2:	d01b      	beq.n	8007a0c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	f06f 0208 	mvn.w	r2, #8
 80079dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	2204      	movs	r2, #4
 80079e2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	69db      	ldr	r3, [r3, #28]
 80079ea:	f003 0303 	and.w	r3, r3, #3
 80079ee:	2b00      	cmp	r3, #0
 80079f0:	d003      	beq.n	80079fa <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80079f2:	6878      	ldr	r0, [r7, #4]
 80079f4:	f000 fa32 	bl	8007e5c <HAL_TIM_IC_CaptureCallback>
 80079f8:	e005      	b.n	8007a06 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80079fa:	6878      	ldr	r0, [r7, #4]
 80079fc:	f000 fa24 	bl	8007e48 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007a00:	6878      	ldr	r0, [r7, #4]
 8007a02:	f000 fa3f 	bl	8007e84 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	2200      	movs	r2, #0
 8007a0a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007a0c:	68bb      	ldr	r3, [r7, #8]
 8007a0e:	f003 0310 	and.w	r3, r3, #16
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	d020      	beq.n	8007a58 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	f003 0310 	and.w	r3, r3, #16
 8007a1c:	2b00      	cmp	r3, #0
 8007a1e:	d01b      	beq.n	8007a58 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	f06f 0210 	mvn.w	r2, #16
 8007a28:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	2208      	movs	r2, #8
 8007a2e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	69db      	ldr	r3, [r3, #28]
 8007a36:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007a3a:	2b00      	cmp	r3, #0
 8007a3c:	d003      	beq.n	8007a46 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007a3e:	6878      	ldr	r0, [r7, #4]
 8007a40:	f000 fa0c 	bl	8007e5c <HAL_TIM_IC_CaptureCallback>
 8007a44:	e005      	b.n	8007a52 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007a46:	6878      	ldr	r0, [r7, #4]
 8007a48:	f000 f9fe 	bl	8007e48 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007a4c:	6878      	ldr	r0, [r7, #4]
 8007a4e:	f000 fa19 	bl	8007e84 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	2200      	movs	r2, #0
 8007a56:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8007a58:	68bb      	ldr	r3, [r7, #8]
 8007a5a:	f003 0301 	and.w	r3, r3, #1
 8007a5e:	2b00      	cmp	r3, #0
 8007a60:	d00c      	beq.n	8007a7c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8007a62:	68fb      	ldr	r3, [r7, #12]
 8007a64:	f003 0301 	and.w	r3, r3, #1
 8007a68:	2b00      	cmp	r3, #0
 8007a6a:	d007      	beq.n	8007a7c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	f06f 0201 	mvn.w	r2, #1
 8007a74:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007a76:	6878      	ldr	r0, [r7, #4]
 8007a78:	f7f9 f8ce 	bl	8000c18 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007a7c:	68bb      	ldr	r3, [r7, #8]
 8007a7e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007a82:	2b00      	cmp	r3, #0
 8007a84:	d104      	bne.n	8007a90 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8007a86:	68bb      	ldr	r3, [r7, #8]
 8007a88:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007a8c:	2b00      	cmp	r3, #0
 8007a8e:	d00c      	beq.n	8007aaa <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007a90:	68fb      	ldr	r3, [r7, #12]
 8007a92:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007a96:	2b00      	cmp	r3, #0
 8007a98:	d007      	beq.n	8007aaa <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8007aa2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007aa4:	6878      	ldr	r0, [r7, #4]
 8007aa6:	f000 fe39 	bl	800871c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8007aaa:	68bb      	ldr	r3, [r7, #8]
 8007aac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007ab0:	2b00      	cmp	r3, #0
 8007ab2:	d00c      	beq.n	8007ace <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007ab4:	68fb      	ldr	r3, [r7, #12]
 8007ab6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007aba:	2b00      	cmp	r3, #0
 8007abc:	d007      	beq.n	8007ace <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8007ac6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8007ac8:	6878      	ldr	r0, [r7, #4]
 8007aca:	f000 fe31 	bl	8008730 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8007ace:	68bb      	ldr	r3, [r7, #8]
 8007ad0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007ad4:	2b00      	cmp	r3, #0
 8007ad6:	d00c      	beq.n	8007af2 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8007ad8:	68fb      	ldr	r3, [r7, #12]
 8007ada:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007ade:	2b00      	cmp	r3, #0
 8007ae0:	d007      	beq.n	8007af2 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8007aea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007aec:	6878      	ldr	r0, [r7, #4]
 8007aee:	f000 f9d3 	bl	8007e98 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8007af2:	68bb      	ldr	r3, [r7, #8]
 8007af4:	f003 0320 	and.w	r3, r3, #32
 8007af8:	2b00      	cmp	r3, #0
 8007afa:	d00c      	beq.n	8007b16 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8007afc:	68fb      	ldr	r3, [r7, #12]
 8007afe:	f003 0320 	and.w	r3, r3, #32
 8007b02:	2b00      	cmp	r3, #0
 8007b04:	d007      	beq.n	8007b16 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	f06f 0220 	mvn.w	r2, #32
 8007b0e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007b10:	6878      	ldr	r0, [r7, #4]
 8007b12:	f000 fdf9 	bl	8008708 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007b16:	bf00      	nop
 8007b18:	3710      	adds	r7, #16
 8007b1a:	46bd      	mov	sp, r7
 8007b1c:	bd80      	pop	{r7, pc}

08007b1e <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8007b1e:	b580      	push	{r7, lr}
 8007b20:	b086      	sub	sp, #24
 8007b22:	af00      	add	r7, sp, #0
 8007b24:	60f8      	str	r0, [r7, #12]
 8007b26:	60b9      	str	r1, [r7, #8]
 8007b28:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007b2a:	2300      	movs	r3, #0
 8007b2c:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007b2e:	68fb      	ldr	r3, [r7, #12]
 8007b30:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007b34:	2b01      	cmp	r3, #1
 8007b36:	d101      	bne.n	8007b3c <HAL_TIM_IC_ConfigChannel+0x1e>
 8007b38:	2302      	movs	r3, #2
 8007b3a:	e088      	b.n	8007c4e <HAL_TIM_IC_ConfigChannel+0x130>
 8007b3c:	68fb      	ldr	r3, [r7, #12]
 8007b3e:	2201      	movs	r2, #1
 8007b40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	d11b      	bne.n	8007b82 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8007b4a:	68fb      	ldr	r3, [r7, #12]
 8007b4c:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8007b4e:	68bb      	ldr	r3, [r7, #8]
 8007b50:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8007b52:	68bb      	ldr	r3, [r7, #8]
 8007b54:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8007b56:	68bb      	ldr	r3, [r7, #8]
 8007b58:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8007b5a:	f000 fb3f 	bl	80081dc <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8007b5e:	68fb      	ldr	r3, [r7, #12]
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	699a      	ldr	r2, [r3, #24]
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	f022 020c 	bic.w	r2, r2, #12
 8007b6c:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8007b6e:	68fb      	ldr	r3, [r7, #12]
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	6999      	ldr	r1, [r3, #24]
 8007b74:	68bb      	ldr	r3, [r7, #8]
 8007b76:	689a      	ldr	r2, [r3, #8]
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	430a      	orrs	r2, r1
 8007b7e:	619a      	str	r2, [r3, #24]
 8007b80:	e060      	b.n	8007c44 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	2b04      	cmp	r3, #4
 8007b86:	d11c      	bne.n	8007bc2 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8007b88:	68fb      	ldr	r3, [r7, #12]
 8007b8a:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8007b8c:	68bb      	ldr	r3, [r7, #8]
 8007b8e:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8007b90:	68bb      	ldr	r3, [r7, #8]
 8007b92:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8007b94:	68bb      	ldr	r3, [r7, #8]
 8007b96:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8007b98:	f000 fbcf 	bl	800833a <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8007b9c:	68fb      	ldr	r3, [r7, #12]
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	699a      	ldr	r2, [r3, #24]
 8007ba2:	68fb      	ldr	r3, [r7, #12]
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8007baa:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8007bac:	68fb      	ldr	r3, [r7, #12]
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	6999      	ldr	r1, [r3, #24]
 8007bb2:	68bb      	ldr	r3, [r7, #8]
 8007bb4:	689b      	ldr	r3, [r3, #8]
 8007bb6:	021a      	lsls	r2, r3, #8
 8007bb8:	68fb      	ldr	r3, [r7, #12]
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	430a      	orrs	r2, r1
 8007bbe:	619a      	str	r2, [r3, #24]
 8007bc0:	e040      	b.n	8007c44 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	2b08      	cmp	r3, #8
 8007bc6:	d11b      	bne.n	8007c00 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8007bcc:	68bb      	ldr	r3, [r7, #8]
 8007bce:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8007bd0:	68bb      	ldr	r3, [r7, #8]
 8007bd2:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8007bd4:	68bb      	ldr	r3, [r7, #8]
 8007bd6:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8007bd8:	f000 fc1c 	bl	8008414 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	69da      	ldr	r2, [r3, #28]
 8007be2:	68fb      	ldr	r3, [r7, #12]
 8007be4:	681b      	ldr	r3, [r3, #0]
 8007be6:	f022 020c 	bic.w	r2, r2, #12
 8007bea:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8007bec:	68fb      	ldr	r3, [r7, #12]
 8007bee:	681b      	ldr	r3, [r3, #0]
 8007bf0:	69d9      	ldr	r1, [r3, #28]
 8007bf2:	68bb      	ldr	r3, [r7, #8]
 8007bf4:	689a      	ldr	r2, [r3, #8]
 8007bf6:	68fb      	ldr	r3, [r7, #12]
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	430a      	orrs	r2, r1
 8007bfc:	61da      	str	r2, [r3, #28]
 8007bfe:	e021      	b.n	8007c44 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	2b0c      	cmp	r3, #12
 8007c04:	d11c      	bne.n	8007c40 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8007c06:	68fb      	ldr	r3, [r7, #12]
 8007c08:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8007c0a:	68bb      	ldr	r3, [r7, #8]
 8007c0c:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8007c0e:	68bb      	ldr	r3, [r7, #8]
 8007c10:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8007c12:	68bb      	ldr	r3, [r7, #8]
 8007c14:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8007c16:	f000 fc39 	bl	800848c <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	69da      	ldr	r2, [r3, #28]
 8007c20:	68fb      	ldr	r3, [r7, #12]
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8007c28:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8007c2a:	68fb      	ldr	r3, [r7, #12]
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	69d9      	ldr	r1, [r3, #28]
 8007c30:	68bb      	ldr	r3, [r7, #8]
 8007c32:	689b      	ldr	r3, [r3, #8]
 8007c34:	021a      	lsls	r2, r3, #8
 8007c36:	68fb      	ldr	r3, [r7, #12]
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	430a      	orrs	r2, r1
 8007c3c:	61da      	str	r2, [r3, #28]
 8007c3e:	e001      	b.n	8007c44 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8007c40:	2301      	movs	r3, #1
 8007c42:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	2200      	movs	r2, #0
 8007c48:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007c4c:	7dfb      	ldrb	r3, [r7, #23]
}
 8007c4e:	4618      	mov	r0, r3
 8007c50:	3718      	adds	r7, #24
 8007c52:	46bd      	mov	sp, r7
 8007c54:	bd80      	pop	{r7, pc}
	...

08007c58 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007c58:	b580      	push	{r7, lr}
 8007c5a:	b084      	sub	sp, #16
 8007c5c:	af00      	add	r7, sp, #0
 8007c5e:	6078      	str	r0, [r7, #4]
 8007c60:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007c62:	2300      	movs	r3, #0
 8007c64:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007c6c:	2b01      	cmp	r3, #1
 8007c6e:	d101      	bne.n	8007c74 <HAL_TIM_ConfigClockSource+0x1c>
 8007c70:	2302      	movs	r3, #2
 8007c72:	e0dc      	b.n	8007e2e <HAL_TIM_ConfigClockSource+0x1d6>
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	2201      	movs	r2, #1
 8007c78:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	2202      	movs	r2, #2
 8007c80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	689b      	ldr	r3, [r3, #8]
 8007c8a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007c8c:	68ba      	ldr	r2, [r7, #8]
 8007c8e:	4b6a      	ldr	r3, [pc, #424]	@ (8007e38 <HAL_TIM_ConfigClockSource+0x1e0>)
 8007c90:	4013      	ands	r3, r2
 8007c92:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007c94:	68bb      	ldr	r3, [r7, #8]
 8007c96:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007c9a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	681b      	ldr	r3, [r3, #0]
 8007ca0:	68ba      	ldr	r2, [r7, #8]
 8007ca2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007ca4:	683b      	ldr	r3, [r7, #0]
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	4a64      	ldr	r2, [pc, #400]	@ (8007e3c <HAL_TIM_ConfigClockSource+0x1e4>)
 8007caa:	4293      	cmp	r3, r2
 8007cac:	f000 80a9 	beq.w	8007e02 <HAL_TIM_ConfigClockSource+0x1aa>
 8007cb0:	4a62      	ldr	r2, [pc, #392]	@ (8007e3c <HAL_TIM_ConfigClockSource+0x1e4>)
 8007cb2:	4293      	cmp	r3, r2
 8007cb4:	f200 80ae 	bhi.w	8007e14 <HAL_TIM_ConfigClockSource+0x1bc>
 8007cb8:	4a61      	ldr	r2, [pc, #388]	@ (8007e40 <HAL_TIM_ConfigClockSource+0x1e8>)
 8007cba:	4293      	cmp	r3, r2
 8007cbc:	f000 80a1 	beq.w	8007e02 <HAL_TIM_ConfigClockSource+0x1aa>
 8007cc0:	4a5f      	ldr	r2, [pc, #380]	@ (8007e40 <HAL_TIM_ConfigClockSource+0x1e8>)
 8007cc2:	4293      	cmp	r3, r2
 8007cc4:	f200 80a6 	bhi.w	8007e14 <HAL_TIM_ConfigClockSource+0x1bc>
 8007cc8:	4a5e      	ldr	r2, [pc, #376]	@ (8007e44 <HAL_TIM_ConfigClockSource+0x1ec>)
 8007cca:	4293      	cmp	r3, r2
 8007ccc:	f000 8099 	beq.w	8007e02 <HAL_TIM_ConfigClockSource+0x1aa>
 8007cd0:	4a5c      	ldr	r2, [pc, #368]	@ (8007e44 <HAL_TIM_ConfigClockSource+0x1ec>)
 8007cd2:	4293      	cmp	r3, r2
 8007cd4:	f200 809e 	bhi.w	8007e14 <HAL_TIM_ConfigClockSource+0x1bc>
 8007cd8:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8007cdc:	f000 8091 	beq.w	8007e02 <HAL_TIM_ConfigClockSource+0x1aa>
 8007ce0:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8007ce4:	f200 8096 	bhi.w	8007e14 <HAL_TIM_ConfigClockSource+0x1bc>
 8007ce8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007cec:	f000 8089 	beq.w	8007e02 <HAL_TIM_ConfigClockSource+0x1aa>
 8007cf0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007cf4:	f200 808e 	bhi.w	8007e14 <HAL_TIM_ConfigClockSource+0x1bc>
 8007cf8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007cfc:	d03e      	beq.n	8007d7c <HAL_TIM_ConfigClockSource+0x124>
 8007cfe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007d02:	f200 8087 	bhi.w	8007e14 <HAL_TIM_ConfigClockSource+0x1bc>
 8007d06:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007d0a:	f000 8086 	beq.w	8007e1a <HAL_TIM_ConfigClockSource+0x1c2>
 8007d0e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007d12:	d87f      	bhi.n	8007e14 <HAL_TIM_ConfigClockSource+0x1bc>
 8007d14:	2b70      	cmp	r3, #112	@ 0x70
 8007d16:	d01a      	beq.n	8007d4e <HAL_TIM_ConfigClockSource+0xf6>
 8007d18:	2b70      	cmp	r3, #112	@ 0x70
 8007d1a:	d87b      	bhi.n	8007e14 <HAL_TIM_ConfigClockSource+0x1bc>
 8007d1c:	2b60      	cmp	r3, #96	@ 0x60
 8007d1e:	d050      	beq.n	8007dc2 <HAL_TIM_ConfigClockSource+0x16a>
 8007d20:	2b60      	cmp	r3, #96	@ 0x60
 8007d22:	d877      	bhi.n	8007e14 <HAL_TIM_ConfigClockSource+0x1bc>
 8007d24:	2b50      	cmp	r3, #80	@ 0x50
 8007d26:	d03c      	beq.n	8007da2 <HAL_TIM_ConfigClockSource+0x14a>
 8007d28:	2b50      	cmp	r3, #80	@ 0x50
 8007d2a:	d873      	bhi.n	8007e14 <HAL_TIM_ConfigClockSource+0x1bc>
 8007d2c:	2b40      	cmp	r3, #64	@ 0x40
 8007d2e:	d058      	beq.n	8007de2 <HAL_TIM_ConfigClockSource+0x18a>
 8007d30:	2b40      	cmp	r3, #64	@ 0x40
 8007d32:	d86f      	bhi.n	8007e14 <HAL_TIM_ConfigClockSource+0x1bc>
 8007d34:	2b30      	cmp	r3, #48	@ 0x30
 8007d36:	d064      	beq.n	8007e02 <HAL_TIM_ConfigClockSource+0x1aa>
 8007d38:	2b30      	cmp	r3, #48	@ 0x30
 8007d3a:	d86b      	bhi.n	8007e14 <HAL_TIM_ConfigClockSource+0x1bc>
 8007d3c:	2b20      	cmp	r3, #32
 8007d3e:	d060      	beq.n	8007e02 <HAL_TIM_ConfigClockSource+0x1aa>
 8007d40:	2b20      	cmp	r3, #32
 8007d42:	d867      	bhi.n	8007e14 <HAL_TIM_ConfigClockSource+0x1bc>
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	d05c      	beq.n	8007e02 <HAL_TIM_ConfigClockSource+0x1aa>
 8007d48:	2b10      	cmp	r3, #16
 8007d4a:	d05a      	beq.n	8007e02 <HAL_TIM_ConfigClockSource+0x1aa>
 8007d4c:	e062      	b.n	8007e14 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007d52:	683b      	ldr	r3, [r7, #0]
 8007d54:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007d56:	683b      	ldr	r3, [r7, #0]
 8007d58:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007d5a:	683b      	ldr	r3, [r7, #0]
 8007d5c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007d5e:	f000 fbf1 	bl	8008544 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	689b      	ldr	r3, [r3, #8]
 8007d68:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007d6a:	68bb      	ldr	r3, [r7, #8]
 8007d6c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8007d70:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	68ba      	ldr	r2, [r7, #8]
 8007d78:	609a      	str	r2, [r3, #8]
      break;
 8007d7a:	e04f      	b.n	8007e1c <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007d80:	683b      	ldr	r3, [r7, #0]
 8007d82:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007d84:	683b      	ldr	r3, [r7, #0]
 8007d86:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007d88:	683b      	ldr	r3, [r7, #0]
 8007d8a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007d8c:	f000 fbda 	bl	8008544 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	689a      	ldr	r2, [r3, #8]
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007d9e:	609a      	str	r2, [r3, #8]
      break;
 8007da0:	e03c      	b.n	8007e1c <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007da6:	683b      	ldr	r3, [r7, #0]
 8007da8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007daa:	683b      	ldr	r3, [r7, #0]
 8007dac:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007dae:	461a      	mov	r2, r3
 8007db0:	f000 fa94 	bl	80082dc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	681b      	ldr	r3, [r3, #0]
 8007db8:	2150      	movs	r1, #80	@ 0x50
 8007dba:	4618      	mov	r0, r3
 8007dbc:	f000 fba4 	bl	8008508 <TIM_ITRx_SetConfig>
      break;
 8007dc0:	e02c      	b.n	8007e1c <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007dc6:	683b      	ldr	r3, [r7, #0]
 8007dc8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007dca:	683b      	ldr	r3, [r7, #0]
 8007dcc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007dce:	461a      	mov	r2, r3
 8007dd0:	f000 faf0 	bl	80083b4 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	2160      	movs	r1, #96	@ 0x60
 8007dda:	4618      	mov	r0, r3
 8007ddc:	f000 fb94 	bl	8008508 <TIM_ITRx_SetConfig>
      break;
 8007de0:	e01c      	b.n	8007e1c <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007de6:	683b      	ldr	r3, [r7, #0]
 8007de8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007dea:	683b      	ldr	r3, [r7, #0]
 8007dec:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007dee:	461a      	mov	r2, r3
 8007df0:	f000 fa74 	bl	80082dc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	2140      	movs	r1, #64	@ 0x40
 8007dfa:	4618      	mov	r0, r3
 8007dfc:	f000 fb84 	bl	8008508 <TIM_ITRx_SetConfig>
      break;
 8007e00:	e00c      	b.n	8007e1c <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	681a      	ldr	r2, [r3, #0]
 8007e06:	683b      	ldr	r3, [r7, #0]
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	4619      	mov	r1, r3
 8007e0c:	4610      	mov	r0, r2
 8007e0e:	f000 fb7b 	bl	8008508 <TIM_ITRx_SetConfig>
      break;
 8007e12:	e003      	b.n	8007e1c <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 8007e14:	2301      	movs	r3, #1
 8007e16:	73fb      	strb	r3, [r7, #15]
      break;
 8007e18:	e000      	b.n	8007e1c <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 8007e1a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	2201      	movs	r2, #1
 8007e20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	2200      	movs	r2, #0
 8007e28:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007e2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e2e:	4618      	mov	r0, r3
 8007e30:	3710      	adds	r7, #16
 8007e32:	46bd      	mov	sp, r7
 8007e34:	bd80      	pop	{r7, pc}
 8007e36:	bf00      	nop
 8007e38:	ffceff88 	.word	0xffceff88
 8007e3c:	00100040 	.word	0x00100040
 8007e40:	00100030 	.word	0x00100030
 8007e44:	00100020 	.word	0x00100020

08007e48 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007e48:	b480      	push	{r7}
 8007e4a:	b083      	sub	sp, #12
 8007e4c:	af00      	add	r7, sp, #0
 8007e4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007e50:	bf00      	nop
 8007e52:	370c      	adds	r7, #12
 8007e54:	46bd      	mov	sp, r7
 8007e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e5a:	4770      	bx	lr

08007e5c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007e5c:	b480      	push	{r7}
 8007e5e:	b083      	sub	sp, #12
 8007e60:	af00      	add	r7, sp, #0
 8007e62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007e64:	bf00      	nop
 8007e66:	370c      	adds	r7, #12
 8007e68:	46bd      	mov	sp, r7
 8007e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e6e:	4770      	bx	lr

08007e70 <HAL_TIM_IC_CaptureHalfCpltCallback>:
  * @brief  Input Capture half complete callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8007e70:	b480      	push	{r7}
 8007e72:	b083      	sub	sp, #12
 8007e74:	af00      	add	r7, sp, #0
 8007e76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
   */
}
 8007e78:	bf00      	nop
 8007e7a:	370c      	adds	r7, #12
 8007e7c:	46bd      	mov	sp, r7
 8007e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e82:	4770      	bx	lr

08007e84 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007e84:	b480      	push	{r7}
 8007e86:	b083      	sub	sp, #12
 8007e88:	af00      	add	r7, sp, #0
 8007e8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007e8c:	bf00      	nop
 8007e8e:	370c      	adds	r7, #12
 8007e90:	46bd      	mov	sp, r7
 8007e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e96:	4770      	bx	lr

08007e98 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007e98:	b480      	push	{r7}
 8007e9a:	b083      	sub	sp, #12
 8007e9c:	af00      	add	r7, sp, #0
 8007e9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007ea0:	bf00      	nop
 8007ea2:	370c      	adds	r7, #12
 8007ea4:	46bd      	mov	sp, r7
 8007ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eaa:	4770      	bx	lr

08007eac <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8007eac:	b480      	push	{r7}
 8007eae:	b083      	sub	sp, #12
 8007eb0:	af00      	add	r7, sp, #0
 8007eb2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8007eb4:	bf00      	nop
 8007eb6:	370c      	adds	r7, #12
 8007eb8:	46bd      	mov	sp, r7
 8007eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ebe:	4770      	bx	lr

08007ec0 <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 8007ec0:	b580      	push	{r7, lr}
 8007ec2:	b084      	sub	sp, #16
 8007ec4:	af00      	add	r7, sp, #0
 8007ec6:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ecc:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8007ece:	68fb      	ldr	r3, [r7, #12]
 8007ed0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ed2:	687a      	ldr	r2, [r7, #4]
 8007ed4:	429a      	cmp	r2, r3
 8007ed6:	d107      	bne.n	8007ee8 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007ed8:	68fb      	ldr	r3, [r7, #12]
 8007eda:	2201      	movs	r2, #1
 8007edc:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007ede:	68fb      	ldr	r3, [r7, #12]
 8007ee0:	2201      	movs	r2, #1
 8007ee2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007ee6:	e02a      	b.n	8007f3e <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8007ee8:	68fb      	ldr	r3, [r7, #12]
 8007eea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007eec:	687a      	ldr	r2, [r7, #4]
 8007eee:	429a      	cmp	r2, r3
 8007ef0:	d107      	bne.n	8007f02 <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007ef2:	68fb      	ldr	r3, [r7, #12]
 8007ef4:	2202      	movs	r2, #2
 8007ef6:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007ef8:	68fb      	ldr	r3, [r7, #12]
 8007efa:	2201      	movs	r2, #1
 8007efc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007f00:	e01d      	b.n	8007f3e <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8007f02:	68fb      	ldr	r3, [r7, #12]
 8007f04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f06:	687a      	ldr	r2, [r7, #4]
 8007f08:	429a      	cmp	r2, r3
 8007f0a:	d107      	bne.n	8007f1c <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007f0c:	68fb      	ldr	r3, [r7, #12]
 8007f0e:	2204      	movs	r2, #4
 8007f10:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8007f12:	68fb      	ldr	r3, [r7, #12]
 8007f14:	2201      	movs	r2, #1
 8007f16:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007f1a:	e010      	b.n	8007f3e <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8007f1c:	68fb      	ldr	r3, [r7, #12]
 8007f1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007f20:	687a      	ldr	r2, [r7, #4]
 8007f22:	429a      	cmp	r2, r3
 8007f24:	d107      	bne.n	8007f36 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007f26:	68fb      	ldr	r3, [r7, #12]
 8007f28:	2208      	movs	r2, #8
 8007f2a:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8007f2c:	68fb      	ldr	r3, [r7, #12]
 8007f2e:	2201      	movs	r2, #1
 8007f30:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007f34:	e003      	b.n	8007f3e <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	2201      	movs	r2, #1
 8007f3a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 8007f3e:	68f8      	ldr	r0, [r7, #12]
 8007f40:	f7ff ffb4 	bl	8007eac <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007f44:	68fb      	ldr	r3, [r7, #12]
 8007f46:	2200      	movs	r2, #0
 8007f48:	771a      	strb	r2, [r3, #28]
}
 8007f4a:	bf00      	nop
 8007f4c:	3710      	adds	r7, #16
 8007f4e:	46bd      	mov	sp, r7
 8007f50:	bd80      	pop	{r7, pc}

08007f52 <TIM_DMACaptureCplt>:
  * @brief  TIM DMA Capture complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMACaptureCplt(DMA_HandleTypeDef *hdma)
{
 8007f52:	b580      	push	{r7, lr}
 8007f54:	b084      	sub	sp, #16
 8007f56:	af00      	add	r7, sp, #0
 8007f58:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f5e:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8007f60:	68fb      	ldr	r3, [r7, #12]
 8007f62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f64:	687a      	ldr	r2, [r7, #4]
 8007f66:	429a      	cmp	r2, r3
 8007f68:	d10f      	bne.n	8007f8a <TIM_DMACaptureCplt+0x38>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007f6a:	68fb      	ldr	r3, [r7, #12]
 8007f6c:	2201      	movs	r2, #1
 8007f6e:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	69db      	ldr	r3, [r3, #28]
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	d146      	bne.n	8008006 <TIM_DMACaptureCplt+0xb4>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007f78:	68fb      	ldr	r3, [r7, #12]
 8007f7a:	2201      	movs	r2, #1
 8007f7c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007f80:	68fb      	ldr	r3, [r7, #12]
 8007f82:	2201      	movs	r2, #1
 8007f84:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007f88:	e03d      	b.n	8008006 <TIM_DMACaptureCplt+0xb4>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8007f8a:	68fb      	ldr	r3, [r7, #12]
 8007f8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f8e:	687a      	ldr	r2, [r7, #4]
 8007f90:	429a      	cmp	r2, r3
 8007f92:	d10f      	bne.n	8007fb4 <TIM_DMACaptureCplt+0x62>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007f94:	68fb      	ldr	r3, [r7, #12]
 8007f96:	2202      	movs	r2, #2
 8007f98:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	69db      	ldr	r3, [r3, #28]
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	d131      	bne.n	8008006 <TIM_DMACaptureCplt+0xb4>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	2201      	movs	r2, #1
 8007fa6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007faa:	68fb      	ldr	r3, [r7, #12]
 8007fac:	2201      	movs	r2, #1
 8007fae:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007fb2:	e028      	b.n	8008006 <TIM_DMACaptureCplt+0xb4>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007fb8:	687a      	ldr	r2, [r7, #4]
 8007fba:	429a      	cmp	r2, r3
 8007fbc:	d10f      	bne.n	8007fde <TIM_DMACaptureCplt+0x8c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007fbe:	68fb      	ldr	r3, [r7, #12]
 8007fc0:	2204      	movs	r2, #4
 8007fc2:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	69db      	ldr	r3, [r3, #28]
 8007fc8:	2b00      	cmp	r3, #0
 8007fca:	d11c      	bne.n	8008006 <TIM_DMACaptureCplt+0xb4>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8007fcc:	68fb      	ldr	r3, [r7, #12]
 8007fce:	2201      	movs	r2, #1
 8007fd0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8007fd4:	68fb      	ldr	r3, [r7, #12]
 8007fd6:	2201      	movs	r2, #1
 8007fd8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007fdc:	e013      	b.n	8008006 <TIM_DMACaptureCplt+0xb4>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8007fde:	68fb      	ldr	r3, [r7, #12]
 8007fe0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007fe2:	687a      	ldr	r2, [r7, #4]
 8007fe4:	429a      	cmp	r2, r3
 8007fe6:	d10e      	bne.n	8008006 <TIM_DMACaptureCplt+0xb4>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007fe8:	68fb      	ldr	r3, [r7, #12]
 8007fea:	2208      	movs	r2, #8
 8007fec:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	69db      	ldr	r3, [r3, #28]
 8007ff2:	2b00      	cmp	r3, #0
 8007ff4:	d107      	bne.n	8008006 <TIM_DMACaptureCplt+0xb4>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8007ff6:	68fb      	ldr	r3, [r7, #12]
 8007ff8:	2201      	movs	r2, #1
 8007ffa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8007ffe:	68fb      	ldr	r3, [r7, #12]
 8008000:	2201      	movs	r2, #1
 8008002:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->IC_CaptureCallback(htim);
#else
  HAL_TIM_IC_CaptureCallback(htim);
 8008006:	68f8      	ldr	r0, [r7, #12]
 8008008:	f7ff ff28 	bl	8007e5c <HAL_TIM_IC_CaptureCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800800c:	68fb      	ldr	r3, [r7, #12]
 800800e:	2200      	movs	r2, #0
 8008010:	771a      	strb	r2, [r3, #28]
}
 8008012:	bf00      	nop
 8008014:	3710      	adds	r7, #16
 8008016:	46bd      	mov	sp, r7
 8008018:	bd80      	pop	{r7, pc}

0800801a <TIM_DMACaptureHalfCplt>:
  * @brief  TIM DMA Capture half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMACaptureHalfCplt(DMA_HandleTypeDef *hdma)
{
 800801a:	b580      	push	{r7, lr}
 800801c:	b084      	sub	sp, #16
 800801e:	af00      	add	r7, sp, #0
 8008020:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008026:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800802c:	687a      	ldr	r2, [r7, #4]
 800802e:	429a      	cmp	r2, r3
 8008030:	d103      	bne.n	800803a <TIM_DMACaptureHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008032:	68fb      	ldr	r3, [r7, #12]
 8008034:	2201      	movs	r2, #1
 8008036:	771a      	strb	r2, [r3, #28]
 8008038:	e019      	b.n	800806e <TIM_DMACaptureHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800803a:	68fb      	ldr	r3, [r7, #12]
 800803c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800803e:	687a      	ldr	r2, [r7, #4]
 8008040:	429a      	cmp	r2, r3
 8008042:	d103      	bne.n	800804c <TIM_DMACaptureHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008044:	68fb      	ldr	r3, [r7, #12]
 8008046:	2202      	movs	r2, #2
 8008048:	771a      	strb	r2, [r3, #28]
 800804a:	e010      	b.n	800806e <TIM_DMACaptureHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800804c:	68fb      	ldr	r3, [r7, #12]
 800804e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008050:	687a      	ldr	r2, [r7, #4]
 8008052:	429a      	cmp	r2, r3
 8008054:	d103      	bne.n	800805e <TIM_DMACaptureHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008056:	68fb      	ldr	r3, [r7, #12]
 8008058:	2204      	movs	r2, #4
 800805a:	771a      	strb	r2, [r3, #28]
 800805c:	e007      	b.n	800806e <TIM_DMACaptureHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800805e:	68fb      	ldr	r3, [r7, #12]
 8008060:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008062:	687a      	ldr	r2, [r7, #4]
 8008064:	429a      	cmp	r2, r3
 8008066:	d102      	bne.n	800806e <TIM_DMACaptureHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008068:	68fb      	ldr	r3, [r7, #12]
 800806a:	2208      	movs	r2, #8
 800806c:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->IC_CaptureHalfCpltCallback(htim);
#else
  HAL_TIM_IC_CaptureHalfCpltCallback(htim);
 800806e:	68f8      	ldr	r0, [r7, #12]
 8008070:	f7ff fefe 	bl	8007e70 <HAL_TIM_IC_CaptureHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008074:	68fb      	ldr	r3, [r7, #12]
 8008076:	2200      	movs	r2, #0
 8008078:	771a      	strb	r2, [r3, #28]
}
 800807a:	bf00      	nop
 800807c:	3710      	adds	r7, #16
 800807e:	46bd      	mov	sp, r7
 8008080:	bd80      	pop	{r7, pc}
	...

08008084 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008084:	b480      	push	{r7}
 8008086:	b085      	sub	sp, #20
 8008088:	af00      	add	r7, sp, #0
 800808a:	6078      	str	r0, [r7, #4]
 800808c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	4a47      	ldr	r2, [pc, #284]	@ (80081b4 <TIM_Base_SetConfig+0x130>)
 8008098:	4293      	cmp	r3, r2
 800809a:	d013      	beq.n	80080c4 <TIM_Base_SetConfig+0x40>
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80080a2:	d00f      	beq.n	80080c4 <TIM_Base_SetConfig+0x40>
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	4a44      	ldr	r2, [pc, #272]	@ (80081b8 <TIM_Base_SetConfig+0x134>)
 80080a8:	4293      	cmp	r3, r2
 80080aa:	d00b      	beq.n	80080c4 <TIM_Base_SetConfig+0x40>
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	4a43      	ldr	r2, [pc, #268]	@ (80081bc <TIM_Base_SetConfig+0x138>)
 80080b0:	4293      	cmp	r3, r2
 80080b2:	d007      	beq.n	80080c4 <TIM_Base_SetConfig+0x40>
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	4a42      	ldr	r2, [pc, #264]	@ (80081c0 <TIM_Base_SetConfig+0x13c>)
 80080b8:	4293      	cmp	r3, r2
 80080ba:	d003      	beq.n	80080c4 <TIM_Base_SetConfig+0x40>
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	4a41      	ldr	r2, [pc, #260]	@ (80081c4 <TIM_Base_SetConfig+0x140>)
 80080c0:	4293      	cmp	r3, r2
 80080c2:	d108      	bne.n	80080d6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80080c4:	68fb      	ldr	r3, [r7, #12]
 80080c6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80080ca:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80080cc:	683b      	ldr	r3, [r7, #0]
 80080ce:	685b      	ldr	r3, [r3, #4]
 80080d0:	68fa      	ldr	r2, [r7, #12]
 80080d2:	4313      	orrs	r3, r2
 80080d4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	4a36      	ldr	r2, [pc, #216]	@ (80081b4 <TIM_Base_SetConfig+0x130>)
 80080da:	4293      	cmp	r3, r2
 80080dc:	d027      	beq.n	800812e <TIM_Base_SetConfig+0xaa>
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80080e4:	d023      	beq.n	800812e <TIM_Base_SetConfig+0xaa>
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	4a33      	ldr	r2, [pc, #204]	@ (80081b8 <TIM_Base_SetConfig+0x134>)
 80080ea:	4293      	cmp	r3, r2
 80080ec:	d01f      	beq.n	800812e <TIM_Base_SetConfig+0xaa>
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	4a32      	ldr	r2, [pc, #200]	@ (80081bc <TIM_Base_SetConfig+0x138>)
 80080f2:	4293      	cmp	r3, r2
 80080f4:	d01b      	beq.n	800812e <TIM_Base_SetConfig+0xaa>
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	4a31      	ldr	r2, [pc, #196]	@ (80081c0 <TIM_Base_SetConfig+0x13c>)
 80080fa:	4293      	cmp	r3, r2
 80080fc:	d017      	beq.n	800812e <TIM_Base_SetConfig+0xaa>
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	4a30      	ldr	r2, [pc, #192]	@ (80081c4 <TIM_Base_SetConfig+0x140>)
 8008102:	4293      	cmp	r3, r2
 8008104:	d013      	beq.n	800812e <TIM_Base_SetConfig+0xaa>
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	4a2f      	ldr	r2, [pc, #188]	@ (80081c8 <TIM_Base_SetConfig+0x144>)
 800810a:	4293      	cmp	r3, r2
 800810c:	d00f      	beq.n	800812e <TIM_Base_SetConfig+0xaa>
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	4a2e      	ldr	r2, [pc, #184]	@ (80081cc <TIM_Base_SetConfig+0x148>)
 8008112:	4293      	cmp	r3, r2
 8008114:	d00b      	beq.n	800812e <TIM_Base_SetConfig+0xaa>
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	4a2d      	ldr	r2, [pc, #180]	@ (80081d0 <TIM_Base_SetConfig+0x14c>)
 800811a:	4293      	cmp	r3, r2
 800811c:	d007      	beq.n	800812e <TIM_Base_SetConfig+0xaa>
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	4a2c      	ldr	r2, [pc, #176]	@ (80081d4 <TIM_Base_SetConfig+0x150>)
 8008122:	4293      	cmp	r3, r2
 8008124:	d003      	beq.n	800812e <TIM_Base_SetConfig+0xaa>
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	4a2b      	ldr	r2, [pc, #172]	@ (80081d8 <TIM_Base_SetConfig+0x154>)
 800812a:	4293      	cmp	r3, r2
 800812c:	d108      	bne.n	8008140 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800812e:	68fb      	ldr	r3, [r7, #12]
 8008130:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008134:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008136:	683b      	ldr	r3, [r7, #0]
 8008138:	68db      	ldr	r3, [r3, #12]
 800813a:	68fa      	ldr	r2, [r7, #12]
 800813c:	4313      	orrs	r3, r2
 800813e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008140:	68fb      	ldr	r3, [r7, #12]
 8008142:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8008146:	683b      	ldr	r3, [r7, #0]
 8008148:	695b      	ldr	r3, [r3, #20]
 800814a:	4313      	orrs	r3, r2
 800814c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800814e:	683b      	ldr	r3, [r7, #0]
 8008150:	689a      	ldr	r2, [r3, #8]
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008156:	683b      	ldr	r3, [r7, #0]
 8008158:	681a      	ldr	r2, [r3, #0]
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	4a14      	ldr	r2, [pc, #80]	@ (80081b4 <TIM_Base_SetConfig+0x130>)
 8008162:	4293      	cmp	r3, r2
 8008164:	d00f      	beq.n	8008186 <TIM_Base_SetConfig+0x102>
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	4a16      	ldr	r2, [pc, #88]	@ (80081c4 <TIM_Base_SetConfig+0x140>)
 800816a:	4293      	cmp	r3, r2
 800816c:	d00b      	beq.n	8008186 <TIM_Base_SetConfig+0x102>
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	4a15      	ldr	r2, [pc, #84]	@ (80081c8 <TIM_Base_SetConfig+0x144>)
 8008172:	4293      	cmp	r3, r2
 8008174:	d007      	beq.n	8008186 <TIM_Base_SetConfig+0x102>
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	4a14      	ldr	r2, [pc, #80]	@ (80081cc <TIM_Base_SetConfig+0x148>)
 800817a:	4293      	cmp	r3, r2
 800817c:	d003      	beq.n	8008186 <TIM_Base_SetConfig+0x102>
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	4a13      	ldr	r2, [pc, #76]	@ (80081d0 <TIM_Base_SetConfig+0x14c>)
 8008182:	4293      	cmp	r3, r2
 8008184:	d103      	bne.n	800818e <TIM_Base_SetConfig+0x10a>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008186:	683b      	ldr	r3, [r7, #0]
 8008188:	691a      	ldr	r2, [r3, #16]
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	f043 0204 	orr.w	r2, r3, #4
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	2201      	movs	r2, #1
 800819e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	68fa      	ldr	r2, [r7, #12]
 80081a4:	601a      	str	r2, [r3, #0]
}
 80081a6:	bf00      	nop
 80081a8:	3714      	adds	r7, #20
 80081aa:	46bd      	mov	sp, r7
 80081ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081b0:	4770      	bx	lr
 80081b2:	bf00      	nop
 80081b4:	40010000 	.word	0x40010000
 80081b8:	40000400 	.word	0x40000400
 80081bc:	40000800 	.word	0x40000800
 80081c0:	40000c00 	.word	0x40000c00
 80081c4:	40010400 	.word	0x40010400
 80081c8:	40014000 	.word	0x40014000
 80081cc:	40014400 	.word	0x40014400
 80081d0:	40014800 	.word	0x40014800
 80081d4:	4000e000 	.word	0x4000e000
 80081d8:	4000e400 	.word	0x4000e400

080081dc <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80081dc:	b480      	push	{r7}
 80081de:	b087      	sub	sp, #28
 80081e0:	af00      	add	r7, sp, #0
 80081e2:	60f8      	str	r0, [r7, #12]
 80081e4:	60b9      	str	r1, [r7, #8]
 80081e6:	607a      	str	r2, [r7, #4]
 80081e8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80081ea:	68fb      	ldr	r3, [r7, #12]
 80081ec:	6a1b      	ldr	r3, [r3, #32]
 80081ee:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80081f0:	68fb      	ldr	r3, [r7, #12]
 80081f2:	6a1b      	ldr	r3, [r3, #32]
 80081f4:	f023 0201 	bic.w	r2, r3, #1
 80081f8:	68fb      	ldr	r3, [r7, #12]
 80081fa:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80081fc:	68fb      	ldr	r3, [r7, #12]
 80081fe:	699b      	ldr	r3, [r3, #24]
 8008200:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8008202:	68fb      	ldr	r3, [r7, #12]
 8008204:	4a2c      	ldr	r2, [pc, #176]	@ (80082b8 <TIM_TI1_SetConfig+0xdc>)
 8008206:	4293      	cmp	r3, r2
 8008208:	d023      	beq.n	8008252 <TIM_TI1_SetConfig+0x76>
 800820a:	68fb      	ldr	r3, [r7, #12]
 800820c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008210:	d01f      	beq.n	8008252 <TIM_TI1_SetConfig+0x76>
 8008212:	68fb      	ldr	r3, [r7, #12]
 8008214:	4a29      	ldr	r2, [pc, #164]	@ (80082bc <TIM_TI1_SetConfig+0xe0>)
 8008216:	4293      	cmp	r3, r2
 8008218:	d01b      	beq.n	8008252 <TIM_TI1_SetConfig+0x76>
 800821a:	68fb      	ldr	r3, [r7, #12]
 800821c:	4a28      	ldr	r2, [pc, #160]	@ (80082c0 <TIM_TI1_SetConfig+0xe4>)
 800821e:	4293      	cmp	r3, r2
 8008220:	d017      	beq.n	8008252 <TIM_TI1_SetConfig+0x76>
 8008222:	68fb      	ldr	r3, [r7, #12]
 8008224:	4a27      	ldr	r2, [pc, #156]	@ (80082c4 <TIM_TI1_SetConfig+0xe8>)
 8008226:	4293      	cmp	r3, r2
 8008228:	d013      	beq.n	8008252 <TIM_TI1_SetConfig+0x76>
 800822a:	68fb      	ldr	r3, [r7, #12]
 800822c:	4a26      	ldr	r2, [pc, #152]	@ (80082c8 <TIM_TI1_SetConfig+0xec>)
 800822e:	4293      	cmp	r3, r2
 8008230:	d00f      	beq.n	8008252 <TIM_TI1_SetConfig+0x76>
 8008232:	68fb      	ldr	r3, [r7, #12]
 8008234:	4a25      	ldr	r2, [pc, #148]	@ (80082cc <TIM_TI1_SetConfig+0xf0>)
 8008236:	4293      	cmp	r3, r2
 8008238:	d00b      	beq.n	8008252 <TIM_TI1_SetConfig+0x76>
 800823a:	68fb      	ldr	r3, [r7, #12]
 800823c:	4a24      	ldr	r2, [pc, #144]	@ (80082d0 <TIM_TI1_SetConfig+0xf4>)
 800823e:	4293      	cmp	r3, r2
 8008240:	d007      	beq.n	8008252 <TIM_TI1_SetConfig+0x76>
 8008242:	68fb      	ldr	r3, [r7, #12]
 8008244:	4a23      	ldr	r2, [pc, #140]	@ (80082d4 <TIM_TI1_SetConfig+0xf8>)
 8008246:	4293      	cmp	r3, r2
 8008248:	d003      	beq.n	8008252 <TIM_TI1_SetConfig+0x76>
 800824a:	68fb      	ldr	r3, [r7, #12]
 800824c:	4a22      	ldr	r2, [pc, #136]	@ (80082d8 <TIM_TI1_SetConfig+0xfc>)
 800824e:	4293      	cmp	r3, r2
 8008250:	d101      	bne.n	8008256 <TIM_TI1_SetConfig+0x7a>
 8008252:	2301      	movs	r3, #1
 8008254:	e000      	b.n	8008258 <TIM_TI1_SetConfig+0x7c>
 8008256:	2300      	movs	r3, #0
 8008258:	2b00      	cmp	r3, #0
 800825a:	d008      	beq.n	800826e <TIM_TI1_SetConfig+0x92>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800825c:	697b      	ldr	r3, [r7, #20]
 800825e:	f023 0303 	bic.w	r3, r3, #3
 8008262:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8008264:	697a      	ldr	r2, [r7, #20]
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	4313      	orrs	r3, r2
 800826a:	617b      	str	r3, [r7, #20]
 800826c:	e003      	b.n	8008276 <TIM_TI1_SetConfig+0x9a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800826e:	697b      	ldr	r3, [r7, #20]
 8008270:	f043 0301 	orr.w	r3, r3, #1
 8008274:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008276:	697b      	ldr	r3, [r7, #20]
 8008278:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800827c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800827e:	683b      	ldr	r3, [r7, #0]
 8008280:	011b      	lsls	r3, r3, #4
 8008282:	b2db      	uxtb	r3, r3
 8008284:	697a      	ldr	r2, [r7, #20]
 8008286:	4313      	orrs	r3, r2
 8008288:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800828a:	693b      	ldr	r3, [r7, #16]
 800828c:	f023 030a 	bic.w	r3, r3, #10
 8008290:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8008292:	68bb      	ldr	r3, [r7, #8]
 8008294:	f003 030a 	and.w	r3, r3, #10
 8008298:	693a      	ldr	r2, [r7, #16]
 800829a:	4313      	orrs	r3, r2
 800829c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800829e:	68fb      	ldr	r3, [r7, #12]
 80082a0:	697a      	ldr	r2, [r7, #20]
 80082a2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80082a4:	68fb      	ldr	r3, [r7, #12]
 80082a6:	693a      	ldr	r2, [r7, #16]
 80082a8:	621a      	str	r2, [r3, #32]
}
 80082aa:	bf00      	nop
 80082ac:	371c      	adds	r7, #28
 80082ae:	46bd      	mov	sp, r7
 80082b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082b4:	4770      	bx	lr
 80082b6:	bf00      	nop
 80082b8:	40010000 	.word	0x40010000
 80082bc:	40000400 	.word	0x40000400
 80082c0:	40000800 	.word	0x40000800
 80082c4:	40000c00 	.word	0x40000c00
 80082c8:	40010400 	.word	0x40010400
 80082cc:	40001800 	.word	0x40001800
 80082d0:	40014000 	.word	0x40014000
 80082d4:	4000e000 	.word	0x4000e000
 80082d8:	4000e400 	.word	0x4000e400

080082dc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80082dc:	b480      	push	{r7}
 80082de:	b087      	sub	sp, #28
 80082e0:	af00      	add	r7, sp, #0
 80082e2:	60f8      	str	r0, [r7, #12]
 80082e4:	60b9      	str	r1, [r7, #8]
 80082e6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80082e8:	68fb      	ldr	r3, [r7, #12]
 80082ea:	6a1b      	ldr	r3, [r3, #32]
 80082ec:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80082ee:	68fb      	ldr	r3, [r7, #12]
 80082f0:	6a1b      	ldr	r3, [r3, #32]
 80082f2:	f023 0201 	bic.w	r2, r3, #1
 80082f6:	68fb      	ldr	r3, [r7, #12]
 80082f8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80082fa:	68fb      	ldr	r3, [r7, #12]
 80082fc:	699b      	ldr	r3, [r3, #24]
 80082fe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008300:	693b      	ldr	r3, [r7, #16]
 8008302:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008306:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	011b      	lsls	r3, r3, #4
 800830c:	693a      	ldr	r2, [r7, #16]
 800830e:	4313      	orrs	r3, r2
 8008310:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008312:	697b      	ldr	r3, [r7, #20]
 8008314:	f023 030a 	bic.w	r3, r3, #10
 8008318:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800831a:	697a      	ldr	r2, [r7, #20]
 800831c:	68bb      	ldr	r3, [r7, #8]
 800831e:	4313      	orrs	r3, r2
 8008320:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008322:	68fb      	ldr	r3, [r7, #12]
 8008324:	693a      	ldr	r2, [r7, #16]
 8008326:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008328:	68fb      	ldr	r3, [r7, #12]
 800832a:	697a      	ldr	r2, [r7, #20]
 800832c:	621a      	str	r2, [r3, #32]
}
 800832e:	bf00      	nop
 8008330:	371c      	adds	r7, #28
 8008332:	46bd      	mov	sp, r7
 8008334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008338:	4770      	bx	lr

0800833a <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800833a:	b480      	push	{r7}
 800833c:	b087      	sub	sp, #28
 800833e:	af00      	add	r7, sp, #0
 8008340:	60f8      	str	r0, [r7, #12]
 8008342:	60b9      	str	r1, [r7, #8]
 8008344:	607a      	str	r2, [r7, #4]
 8008346:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8008348:	68fb      	ldr	r3, [r7, #12]
 800834a:	6a1b      	ldr	r3, [r3, #32]
 800834c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800834e:	68fb      	ldr	r3, [r7, #12]
 8008350:	6a1b      	ldr	r3, [r3, #32]
 8008352:	f023 0210 	bic.w	r2, r3, #16
 8008356:	68fb      	ldr	r3, [r7, #12]
 8008358:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800835a:	68fb      	ldr	r3, [r7, #12]
 800835c:	699b      	ldr	r3, [r3, #24]
 800835e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8008360:	693b      	ldr	r3, [r7, #16]
 8008362:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008366:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	021b      	lsls	r3, r3, #8
 800836c:	693a      	ldr	r2, [r7, #16]
 800836e:	4313      	orrs	r3, r2
 8008370:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008372:	693b      	ldr	r3, [r7, #16]
 8008374:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008378:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800837a:	683b      	ldr	r3, [r7, #0]
 800837c:	031b      	lsls	r3, r3, #12
 800837e:	b29b      	uxth	r3, r3
 8008380:	693a      	ldr	r2, [r7, #16]
 8008382:	4313      	orrs	r3, r2
 8008384:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008386:	697b      	ldr	r3, [r7, #20]
 8008388:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800838c:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800838e:	68bb      	ldr	r3, [r7, #8]
 8008390:	011b      	lsls	r3, r3, #4
 8008392:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8008396:	697a      	ldr	r2, [r7, #20]
 8008398:	4313      	orrs	r3, r2
 800839a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800839c:	68fb      	ldr	r3, [r7, #12]
 800839e:	693a      	ldr	r2, [r7, #16]
 80083a0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80083a2:	68fb      	ldr	r3, [r7, #12]
 80083a4:	697a      	ldr	r2, [r7, #20]
 80083a6:	621a      	str	r2, [r3, #32]
}
 80083a8:	bf00      	nop
 80083aa:	371c      	adds	r7, #28
 80083ac:	46bd      	mov	sp, r7
 80083ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083b2:	4770      	bx	lr

080083b4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80083b4:	b480      	push	{r7}
 80083b6:	b087      	sub	sp, #28
 80083b8:	af00      	add	r7, sp, #0
 80083ba:	60f8      	str	r0, [r7, #12]
 80083bc:	60b9      	str	r1, [r7, #8]
 80083be:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80083c0:	68fb      	ldr	r3, [r7, #12]
 80083c2:	6a1b      	ldr	r3, [r3, #32]
 80083c4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80083c6:	68fb      	ldr	r3, [r7, #12]
 80083c8:	6a1b      	ldr	r3, [r3, #32]
 80083ca:	f023 0210 	bic.w	r2, r3, #16
 80083ce:	68fb      	ldr	r3, [r7, #12]
 80083d0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80083d2:	68fb      	ldr	r3, [r7, #12]
 80083d4:	699b      	ldr	r3, [r3, #24]
 80083d6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80083d8:	693b      	ldr	r3, [r7, #16]
 80083da:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80083de:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	031b      	lsls	r3, r3, #12
 80083e4:	693a      	ldr	r2, [r7, #16]
 80083e6:	4313      	orrs	r3, r2
 80083e8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80083ea:	697b      	ldr	r3, [r7, #20]
 80083ec:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80083f0:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80083f2:	68bb      	ldr	r3, [r7, #8]
 80083f4:	011b      	lsls	r3, r3, #4
 80083f6:	697a      	ldr	r2, [r7, #20]
 80083f8:	4313      	orrs	r3, r2
 80083fa:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80083fc:	68fb      	ldr	r3, [r7, #12]
 80083fe:	693a      	ldr	r2, [r7, #16]
 8008400:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008402:	68fb      	ldr	r3, [r7, #12]
 8008404:	697a      	ldr	r2, [r7, #20]
 8008406:	621a      	str	r2, [r3, #32]
}
 8008408:	bf00      	nop
 800840a:	371c      	adds	r7, #28
 800840c:	46bd      	mov	sp, r7
 800840e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008412:	4770      	bx	lr

08008414 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008414:	b480      	push	{r7}
 8008416:	b087      	sub	sp, #28
 8008418:	af00      	add	r7, sp, #0
 800841a:	60f8      	str	r0, [r7, #12]
 800841c:	60b9      	str	r1, [r7, #8]
 800841e:	607a      	str	r2, [r7, #4]
 8008420:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8008422:	68fb      	ldr	r3, [r7, #12]
 8008424:	6a1b      	ldr	r3, [r3, #32]
 8008426:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008428:	68fb      	ldr	r3, [r7, #12]
 800842a:	6a1b      	ldr	r3, [r3, #32]
 800842c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8008430:	68fb      	ldr	r3, [r7, #12]
 8008432:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8008434:	68fb      	ldr	r3, [r7, #12]
 8008436:	69db      	ldr	r3, [r3, #28]
 8008438:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800843a:	693b      	ldr	r3, [r7, #16]
 800843c:	f023 0303 	bic.w	r3, r3, #3
 8008440:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8008442:	693a      	ldr	r2, [r7, #16]
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	4313      	orrs	r3, r2
 8008448:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800844a:	693b      	ldr	r3, [r7, #16]
 800844c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008450:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8008452:	683b      	ldr	r3, [r7, #0]
 8008454:	011b      	lsls	r3, r3, #4
 8008456:	b2db      	uxtb	r3, r3
 8008458:	693a      	ldr	r2, [r7, #16]
 800845a:	4313      	orrs	r3, r2
 800845c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800845e:	697b      	ldr	r3, [r7, #20]
 8008460:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8008464:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8008466:	68bb      	ldr	r3, [r7, #8]
 8008468:	021b      	lsls	r3, r3, #8
 800846a:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 800846e:	697a      	ldr	r2, [r7, #20]
 8008470:	4313      	orrs	r3, r2
 8008472:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8008474:	68fb      	ldr	r3, [r7, #12]
 8008476:	693a      	ldr	r2, [r7, #16]
 8008478:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800847a:	68fb      	ldr	r3, [r7, #12]
 800847c:	697a      	ldr	r2, [r7, #20]
 800847e:	621a      	str	r2, [r3, #32]
}
 8008480:	bf00      	nop
 8008482:	371c      	adds	r7, #28
 8008484:	46bd      	mov	sp, r7
 8008486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800848a:	4770      	bx	lr

0800848c <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800848c:	b480      	push	{r7}
 800848e:	b087      	sub	sp, #28
 8008490:	af00      	add	r7, sp, #0
 8008492:	60f8      	str	r0, [r7, #12]
 8008494:	60b9      	str	r1, [r7, #8]
 8008496:	607a      	str	r2, [r7, #4]
 8008498:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 800849a:	68fb      	ldr	r3, [r7, #12]
 800849c:	6a1b      	ldr	r3, [r3, #32]
 800849e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80084a0:	68fb      	ldr	r3, [r7, #12]
 80084a2:	6a1b      	ldr	r3, [r3, #32]
 80084a4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80084a8:	68fb      	ldr	r3, [r7, #12]
 80084aa:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80084ac:	68fb      	ldr	r3, [r7, #12]
 80084ae:	69db      	ldr	r3, [r3, #28]
 80084b0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80084b2:	693b      	ldr	r3, [r7, #16]
 80084b4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80084b8:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	021b      	lsls	r3, r3, #8
 80084be:	693a      	ldr	r2, [r7, #16]
 80084c0:	4313      	orrs	r3, r2
 80084c2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80084c4:	693b      	ldr	r3, [r7, #16]
 80084c6:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80084ca:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80084cc:	683b      	ldr	r3, [r7, #0]
 80084ce:	031b      	lsls	r3, r3, #12
 80084d0:	b29b      	uxth	r3, r3
 80084d2:	693a      	ldr	r2, [r7, #16]
 80084d4:	4313      	orrs	r3, r2
 80084d6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 80084d8:	697b      	ldr	r3, [r7, #20]
 80084da:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 80084de:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 80084e0:	68bb      	ldr	r3, [r7, #8]
 80084e2:	031b      	lsls	r3, r3, #12
 80084e4:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 80084e8:	697a      	ldr	r2, [r7, #20]
 80084ea:	4313      	orrs	r3, r2
 80084ec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80084ee:	68fb      	ldr	r3, [r7, #12]
 80084f0:	693a      	ldr	r2, [r7, #16]
 80084f2:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80084f4:	68fb      	ldr	r3, [r7, #12]
 80084f6:	697a      	ldr	r2, [r7, #20]
 80084f8:	621a      	str	r2, [r3, #32]
}
 80084fa:	bf00      	nop
 80084fc:	371c      	adds	r7, #28
 80084fe:	46bd      	mov	sp, r7
 8008500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008504:	4770      	bx	lr
	...

08008508 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008508:	b480      	push	{r7}
 800850a:	b085      	sub	sp, #20
 800850c:	af00      	add	r7, sp, #0
 800850e:	6078      	str	r0, [r7, #4]
 8008510:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	689b      	ldr	r3, [r3, #8]
 8008516:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008518:	68fa      	ldr	r2, [r7, #12]
 800851a:	4b09      	ldr	r3, [pc, #36]	@ (8008540 <TIM_ITRx_SetConfig+0x38>)
 800851c:	4013      	ands	r3, r2
 800851e:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008520:	683a      	ldr	r2, [r7, #0]
 8008522:	68fb      	ldr	r3, [r7, #12]
 8008524:	4313      	orrs	r3, r2
 8008526:	f043 0307 	orr.w	r3, r3, #7
 800852a:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	68fa      	ldr	r2, [r7, #12]
 8008530:	609a      	str	r2, [r3, #8]
}
 8008532:	bf00      	nop
 8008534:	3714      	adds	r7, #20
 8008536:	46bd      	mov	sp, r7
 8008538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800853c:	4770      	bx	lr
 800853e:	bf00      	nop
 8008540:	ffcfff8f 	.word	0xffcfff8f

08008544 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008544:	b480      	push	{r7}
 8008546:	b087      	sub	sp, #28
 8008548:	af00      	add	r7, sp, #0
 800854a:	60f8      	str	r0, [r7, #12]
 800854c:	60b9      	str	r1, [r7, #8]
 800854e:	607a      	str	r2, [r7, #4]
 8008550:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008552:	68fb      	ldr	r3, [r7, #12]
 8008554:	689b      	ldr	r3, [r3, #8]
 8008556:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008558:	697b      	ldr	r3, [r7, #20]
 800855a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800855e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008560:	683b      	ldr	r3, [r7, #0]
 8008562:	021a      	lsls	r2, r3, #8
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	431a      	orrs	r2, r3
 8008568:	68bb      	ldr	r3, [r7, #8]
 800856a:	4313      	orrs	r3, r2
 800856c:	697a      	ldr	r2, [r7, #20]
 800856e:	4313      	orrs	r3, r2
 8008570:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008572:	68fb      	ldr	r3, [r7, #12]
 8008574:	697a      	ldr	r2, [r7, #20]
 8008576:	609a      	str	r2, [r3, #8]
}
 8008578:	bf00      	nop
 800857a:	371c      	adds	r7, #28
 800857c:	46bd      	mov	sp, r7
 800857e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008582:	4770      	bx	lr

08008584 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008584:	b480      	push	{r7}
 8008586:	b087      	sub	sp, #28
 8008588:	af00      	add	r7, sp, #0
 800858a:	60f8      	str	r0, [r7, #12]
 800858c:	60b9      	str	r1, [r7, #8]
 800858e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008590:	68bb      	ldr	r3, [r7, #8]
 8008592:	f003 031f 	and.w	r3, r3, #31
 8008596:	2201      	movs	r2, #1
 8008598:	fa02 f303 	lsl.w	r3, r2, r3
 800859c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800859e:	68fb      	ldr	r3, [r7, #12]
 80085a0:	6a1a      	ldr	r2, [r3, #32]
 80085a2:	697b      	ldr	r3, [r7, #20]
 80085a4:	43db      	mvns	r3, r3
 80085a6:	401a      	ands	r2, r3
 80085a8:	68fb      	ldr	r3, [r7, #12]
 80085aa:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80085ac:	68fb      	ldr	r3, [r7, #12]
 80085ae:	6a1a      	ldr	r2, [r3, #32]
 80085b0:	68bb      	ldr	r3, [r7, #8]
 80085b2:	f003 031f 	and.w	r3, r3, #31
 80085b6:	6879      	ldr	r1, [r7, #4]
 80085b8:	fa01 f303 	lsl.w	r3, r1, r3
 80085bc:	431a      	orrs	r2, r3
 80085be:	68fb      	ldr	r3, [r7, #12]
 80085c0:	621a      	str	r2, [r3, #32]
}
 80085c2:	bf00      	nop
 80085c4:	371c      	adds	r7, #28
 80085c6:	46bd      	mov	sp, r7
 80085c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085cc:	4770      	bx	lr
	...

080085d0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80085d0:	b480      	push	{r7}
 80085d2:	b085      	sub	sp, #20
 80085d4:	af00      	add	r7, sp, #0
 80085d6:	6078      	str	r0, [r7, #4]
 80085d8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80085e0:	2b01      	cmp	r3, #1
 80085e2:	d101      	bne.n	80085e8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80085e4:	2302      	movs	r3, #2
 80085e6:	e077      	b.n	80086d8 <HAL_TIMEx_MasterConfigSynchronization+0x108>
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	2201      	movs	r2, #1
 80085ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	2202      	movs	r2, #2
 80085f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	685b      	ldr	r3, [r3, #4]
 80085fe:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	681b      	ldr	r3, [r3, #0]
 8008604:	689b      	ldr	r3, [r3, #8]
 8008606:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	681b      	ldr	r3, [r3, #0]
 800860c:	4a35      	ldr	r2, [pc, #212]	@ (80086e4 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800860e:	4293      	cmp	r3, r2
 8008610:	d004      	beq.n	800861c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	681b      	ldr	r3, [r3, #0]
 8008616:	4a34      	ldr	r2, [pc, #208]	@ (80086e8 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8008618:	4293      	cmp	r3, r2
 800861a:	d108      	bne.n	800862e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800861c:	68fb      	ldr	r3, [r7, #12]
 800861e:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8008622:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8008624:	683b      	ldr	r3, [r7, #0]
 8008626:	685b      	ldr	r3, [r3, #4]
 8008628:	68fa      	ldr	r2, [r7, #12]
 800862a:	4313      	orrs	r3, r2
 800862c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800862e:	68fb      	ldr	r3, [r7, #12]
 8008630:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008634:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008636:	683b      	ldr	r3, [r7, #0]
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	68fa      	ldr	r2, [r7, #12]
 800863c:	4313      	orrs	r3, r2
 800863e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	68fa      	ldr	r2, [r7, #12]
 8008646:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	4a25      	ldr	r2, [pc, #148]	@ (80086e4 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800864e:	4293      	cmp	r3, r2
 8008650:	d02c      	beq.n	80086ac <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	681b      	ldr	r3, [r3, #0]
 8008656:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800865a:	d027      	beq.n	80086ac <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	4a22      	ldr	r2, [pc, #136]	@ (80086ec <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8008662:	4293      	cmp	r3, r2
 8008664:	d022      	beq.n	80086ac <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	681b      	ldr	r3, [r3, #0]
 800866a:	4a21      	ldr	r2, [pc, #132]	@ (80086f0 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800866c:	4293      	cmp	r3, r2
 800866e:	d01d      	beq.n	80086ac <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	681b      	ldr	r3, [r3, #0]
 8008674:	4a1f      	ldr	r2, [pc, #124]	@ (80086f4 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8008676:	4293      	cmp	r3, r2
 8008678:	d018      	beq.n	80086ac <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	4a1a      	ldr	r2, [pc, #104]	@ (80086e8 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8008680:	4293      	cmp	r3, r2
 8008682:	d013      	beq.n	80086ac <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	4a1b      	ldr	r2, [pc, #108]	@ (80086f8 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800868a:	4293      	cmp	r3, r2
 800868c:	d00e      	beq.n	80086ac <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	4a1a      	ldr	r2, [pc, #104]	@ (80086fc <HAL_TIMEx_MasterConfigSynchronization+0x12c>)
 8008694:	4293      	cmp	r3, r2
 8008696:	d009      	beq.n	80086ac <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	4a18      	ldr	r2, [pc, #96]	@ (8008700 <HAL_TIMEx_MasterConfigSynchronization+0x130>)
 800869e:	4293      	cmp	r3, r2
 80086a0:	d004      	beq.n	80086ac <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	681b      	ldr	r3, [r3, #0]
 80086a6:	4a17      	ldr	r2, [pc, #92]	@ (8008704 <HAL_TIMEx_MasterConfigSynchronization+0x134>)
 80086a8:	4293      	cmp	r3, r2
 80086aa:	d10c      	bne.n	80086c6 <HAL_TIMEx_MasterConfigSynchronization+0xf6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80086ac:	68bb      	ldr	r3, [r7, #8]
 80086ae:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80086b2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80086b4:	683b      	ldr	r3, [r7, #0]
 80086b6:	689b      	ldr	r3, [r3, #8]
 80086b8:	68ba      	ldr	r2, [r7, #8]
 80086ba:	4313      	orrs	r3, r2
 80086bc:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	681b      	ldr	r3, [r3, #0]
 80086c2:	68ba      	ldr	r2, [r7, #8]
 80086c4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	2201      	movs	r2, #1
 80086ca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	2200      	movs	r2, #0
 80086d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80086d6:	2300      	movs	r3, #0
}
 80086d8:	4618      	mov	r0, r3
 80086da:	3714      	adds	r7, #20
 80086dc:	46bd      	mov	sp, r7
 80086de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086e2:	4770      	bx	lr
 80086e4:	40010000 	.word	0x40010000
 80086e8:	40010400 	.word	0x40010400
 80086ec:	40000400 	.word	0x40000400
 80086f0:	40000800 	.word	0x40000800
 80086f4:	40000c00 	.word	0x40000c00
 80086f8:	40001800 	.word	0x40001800
 80086fc:	40014000 	.word	0x40014000
 8008700:	4000e000 	.word	0x4000e000
 8008704:	4000e400 	.word	0x4000e400

08008708 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008708:	b480      	push	{r7}
 800870a:	b083      	sub	sp, #12
 800870c:	af00      	add	r7, sp, #0
 800870e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008710:	bf00      	nop
 8008712:	370c      	adds	r7, #12
 8008714:	46bd      	mov	sp, r7
 8008716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800871a:	4770      	bx	lr

0800871c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800871c:	b480      	push	{r7}
 800871e:	b083      	sub	sp, #12
 8008720:	af00      	add	r7, sp, #0
 8008722:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008724:	bf00      	nop
 8008726:	370c      	adds	r7, #12
 8008728:	46bd      	mov	sp, r7
 800872a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800872e:	4770      	bx	lr

08008730 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8008730:	b480      	push	{r7}
 8008732:	b083      	sub	sp, #12
 8008734:	af00      	add	r7, sp, #0
 8008736:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8008738:	bf00      	nop
 800873a:	370c      	adds	r7, #12
 800873c:	46bd      	mov	sp, r7
 800873e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008742:	4770      	bx	lr

08008744 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008744:	b580      	push	{r7, lr}
 8008746:	b082      	sub	sp, #8
 8008748:	af00      	add	r7, sp, #0
 800874a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	2b00      	cmp	r3, #0
 8008750:	d101      	bne.n	8008756 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008752:	2301      	movs	r3, #1
 8008754:	e042      	b.n	80087dc <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800875c:	2b00      	cmp	r3, #0
 800875e:	d106      	bne.n	800876e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	2200      	movs	r2, #0
 8008764:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008768:	6878      	ldr	r0, [r7, #4]
 800876a:	f7f8 fc07 	bl	8000f7c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	2224      	movs	r2, #36	@ 0x24
 8008772:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	681b      	ldr	r3, [r3, #0]
 800877a:	681a      	ldr	r2, [r3, #0]
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	f022 0201 	bic.w	r2, r2, #1
 8008784:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800878a:	2b00      	cmp	r3, #0
 800878c:	d002      	beq.n	8008794 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800878e:	6878      	ldr	r0, [r7, #4]
 8008790:	f001 fb18 	bl	8009dc4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008794:	6878      	ldr	r0, [r7, #4]
 8008796:	f000 fca9 	bl	80090ec <UART_SetConfig>
 800879a:	4603      	mov	r3, r0
 800879c:	2b01      	cmp	r3, #1
 800879e:	d101      	bne.n	80087a4 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80087a0:	2301      	movs	r3, #1
 80087a2:	e01b      	b.n	80087dc <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	681b      	ldr	r3, [r3, #0]
 80087a8:	685a      	ldr	r2, [r3, #4]
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	681b      	ldr	r3, [r3, #0]
 80087ae:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80087b2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	681b      	ldr	r3, [r3, #0]
 80087b8:	689a      	ldr	r2, [r3, #8]
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	681b      	ldr	r3, [r3, #0]
 80087be:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80087c2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	681b      	ldr	r3, [r3, #0]
 80087c8:	681a      	ldr	r2, [r3, #0]
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	f042 0201 	orr.w	r2, r2, #1
 80087d2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80087d4:	6878      	ldr	r0, [r7, #4]
 80087d6:	f001 fb97 	bl	8009f08 <UART_CheckIdleState>
 80087da:	4603      	mov	r3, r0
}
 80087dc:	4618      	mov	r0, r3
 80087de:	3708      	adds	r7, #8
 80087e0:	46bd      	mov	sp, r7
 80087e2:	bd80      	pop	{r7, pc}

080087e4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80087e4:	b580      	push	{r7, lr}
 80087e6:	b08a      	sub	sp, #40	@ 0x28
 80087e8:	af02      	add	r7, sp, #8
 80087ea:	60f8      	str	r0, [r7, #12]
 80087ec:	60b9      	str	r1, [r7, #8]
 80087ee:	603b      	str	r3, [r7, #0]
 80087f0:	4613      	mov	r3, r2
 80087f2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80087f4:	68fb      	ldr	r3, [r7, #12]
 80087f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80087fa:	2b20      	cmp	r3, #32
 80087fc:	d17b      	bne.n	80088f6 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 80087fe:	68bb      	ldr	r3, [r7, #8]
 8008800:	2b00      	cmp	r3, #0
 8008802:	d002      	beq.n	800880a <HAL_UART_Transmit+0x26>
 8008804:	88fb      	ldrh	r3, [r7, #6]
 8008806:	2b00      	cmp	r3, #0
 8008808:	d101      	bne.n	800880e <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800880a:	2301      	movs	r3, #1
 800880c:	e074      	b.n	80088f8 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800880e:	68fb      	ldr	r3, [r7, #12]
 8008810:	2200      	movs	r2, #0
 8008812:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008816:	68fb      	ldr	r3, [r7, #12]
 8008818:	2221      	movs	r2, #33	@ 0x21
 800881a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800881e:	f7f8 fe89 	bl	8001534 <HAL_GetTick>
 8008822:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8008824:	68fb      	ldr	r3, [r7, #12]
 8008826:	88fa      	ldrh	r2, [r7, #6]
 8008828:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800882c:	68fb      	ldr	r3, [r7, #12]
 800882e:	88fa      	ldrh	r2, [r7, #6]
 8008830:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008834:	68fb      	ldr	r3, [r7, #12]
 8008836:	689b      	ldr	r3, [r3, #8]
 8008838:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800883c:	d108      	bne.n	8008850 <HAL_UART_Transmit+0x6c>
 800883e:	68fb      	ldr	r3, [r7, #12]
 8008840:	691b      	ldr	r3, [r3, #16]
 8008842:	2b00      	cmp	r3, #0
 8008844:	d104      	bne.n	8008850 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8008846:	2300      	movs	r3, #0
 8008848:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800884a:	68bb      	ldr	r3, [r7, #8]
 800884c:	61bb      	str	r3, [r7, #24]
 800884e:	e003      	b.n	8008858 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8008850:	68bb      	ldr	r3, [r7, #8]
 8008852:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008854:	2300      	movs	r3, #0
 8008856:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8008858:	e030      	b.n	80088bc <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800885a:	683b      	ldr	r3, [r7, #0]
 800885c:	9300      	str	r3, [sp, #0]
 800885e:	697b      	ldr	r3, [r7, #20]
 8008860:	2200      	movs	r2, #0
 8008862:	2180      	movs	r1, #128	@ 0x80
 8008864:	68f8      	ldr	r0, [r7, #12]
 8008866:	f001 fbf9 	bl	800a05c <UART_WaitOnFlagUntilTimeout>
 800886a:	4603      	mov	r3, r0
 800886c:	2b00      	cmp	r3, #0
 800886e:	d005      	beq.n	800887c <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8008870:	68fb      	ldr	r3, [r7, #12]
 8008872:	2220      	movs	r2, #32
 8008874:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8008878:	2303      	movs	r3, #3
 800887a:	e03d      	b.n	80088f8 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800887c:	69fb      	ldr	r3, [r7, #28]
 800887e:	2b00      	cmp	r3, #0
 8008880:	d10b      	bne.n	800889a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008882:	69bb      	ldr	r3, [r7, #24]
 8008884:	881b      	ldrh	r3, [r3, #0]
 8008886:	461a      	mov	r2, r3
 8008888:	68fb      	ldr	r3, [r7, #12]
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008890:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8008892:	69bb      	ldr	r3, [r7, #24]
 8008894:	3302      	adds	r3, #2
 8008896:	61bb      	str	r3, [r7, #24]
 8008898:	e007      	b.n	80088aa <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800889a:	69fb      	ldr	r3, [r7, #28]
 800889c:	781a      	ldrb	r2, [r3, #0]
 800889e:	68fb      	ldr	r3, [r7, #12]
 80088a0:	681b      	ldr	r3, [r3, #0]
 80088a2:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80088a4:	69fb      	ldr	r3, [r7, #28]
 80088a6:	3301      	adds	r3, #1
 80088a8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80088aa:	68fb      	ldr	r3, [r7, #12]
 80088ac:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80088b0:	b29b      	uxth	r3, r3
 80088b2:	3b01      	subs	r3, #1
 80088b4:	b29a      	uxth	r2, r3
 80088b6:	68fb      	ldr	r3, [r7, #12]
 80088b8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 80088bc:	68fb      	ldr	r3, [r7, #12]
 80088be:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80088c2:	b29b      	uxth	r3, r3
 80088c4:	2b00      	cmp	r3, #0
 80088c6:	d1c8      	bne.n	800885a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80088c8:	683b      	ldr	r3, [r7, #0]
 80088ca:	9300      	str	r3, [sp, #0]
 80088cc:	697b      	ldr	r3, [r7, #20]
 80088ce:	2200      	movs	r2, #0
 80088d0:	2140      	movs	r1, #64	@ 0x40
 80088d2:	68f8      	ldr	r0, [r7, #12]
 80088d4:	f001 fbc2 	bl	800a05c <UART_WaitOnFlagUntilTimeout>
 80088d8:	4603      	mov	r3, r0
 80088da:	2b00      	cmp	r3, #0
 80088dc:	d005      	beq.n	80088ea <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 80088de:	68fb      	ldr	r3, [r7, #12]
 80088e0:	2220      	movs	r2, #32
 80088e2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 80088e6:	2303      	movs	r3, #3
 80088e8:	e006      	b.n	80088f8 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80088ea:	68fb      	ldr	r3, [r7, #12]
 80088ec:	2220      	movs	r2, #32
 80088ee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 80088f2:	2300      	movs	r3, #0
 80088f4:	e000      	b.n	80088f8 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 80088f6:	2302      	movs	r3, #2
  }
}
 80088f8:	4618      	mov	r0, r3
 80088fa:	3720      	adds	r7, #32
 80088fc:	46bd      	mov	sp, r7
 80088fe:	bd80      	pop	{r7, pc}

08008900 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008900:	b580      	push	{r7, lr}
 8008902:	b0ba      	sub	sp, #232	@ 0xe8
 8008904:	af00      	add	r7, sp, #0
 8008906:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	69db      	ldr	r3, [r3, #28]
 800890e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	681b      	ldr	r3, [r3, #0]
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	681b      	ldr	r3, [r3, #0]
 8008920:	689b      	ldr	r3, [r3, #8]
 8008922:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8008926:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800892a:	f640 030f 	movw	r3, #2063	@ 0x80f
 800892e:	4013      	ands	r3, r2
 8008930:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8008934:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008938:	2b00      	cmp	r3, #0
 800893a:	d11b      	bne.n	8008974 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800893c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008940:	f003 0320 	and.w	r3, r3, #32
 8008944:	2b00      	cmp	r3, #0
 8008946:	d015      	beq.n	8008974 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8008948:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800894c:	f003 0320 	and.w	r3, r3, #32
 8008950:	2b00      	cmp	r3, #0
 8008952:	d105      	bne.n	8008960 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8008954:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008958:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800895c:	2b00      	cmp	r3, #0
 800895e:	d009      	beq.n	8008974 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008964:	2b00      	cmp	r3, #0
 8008966:	f000 8393 	beq.w	8009090 <HAL_UART_IRQHandler+0x790>
      {
        huart->RxISR(huart);
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800896e:	6878      	ldr	r0, [r7, #4]
 8008970:	4798      	blx	r3
      }
      return;
 8008972:	e38d      	b.n	8009090 <HAL_UART_IRQHandler+0x790>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8008974:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008978:	2b00      	cmp	r3, #0
 800897a:	f000 8123 	beq.w	8008bc4 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800897e:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8008982:	4b8d      	ldr	r3, [pc, #564]	@ (8008bb8 <HAL_UART_IRQHandler+0x2b8>)
 8008984:	4013      	ands	r3, r2
 8008986:	2b00      	cmp	r3, #0
 8008988:	d106      	bne.n	8008998 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800898a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800898e:	4b8b      	ldr	r3, [pc, #556]	@ (8008bbc <HAL_UART_IRQHandler+0x2bc>)
 8008990:	4013      	ands	r3, r2
 8008992:	2b00      	cmp	r3, #0
 8008994:	f000 8116 	beq.w	8008bc4 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008998:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800899c:	f003 0301 	and.w	r3, r3, #1
 80089a0:	2b00      	cmp	r3, #0
 80089a2:	d011      	beq.n	80089c8 <HAL_UART_IRQHandler+0xc8>
 80089a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80089a8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80089ac:	2b00      	cmp	r3, #0
 80089ae:	d00b      	beq.n	80089c8 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	681b      	ldr	r3, [r3, #0]
 80089b4:	2201      	movs	r2, #1
 80089b6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80089be:	f043 0201 	orr.w	r2, r3, #1
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80089c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80089cc:	f003 0302 	and.w	r3, r3, #2
 80089d0:	2b00      	cmp	r3, #0
 80089d2:	d011      	beq.n	80089f8 <HAL_UART_IRQHandler+0xf8>
 80089d4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80089d8:	f003 0301 	and.w	r3, r3, #1
 80089dc:	2b00      	cmp	r3, #0
 80089de:	d00b      	beq.n	80089f8 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	681b      	ldr	r3, [r3, #0]
 80089e4:	2202      	movs	r2, #2
 80089e6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80089ee:	f043 0204 	orr.w	r2, r3, #4
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80089f8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80089fc:	f003 0304 	and.w	r3, r3, #4
 8008a00:	2b00      	cmp	r3, #0
 8008a02:	d011      	beq.n	8008a28 <HAL_UART_IRQHandler+0x128>
 8008a04:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008a08:	f003 0301 	and.w	r3, r3, #1
 8008a0c:	2b00      	cmp	r3, #0
 8008a0e:	d00b      	beq.n	8008a28 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	681b      	ldr	r3, [r3, #0]
 8008a14:	2204      	movs	r2, #4
 8008a16:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008a1e:	f043 0202 	orr.w	r2, r3, #2
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8008a28:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008a2c:	f003 0308 	and.w	r3, r3, #8
 8008a30:	2b00      	cmp	r3, #0
 8008a32:	d017      	beq.n	8008a64 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008a34:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008a38:	f003 0320 	and.w	r3, r3, #32
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	d105      	bne.n	8008a4c <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8008a40:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8008a44:	4b5c      	ldr	r3, [pc, #368]	@ (8008bb8 <HAL_UART_IRQHandler+0x2b8>)
 8008a46:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008a48:	2b00      	cmp	r3, #0
 8008a4a:	d00b      	beq.n	8008a64 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	2208      	movs	r2, #8
 8008a52:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008a5a:	f043 0208 	orr.w	r2, r3, #8
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8008a64:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008a68:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008a6c:	2b00      	cmp	r3, #0
 8008a6e:	d012      	beq.n	8008a96 <HAL_UART_IRQHandler+0x196>
 8008a70:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008a74:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8008a78:	2b00      	cmp	r3, #0
 8008a7a:	d00c      	beq.n	8008a96 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008a84:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008a8c:	f043 0220 	orr.w	r2, r3, #32
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008a9c:	2b00      	cmp	r3, #0
 8008a9e:	f000 82f9 	beq.w	8009094 <HAL_UART_IRQHandler+0x794>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8008aa2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008aa6:	f003 0320 	and.w	r3, r3, #32
 8008aaa:	2b00      	cmp	r3, #0
 8008aac:	d013      	beq.n	8008ad6 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8008aae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008ab2:	f003 0320 	and.w	r3, r3, #32
 8008ab6:	2b00      	cmp	r3, #0
 8008ab8:	d105      	bne.n	8008ac6 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8008aba:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008abe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008ac2:	2b00      	cmp	r3, #0
 8008ac4:	d007      	beq.n	8008ad6 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008aca:	2b00      	cmp	r3, #0
 8008acc:	d003      	beq.n	8008ad6 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008ad2:	6878      	ldr	r0, [r7, #4]
 8008ad4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008adc:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	681b      	ldr	r3, [r3, #0]
 8008ae4:	689b      	ldr	r3, [r3, #8]
 8008ae6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008aea:	2b40      	cmp	r3, #64	@ 0x40
 8008aec:	d005      	beq.n	8008afa <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8008aee:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008af2:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008af6:	2b00      	cmp	r3, #0
 8008af8:	d054      	beq.n	8008ba4 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008afa:	6878      	ldr	r0, [r7, #4]
 8008afc:	f001 fb1c 	bl	800a138 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	681b      	ldr	r3, [r3, #0]
 8008b04:	689b      	ldr	r3, [r3, #8]
 8008b06:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008b0a:	2b40      	cmp	r3, #64	@ 0x40
 8008b0c:	d146      	bne.n	8008b9c <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	681b      	ldr	r3, [r3, #0]
 8008b12:	3308      	adds	r3, #8
 8008b14:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b18:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008b1c:	e853 3f00 	ldrex	r3, [r3]
 8008b20:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8008b24:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008b28:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008b2c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	681b      	ldr	r3, [r3, #0]
 8008b34:	3308      	adds	r3, #8
 8008b36:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8008b3a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8008b3e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b42:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8008b46:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8008b4a:	e841 2300 	strex	r3, r2, [r1]
 8008b4e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8008b52:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008b56:	2b00      	cmp	r3, #0
 8008b58:	d1d9      	bne.n	8008b0e <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008b60:	2b00      	cmp	r3, #0
 8008b62:	d017      	beq.n	8008b94 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008b6a:	4a15      	ldr	r2, [pc, #84]	@ (8008bc0 <HAL_UART_IRQHandler+0x2c0>)
 8008b6c:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008b74:	4618      	mov	r0, r3
 8008b76:	f7f9 ff51 	bl	8002a1c <HAL_DMA_Abort_IT>
 8008b7a:	4603      	mov	r3, r0
 8008b7c:	2b00      	cmp	r3, #0
 8008b7e:	d019      	beq.n	8008bb4 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008b86:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008b88:	687a      	ldr	r2, [r7, #4]
 8008b8a:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8008b8e:	4610      	mov	r0, r2
 8008b90:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008b92:	e00f      	b.n	8008bb4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008b94:	6878      	ldr	r0, [r7, #4]
 8008b96:	f000 fa93 	bl	80090c0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008b9a:	e00b      	b.n	8008bb4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008b9c:	6878      	ldr	r0, [r7, #4]
 8008b9e:	f000 fa8f 	bl	80090c0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008ba2:	e007      	b.n	8008bb4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008ba4:	6878      	ldr	r0, [r7, #4]
 8008ba6:	f000 fa8b 	bl	80090c0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	2200      	movs	r2, #0
 8008bae:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8008bb2:	e26f      	b.n	8009094 <HAL_UART_IRQHandler+0x794>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008bb4:	bf00      	nop
    return;
 8008bb6:	e26d      	b.n	8009094 <HAL_UART_IRQHandler+0x794>
 8008bb8:	10000001 	.word	0x10000001
 8008bbc:	04000120 	.word	0x04000120
 8008bc0:	0800a205 	.word	0x0800a205

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008bc8:	2b01      	cmp	r3, #1
 8008bca:	f040 8203 	bne.w	8008fd4 <HAL_UART_IRQHandler+0x6d4>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8008bce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008bd2:	f003 0310 	and.w	r3, r3, #16
 8008bd6:	2b00      	cmp	r3, #0
 8008bd8:	f000 81fc 	beq.w	8008fd4 <HAL_UART_IRQHandler+0x6d4>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8008bdc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008be0:	f003 0310 	and.w	r3, r3, #16
 8008be4:	2b00      	cmp	r3, #0
 8008be6:	f000 81f5 	beq.w	8008fd4 <HAL_UART_IRQHandler+0x6d4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	2210      	movs	r2, #16
 8008bf0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	681b      	ldr	r3, [r3, #0]
 8008bf6:	689b      	ldr	r3, [r3, #8]
 8008bf8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008bfc:	2b40      	cmp	r3, #64	@ 0x40
 8008bfe:	f040 816d 	bne.w	8008edc <HAL_UART_IRQHandler+0x5dc>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008c08:	681b      	ldr	r3, [r3, #0]
 8008c0a:	4aa4      	ldr	r2, [pc, #656]	@ (8008e9c <HAL_UART_IRQHandler+0x59c>)
 8008c0c:	4293      	cmp	r3, r2
 8008c0e:	d068      	beq.n	8008ce2 <HAL_UART_IRQHandler+0x3e2>
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008c16:	681b      	ldr	r3, [r3, #0]
 8008c18:	4aa1      	ldr	r2, [pc, #644]	@ (8008ea0 <HAL_UART_IRQHandler+0x5a0>)
 8008c1a:	4293      	cmp	r3, r2
 8008c1c:	d061      	beq.n	8008ce2 <HAL_UART_IRQHandler+0x3e2>
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008c24:	681b      	ldr	r3, [r3, #0]
 8008c26:	4a9f      	ldr	r2, [pc, #636]	@ (8008ea4 <HAL_UART_IRQHandler+0x5a4>)
 8008c28:	4293      	cmp	r3, r2
 8008c2a:	d05a      	beq.n	8008ce2 <HAL_UART_IRQHandler+0x3e2>
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008c32:	681b      	ldr	r3, [r3, #0]
 8008c34:	4a9c      	ldr	r2, [pc, #624]	@ (8008ea8 <HAL_UART_IRQHandler+0x5a8>)
 8008c36:	4293      	cmp	r3, r2
 8008c38:	d053      	beq.n	8008ce2 <HAL_UART_IRQHandler+0x3e2>
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008c40:	681b      	ldr	r3, [r3, #0]
 8008c42:	4a9a      	ldr	r2, [pc, #616]	@ (8008eac <HAL_UART_IRQHandler+0x5ac>)
 8008c44:	4293      	cmp	r3, r2
 8008c46:	d04c      	beq.n	8008ce2 <HAL_UART_IRQHandler+0x3e2>
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008c4e:	681b      	ldr	r3, [r3, #0]
 8008c50:	4a97      	ldr	r2, [pc, #604]	@ (8008eb0 <HAL_UART_IRQHandler+0x5b0>)
 8008c52:	4293      	cmp	r3, r2
 8008c54:	d045      	beq.n	8008ce2 <HAL_UART_IRQHandler+0x3e2>
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008c5c:	681b      	ldr	r3, [r3, #0]
 8008c5e:	4a95      	ldr	r2, [pc, #596]	@ (8008eb4 <HAL_UART_IRQHandler+0x5b4>)
 8008c60:	4293      	cmp	r3, r2
 8008c62:	d03e      	beq.n	8008ce2 <HAL_UART_IRQHandler+0x3e2>
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008c6a:	681b      	ldr	r3, [r3, #0]
 8008c6c:	4a92      	ldr	r2, [pc, #584]	@ (8008eb8 <HAL_UART_IRQHandler+0x5b8>)
 8008c6e:	4293      	cmp	r3, r2
 8008c70:	d037      	beq.n	8008ce2 <HAL_UART_IRQHandler+0x3e2>
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008c78:	681b      	ldr	r3, [r3, #0]
 8008c7a:	4a90      	ldr	r2, [pc, #576]	@ (8008ebc <HAL_UART_IRQHandler+0x5bc>)
 8008c7c:	4293      	cmp	r3, r2
 8008c7e:	d030      	beq.n	8008ce2 <HAL_UART_IRQHandler+0x3e2>
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	4a8d      	ldr	r2, [pc, #564]	@ (8008ec0 <HAL_UART_IRQHandler+0x5c0>)
 8008c8a:	4293      	cmp	r3, r2
 8008c8c:	d029      	beq.n	8008ce2 <HAL_UART_IRQHandler+0x3e2>
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008c94:	681b      	ldr	r3, [r3, #0]
 8008c96:	4a8b      	ldr	r2, [pc, #556]	@ (8008ec4 <HAL_UART_IRQHandler+0x5c4>)
 8008c98:	4293      	cmp	r3, r2
 8008c9a:	d022      	beq.n	8008ce2 <HAL_UART_IRQHandler+0x3e2>
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008ca2:	681b      	ldr	r3, [r3, #0]
 8008ca4:	4a88      	ldr	r2, [pc, #544]	@ (8008ec8 <HAL_UART_IRQHandler+0x5c8>)
 8008ca6:	4293      	cmp	r3, r2
 8008ca8:	d01b      	beq.n	8008ce2 <HAL_UART_IRQHandler+0x3e2>
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008cb0:	681b      	ldr	r3, [r3, #0]
 8008cb2:	4a86      	ldr	r2, [pc, #536]	@ (8008ecc <HAL_UART_IRQHandler+0x5cc>)
 8008cb4:	4293      	cmp	r3, r2
 8008cb6:	d014      	beq.n	8008ce2 <HAL_UART_IRQHandler+0x3e2>
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008cbe:	681b      	ldr	r3, [r3, #0]
 8008cc0:	4a83      	ldr	r2, [pc, #524]	@ (8008ed0 <HAL_UART_IRQHandler+0x5d0>)
 8008cc2:	4293      	cmp	r3, r2
 8008cc4:	d00d      	beq.n	8008ce2 <HAL_UART_IRQHandler+0x3e2>
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008ccc:	681b      	ldr	r3, [r3, #0]
 8008cce:	4a81      	ldr	r2, [pc, #516]	@ (8008ed4 <HAL_UART_IRQHandler+0x5d4>)
 8008cd0:	4293      	cmp	r3, r2
 8008cd2:	d006      	beq.n	8008ce2 <HAL_UART_IRQHandler+0x3e2>
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008cda:	681b      	ldr	r3, [r3, #0]
 8008cdc:	4a7e      	ldr	r2, [pc, #504]	@ (8008ed8 <HAL_UART_IRQHandler+0x5d8>)
 8008cde:	4293      	cmp	r3, r2
 8008ce0:	d106      	bne.n	8008cf0 <HAL_UART_IRQHandler+0x3f0>
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008ce8:	681b      	ldr	r3, [r3, #0]
 8008cea:	685b      	ldr	r3, [r3, #4]
 8008cec:	b29b      	uxth	r3, r3
 8008cee:	e005      	b.n	8008cfc <HAL_UART_IRQHandler+0x3fc>
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008cf6:	681b      	ldr	r3, [r3, #0]
 8008cf8:	685b      	ldr	r3, [r3, #4]
 8008cfa:	b29b      	uxth	r3, r3
 8008cfc:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008d00:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8008d04:	2b00      	cmp	r3, #0
 8008d06:	f000 80ad 	beq.w	8008e64 <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008d10:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008d14:	429a      	cmp	r2, r3
 8008d16:	f080 80a5 	bcs.w	8008e64 <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008d20:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008d2a:	69db      	ldr	r3, [r3, #28]
 8008d2c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008d30:	f000 8087 	beq.w	8008e42 <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	681b      	ldr	r3, [r3, #0]
 8008d38:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d3c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008d40:	e853 3f00 	ldrex	r3, [r3]
 8008d44:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8008d48:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008d4c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008d50:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	681b      	ldr	r3, [r3, #0]
 8008d58:	461a      	mov	r2, r3
 8008d5a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8008d5e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008d62:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d66:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8008d6a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8008d6e:	e841 2300 	strex	r3, r2, [r1]
 8008d72:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8008d76:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008d7a:	2b00      	cmp	r3, #0
 8008d7c:	d1da      	bne.n	8008d34 <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	681b      	ldr	r3, [r3, #0]
 8008d82:	3308      	adds	r3, #8
 8008d84:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d86:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008d88:	e853 3f00 	ldrex	r3, [r3]
 8008d8c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8008d8e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008d90:	f023 0301 	bic.w	r3, r3, #1
 8008d94:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	681b      	ldr	r3, [r3, #0]
 8008d9c:	3308      	adds	r3, #8
 8008d9e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8008da2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8008da6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008da8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8008daa:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8008dae:	e841 2300 	strex	r3, r2, [r1]
 8008db2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008db4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008db6:	2b00      	cmp	r3, #0
 8008db8:	d1e1      	bne.n	8008d7e <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	681b      	ldr	r3, [r3, #0]
 8008dbe:	3308      	adds	r3, #8
 8008dc0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008dc2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008dc4:	e853 3f00 	ldrex	r3, [r3]
 8008dc8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8008dca:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008dcc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008dd0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	681b      	ldr	r3, [r3, #0]
 8008dd8:	3308      	adds	r3, #8
 8008dda:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8008dde:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008de0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008de2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008de4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8008de6:	e841 2300 	strex	r3, r2, [r1]
 8008dea:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008dec:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008dee:	2b00      	cmp	r3, #0
 8008df0:	d1e3      	bne.n	8008dba <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	2220      	movs	r2, #32
 8008df6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	2200      	movs	r2, #0
 8008dfe:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e06:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008e08:	e853 3f00 	ldrex	r3, [r3]
 8008e0c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008e0e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008e10:	f023 0310 	bic.w	r3, r3, #16
 8008e14:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	681b      	ldr	r3, [r3, #0]
 8008e1c:	461a      	mov	r2, r3
 8008e1e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008e22:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008e24:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e26:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008e28:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008e2a:	e841 2300 	strex	r3, r2, [r1]
 8008e2e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008e30:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008e32:	2b00      	cmp	r3, #0
 8008e34:	d1e4      	bne.n	8008e00 <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008e3c:	4618      	mov	r0, r3
 8008e3e:	f7f9 facf 	bl	80023e0 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	2202      	movs	r2, #2
 8008e46:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008e54:	b29b      	uxth	r3, r3
 8008e56:	1ad3      	subs	r3, r2, r3
 8008e58:	b29b      	uxth	r3, r3
 8008e5a:	4619      	mov	r1, r3
 8008e5c:	6878      	ldr	r0, [r7, #4]
 8008e5e:	f000 f939 	bl	80090d4 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8008e62:	e119      	b.n	8009098 <HAL_UART_IRQHandler+0x798>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008e6a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008e6e:	429a      	cmp	r2, r3
 8008e70:	f040 8112 	bne.w	8009098 <HAL_UART_IRQHandler+0x798>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008e7a:	69db      	ldr	r3, [r3, #28]
 8008e7c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008e80:	f040 810a 	bne.w	8009098 <HAL_UART_IRQHandler+0x798>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	2202      	movs	r2, #2
 8008e88:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008e90:	4619      	mov	r1, r3
 8008e92:	6878      	ldr	r0, [r7, #4]
 8008e94:	f000 f91e 	bl	80090d4 <HAL_UARTEx_RxEventCallback>
      return;
 8008e98:	e0fe      	b.n	8009098 <HAL_UART_IRQHandler+0x798>
 8008e9a:	bf00      	nop
 8008e9c:	40020010 	.word	0x40020010
 8008ea0:	40020028 	.word	0x40020028
 8008ea4:	40020040 	.word	0x40020040
 8008ea8:	40020058 	.word	0x40020058
 8008eac:	40020070 	.word	0x40020070
 8008eb0:	40020088 	.word	0x40020088
 8008eb4:	400200a0 	.word	0x400200a0
 8008eb8:	400200b8 	.word	0x400200b8
 8008ebc:	40020410 	.word	0x40020410
 8008ec0:	40020428 	.word	0x40020428
 8008ec4:	40020440 	.word	0x40020440
 8008ec8:	40020458 	.word	0x40020458
 8008ecc:	40020470 	.word	0x40020470
 8008ed0:	40020488 	.word	0x40020488
 8008ed4:	400204a0 	.word	0x400204a0
 8008ed8:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008ee8:	b29b      	uxth	r3, r3
 8008eea:	1ad3      	subs	r3, r2, r3
 8008eec:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008ef6:	b29b      	uxth	r3, r3
 8008ef8:	2b00      	cmp	r3, #0
 8008efa:	f000 80cf 	beq.w	800909c <HAL_UART_IRQHandler+0x79c>
          && (nb_rx_data > 0U))
 8008efe:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008f02:	2b00      	cmp	r3, #0
 8008f04:	f000 80ca 	beq.w	800909c <HAL_UART_IRQHandler+0x79c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	681b      	ldr	r3, [r3, #0]
 8008f0c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f10:	e853 3f00 	ldrex	r3, [r3]
 8008f14:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008f16:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008f18:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008f1c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	681b      	ldr	r3, [r3, #0]
 8008f24:	461a      	mov	r2, r3
 8008f26:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8008f2a:	647b      	str	r3, [r7, #68]	@ 0x44
 8008f2c:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f2e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008f30:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008f32:	e841 2300 	strex	r3, r2, [r1]
 8008f36:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008f38:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008f3a:	2b00      	cmp	r3, #0
 8008f3c:	d1e4      	bne.n	8008f08 <HAL_UART_IRQHandler+0x608>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	681b      	ldr	r3, [r3, #0]
 8008f42:	3308      	adds	r3, #8
 8008f44:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f48:	e853 3f00 	ldrex	r3, [r3]
 8008f4c:	623b      	str	r3, [r7, #32]
   return(result);
 8008f4e:	6a3a      	ldr	r2, [r7, #32]
 8008f50:	4b55      	ldr	r3, [pc, #340]	@ (80090a8 <HAL_UART_IRQHandler+0x7a8>)
 8008f52:	4013      	ands	r3, r2
 8008f54:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	681b      	ldr	r3, [r3, #0]
 8008f5c:	3308      	adds	r3, #8
 8008f5e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8008f62:	633a      	str	r2, [r7, #48]	@ 0x30
 8008f64:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f66:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008f68:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008f6a:	e841 2300 	strex	r3, r2, [r1]
 8008f6e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008f70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f72:	2b00      	cmp	r3, #0
 8008f74:	d1e3      	bne.n	8008f3e <HAL_UART_IRQHandler+0x63e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	2220      	movs	r2, #32
 8008f7a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	2200      	movs	r2, #0
 8008f82:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	2200      	movs	r2, #0
 8008f88:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	681b      	ldr	r3, [r3, #0]
 8008f8e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f90:	693b      	ldr	r3, [r7, #16]
 8008f92:	e853 3f00 	ldrex	r3, [r3]
 8008f96:	60fb      	str	r3, [r7, #12]
   return(result);
 8008f98:	68fb      	ldr	r3, [r7, #12]
 8008f9a:	f023 0310 	bic.w	r3, r3, #16
 8008f9e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	681b      	ldr	r3, [r3, #0]
 8008fa6:	461a      	mov	r2, r3
 8008fa8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8008fac:	61fb      	str	r3, [r7, #28]
 8008fae:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008fb0:	69b9      	ldr	r1, [r7, #24]
 8008fb2:	69fa      	ldr	r2, [r7, #28]
 8008fb4:	e841 2300 	strex	r3, r2, [r1]
 8008fb8:	617b      	str	r3, [r7, #20]
   return(result);
 8008fba:	697b      	ldr	r3, [r7, #20]
 8008fbc:	2b00      	cmp	r3, #0
 8008fbe:	d1e4      	bne.n	8008f8a <HAL_UART_IRQHandler+0x68a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	2202      	movs	r2, #2
 8008fc4:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008fc6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008fca:	4619      	mov	r1, r3
 8008fcc:	6878      	ldr	r0, [r7, #4]
 8008fce:	f000 f881 	bl	80090d4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8008fd2:	e063      	b.n	800909c <HAL_UART_IRQHandler+0x79c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8008fd4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008fd8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008fdc:	2b00      	cmp	r3, #0
 8008fde:	d00e      	beq.n	8008ffe <HAL_UART_IRQHandler+0x6fe>
 8008fe0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008fe4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008fe8:	2b00      	cmp	r3, #0
 8008fea:	d008      	beq.n	8008ffe <HAL_UART_IRQHandler+0x6fe>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	681b      	ldr	r3, [r3, #0]
 8008ff0:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8008ff4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8008ff6:	6878      	ldr	r0, [r7, #4]
 8008ff8:	f001 f941 	bl	800a27e <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008ffc:	e051      	b.n	80090a2 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8008ffe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009002:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009006:	2b00      	cmp	r3, #0
 8009008:	d014      	beq.n	8009034 <HAL_UART_IRQHandler+0x734>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800900a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800900e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009012:	2b00      	cmp	r3, #0
 8009014:	d105      	bne.n	8009022 <HAL_UART_IRQHandler+0x722>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8009016:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800901a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800901e:	2b00      	cmp	r3, #0
 8009020:	d008      	beq.n	8009034 <HAL_UART_IRQHandler+0x734>
  {
    if (huart->TxISR != NULL)
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009026:	2b00      	cmp	r3, #0
 8009028:	d03a      	beq.n	80090a0 <HAL_UART_IRQHandler+0x7a0>
    {
      huart->TxISR(huart);
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800902e:	6878      	ldr	r0, [r7, #4]
 8009030:	4798      	blx	r3
    }
    return;
 8009032:	e035      	b.n	80090a0 <HAL_UART_IRQHandler+0x7a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8009034:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009038:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800903c:	2b00      	cmp	r3, #0
 800903e:	d009      	beq.n	8009054 <HAL_UART_IRQHandler+0x754>
 8009040:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009044:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009048:	2b00      	cmp	r3, #0
 800904a:	d003      	beq.n	8009054 <HAL_UART_IRQHandler+0x754>
  {
    UART_EndTransmit_IT(huart);
 800904c:	6878      	ldr	r0, [r7, #4]
 800904e:	f001 f8eb 	bl	800a228 <UART_EndTransmit_IT>
    return;
 8009052:	e026      	b.n	80090a2 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8009054:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009058:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800905c:	2b00      	cmp	r3, #0
 800905e:	d009      	beq.n	8009074 <HAL_UART_IRQHandler+0x774>
 8009060:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009064:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8009068:	2b00      	cmp	r3, #0
 800906a:	d003      	beq.n	8009074 <HAL_UART_IRQHandler+0x774>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800906c:	6878      	ldr	r0, [r7, #4]
 800906e:	f001 f91a 	bl	800a2a6 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8009072:	e016      	b.n	80090a2 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8009074:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009078:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800907c:	2b00      	cmp	r3, #0
 800907e:	d010      	beq.n	80090a2 <HAL_UART_IRQHandler+0x7a2>
 8009080:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009084:	2b00      	cmp	r3, #0
 8009086:	da0c      	bge.n	80090a2 <HAL_UART_IRQHandler+0x7a2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8009088:	6878      	ldr	r0, [r7, #4]
 800908a:	f001 f902 	bl	800a292 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800908e:	e008      	b.n	80090a2 <HAL_UART_IRQHandler+0x7a2>
      return;
 8009090:	bf00      	nop
 8009092:	e006      	b.n	80090a2 <HAL_UART_IRQHandler+0x7a2>
    return;
 8009094:	bf00      	nop
 8009096:	e004      	b.n	80090a2 <HAL_UART_IRQHandler+0x7a2>
      return;
 8009098:	bf00      	nop
 800909a:	e002      	b.n	80090a2 <HAL_UART_IRQHandler+0x7a2>
      return;
 800909c:	bf00      	nop
 800909e:	e000      	b.n	80090a2 <HAL_UART_IRQHandler+0x7a2>
    return;
 80090a0:	bf00      	nop
  }
}
 80090a2:	37e8      	adds	r7, #232	@ 0xe8
 80090a4:	46bd      	mov	sp, r7
 80090a6:	bd80      	pop	{r7, pc}
 80090a8:	effffffe 	.word	0xeffffffe

080090ac <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80090ac:	b480      	push	{r7}
 80090ae:	b083      	sub	sp, #12
 80090b0:	af00      	add	r7, sp, #0
 80090b2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80090b4:	bf00      	nop
 80090b6:	370c      	adds	r7, #12
 80090b8:	46bd      	mov	sp, r7
 80090ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090be:	4770      	bx	lr

080090c0 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80090c0:	b480      	push	{r7}
 80090c2:	b083      	sub	sp, #12
 80090c4:	af00      	add	r7, sp, #0
 80090c6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80090c8:	bf00      	nop
 80090ca:	370c      	adds	r7, #12
 80090cc:	46bd      	mov	sp, r7
 80090ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090d2:	4770      	bx	lr

080090d4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80090d4:	b480      	push	{r7}
 80090d6:	b083      	sub	sp, #12
 80090d8:	af00      	add	r7, sp, #0
 80090da:	6078      	str	r0, [r7, #4]
 80090dc:	460b      	mov	r3, r1
 80090de:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80090e0:	bf00      	nop
 80090e2:	370c      	adds	r7, #12
 80090e4:	46bd      	mov	sp, r7
 80090e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090ea:	4770      	bx	lr

080090ec <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80090ec:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80090f0:	b092      	sub	sp, #72	@ 0x48
 80090f2:	af00      	add	r7, sp, #0
 80090f4:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80090f6:	2300      	movs	r3, #0
 80090f8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80090fc:	697b      	ldr	r3, [r7, #20]
 80090fe:	689a      	ldr	r2, [r3, #8]
 8009100:	697b      	ldr	r3, [r7, #20]
 8009102:	691b      	ldr	r3, [r3, #16]
 8009104:	431a      	orrs	r2, r3
 8009106:	697b      	ldr	r3, [r7, #20]
 8009108:	695b      	ldr	r3, [r3, #20]
 800910a:	431a      	orrs	r2, r3
 800910c:	697b      	ldr	r3, [r7, #20]
 800910e:	69db      	ldr	r3, [r3, #28]
 8009110:	4313      	orrs	r3, r2
 8009112:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009114:	697b      	ldr	r3, [r7, #20]
 8009116:	681b      	ldr	r3, [r3, #0]
 8009118:	681a      	ldr	r2, [r3, #0]
 800911a:	4bbe      	ldr	r3, [pc, #760]	@ (8009414 <UART_SetConfig+0x328>)
 800911c:	4013      	ands	r3, r2
 800911e:	697a      	ldr	r2, [r7, #20]
 8009120:	6812      	ldr	r2, [r2, #0]
 8009122:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8009124:	430b      	orrs	r3, r1
 8009126:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009128:	697b      	ldr	r3, [r7, #20]
 800912a:	681b      	ldr	r3, [r3, #0]
 800912c:	685b      	ldr	r3, [r3, #4]
 800912e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8009132:	697b      	ldr	r3, [r7, #20]
 8009134:	68da      	ldr	r2, [r3, #12]
 8009136:	697b      	ldr	r3, [r7, #20]
 8009138:	681b      	ldr	r3, [r3, #0]
 800913a:	430a      	orrs	r2, r1
 800913c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800913e:	697b      	ldr	r3, [r7, #20]
 8009140:	699b      	ldr	r3, [r3, #24]
 8009142:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8009144:	697b      	ldr	r3, [r7, #20]
 8009146:	681b      	ldr	r3, [r3, #0]
 8009148:	4ab3      	ldr	r2, [pc, #716]	@ (8009418 <UART_SetConfig+0x32c>)
 800914a:	4293      	cmp	r3, r2
 800914c:	d004      	beq.n	8009158 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800914e:	697b      	ldr	r3, [r7, #20]
 8009150:	6a1b      	ldr	r3, [r3, #32]
 8009152:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009154:	4313      	orrs	r3, r2
 8009156:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009158:	697b      	ldr	r3, [r7, #20]
 800915a:	681b      	ldr	r3, [r3, #0]
 800915c:	689a      	ldr	r2, [r3, #8]
 800915e:	4baf      	ldr	r3, [pc, #700]	@ (800941c <UART_SetConfig+0x330>)
 8009160:	4013      	ands	r3, r2
 8009162:	697a      	ldr	r2, [r7, #20]
 8009164:	6812      	ldr	r2, [r2, #0]
 8009166:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8009168:	430b      	orrs	r3, r1
 800916a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800916c:	697b      	ldr	r3, [r7, #20]
 800916e:	681b      	ldr	r3, [r3, #0]
 8009170:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009172:	f023 010f 	bic.w	r1, r3, #15
 8009176:	697b      	ldr	r3, [r7, #20]
 8009178:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800917a:	697b      	ldr	r3, [r7, #20]
 800917c:	681b      	ldr	r3, [r3, #0]
 800917e:	430a      	orrs	r2, r1
 8009180:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009182:	697b      	ldr	r3, [r7, #20]
 8009184:	681b      	ldr	r3, [r3, #0]
 8009186:	4aa6      	ldr	r2, [pc, #664]	@ (8009420 <UART_SetConfig+0x334>)
 8009188:	4293      	cmp	r3, r2
 800918a:	d177      	bne.n	800927c <UART_SetConfig+0x190>
 800918c:	4ba5      	ldr	r3, [pc, #660]	@ (8009424 <UART_SetConfig+0x338>)
 800918e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009190:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009194:	2b28      	cmp	r3, #40	@ 0x28
 8009196:	d86d      	bhi.n	8009274 <UART_SetConfig+0x188>
 8009198:	a201      	add	r2, pc, #4	@ (adr r2, 80091a0 <UART_SetConfig+0xb4>)
 800919a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800919e:	bf00      	nop
 80091a0:	08009245 	.word	0x08009245
 80091a4:	08009275 	.word	0x08009275
 80091a8:	08009275 	.word	0x08009275
 80091ac:	08009275 	.word	0x08009275
 80091b0:	08009275 	.word	0x08009275
 80091b4:	08009275 	.word	0x08009275
 80091b8:	08009275 	.word	0x08009275
 80091bc:	08009275 	.word	0x08009275
 80091c0:	0800924d 	.word	0x0800924d
 80091c4:	08009275 	.word	0x08009275
 80091c8:	08009275 	.word	0x08009275
 80091cc:	08009275 	.word	0x08009275
 80091d0:	08009275 	.word	0x08009275
 80091d4:	08009275 	.word	0x08009275
 80091d8:	08009275 	.word	0x08009275
 80091dc:	08009275 	.word	0x08009275
 80091e0:	08009255 	.word	0x08009255
 80091e4:	08009275 	.word	0x08009275
 80091e8:	08009275 	.word	0x08009275
 80091ec:	08009275 	.word	0x08009275
 80091f0:	08009275 	.word	0x08009275
 80091f4:	08009275 	.word	0x08009275
 80091f8:	08009275 	.word	0x08009275
 80091fc:	08009275 	.word	0x08009275
 8009200:	0800925d 	.word	0x0800925d
 8009204:	08009275 	.word	0x08009275
 8009208:	08009275 	.word	0x08009275
 800920c:	08009275 	.word	0x08009275
 8009210:	08009275 	.word	0x08009275
 8009214:	08009275 	.word	0x08009275
 8009218:	08009275 	.word	0x08009275
 800921c:	08009275 	.word	0x08009275
 8009220:	08009265 	.word	0x08009265
 8009224:	08009275 	.word	0x08009275
 8009228:	08009275 	.word	0x08009275
 800922c:	08009275 	.word	0x08009275
 8009230:	08009275 	.word	0x08009275
 8009234:	08009275 	.word	0x08009275
 8009238:	08009275 	.word	0x08009275
 800923c:	08009275 	.word	0x08009275
 8009240:	0800926d 	.word	0x0800926d
 8009244:	2301      	movs	r3, #1
 8009246:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800924a:	e326      	b.n	800989a <UART_SetConfig+0x7ae>
 800924c:	2304      	movs	r3, #4
 800924e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009252:	e322      	b.n	800989a <UART_SetConfig+0x7ae>
 8009254:	2308      	movs	r3, #8
 8009256:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800925a:	e31e      	b.n	800989a <UART_SetConfig+0x7ae>
 800925c:	2310      	movs	r3, #16
 800925e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009262:	e31a      	b.n	800989a <UART_SetConfig+0x7ae>
 8009264:	2320      	movs	r3, #32
 8009266:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800926a:	e316      	b.n	800989a <UART_SetConfig+0x7ae>
 800926c:	2340      	movs	r3, #64	@ 0x40
 800926e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009272:	e312      	b.n	800989a <UART_SetConfig+0x7ae>
 8009274:	2380      	movs	r3, #128	@ 0x80
 8009276:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800927a:	e30e      	b.n	800989a <UART_SetConfig+0x7ae>
 800927c:	697b      	ldr	r3, [r7, #20]
 800927e:	681b      	ldr	r3, [r3, #0]
 8009280:	4a69      	ldr	r2, [pc, #420]	@ (8009428 <UART_SetConfig+0x33c>)
 8009282:	4293      	cmp	r3, r2
 8009284:	d130      	bne.n	80092e8 <UART_SetConfig+0x1fc>
 8009286:	4b67      	ldr	r3, [pc, #412]	@ (8009424 <UART_SetConfig+0x338>)
 8009288:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800928a:	f003 0307 	and.w	r3, r3, #7
 800928e:	2b05      	cmp	r3, #5
 8009290:	d826      	bhi.n	80092e0 <UART_SetConfig+0x1f4>
 8009292:	a201      	add	r2, pc, #4	@ (adr r2, 8009298 <UART_SetConfig+0x1ac>)
 8009294:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009298:	080092b1 	.word	0x080092b1
 800929c:	080092b9 	.word	0x080092b9
 80092a0:	080092c1 	.word	0x080092c1
 80092a4:	080092c9 	.word	0x080092c9
 80092a8:	080092d1 	.word	0x080092d1
 80092ac:	080092d9 	.word	0x080092d9
 80092b0:	2300      	movs	r3, #0
 80092b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80092b6:	e2f0      	b.n	800989a <UART_SetConfig+0x7ae>
 80092b8:	2304      	movs	r3, #4
 80092ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80092be:	e2ec      	b.n	800989a <UART_SetConfig+0x7ae>
 80092c0:	2308      	movs	r3, #8
 80092c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80092c6:	e2e8      	b.n	800989a <UART_SetConfig+0x7ae>
 80092c8:	2310      	movs	r3, #16
 80092ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80092ce:	e2e4      	b.n	800989a <UART_SetConfig+0x7ae>
 80092d0:	2320      	movs	r3, #32
 80092d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80092d6:	e2e0      	b.n	800989a <UART_SetConfig+0x7ae>
 80092d8:	2340      	movs	r3, #64	@ 0x40
 80092da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80092de:	e2dc      	b.n	800989a <UART_SetConfig+0x7ae>
 80092e0:	2380      	movs	r3, #128	@ 0x80
 80092e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80092e6:	e2d8      	b.n	800989a <UART_SetConfig+0x7ae>
 80092e8:	697b      	ldr	r3, [r7, #20]
 80092ea:	681b      	ldr	r3, [r3, #0]
 80092ec:	4a4f      	ldr	r2, [pc, #316]	@ (800942c <UART_SetConfig+0x340>)
 80092ee:	4293      	cmp	r3, r2
 80092f0:	d130      	bne.n	8009354 <UART_SetConfig+0x268>
 80092f2:	4b4c      	ldr	r3, [pc, #304]	@ (8009424 <UART_SetConfig+0x338>)
 80092f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80092f6:	f003 0307 	and.w	r3, r3, #7
 80092fa:	2b05      	cmp	r3, #5
 80092fc:	d826      	bhi.n	800934c <UART_SetConfig+0x260>
 80092fe:	a201      	add	r2, pc, #4	@ (adr r2, 8009304 <UART_SetConfig+0x218>)
 8009300:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009304:	0800931d 	.word	0x0800931d
 8009308:	08009325 	.word	0x08009325
 800930c:	0800932d 	.word	0x0800932d
 8009310:	08009335 	.word	0x08009335
 8009314:	0800933d 	.word	0x0800933d
 8009318:	08009345 	.word	0x08009345
 800931c:	2300      	movs	r3, #0
 800931e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009322:	e2ba      	b.n	800989a <UART_SetConfig+0x7ae>
 8009324:	2304      	movs	r3, #4
 8009326:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800932a:	e2b6      	b.n	800989a <UART_SetConfig+0x7ae>
 800932c:	2308      	movs	r3, #8
 800932e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009332:	e2b2      	b.n	800989a <UART_SetConfig+0x7ae>
 8009334:	2310      	movs	r3, #16
 8009336:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800933a:	e2ae      	b.n	800989a <UART_SetConfig+0x7ae>
 800933c:	2320      	movs	r3, #32
 800933e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009342:	e2aa      	b.n	800989a <UART_SetConfig+0x7ae>
 8009344:	2340      	movs	r3, #64	@ 0x40
 8009346:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800934a:	e2a6      	b.n	800989a <UART_SetConfig+0x7ae>
 800934c:	2380      	movs	r3, #128	@ 0x80
 800934e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009352:	e2a2      	b.n	800989a <UART_SetConfig+0x7ae>
 8009354:	697b      	ldr	r3, [r7, #20]
 8009356:	681b      	ldr	r3, [r3, #0]
 8009358:	4a35      	ldr	r2, [pc, #212]	@ (8009430 <UART_SetConfig+0x344>)
 800935a:	4293      	cmp	r3, r2
 800935c:	d130      	bne.n	80093c0 <UART_SetConfig+0x2d4>
 800935e:	4b31      	ldr	r3, [pc, #196]	@ (8009424 <UART_SetConfig+0x338>)
 8009360:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009362:	f003 0307 	and.w	r3, r3, #7
 8009366:	2b05      	cmp	r3, #5
 8009368:	d826      	bhi.n	80093b8 <UART_SetConfig+0x2cc>
 800936a:	a201      	add	r2, pc, #4	@ (adr r2, 8009370 <UART_SetConfig+0x284>)
 800936c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009370:	08009389 	.word	0x08009389
 8009374:	08009391 	.word	0x08009391
 8009378:	08009399 	.word	0x08009399
 800937c:	080093a1 	.word	0x080093a1
 8009380:	080093a9 	.word	0x080093a9
 8009384:	080093b1 	.word	0x080093b1
 8009388:	2300      	movs	r3, #0
 800938a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800938e:	e284      	b.n	800989a <UART_SetConfig+0x7ae>
 8009390:	2304      	movs	r3, #4
 8009392:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009396:	e280      	b.n	800989a <UART_SetConfig+0x7ae>
 8009398:	2308      	movs	r3, #8
 800939a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800939e:	e27c      	b.n	800989a <UART_SetConfig+0x7ae>
 80093a0:	2310      	movs	r3, #16
 80093a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80093a6:	e278      	b.n	800989a <UART_SetConfig+0x7ae>
 80093a8:	2320      	movs	r3, #32
 80093aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80093ae:	e274      	b.n	800989a <UART_SetConfig+0x7ae>
 80093b0:	2340      	movs	r3, #64	@ 0x40
 80093b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80093b6:	e270      	b.n	800989a <UART_SetConfig+0x7ae>
 80093b8:	2380      	movs	r3, #128	@ 0x80
 80093ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80093be:	e26c      	b.n	800989a <UART_SetConfig+0x7ae>
 80093c0:	697b      	ldr	r3, [r7, #20]
 80093c2:	681b      	ldr	r3, [r3, #0]
 80093c4:	4a1b      	ldr	r2, [pc, #108]	@ (8009434 <UART_SetConfig+0x348>)
 80093c6:	4293      	cmp	r3, r2
 80093c8:	d142      	bne.n	8009450 <UART_SetConfig+0x364>
 80093ca:	4b16      	ldr	r3, [pc, #88]	@ (8009424 <UART_SetConfig+0x338>)
 80093cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80093ce:	f003 0307 	and.w	r3, r3, #7
 80093d2:	2b05      	cmp	r3, #5
 80093d4:	d838      	bhi.n	8009448 <UART_SetConfig+0x35c>
 80093d6:	a201      	add	r2, pc, #4	@ (adr r2, 80093dc <UART_SetConfig+0x2f0>)
 80093d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80093dc:	080093f5 	.word	0x080093f5
 80093e0:	080093fd 	.word	0x080093fd
 80093e4:	08009405 	.word	0x08009405
 80093e8:	0800940d 	.word	0x0800940d
 80093ec:	08009439 	.word	0x08009439
 80093f0:	08009441 	.word	0x08009441
 80093f4:	2300      	movs	r3, #0
 80093f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80093fa:	e24e      	b.n	800989a <UART_SetConfig+0x7ae>
 80093fc:	2304      	movs	r3, #4
 80093fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009402:	e24a      	b.n	800989a <UART_SetConfig+0x7ae>
 8009404:	2308      	movs	r3, #8
 8009406:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800940a:	e246      	b.n	800989a <UART_SetConfig+0x7ae>
 800940c:	2310      	movs	r3, #16
 800940e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009412:	e242      	b.n	800989a <UART_SetConfig+0x7ae>
 8009414:	cfff69f3 	.word	0xcfff69f3
 8009418:	58000c00 	.word	0x58000c00
 800941c:	11fff4ff 	.word	0x11fff4ff
 8009420:	40011000 	.word	0x40011000
 8009424:	58024400 	.word	0x58024400
 8009428:	40004400 	.word	0x40004400
 800942c:	40004800 	.word	0x40004800
 8009430:	40004c00 	.word	0x40004c00
 8009434:	40005000 	.word	0x40005000
 8009438:	2320      	movs	r3, #32
 800943a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800943e:	e22c      	b.n	800989a <UART_SetConfig+0x7ae>
 8009440:	2340      	movs	r3, #64	@ 0x40
 8009442:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009446:	e228      	b.n	800989a <UART_SetConfig+0x7ae>
 8009448:	2380      	movs	r3, #128	@ 0x80
 800944a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800944e:	e224      	b.n	800989a <UART_SetConfig+0x7ae>
 8009450:	697b      	ldr	r3, [r7, #20]
 8009452:	681b      	ldr	r3, [r3, #0]
 8009454:	4ab1      	ldr	r2, [pc, #708]	@ (800971c <UART_SetConfig+0x630>)
 8009456:	4293      	cmp	r3, r2
 8009458:	d176      	bne.n	8009548 <UART_SetConfig+0x45c>
 800945a:	4bb1      	ldr	r3, [pc, #708]	@ (8009720 <UART_SetConfig+0x634>)
 800945c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800945e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009462:	2b28      	cmp	r3, #40	@ 0x28
 8009464:	d86c      	bhi.n	8009540 <UART_SetConfig+0x454>
 8009466:	a201      	add	r2, pc, #4	@ (adr r2, 800946c <UART_SetConfig+0x380>)
 8009468:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800946c:	08009511 	.word	0x08009511
 8009470:	08009541 	.word	0x08009541
 8009474:	08009541 	.word	0x08009541
 8009478:	08009541 	.word	0x08009541
 800947c:	08009541 	.word	0x08009541
 8009480:	08009541 	.word	0x08009541
 8009484:	08009541 	.word	0x08009541
 8009488:	08009541 	.word	0x08009541
 800948c:	08009519 	.word	0x08009519
 8009490:	08009541 	.word	0x08009541
 8009494:	08009541 	.word	0x08009541
 8009498:	08009541 	.word	0x08009541
 800949c:	08009541 	.word	0x08009541
 80094a0:	08009541 	.word	0x08009541
 80094a4:	08009541 	.word	0x08009541
 80094a8:	08009541 	.word	0x08009541
 80094ac:	08009521 	.word	0x08009521
 80094b0:	08009541 	.word	0x08009541
 80094b4:	08009541 	.word	0x08009541
 80094b8:	08009541 	.word	0x08009541
 80094bc:	08009541 	.word	0x08009541
 80094c0:	08009541 	.word	0x08009541
 80094c4:	08009541 	.word	0x08009541
 80094c8:	08009541 	.word	0x08009541
 80094cc:	08009529 	.word	0x08009529
 80094d0:	08009541 	.word	0x08009541
 80094d4:	08009541 	.word	0x08009541
 80094d8:	08009541 	.word	0x08009541
 80094dc:	08009541 	.word	0x08009541
 80094e0:	08009541 	.word	0x08009541
 80094e4:	08009541 	.word	0x08009541
 80094e8:	08009541 	.word	0x08009541
 80094ec:	08009531 	.word	0x08009531
 80094f0:	08009541 	.word	0x08009541
 80094f4:	08009541 	.word	0x08009541
 80094f8:	08009541 	.word	0x08009541
 80094fc:	08009541 	.word	0x08009541
 8009500:	08009541 	.word	0x08009541
 8009504:	08009541 	.word	0x08009541
 8009508:	08009541 	.word	0x08009541
 800950c:	08009539 	.word	0x08009539
 8009510:	2301      	movs	r3, #1
 8009512:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009516:	e1c0      	b.n	800989a <UART_SetConfig+0x7ae>
 8009518:	2304      	movs	r3, #4
 800951a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800951e:	e1bc      	b.n	800989a <UART_SetConfig+0x7ae>
 8009520:	2308      	movs	r3, #8
 8009522:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009526:	e1b8      	b.n	800989a <UART_SetConfig+0x7ae>
 8009528:	2310      	movs	r3, #16
 800952a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800952e:	e1b4      	b.n	800989a <UART_SetConfig+0x7ae>
 8009530:	2320      	movs	r3, #32
 8009532:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009536:	e1b0      	b.n	800989a <UART_SetConfig+0x7ae>
 8009538:	2340      	movs	r3, #64	@ 0x40
 800953a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800953e:	e1ac      	b.n	800989a <UART_SetConfig+0x7ae>
 8009540:	2380      	movs	r3, #128	@ 0x80
 8009542:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009546:	e1a8      	b.n	800989a <UART_SetConfig+0x7ae>
 8009548:	697b      	ldr	r3, [r7, #20]
 800954a:	681b      	ldr	r3, [r3, #0]
 800954c:	4a75      	ldr	r2, [pc, #468]	@ (8009724 <UART_SetConfig+0x638>)
 800954e:	4293      	cmp	r3, r2
 8009550:	d130      	bne.n	80095b4 <UART_SetConfig+0x4c8>
 8009552:	4b73      	ldr	r3, [pc, #460]	@ (8009720 <UART_SetConfig+0x634>)
 8009554:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009556:	f003 0307 	and.w	r3, r3, #7
 800955a:	2b05      	cmp	r3, #5
 800955c:	d826      	bhi.n	80095ac <UART_SetConfig+0x4c0>
 800955e:	a201      	add	r2, pc, #4	@ (adr r2, 8009564 <UART_SetConfig+0x478>)
 8009560:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009564:	0800957d 	.word	0x0800957d
 8009568:	08009585 	.word	0x08009585
 800956c:	0800958d 	.word	0x0800958d
 8009570:	08009595 	.word	0x08009595
 8009574:	0800959d 	.word	0x0800959d
 8009578:	080095a5 	.word	0x080095a5
 800957c:	2300      	movs	r3, #0
 800957e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009582:	e18a      	b.n	800989a <UART_SetConfig+0x7ae>
 8009584:	2304      	movs	r3, #4
 8009586:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800958a:	e186      	b.n	800989a <UART_SetConfig+0x7ae>
 800958c:	2308      	movs	r3, #8
 800958e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009592:	e182      	b.n	800989a <UART_SetConfig+0x7ae>
 8009594:	2310      	movs	r3, #16
 8009596:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800959a:	e17e      	b.n	800989a <UART_SetConfig+0x7ae>
 800959c:	2320      	movs	r3, #32
 800959e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80095a2:	e17a      	b.n	800989a <UART_SetConfig+0x7ae>
 80095a4:	2340      	movs	r3, #64	@ 0x40
 80095a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80095aa:	e176      	b.n	800989a <UART_SetConfig+0x7ae>
 80095ac:	2380      	movs	r3, #128	@ 0x80
 80095ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80095b2:	e172      	b.n	800989a <UART_SetConfig+0x7ae>
 80095b4:	697b      	ldr	r3, [r7, #20]
 80095b6:	681b      	ldr	r3, [r3, #0]
 80095b8:	4a5b      	ldr	r2, [pc, #364]	@ (8009728 <UART_SetConfig+0x63c>)
 80095ba:	4293      	cmp	r3, r2
 80095bc:	d130      	bne.n	8009620 <UART_SetConfig+0x534>
 80095be:	4b58      	ldr	r3, [pc, #352]	@ (8009720 <UART_SetConfig+0x634>)
 80095c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80095c2:	f003 0307 	and.w	r3, r3, #7
 80095c6:	2b05      	cmp	r3, #5
 80095c8:	d826      	bhi.n	8009618 <UART_SetConfig+0x52c>
 80095ca:	a201      	add	r2, pc, #4	@ (adr r2, 80095d0 <UART_SetConfig+0x4e4>)
 80095cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80095d0:	080095e9 	.word	0x080095e9
 80095d4:	080095f1 	.word	0x080095f1
 80095d8:	080095f9 	.word	0x080095f9
 80095dc:	08009601 	.word	0x08009601
 80095e0:	08009609 	.word	0x08009609
 80095e4:	08009611 	.word	0x08009611
 80095e8:	2300      	movs	r3, #0
 80095ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80095ee:	e154      	b.n	800989a <UART_SetConfig+0x7ae>
 80095f0:	2304      	movs	r3, #4
 80095f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80095f6:	e150      	b.n	800989a <UART_SetConfig+0x7ae>
 80095f8:	2308      	movs	r3, #8
 80095fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80095fe:	e14c      	b.n	800989a <UART_SetConfig+0x7ae>
 8009600:	2310      	movs	r3, #16
 8009602:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009606:	e148      	b.n	800989a <UART_SetConfig+0x7ae>
 8009608:	2320      	movs	r3, #32
 800960a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800960e:	e144      	b.n	800989a <UART_SetConfig+0x7ae>
 8009610:	2340      	movs	r3, #64	@ 0x40
 8009612:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009616:	e140      	b.n	800989a <UART_SetConfig+0x7ae>
 8009618:	2380      	movs	r3, #128	@ 0x80
 800961a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800961e:	e13c      	b.n	800989a <UART_SetConfig+0x7ae>
 8009620:	697b      	ldr	r3, [r7, #20]
 8009622:	681b      	ldr	r3, [r3, #0]
 8009624:	4a41      	ldr	r2, [pc, #260]	@ (800972c <UART_SetConfig+0x640>)
 8009626:	4293      	cmp	r3, r2
 8009628:	f040 8082 	bne.w	8009730 <UART_SetConfig+0x644>
 800962c:	4b3c      	ldr	r3, [pc, #240]	@ (8009720 <UART_SetConfig+0x634>)
 800962e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009630:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009634:	2b28      	cmp	r3, #40	@ 0x28
 8009636:	d86d      	bhi.n	8009714 <UART_SetConfig+0x628>
 8009638:	a201      	add	r2, pc, #4	@ (adr r2, 8009640 <UART_SetConfig+0x554>)
 800963a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800963e:	bf00      	nop
 8009640:	080096e5 	.word	0x080096e5
 8009644:	08009715 	.word	0x08009715
 8009648:	08009715 	.word	0x08009715
 800964c:	08009715 	.word	0x08009715
 8009650:	08009715 	.word	0x08009715
 8009654:	08009715 	.word	0x08009715
 8009658:	08009715 	.word	0x08009715
 800965c:	08009715 	.word	0x08009715
 8009660:	080096ed 	.word	0x080096ed
 8009664:	08009715 	.word	0x08009715
 8009668:	08009715 	.word	0x08009715
 800966c:	08009715 	.word	0x08009715
 8009670:	08009715 	.word	0x08009715
 8009674:	08009715 	.word	0x08009715
 8009678:	08009715 	.word	0x08009715
 800967c:	08009715 	.word	0x08009715
 8009680:	080096f5 	.word	0x080096f5
 8009684:	08009715 	.word	0x08009715
 8009688:	08009715 	.word	0x08009715
 800968c:	08009715 	.word	0x08009715
 8009690:	08009715 	.word	0x08009715
 8009694:	08009715 	.word	0x08009715
 8009698:	08009715 	.word	0x08009715
 800969c:	08009715 	.word	0x08009715
 80096a0:	080096fd 	.word	0x080096fd
 80096a4:	08009715 	.word	0x08009715
 80096a8:	08009715 	.word	0x08009715
 80096ac:	08009715 	.word	0x08009715
 80096b0:	08009715 	.word	0x08009715
 80096b4:	08009715 	.word	0x08009715
 80096b8:	08009715 	.word	0x08009715
 80096bc:	08009715 	.word	0x08009715
 80096c0:	08009705 	.word	0x08009705
 80096c4:	08009715 	.word	0x08009715
 80096c8:	08009715 	.word	0x08009715
 80096cc:	08009715 	.word	0x08009715
 80096d0:	08009715 	.word	0x08009715
 80096d4:	08009715 	.word	0x08009715
 80096d8:	08009715 	.word	0x08009715
 80096dc:	08009715 	.word	0x08009715
 80096e0:	0800970d 	.word	0x0800970d
 80096e4:	2301      	movs	r3, #1
 80096e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80096ea:	e0d6      	b.n	800989a <UART_SetConfig+0x7ae>
 80096ec:	2304      	movs	r3, #4
 80096ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80096f2:	e0d2      	b.n	800989a <UART_SetConfig+0x7ae>
 80096f4:	2308      	movs	r3, #8
 80096f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80096fa:	e0ce      	b.n	800989a <UART_SetConfig+0x7ae>
 80096fc:	2310      	movs	r3, #16
 80096fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009702:	e0ca      	b.n	800989a <UART_SetConfig+0x7ae>
 8009704:	2320      	movs	r3, #32
 8009706:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800970a:	e0c6      	b.n	800989a <UART_SetConfig+0x7ae>
 800970c:	2340      	movs	r3, #64	@ 0x40
 800970e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009712:	e0c2      	b.n	800989a <UART_SetConfig+0x7ae>
 8009714:	2380      	movs	r3, #128	@ 0x80
 8009716:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800971a:	e0be      	b.n	800989a <UART_SetConfig+0x7ae>
 800971c:	40011400 	.word	0x40011400
 8009720:	58024400 	.word	0x58024400
 8009724:	40007800 	.word	0x40007800
 8009728:	40007c00 	.word	0x40007c00
 800972c:	40011800 	.word	0x40011800
 8009730:	697b      	ldr	r3, [r7, #20]
 8009732:	681b      	ldr	r3, [r3, #0]
 8009734:	4aad      	ldr	r2, [pc, #692]	@ (80099ec <UART_SetConfig+0x900>)
 8009736:	4293      	cmp	r3, r2
 8009738:	d176      	bne.n	8009828 <UART_SetConfig+0x73c>
 800973a:	4bad      	ldr	r3, [pc, #692]	@ (80099f0 <UART_SetConfig+0x904>)
 800973c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800973e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009742:	2b28      	cmp	r3, #40	@ 0x28
 8009744:	d86c      	bhi.n	8009820 <UART_SetConfig+0x734>
 8009746:	a201      	add	r2, pc, #4	@ (adr r2, 800974c <UART_SetConfig+0x660>)
 8009748:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800974c:	080097f1 	.word	0x080097f1
 8009750:	08009821 	.word	0x08009821
 8009754:	08009821 	.word	0x08009821
 8009758:	08009821 	.word	0x08009821
 800975c:	08009821 	.word	0x08009821
 8009760:	08009821 	.word	0x08009821
 8009764:	08009821 	.word	0x08009821
 8009768:	08009821 	.word	0x08009821
 800976c:	080097f9 	.word	0x080097f9
 8009770:	08009821 	.word	0x08009821
 8009774:	08009821 	.word	0x08009821
 8009778:	08009821 	.word	0x08009821
 800977c:	08009821 	.word	0x08009821
 8009780:	08009821 	.word	0x08009821
 8009784:	08009821 	.word	0x08009821
 8009788:	08009821 	.word	0x08009821
 800978c:	08009801 	.word	0x08009801
 8009790:	08009821 	.word	0x08009821
 8009794:	08009821 	.word	0x08009821
 8009798:	08009821 	.word	0x08009821
 800979c:	08009821 	.word	0x08009821
 80097a0:	08009821 	.word	0x08009821
 80097a4:	08009821 	.word	0x08009821
 80097a8:	08009821 	.word	0x08009821
 80097ac:	08009809 	.word	0x08009809
 80097b0:	08009821 	.word	0x08009821
 80097b4:	08009821 	.word	0x08009821
 80097b8:	08009821 	.word	0x08009821
 80097bc:	08009821 	.word	0x08009821
 80097c0:	08009821 	.word	0x08009821
 80097c4:	08009821 	.word	0x08009821
 80097c8:	08009821 	.word	0x08009821
 80097cc:	08009811 	.word	0x08009811
 80097d0:	08009821 	.word	0x08009821
 80097d4:	08009821 	.word	0x08009821
 80097d8:	08009821 	.word	0x08009821
 80097dc:	08009821 	.word	0x08009821
 80097e0:	08009821 	.word	0x08009821
 80097e4:	08009821 	.word	0x08009821
 80097e8:	08009821 	.word	0x08009821
 80097ec:	08009819 	.word	0x08009819
 80097f0:	2301      	movs	r3, #1
 80097f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80097f6:	e050      	b.n	800989a <UART_SetConfig+0x7ae>
 80097f8:	2304      	movs	r3, #4
 80097fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80097fe:	e04c      	b.n	800989a <UART_SetConfig+0x7ae>
 8009800:	2308      	movs	r3, #8
 8009802:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009806:	e048      	b.n	800989a <UART_SetConfig+0x7ae>
 8009808:	2310      	movs	r3, #16
 800980a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800980e:	e044      	b.n	800989a <UART_SetConfig+0x7ae>
 8009810:	2320      	movs	r3, #32
 8009812:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009816:	e040      	b.n	800989a <UART_SetConfig+0x7ae>
 8009818:	2340      	movs	r3, #64	@ 0x40
 800981a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800981e:	e03c      	b.n	800989a <UART_SetConfig+0x7ae>
 8009820:	2380      	movs	r3, #128	@ 0x80
 8009822:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009826:	e038      	b.n	800989a <UART_SetConfig+0x7ae>
 8009828:	697b      	ldr	r3, [r7, #20]
 800982a:	681b      	ldr	r3, [r3, #0]
 800982c:	4a71      	ldr	r2, [pc, #452]	@ (80099f4 <UART_SetConfig+0x908>)
 800982e:	4293      	cmp	r3, r2
 8009830:	d130      	bne.n	8009894 <UART_SetConfig+0x7a8>
 8009832:	4b6f      	ldr	r3, [pc, #444]	@ (80099f0 <UART_SetConfig+0x904>)
 8009834:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009836:	f003 0307 	and.w	r3, r3, #7
 800983a:	2b05      	cmp	r3, #5
 800983c:	d826      	bhi.n	800988c <UART_SetConfig+0x7a0>
 800983e:	a201      	add	r2, pc, #4	@ (adr r2, 8009844 <UART_SetConfig+0x758>)
 8009840:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009844:	0800985d 	.word	0x0800985d
 8009848:	08009865 	.word	0x08009865
 800984c:	0800986d 	.word	0x0800986d
 8009850:	08009875 	.word	0x08009875
 8009854:	0800987d 	.word	0x0800987d
 8009858:	08009885 	.word	0x08009885
 800985c:	2302      	movs	r3, #2
 800985e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009862:	e01a      	b.n	800989a <UART_SetConfig+0x7ae>
 8009864:	2304      	movs	r3, #4
 8009866:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800986a:	e016      	b.n	800989a <UART_SetConfig+0x7ae>
 800986c:	2308      	movs	r3, #8
 800986e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009872:	e012      	b.n	800989a <UART_SetConfig+0x7ae>
 8009874:	2310      	movs	r3, #16
 8009876:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800987a:	e00e      	b.n	800989a <UART_SetConfig+0x7ae>
 800987c:	2320      	movs	r3, #32
 800987e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009882:	e00a      	b.n	800989a <UART_SetConfig+0x7ae>
 8009884:	2340      	movs	r3, #64	@ 0x40
 8009886:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800988a:	e006      	b.n	800989a <UART_SetConfig+0x7ae>
 800988c:	2380      	movs	r3, #128	@ 0x80
 800988e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009892:	e002      	b.n	800989a <UART_SetConfig+0x7ae>
 8009894:	2380      	movs	r3, #128	@ 0x80
 8009896:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800989a:	697b      	ldr	r3, [r7, #20]
 800989c:	681b      	ldr	r3, [r3, #0]
 800989e:	4a55      	ldr	r2, [pc, #340]	@ (80099f4 <UART_SetConfig+0x908>)
 80098a0:	4293      	cmp	r3, r2
 80098a2:	f040 80f8 	bne.w	8009a96 <UART_SetConfig+0x9aa>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80098a6:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80098aa:	2b20      	cmp	r3, #32
 80098ac:	dc46      	bgt.n	800993c <UART_SetConfig+0x850>
 80098ae:	2b02      	cmp	r3, #2
 80098b0:	db75      	blt.n	800999e <UART_SetConfig+0x8b2>
 80098b2:	3b02      	subs	r3, #2
 80098b4:	2b1e      	cmp	r3, #30
 80098b6:	d872      	bhi.n	800999e <UART_SetConfig+0x8b2>
 80098b8:	a201      	add	r2, pc, #4	@ (adr r2, 80098c0 <UART_SetConfig+0x7d4>)
 80098ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80098be:	bf00      	nop
 80098c0:	08009943 	.word	0x08009943
 80098c4:	0800999f 	.word	0x0800999f
 80098c8:	0800994b 	.word	0x0800994b
 80098cc:	0800999f 	.word	0x0800999f
 80098d0:	0800999f 	.word	0x0800999f
 80098d4:	0800999f 	.word	0x0800999f
 80098d8:	0800995b 	.word	0x0800995b
 80098dc:	0800999f 	.word	0x0800999f
 80098e0:	0800999f 	.word	0x0800999f
 80098e4:	0800999f 	.word	0x0800999f
 80098e8:	0800999f 	.word	0x0800999f
 80098ec:	0800999f 	.word	0x0800999f
 80098f0:	0800999f 	.word	0x0800999f
 80098f4:	0800999f 	.word	0x0800999f
 80098f8:	0800996b 	.word	0x0800996b
 80098fc:	0800999f 	.word	0x0800999f
 8009900:	0800999f 	.word	0x0800999f
 8009904:	0800999f 	.word	0x0800999f
 8009908:	0800999f 	.word	0x0800999f
 800990c:	0800999f 	.word	0x0800999f
 8009910:	0800999f 	.word	0x0800999f
 8009914:	0800999f 	.word	0x0800999f
 8009918:	0800999f 	.word	0x0800999f
 800991c:	0800999f 	.word	0x0800999f
 8009920:	0800999f 	.word	0x0800999f
 8009924:	0800999f 	.word	0x0800999f
 8009928:	0800999f 	.word	0x0800999f
 800992c:	0800999f 	.word	0x0800999f
 8009930:	0800999f 	.word	0x0800999f
 8009934:	0800999f 	.word	0x0800999f
 8009938:	08009991 	.word	0x08009991
 800993c:	2b40      	cmp	r3, #64	@ 0x40
 800993e:	d02a      	beq.n	8009996 <UART_SetConfig+0x8aa>
 8009940:	e02d      	b.n	800999e <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8009942:	f7fd f8ab 	bl	8006a9c <HAL_RCCEx_GetD3PCLK1Freq>
 8009946:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8009948:	e02f      	b.n	80099aa <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800994a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800994e:	4618      	mov	r0, r3
 8009950:	f7fd f8ba 	bl	8006ac8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8009954:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009956:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009958:	e027      	b.n	80099aa <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800995a:	f107 0318 	add.w	r3, r7, #24
 800995e:	4618      	mov	r0, r3
 8009960:	f7fd fa06 	bl	8006d70 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8009964:	69fb      	ldr	r3, [r7, #28]
 8009966:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009968:	e01f      	b.n	80099aa <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800996a:	4b21      	ldr	r3, [pc, #132]	@ (80099f0 <UART_SetConfig+0x904>)
 800996c:	681b      	ldr	r3, [r3, #0]
 800996e:	f003 0320 	and.w	r3, r3, #32
 8009972:	2b00      	cmp	r3, #0
 8009974:	d009      	beq.n	800998a <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8009976:	4b1e      	ldr	r3, [pc, #120]	@ (80099f0 <UART_SetConfig+0x904>)
 8009978:	681b      	ldr	r3, [r3, #0]
 800997a:	08db      	lsrs	r3, r3, #3
 800997c:	f003 0303 	and.w	r3, r3, #3
 8009980:	4a1d      	ldr	r2, [pc, #116]	@ (80099f8 <UART_SetConfig+0x90c>)
 8009982:	fa22 f303 	lsr.w	r3, r2, r3
 8009986:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8009988:	e00f      	b.n	80099aa <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800998a:	4b1b      	ldr	r3, [pc, #108]	@ (80099f8 <UART_SetConfig+0x90c>)
 800998c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800998e:	e00c      	b.n	80099aa <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8009990:	4b1a      	ldr	r3, [pc, #104]	@ (80099fc <UART_SetConfig+0x910>)
 8009992:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009994:	e009      	b.n	80099aa <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009996:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800999a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800999c:	e005      	b.n	80099aa <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800999e:	2300      	movs	r3, #0
 80099a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80099a2:	2301      	movs	r3, #1
 80099a4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80099a8:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80099aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80099ac:	2b00      	cmp	r3, #0
 80099ae:	f000 81ee 	beq.w	8009d8e <UART_SetConfig+0xca2>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80099b2:	697b      	ldr	r3, [r7, #20]
 80099b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80099b6:	4a12      	ldr	r2, [pc, #72]	@ (8009a00 <UART_SetConfig+0x914>)
 80099b8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80099bc:	461a      	mov	r2, r3
 80099be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80099c0:	fbb3 f3f2 	udiv	r3, r3, r2
 80099c4:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80099c6:	697b      	ldr	r3, [r7, #20]
 80099c8:	685a      	ldr	r2, [r3, #4]
 80099ca:	4613      	mov	r3, r2
 80099cc:	005b      	lsls	r3, r3, #1
 80099ce:	4413      	add	r3, r2
 80099d0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80099d2:	429a      	cmp	r2, r3
 80099d4:	d305      	bcc.n	80099e2 <UART_SetConfig+0x8f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80099d6:	697b      	ldr	r3, [r7, #20]
 80099d8:	685b      	ldr	r3, [r3, #4]
 80099da:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80099dc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80099de:	429a      	cmp	r2, r3
 80099e0:	d910      	bls.n	8009a04 <UART_SetConfig+0x918>
      {
        ret = HAL_ERROR;
 80099e2:	2301      	movs	r3, #1
 80099e4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80099e8:	e1d1      	b.n	8009d8e <UART_SetConfig+0xca2>
 80099ea:	bf00      	nop
 80099ec:	40011c00 	.word	0x40011c00
 80099f0:	58024400 	.word	0x58024400
 80099f4:	58000c00 	.word	0x58000c00
 80099f8:	03d09000 	.word	0x03d09000
 80099fc:	003d0900 	.word	0x003d0900
 8009a00:	0800b430 	.word	0x0800b430
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009a04:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009a06:	2200      	movs	r2, #0
 8009a08:	60bb      	str	r3, [r7, #8]
 8009a0a:	60fa      	str	r2, [r7, #12]
 8009a0c:	697b      	ldr	r3, [r7, #20]
 8009a0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009a10:	4ac0      	ldr	r2, [pc, #768]	@ (8009d14 <UART_SetConfig+0xc28>)
 8009a12:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009a16:	b29b      	uxth	r3, r3
 8009a18:	2200      	movs	r2, #0
 8009a1a:	603b      	str	r3, [r7, #0]
 8009a1c:	607a      	str	r2, [r7, #4]
 8009a1e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009a22:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8009a26:	f7f6 fcc3 	bl	80003b0 <__aeabi_uldivmod>
 8009a2a:	4602      	mov	r2, r0
 8009a2c:	460b      	mov	r3, r1
 8009a2e:	4610      	mov	r0, r2
 8009a30:	4619      	mov	r1, r3
 8009a32:	f04f 0200 	mov.w	r2, #0
 8009a36:	f04f 0300 	mov.w	r3, #0
 8009a3a:	020b      	lsls	r3, r1, #8
 8009a3c:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8009a40:	0202      	lsls	r2, r0, #8
 8009a42:	6979      	ldr	r1, [r7, #20]
 8009a44:	6849      	ldr	r1, [r1, #4]
 8009a46:	0849      	lsrs	r1, r1, #1
 8009a48:	2000      	movs	r0, #0
 8009a4a:	460c      	mov	r4, r1
 8009a4c:	4605      	mov	r5, r0
 8009a4e:	eb12 0804 	adds.w	r8, r2, r4
 8009a52:	eb43 0905 	adc.w	r9, r3, r5
 8009a56:	697b      	ldr	r3, [r7, #20]
 8009a58:	685b      	ldr	r3, [r3, #4]
 8009a5a:	2200      	movs	r2, #0
 8009a5c:	469a      	mov	sl, r3
 8009a5e:	4693      	mov	fp, r2
 8009a60:	4652      	mov	r2, sl
 8009a62:	465b      	mov	r3, fp
 8009a64:	4640      	mov	r0, r8
 8009a66:	4649      	mov	r1, r9
 8009a68:	f7f6 fca2 	bl	80003b0 <__aeabi_uldivmod>
 8009a6c:	4602      	mov	r2, r0
 8009a6e:	460b      	mov	r3, r1
 8009a70:	4613      	mov	r3, r2
 8009a72:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8009a74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009a76:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009a7a:	d308      	bcc.n	8009a8e <UART_SetConfig+0x9a2>
 8009a7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009a7e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009a82:	d204      	bcs.n	8009a8e <UART_SetConfig+0x9a2>
        {
          huart->Instance->BRR = usartdiv;
 8009a84:	697b      	ldr	r3, [r7, #20]
 8009a86:	681b      	ldr	r3, [r3, #0]
 8009a88:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009a8a:	60da      	str	r2, [r3, #12]
 8009a8c:	e17f      	b.n	8009d8e <UART_SetConfig+0xca2>
        }
        else
        {
          ret = HAL_ERROR;
 8009a8e:	2301      	movs	r3, #1
 8009a90:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8009a94:	e17b      	b.n	8009d8e <UART_SetConfig+0xca2>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009a96:	697b      	ldr	r3, [r7, #20]
 8009a98:	69db      	ldr	r3, [r3, #28]
 8009a9a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009a9e:	f040 80bd 	bne.w	8009c1c <UART_SetConfig+0xb30>
  {
    switch (clocksource)
 8009aa2:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8009aa6:	2b20      	cmp	r3, #32
 8009aa8:	dc48      	bgt.n	8009b3c <UART_SetConfig+0xa50>
 8009aaa:	2b00      	cmp	r3, #0
 8009aac:	db7b      	blt.n	8009ba6 <UART_SetConfig+0xaba>
 8009aae:	2b20      	cmp	r3, #32
 8009ab0:	d879      	bhi.n	8009ba6 <UART_SetConfig+0xaba>
 8009ab2:	a201      	add	r2, pc, #4	@ (adr r2, 8009ab8 <UART_SetConfig+0x9cc>)
 8009ab4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009ab8:	08009b43 	.word	0x08009b43
 8009abc:	08009b4b 	.word	0x08009b4b
 8009ac0:	08009ba7 	.word	0x08009ba7
 8009ac4:	08009ba7 	.word	0x08009ba7
 8009ac8:	08009b53 	.word	0x08009b53
 8009acc:	08009ba7 	.word	0x08009ba7
 8009ad0:	08009ba7 	.word	0x08009ba7
 8009ad4:	08009ba7 	.word	0x08009ba7
 8009ad8:	08009b63 	.word	0x08009b63
 8009adc:	08009ba7 	.word	0x08009ba7
 8009ae0:	08009ba7 	.word	0x08009ba7
 8009ae4:	08009ba7 	.word	0x08009ba7
 8009ae8:	08009ba7 	.word	0x08009ba7
 8009aec:	08009ba7 	.word	0x08009ba7
 8009af0:	08009ba7 	.word	0x08009ba7
 8009af4:	08009ba7 	.word	0x08009ba7
 8009af8:	08009b73 	.word	0x08009b73
 8009afc:	08009ba7 	.word	0x08009ba7
 8009b00:	08009ba7 	.word	0x08009ba7
 8009b04:	08009ba7 	.word	0x08009ba7
 8009b08:	08009ba7 	.word	0x08009ba7
 8009b0c:	08009ba7 	.word	0x08009ba7
 8009b10:	08009ba7 	.word	0x08009ba7
 8009b14:	08009ba7 	.word	0x08009ba7
 8009b18:	08009ba7 	.word	0x08009ba7
 8009b1c:	08009ba7 	.word	0x08009ba7
 8009b20:	08009ba7 	.word	0x08009ba7
 8009b24:	08009ba7 	.word	0x08009ba7
 8009b28:	08009ba7 	.word	0x08009ba7
 8009b2c:	08009ba7 	.word	0x08009ba7
 8009b30:	08009ba7 	.word	0x08009ba7
 8009b34:	08009ba7 	.word	0x08009ba7
 8009b38:	08009b99 	.word	0x08009b99
 8009b3c:	2b40      	cmp	r3, #64	@ 0x40
 8009b3e:	d02e      	beq.n	8009b9e <UART_SetConfig+0xab2>
 8009b40:	e031      	b.n	8009ba6 <UART_SetConfig+0xaba>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009b42:	f7fb fddf 	bl	8005704 <HAL_RCC_GetPCLK1Freq>
 8009b46:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8009b48:	e033      	b.n	8009bb2 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009b4a:	f7fb fdf1 	bl	8005730 <HAL_RCC_GetPCLK2Freq>
 8009b4e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8009b50:	e02f      	b.n	8009bb2 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009b52:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009b56:	4618      	mov	r0, r3
 8009b58:	f7fc ffb6 	bl	8006ac8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8009b5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009b60:	e027      	b.n	8009bb2 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009b62:	f107 0318 	add.w	r3, r7, #24
 8009b66:	4618      	mov	r0, r3
 8009b68:	f7fd f902 	bl	8006d70 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8009b6c:	69fb      	ldr	r3, [r7, #28]
 8009b6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009b70:	e01f      	b.n	8009bb2 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009b72:	4b69      	ldr	r3, [pc, #420]	@ (8009d18 <UART_SetConfig+0xc2c>)
 8009b74:	681b      	ldr	r3, [r3, #0]
 8009b76:	f003 0320 	and.w	r3, r3, #32
 8009b7a:	2b00      	cmp	r3, #0
 8009b7c:	d009      	beq.n	8009b92 <UART_SetConfig+0xaa6>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8009b7e:	4b66      	ldr	r3, [pc, #408]	@ (8009d18 <UART_SetConfig+0xc2c>)
 8009b80:	681b      	ldr	r3, [r3, #0]
 8009b82:	08db      	lsrs	r3, r3, #3
 8009b84:	f003 0303 	and.w	r3, r3, #3
 8009b88:	4a64      	ldr	r2, [pc, #400]	@ (8009d1c <UART_SetConfig+0xc30>)
 8009b8a:	fa22 f303 	lsr.w	r3, r2, r3
 8009b8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8009b90:	e00f      	b.n	8009bb2 <UART_SetConfig+0xac6>
          pclk = (uint32_t) HSI_VALUE;
 8009b92:	4b62      	ldr	r3, [pc, #392]	@ (8009d1c <UART_SetConfig+0xc30>)
 8009b94:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009b96:	e00c      	b.n	8009bb2 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8009b98:	4b61      	ldr	r3, [pc, #388]	@ (8009d20 <UART_SetConfig+0xc34>)
 8009b9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009b9c:	e009      	b.n	8009bb2 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009b9e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009ba2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009ba4:	e005      	b.n	8009bb2 <UART_SetConfig+0xac6>
      default:
        pclk = 0U;
 8009ba6:	2300      	movs	r3, #0
 8009ba8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8009baa:	2301      	movs	r3, #1
 8009bac:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8009bb0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009bb2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009bb4:	2b00      	cmp	r3, #0
 8009bb6:	f000 80ea 	beq.w	8009d8e <UART_SetConfig+0xca2>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009bba:	697b      	ldr	r3, [r7, #20]
 8009bbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009bbe:	4a55      	ldr	r2, [pc, #340]	@ (8009d14 <UART_SetConfig+0xc28>)
 8009bc0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009bc4:	461a      	mov	r2, r3
 8009bc6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009bc8:	fbb3 f3f2 	udiv	r3, r3, r2
 8009bcc:	005a      	lsls	r2, r3, #1
 8009bce:	697b      	ldr	r3, [r7, #20]
 8009bd0:	685b      	ldr	r3, [r3, #4]
 8009bd2:	085b      	lsrs	r3, r3, #1
 8009bd4:	441a      	add	r2, r3
 8009bd6:	697b      	ldr	r3, [r7, #20]
 8009bd8:	685b      	ldr	r3, [r3, #4]
 8009bda:	fbb2 f3f3 	udiv	r3, r2, r3
 8009bde:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009be0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009be2:	2b0f      	cmp	r3, #15
 8009be4:	d916      	bls.n	8009c14 <UART_SetConfig+0xb28>
 8009be6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009be8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009bec:	d212      	bcs.n	8009c14 <UART_SetConfig+0xb28>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009bee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009bf0:	b29b      	uxth	r3, r3
 8009bf2:	f023 030f 	bic.w	r3, r3, #15
 8009bf6:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009bf8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009bfa:	085b      	lsrs	r3, r3, #1
 8009bfc:	b29b      	uxth	r3, r3
 8009bfe:	f003 0307 	and.w	r3, r3, #7
 8009c02:	b29a      	uxth	r2, r3
 8009c04:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8009c06:	4313      	orrs	r3, r2
 8009c08:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 8009c0a:	697b      	ldr	r3, [r7, #20]
 8009c0c:	681b      	ldr	r3, [r3, #0]
 8009c0e:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8009c10:	60da      	str	r2, [r3, #12]
 8009c12:	e0bc      	b.n	8009d8e <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 8009c14:	2301      	movs	r3, #1
 8009c16:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8009c1a:	e0b8      	b.n	8009d8e <UART_SetConfig+0xca2>
      }
    }
  }
  else
  {
    switch (clocksource)
 8009c1c:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8009c20:	2b20      	cmp	r3, #32
 8009c22:	dc4b      	bgt.n	8009cbc <UART_SetConfig+0xbd0>
 8009c24:	2b00      	cmp	r3, #0
 8009c26:	f2c0 8087 	blt.w	8009d38 <UART_SetConfig+0xc4c>
 8009c2a:	2b20      	cmp	r3, #32
 8009c2c:	f200 8084 	bhi.w	8009d38 <UART_SetConfig+0xc4c>
 8009c30:	a201      	add	r2, pc, #4	@ (adr r2, 8009c38 <UART_SetConfig+0xb4c>)
 8009c32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009c36:	bf00      	nop
 8009c38:	08009cc3 	.word	0x08009cc3
 8009c3c:	08009ccb 	.word	0x08009ccb
 8009c40:	08009d39 	.word	0x08009d39
 8009c44:	08009d39 	.word	0x08009d39
 8009c48:	08009cd3 	.word	0x08009cd3
 8009c4c:	08009d39 	.word	0x08009d39
 8009c50:	08009d39 	.word	0x08009d39
 8009c54:	08009d39 	.word	0x08009d39
 8009c58:	08009ce3 	.word	0x08009ce3
 8009c5c:	08009d39 	.word	0x08009d39
 8009c60:	08009d39 	.word	0x08009d39
 8009c64:	08009d39 	.word	0x08009d39
 8009c68:	08009d39 	.word	0x08009d39
 8009c6c:	08009d39 	.word	0x08009d39
 8009c70:	08009d39 	.word	0x08009d39
 8009c74:	08009d39 	.word	0x08009d39
 8009c78:	08009cf3 	.word	0x08009cf3
 8009c7c:	08009d39 	.word	0x08009d39
 8009c80:	08009d39 	.word	0x08009d39
 8009c84:	08009d39 	.word	0x08009d39
 8009c88:	08009d39 	.word	0x08009d39
 8009c8c:	08009d39 	.word	0x08009d39
 8009c90:	08009d39 	.word	0x08009d39
 8009c94:	08009d39 	.word	0x08009d39
 8009c98:	08009d39 	.word	0x08009d39
 8009c9c:	08009d39 	.word	0x08009d39
 8009ca0:	08009d39 	.word	0x08009d39
 8009ca4:	08009d39 	.word	0x08009d39
 8009ca8:	08009d39 	.word	0x08009d39
 8009cac:	08009d39 	.word	0x08009d39
 8009cb0:	08009d39 	.word	0x08009d39
 8009cb4:	08009d39 	.word	0x08009d39
 8009cb8:	08009d2b 	.word	0x08009d2b
 8009cbc:	2b40      	cmp	r3, #64	@ 0x40
 8009cbe:	d037      	beq.n	8009d30 <UART_SetConfig+0xc44>
 8009cc0:	e03a      	b.n	8009d38 <UART_SetConfig+0xc4c>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009cc2:	f7fb fd1f 	bl	8005704 <HAL_RCC_GetPCLK1Freq>
 8009cc6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8009cc8:	e03c      	b.n	8009d44 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009cca:	f7fb fd31 	bl	8005730 <HAL_RCC_GetPCLK2Freq>
 8009cce:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8009cd0:	e038      	b.n	8009d44 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009cd2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009cd6:	4618      	mov	r0, r3
 8009cd8:	f7fc fef6 	bl	8006ac8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8009cdc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009cde:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009ce0:	e030      	b.n	8009d44 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009ce2:	f107 0318 	add.w	r3, r7, #24
 8009ce6:	4618      	mov	r0, r3
 8009ce8:	f7fd f842 	bl	8006d70 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8009cec:	69fb      	ldr	r3, [r7, #28]
 8009cee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009cf0:	e028      	b.n	8009d44 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009cf2:	4b09      	ldr	r3, [pc, #36]	@ (8009d18 <UART_SetConfig+0xc2c>)
 8009cf4:	681b      	ldr	r3, [r3, #0]
 8009cf6:	f003 0320 	and.w	r3, r3, #32
 8009cfa:	2b00      	cmp	r3, #0
 8009cfc:	d012      	beq.n	8009d24 <UART_SetConfig+0xc38>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8009cfe:	4b06      	ldr	r3, [pc, #24]	@ (8009d18 <UART_SetConfig+0xc2c>)
 8009d00:	681b      	ldr	r3, [r3, #0]
 8009d02:	08db      	lsrs	r3, r3, #3
 8009d04:	f003 0303 	and.w	r3, r3, #3
 8009d08:	4a04      	ldr	r2, [pc, #16]	@ (8009d1c <UART_SetConfig+0xc30>)
 8009d0a:	fa22 f303 	lsr.w	r3, r2, r3
 8009d0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8009d10:	e018      	b.n	8009d44 <UART_SetConfig+0xc58>
 8009d12:	bf00      	nop
 8009d14:	0800b430 	.word	0x0800b430
 8009d18:	58024400 	.word	0x58024400
 8009d1c:	03d09000 	.word	0x03d09000
 8009d20:	003d0900 	.word	0x003d0900
          pclk = (uint32_t) HSI_VALUE;
 8009d24:	4b24      	ldr	r3, [pc, #144]	@ (8009db8 <UART_SetConfig+0xccc>)
 8009d26:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009d28:	e00c      	b.n	8009d44 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8009d2a:	4b24      	ldr	r3, [pc, #144]	@ (8009dbc <UART_SetConfig+0xcd0>)
 8009d2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009d2e:	e009      	b.n	8009d44 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009d30:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009d34:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009d36:	e005      	b.n	8009d44 <UART_SetConfig+0xc58>
      default:
        pclk = 0U;
 8009d38:	2300      	movs	r3, #0
 8009d3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8009d3c:	2301      	movs	r3, #1
 8009d3e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8009d42:	bf00      	nop
    }

    if (pclk != 0U)
 8009d44:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009d46:	2b00      	cmp	r3, #0
 8009d48:	d021      	beq.n	8009d8e <UART_SetConfig+0xca2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009d4a:	697b      	ldr	r3, [r7, #20]
 8009d4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009d4e:	4a1c      	ldr	r2, [pc, #112]	@ (8009dc0 <UART_SetConfig+0xcd4>)
 8009d50:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009d54:	461a      	mov	r2, r3
 8009d56:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009d58:	fbb3 f2f2 	udiv	r2, r3, r2
 8009d5c:	697b      	ldr	r3, [r7, #20]
 8009d5e:	685b      	ldr	r3, [r3, #4]
 8009d60:	085b      	lsrs	r3, r3, #1
 8009d62:	441a      	add	r2, r3
 8009d64:	697b      	ldr	r3, [r7, #20]
 8009d66:	685b      	ldr	r3, [r3, #4]
 8009d68:	fbb2 f3f3 	udiv	r3, r2, r3
 8009d6c:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009d6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009d70:	2b0f      	cmp	r3, #15
 8009d72:	d909      	bls.n	8009d88 <UART_SetConfig+0xc9c>
 8009d74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009d76:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009d7a:	d205      	bcs.n	8009d88 <UART_SetConfig+0xc9c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009d7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009d7e:	b29a      	uxth	r2, r3
 8009d80:	697b      	ldr	r3, [r7, #20]
 8009d82:	681b      	ldr	r3, [r3, #0]
 8009d84:	60da      	str	r2, [r3, #12]
 8009d86:	e002      	b.n	8009d8e <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 8009d88:	2301      	movs	r3, #1
 8009d8a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8009d8e:	697b      	ldr	r3, [r7, #20]
 8009d90:	2201      	movs	r2, #1
 8009d92:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8009d96:	697b      	ldr	r3, [r7, #20]
 8009d98:	2201      	movs	r2, #1
 8009d9a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009d9e:	697b      	ldr	r3, [r7, #20]
 8009da0:	2200      	movs	r2, #0
 8009da2:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8009da4:	697b      	ldr	r3, [r7, #20]
 8009da6:	2200      	movs	r2, #0
 8009da8:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8009daa:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8009dae:	4618      	mov	r0, r3
 8009db0:	3748      	adds	r7, #72	@ 0x48
 8009db2:	46bd      	mov	sp, r7
 8009db4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009db8:	03d09000 	.word	0x03d09000
 8009dbc:	003d0900 	.word	0x003d0900
 8009dc0:	0800b430 	.word	0x0800b430

08009dc4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009dc4:	b480      	push	{r7}
 8009dc6:	b083      	sub	sp, #12
 8009dc8:	af00      	add	r7, sp, #0
 8009dca:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009dd0:	f003 0308 	and.w	r3, r3, #8
 8009dd4:	2b00      	cmp	r3, #0
 8009dd6:	d00a      	beq.n	8009dee <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	681b      	ldr	r3, [r3, #0]
 8009ddc:	685b      	ldr	r3, [r3, #4]
 8009dde:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8009de2:	687b      	ldr	r3, [r7, #4]
 8009de4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	681b      	ldr	r3, [r3, #0]
 8009dea:	430a      	orrs	r2, r1
 8009dec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009dee:	687b      	ldr	r3, [r7, #4]
 8009df0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009df2:	f003 0301 	and.w	r3, r3, #1
 8009df6:	2b00      	cmp	r3, #0
 8009df8:	d00a      	beq.n	8009e10 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	681b      	ldr	r3, [r3, #0]
 8009dfe:	685b      	ldr	r3, [r3, #4]
 8009e00:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	681b      	ldr	r3, [r3, #0]
 8009e0c:	430a      	orrs	r2, r1
 8009e0e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009e10:	687b      	ldr	r3, [r7, #4]
 8009e12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009e14:	f003 0302 	and.w	r3, r3, #2
 8009e18:	2b00      	cmp	r3, #0
 8009e1a:	d00a      	beq.n	8009e32 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009e1c:	687b      	ldr	r3, [r7, #4]
 8009e1e:	681b      	ldr	r3, [r3, #0]
 8009e20:	685b      	ldr	r3, [r3, #4]
 8009e22:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009e2a:	687b      	ldr	r3, [r7, #4]
 8009e2c:	681b      	ldr	r3, [r3, #0]
 8009e2e:	430a      	orrs	r2, r1
 8009e30:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009e36:	f003 0304 	and.w	r3, r3, #4
 8009e3a:	2b00      	cmp	r3, #0
 8009e3c:	d00a      	beq.n	8009e54 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009e3e:	687b      	ldr	r3, [r7, #4]
 8009e40:	681b      	ldr	r3, [r3, #0]
 8009e42:	685b      	ldr	r3, [r3, #4]
 8009e44:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8009e48:	687b      	ldr	r3, [r7, #4]
 8009e4a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	681b      	ldr	r3, [r3, #0]
 8009e50:	430a      	orrs	r2, r1
 8009e52:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009e58:	f003 0310 	and.w	r3, r3, #16
 8009e5c:	2b00      	cmp	r3, #0
 8009e5e:	d00a      	beq.n	8009e76 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009e60:	687b      	ldr	r3, [r7, #4]
 8009e62:	681b      	ldr	r3, [r3, #0]
 8009e64:	689b      	ldr	r3, [r3, #8]
 8009e66:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8009e6a:	687b      	ldr	r3, [r7, #4]
 8009e6c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009e6e:	687b      	ldr	r3, [r7, #4]
 8009e70:	681b      	ldr	r3, [r3, #0]
 8009e72:	430a      	orrs	r2, r1
 8009e74:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009e7a:	f003 0320 	and.w	r3, r3, #32
 8009e7e:	2b00      	cmp	r3, #0
 8009e80:	d00a      	beq.n	8009e98 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	681b      	ldr	r3, [r3, #0]
 8009e86:	689b      	ldr	r3, [r3, #8]
 8009e88:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	681b      	ldr	r3, [r3, #0]
 8009e94:	430a      	orrs	r2, r1
 8009e96:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009e98:	687b      	ldr	r3, [r7, #4]
 8009e9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009e9c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009ea0:	2b00      	cmp	r3, #0
 8009ea2:	d01a      	beq.n	8009eda <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	681b      	ldr	r3, [r3, #0]
 8009ea8:	685b      	ldr	r3, [r3, #4]
 8009eaa:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	681b      	ldr	r3, [r3, #0]
 8009eb6:	430a      	orrs	r2, r1
 8009eb8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009eba:	687b      	ldr	r3, [r7, #4]
 8009ebc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009ebe:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009ec2:	d10a      	bne.n	8009eda <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	681b      	ldr	r3, [r3, #0]
 8009ec8:	685b      	ldr	r3, [r3, #4]
 8009eca:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8009ece:	687b      	ldr	r3, [r7, #4]
 8009ed0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	681b      	ldr	r3, [r3, #0]
 8009ed6:	430a      	orrs	r2, r1
 8009ed8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009eda:	687b      	ldr	r3, [r7, #4]
 8009edc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009ede:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009ee2:	2b00      	cmp	r3, #0
 8009ee4:	d00a      	beq.n	8009efc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	681b      	ldr	r3, [r3, #0]
 8009eea:	685b      	ldr	r3, [r3, #4]
 8009eec:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	681b      	ldr	r3, [r3, #0]
 8009ef8:	430a      	orrs	r2, r1
 8009efa:	605a      	str	r2, [r3, #4]
  }
}
 8009efc:	bf00      	nop
 8009efe:	370c      	adds	r7, #12
 8009f00:	46bd      	mov	sp, r7
 8009f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f06:	4770      	bx	lr

08009f08 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009f08:	b580      	push	{r7, lr}
 8009f0a:	b098      	sub	sp, #96	@ 0x60
 8009f0c:	af02      	add	r7, sp, #8
 8009f0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	2200      	movs	r2, #0
 8009f14:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009f18:	f7f7 fb0c 	bl	8001534 <HAL_GetTick>
 8009f1c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009f1e:	687b      	ldr	r3, [r7, #4]
 8009f20:	681b      	ldr	r3, [r3, #0]
 8009f22:	681b      	ldr	r3, [r3, #0]
 8009f24:	f003 0308 	and.w	r3, r3, #8
 8009f28:	2b08      	cmp	r3, #8
 8009f2a:	d12f      	bne.n	8009f8c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009f2c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009f30:	9300      	str	r3, [sp, #0]
 8009f32:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009f34:	2200      	movs	r2, #0
 8009f36:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8009f3a:	6878      	ldr	r0, [r7, #4]
 8009f3c:	f000 f88e 	bl	800a05c <UART_WaitOnFlagUntilTimeout>
 8009f40:	4603      	mov	r3, r0
 8009f42:	2b00      	cmp	r3, #0
 8009f44:	d022      	beq.n	8009f8c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	681b      	ldr	r3, [r3, #0]
 8009f4a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f4e:	e853 3f00 	ldrex	r3, [r3]
 8009f52:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009f54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009f56:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009f5a:	653b      	str	r3, [r7, #80]	@ 0x50
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	681b      	ldr	r3, [r3, #0]
 8009f60:	461a      	mov	r2, r3
 8009f62:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009f64:	647b      	str	r3, [r7, #68]	@ 0x44
 8009f66:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f68:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009f6a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009f6c:	e841 2300 	strex	r3, r2, [r1]
 8009f70:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009f72:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009f74:	2b00      	cmp	r3, #0
 8009f76:	d1e6      	bne.n	8009f46 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	2220      	movs	r2, #32
 8009f7c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	2200      	movs	r2, #0
 8009f84:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009f88:	2303      	movs	r3, #3
 8009f8a:	e063      	b.n	800a054 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009f8c:	687b      	ldr	r3, [r7, #4]
 8009f8e:	681b      	ldr	r3, [r3, #0]
 8009f90:	681b      	ldr	r3, [r3, #0]
 8009f92:	f003 0304 	and.w	r3, r3, #4
 8009f96:	2b04      	cmp	r3, #4
 8009f98:	d149      	bne.n	800a02e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009f9a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009f9e:	9300      	str	r3, [sp, #0]
 8009fa0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009fa2:	2200      	movs	r2, #0
 8009fa4:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8009fa8:	6878      	ldr	r0, [r7, #4]
 8009faa:	f000 f857 	bl	800a05c <UART_WaitOnFlagUntilTimeout>
 8009fae:	4603      	mov	r3, r0
 8009fb0:	2b00      	cmp	r3, #0
 8009fb2:	d03c      	beq.n	800a02e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009fb4:	687b      	ldr	r3, [r7, #4]
 8009fb6:	681b      	ldr	r3, [r3, #0]
 8009fb8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009fba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009fbc:	e853 3f00 	ldrex	r3, [r3]
 8009fc0:	623b      	str	r3, [r7, #32]
   return(result);
 8009fc2:	6a3b      	ldr	r3, [r7, #32]
 8009fc4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009fc8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009fca:	687b      	ldr	r3, [r7, #4]
 8009fcc:	681b      	ldr	r3, [r3, #0]
 8009fce:	461a      	mov	r2, r3
 8009fd0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009fd2:	633b      	str	r3, [r7, #48]	@ 0x30
 8009fd4:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009fd6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009fd8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009fda:	e841 2300 	strex	r3, r2, [r1]
 8009fde:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009fe0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009fe2:	2b00      	cmp	r3, #0
 8009fe4:	d1e6      	bne.n	8009fb4 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	681b      	ldr	r3, [r3, #0]
 8009fea:	3308      	adds	r3, #8
 8009fec:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009fee:	693b      	ldr	r3, [r7, #16]
 8009ff0:	e853 3f00 	ldrex	r3, [r3]
 8009ff4:	60fb      	str	r3, [r7, #12]
   return(result);
 8009ff6:	68fb      	ldr	r3, [r7, #12]
 8009ff8:	f023 0301 	bic.w	r3, r3, #1
 8009ffc:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	681b      	ldr	r3, [r3, #0]
 800a002:	3308      	adds	r3, #8
 800a004:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a006:	61fa      	str	r2, [r7, #28]
 800a008:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a00a:	69b9      	ldr	r1, [r7, #24]
 800a00c:	69fa      	ldr	r2, [r7, #28]
 800a00e:	e841 2300 	strex	r3, r2, [r1]
 800a012:	617b      	str	r3, [r7, #20]
   return(result);
 800a014:	697b      	ldr	r3, [r7, #20]
 800a016:	2b00      	cmp	r3, #0
 800a018:	d1e5      	bne.n	8009fe6 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	2220      	movs	r2, #32
 800a01e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	2200      	movs	r2, #0
 800a026:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a02a:	2303      	movs	r3, #3
 800a02c:	e012      	b.n	800a054 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	2220      	movs	r2, #32
 800a032:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800a036:	687b      	ldr	r3, [r7, #4]
 800a038:	2220      	movs	r2, #32
 800a03a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	2200      	movs	r2, #0
 800a042:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a044:	687b      	ldr	r3, [r7, #4]
 800a046:	2200      	movs	r2, #0
 800a048:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	2200      	movs	r2, #0
 800a04e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a052:	2300      	movs	r3, #0
}
 800a054:	4618      	mov	r0, r3
 800a056:	3758      	adds	r7, #88	@ 0x58
 800a058:	46bd      	mov	sp, r7
 800a05a:	bd80      	pop	{r7, pc}

0800a05c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a05c:	b580      	push	{r7, lr}
 800a05e:	b084      	sub	sp, #16
 800a060:	af00      	add	r7, sp, #0
 800a062:	60f8      	str	r0, [r7, #12]
 800a064:	60b9      	str	r1, [r7, #8]
 800a066:	603b      	str	r3, [r7, #0]
 800a068:	4613      	mov	r3, r2
 800a06a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a06c:	e04f      	b.n	800a10e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a06e:	69bb      	ldr	r3, [r7, #24]
 800a070:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a074:	d04b      	beq.n	800a10e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a076:	f7f7 fa5d 	bl	8001534 <HAL_GetTick>
 800a07a:	4602      	mov	r2, r0
 800a07c:	683b      	ldr	r3, [r7, #0]
 800a07e:	1ad3      	subs	r3, r2, r3
 800a080:	69ba      	ldr	r2, [r7, #24]
 800a082:	429a      	cmp	r2, r3
 800a084:	d302      	bcc.n	800a08c <UART_WaitOnFlagUntilTimeout+0x30>
 800a086:	69bb      	ldr	r3, [r7, #24]
 800a088:	2b00      	cmp	r3, #0
 800a08a:	d101      	bne.n	800a090 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800a08c:	2303      	movs	r3, #3
 800a08e:	e04e      	b.n	800a12e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800a090:	68fb      	ldr	r3, [r7, #12]
 800a092:	681b      	ldr	r3, [r3, #0]
 800a094:	681b      	ldr	r3, [r3, #0]
 800a096:	f003 0304 	and.w	r3, r3, #4
 800a09a:	2b00      	cmp	r3, #0
 800a09c:	d037      	beq.n	800a10e <UART_WaitOnFlagUntilTimeout+0xb2>
 800a09e:	68bb      	ldr	r3, [r7, #8]
 800a0a0:	2b80      	cmp	r3, #128	@ 0x80
 800a0a2:	d034      	beq.n	800a10e <UART_WaitOnFlagUntilTimeout+0xb2>
 800a0a4:	68bb      	ldr	r3, [r7, #8]
 800a0a6:	2b40      	cmp	r3, #64	@ 0x40
 800a0a8:	d031      	beq.n	800a10e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800a0aa:	68fb      	ldr	r3, [r7, #12]
 800a0ac:	681b      	ldr	r3, [r3, #0]
 800a0ae:	69db      	ldr	r3, [r3, #28]
 800a0b0:	f003 0308 	and.w	r3, r3, #8
 800a0b4:	2b08      	cmp	r3, #8
 800a0b6:	d110      	bne.n	800a0da <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a0b8:	68fb      	ldr	r3, [r7, #12]
 800a0ba:	681b      	ldr	r3, [r3, #0]
 800a0bc:	2208      	movs	r2, #8
 800a0be:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a0c0:	68f8      	ldr	r0, [r7, #12]
 800a0c2:	f000 f839 	bl	800a138 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800a0c6:	68fb      	ldr	r3, [r7, #12]
 800a0c8:	2208      	movs	r2, #8
 800a0ca:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a0ce:	68fb      	ldr	r3, [r7, #12]
 800a0d0:	2200      	movs	r2, #0
 800a0d2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800a0d6:	2301      	movs	r3, #1
 800a0d8:	e029      	b.n	800a12e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a0da:	68fb      	ldr	r3, [r7, #12]
 800a0dc:	681b      	ldr	r3, [r3, #0]
 800a0de:	69db      	ldr	r3, [r3, #28]
 800a0e0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a0e4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a0e8:	d111      	bne.n	800a10e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a0ea:	68fb      	ldr	r3, [r7, #12]
 800a0ec:	681b      	ldr	r3, [r3, #0]
 800a0ee:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800a0f2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a0f4:	68f8      	ldr	r0, [r7, #12]
 800a0f6:	f000 f81f 	bl	800a138 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a0fa:	68fb      	ldr	r3, [r7, #12]
 800a0fc:	2220      	movs	r2, #32
 800a0fe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a102:	68fb      	ldr	r3, [r7, #12]
 800a104:	2200      	movs	r2, #0
 800a106:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800a10a:	2303      	movs	r3, #3
 800a10c:	e00f      	b.n	800a12e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a10e:	68fb      	ldr	r3, [r7, #12]
 800a110:	681b      	ldr	r3, [r3, #0]
 800a112:	69da      	ldr	r2, [r3, #28]
 800a114:	68bb      	ldr	r3, [r7, #8]
 800a116:	4013      	ands	r3, r2
 800a118:	68ba      	ldr	r2, [r7, #8]
 800a11a:	429a      	cmp	r2, r3
 800a11c:	bf0c      	ite	eq
 800a11e:	2301      	moveq	r3, #1
 800a120:	2300      	movne	r3, #0
 800a122:	b2db      	uxtb	r3, r3
 800a124:	461a      	mov	r2, r3
 800a126:	79fb      	ldrb	r3, [r7, #7]
 800a128:	429a      	cmp	r2, r3
 800a12a:	d0a0      	beq.n	800a06e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a12c:	2300      	movs	r3, #0
}
 800a12e:	4618      	mov	r0, r3
 800a130:	3710      	adds	r7, #16
 800a132:	46bd      	mov	sp, r7
 800a134:	bd80      	pop	{r7, pc}
	...

0800a138 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a138:	b480      	push	{r7}
 800a13a:	b095      	sub	sp, #84	@ 0x54
 800a13c:	af00      	add	r7, sp, #0
 800a13e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a140:	687b      	ldr	r3, [r7, #4]
 800a142:	681b      	ldr	r3, [r3, #0]
 800a144:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a146:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a148:	e853 3f00 	ldrex	r3, [r3]
 800a14c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a14e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a150:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a154:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a156:	687b      	ldr	r3, [r7, #4]
 800a158:	681b      	ldr	r3, [r3, #0]
 800a15a:	461a      	mov	r2, r3
 800a15c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a15e:	643b      	str	r3, [r7, #64]	@ 0x40
 800a160:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a162:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a164:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a166:	e841 2300 	strex	r3, r2, [r1]
 800a16a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a16c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a16e:	2b00      	cmp	r3, #0
 800a170:	d1e6      	bne.n	800a140 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	681b      	ldr	r3, [r3, #0]
 800a176:	3308      	adds	r3, #8
 800a178:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a17a:	6a3b      	ldr	r3, [r7, #32]
 800a17c:	e853 3f00 	ldrex	r3, [r3]
 800a180:	61fb      	str	r3, [r7, #28]
   return(result);
 800a182:	69fa      	ldr	r2, [r7, #28]
 800a184:	4b1e      	ldr	r3, [pc, #120]	@ (800a200 <UART_EndRxTransfer+0xc8>)
 800a186:	4013      	ands	r3, r2
 800a188:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a18a:	687b      	ldr	r3, [r7, #4]
 800a18c:	681b      	ldr	r3, [r3, #0]
 800a18e:	3308      	adds	r3, #8
 800a190:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a192:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a194:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a196:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a198:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a19a:	e841 2300 	strex	r3, r2, [r1]
 800a19e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a1a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1a2:	2b00      	cmp	r3, #0
 800a1a4:	d1e5      	bne.n	800a172 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a1a6:	687b      	ldr	r3, [r7, #4]
 800a1a8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a1aa:	2b01      	cmp	r3, #1
 800a1ac:	d118      	bne.n	800a1e0 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a1ae:	687b      	ldr	r3, [r7, #4]
 800a1b0:	681b      	ldr	r3, [r3, #0]
 800a1b2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a1b4:	68fb      	ldr	r3, [r7, #12]
 800a1b6:	e853 3f00 	ldrex	r3, [r3]
 800a1ba:	60bb      	str	r3, [r7, #8]
   return(result);
 800a1bc:	68bb      	ldr	r3, [r7, #8]
 800a1be:	f023 0310 	bic.w	r3, r3, #16
 800a1c2:	647b      	str	r3, [r7, #68]	@ 0x44
 800a1c4:	687b      	ldr	r3, [r7, #4]
 800a1c6:	681b      	ldr	r3, [r3, #0]
 800a1c8:	461a      	mov	r2, r3
 800a1ca:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a1cc:	61bb      	str	r3, [r7, #24]
 800a1ce:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1d0:	6979      	ldr	r1, [r7, #20]
 800a1d2:	69ba      	ldr	r2, [r7, #24]
 800a1d4:	e841 2300 	strex	r3, r2, [r1]
 800a1d8:	613b      	str	r3, [r7, #16]
   return(result);
 800a1da:	693b      	ldr	r3, [r7, #16]
 800a1dc:	2b00      	cmp	r3, #0
 800a1de:	d1e6      	bne.n	800a1ae <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a1e0:	687b      	ldr	r3, [r7, #4]
 800a1e2:	2220      	movs	r2, #32
 800a1e4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a1e8:	687b      	ldr	r3, [r7, #4]
 800a1ea:	2200      	movs	r2, #0
 800a1ec:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800a1ee:	687b      	ldr	r3, [r7, #4]
 800a1f0:	2200      	movs	r2, #0
 800a1f2:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800a1f4:	bf00      	nop
 800a1f6:	3754      	adds	r7, #84	@ 0x54
 800a1f8:	46bd      	mov	sp, r7
 800a1fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1fe:	4770      	bx	lr
 800a200:	effffffe 	.word	0xeffffffe

0800a204 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a204:	b580      	push	{r7, lr}
 800a206:	b084      	sub	sp, #16
 800a208:	af00      	add	r7, sp, #0
 800a20a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a210:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800a212:	68fb      	ldr	r3, [r7, #12]
 800a214:	2200      	movs	r2, #0
 800a216:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a21a:	68f8      	ldr	r0, [r7, #12]
 800a21c:	f7fe ff50 	bl	80090c0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a220:	bf00      	nop
 800a222:	3710      	adds	r7, #16
 800a224:	46bd      	mov	sp, r7
 800a226:	bd80      	pop	{r7, pc}

0800a228 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a228:	b580      	push	{r7, lr}
 800a22a:	b088      	sub	sp, #32
 800a22c:	af00      	add	r7, sp, #0
 800a22e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a230:	687b      	ldr	r3, [r7, #4]
 800a232:	681b      	ldr	r3, [r3, #0]
 800a234:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a236:	68fb      	ldr	r3, [r7, #12]
 800a238:	e853 3f00 	ldrex	r3, [r3]
 800a23c:	60bb      	str	r3, [r7, #8]
   return(result);
 800a23e:	68bb      	ldr	r3, [r7, #8]
 800a240:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a244:	61fb      	str	r3, [r7, #28]
 800a246:	687b      	ldr	r3, [r7, #4]
 800a248:	681b      	ldr	r3, [r3, #0]
 800a24a:	461a      	mov	r2, r3
 800a24c:	69fb      	ldr	r3, [r7, #28]
 800a24e:	61bb      	str	r3, [r7, #24]
 800a250:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a252:	6979      	ldr	r1, [r7, #20]
 800a254:	69ba      	ldr	r2, [r7, #24]
 800a256:	e841 2300 	strex	r3, r2, [r1]
 800a25a:	613b      	str	r3, [r7, #16]
   return(result);
 800a25c:	693b      	ldr	r3, [r7, #16]
 800a25e:	2b00      	cmp	r3, #0
 800a260:	d1e6      	bne.n	800a230 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a262:	687b      	ldr	r3, [r7, #4]
 800a264:	2220      	movs	r2, #32
 800a266:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	2200      	movs	r2, #0
 800a26e:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a270:	6878      	ldr	r0, [r7, #4]
 800a272:	f7fe ff1b 	bl	80090ac <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a276:	bf00      	nop
 800a278:	3720      	adds	r7, #32
 800a27a:	46bd      	mov	sp, r7
 800a27c:	bd80      	pop	{r7, pc}

0800a27e <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800a27e:	b480      	push	{r7}
 800a280:	b083      	sub	sp, #12
 800a282:	af00      	add	r7, sp, #0
 800a284:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800a286:	bf00      	nop
 800a288:	370c      	adds	r7, #12
 800a28a:	46bd      	mov	sp, r7
 800a28c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a290:	4770      	bx	lr

0800a292 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800a292:	b480      	push	{r7}
 800a294:	b083      	sub	sp, #12
 800a296:	af00      	add	r7, sp, #0
 800a298:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800a29a:	bf00      	nop
 800a29c:	370c      	adds	r7, #12
 800a29e:	46bd      	mov	sp, r7
 800a2a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2a4:	4770      	bx	lr

0800a2a6 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800a2a6:	b480      	push	{r7}
 800a2a8:	b083      	sub	sp, #12
 800a2aa:	af00      	add	r7, sp, #0
 800a2ac:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800a2ae:	bf00      	nop
 800a2b0:	370c      	adds	r7, #12
 800a2b2:	46bd      	mov	sp, r7
 800a2b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2b8:	4770      	bx	lr

0800a2ba <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800a2ba:	b480      	push	{r7}
 800a2bc:	b085      	sub	sp, #20
 800a2be:	af00      	add	r7, sp, #0
 800a2c0:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a2c8:	2b01      	cmp	r3, #1
 800a2ca:	d101      	bne.n	800a2d0 <HAL_UARTEx_DisableFifoMode+0x16>
 800a2cc:	2302      	movs	r3, #2
 800a2ce:	e027      	b.n	800a320 <HAL_UARTEx_DisableFifoMode+0x66>
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	2201      	movs	r2, #1
 800a2d4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a2d8:	687b      	ldr	r3, [r7, #4]
 800a2da:	2224      	movs	r2, #36	@ 0x24
 800a2dc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	681b      	ldr	r3, [r3, #0]
 800a2e4:	681b      	ldr	r3, [r3, #0]
 800a2e6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a2e8:	687b      	ldr	r3, [r7, #4]
 800a2ea:	681b      	ldr	r3, [r3, #0]
 800a2ec:	681a      	ldr	r2, [r3, #0]
 800a2ee:	687b      	ldr	r3, [r7, #4]
 800a2f0:	681b      	ldr	r3, [r3, #0]
 800a2f2:	f022 0201 	bic.w	r2, r2, #1
 800a2f6:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800a2f8:	68fb      	ldr	r3, [r7, #12]
 800a2fa:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800a2fe:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	2200      	movs	r2, #0
 800a304:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a306:	687b      	ldr	r3, [r7, #4]
 800a308:	681b      	ldr	r3, [r3, #0]
 800a30a:	68fa      	ldr	r2, [r7, #12]
 800a30c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a30e:	687b      	ldr	r3, [r7, #4]
 800a310:	2220      	movs	r2, #32
 800a312:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a316:	687b      	ldr	r3, [r7, #4]
 800a318:	2200      	movs	r2, #0
 800a31a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a31e:	2300      	movs	r3, #0
}
 800a320:	4618      	mov	r0, r3
 800a322:	3714      	adds	r7, #20
 800a324:	46bd      	mov	sp, r7
 800a326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a32a:	4770      	bx	lr

0800a32c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a32c:	b580      	push	{r7, lr}
 800a32e:	b084      	sub	sp, #16
 800a330:	af00      	add	r7, sp, #0
 800a332:	6078      	str	r0, [r7, #4]
 800a334:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a33c:	2b01      	cmp	r3, #1
 800a33e:	d101      	bne.n	800a344 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800a340:	2302      	movs	r3, #2
 800a342:	e02d      	b.n	800a3a0 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800a344:	687b      	ldr	r3, [r7, #4]
 800a346:	2201      	movs	r2, #1
 800a348:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a34c:	687b      	ldr	r3, [r7, #4]
 800a34e:	2224      	movs	r2, #36	@ 0x24
 800a350:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a354:	687b      	ldr	r3, [r7, #4]
 800a356:	681b      	ldr	r3, [r3, #0]
 800a358:	681b      	ldr	r3, [r3, #0]
 800a35a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a35c:	687b      	ldr	r3, [r7, #4]
 800a35e:	681b      	ldr	r3, [r3, #0]
 800a360:	681a      	ldr	r2, [r3, #0]
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	681b      	ldr	r3, [r3, #0]
 800a366:	f022 0201 	bic.w	r2, r2, #1
 800a36a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800a36c:	687b      	ldr	r3, [r7, #4]
 800a36e:	681b      	ldr	r3, [r3, #0]
 800a370:	689b      	ldr	r3, [r3, #8]
 800a372:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800a376:	687b      	ldr	r3, [r7, #4]
 800a378:	681b      	ldr	r3, [r3, #0]
 800a37a:	683a      	ldr	r2, [r7, #0]
 800a37c:	430a      	orrs	r2, r1
 800a37e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a380:	6878      	ldr	r0, [r7, #4]
 800a382:	f000 f84f 	bl	800a424 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a386:	687b      	ldr	r3, [r7, #4]
 800a388:	681b      	ldr	r3, [r3, #0]
 800a38a:	68fa      	ldr	r2, [r7, #12]
 800a38c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a38e:	687b      	ldr	r3, [r7, #4]
 800a390:	2220      	movs	r2, #32
 800a392:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a396:	687b      	ldr	r3, [r7, #4]
 800a398:	2200      	movs	r2, #0
 800a39a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a39e:	2300      	movs	r3, #0
}
 800a3a0:	4618      	mov	r0, r3
 800a3a2:	3710      	adds	r7, #16
 800a3a4:	46bd      	mov	sp, r7
 800a3a6:	bd80      	pop	{r7, pc}

0800a3a8 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a3a8:	b580      	push	{r7, lr}
 800a3aa:	b084      	sub	sp, #16
 800a3ac:	af00      	add	r7, sp, #0
 800a3ae:	6078      	str	r0, [r7, #4]
 800a3b0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a3b2:	687b      	ldr	r3, [r7, #4]
 800a3b4:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a3b8:	2b01      	cmp	r3, #1
 800a3ba:	d101      	bne.n	800a3c0 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800a3bc:	2302      	movs	r3, #2
 800a3be:	e02d      	b.n	800a41c <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	2201      	movs	r2, #1
 800a3c4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	2224      	movs	r2, #36	@ 0x24
 800a3cc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a3d0:	687b      	ldr	r3, [r7, #4]
 800a3d2:	681b      	ldr	r3, [r3, #0]
 800a3d4:	681b      	ldr	r3, [r3, #0]
 800a3d6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a3d8:	687b      	ldr	r3, [r7, #4]
 800a3da:	681b      	ldr	r3, [r3, #0]
 800a3dc:	681a      	ldr	r2, [r3, #0]
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	681b      	ldr	r3, [r3, #0]
 800a3e2:	f022 0201 	bic.w	r2, r2, #1
 800a3e6:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800a3e8:	687b      	ldr	r3, [r7, #4]
 800a3ea:	681b      	ldr	r3, [r3, #0]
 800a3ec:	689b      	ldr	r3, [r3, #8]
 800a3ee:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800a3f2:	687b      	ldr	r3, [r7, #4]
 800a3f4:	681b      	ldr	r3, [r3, #0]
 800a3f6:	683a      	ldr	r2, [r7, #0]
 800a3f8:	430a      	orrs	r2, r1
 800a3fa:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a3fc:	6878      	ldr	r0, [r7, #4]
 800a3fe:	f000 f811 	bl	800a424 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	681b      	ldr	r3, [r3, #0]
 800a406:	68fa      	ldr	r2, [r7, #12]
 800a408:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a40a:	687b      	ldr	r3, [r7, #4]
 800a40c:	2220      	movs	r2, #32
 800a40e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	2200      	movs	r2, #0
 800a416:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a41a:	2300      	movs	r3, #0
}
 800a41c:	4618      	mov	r0, r3
 800a41e:	3710      	adds	r7, #16
 800a420:	46bd      	mov	sp, r7
 800a422:	bd80      	pop	{r7, pc}

0800a424 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800a424:	b480      	push	{r7}
 800a426:	b085      	sub	sp, #20
 800a428:	af00      	add	r7, sp, #0
 800a42a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800a42c:	687b      	ldr	r3, [r7, #4]
 800a42e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a430:	2b00      	cmp	r3, #0
 800a432:	d108      	bne.n	800a446 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	2201      	movs	r2, #1
 800a438:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	2201      	movs	r2, #1
 800a440:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800a444:	e031      	b.n	800a4aa <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800a446:	2310      	movs	r3, #16
 800a448:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800a44a:	2310      	movs	r3, #16
 800a44c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800a44e:	687b      	ldr	r3, [r7, #4]
 800a450:	681b      	ldr	r3, [r3, #0]
 800a452:	689b      	ldr	r3, [r3, #8]
 800a454:	0e5b      	lsrs	r3, r3, #25
 800a456:	b2db      	uxtb	r3, r3
 800a458:	f003 0307 	and.w	r3, r3, #7
 800a45c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800a45e:	687b      	ldr	r3, [r7, #4]
 800a460:	681b      	ldr	r3, [r3, #0]
 800a462:	689b      	ldr	r3, [r3, #8]
 800a464:	0f5b      	lsrs	r3, r3, #29
 800a466:	b2db      	uxtb	r3, r3
 800a468:	f003 0307 	and.w	r3, r3, #7
 800a46c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a46e:	7bbb      	ldrb	r3, [r7, #14]
 800a470:	7b3a      	ldrb	r2, [r7, #12]
 800a472:	4911      	ldr	r1, [pc, #68]	@ (800a4b8 <UARTEx_SetNbDataToProcess+0x94>)
 800a474:	5c8a      	ldrb	r2, [r1, r2]
 800a476:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800a47a:	7b3a      	ldrb	r2, [r7, #12]
 800a47c:	490f      	ldr	r1, [pc, #60]	@ (800a4bc <UARTEx_SetNbDataToProcess+0x98>)
 800a47e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a480:	fb93 f3f2 	sdiv	r3, r3, r2
 800a484:	b29a      	uxth	r2, r3
 800a486:	687b      	ldr	r3, [r7, #4]
 800a488:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a48c:	7bfb      	ldrb	r3, [r7, #15]
 800a48e:	7b7a      	ldrb	r2, [r7, #13]
 800a490:	4909      	ldr	r1, [pc, #36]	@ (800a4b8 <UARTEx_SetNbDataToProcess+0x94>)
 800a492:	5c8a      	ldrb	r2, [r1, r2]
 800a494:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800a498:	7b7a      	ldrb	r2, [r7, #13]
 800a49a:	4908      	ldr	r1, [pc, #32]	@ (800a4bc <UARTEx_SetNbDataToProcess+0x98>)
 800a49c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a49e:	fb93 f3f2 	sdiv	r3, r3, r2
 800a4a2:	b29a      	uxth	r2, r3
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800a4aa:	bf00      	nop
 800a4ac:	3714      	adds	r7, #20
 800a4ae:	46bd      	mov	sp, r7
 800a4b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4b4:	4770      	bx	lr
 800a4b6:	bf00      	nop
 800a4b8:	0800b448 	.word	0x0800b448
 800a4bc:	0800b450 	.word	0x0800b450

0800a4c0 <std>:
 800a4c0:	2300      	movs	r3, #0
 800a4c2:	b510      	push	{r4, lr}
 800a4c4:	4604      	mov	r4, r0
 800a4c6:	e9c0 3300 	strd	r3, r3, [r0]
 800a4ca:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a4ce:	6083      	str	r3, [r0, #8]
 800a4d0:	8181      	strh	r1, [r0, #12]
 800a4d2:	6643      	str	r3, [r0, #100]	@ 0x64
 800a4d4:	81c2      	strh	r2, [r0, #14]
 800a4d6:	6183      	str	r3, [r0, #24]
 800a4d8:	4619      	mov	r1, r3
 800a4da:	2208      	movs	r2, #8
 800a4dc:	305c      	adds	r0, #92	@ 0x5c
 800a4de:	f000 f9f9 	bl	800a8d4 <memset>
 800a4e2:	4b0d      	ldr	r3, [pc, #52]	@ (800a518 <std+0x58>)
 800a4e4:	6263      	str	r3, [r4, #36]	@ 0x24
 800a4e6:	4b0d      	ldr	r3, [pc, #52]	@ (800a51c <std+0x5c>)
 800a4e8:	62a3      	str	r3, [r4, #40]	@ 0x28
 800a4ea:	4b0d      	ldr	r3, [pc, #52]	@ (800a520 <std+0x60>)
 800a4ec:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800a4ee:	4b0d      	ldr	r3, [pc, #52]	@ (800a524 <std+0x64>)
 800a4f0:	6323      	str	r3, [r4, #48]	@ 0x30
 800a4f2:	4b0d      	ldr	r3, [pc, #52]	@ (800a528 <std+0x68>)
 800a4f4:	6224      	str	r4, [r4, #32]
 800a4f6:	429c      	cmp	r4, r3
 800a4f8:	d006      	beq.n	800a508 <std+0x48>
 800a4fa:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800a4fe:	4294      	cmp	r4, r2
 800a500:	d002      	beq.n	800a508 <std+0x48>
 800a502:	33d0      	adds	r3, #208	@ 0xd0
 800a504:	429c      	cmp	r4, r3
 800a506:	d105      	bne.n	800a514 <std+0x54>
 800a508:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800a50c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a510:	f000 ba58 	b.w	800a9c4 <__retarget_lock_init_recursive>
 800a514:	bd10      	pop	{r4, pc}
 800a516:	bf00      	nop
 800a518:	0800a725 	.word	0x0800a725
 800a51c:	0800a747 	.word	0x0800a747
 800a520:	0800a77f 	.word	0x0800a77f
 800a524:	0800a7a3 	.word	0x0800a7a3
 800a528:	24000458 	.word	0x24000458

0800a52c <stdio_exit_handler>:
 800a52c:	4a02      	ldr	r2, [pc, #8]	@ (800a538 <stdio_exit_handler+0xc>)
 800a52e:	4903      	ldr	r1, [pc, #12]	@ (800a53c <stdio_exit_handler+0x10>)
 800a530:	4803      	ldr	r0, [pc, #12]	@ (800a540 <stdio_exit_handler+0x14>)
 800a532:	f000 b869 	b.w	800a608 <_fwalk_sglue>
 800a536:	bf00      	nop
 800a538:	24000010 	.word	0x24000010
 800a53c:	0800b261 	.word	0x0800b261
 800a540:	24000020 	.word	0x24000020

0800a544 <cleanup_stdio>:
 800a544:	6841      	ldr	r1, [r0, #4]
 800a546:	4b0c      	ldr	r3, [pc, #48]	@ (800a578 <cleanup_stdio+0x34>)
 800a548:	4299      	cmp	r1, r3
 800a54a:	b510      	push	{r4, lr}
 800a54c:	4604      	mov	r4, r0
 800a54e:	d001      	beq.n	800a554 <cleanup_stdio+0x10>
 800a550:	f000 fe86 	bl	800b260 <_fflush_r>
 800a554:	68a1      	ldr	r1, [r4, #8]
 800a556:	4b09      	ldr	r3, [pc, #36]	@ (800a57c <cleanup_stdio+0x38>)
 800a558:	4299      	cmp	r1, r3
 800a55a:	d002      	beq.n	800a562 <cleanup_stdio+0x1e>
 800a55c:	4620      	mov	r0, r4
 800a55e:	f000 fe7f 	bl	800b260 <_fflush_r>
 800a562:	68e1      	ldr	r1, [r4, #12]
 800a564:	4b06      	ldr	r3, [pc, #24]	@ (800a580 <cleanup_stdio+0x3c>)
 800a566:	4299      	cmp	r1, r3
 800a568:	d004      	beq.n	800a574 <cleanup_stdio+0x30>
 800a56a:	4620      	mov	r0, r4
 800a56c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a570:	f000 be76 	b.w	800b260 <_fflush_r>
 800a574:	bd10      	pop	{r4, pc}
 800a576:	bf00      	nop
 800a578:	24000458 	.word	0x24000458
 800a57c:	240004c0 	.word	0x240004c0
 800a580:	24000528 	.word	0x24000528

0800a584 <global_stdio_init.part.0>:
 800a584:	b510      	push	{r4, lr}
 800a586:	4b0b      	ldr	r3, [pc, #44]	@ (800a5b4 <global_stdio_init.part.0+0x30>)
 800a588:	4c0b      	ldr	r4, [pc, #44]	@ (800a5b8 <global_stdio_init.part.0+0x34>)
 800a58a:	4a0c      	ldr	r2, [pc, #48]	@ (800a5bc <global_stdio_init.part.0+0x38>)
 800a58c:	601a      	str	r2, [r3, #0]
 800a58e:	4620      	mov	r0, r4
 800a590:	2200      	movs	r2, #0
 800a592:	2104      	movs	r1, #4
 800a594:	f7ff ff94 	bl	800a4c0 <std>
 800a598:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800a59c:	2201      	movs	r2, #1
 800a59e:	2109      	movs	r1, #9
 800a5a0:	f7ff ff8e 	bl	800a4c0 <std>
 800a5a4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800a5a8:	2202      	movs	r2, #2
 800a5aa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a5ae:	2112      	movs	r1, #18
 800a5b0:	f7ff bf86 	b.w	800a4c0 <std>
 800a5b4:	24000590 	.word	0x24000590
 800a5b8:	24000458 	.word	0x24000458
 800a5bc:	0800a52d 	.word	0x0800a52d

0800a5c0 <__sfp_lock_acquire>:
 800a5c0:	4801      	ldr	r0, [pc, #4]	@ (800a5c8 <__sfp_lock_acquire+0x8>)
 800a5c2:	f000 ba00 	b.w	800a9c6 <__retarget_lock_acquire_recursive>
 800a5c6:	bf00      	nop
 800a5c8:	24000599 	.word	0x24000599

0800a5cc <__sfp_lock_release>:
 800a5cc:	4801      	ldr	r0, [pc, #4]	@ (800a5d4 <__sfp_lock_release+0x8>)
 800a5ce:	f000 b9fb 	b.w	800a9c8 <__retarget_lock_release_recursive>
 800a5d2:	bf00      	nop
 800a5d4:	24000599 	.word	0x24000599

0800a5d8 <__sinit>:
 800a5d8:	b510      	push	{r4, lr}
 800a5da:	4604      	mov	r4, r0
 800a5dc:	f7ff fff0 	bl	800a5c0 <__sfp_lock_acquire>
 800a5e0:	6a23      	ldr	r3, [r4, #32]
 800a5e2:	b11b      	cbz	r3, 800a5ec <__sinit+0x14>
 800a5e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a5e8:	f7ff bff0 	b.w	800a5cc <__sfp_lock_release>
 800a5ec:	4b04      	ldr	r3, [pc, #16]	@ (800a600 <__sinit+0x28>)
 800a5ee:	6223      	str	r3, [r4, #32]
 800a5f0:	4b04      	ldr	r3, [pc, #16]	@ (800a604 <__sinit+0x2c>)
 800a5f2:	681b      	ldr	r3, [r3, #0]
 800a5f4:	2b00      	cmp	r3, #0
 800a5f6:	d1f5      	bne.n	800a5e4 <__sinit+0xc>
 800a5f8:	f7ff ffc4 	bl	800a584 <global_stdio_init.part.0>
 800a5fc:	e7f2      	b.n	800a5e4 <__sinit+0xc>
 800a5fe:	bf00      	nop
 800a600:	0800a545 	.word	0x0800a545
 800a604:	24000590 	.word	0x24000590

0800a608 <_fwalk_sglue>:
 800a608:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a60c:	4607      	mov	r7, r0
 800a60e:	4688      	mov	r8, r1
 800a610:	4614      	mov	r4, r2
 800a612:	2600      	movs	r6, #0
 800a614:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a618:	f1b9 0901 	subs.w	r9, r9, #1
 800a61c:	d505      	bpl.n	800a62a <_fwalk_sglue+0x22>
 800a61e:	6824      	ldr	r4, [r4, #0]
 800a620:	2c00      	cmp	r4, #0
 800a622:	d1f7      	bne.n	800a614 <_fwalk_sglue+0xc>
 800a624:	4630      	mov	r0, r6
 800a626:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a62a:	89ab      	ldrh	r3, [r5, #12]
 800a62c:	2b01      	cmp	r3, #1
 800a62e:	d907      	bls.n	800a640 <_fwalk_sglue+0x38>
 800a630:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a634:	3301      	adds	r3, #1
 800a636:	d003      	beq.n	800a640 <_fwalk_sglue+0x38>
 800a638:	4629      	mov	r1, r5
 800a63a:	4638      	mov	r0, r7
 800a63c:	47c0      	blx	r8
 800a63e:	4306      	orrs	r6, r0
 800a640:	3568      	adds	r5, #104	@ 0x68
 800a642:	e7e9      	b.n	800a618 <_fwalk_sglue+0x10>

0800a644 <iprintf>:
 800a644:	b40f      	push	{r0, r1, r2, r3}
 800a646:	b507      	push	{r0, r1, r2, lr}
 800a648:	4906      	ldr	r1, [pc, #24]	@ (800a664 <iprintf+0x20>)
 800a64a:	ab04      	add	r3, sp, #16
 800a64c:	6808      	ldr	r0, [r1, #0]
 800a64e:	f853 2b04 	ldr.w	r2, [r3], #4
 800a652:	6881      	ldr	r1, [r0, #8]
 800a654:	9301      	str	r3, [sp, #4]
 800a656:	f000 fadb 	bl	800ac10 <_vfiprintf_r>
 800a65a:	b003      	add	sp, #12
 800a65c:	f85d eb04 	ldr.w	lr, [sp], #4
 800a660:	b004      	add	sp, #16
 800a662:	4770      	bx	lr
 800a664:	2400001c 	.word	0x2400001c

0800a668 <_puts_r>:
 800a668:	6a03      	ldr	r3, [r0, #32]
 800a66a:	b570      	push	{r4, r5, r6, lr}
 800a66c:	6884      	ldr	r4, [r0, #8]
 800a66e:	4605      	mov	r5, r0
 800a670:	460e      	mov	r6, r1
 800a672:	b90b      	cbnz	r3, 800a678 <_puts_r+0x10>
 800a674:	f7ff ffb0 	bl	800a5d8 <__sinit>
 800a678:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a67a:	07db      	lsls	r3, r3, #31
 800a67c:	d405      	bmi.n	800a68a <_puts_r+0x22>
 800a67e:	89a3      	ldrh	r3, [r4, #12]
 800a680:	0598      	lsls	r0, r3, #22
 800a682:	d402      	bmi.n	800a68a <_puts_r+0x22>
 800a684:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a686:	f000 f99e 	bl	800a9c6 <__retarget_lock_acquire_recursive>
 800a68a:	89a3      	ldrh	r3, [r4, #12]
 800a68c:	0719      	lsls	r1, r3, #28
 800a68e:	d502      	bpl.n	800a696 <_puts_r+0x2e>
 800a690:	6923      	ldr	r3, [r4, #16]
 800a692:	2b00      	cmp	r3, #0
 800a694:	d135      	bne.n	800a702 <_puts_r+0x9a>
 800a696:	4621      	mov	r1, r4
 800a698:	4628      	mov	r0, r5
 800a69a:	f000 f8c5 	bl	800a828 <__swsetup_r>
 800a69e:	b380      	cbz	r0, 800a702 <_puts_r+0x9a>
 800a6a0:	f04f 35ff 	mov.w	r5, #4294967295
 800a6a4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a6a6:	07da      	lsls	r2, r3, #31
 800a6a8:	d405      	bmi.n	800a6b6 <_puts_r+0x4e>
 800a6aa:	89a3      	ldrh	r3, [r4, #12]
 800a6ac:	059b      	lsls	r3, r3, #22
 800a6ae:	d402      	bmi.n	800a6b6 <_puts_r+0x4e>
 800a6b0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a6b2:	f000 f989 	bl	800a9c8 <__retarget_lock_release_recursive>
 800a6b6:	4628      	mov	r0, r5
 800a6b8:	bd70      	pop	{r4, r5, r6, pc}
 800a6ba:	2b00      	cmp	r3, #0
 800a6bc:	da04      	bge.n	800a6c8 <_puts_r+0x60>
 800a6be:	69a2      	ldr	r2, [r4, #24]
 800a6c0:	429a      	cmp	r2, r3
 800a6c2:	dc17      	bgt.n	800a6f4 <_puts_r+0x8c>
 800a6c4:	290a      	cmp	r1, #10
 800a6c6:	d015      	beq.n	800a6f4 <_puts_r+0x8c>
 800a6c8:	6823      	ldr	r3, [r4, #0]
 800a6ca:	1c5a      	adds	r2, r3, #1
 800a6cc:	6022      	str	r2, [r4, #0]
 800a6ce:	7019      	strb	r1, [r3, #0]
 800a6d0:	68a3      	ldr	r3, [r4, #8]
 800a6d2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800a6d6:	3b01      	subs	r3, #1
 800a6d8:	60a3      	str	r3, [r4, #8]
 800a6da:	2900      	cmp	r1, #0
 800a6dc:	d1ed      	bne.n	800a6ba <_puts_r+0x52>
 800a6de:	2b00      	cmp	r3, #0
 800a6e0:	da11      	bge.n	800a706 <_puts_r+0x9e>
 800a6e2:	4622      	mov	r2, r4
 800a6e4:	210a      	movs	r1, #10
 800a6e6:	4628      	mov	r0, r5
 800a6e8:	f000 f85f 	bl	800a7aa <__swbuf_r>
 800a6ec:	3001      	adds	r0, #1
 800a6ee:	d0d7      	beq.n	800a6a0 <_puts_r+0x38>
 800a6f0:	250a      	movs	r5, #10
 800a6f2:	e7d7      	b.n	800a6a4 <_puts_r+0x3c>
 800a6f4:	4622      	mov	r2, r4
 800a6f6:	4628      	mov	r0, r5
 800a6f8:	f000 f857 	bl	800a7aa <__swbuf_r>
 800a6fc:	3001      	adds	r0, #1
 800a6fe:	d1e7      	bne.n	800a6d0 <_puts_r+0x68>
 800a700:	e7ce      	b.n	800a6a0 <_puts_r+0x38>
 800a702:	3e01      	subs	r6, #1
 800a704:	e7e4      	b.n	800a6d0 <_puts_r+0x68>
 800a706:	6823      	ldr	r3, [r4, #0]
 800a708:	1c5a      	adds	r2, r3, #1
 800a70a:	6022      	str	r2, [r4, #0]
 800a70c:	220a      	movs	r2, #10
 800a70e:	701a      	strb	r2, [r3, #0]
 800a710:	e7ee      	b.n	800a6f0 <_puts_r+0x88>
	...

0800a714 <puts>:
 800a714:	4b02      	ldr	r3, [pc, #8]	@ (800a720 <puts+0xc>)
 800a716:	4601      	mov	r1, r0
 800a718:	6818      	ldr	r0, [r3, #0]
 800a71a:	f7ff bfa5 	b.w	800a668 <_puts_r>
 800a71e:	bf00      	nop
 800a720:	2400001c 	.word	0x2400001c

0800a724 <__sread>:
 800a724:	b510      	push	{r4, lr}
 800a726:	460c      	mov	r4, r1
 800a728:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a72c:	f000 f8fc 	bl	800a928 <_read_r>
 800a730:	2800      	cmp	r0, #0
 800a732:	bfab      	itete	ge
 800a734:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800a736:	89a3      	ldrhlt	r3, [r4, #12]
 800a738:	181b      	addge	r3, r3, r0
 800a73a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800a73e:	bfac      	ite	ge
 800a740:	6563      	strge	r3, [r4, #84]	@ 0x54
 800a742:	81a3      	strhlt	r3, [r4, #12]
 800a744:	bd10      	pop	{r4, pc}

0800a746 <__swrite>:
 800a746:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a74a:	461f      	mov	r7, r3
 800a74c:	898b      	ldrh	r3, [r1, #12]
 800a74e:	05db      	lsls	r3, r3, #23
 800a750:	4605      	mov	r5, r0
 800a752:	460c      	mov	r4, r1
 800a754:	4616      	mov	r6, r2
 800a756:	d505      	bpl.n	800a764 <__swrite+0x1e>
 800a758:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a75c:	2302      	movs	r3, #2
 800a75e:	2200      	movs	r2, #0
 800a760:	f000 f8d0 	bl	800a904 <_lseek_r>
 800a764:	89a3      	ldrh	r3, [r4, #12]
 800a766:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a76a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a76e:	81a3      	strh	r3, [r4, #12]
 800a770:	4632      	mov	r2, r6
 800a772:	463b      	mov	r3, r7
 800a774:	4628      	mov	r0, r5
 800a776:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a77a:	f000 b8e7 	b.w	800a94c <_write_r>

0800a77e <__sseek>:
 800a77e:	b510      	push	{r4, lr}
 800a780:	460c      	mov	r4, r1
 800a782:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a786:	f000 f8bd 	bl	800a904 <_lseek_r>
 800a78a:	1c43      	adds	r3, r0, #1
 800a78c:	89a3      	ldrh	r3, [r4, #12]
 800a78e:	bf15      	itete	ne
 800a790:	6560      	strne	r0, [r4, #84]	@ 0x54
 800a792:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800a796:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800a79a:	81a3      	strheq	r3, [r4, #12]
 800a79c:	bf18      	it	ne
 800a79e:	81a3      	strhne	r3, [r4, #12]
 800a7a0:	bd10      	pop	{r4, pc}

0800a7a2 <__sclose>:
 800a7a2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a7a6:	f000 b89d 	b.w	800a8e4 <_close_r>

0800a7aa <__swbuf_r>:
 800a7aa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a7ac:	460e      	mov	r6, r1
 800a7ae:	4614      	mov	r4, r2
 800a7b0:	4605      	mov	r5, r0
 800a7b2:	b118      	cbz	r0, 800a7bc <__swbuf_r+0x12>
 800a7b4:	6a03      	ldr	r3, [r0, #32]
 800a7b6:	b90b      	cbnz	r3, 800a7bc <__swbuf_r+0x12>
 800a7b8:	f7ff ff0e 	bl	800a5d8 <__sinit>
 800a7bc:	69a3      	ldr	r3, [r4, #24]
 800a7be:	60a3      	str	r3, [r4, #8]
 800a7c0:	89a3      	ldrh	r3, [r4, #12]
 800a7c2:	071a      	lsls	r2, r3, #28
 800a7c4:	d501      	bpl.n	800a7ca <__swbuf_r+0x20>
 800a7c6:	6923      	ldr	r3, [r4, #16]
 800a7c8:	b943      	cbnz	r3, 800a7dc <__swbuf_r+0x32>
 800a7ca:	4621      	mov	r1, r4
 800a7cc:	4628      	mov	r0, r5
 800a7ce:	f000 f82b 	bl	800a828 <__swsetup_r>
 800a7d2:	b118      	cbz	r0, 800a7dc <__swbuf_r+0x32>
 800a7d4:	f04f 37ff 	mov.w	r7, #4294967295
 800a7d8:	4638      	mov	r0, r7
 800a7da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a7dc:	6823      	ldr	r3, [r4, #0]
 800a7de:	6922      	ldr	r2, [r4, #16]
 800a7e0:	1a98      	subs	r0, r3, r2
 800a7e2:	6963      	ldr	r3, [r4, #20]
 800a7e4:	b2f6      	uxtb	r6, r6
 800a7e6:	4283      	cmp	r3, r0
 800a7e8:	4637      	mov	r7, r6
 800a7ea:	dc05      	bgt.n	800a7f8 <__swbuf_r+0x4e>
 800a7ec:	4621      	mov	r1, r4
 800a7ee:	4628      	mov	r0, r5
 800a7f0:	f000 fd36 	bl	800b260 <_fflush_r>
 800a7f4:	2800      	cmp	r0, #0
 800a7f6:	d1ed      	bne.n	800a7d4 <__swbuf_r+0x2a>
 800a7f8:	68a3      	ldr	r3, [r4, #8]
 800a7fa:	3b01      	subs	r3, #1
 800a7fc:	60a3      	str	r3, [r4, #8]
 800a7fe:	6823      	ldr	r3, [r4, #0]
 800a800:	1c5a      	adds	r2, r3, #1
 800a802:	6022      	str	r2, [r4, #0]
 800a804:	701e      	strb	r6, [r3, #0]
 800a806:	6962      	ldr	r2, [r4, #20]
 800a808:	1c43      	adds	r3, r0, #1
 800a80a:	429a      	cmp	r2, r3
 800a80c:	d004      	beq.n	800a818 <__swbuf_r+0x6e>
 800a80e:	89a3      	ldrh	r3, [r4, #12]
 800a810:	07db      	lsls	r3, r3, #31
 800a812:	d5e1      	bpl.n	800a7d8 <__swbuf_r+0x2e>
 800a814:	2e0a      	cmp	r6, #10
 800a816:	d1df      	bne.n	800a7d8 <__swbuf_r+0x2e>
 800a818:	4621      	mov	r1, r4
 800a81a:	4628      	mov	r0, r5
 800a81c:	f000 fd20 	bl	800b260 <_fflush_r>
 800a820:	2800      	cmp	r0, #0
 800a822:	d0d9      	beq.n	800a7d8 <__swbuf_r+0x2e>
 800a824:	e7d6      	b.n	800a7d4 <__swbuf_r+0x2a>
	...

0800a828 <__swsetup_r>:
 800a828:	b538      	push	{r3, r4, r5, lr}
 800a82a:	4b29      	ldr	r3, [pc, #164]	@ (800a8d0 <__swsetup_r+0xa8>)
 800a82c:	4605      	mov	r5, r0
 800a82e:	6818      	ldr	r0, [r3, #0]
 800a830:	460c      	mov	r4, r1
 800a832:	b118      	cbz	r0, 800a83c <__swsetup_r+0x14>
 800a834:	6a03      	ldr	r3, [r0, #32]
 800a836:	b90b      	cbnz	r3, 800a83c <__swsetup_r+0x14>
 800a838:	f7ff fece 	bl	800a5d8 <__sinit>
 800a83c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a840:	0719      	lsls	r1, r3, #28
 800a842:	d422      	bmi.n	800a88a <__swsetup_r+0x62>
 800a844:	06da      	lsls	r2, r3, #27
 800a846:	d407      	bmi.n	800a858 <__swsetup_r+0x30>
 800a848:	2209      	movs	r2, #9
 800a84a:	602a      	str	r2, [r5, #0]
 800a84c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a850:	81a3      	strh	r3, [r4, #12]
 800a852:	f04f 30ff 	mov.w	r0, #4294967295
 800a856:	e033      	b.n	800a8c0 <__swsetup_r+0x98>
 800a858:	0758      	lsls	r0, r3, #29
 800a85a:	d512      	bpl.n	800a882 <__swsetup_r+0x5a>
 800a85c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a85e:	b141      	cbz	r1, 800a872 <__swsetup_r+0x4a>
 800a860:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a864:	4299      	cmp	r1, r3
 800a866:	d002      	beq.n	800a86e <__swsetup_r+0x46>
 800a868:	4628      	mov	r0, r5
 800a86a:	f000 f8af 	bl	800a9cc <_free_r>
 800a86e:	2300      	movs	r3, #0
 800a870:	6363      	str	r3, [r4, #52]	@ 0x34
 800a872:	89a3      	ldrh	r3, [r4, #12]
 800a874:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800a878:	81a3      	strh	r3, [r4, #12]
 800a87a:	2300      	movs	r3, #0
 800a87c:	6063      	str	r3, [r4, #4]
 800a87e:	6923      	ldr	r3, [r4, #16]
 800a880:	6023      	str	r3, [r4, #0]
 800a882:	89a3      	ldrh	r3, [r4, #12]
 800a884:	f043 0308 	orr.w	r3, r3, #8
 800a888:	81a3      	strh	r3, [r4, #12]
 800a88a:	6923      	ldr	r3, [r4, #16]
 800a88c:	b94b      	cbnz	r3, 800a8a2 <__swsetup_r+0x7a>
 800a88e:	89a3      	ldrh	r3, [r4, #12]
 800a890:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800a894:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a898:	d003      	beq.n	800a8a2 <__swsetup_r+0x7a>
 800a89a:	4621      	mov	r1, r4
 800a89c:	4628      	mov	r0, r5
 800a89e:	f000 fd2d 	bl	800b2fc <__smakebuf_r>
 800a8a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a8a6:	f013 0201 	ands.w	r2, r3, #1
 800a8aa:	d00a      	beq.n	800a8c2 <__swsetup_r+0x9a>
 800a8ac:	2200      	movs	r2, #0
 800a8ae:	60a2      	str	r2, [r4, #8]
 800a8b0:	6962      	ldr	r2, [r4, #20]
 800a8b2:	4252      	negs	r2, r2
 800a8b4:	61a2      	str	r2, [r4, #24]
 800a8b6:	6922      	ldr	r2, [r4, #16]
 800a8b8:	b942      	cbnz	r2, 800a8cc <__swsetup_r+0xa4>
 800a8ba:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800a8be:	d1c5      	bne.n	800a84c <__swsetup_r+0x24>
 800a8c0:	bd38      	pop	{r3, r4, r5, pc}
 800a8c2:	0799      	lsls	r1, r3, #30
 800a8c4:	bf58      	it	pl
 800a8c6:	6962      	ldrpl	r2, [r4, #20]
 800a8c8:	60a2      	str	r2, [r4, #8]
 800a8ca:	e7f4      	b.n	800a8b6 <__swsetup_r+0x8e>
 800a8cc:	2000      	movs	r0, #0
 800a8ce:	e7f7      	b.n	800a8c0 <__swsetup_r+0x98>
 800a8d0:	2400001c 	.word	0x2400001c

0800a8d4 <memset>:
 800a8d4:	4402      	add	r2, r0
 800a8d6:	4603      	mov	r3, r0
 800a8d8:	4293      	cmp	r3, r2
 800a8da:	d100      	bne.n	800a8de <memset+0xa>
 800a8dc:	4770      	bx	lr
 800a8de:	f803 1b01 	strb.w	r1, [r3], #1
 800a8e2:	e7f9      	b.n	800a8d8 <memset+0x4>

0800a8e4 <_close_r>:
 800a8e4:	b538      	push	{r3, r4, r5, lr}
 800a8e6:	4d06      	ldr	r5, [pc, #24]	@ (800a900 <_close_r+0x1c>)
 800a8e8:	2300      	movs	r3, #0
 800a8ea:	4604      	mov	r4, r0
 800a8ec:	4608      	mov	r0, r1
 800a8ee:	602b      	str	r3, [r5, #0]
 800a8f0:	f7f6 fc5b 	bl	80011aa <_close>
 800a8f4:	1c43      	adds	r3, r0, #1
 800a8f6:	d102      	bne.n	800a8fe <_close_r+0x1a>
 800a8f8:	682b      	ldr	r3, [r5, #0]
 800a8fa:	b103      	cbz	r3, 800a8fe <_close_r+0x1a>
 800a8fc:	6023      	str	r3, [r4, #0]
 800a8fe:	bd38      	pop	{r3, r4, r5, pc}
 800a900:	24000594 	.word	0x24000594

0800a904 <_lseek_r>:
 800a904:	b538      	push	{r3, r4, r5, lr}
 800a906:	4d07      	ldr	r5, [pc, #28]	@ (800a924 <_lseek_r+0x20>)
 800a908:	4604      	mov	r4, r0
 800a90a:	4608      	mov	r0, r1
 800a90c:	4611      	mov	r1, r2
 800a90e:	2200      	movs	r2, #0
 800a910:	602a      	str	r2, [r5, #0]
 800a912:	461a      	mov	r2, r3
 800a914:	f7f6 fc70 	bl	80011f8 <_lseek>
 800a918:	1c43      	adds	r3, r0, #1
 800a91a:	d102      	bne.n	800a922 <_lseek_r+0x1e>
 800a91c:	682b      	ldr	r3, [r5, #0]
 800a91e:	b103      	cbz	r3, 800a922 <_lseek_r+0x1e>
 800a920:	6023      	str	r3, [r4, #0]
 800a922:	bd38      	pop	{r3, r4, r5, pc}
 800a924:	24000594 	.word	0x24000594

0800a928 <_read_r>:
 800a928:	b538      	push	{r3, r4, r5, lr}
 800a92a:	4d07      	ldr	r5, [pc, #28]	@ (800a948 <_read_r+0x20>)
 800a92c:	4604      	mov	r4, r0
 800a92e:	4608      	mov	r0, r1
 800a930:	4611      	mov	r1, r2
 800a932:	2200      	movs	r2, #0
 800a934:	602a      	str	r2, [r5, #0]
 800a936:	461a      	mov	r2, r3
 800a938:	f7f6 fbfe 	bl	8001138 <_read>
 800a93c:	1c43      	adds	r3, r0, #1
 800a93e:	d102      	bne.n	800a946 <_read_r+0x1e>
 800a940:	682b      	ldr	r3, [r5, #0]
 800a942:	b103      	cbz	r3, 800a946 <_read_r+0x1e>
 800a944:	6023      	str	r3, [r4, #0]
 800a946:	bd38      	pop	{r3, r4, r5, pc}
 800a948:	24000594 	.word	0x24000594

0800a94c <_write_r>:
 800a94c:	b538      	push	{r3, r4, r5, lr}
 800a94e:	4d07      	ldr	r5, [pc, #28]	@ (800a96c <_write_r+0x20>)
 800a950:	4604      	mov	r4, r0
 800a952:	4608      	mov	r0, r1
 800a954:	4611      	mov	r1, r2
 800a956:	2200      	movs	r2, #0
 800a958:	602a      	str	r2, [r5, #0]
 800a95a:	461a      	mov	r2, r3
 800a95c:	f7f6 fc09 	bl	8001172 <_write>
 800a960:	1c43      	adds	r3, r0, #1
 800a962:	d102      	bne.n	800a96a <_write_r+0x1e>
 800a964:	682b      	ldr	r3, [r5, #0]
 800a966:	b103      	cbz	r3, 800a96a <_write_r+0x1e>
 800a968:	6023      	str	r3, [r4, #0]
 800a96a:	bd38      	pop	{r3, r4, r5, pc}
 800a96c:	24000594 	.word	0x24000594

0800a970 <__errno>:
 800a970:	4b01      	ldr	r3, [pc, #4]	@ (800a978 <__errno+0x8>)
 800a972:	6818      	ldr	r0, [r3, #0]
 800a974:	4770      	bx	lr
 800a976:	bf00      	nop
 800a978:	2400001c 	.word	0x2400001c

0800a97c <__libc_init_array>:
 800a97c:	b570      	push	{r4, r5, r6, lr}
 800a97e:	4d0d      	ldr	r5, [pc, #52]	@ (800a9b4 <__libc_init_array+0x38>)
 800a980:	4c0d      	ldr	r4, [pc, #52]	@ (800a9b8 <__libc_init_array+0x3c>)
 800a982:	1b64      	subs	r4, r4, r5
 800a984:	10a4      	asrs	r4, r4, #2
 800a986:	2600      	movs	r6, #0
 800a988:	42a6      	cmp	r6, r4
 800a98a:	d109      	bne.n	800a9a0 <__libc_init_array+0x24>
 800a98c:	4d0b      	ldr	r5, [pc, #44]	@ (800a9bc <__libc_init_array+0x40>)
 800a98e:	4c0c      	ldr	r4, [pc, #48]	@ (800a9c0 <__libc_init_array+0x44>)
 800a990:	f000 fd22 	bl	800b3d8 <_init>
 800a994:	1b64      	subs	r4, r4, r5
 800a996:	10a4      	asrs	r4, r4, #2
 800a998:	2600      	movs	r6, #0
 800a99a:	42a6      	cmp	r6, r4
 800a99c:	d105      	bne.n	800a9aa <__libc_init_array+0x2e>
 800a99e:	bd70      	pop	{r4, r5, r6, pc}
 800a9a0:	f855 3b04 	ldr.w	r3, [r5], #4
 800a9a4:	4798      	blx	r3
 800a9a6:	3601      	adds	r6, #1
 800a9a8:	e7ee      	b.n	800a988 <__libc_init_array+0xc>
 800a9aa:	f855 3b04 	ldr.w	r3, [r5], #4
 800a9ae:	4798      	blx	r3
 800a9b0:	3601      	adds	r6, #1
 800a9b2:	e7f2      	b.n	800a99a <__libc_init_array+0x1e>
 800a9b4:	0800b494 	.word	0x0800b494
 800a9b8:	0800b494 	.word	0x0800b494
 800a9bc:	0800b494 	.word	0x0800b494
 800a9c0:	0800b498 	.word	0x0800b498

0800a9c4 <__retarget_lock_init_recursive>:
 800a9c4:	4770      	bx	lr

0800a9c6 <__retarget_lock_acquire_recursive>:
 800a9c6:	4770      	bx	lr

0800a9c8 <__retarget_lock_release_recursive>:
 800a9c8:	4770      	bx	lr
	...

0800a9cc <_free_r>:
 800a9cc:	b538      	push	{r3, r4, r5, lr}
 800a9ce:	4605      	mov	r5, r0
 800a9d0:	2900      	cmp	r1, #0
 800a9d2:	d041      	beq.n	800aa58 <_free_r+0x8c>
 800a9d4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a9d8:	1f0c      	subs	r4, r1, #4
 800a9da:	2b00      	cmp	r3, #0
 800a9dc:	bfb8      	it	lt
 800a9de:	18e4      	addlt	r4, r4, r3
 800a9e0:	f000 f8e0 	bl	800aba4 <__malloc_lock>
 800a9e4:	4a1d      	ldr	r2, [pc, #116]	@ (800aa5c <_free_r+0x90>)
 800a9e6:	6813      	ldr	r3, [r2, #0]
 800a9e8:	b933      	cbnz	r3, 800a9f8 <_free_r+0x2c>
 800a9ea:	6063      	str	r3, [r4, #4]
 800a9ec:	6014      	str	r4, [r2, #0]
 800a9ee:	4628      	mov	r0, r5
 800a9f0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a9f4:	f000 b8dc 	b.w	800abb0 <__malloc_unlock>
 800a9f8:	42a3      	cmp	r3, r4
 800a9fa:	d908      	bls.n	800aa0e <_free_r+0x42>
 800a9fc:	6820      	ldr	r0, [r4, #0]
 800a9fe:	1821      	adds	r1, r4, r0
 800aa00:	428b      	cmp	r3, r1
 800aa02:	bf01      	itttt	eq
 800aa04:	6819      	ldreq	r1, [r3, #0]
 800aa06:	685b      	ldreq	r3, [r3, #4]
 800aa08:	1809      	addeq	r1, r1, r0
 800aa0a:	6021      	streq	r1, [r4, #0]
 800aa0c:	e7ed      	b.n	800a9ea <_free_r+0x1e>
 800aa0e:	461a      	mov	r2, r3
 800aa10:	685b      	ldr	r3, [r3, #4]
 800aa12:	b10b      	cbz	r3, 800aa18 <_free_r+0x4c>
 800aa14:	42a3      	cmp	r3, r4
 800aa16:	d9fa      	bls.n	800aa0e <_free_r+0x42>
 800aa18:	6811      	ldr	r1, [r2, #0]
 800aa1a:	1850      	adds	r0, r2, r1
 800aa1c:	42a0      	cmp	r0, r4
 800aa1e:	d10b      	bne.n	800aa38 <_free_r+0x6c>
 800aa20:	6820      	ldr	r0, [r4, #0]
 800aa22:	4401      	add	r1, r0
 800aa24:	1850      	adds	r0, r2, r1
 800aa26:	4283      	cmp	r3, r0
 800aa28:	6011      	str	r1, [r2, #0]
 800aa2a:	d1e0      	bne.n	800a9ee <_free_r+0x22>
 800aa2c:	6818      	ldr	r0, [r3, #0]
 800aa2e:	685b      	ldr	r3, [r3, #4]
 800aa30:	6053      	str	r3, [r2, #4]
 800aa32:	4408      	add	r0, r1
 800aa34:	6010      	str	r0, [r2, #0]
 800aa36:	e7da      	b.n	800a9ee <_free_r+0x22>
 800aa38:	d902      	bls.n	800aa40 <_free_r+0x74>
 800aa3a:	230c      	movs	r3, #12
 800aa3c:	602b      	str	r3, [r5, #0]
 800aa3e:	e7d6      	b.n	800a9ee <_free_r+0x22>
 800aa40:	6820      	ldr	r0, [r4, #0]
 800aa42:	1821      	adds	r1, r4, r0
 800aa44:	428b      	cmp	r3, r1
 800aa46:	bf04      	itt	eq
 800aa48:	6819      	ldreq	r1, [r3, #0]
 800aa4a:	685b      	ldreq	r3, [r3, #4]
 800aa4c:	6063      	str	r3, [r4, #4]
 800aa4e:	bf04      	itt	eq
 800aa50:	1809      	addeq	r1, r1, r0
 800aa52:	6021      	streq	r1, [r4, #0]
 800aa54:	6054      	str	r4, [r2, #4]
 800aa56:	e7ca      	b.n	800a9ee <_free_r+0x22>
 800aa58:	bd38      	pop	{r3, r4, r5, pc}
 800aa5a:	bf00      	nop
 800aa5c:	240005a0 	.word	0x240005a0

0800aa60 <sbrk_aligned>:
 800aa60:	b570      	push	{r4, r5, r6, lr}
 800aa62:	4e0f      	ldr	r6, [pc, #60]	@ (800aaa0 <sbrk_aligned+0x40>)
 800aa64:	460c      	mov	r4, r1
 800aa66:	6831      	ldr	r1, [r6, #0]
 800aa68:	4605      	mov	r5, r0
 800aa6a:	b911      	cbnz	r1, 800aa72 <sbrk_aligned+0x12>
 800aa6c:	f000 fca4 	bl	800b3b8 <_sbrk_r>
 800aa70:	6030      	str	r0, [r6, #0]
 800aa72:	4621      	mov	r1, r4
 800aa74:	4628      	mov	r0, r5
 800aa76:	f000 fc9f 	bl	800b3b8 <_sbrk_r>
 800aa7a:	1c43      	adds	r3, r0, #1
 800aa7c:	d103      	bne.n	800aa86 <sbrk_aligned+0x26>
 800aa7e:	f04f 34ff 	mov.w	r4, #4294967295
 800aa82:	4620      	mov	r0, r4
 800aa84:	bd70      	pop	{r4, r5, r6, pc}
 800aa86:	1cc4      	adds	r4, r0, #3
 800aa88:	f024 0403 	bic.w	r4, r4, #3
 800aa8c:	42a0      	cmp	r0, r4
 800aa8e:	d0f8      	beq.n	800aa82 <sbrk_aligned+0x22>
 800aa90:	1a21      	subs	r1, r4, r0
 800aa92:	4628      	mov	r0, r5
 800aa94:	f000 fc90 	bl	800b3b8 <_sbrk_r>
 800aa98:	3001      	adds	r0, #1
 800aa9a:	d1f2      	bne.n	800aa82 <sbrk_aligned+0x22>
 800aa9c:	e7ef      	b.n	800aa7e <sbrk_aligned+0x1e>
 800aa9e:	bf00      	nop
 800aaa0:	2400059c 	.word	0x2400059c

0800aaa4 <_malloc_r>:
 800aaa4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800aaa8:	1ccd      	adds	r5, r1, #3
 800aaaa:	f025 0503 	bic.w	r5, r5, #3
 800aaae:	3508      	adds	r5, #8
 800aab0:	2d0c      	cmp	r5, #12
 800aab2:	bf38      	it	cc
 800aab4:	250c      	movcc	r5, #12
 800aab6:	2d00      	cmp	r5, #0
 800aab8:	4606      	mov	r6, r0
 800aaba:	db01      	blt.n	800aac0 <_malloc_r+0x1c>
 800aabc:	42a9      	cmp	r1, r5
 800aabe:	d904      	bls.n	800aaca <_malloc_r+0x26>
 800aac0:	230c      	movs	r3, #12
 800aac2:	6033      	str	r3, [r6, #0]
 800aac4:	2000      	movs	r0, #0
 800aac6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800aaca:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800aba0 <_malloc_r+0xfc>
 800aace:	f000 f869 	bl	800aba4 <__malloc_lock>
 800aad2:	f8d8 3000 	ldr.w	r3, [r8]
 800aad6:	461c      	mov	r4, r3
 800aad8:	bb44      	cbnz	r4, 800ab2c <_malloc_r+0x88>
 800aada:	4629      	mov	r1, r5
 800aadc:	4630      	mov	r0, r6
 800aade:	f7ff ffbf 	bl	800aa60 <sbrk_aligned>
 800aae2:	1c43      	adds	r3, r0, #1
 800aae4:	4604      	mov	r4, r0
 800aae6:	d158      	bne.n	800ab9a <_malloc_r+0xf6>
 800aae8:	f8d8 4000 	ldr.w	r4, [r8]
 800aaec:	4627      	mov	r7, r4
 800aaee:	2f00      	cmp	r7, #0
 800aaf0:	d143      	bne.n	800ab7a <_malloc_r+0xd6>
 800aaf2:	2c00      	cmp	r4, #0
 800aaf4:	d04b      	beq.n	800ab8e <_malloc_r+0xea>
 800aaf6:	6823      	ldr	r3, [r4, #0]
 800aaf8:	4639      	mov	r1, r7
 800aafa:	4630      	mov	r0, r6
 800aafc:	eb04 0903 	add.w	r9, r4, r3
 800ab00:	f000 fc5a 	bl	800b3b8 <_sbrk_r>
 800ab04:	4581      	cmp	r9, r0
 800ab06:	d142      	bne.n	800ab8e <_malloc_r+0xea>
 800ab08:	6821      	ldr	r1, [r4, #0]
 800ab0a:	1a6d      	subs	r5, r5, r1
 800ab0c:	4629      	mov	r1, r5
 800ab0e:	4630      	mov	r0, r6
 800ab10:	f7ff ffa6 	bl	800aa60 <sbrk_aligned>
 800ab14:	3001      	adds	r0, #1
 800ab16:	d03a      	beq.n	800ab8e <_malloc_r+0xea>
 800ab18:	6823      	ldr	r3, [r4, #0]
 800ab1a:	442b      	add	r3, r5
 800ab1c:	6023      	str	r3, [r4, #0]
 800ab1e:	f8d8 3000 	ldr.w	r3, [r8]
 800ab22:	685a      	ldr	r2, [r3, #4]
 800ab24:	bb62      	cbnz	r2, 800ab80 <_malloc_r+0xdc>
 800ab26:	f8c8 7000 	str.w	r7, [r8]
 800ab2a:	e00f      	b.n	800ab4c <_malloc_r+0xa8>
 800ab2c:	6822      	ldr	r2, [r4, #0]
 800ab2e:	1b52      	subs	r2, r2, r5
 800ab30:	d420      	bmi.n	800ab74 <_malloc_r+0xd0>
 800ab32:	2a0b      	cmp	r2, #11
 800ab34:	d917      	bls.n	800ab66 <_malloc_r+0xc2>
 800ab36:	1961      	adds	r1, r4, r5
 800ab38:	42a3      	cmp	r3, r4
 800ab3a:	6025      	str	r5, [r4, #0]
 800ab3c:	bf18      	it	ne
 800ab3e:	6059      	strne	r1, [r3, #4]
 800ab40:	6863      	ldr	r3, [r4, #4]
 800ab42:	bf08      	it	eq
 800ab44:	f8c8 1000 	streq.w	r1, [r8]
 800ab48:	5162      	str	r2, [r4, r5]
 800ab4a:	604b      	str	r3, [r1, #4]
 800ab4c:	4630      	mov	r0, r6
 800ab4e:	f000 f82f 	bl	800abb0 <__malloc_unlock>
 800ab52:	f104 000b 	add.w	r0, r4, #11
 800ab56:	1d23      	adds	r3, r4, #4
 800ab58:	f020 0007 	bic.w	r0, r0, #7
 800ab5c:	1ac2      	subs	r2, r0, r3
 800ab5e:	bf1c      	itt	ne
 800ab60:	1a1b      	subne	r3, r3, r0
 800ab62:	50a3      	strne	r3, [r4, r2]
 800ab64:	e7af      	b.n	800aac6 <_malloc_r+0x22>
 800ab66:	6862      	ldr	r2, [r4, #4]
 800ab68:	42a3      	cmp	r3, r4
 800ab6a:	bf0c      	ite	eq
 800ab6c:	f8c8 2000 	streq.w	r2, [r8]
 800ab70:	605a      	strne	r2, [r3, #4]
 800ab72:	e7eb      	b.n	800ab4c <_malloc_r+0xa8>
 800ab74:	4623      	mov	r3, r4
 800ab76:	6864      	ldr	r4, [r4, #4]
 800ab78:	e7ae      	b.n	800aad8 <_malloc_r+0x34>
 800ab7a:	463c      	mov	r4, r7
 800ab7c:	687f      	ldr	r7, [r7, #4]
 800ab7e:	e7b6      	b.n	800aaee <_malloc_r+0x4a>
 800ab80:	461a      	mov	r2, r3
 800ab82:	685b      	ldr	r3, [r3, #4]
 800ab84:	42a3      	cmp	r3, r4
 800ab86:	d1fb      	bne.n	800ab80 <_malloc_r+0xdc>
 800ab88:	2300      	movs	r3, #0
 800ab8a:	6053      	str	r3, [r2, #4]
 800ab8c:	e7de      	b.n	800ab4c <_malloc_r+0xa8>
 800ab8e:	230c      	movs	r3, #12
 800ab90:	6033      	str	r3, [r6, #0]
 800ab92:	4630      	mov	r0, r6
 800ab94:	f000 f80c 	bl	800abb0 <__malloc_unlock>
 800ab98:	e794      	b.n	800aac4 <_malloc_r+0x20>
 800ab9a:	6005      	str	r5, [r0, #0]
 800ab9c:	e7d6      	b.n	800ab4c <_malloc_r+0xa8>
 800ab9e:	bf00      	nop
 800aba0:	240005a0 	.word	0x240005a0

0800aba4 <__malloc_lock>:
 800aba4:	4801      	ldr	r0, [pc, #4]	@ (800abac <__malloc_lock+0x8>)
 800aba6:	f7ff bf0e 	b.w	800a9c6 <__retarget_lock_acquire_recursive>
 800abaa:	bf00      	nop
 800abac:	24000598 	.word	0x24000598

0800abb0 <__malloc_unlock>:
 800abb0:	4801      	ldr	r0, [pc, #4]	@ (800abb8 <__malloc_unlock+0x8>)
 800abb2:	f7ff bf09 	b.w	800a9c8 <__retarget_lock_release_recursive>
 800abb6:	bf00      	nop
 800abb8:	24000598 	.word	0x24000598

0800abbc <__sfputc_r>:
 800abbc:	6893      	ldr	r3, [r2, #8]
 800abbe:	3b01      	subs	r3, #1
 800abc0:	2b00      	cmp	r3, #0
 800abc2:	b410      	push	{r4}
 800abc4:	6093      	str	r3, [r2, #8]
 800abc6:	da08      	bge.n	800abda <__sfputc_r+0x1e>
 800abc8:	6994      	ldr	r4, [r2, #24]
 800abca:	42a3      	cmp	r3, r4
 800abcc:	db01      	blt.n	800abd2 <__sfputc_r+0x16>
 800abce:	290a      	cmp	r1, #10
 800abd0:	d103      	bne.n	800abda <__sfputc_r+0x1e>
 800abd2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800abd6:	f7ff bde8 	b.w	800a7aa <__swbuf_r>
 800abda:	6813      	ldr	r3, [r2, #0]
 800abdc:	1c58      	adds	r0, r3, #1
 800abde:	6010      	str	r0, [r2, #0]
 800abe0:	7019      	strb	r1, [r3, #0]
 800abe2:	4608      	mov	r0, r1
 800abe4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800abe8:	4770      	bx	lr

0800abea <__sfputs_r>:
 800abea:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800abec:	4606      	mov	r6, r0
 800abee:	460f      	mov	r7, r1
 800abf0:	4614      	mov	r4, r2
 800abf2:	18d5      	adds	r5, r2, r3
 800abf4:	42ac      	cmp	r4, r5
 800abf6:	d101      	bne.n	800abfc <__sfputs_r+0x12>
 800abf8:	2000      	movs	r0, #0
 800abfa:	e007      	b.n	800ac0c <__sfputs_r+0x22>
 800abfc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ac00:	463a      	mov	r2, r7
 800ac02:	4630      	mov	r0, r6
 800ac04:	f7ff ffda 	bl	800abbc <__sfputc_r>
 800ac08:	1c43      	adds	r3, r0, #1
 800ac0a:	d1f3      	bne.n	800abf4 <__sfputs_r+0xa>
 800ac0c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800ac10 <_vfiprintf_r>:
 800ac10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac14:	460d      	mov	r5, r1
 800ac16:	b09d      	sub	sp, #116	@ 0x74
 800ac18:	4614      	mov	r4, r2
 800ac1a:	4698      	mov	r8, r3
 800ac1c:	4606      	mov	r6, r0
 800ac1e:	b118      	cbz	r0, 800ac28 <_vfiprintf_r+0x18>
 800ac20:	6a03      	ldr	r3, [r0, #32]
 800ac22:	b90b      	cbnz	r3, 800ac28 <_vfiprintf_r+0x18>
 800ac24:	f7ff fcd8 	bl	800a5d8 <__sinit>
 800ac28:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ac2a:	07d9      	lsls	r1, r3, #31
 800ac2c:	d405      	bmi.n	800ac3a <_vfiprintf_r+0x2a>
 800ac2e:	89ab      	ldrh	r3, [r5, #12]
 800ac30:	059a      	lsls	r2, r3, #22
 800ac32:	d402      	bmi.n	800ac3a <_vfiprintf_r+0x2a>
 800ac34:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ac36:	f7ff fec6 	bl	800a9c6 <__retarget_lock_acquire_recursive>
 800ac3a:	89ab      	ldrh	r3, [r5, #12]
 800ac3c:	071b      	lsls	r3, r3, #28
 800ac3e:	d501      	bpl.n	800ac44 <_vfiprintf_r+0x34>
 800ac40:	692b      	ldr	r3, [r5, #16]
 800ac42:	b99b      	cbnz	r3, 800ac6c <_vfiprintf_r+0x5c>
 800ac44:	4629      	mov	r1, r5
 800ac46:	4630      	mov	r0, r6
 800ac48:	f7ff fdee 	bl	800a828 <__swsetup_r>
 800ac4c:	b170      	cbz	r0, 800ac6c <_vfiprintf_r+0x5c>
 800ac4e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ac50:	07dc      	lsls	r4, r3, #31
 800ac52:	d504      	bpl.n	800ac5e <_vfiprintf_r+0x4e>
 800ac54:	f04f 30ff 	mov.w	r0, #4294967295
 800ac58:	b01d      	add	sp, #116	@ 0x74
 800ac5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ac5e:	89ab      	ldrh	r3, [r5, #12]
 800ac60:	0598      	lsls	r0, r3, #22
 800ac62:	d4f7      	bmi.n	800ac54 <_vfiprintf_r+0x44>
 800ac64:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ac66:	f7ff feaf 	bl	800a9c8 <__retarget_lock_release_recursive>
 800ac6a:	e7f3      	b.n	800ac54 <_vfiprintf_r+0x44>
 800ac6c:	2300      	movs	r3, #0
 800ac6e:	9309      	str	r3, [sp, #36]	@ 0x24
 800ac70:	2320      	movs	r3, #32
 800ac72:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ac76:	f8cd 800c 	str.w	r8, [sp, #12]
 800ac7a:	2330      	movs	r3, #48	@ 0x30
 800ac7c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800ae2c <_vfiprintf_r+0x21c>
 800ac80:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ac84:	f04f 0901 	mov.w	r9, #1
 800ac88:	4623      	mov	r3, r4
 800ac8a:	469a      	mov	sl, r3
 800ac8c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ac90:	b10a      	cbz	r2, 800ac96 <_vfiprintf_r+0x86>
 800ac92:	2a25      	cmp	r2, #37	@ 0x25
 800ac94:	d1f9      	bne.n	800ac8a <_vfiprintf_r+0x7a>
 800ac96:	ebba 0b04 	subs.w	fp, sl, r4
 800ac9a:	d00b      	beq.n	800acb4 <_vfiprintf_r+0xa4>
 800ac9c:	465b      	mov	r3, fp
 800ac9e:	4622      	mov	r2, r4
 800aca0:	4629      	mov	r1, r5
 800aca2:	4630      	mov	r0, r6
 800aca4:	f7ff ffa1 	bl	800abea <__sfputs_r>
 800aca8:	3001      	adds	r0, #1
 800acaa:	f000 80a7 	beq.w	800adfc <_vfiprintf_r+0x1ec>
 800acae:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800acb0:	445a      	add	r2, fp
 800acb2:	9209      	str	r2, [sp, #36]	@ 0x24
 800acb4:	f89a 3000 	ldrb.w	r3, [sl]
 800acb8:	2b00      	cmp	r3, #0
 800acba:	f000 809f 	beq.w	800adfc <_vfiprintf_r+0x1ec>
 800acbe:	2300      	movs	r3, #0
 800acc0:	f04f 32ff 	mov.w	r2, #4294967295
 800acc4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800acc8:	f10a 0a01 	add.w	sl, sl, #1
 800accc:	9304      	str	r3, [sp, #16]
 800acce:	9307      	str	r3, [sp, #28]
 800acd0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800acd4:	931a      	str	r3, [sp, #104]	@ 0x68
 800acd6:	4654      	mov	r4, sl
 800acd8:	2205      	movs	r2, #5
 800acda:	f814 1b01 	ldrb.w	r1, [r4], #1
 800acde:	4853      	ldr	r0, [pc, #332]	@ (800ae2c <_vfiprintf_r+0x21c>)
 800ace0:	f7f5 fb16 	bl	8000310 <memchr>
 800ace4:	9a04      	ldr	r2, [sp, #16]
 800ace6:	b9d8      	cbnz	r0, 800ad20 <_vfiprintf_r+0x110>
 800ace8:	06d1      	lsls	r1, r2, #27
 800acea:	bf44      	itt	mi
 800acec:	2320      	movmi	r3, #32
 800acee:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800acf2:	0713      	lsls	r3, r2, #28
 800acf4:	bf44      	itt	mi
 800acf6:	232b      	movmi	r3, #43	@ 0x2b
 800acf8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800acfc:	f89a 3000 	ldrb.w	r3, [sl]
 800ad00:	2b2a      	cmp	r3, #42	@ 0x2a
 800ad02:	d015      	beq.n	800ad30 <_vfiprintf_r+0x120>
 800ad04:	9a07      	ldr	r2, [sp, #28]
 800ad06:	4654      	mov	r4, sl
 800ad08:	2000      	movs	r0, #0
 800ad0a:	f04f 0c0a 	mov.w	ip, #10
 800ad0e:	4621      	mov	r1, r4
 800ad10:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ad14:	3b30      	subs	r3, #48	@ 0x30
 800ad16:	2b09      	cmp	r3, #9
 800ad18:	d94b      	bls.n	800adb2 <_vfiprintf_r+0x1a2>
 800ad1a:	b1b0      	cbz	r0, 800ad4a <_vfiprintf_r+0x13a>
 800ad1c:	9207      	str	r2, [sp, #28]
 800ad1e:	e014      	b.n	800ad4a <_vfiprintf_r+0x13a>
 800ad20:	eba0 0308 	sub.w	r3, r0, r8
 800ad24:	fa09 f303 	lsl.w	r3, r9, r3
 800ad28:	4313      	orrs	r3, r2
 800ad2a:	9304      	str	r3, [sp, #16]
 800ad2c:	46a2      	mov	sl, r4
 800ad2e:	e7d2      	b.n	800acd6 <_vfiprintf_r+0xc6>
 800ad30:	9b03      	ldr	r3, [sp, #12]
 800ad32:	1d19      	adds	r1, r3, #4
 800ad34:	681b      	ldr	r3, [r3, #0]
 800ad36:	9103      	str	r1, [sp, #12]
 800ad38:	2b00      	cmp	r3, #0
 800ad3a:	bfbb      	ittet	lt
 800ad3c:	425b      	neglt	r3, r3
 800ad3e:	f042 0202 	orrlt.w	r2, r2, #2
 800ad42:	9307      	strge	r3, [sp, #28]
 800ad44:	9307      	strlt	r3, [sp, #28]
 800ad46:	bfb8      	it	lt
 800ad48:	9204      	strlt	r2, [sp, #16]
 800ad4a:	7823      	ldrb	r3, [r4, #0]
 800ad4c:	2b2e      	cmp	r3, #46	@ 0x2e
 800ad4e:	d10a      	bne.n	800ad66 <_vfiprintf_r+0x156>
 800ad50:	7863      	ldrb	r3, [r4, #1]
 800ad52:	2b2a      	cmp	r3, #42	@ 0x2a
 800ad54:	d132      	bne.n	800adbc <_vfiprintf_r+0x1ac>
 800ad56:	9b03      	ldr	r3, [sp, #12]
 800ad58:	1d1a      	adds	r2, r3, #4
 800ad5a:	681b      	ldr	r3, [r3, #0]
 800ad5c:	9203      	str	r2, [sp, #12]
 800ad5e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ad62:	3402      	adds	r4, #2
 800ad64:	9305      	str	r3, [sp, #20]
 800ad66:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800ae3c <_vfiprintf_r+0x22c>
 800ad6a:	7821      	ldrb	r1, [r4, #0]
 800ad6c:	2203      	movs	r2, #3
 800ad6e:	4650      	mov	r0, sl
 800ad70:	f7f5 face 	bl	8000310 <memchr>
 800ad74:	b138      	cbz	r0, 800ad86 <_vfiprintf_r+0x176>
 800ad76:	9b04      	ldr	r3, [sp, #16]
 800ad78:	eba0 000a 	sub.w	r0, r0, sl
 800ad7c:	2240      	movs	r2, #64	@ 0x40
 800ad7e:	4082      	lsls	r2, r0
 800ad80:	4313      	orrs	r3, r2
 800ad82:	3401      	adds	r4, #1
 800ad84:	9304      	str	r3, [sp, #16]
 800ad86:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ad8a:	4829      	ldr	r0, [pc, #164]	@ (800ae30 <_vfiprintf_r+0x220>)
 800ad8c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ad90:	2206      	movs	r2, #6
 800ad92:	f7f5 fabd 	bl	8000310 <memchr>
 800ad96:	2800      	cmp	r0, #0
 800ad98:	d03f      	beq.n	800ae1a <_vfiprintf_r+0x20a>
 800ad9a:	4b26      	ldr	r3, [pc, #152]	@ (800ae34 <_vfiprintf_r+0x224>)
 800ad9c:	bb1b      	cbnz	r3, 800ade6 <_vfiprintf_r+0x1d6>
 800ad9e:	9b03      	ldr	r3, [sp, #12]
 800ada0:	3307      	adds	r3, #7
 800ada2:	f023 0307 	bic.w	r3, r3, #7
 800ada6:	3308      	adds	r3, #8
 800ada8:	9303      	str	r3, [sp, #12]
 800adaa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800adac:	443b      	add	r3, r7
 800adae:	9309      	str	r3, [sp, #36]	@ 0x24
 800adb0:	e76a      	b.n	800ac88 <_vfiprintf_r+0x78>
 800adb2:	fb0c 3202 	mla	r2, ip, r2, r3
 800adb6:	460c      	mov	r4, r1
 800adb8:	2001      	movs	r0, #1
 800adba:	e7a8      	b.n	800ad0e <_vfiprintf_r+0xfe>
 800adbc:	2300      	movs	r3, #0
 800adbe:	3401      	adds	r4, #1
 800adc0:	9305      	str	r3, [sp, #20]
 800adc2:	4619      	mov	r1, r3
 800adc4:	f04f 0c0a 	mov.w	ip, #10
 800adc8:	4620      	mov	r0, r4
 800adca:	f810 2b01 	ldrb.w	r2, [r0], #1
 800adce:	3a30      	subs	r2, #48	@ 0x30
 800add0:	2a09      	cmp	r2, #9
 800add2:	d903      	bls.n	800addc <_vfiprintf_r+0x1cc>
 800add4:	2b00      	cmp	r3, #0
 800add6:	d0c6      	beq.n	800ad66 <_vfiprintf_r+0x156>
 800add8:	9105      	str	r1, [sp, #20]
 800adda:	e7c4      	b.n	800ad66 <_vfiprintf_r+0x156>
 800addc:	fb0c 2101 	mla	r1, ip, r1, r2
 800ade0:	4604      	mov	r4, r0
 800ade2:	2301      	movs	r3, #1
 800ade4:	e7f0      	b.n	800adc8 <_vfiprintf_r+0x1b8>
 800ade6:	ab03      	add	r3, sp, #12
 800ade8:	9300      	str	r3, [sp, #0]
 800adea:	462a      	mov	r2, r5
 800adec:	4b12      	ldr	r3, [pc, #72]	@ (800ae38 <_vfiprintf_r+0x228>)
 800adee:	a904      	add	r1, sp, #16
 800adf0:	4630      	mov	r0, r6
 800adf2:	f3af 8000 	nop.w
 800adf6:	4607      	mov	r7, r0
 800adf8:	1c78      	adds	r0, r7, #1
 800adfa:	d1d6      	bne.n	800adaa <_vfiprintf_r+0x19a>
 800adfc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800adfe:	07d9      	lsls	r1, r3, #31
 800ae00:	d405      	bmi.n	800ae0e <_vfiprintf_r+0x1fe>
 800ae02:	89ab      	ldrh	r3, [r5, #12]
 800ae04:	059a      	lsls	r2, r3, #22
 800ae06:	d402      	bmi.n	800ae0e <_vfiprintf_r+0x1fe>
 800ae08:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ae0a:	f7ff fddd 	bl	800a9c8 <__retarget_lock_release_recursive>
 800ae0e:	89ab      	ldrh	r3, [r5, #12]
 800ae10:	065b      	lsls	r3, r3, #25
 800ae12:	f53f af1f 	bmi.w	800ac54 <_vfiprintf_r+0x44>
 800ae16:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ae18:	e71e      	b.n	800ac58 <_vfiprintf_r+0x48>
 800ae1a:	ab03      	add	r3, sp, #12
 800ae1c:	9300      	str	r3, [sp, #0]
 800ae1e:	462a      	mov	r2, r5
 800ae20:	4b05      	ldr	r3, [pc, #20]	@ (800ae38 <_vfiprintf_r+0x228>)
 800ae22:	a904      	add	r1, sp, #16
 800ae24:	4630      	mov	r0, r6
 800ae26:	f000 f879 	bl	800af1c <_printf_i>
 800ae2a:	e7e4      	b.n	800adf6 <_vfiprintf_r+0x1e6>
 800ae2c:	0800b458 	.word	0x0800b458
 800ae30:	0800b462 	.word	0x0800b462
 800ae34:	00000000 	.word	0x00000000
 800ae38:	0800abeb 	.word	0x0800abeb
 800ae3c:	0800b45e 	.word	0x0800b45e

0800ae40 <_printf_common>:
 800ae40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ae44:	4616      	mov	r6, r2
 800ae46:	4698      	mov	r8, r3
 800ae48:	688a      	ldr	r2, [r1, #8]
 800ae4a:	690b      	ldr	r3, [r1, #16]
 800ae4c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800ae50:	4293      	cmp	r3, r2
 800ae52:	bfb8      	it	lt
 800ae54:	4613      	movlt	r3, r2
 800ae56:	6033      	str	r3, [r6, #0]
 800ae58:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800ae5c:	4607      	mov	r7, r0
 800ae5e:	460c      	mov	r4, r1
 800ae60:	b10a      	cbz	r2, 800ae66 <_printf_common+0x26>
 800ae62:	3301      	adds	r3, #1
 800ae64:	6033      	str	r3, [r6, #0]
 800ae66:	6823      	ldr	r3, [r4, #0]
 800ae68:	0699      	lsls	r1, r3, #26
 800ae6a:	bf42      	ittt	mi
 800ae6c:	6833      	ldrmi	r3, [r6, #0]
 800ae6e:	3302      	addmi	r3, #2
 800ae70:	6033      	strmi	r3, [r6, #0]
 800ae72:	6825      	ldr	r5, [r4, #0]
 800ae74:	f015 0506 	ands.w	r5, r5, #6
 800ae78:	d106      	bne.n	800ae88 <_printf_common+0x48>
 800ae7a:	f104 0a19 	add.w	sl, r4, #25
 800ae7e:	68e3      	ldr	r3, [r4, #12]
 800ae80:	6832      	ldr	r2, [r6, #0]
 800ae82:	1a9b      	subs	r3, r3, r2
 800ae84:	42ab      	cmp	r3, r5
 800ae86:	dc26      	bgt.n	800aed6 <_printf_common+0x96>
 800ae88:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800ae8c:	6822      	ldr	r2, [r4, #0]
 800ae8e:	3b00      	subs	r3, #0
 800ae90:	bf18      	it	ne
 800ae92:	2301      	movne	r3, #1
 800ae94:	0692      	lsls	r2, r2, #26
 800ae96:	d42b      	bmi.n	800aef0 <_printf_common+0xb0>
 800ae98:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800ae9c:	4641      	mov	r1, r8
 800ae9e:	4638      	mov	r0, r7
 800aea0:	47c8      	blx	r9
 800aea2:	3001      	adds	r0, #1
 800aea4:	d01e      	beq.n	800aee4 <_printf_common+0xa4>
 800aea6:	6823      	ldr	r3, [r4, #0]
 800aea8:	6922      	ldr	r2, [r4, #16]
 800aeaa:	f003 0306 	and.w	r3, r3, #6
 800aeae:	2b04      	cmp	r3, #4
 800aeb0:	bf02      	ittt	eq
 800aeb2:	68e5      	ldreq	r5, [r4, #12]
 800aeb4:	6833      	ldreq	r3, [r6, #0]
 800aeb6:	1aed      	subeq	r5, r5, r3
 800aeb8:	68a3      	ldr	r3, [r4, #8]
 800aeba:	bf0c      	ite	eq
 800aebc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800aec0:	2500      	movne	r5, #0
 800aec2:	4293      	cmp	r3, r2
 800aec4:	bfc4      	itt	gt
 800aec6:	1a9b      	subgt	r3, r3, r2
 800aec8:	18ed      	addgt	r5, r5, r3
 800aeca:	2600      	movs	r6, #0
 800aecc:	341a      	adds	r4, #26
 800aece:	42b5      	cmp	r5, r6
 800aed0:	d11a      	bne.n	800af08 <_printf_common+0xc8>
 800aed2:	2000      	movs	r0, #0
 800aed4:	e008      	b.n	800aee8 <_printf_common+0xa8>
 800aed6:	2301      	movs	r3, #1
 800aed8:	4652      	mov	r2, sl
 800aeda:	4641      	mov	r1, r8
 800aedc:	4638      	mov	r0, r7
 800aede:	47c8      	blx	r9
 800aee0:	3001      	adds	r0, #1
 800aee2:	d103      	bne.n	800aeec <_printf_common+0xac>
 800aee4:	f04f 30ff 	mov.w	r0, #4294967295
 800aee8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aeec:	3501      	adds	r5, #1
 800aeee:	e7c6      	b.n	800ae7e <_printf_common+0x3e>
 800aef0:	18e1      	adds	r1, r4, r3
 800aef2:	1c5a      	adds	r2, r3, #1
 800aef4:	2030      	movs	r0, #48	@ 0x30
 800aef6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800aefa:	4422      	add	r2, r4
 800aefc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800af00:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800af04:	3302      	adds	r3, #2
 800af06:	e7c7      	b.n	800ae98 <_printf_common+0x58>
 800af08:	2301      	movs	r3, #1
 800af0a:	4622      	mov	r2, r4
 800af0c:	4641      	mov	r1, r8
 800af0e:	4638      	mov	r0, r7
 800af10:	47c8      	blx	r9
 800af12:	3001      	adds	r0, #1
 800af14:	d0e6      	beq.n	800aee4 <_printf_common+0xa4>
 800af16:	3601      	adds	r6, #1
 800af18:	e7d9      	b.n	800aece <_printf_common+0x8e>
	...

0800af1c <_printf_i>:
 800af1c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800af20:	7e0f      	ldrb	r7, [r1, #24]
 800af22:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800af24:	2f78      	cmp	r7, #120	@ 0x78
 800af26:	4691      	mov	r9, r2
 800af28:	4680      	mov	r8, r0
 800af2a:	460c      	mov	r4, r1
 800af2c:	469a      	mov	sl, r3
 800af2e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800af32:	d807      	bhi.n	800af44 <_printf_i+0x28>
 800af34:	2f62      	cmp	r7, #98	@ 0x62
 800af36:	d80a      	bhi.n	800af4e <_printf_i+0x32>
 800af38:	2f00      	cmp	r7, #0
 800af3a:	f000 80d1 	beq.w	800b0e0 <_printf_i+0x1c4>
 800af3e:	2f58      	cmp	r7, #88	@ 0x58
 800af40:	f000 80b8 	beq.w	800b0b4 <_printf_i+0x198>
 800af44:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800af48:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800af4c:	e03a      	b.n	800afc4 <_printf_i+0xa8>
 800af4e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800af52:	2b15      	cmp	r3, #21
 800af54:	d8f6      	bhi.n	800af44 <_printf_i+0x28>
 800af56:	a101      	add	r1, pc, #4	@ (adr r1, 800af5c <_printf_i+0x40>)
 800af58:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800af5c:	0800afb5 	.word	0x0800afb5
 800af60:	0800afc9 	.word	0x0800afc9
 800af64:	0800af45 	.word	0x0800af45
 800af68:	0800af45 	.word	0x0800af45
 800af6c:	0800af45 	.word	0x0800af45
 800af70:	0800af45 	.word	0x0800af45
 800af74:	0800afc9 	.word	0x0800afc9
 800af78:	0800af45 	.word	0x0800af45
 800af7c:	0800af45 	.word	0x0800af45
 800af80:	0800af45 	.word	0x0800af45
 800af84:	0800af45 	.word	0x0800af45
 800af88:	0800b0c7 	.word	0x0800b0c7
 800af8c:	0800aff3 	.word	0x0800aff3
 800af90:	0800b081 	.word	0x0800b081
 800af94:	0800af45 	.word	0x0800af45
 800af98:	0800af45 	.word	0x0800af45
 800af9c:	0800b0e9 	.word	0x0800b0e9
 800afa0:	0800af45 	.word	0x0800af45
 800afa4:	0800aff3 	.word	0x0800aff3
 800afa8:	0800af45 	.word	0x0800af45
 800afac:	0800af45 	.word	0x0800af45
 800afb0:	0800b089 	.word	0x0800b089
 800afb4:	6833      	ldr	r3, [r6, #0]
 800afb6:	1d1a      	adds	r2, r3, #4
 800afb8:	681b      	ldr	r3, [r3, #0]
 800afba:	6032      	str	r2, [r6, #0]
 800afbc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800afc0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800afc4:	2301      	movs	r3, #1
 800afc6:	e09c      	b.n	800b102 <_printf_i+0x1e6>
 800afc8:	6833      	ldr	r3, [r6, #0]
 800afca:	6820      	ldr	r0, [r4, #0]
 800afcc:	1d19      	adds	r1, r3, #4
 800afce:	6031      	str	r1, [r6, #0]
 800afd0:	0606      	lsls	r6, r0, #24
 800afd2:	d501      	bpl.n	800afd8 <_printf_i+0xbc>
 800afd4:	681d      	ldr	r5, [r3, #0]
 800afd6:	e003      	b.n	800afe0 <_printf_i+0xc4>
 800afd8:	0645      	lsls	r5, r0, #25
 800afda:	d5fb      	bpl.n	800afd4 <_printf_i+0xb8>
 800afdc:	f9b3 5000 	ldrsh.w	r5, [r3]
 800afe0:	2d00      	cmp	r5, #0
 800afe2:	da03      	bge.n	800afec <_printf_i+0xd0>
 800afe4:	232d      	movs	r3, #45	@ 0x2d
 800afe6:	426d      	negs	r5, r5
 800afe8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800afec:	4858      	ldr	r0, [pc, #352]	@ (800b150 <_printf_i+0x234>)
 800afee:	230a      	movs	r3, #10
 800aff0:	e011      	b.n	800b016 <_printf_i+0xfa>
 800aff2:	6821      	ldr	r1, [r4, #0]
 800aff4:	6833      	ldr	r3, [r6, #0]
 800aff6:	0608      	lsls	r0, r1, #24
 800aff8:	f853 5b04 	ldr.w	r5, [r3], #4
 800affc:	d402      	bmi.n	800b004 <_printf_i+0xe8>
 800affe:	0649      	lsls	r1, r1, #25
 800b000:	bf48      	it	mi
 800b002:	b2ad      	uxthmi	r5, r5
 800b004:	2f6f      	cmp	r7, #111	@ 0x6f
 800b006:	4852      	ldr	r0, [pc, #328]	@ (800b150 <_printf_i+0x234>)
 800b008:	6033      	str	r3, [r6, #0]
 800b00a:	bf14      	ite	ne
 800b00c:	230a      	movne	r3, #10
 800b00e:	2308      	moveq	r3, #8
 800b010:	2100      	movs	r1, #0
 800b012:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800b016:	6866      	ldr	r6, [r4, #4]
 800b018:	60a6      	str	r6, [r4, #8]
 800b01a:	2e00      	cmp	r6, #0
 800b01c:	db05      	blt.n	800b02a <_printf_i+0x10e>
 800b01e:	6821      	ldr	r1, [r4, #0]
 800b020:	432e      	orrs	r6, r5
 800b022:	f021 0104 	bic.w	r1, r1, #4
 800b026:	6021      	str	r1, [r4, #0]
 800b028:	d04b      	beq.n	800b0c2 <_printf_i+0x1a6>
 800b02a:	4616      	mov	r6, r2
 800b02c:	fbb5 f1f3 	udiv	r1, r5, r3
 800b030:	fb03 5711 	mls	r7, r3, r1, r5
 800b034:	5dc7      	ldrb	r7, [r0, r7]
 800b036:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b03a:	462f      	mov	r7, r5
 800b03c:	42bb      	cmp	r3, r7
 800b03e:	460d      	mov	r5, r1
 800b040:	d9f4      	bls.n	800b02c <_printf_i+0x110>
 800b042:	2b08      	cmp	r3, #8
 800b044:	d10b      	bne.n	800b05e <_printf_i+0x142>
 800b046:	6823      	ldr	r3, [r4, #0]
 800b048:	07df      	lsls	r7, r3, #31
 800b04a:	d508      	bpl.n	800b05e <_printf_i+0x142>
 800b04c:	6923      	ldr	r3, [r4, #16]
 800b04e:	6861      	ldr	r1, [r4, #4]
 800b050:	4299      	cmp	r1, r3
 800b052:	bfde      	ittt	le
 800b054:	2330      	movle	r3, #48	@ 0x30
 800b056:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b05a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800b05e:	1b92      	subs	r2, r2, r6
 800b060:	6122      	str	r2, [r4, #16]
 800b062:	f8cd a000 	str.w	sl, [sp]
 800b066:	464b      	mov	r3, r9
 800b068:	aa03      	add	r2, sp, #12
 800b06a:	4621      	mov	r1, r4
 800b06c:	4640      	mov	r0, r8
 800b06e:	f7ff fee7 	bl	800ae40 <_printf_common>
 800b072:	3001      	adds	r0, #1
 800b074:	d14a      	bne.n	800b10c <_printf_i+0x1f0>
 800b076:	f04f 30ff 	mov.w	r0, #4294967295
 800b07a:	b004      	add	sp, #16
 800b07c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b080:	6823      	ldr	r3, [r4, #0]
 800b082:	f043 0320 	orr.w	r3, r3, #32
 800b086:	6023      	str	r3, [r4, #0]
 800b088:	4832      	ldr	r0, [pc, #200]	@ (800b154 <_printf_i+0x238>)
 800b08a:	2778      	movs	r7, #120	@ 0x78
 800b08c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b090:	6823      	ldr	r3, [r4, #0]
 800b092:	6831      	ldr	r1, [r6, #0]
 800b094:	061f      	lsls	r7, r3, #24
 800b096:	f851 5b04 	ldr.w	r5, [r1], #4
 800b09a:	d402      	bmi.n	800b0a2 <_printf_i+0x186>
 800b09c:	065f      	lsls	r7, r3, #25
 800b09e:	bf48      	it	mi
 800b0a0:	b2ad      	uxthmi	r5, r5
 800b0a2:	6031      	str	r1, [r6, #0]
 800b0a4:	07d9      	lsls	r1, r3, #31
 800b0a6:	bf44      	itt	mi
 800b0a8:	f043 0320 	orrmi.w	r3, r3, #32
 800b0ac:	6023      	strmi	r3, [r4, #0]
 800b0ae:	b11d      	cbz	r5, 800b0b8 <_printf_i+0x19c>
 800b0b0:	2310      	movs	r3, #16
 800b0b2:	e7ad      	b.n	800b010 <_printf_i+0xf4>
 800b0b4:	4826      	ldr	r0, [pc, #152]	@ (800b150 <_printf_i+0x234>)
 800b0b6:	e7e9      	b.n	800b08c <_printf_i+0x170>
 800b0b8:	6823      	ldr	r3, [r4, #0]
 800b0ba:	f023 0320 	bic.w	r3, r3, #32
 800b0be:	6023      	str	r3, [r4, #0]
 800b0c0:	e7f6      	b.n	800b0b0 <_printf_i+0x194>
 800b0c2:	4616      	mov	r6, r2
 800b0c4:	e7bd      	b.n	800b042 <_printf_i+0x126>
 800b0c6:	6833      	ldr	r3, [r6, #0]
 800b0c8:	6825      	ldr	r5, [r4, #0]
 800b0ca:	6961      	ldr	r1, [r4, #20]
 800b0cc:	1d18      	adds	r0, r3, #4
 800b0ce:	6030      	str	r0, [r6, #0]
 800b0d0:	062e      	lsls	r6, r5, #24
 800b0d2:	681b      	ldr	r3, [r3, #0]
 800b0d4:	d501      	bpl.n	800b0da <_printf_i+0x1be>
 800b0d6:	6019      	str	r1, [r3, #0]
 800b0d8:	e002      	b.n	800b0e0 <_printf_i+0x1c4>
 800b0da:	0668      	lsls	r0, r5, #25
 800b0dc:	d5fb      	bpl.n	800b0d6 <_printf_i+0x1ba>
 800b0de:	8019      	strh	r1, [r3, #0]
 800b0e0:	2300      	movs	r3, #0
 800b0e2:	6123      	str	r3, [r4, #16]
 800b0e4:	4616      	mov	r6, r2
 800b0e6:	e7bc      	b.n	800b062 <_printf_i+0x146>
 800b0e8:	6833      	ldr	r3, [r6, #0]
 800b0ea:	1d1a      	adds	r2, r3, #4
 800b0ec:	6032      	str	r2, [r6, #0]
 800b0ee:	681e      	ldr	r6, [r3, #0]
 800b0f0:	6862      	ldr	r2, [r4, #4]
 800b0f2:	2100      	movs	r1, #0
 800b0f4:	4630      	mov	r0, r6
 800b0f6:	f7f5 f90b 	bl	8000310 <memchr>
 800b0fa:	b108      	cbz	r0, 800b100 <_printf_i+0x1e4>
 800b0fc:	1b80      	subs	r0, r0, r6
 800b0fe:	6060      	str	r0, [r4, #4]
 800b100:	6863      	ldr	r3, [r4, #4]
 800b102:	6123      	str	r3, [r4, #16]
 800b104:	2300      	movs	r3, #0
 800b106:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b10a:	e7aa      	b.n	800b062 <_printf_i+0x146>
 800b10c:	6923      	ldr	r3, [r4, #16]
 800b10e:	4632      	mov	r2, r6
 800b110:	4649      	mov	r1, r9
 800b112:	4640      	mov	r0, r8
 800b114:	47d0      	blx	sl
 800b116:	3001      	adds	r0, #1
 800b118:	d0ad      	beq.n	800b076 <_printf_i+0x15a>
 800b11a:	6823      	ldr	r3, [r4, #0]
 800b11c:	079b      	lsls	r3, r3, #30
 800b11e:	d413      	bmi.n	800b148 <_printf_i+0x22c>
 800b120:	68e0      	ldr	r0, [r4, #12]
 800b122:	9b03      	ldr	r3, [sp, #12]
 800b124:	4298      	cmp	r0, r3
 800b126:	bfb8      	it	lt
 800b128:	4618      	movlt	r0, r3
 800b12a:	e7a6      	b.n	800b07a <_printf_i+0x15e>
 800b12c:	2301      	movs	r3, #1
 800b12e:	4632      	mov	r2, r6
 800b130:	4649      	mov	r1, r9
 800b132:	4640      	mov	r0, r8
 800b134:	47d0      	blx	sl
 800b136:	3001      	adds	r0, #1
 800b138:	d09d      	beq.n	800b076 <_printf_i+0x15a>
 800b13a:	3501      	adds	r5, #1
 800b13c:	68e3      	ldr	r3, [r4, #12]
 800b13e:	9903      	ldr	r1, [sp, #12]
 800b140:	1a5b      	subs	r3, r3, r1
 800b142:	42ab      	cmp	r3, r5
 800b144:	dcf2      	bgt.n	800b12c <_printf_i+0x210>
 800b146:	e7eb      	b.n	800b120 <_printf_i+0x204>
 800b148:	2500      	movs	r5, #0
 800b14a:	f104 0619 	add.w	r6, r4, #25
 800b14e:	e7f5      	b.n	800b13c <_printf_i+0x220>
 800b150:	0800b469 	.word	0x0800b469
 800b154:	0800b47a 	.word	0x0800b47a

0800b158 <__sflush_r>:
 800b158:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b15c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b160:	0716      	lsls	r6, r2, #28
 800b162:	4605      	mov	r5, r0
 800b164:	460c      	mov	r4, r1
 800b166:	d454      	bmi.n	800b212 <__sflush_r+0xba>
 800b168:	684b      	ldr	r3, [r1, #4]
 800b16a:	2b00      	cmp	r3, #0
 800b16c:	dc02      	bgt.n	800b174 <__sflush_r+0x1c>
 800b16e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800b170:	2b00      	cmp	r3, #0
 800b172:	dd48      	ble.n	800b206 <__sflush_r+0xae>
 800b174:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b176:	2e00      	cmp	r6, #0
 800b178:	d045      	beq.n	800b206 <__sflush_r+0xae>
 800b17a:	2300      	movs	r3, #0
 800b17c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800b180:	682f      	ldr	r7, [r5, #0]
 800b182:	6a21      	ldr	r1, [r4, #32]
 800b184:	602b      	str	r3, [r5, #0]
 800b186:	d030      	beq.n	800b1ea <__sflush_r+0x92>
 800b188:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800b18a:	89a3      	ldrh	r3, [r4, #12]
 800b18c:	0759      	lsls	r1, r3, #29
 800b18e:	d505      	bpl.n	800b19c <__sflush_r+0x44>
 800b190:	6863      	ldr	r3, [r4, #4]
 800b192:	1ad2      	subs	r2, r2, r3
 800b194:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b196:	b10b      	cbz	r3, 800b19c <__sflush_r+0x44>
 800b198:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800b19a:	1ad2      	subs	r2, r2, r3
 800b19c:	2300      	movs	r3, #0
 800b19e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b1a0:	6a21      	ldr	r1, [r4, #32]
 800b1a2:	4628      	mov	r0, r5
 800b1a4:	47b0      	blx	r6
 800b1a6:	1c43      	adds	r3, r0, #1
 800b1a8:	89a3      	ldrh	r3, [r4, #12]
 800b1aa:	d106      	bne.n	800b1ba <__sflush_r+0x62>
 800b1ac:	6829      	ldr	r1, [r5, #0]
 800b1ae:	291d      	cmp	r1, #29
 800b1b0:	d82b      	bhi.n	800b20a <__sflush_r+0xb2>
 800b1b2:	4a2a      	ldr	r2, [pc, #168]	@ (800b25c <__sflush_r+0x104>)
 800b1b4:	40ca      	lsrs	r2, r1
 800b1b6:	07d6      	lsls	r6, r2, #31
 800b1b8:	d527      	bpl.n	800b20a <__sflush_r+0xb2>
 800b1ba:	2200      	movs	r2, #0
 800b1bc:	6062      	str	r2, [r4, #4]
 800b1be:	04d9      	lsls	r1, r3, #19
 800b1c0:	6922      	ldr	r2, [r4, #16]
 800b1c2:	6022      	str	r2, [r4, #0]
 800b1c4:	d504      	bpl.n	800b1d0 <__sflush_r+0x78>
 800b1c6:	1c42      	adds	r2, r0, #1
 800b1c8:	d101      	bne.n	800b1ce <__sflush_r+0x76>
 800b1ca:	682b      	ldr	r3, [r5, #0]
 800b1cc:	b903      	cbnz	r3, 800b1d0 <__sflush_r+0x78>
 800b1ce:	6560      	str	r0, [r4, #84]	@ 0x54
 800b1d0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b1d2:	602f      	str	r7, [r5, #0]
 800b1d4:	b1b9      	cbz	r1, 800b206 <__sflush_r+0xae>
 800b1d6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b1da:	4299      	cmp	r1, r3
 800b1dc:	d002      	beq.n	800b1e4 <__sflush_r+0x8c>
 800b1de:	4628      	mov	r0, r5
 800b1e0:	f7ff fbf4 	bl	800a9cc <_free_r>
 800b1e4:	2300      	movs	r3, #0
 800b1e6:	6363      	str	r3, [r4, #52]	@ 0x34
 800b1e8:	e00d      	b.n	800b206 <__sflush_r+0xae>
 800b1ea:	2301      	movs	r3, #1
 800b1ec:	4628      	mov	r0, r5
 800b1ee:	47b0      	blx	r6
 800b1f0:	4602      	mov	r2, r0
 800b1f2:	1c50      	adds	r0, r2, #1
 800b1f4:	d1c9      	bne.n	800b18a <__sflush_r+0x32>
 800b1f6:	682b      	ldr	r3, [r5, #0]
 800b1f8:	2b00      	cmp	r3, #0
 800b1fa:	d0c6      	beq.n	800b18a <__sflush_r+0x32>
 800b1fc:	2b1d      	cmp	r3, #29
 800b1fe:	d001      	beq.n	800b204 <__sflush_r+0xac>
 800b200:	2b16      	cmp	r3, #22
 800b202:	d11e      	bne.n	800b242 <__sflush_r+0xea>
 800b204:	602f      	str	r7, [r5, #0]
 800b206:	2000      	movs	r0, #0
 800b208:	e022      	b.n	800b250 <__sflush_r+0xf8>
 800b20a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b20e:	b21b      	sxth	r3, r3
 800b210:	e01b      	b.n	800b24a <__sflush_r+0xf2>
 800b212:	690f      	ldr	r7, [r1, #16]
 800b214:	2f00      	cmp	r7, #0
 800b216:	d0f6      	beq.n	800b206 <__sflush_r+0xae>
 800b218:	0793      	lsls	r3, r2, #30
 800b21a:	680e      	ldr	r6, [r1, #0]
 800b21c:	bf08      	it	eq
 800b21e:	694b      	ldreq	r3, [r1, #20]
 800b220:	600f      	str	r7, [r1, #0]
 800b222:	bf18      	it	ne
 800b224:	2300      	movne	r3, #0
 800b226:	eba6 0807 	sub.w	r8, r6, r7
 800b22a:	608b      	str	r3, [r1, #8]
 800b22c:	f1b8 0f00 	cmp.w	r8, #0
 800b230:	dde9      	ble.n	800b206 <__sflush_r+0xae>
 800b232:	6a21      	ldr	r1, [r4, #32]
 800b234:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800b236:	4643      	mov	r3, r8
 800b238:	463a      	mov	r2, r7
 800b23a:	4628      	mov	r0, r5
 800b23c:	47b0      	blx	r6
 800b23e:	2800      	cmp	r0, #0
 800b240:	dc08      	bgt.n	800b254 <__sflush_r+0xfc>
 800b242:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b246:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b24a:	81a3      	strh	r3, [r4, #12]
 800b24c:	f04f 30ff 	mov.w	r0, #4294967295
 800b250:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b254:	4407      	add	r7, r0
 800b256:	eba8 0800 	sub.w	r8, r8, r0
 800b25a:	e7e7      	b.n	800b22c <__sflush_r+0xd4>
 800b25c:	20400001 	.word	0x20400001

0800b260 <_fflush_r>:
 800b260:	b538      	push	{r3, r4, r5, lr}
 800b262:	690b      	ldr	r3, [r1, #16]
 800b264:	4605      	mov	r5, r0
 800b266:	460c      	mov	r4, r1
 800b268:	b913      	cbnz	r3, 800b270 <_fflush_r+0x10>
 800b26a:	2500      	movs	r5, #0
 800b26c:	4628      	mov	r0, r5
 800b26e:	bd38      	pop	{r3, r4, r5, pc}
 800b270:	b118      	cbz	r0, 800b27a <_fflush_r+0x1a>
 800b272:	6a03      	ldr	r3, [r0, #32]
 800b274:	b90b      	cbnz	r3, 800b27a <_fflush_r+0x1a>
 800b276:	f7ff f9af 	bl	800a5d8 <__sinit>
 800b27a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b27e:	2b00      	cmp	r3, #0
 800b280:	d0f3      	beq.n	800b26a <_fflush_r+0xa>
 800b282:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800b284:	07d0      	lsls	r0, r2, #31
 800b286:	d404      	bmi.n	800b292 <_fflush_r+0x32>
 800b288:	0599      	lsls	r1, r3, #22
 800b28a:	d402      	bmi.n	800b292 <_fflush_r+0x32>
 800b28c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b28e:	f7ff fb9a 	bl	800a9c6 <__retarget_lock_acquire_recursive>
 800b292:	4628      	mov	r0, r5
 800b294:	4621      	mov	r1, r4
 800b296:	f7ff ff5f 	bl	800b158 <__sflush_r>
 800b29a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b29c:	07da      	lsls	r2, r3, #31
 800b29e:	4605      	mov	r5, r0
 800b2a0:	d4e4      	bmi.n	800b26c <_fflush_r+0xc>
 800b2a2:	89a3      	ldrh	r3, [r4, #12]
 800b2a4:	059b      	lsls	r3, r3, #22
 800b2a6:	d4e1      	bmi.n	800b26c <_fflush_r+0xc>
 800b2a8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b2aa:	f7ff fb8d 	bl	800a9c8 <__retarget_lock_release_recursive>
 800b2ae:	e7dd      	b.n	800b26c <_fflush_r+0xc>

0800b2b0 <__swhatbuf_r>:
 800b2b0:	b570      	push	{r4, r5, r6, lr}
 800b2b2:	460c      	mov	r4, r1
 800b2b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b2b8:	2900      	cmp	r1, #0
 800b2ba:	b096      	sub	sp, #88	@ 0x58
 800b2bc:	4615      	mov	r5, r2
 800b2be:	461e      	mov	r6, r3
 800b2c0:	da0d      	bge.n	800b2de <__swhatbuf_r+0x2e>
 800b2c2:	89a3      	ldrh	r3, [r4, #12]
 800b2c4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800b2c8:	f04f 0100 	mov.w	r1, #0
 800b2cc:	bf14      	ite	ne
 800b2ce:	2340      	movne	r3, #64	@ 0x40
 800b2d0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800b2d4:	2000      	movs	r0, #0
 800b2d6:	6031      	str	r1, [r6, #0]
 800b2d8:	602b      	str	r3, [r5, #0]
 800b2da:	b016      	add	sp, #88	@ 0x58
 800b2dc:	bd70      	pop	{r4, r5, r6, pc}
 800b2de:	466a      	mov	r2, sp
 800b2e0:	f000 f848 	bl	800b374 <_fstat_r>
 800b2e4:	2800      	cmp	r0, #0
 800b2e6:	dbec      	blt.n	800b2c2 <__swhatbuf_r+0x12>
 800b2e8:	9901      	ldr	r1, [sp, #4]
 800b2ea:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800b2ee:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800b2f2:	4259      	negs	r1, r3
 800b2f4:	4159      	adcs	r1, r3
 800b2f6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b2fa:	e7eb      	b.n	800b2d4 <__swhatbuf_r+0x24>

0800b2fc <__smakebuf_r>:
 800b2fc:	898b      	ldrh	r3, [r1, #12]
 800b2fe:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b300:	079d      	lsls	r5, r3, #30
 800b302:	4606      	mov	r6, r0
 800b304:	460c      	mov	r4, r1
 800b306:	d507      	bpl.n	800b318 <__smakebuf_r+0x1c>
 800b308:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800b30c:	6023      	str	r3, [r4, #0]
 800b30e:	6123      	str	r3, [r4, #16]
 800b310:	2301      	movs	r3, #1
 800b312:	6163      	str	r3, [r4, #20]
 800b314:	b003      	add	sp, #12
 800b316:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b318:	ab01      	add	r3, sp, #4
 800b31a:	466a      	mov	r2, sp
 800b31c:	f7ff ffc8 	bl	800b2b0 <__swhatbuf_r>
 800b320:	9f00      	ldr	r7, [sp, #0]
 800b322:	4605      	mov	r5, r0
 800b324:	4639      	mov	r1, r7
 800b326:	4630      	mov	r0, r6
 800b328:	f7ff fbbc 	bl	800aaa4 <_malloc_r>
 800b32c:	b948      	cbnz	r0, 800b342 <__smakebuf_r+0x46>
 800b32e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b332:	059a      	lsls	r2, r3, #22
 800b334:	d4ee      	bmi.n	800b314 <__smakebuf_r+0x18>
 800b336:	f023 0303 	bic.w	r3, r3, #3
 800b33a:	f043 0302 	orr.w	r3, r3, #2
 800b33e:	81a3      	strh	r3, [r4, #12]
 800b340:	e7e2      	b.n	800b308 <__smakebuf_r+0xc>
 800b342:	89a3      	ldrh	r3, [r4, #12]
 800b344:	6020      	str	r0, [r4, #0]
 800b346:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b34a:	81a3      	strh	r3, [r4, #12]
 800b34c:	9b01      	ldr	r3, [sp, #4]
 800b34e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800b352:	b15b      	cbz	r3, 800b36c <__smakebuf_r+0x70>
 800b354:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b358:	4630      	mov	r0, r6
 800b35a:	f000 f81d 	bl	800b398 <_isatty_r>
 800b35e:	b128      	cbz	r0, 800b36c <__smakebuf_r+0x70>
 800b360:	89a3      	ldrh	r3, [r4, #12]
 800b362:	f023 0303 	bic.w	r3, r3, #3
 800b366:	f043 0301 	orr.w	r3, r3, #1
 800b36a:	81a3      	strh	r3, [r4, #12]
 800b36c:	89a3      	ldrh	r3, [r4, #12]
 800b36e:	431d      	orrs	r5, r3
 800b370:	81a5      	strh	r5, [r4, #12]
 800b372:	e7cf      	b.n	800b314 <__smakebuf_r+0x18>

0800b374 <_fstat_r>:
 800b374:	b538      	push	{r3, r4, r5, lr}
 800b376:	4d07      	ldr	r5, [pc, #28]	@ (800b394 <_fstat_r+0x20>)
 800b378:	2300      	movs	r3, #0
 800b37a:	4604      	mov	r4, r0
 800b37c:	4608      	mov	r0, r1
 800b37e:	4611      	mov	r1, r2
 800b380:	602b      	str	r3, [r5, #0]
 800b382:	f7f5 ff1e 	bl	80011c2 <_fstat>
 800b386:	1c43      	adds	r3, r0, #1
 800b388:	d102      	bne.n	800b390 <_fstat_r+0x1c>
 800b38a:	682b      	ldr	r3, [r5, #0]
 800b38c:	b103      	cbz	r3, 800b390 <_fstat_r+0x1c>
 800b38e:	6023      	str	r3, [r4, #0]
 800b390:	bd38      	pop	{r3, r4, r5, pc}
 800b392:	bf00      	nop
 800b394:	24000594 	.word	0x24000594

0800b398 <_isatty_r>:
 800b398:	b538      	push	{r3, r4, r5, lr}
 800b39a:	4d06      	ldr	r5, [pc, #24]	@ (800b3b4 <_isatty_r+0x1c>)
 800b39c:	2300      	movs	r3, #0
 800b39e:	4604      	mov	r4, r0
 800b3a0:	4608      	mov	r0, r1
 800b3a2:	602b      	str	r3, [r5, #0]
 800b3a4:	f7f5 ff1d 	bl	80011e2 <_isatty>
 800b3a8:	1c43      	adds	r3, r0, #1
 800b3aa:	d102      	bne.n	800b3b2 <_isatty_r+0x1a>
 800b3ac:	682b      	ldr	r3, [r5, #0]
 800b3ae:	b103      	cbz	r3, 800b3b2 <_isatty_r+0x1a>
 800b3b0:	6023      	str	r3, [r4, #0]
 800b3b2:	bd38      	pop	{r3, r4, r5, pc}
 800b3b4:	24000594 	.word	0x24000594

0800b3b8 <_sbrk_r>:
 800b3b8:	b538      	push	{r3, r4, r5, lr}
 800b3ba:	4d06      	ldr	r5, [pc, #24]	@ (800b3d4 <_sbrk_r+0x1c>)
 800b3bc:	2300      	movs	r3, #0
 800b3be:	4604      	mov	r4, r0
 800b3c0:	4608      	mov	r0, r1
 800b3c2:	602b      	str	r3, [r5, #0]
 800b3c4:	f7f5 ff26 	bl	8001214 <_sbrk>
 800b3c8:	1c43      	adds	r3, r0, #1
 800b3ca:	d102      	bne.n	800b3d2 <_sbrk_r+0x1a>
 800b3cc:	682b      	ldr	r3, [r5, #0]
 800b3ce:	b103      	cbz	r3, 800b3d2 <_sbrk_r+0x1a>
 800b3d0:	6023      	str	r3, [r4, #0]
 800b3d2:	bd38      	pop	{r3, r4, r5, pc}
 800b3d4:	24000594 	.word	0x24000594

0800b3d8 <_init>:
 800b3d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b3da:	bf00      	nop
 800b3dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b3de:	bc08      	pop	{r3}
 800b3e0:	469e      	mov	lr, r3
 800b3e2:	4770      	bx	lr

0800b3e4 <_fini>:
 800b3e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b3e6:	bf00      	nop
 800b3e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b3ea:	bc08      	pop	{r3}
 800b3ec:	469e      	mov	lr, r3
 800b3ee:	4770      	bx	lr
