module Part4(input logic CLOCK_50,input logic [1:0]SW, output logic [0:6]HEX0);
	
endmodule