m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dD:/Maven Silicon/Practicals/Verilog_Lab_Solutions/lab2. alu/sim
vmux4_1
Z0 !s110 1615174026
!i10b 1
!s100 9`zmRo]:K7gjiKgZ>Zc=93
I=2GcGBT[`zS@chm;[lh^a2
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dD:/Maven Silicon/Practicals/Verilog_Lab_Solutions/lab3. mux4_1/sim
w1615002188
8D:/Maven Silicon/Practicals/Verilog_Lab_Solutions/lab3. mux4_1/rtl/mux4_1.v
FD:/Maven Silicon/Practicals/Verilog_Lab_Solutions/lab3. mux4_1/rtl/mux4_1.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1615174026.000000
!s107 D:/Maven Silicon/Practicals/Verilog_Lab_Solutions/lab3. mux4_1/rtl/mux4_1.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Maven Silicon/Practicals/Verilog_Lab_Solutions/lab3. mux4_1/rtl/mux4_1.v|
!i113 1
Z5 o-work work
Z6 tCvgOpt 0
vmux4_1_tb
R0
!i10b 1
!s100 WMG4Re0bXKoBQ@[IH:VDS3
IN^DCBPEdU:;hbA8C>nELo2
R1
R2
w1615002197
8D:/Maven Silicon/Practicals/Verilog_Lab_Solutions/lab3. mux4_1/tb/mux4_1_tb.v
FD:/Maven Silicon/Practicals/Verilog_Lab_Solutions/lab3. mux4_1/tb/mux4_1_tb.v
L0 1
R3
r1
!s85 0
31
R4
!s107 D:/Maven Silicon/Practicals/Verilog_Lab_Solutions/lab3. mux4_1/tb/mux4_1_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Maven Silicon/Practicals/Verilog_Lab_Solutions/lab3. mux4_1/tb/mux4_1_tb.v|
!i113 1
R5
R6
