#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Sep 22 04:31:06 2023
# Process ID: 8920
# Current directory: /home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.runs/design_1_myproject_axi_0_0_synth_1
# Command line: vivado -log design_1_myproject_axi_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_myproject_axi_0_0.tcl
# Log file: /home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.runs/design_1_myproject_axi_0_0_synth_1/design_1_myproject_axi_0_0.vds
# Journal file: /home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.runs/design_1_myproject_axi_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_myproject_axi_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_prj'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top design_1_myproject_axi_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9020 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1836.477 ; gain = 202.719 ; free physical = 260 ; free virtual = 21676
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_myproject_axi_0_0' [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_myproject_axi_0_0/synth/design_1_myproject_axi_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi' [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/myproject_axi.v:12]
	Parameter ap_ST_fsm_state1 bound to: 57'b000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 57'b000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state11 bound to: 57'b000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state12 bound to: 57'b000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state13 bound to: 57'b000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state14 bound to: 57'b000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state15 bound to: 57'b000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state16 bound to: 57'b000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state17 bound to: 57'b000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state18 bound to: 57'b000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state19 bound to: 57'b000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state20 bound to: 57'b000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state21 bound to: 57'b000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state22 bound to: 57'b000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state23 bound to: 57'b000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state24 bound to: 57'b000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 57'b000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 57'b000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 57'b000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 57'b000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 57'b000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 57'b000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 57'b000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 57'b000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 57'b000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 57'b000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 57'b000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 57'b000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 57'b000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 57'b000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 57'b000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 57'b000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 57'b000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 57'b000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 57'b000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 57'b000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 57'b000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 57'b000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 57'b000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 57'b000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 57'b000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 57'b000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 57'b000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 57'b000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 57'b000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 57'b000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 57'b000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state56 bound to: 57'b000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state57 bound to: 57'b000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state58 bound to: 57'b000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state59 bound to: 57'b000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state60 bound to: 57'b000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state61 bound to: 57'b000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state62 bound to: 57'b000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state63 bound to: 57'b001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 57'b010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state74 bound to: 57'b100000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/myproject_axi.v:98]
INFO: [Synth 8-6157] synthesizing module 'myproject' [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/myproject.v:10]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 15'b000000000000001 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 15'b000000000000010 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 15'b000000000000100 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 15'b000000000001000 
	Parameter ap_ST_fsm_pp0_stage4 bound to: 15'b000000000010000 
	Parameter ap_ST_fsm_pp0_stage5 bound to: 15'b000000000100000 
	Parameter ap_ST_fsm_pp0_stage6 bound to: 15'b000000001000000 
	Parameter ap_ST_fsm_pp0_stage7 bound to: 15'b000000010000000 
	Parameter ap_ST_fsm_pp0_stage8 bound to: 15'b000000100000000 
	Parameter ap_ST_fsm_pp0_stage9 bound to: 15'b000001000000000 
	Parameter ap_ST_fsm_pp0_stage10 bound to: 15'b000010000000000 
	Parameter ap_ST_fsm_pp0_stage11 bound to: 15'b000100000000000 
	Parameter ap_ST_fsm_pp0_stage12 bound to: 15'b001000000000000 
	Parameter ap_ST_fsm_pp0_stage13 bound to: 15'b010000000000000 
	Parameter ap_ST_fsm_pp0_stage14 bound to: 15'b100000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/myproject.v:63]
INFO: [Synth 8-6157] synthesizing module 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1' [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 9'b000000001 
	Parameter ap_ST_fsm_state2 bound to: 9'b000000010 
	Parameter ap_ST_fsm_state3 bound to: 9'b000000100 
	Parameter ap_ST_fsm_state4 bound to: 9'b000001000 
	Parameter ap_ST_fsm_state5 bound to: 9'b000010000 
	Parameter ap_ST_fsm_state6 bound to: 9'b000100000 
	Parameter ap_ST_fsm_state7 bound to: 9'b001000000 
	Parameter ap_ST_fsm_state8 bound to: 9'b010000000 
	Parameter ap_ST_fsm_state9 bound to: 9'b100000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.v:212]
INFO: [Synth 8-6155] done synthesizing module 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1' (1#1) [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s' [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 9'b000000001 
	Parameter ap_ST_fsm_state2 bound to: 9'b000000010 
	Parameter ap_ST_fsm_state3 bound to: 9'b000000100 
	Parameter ap_ST_fsm_state4 bound to: 9'b000001000 
	Parameter ap_ST_fsm_state5 bound to: 9'b000010000 
	Parameter ap_ST_fsm_state6 bound to: 9'b000100000 
	Parameter ap_ST_fsm_state7 bound to: 9'b001000000 
	Parameter ap_ST_fsm_state8 bound to: 9'b010000000 
	Parameter ap_ST_fsm_state9 bound to: 9'b100000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:160]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mul_7s_16s_21_2_1' [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/myproject_axi_mul_7s_16s_21_2_1.v:25]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 7 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mul_7s_16s_21_2_1_MulnS_0' [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/myproject_axi_mul_7s_16s_21_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mul_7s_16s_21_2_1_MulnS_0' (2#1) [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/myproject_axi_mul_7s_16s_21_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mul_7s_16s_21_2_1' (3#1) [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/myproject_axi_mul_7s_16s_21_2_1.v:25]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mul_6s_16s_21_2_1' [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/myproject_axi_mul_6s_16s_21_2_1.v:25]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mul_6s_16s_21_2_1_MulnS_1' [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/myproject_axi_mul_6s_16s_21_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mul_6s_16s_21_2_1_MulnS_1' (4#1) [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/myproject_axi_mul_6s_16s_21_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mul_6s_16s_21_2_1' (5#1) [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/myproject_axi_mul_6s_16s_21_2_1.v:25]
INFO: [Synth 8-6155] done synthesizing module 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s' (6#1) [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0' [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.v:10]
	Parameter ap_ST_fsm_state1 bound to: 15'b000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 15'b000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 15'b000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 15'b000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 15'b000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 15'b000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 15'b000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 15'b000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 15'b000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 15'b000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 15'b000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 15'b000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 15'b001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 15'b010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 15'b100000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.v:152]
INFO: [Synth 8-6155] done synthesizing module 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0' (7#1) [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.v:10]
INFO: [Synth 8-6157] synthesizing module 'relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s' [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s.v:2572]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s.v:2574]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s.v:2576]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s.v:2578]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s.v:2580]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s.v:2582]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s.v:2584]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s.v:2586]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s.v:2588]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s.v:2590]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s.v:2592]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s.v:2594]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s.v:2596]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s.v:2598]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s.v:2600]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s.v:2602]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s.v:2604]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s.v:2606]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s.v:2608]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s.v:2610]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s.v:2612]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s.v:2614]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s.v:2616]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s.v:2618]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s.v:2620]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s.v:2622]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s.v:2624]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s.v:2626]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s.v:2628]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s.v:2630]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s.v:2632]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s.v:2634]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s.v:2636]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s.v:2638]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s.v:2640]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s.v:2642]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s.v:2644]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s.v:2646]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s.v:2648]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s.v:2650]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s.v:2652]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s.v:2654]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s.v:2656]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s.v:2658]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s.v:2660]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s.v:2662]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s.v:2664]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s.v:2666]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s.v:2668]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s.v:2670]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s.v:2672]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s.v:2674]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s.v:2676]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s.v:2678]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s.v:2680]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s.v:2682]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s.v:2684]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s.v:2686]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s.v:2688]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s.v:2690]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s.v:2692]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s.v:2694]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s.v:2696]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s.v:2698]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s.v:2700]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s.v:2702]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s.v:2704]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s.v:2706]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s.v:2708]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s.v:2710]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s.v:2712]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s.v:2714]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s.v:2716]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s.v:2718]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s.v:2720]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s.v:2722]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s.v:2724]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s.v:2726]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s.v:2728]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s.v:2730]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s.v:2732]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s.v:2734]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s.v:2736]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s.v:2738]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s.v:2740]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s.v:2742]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s.v:2744]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s.v:2746]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s.v:2748]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s.v:2750]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s.v:2752]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s.v:2754]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s.v:2756]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s.v:2758]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s.v:2760]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s.v:2762]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s.v:2764]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s.v:2766]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s.v:2768]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s.v:2770]
INFO: [Common 17-14] Message 'Synth 8-589' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s' (8#1) [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config7_s' [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config7_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config7_s' (9#1) [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config7_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config10_s' [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config10_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config10_s' (10#1) [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config10_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'dense_latency_ap_ufixed_ap_fixed_16_6_5_3_0_config11_0_0_0_0_0_0' [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/dense_latency_ap_ufixed_ap_fixed_16_6_5_3_0_config11_0_0_0_0_0_0.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_state2 bound to: 3'b010 
	Parameter ap_ST_fsm_state3 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/dense_latency_ap_ufixed_ap_fixed_16_6_5_3_0_config11_0_0_0_0_0_0.v:96]
INFO: [Synth 8-6155] done synthesizing module 'dense_latency_ap_ufixed_ap_fixed_16_6_5_3_0_config11_0_0_0_0_0_0' (11#1) [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/dense_latency_ap_ufixed_ap_fixed_16_6_5_3_0_config11_0_0_0_0_0_0.v:10]
INFO: [Synth 8-6157] synthesizing module 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s' [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s.v:10]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s.v:54]
INFO: [Synth 8-6157] synthesizing module 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s_exp_table1' [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s_exp_table1.v:95]
	Parameter DataWidth bound to: 18 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s_exp_table1_rom' [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s_exp_table1.v:6]
	Parameter DWIDTH bound to: 18 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s_exp_table1.v:30]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s_exp_table1.v:31]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s_exp_table1.v:32]
INFO: [Synth 8-3876] $readmem data file './softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s_exp_table1_rom.dat' is read successfully [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s_exp_table1.v:35]
INFO: [Synth 8-3876] $readmem data file './softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s_exp_table1_rom.dat' is read successfully [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s_exp_table1.v:36]
INFO: [Synth 8-3876] $readmem data file './softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s_exp_table1_rom.dat' is read successfully [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s_exp_table1.v:37]
INFO: [Synth 8-6155] done synthesizing module 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s_exp_table1_rom' (12#1) [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s_exp_table1.v:6]
INFO: [Synth 8-6155] done synthesizing module 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s_exp_table1' (13#1) [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s_exp_table1.v:95]
INFO: [Synth 8-6157] synthesizing module 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s_invert_table2' [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s_invert_table2.v:39]
	Parameter DataWidth bound to: 18 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s_invert_table2_rom' [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s_invert_table2.v:6]
	Parameter DWIDTH bound to: 18 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-3876] $readmem data file './softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s_invert_table2_rom.dat' is read successfully [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s_invert_table2.v:21]
INFO: [Synth 8-6155] done synthesizing module 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s_invert_table2_rom' (14#1) [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s_invert_table2.v:6]
INFO: [Synth 8-6155] done synthesizing module 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s_invert_table2' (15#1) [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s_invert_table2.v:39]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mul_mul_18s_18s_30_3_1' [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/myproject_axi_mul_mul_18s_18s_30_3_1.v:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 18 - type: integer 
	Parameter din1_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mul_mul_18s_18s_30_3_1_DSP48_0' [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/myproject_axi_mul_mul_18s_18s_30_3_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mul_mul_18s_18s_30_3_1_DSP48_0' (16#1) [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/myproject_axi_mul_mul_18s_18s_30_3_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mul_mul_18s_18s_30_3_1' (17#1) [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/myproject_axi_mul_mul_18s_18s_30_3_1.v:29]
INFO: [Synth 8-6155] done synthesizing module 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s' (18#1) [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'myproject' (19#1) [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/myproject.v:10]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_fpext_32ns_64_3_1' [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/myproject_axi_fpext_32ns_64_3_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_axi_ap_fpext_1_no_dsp_32' [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/ip/myproject_axi_ap_fpext_1_no_dsp_32.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_9' declared at '/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/f7b4/hdl/floating_point_v7_1_rfs.vhd:94207' bound to instance 'U0' of component 'floating_point_v7_1_9' [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/ip/myproject_axi_ap_fpext_1_no_dsp_32.vhd:205]
INFO: [Synth 8-256] done synthesizing module 'myproject_axi_ap_fpext_1_no_dsp_32' (30#1) [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/ip/myproject_axi_ap_fpext_1_no_dsp_32.vhd:70]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_fpext_32ns_64_3_1' (31#1) [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/myproject_axi_fpext_32ns_64_3_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_ashr_54ns_32ns_54_2_1' [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/myproject_axi_ashr_54ns_32ns_54_2_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 54 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 54 - type: integer 
	Parameter OP bound to: 2 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter K bound to: 16 - type: integer 
	Parameter LATENCY bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_ashr_54ns_32ns_54_2_1' (32#1) [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/myproject_axi_ashr_54ns_32ns_54_2_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mux_53_16_1_1' [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/myproject_axi_mux_53_16_1_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mux_53_16_1_1' (33#1) [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/myproject_axi_mux_53_16_1_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_lshr_32ns_32ns_32_2_1' [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/myproject_axi_lshr_32ns_32ns_32_2_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter OP bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter K bound to: 16 - type: integer 
	Parameter LATENCY bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_lshr_32ns_32ns_32_2_1' (34#1) [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/myproject_axi_lshr_32ns_32ns_32_2_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_shl_64ns_32ns_64_2_1' [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/myproject_axi_shl_64ns_32ns_64_2_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
	Parameter OP bound to: 0 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter K bound to: 16 - type: integer 
	Parameter LATENCY bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_shl_64ns_32ns_64_2_1' (35#1) [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/myproject_axi_shl_64ns_32ns_64_2_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'regslice_both' [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/regslice_core.v:8]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter W bound to: 33 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ibuf' [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/regslice_core.v:372]
	Parameter W bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ibuf' (36#1) [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/regslice_core.v:372]
INFO: [Synth 8-6157] synthesizing module 'obuf' [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/regslice_core.v:402]
	Parameter W bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'obuf' (37#1) [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/regslice_core.v:402]
INFO: [Synth 8-6155] done synthesizing module 'regslice_both' (38#1) [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/regslice_core.v:8]
INFO: [Synth 8-6157] synthesizing module 'regslice_both__parameterized0' [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/regslice_core.v:8]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ibuf__parameterized0' [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/regslice_core.v:372]
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ibuf__parameterized0' (38#1) [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/regslice_core.v:372]
INFO: [Synth 8-6157] synthesizing module 'obuf__parameterized0' [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/regslice_core.v:402]
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'obuf__parameterized0' (38#1) [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/regslice_core.v:402]
INFO: [Synth 8-6155] done synthesizing module 'regslice_both__parameterized0' (38#1) [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/regslice_core.v:8]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi' (39#1) [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/myproject_axi.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_myproject_axi_0_0' (40#1) [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_myproject_axi_0_0/synth/design_1_myproject_axi_0_0.v:58]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[63]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[62]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[61]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[60]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[59]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[58]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[57]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[56]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[55]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[54]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[53]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[52]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[51]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[50]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[49]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[48]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[47]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[46]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[45]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[44]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[43]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[42]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[41]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[40]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[39]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[38]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[37]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[36]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[35]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[34]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[33]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[32]
WARNING: [Synth 8-3331] design myproject_axi_ashr_54ns_32ns_54_2_1 has unconnected port din1[53]
WARNING: [Synth 8-3331] design myproject_axi_ashr_54ns_32ns_54_2_1 has unconnected port din1[52]
WARNING: [Synth 8-3331] design myproject_axi_ashr_54ns_32ns_54_2_1 has unconnected port din1[51]
WARNING: [Synth 8-3331] design myproject_axi_ashr_54ns_32ns_54_2_1 has unconnected port din1[50]
WARNING: [Synth 8-3331] design myproject_axi_ashr_54ns_32ns_54_2_1 has unconnected port din1[49]
WARNING: [Synth 8-3331] design myproject_axi_ashr_54ns_32ns_54_2_1 has unconnected port din1[48]
WARNING: [Synth 8-3331] design myproject_axi_ashr_54ns_32ns_54_2_1 has unconnected port din1[47]
WARNING: [Synth 8-3331] design myproject_axi_ashr_54ns_32ns_54_2_1 has unconnected port din1[46]
WARNING: [Synth 8-3331] design myproject_axi_ashr_54ns_32ns_54_2_1 has unconnected port din1[45]
WARNING: [Synth 8-3331] design myproject_axi_ashr_54ns_32ns_54_2_1 has unconnected port din1[44]
WARNING: [Synth 8-3331] design myproject_axi_ashr_54ns_32ns_54_2_1 has unconnected port din1[43]
WARNING: [Synth 8-3331] design myproject_axi_ashr_54ns_32ns_54_2_1 has unconnected port din1[42]
WARNING: [Synth 8-3331] design myproject_axi_ashr_54ns_32ns_54_2_1 has unconnected port din1[41]
WARNING: [Synth 8-3331] design myproject_axi_ashr_54ns_32ns_54_2_1 has unconnected port din1[40]
WARNING: [Synth 8-3331] design myproject_axi_ashr_54ns_32ns_54_2_1 has unconnected port din1[39]
WARNING: [Synth 8-3331] design myproject_axi_ashr_54ns_32ns_54_2_1 has unconnected port din1[38]
WARNING: [Synth 8-3331] design myproject_axi_ashr_54ns_32ns_54_2_1 has unconnected port din1[37]
WARNING: [Synth 8-3331] design myproject_axi_ashr_54ns_32ns_54_2_1 has unconnected port din1[36]
WARNING: [Synth 8-3331] design myproject_axi_ashr_54ns_32ns_54_2_1 has unconnected port din1[35]
WARNING: [Synth 8-3331] design myproject_axi_ashr_54ns_32ns_54_2_1 has unconnected port din1[34]
WARNING: [Synth 8-3331] design myproject_axi_ashr_54ns_32ns_54_2_1 has unconnected port din1[33]
WARNING: [Synth 8-3331] design myproject_axi_ashr_54ns_32ns_54_2_1 has unconnected port din1[32]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized17 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized17 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized17 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized17 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized17 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DIVIDE_BY_ZERO_IN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized9 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized9 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized9 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized9 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized9 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized5 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized5 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized5 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized5 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized5 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized1 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized1 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized1 has unconnected port SCLR
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 2032.102 ; gain = 398.344 ; free physical = 267 ; free virtual = 21247
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 2046.945 ; gain = 413.188 ; free physical = 206 ; free virtual = 21186
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 2046.945 ; gain = 413.188 ; free physical = 206 ; free virtual = 21186
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2052.883 ; gain = 0.000 ; free physical = 162 ; free virtual = 21036
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_myproject_axi_0_0/constraints/myproject_axi_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_myproject_axi_0_0/constraints/myproject_axi_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.runs/design_1_myproject_axi_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.runs/design_1_myproject_axi_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2204.727 ; gain = 0.000 ; free physical = 544 ; free virtual = 21188
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2204.727 ; gain = 0.000 ; free physical = 660 ; free virtual = 21305
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 2204.727 ; gain = 570.969 ; free physical = 872 ; free virtual = 21536
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 2204.727 ; gain = 570.969 ; free physical = 872 ; free virtual = 21536
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.runs/design_1_myproject_axi_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 2204.727 ; gain = 570.969 ; free physical = 871 ; free virtual = 21535
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'zext_ln1118_68_reg_14797_reg[10:6]' into 'zext_ln1118_34_reg_14715_reg[10:6]' [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.v:8780]
INFO: [Synth 8-4471] merging register 'zext_ln1118_81_reg_14812_reg[10:6]' into 'zext_ln1118_34_reg_14715_reg[10:6]' [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.v:6984]
INFO: [Synth 8-4471] merging register 'zext_ln1118_141_reg_14827_reg[10:6]' into 'zext_ln1118_34_reg_14715_reg[10:6]' [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.v:6628]
INFO: [Synth 8-4471] merging register 'zext_ln1118_162_reg_14891_reg[10:6]' into 'zext_ln1118_34_reg_14715_reg[10:6]' [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.v:8783]
INFO: [Synth 8-4471] merging register 'zext_ln1118_167_reg_14901_reg[10:6]' into 'zext_ln1118_34_reg_14715_reg[10:6]' [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.v:5028]
INFO: [Synth 8-4471] merging register 'zext_ln1118_195_reg_14932_reg[10:6]' into 'zext_ln1118_34_reg_14715_reg[10:6]' [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.v:6712]
INFO: [Synth 8-4471] merging register 'shl_ln708_29_reg_15136_reg[2:0]' into 'sub_ln1118_101_reg_15111_reg[2:0]' [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.v:8388]
INFO: [Synth 8-4471] merging register 'sub_ln1118_125_reg_15141_reg[2:0]' into 'sub_ln1118_101_reg_15111_reg[2:0]' [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.v:5378]
INFO: [Synth 8-4471] merging register 'sub_ln1118_152_reg_15188_reg[2:0]' into 'sub_ln1118_101_reg_15111_reg[2:0]' [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.v:5388]
INFO: [Synth 8-4471] merging register 'zext_ln1118_218_reg_15210_reg[6:6]' into 'shl_ln708_88_reg_15151_reg[0:0]' [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.v:4568]
INFO: [Synth 8-4471] merging register 'zext_ln708_300_reg_15237_reg[6:6]' into 'shl_ln708_88_reg_15151_reg[0:0]' [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.v:4334]
INFO: [Synth 8-4471] merging register 'zext_ln708_312_reg_15247_reg[8:8]' into 'shl_ln708_88_reg_15151_reg[0:0]' [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.v:4186]
INFO: [Synth 8-4471] merging register 'shl_ln_reg_15357_reg[2:0]' into 'sub_ln1118_101_reg_15111_reg[2:0]' [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.v:7826]
INFO: [Synth 8-4471] merging register 'zext_ln708_49_reg_15418_reg[10:10]' into 'shl_ln708_88_reg_15151_reg[0:0]' [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.v:4942]
INFO: [Synth 8-4471] merging register 'shl_ln1118_35_reg_15560_reg[1:0]' into 'shl_ln708_100_reg_15172_reg[1:0]' [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.v:7376]
INFO: [Synth 8-4471] merging register 'sub_ln1118_84_reg_15595_reg[2:0]' into 'sub_ln1118_101_reg_15111_reg[2:0]' [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.v:5364]
INFO: [Synth 8-4471] merging register 'zext_ln708_120_reg_15631_reg[10:10]' into 'shl_ln708_88_reg_15151_reg[0:0]' [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.v:4550]
INFO: [Synth 8-4471] merging register 'zext_ln708_136_reg_15687_reg[9:6]' into 'zext_ln708_259_reg_15257_reg[9:6]' [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.v:8813]
INFO: [Synth 8-4471] merging register 'shl_ln1118_47_reg_15707_reg[1:0]' into 'shl_ln708_100_reg_15172_reg[1:0]' [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.v:8284]
INFO: [Synth 8-4471] merging register 'shl_ln1118_59_reg_15782_reg[0:0]' into 'shl_ln708_88_reg_15151_reg[0:0]' [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.v:7526]
INFO: [Synth 8-4471] merging register 'add_ln703_46_reg_15980_reg[0:0]' into 'shl_ln708_88_reg_15151_reg[0:0]' [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.v:5924]
INFO: [Synth 8-4471] merging register 'add_ln703_106_reg_16045_reg[0:0]' into 'shl_ln708_88_reg_15151_reg[0:0]' [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.v:5986]
INFO: [Synth 8-4471] merging register 'add_ln703_150_reg_16095_reg[0:0]' into 'shl_ln708_88_reg_15151_reg[0:0]' [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.v:6028]
INFO: [Synth 8-4471] merging register 'add_ln703_204_reg_16180_reg[0:0]' into 'shl_ln708_88_reg_15151_reg[0:0]' [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.v:8098]
INFO: [Synth 8-4471] merging register 'add_ln703_208_reg_16190_reg[1:0]' into 'shl_ln708_100_reg_15172_reg[1:0]' [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.v:8104]
INFO: [Synth 8-4471] merging register 'add_ln703_425_reg_16490_reg[0:0]' into 'shl_ln708_88_reg_15151_reg[0:0]' [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.v:7968]
INFO: [Synth 8-4471] merging register 'add_ln703_431_reg_16500_reg[0:0]' into 'shl_ln708_88_reg_15151_reg[0:0]' [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.v:7978]
INFO: [Synth 8-4471] merging register 'add_ln703_471_reg_17085_reg[0:0]' into 'shl_ln708_88_reg_15151_reg[0:0]' [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.v:8002]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'sub_ln1118_278_reg_6874_reg[3:0]' into 'sext_ln1118_145_reg_6867_reg[3:0]' [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:3564]
INFO: [Synth 8-4471] merging register 'sext_ln1118_53_reg_6921_reg[3:0]' into 'sext_ln1118_145_reg_6867_reg[3:0]' [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:3394]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'zext_ln1118_47_reg_7812_reg[10:6]' into 'zext_ln1118_34_reg_7807_reg[10:6]' [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.v:2960]
INFO: [Synth 8-4471] merging register 'zext_ln1118_78_reg_7836_reg[10:6]' into 'zext_ln1118_34_reg_7807_reg[10:6]' [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.v:3914]
INFO: [Synth 8-4471] merging register 'zext_ln1118_97_reg_7893_reg[10:6]' into 'zext_ln1118_34_reg_7807_reg[10:6]' [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.v:3930]
INFO: [Synth 8-4471] merging register 'zext_ln1118_16_reg_7989_reg[10:6]' into 'zext_ln1118_34_reg_7807_reg[10:6]' [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.v:3010]
INFO: [Synth 8-4471] merging register 'zext_ln1118_26_reg_8005_reg[9:6]' into 'zext_ln1118_136_reg_7941_reg[9:6]' [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.v:2998]
INFO: [Synth 8-4471] merging register 'zext_ln1118_60_reg_8035_reg[9:6]' into 'zext_ln1118_136_reg_7941_reg[9:6]' [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.v:2968]
INFO: [Synth 8-4471] merging register 'zext_ln1118_86_reg_8113_reg[9:6]' into 'zext_ln1118_136_reg_7941_reg[9:6]' [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.v:3880]
INFO: [Synth 8-4471] merging register 'shl_ln708_67_reg_8139_reg[0:0]' into 'shl_ln708_9_reg_8118_reg[0:0]' [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.v:4704]
INFO: [Synth 8-4471] merging register 'shl_ln1118_37_reg_8426_reg[0:0]' into 'shl_ln708_9_reg_8118_reg[0:0]' [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.v:4218]
INFO: [Synth 8-4471] merging register 'zext_ln1118_128_reg_8476_reg[10:6]' into 'zext_ln1118_34_reg_7807_reg[10:6]' [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.v:4955]
INFO: [Synth 8-4471] merging register 'zext_ln708_186_reg_8511_reg[8:6]' into 'sub_ln1118_19_reg_8246_reg[2:0]' [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.v:2810]
INFO: [Synth 8-4471] merging register 'add_ln703_69_reg_8571_reg[0:0]' into 'shl_ln708_9_reg_8118_reg[0:0]' [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.v:4522]
INFO: [Synth 8-4471] merging register 'add_ln703_202_reg_8691_reg[0:0]' into 'shl_ln708_9_reg_8118_reg[0:0]' [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.v:3486]
INFO: [Synth 8-4471] merging register 'add_ln703_219_reg_8706_reg[0:0]' into 'shl_ln708_9_reg_8118_reg[0:0]' [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.v:4624]
INFO: [Synth 8-4471] merging register 'shl_ln2_reg_8728_reg[0:0]' into 'shl_ln708_9_reg_8118_reg[0:0]' [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.v:4456]
INFO: [Synth 8-4471] merging register 'zext_ln708_187_reg_8759_reg[9:6]' into 'zext_ln1118_136_reg_7941_reg[9:6]' [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.v:4964]
INFO: [Synth 8-4471] merging register 'sub_ln1118_65_reg_8764_reg[2:0]' into 'sub_ln1118_19_reg_8246_reg[2:0]' [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.v:3216]
INFO: [Synth 8-4471] merging register 'zext_ln1118_150_reg_8769_reg[9:6]' into 'zext_ln1118_136_reg_7941_reg[9:6]' [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.v:4966]
INFO: [Synth 8-4471] merging register 'add_ln703_reg_8779_reg[0:0]' into 'shl_ln708_9_reg_8118_reg[0:0]' [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.v:3380]
INFO: [Synth 8-4471] merging register 'add_ln703_188_reg_9009_reg[0:0]' into 'shl_ln708_9_reg_8118_reg[0:0]' [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.v:4602]
INFO: [Synth 8-4471] merging register 'zext_ln708_185_reg_9074_reg[10:6]' into 'zext_ln1118_34_reg_7807_reg[10:6]' [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.v:4969]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'add_ln703_24_reg_1894_reg[3:0]' into 'add_ln703_4_reg_1879_reg[3:0]' [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/dense_latency_ap_ufixed_ap_fixed_16_6_5_3_0_config11_0_0_0_0_0_0.v:698]
INFO: [Synth 8-4471] merging register 'add_ln703_25_reg_1899_reg[3:0]' into 'add_ln703_4_reg_1879_reg[3:0]' [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/dense_latency_ap_ufixed_ap_fixed_16_6_5_3_0_config11_0_0_0_0_0_0.v:700]
INFO: [Synth 8-4471] merging register 'add_ln703_32_reg_1904_reg[3:0]' into 'add_ln703_4_reg_1879_reg[3:0]' [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/dense_latency_ap_ufixed_ap_fixed_16_6_5_3_0_config11_0_0_0_0_0_0.v:712]
INFO: [Synth 8-4471] merging register 'add_ln703_34_reg_1909_reg[3:0]' into 'add_ln703_4_reg_1879_reg[3:0]' [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/dense_latency_ap_ufixed_ap_fixed_16_6_5_3_0_config11_0_0_0_0_0_0.v:716]
INFO: [Synth 8-4471] merging register 'add_ln703_6_reg_1919_reg[3:0]' into 'add_ln703_4_reg_1879_reg[3:0]' [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/dense_latency_ap_ufixed_ap_fixed_16_6_5_3_0_config11_0_0_0_0_0_0.v:734]
INFO: [Synth 8-4471] merging register 'add_ln703_17_reg_1944_reg[3:0]' into 'add_ln703_4_reg_1879_reg[3:0]' [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/dense_latency_ap_ufixed_ap_fixed_16_6_5_3_0_config11_0_0_0_0_0_0.v:690]
INFO: [Synth 8-4471] merging register 'add_ln703_18_reg_1949_reg[3:0]' into 'add_ln703_4_reg_1879_reg[3:0]' [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/dense_latency_ap_ufixed_ap_fixed_16_6_5_3_0_config11_0_0_0_0_0_0.v:692]
INFO: [Synth 8-4471] merging register 'add_ln703_26_reg_1959_reg[3:0]' into 'add_ln703_4_reg_1879_reg[3:0]' [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/dense_latency_ap_ufixed_ap_fixed_16_6_5_3_0_config11_0_0_0_0_0_0.v:702]
INFO: [Synth 8-4471] merging register 'add_ln703_36_reg_1974_reg[3:0]' into 'add_ln703_4_reg_1879_reg[3:0]' [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/dense_latency_ap_ufixed_ap_fixed_16_6_5_3_0_config11_0_0_0_0_0_0.v:720]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-7031] Trying to map ROM "ram0" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram0" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram1" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram1" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram2" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'or_ln_reg_1322_pp1_iter5_reg_reg[31:1]' into 'or_ln_reg_1322_reg[31:1]' [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/myproject_axi.v:1842]
WARNING: [Synth 8-3936] Found unconnected internal register 'trunc_ln944_reg_1286_pp1_iter3_reg_reg' and it is trimmed from '16' to '4' bits. [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/myproject_axi.v:947]
WARNING: [Synth 8-3936] Found unconnected internal register 'trunc_ln944_reg_1286_reg' and it is trimmed from '16' to '4' bits. [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/myproject_axi.v:1108]
WARNING: [Synth 8-3936] Found unconnected internal register 'm_5_reg_1357_pp1_iter7_reg_reg' and it is trimmed from '63' to '23' bits. [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/myproject_axi.v:931]
WARNING: [Synth 8-3936] Found unconnected internal register 'm_5_reg_1357_reg' and it is trimmed from '63' to '23' bits. [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/myproject_axi.v:1077]
WARNING: [Synth 8-3936] Found unconnected internal register 'ashr_ln586_reg_1155_reg' and it is trimmed from '54' to '16' bits. [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/myproject_axi.v:990]
INFO: [Synth 8-4471] merging register 'trunc_ln943_reg_1274_reg[5:0]' into 'l_reg_1269_reg[5:0]' [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/myproject_axi.v:1038]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:34 . Memory (MB): peak = 2204.727 ; gain = 570.969 ; free physical = 1458 ; free virtual = 22152
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/myproject_axi_fpext_32ns_64_3_1_U242/myproject_axi_ap_fpext_1_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'inst/myproject_axi_fpext_32ns_64_3_1_U242/myproject_axi_ap_fpext_1_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'inst/myproject_axi_fpext_32ns_64_3_1_U242/myproject_axi_ap_fpext_1_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'inst/myproject_axi_fpext_32ns_64_3_1_U242/myproject_axi_ap_fpext_1_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/myproject_axi_fpext_32ns_64_3_1_U242/myproject_axi_ap_fpext_1_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'inst/myproject_axi_fpext_32ns_64_3_1_U242/myproject_axi_ap_fpext_1_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'

Report RTL Partitions: 
+------+---------------------------------------------------------------------------------------+------------+----------+
|      |RTL Partition                                                                          |Replication |Instances |
+------+---------------------------------------------------------------------------------------+------------+----------+
|1     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1__GB0 |           1|     20132|
|2     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1__GB1 |           1|      5363|
|3     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1__GB2 |           1|      6352|
|4     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s__GB0 |           1|     18819|
|5     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s__GB1 |           1|     11944|
|6     |myproject__GCB0                                                                        |           1|     21699|
|7     |myproject__GCB1                                                                        |           1|      7199|
|8     |myproject__GCB2                                                                        |           1|      9490|
|9     |myproject_axi__GC0                                                                     |           1|     13413|
+------+---------------------------------------------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s_fu_294/myproject_axi_mul_mul_18s_18s_30_3_1_U229/myproject_axi_mul_mul_18s_18s_30_3_1_DSP48_0_U/b_reg_reg[17:0]' into 'grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s_fu_294/myproject_axi_mul_mul_18s_18s_30_3_1_U228/myproject_axi_mul_mul_18s_18s_30_3_1_DSP48_0_U/b_reg_reg[17:0]' [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/myproject_axi_mul_mul_18s_18s_30_3_1.v:20]
INFO: [Synth 8-4471] merging register 'grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s_fu_294/myproject_axi_mul_mul_18s_18s_30_3_1_U230/myproject_axi_mul_mul_18s_18s_30_3_1_DSP48_0_U/b_reg_reg[17:0]' into 'grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s_fu_294/myproject_axi_mul_mul_18s_18s_30_3_1_U228/myproject_axi_mul_mul_18s_18s_30_3_1_DSP48_0_U/b_reg_reg[17:0]' [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/myproject_axi_mul_mul_18s_18s_30_3_1.v:20]
INFO: [Synth 8-4471] merging register 'grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s_fu_294/myproject_axi_mul_mul_18s_18s_30_3_1_U231/myproject_axi_mul_mul_18s_18s_30_3_1_DSP48_0_U/b_reg_reg[17:0]' into 'grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s_fu_294/myproject_axi_mul_mul_18s_18s_30_3_1_U228/myproject_axi_mul_mul_18s_18s_30_3_1_DSP48_0_U/b_reg_reg[17:0]' [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/myproject_axi_mul_mul_18s_18s_30_3_1.v:20]
INFO: [Synth 8-4471] merging register 'grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s_fu_294/myproject_axi_mul_mul_18s_18s_30_3_1_U232/myproject_axi_mul_mul_18s_18s_30_3_1_DSP48_0_U/b_reg_reg[17:0]' into 'grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s_fu_294/myproject_axi_mul_mul_18s_18s_30_3_1_U228/myproject_axi_mul_mul_18s_18s_30_3_1_DSP48_0_U/b_reg_reg[17:0]' [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/myproject_axi_mul_mul_18s_18s_30_3_1.v:20]
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44i_2_2/trunc_ln708_194_reg_15940_reg[0]' (FDE) to 'inst/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44i_2_2/trunc_ln708_194_reg_15940_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44i_2_2/trunc_ln708_194_reg_15940_reg[1]' (FDE) to 'inst/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44i_2_2/trunc_ln708_194_reg_15940_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44i_2_2/trunc_ln708_194_reg_15940_reg[2]' (FDE) to 'inst/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44i_2_2/lshr_ln708_88_reg_15803_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44i_2_2/add_ln703_410_reg_16465_reg[8]' (FDE) to 'inst/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44i_2_2/add_ln703_410_reg_16465_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44i_2_2/lshr_ln708_88_reg_15803_reg[0]' (FDE) to 'inst/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44i_2_2/lshr_ln708_35_reg_15510_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44i_2_2/\lshr_ln708_35_reg_15510_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44i_2_2/zext_ln708_49_reg_15418_reg[7]' (FDE) to 'inst/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44i_2_2/zext_ln708_49_reg_15418_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44i_2_2/zext_ln708_49_reg_15418_reg[8]' (FDE) to 'inst/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44i_2_2/zext_ln708_49_reg_15418_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44i_2_2/tmp_553_reg_15126_reg[0]' (FDE) to 'inst/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44i_2_2/tmp_553_reg_15126_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44i_2_2/\tmp_553_reg_15126_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44i_2_3/shl_ln708_29_reg_15136_reg[3]' (FDE) to 'inst/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44i_2_3/data_40_V_read_2_reg_15034_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44i_2_3/shl_ln708_29_reg_15136_reg[4]' (FDE) to 'inst/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44i_2_3/data_40_V_read_2_reg_15034_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44i_2_3/shl_ln708_29_reg_15136_reg[5]' (FDE) to 'inst/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44i_2_3/data_40_V_read_2_reg_15034_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44i_2_3/shl_ln708_29_reg_15136_reg[6]' (FDE) to 'inst/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44i_2_3/data_40_V_read_2_reg_15034_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44i_2_3/shl_ln708_29_reg_15136_reg[7]' (FDE) to 'inst/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44i_2_3/data_40_V_read_2_reg_15034_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44i_2_3/shl_ln708_29_reg_15136_reg[8]' (FDE) to 'inst/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44i_2_3/data_40_V_read_2_reg_15034_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44i_2_3/\zext_ln708_130_reg_15677_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44i_2_3/sext_ln708_18_reg_15692_reg[0]' (FDE) to 'inst/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44i_2_3/add_ln703_362_reg_16415_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44i_2_3/sext_ln708_18_reg_15692_reg[7]' (FDE) to 'inst/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44i_2_3/sext_ln708_18_reg_15692_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44i_2_3/sext_ln708_18_reg_15692_reg[8]' (FDE) to 'inst/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44i_2_3/sext_ln708_18_reg_15692_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44i_2_3/\zext_ln708_130_reg_15677_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44i_2_3/\zext_ln708_130_reg_15677_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44i_2_3/\zext_ln708_130_reg_15677_reg[3] )
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44i_2_3/zext_ln708_130_reg_15677_reg[4]' (FDE) to 'inst/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44i_2_3/data_28_V_read_2_reg_15317_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44i_2_3/zext_ln708_130_reg_15677_reg[5]' (FDE) to 'inst/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44i_2_3/data_28_V_read_2_reg_15317_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44i_2_3/zext_ln708_130_reg_15677_reg[6]' (FDE) to 'inst/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44i_2_3/data_28_V_read_2_reg_15317_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44i_2_3/zext_ln708_130_reg_15677_reg[7]' (FDE) to 'inst/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44i_2_3/data_28_V_read_2_reg_15317_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44i_2_3/zext_ln708_130_reg_15677_reg[8]' (FDE) to 'inst/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44i_2_3/data_28_V_read_2_reg_15317_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44i_2_3/zext_ln708_130_reg_15677_reg[9]' (FDE) to 'inst/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44i_2_3/data_28_V_read_2_reg_15317_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44i_2_3/\zext_ln708_130_reg_15677_reg[10] )
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44i_2_3/sub_ln1118_101_reg_15111_reg[3]' (FDE) to 'inst/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44i_2_3/data_29_V_read_4_reg_15059_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44i_2_3/add_ln703_137_reg_17155_reg[10]' (FDE) to 'inst/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44i_2_3/add_ln703_137_reg_17155_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44i_2_3/add_ln703_137_reg_17155_reg[11]' (FDE) to 'inst/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44i_2_3/add_ln703_137_reg_17155_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44i_2_3/add_ln703_137_reg_17155_reg[12]' (FDE) to 'inst/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44i_2_3/add_ln703_137_reg_17155_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44i_2_3/add_ln703_137_reg_17155_reg[13]' (FDE) to 'inst/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44i_2_3/add_ln703_137_reg_17155_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44i_2_3/add_ln703_137_reg_17155_reg[14]' (FDE) to 'inst/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44i_2_3/add_ln703_137_reg_17155_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44i_2_3/add_ln703_236_reg_16235_reg[8]' (FDE) to 'inst/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44i_2_3/add_ln703_236_reg_16235_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44i_2_3/add_ln703_265_reg_16270_reg[8]' (FDE) to 'inst/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44i_2_3/tmp_523_reg_15616_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44i_2_3/tmp_473_reg_15413_reg[0]' (FDE) to 'inst/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44i_2_3/tmp_523_reg_15616_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44i_2_3/tmp_560_reg_15772_reg[0]' (FDE) to 'inst/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44i_2_3/data_41_V_read_2_reg_15302_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44i_2_3/tmp_560_reg_15772_reg[1]' (FDE) to 'inst/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44i_2_3/data_41_V_read_2_reg_15302_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44i_2_3/tmp_567_reg_15793_reg[0]' (FDE) to 'inst/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44i_2_3/tmp_523_reg_15616_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44i_2_3/lshr_ln708_78_reg_15777_reg[0]' (FDE) to 'inst/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44i_2_3/data_41_V_read_2_reg_15302_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44i_2_3/lshr_ln708_78_reg_15777_reg[1]' (FDE) to 'inst/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44i_2_3/data_41_V_read_2_reg_15302_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44i_2_3/lshr_ln708_78_reg_15777_reg[2]' (FDE) to 'inst/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44i_2_3/data_41_V_read_2_reg_15302_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44i_2_3/lshr_ln708_78_reg_15777_reg[3]' (FDE) to 'inst/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44i_2_3/data_41_V_read_2_reg_15302_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44i_2_3/lshr_ln708_78_reg_15777_reg[4]' (FDE) to 'inst/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44i_2_3/data_41_V_read_2_reg_15302_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44i_2_3/\sub_ln1118_101_reg_15111_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44i_2_3/\sub_ln1118_101_reg_15111_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44i_2_3/\sub_ln1118_101_reg_15111_reg[2] )
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44i_2_3/add_ln703_396_reg_16990_reg[7]' (FDE) to 'inst/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44i_2_3/add_ln703_396_reg_16990_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44i_2_3/add_ln703_396_reg_16990_reg[8]' (FDE) to 'inst/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44i_2_3/add_ln703_396_reg_16990_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44i_2_3/add_ln703_396_reg_16990_reg[9]' (FDE) to 'inst/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44i_2_3/add_ln703_396_reg_16990_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44i_2_3/add_ln703_396_reg_16990_reg[10]' (FDE) to 'inst/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44i_2_3/add_ln703_396_reg_16990_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44i_2_3/add_ln703_396_reg_16990_reg[11]' (FDE) to 'inst/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44i_2_3/add_ln703_396_reg_16990_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44i_2_3/add_ln703_396_reg_16990_reg[12]' (FDE) to 'inst/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44i_2_3/add_ln703_396_reg_16990_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44i_2_3/add_ln703_396_reg_16990_reg[13]' (FDE) to 'inst/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44i_2_3/add_ln703_396_reg_16990_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44i_2_3/add_ln703_396_reg_16990_reg[14]' (FDE) to 'inst/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44i_2_3/add_ln703_396_reg_16990_reg[15]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44i_2_3/\add_ln703_396_reg_16990_reg[15] )
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44i_2_3/tmp_523_reg_15616_reg[0]' (FDE) to 'inst/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44i_2_3/tmp_523_reg_15616_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44i_2_3/\tmp_523_reg_15616_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44i_2_3/acc_8_V_reg_17345_reg[13]' (FDE) to 'inst/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44i_2_3/acc_8_V_reg_17345_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44i_2_3/acc_8_V_reg_17345_reg[14]' (FDE) to 'inst/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44i_2_3/acc_8_V_reg_17345_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/grp_myproject_fu_234i_2_7/grp_dense_latency_ap_ufixed_ap_fixed_16_6_5_3_0_config11_0_0_0_0_0_0_fu_265/trunc_ln708_110_reg_1839_reg[0]' (FDE) to 'inst/grp_myproject_fu_234i_2_7/grp_dense_latency_ap_ufixed_ap_fixed_16_6_5_3_0_config11_0_0_0_0_0_0_fu_265/trunc_ln708_110_reg_1839_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_myproject_fu_234i_2_7/grp_dense_latency_ap_ufixed_ap_fixed_16_6_5_3_0_config11_0_0_0_0_0_0_fu_265/trunc_ln708_110_reg_1839_reg[1]' (FDE) to 'inst/grp_myproject_fu_234i_2_7/grp_dense_latency_ap_ufixed_ap_fixed_16_6_5_3_0_config11_0_0_0_0_0_0_fu_265/trunc_ln708_110_reg_1839_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_myproject_fu_234i_2_7/grp_dense_latency_ap_ufixed_ap_fixed_16_6_5_3_0_config11_0_0_0_0_0_0_fu_265/trunc_ln708_110_reg_1839_reg[2]' (FDE) to 'inst/grp_myproject_fu_234i_2_7/grp_dense_latency_ap_ufixed_ap_fixed_16_6_5_3_0_config11_0_0_0_0_0_0_fu_265/trunc_ln708_110_reg_1839_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_myproject_fu_234i_2_7/grp_dense_latency_ap_ufixed_ap_fixed_16_6_5_3_0_config11_0_0_0_0_0_0_fu_265/trunc_ln708_110_reg_1839_reg[3]' (FDE) to 'inst/grp_myproject_fu_234i_2_7/grp_dense_latency_ap_ufixed_ap_fixed_16_6_5_3_0_config11_0_0_0_0_0_0_fu_265/trunc_ln708_122_reg_1874_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_myproject_fu_234i_2_7/grp_dense_latency_ap_ufixed_ap_fixed_16_6_5_3_0_config11_0_0_0_0_0_0_fu_265/trunc_ln708_122_reg_1874_reg[0]' (FDE) to 'inst/grp_myproject_fu_234i_2_7/grp_dense_latency_ap_ufixed_ap_fixed_16_6_5_3_0_config11_0_0_0_0_0_0_fu_265/trunc_ln708_122_reg_1874_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_myproject_fu_234i_2_7/grp_dense_latency_ap_ufixed_ap_fixed_16_6_5_3_0_config11_0_0_0_0_0_0_fu_265/trunc_ln708_122_reg_1874_reg[1]' (FDE) to 'inst/grp_myproject_fu_234i_2_7/grp_dense_latency_ap_ufixed_ap_fixed_16_6_5_3_0_config11_0_0_0_0_0_0_fu_265/trunc_ln708_111_reg_1849_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_myproject_fu_234i_2_7/grp_dense_latency_ap_ufixed_ap_fixed_16_6_5_3_0_config11_0_0_0_0_0_0_fu_265/trunc_ln708_111_reg_1849_reg[0]' (FDE) to 'inst/grp_myproject_fu_234i_2_7/grp_dense_latency_ap_ufixed_ap_fixed_16_6_5_3_0_config11_0_0_0_0_0_0_fu_265/trunc_ln708_111_reg_1849_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_myproject_fu_234i_2_7/grp_dense_latency_ap_ufixed_ap_fixed_16_6_5_3_0_config11_0_0_0_0_0_0_fu_265/trunc_ln708_111_reg_1849_reg[1]' (FDE) to 'inst/grp_myproject_fu_234i_2_7/grp_dense_latency_ap_ufixed_ap_fixed_16_6_5_3_0_config11_0_0_0_0_0_0_fu_265/trunc_ln708_111_reg_1849_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_myproject_fu_234i_2_7/grp_dense_latency_ap_ufixed_ap_fixed_16_6_5_3_0_config11_0_0_0_0_0_0_fu_265/trunc_ln708_111_reg_1849_reg[2]' (FDE) to 'inst/grp_myproject_fu_234i_2_7/grp_dense_latency_ap_ufixed_ap_fixed_16_6_5_3_0_config11_0_0_0_0_0_0_fu_265/trunc_ln708_111_reg_1849_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_myproject_fu_234i_2_7/grp_dense_latency_ap_ufixed_ap_fixed_16_6_5_3_0_config11_0_0_0_0_0_0_fu_265/trunc_ln708_111_reg_1849_reg[3]' (FDE) to 'inst/grp_myproject_fu_234i_2_7/grp_dense_latency_ap_ufixed_ap_fixed_16_6_5_3_0_config11_0_0_0_0_0_0_fu_265/trunc_ln708_105_reg_1824_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_myproject_fu_234i_2_7/grp_dense_latency_ap_ufixed_ap_fixed_16_6_5_3_0_config11_0_0_0_0_0_0_fu_265/trunc_ln708_105_reg_1824_reg[0]' (FDE) to 'inst/grp_myproject_fu_234i_2_7/grp_dense_latency_ap_ufixed_ap_fixed_16_6_5_3_0_config11_0_0_0_0_0_0_fu_265/trunc_ln708_105_reg_1824_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_myproject_fu_234i_2_7/grp_dense_latency_ap_ufixed_ap_fixed_16_6_5_3_0_config11_0_0_0_0_0_0_fu_265/trunc_ln708_105_reg_1824_reg[1]' (FDE) to 'inst/grp_myproject_fu_234i_2_7/grp_dense_latency_ap_ufixed_ap_fixed_16_6_5_3_0_config11_0_0_0_0_0_0_fu_265/trunc_ln708_105_reg_1824_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_myproject_fu_234i_2_7/grp_dense_latency_ap_ufixed_ap_fixed_16_6_5_3_0_config11_0_0_0_0_0_0_fu_265/trunc_ln708_105_reg_1824_reg[2]' (FDE) to 'inst/grp_myproject_fu_234i_2_7/grp_dense_latency_ap_ufixed_ap_fixed_16_6_5_3_0_config11_0_0_0_0_0_0_fu_265/trunc_ln708_105_reg_1824_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_myproject_fu_234i_2_7/grp_dense_latency_ap_ufixed_ap_fixed_16_6_5_3_0_config11_0_0_0_0_0_0_fu_265/trunc_ln708_105_reg_1824_reg[3]' (FDE) to 'inst/grp_myproject_fu_234i_2_7/grp_dense_latency_ap_ufixed_ap_fixed_16_6_5_3_0_config11_0_0_0_0_0_0_fu_265/trunc_ln708_107_reg_1829_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_myproject_fu_234i_2_7/grp_dense_latency_ap_ufixed_ap_fixed_16_6_5_3_0_config11_0_0_0_0_0_0_fu_265/trunc_ln708_107_reg_1829_reg[0]' (FDE) to 'inst/grp_myproject_fu_234i_2_7/grp_dense_latency_ap_ufixed_ap_fixed_16_6_5_3_0_config11_0_0_0_0_0_0_fu_265/trunc_ln708_107_reg_1829_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_myproject_fu_234i_2_7/grp_dense_latency_ap_ufixed_ap_fixed_16_6_5_3_0_config11_0_0_0_0_0_0_fu_265/trunc_ln708_107_reg_1829_reg[1]' (FDE) to 'inst/grp_myproject_fu_234i_2_7/grp_dense_latency_ap_ufixed_ap_fixed_16_6_5_3_0_config11_0_0_0_0_0_0_fu_265/trunc_ln708_107_reg_1829_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_myproject_fu_234i_2_7/grp_dense_latency_ap_ufixed_ap_fixed_16_6_5_3_0_config11_0_0_0_0_0_0_fu_265/trunc_ln708_107_reg_1829_reg[2]' (FDE) to 'inst/grp_myproject_fu_234i_2_7/grp_dense_latency_ap_ufixed_ap_fixed_16_6_5_3_0_config11_0_0_0_0_0_0_fu_265/trunc_ln708_107_reg_1829_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_myproject_fu_234i_2_7/\grp_dense_latency_ap_ufixed_ap_fixed_16_6_5_3_0_config11_0_0_0_0_0_0_fu_265/trunc_ln708_107_reg_1829_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_myproject_fu_234i_2_7/\grp_dense_latency_ap_ufixed_ap_fixed_16_6_5_3_0_config11_0_0_0_0_0_0_fu_265/add_ln703_4_reg_1879_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_myproject_fu_234i_2_7/\grp_dense_latency_ap_ufixed_ap_fixed_16_6_5_3_0_config11_0_0_0_0_0_0_fu_265/add_ln703_4_reg_1879_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_myproject_fu_234i_2_7/\grp_dense_latency_ap_ufixed_ap_fixed_16_6_5_3_0_config11_0_0_0_0_0_0_fu_265/add_ln703_4_reg_1879_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_myproject_fu_234i_2_7/\grp_dense_latency_ap_ufixed_ap_fixed_16_6_5_3_0_config11_0_0_0_0_0_0_fu_265/add_ln703_4_reg_1879_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_myproject_fu_234i_2_8/\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s_fu_294/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44i_2_3/trunc_ln708_198_reg_15965_reg[0]' (FDE) to 'inst/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44i_2_3/add_ln703_270_reg_16285_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44i_2_2/lshr_ln708_35_reg_15510_reg[1]' (FDE) to 'inst/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44i_2_2/add_ln703_468_reg_16555_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_myproject_fu_234i_2_7/layer5_out_31_V_reg_1917_reg[14]' (FDE) to 'inst/grp_myproject_fu_234i_2_7/layer5_out_31_V_reg_1917_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/grp_myproject_fu_234i_2_7/layer5_out_30_V_reg_1912_reg[14]' (FDE) to 'inst/grp_myproject_fu_234i_2_7/layer5_out_30_V_reg_1912_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/grp_myproject_fu_234i_2_7/layer5_out_30_V_reg_1912_reg[15]' (FDE) to 'inst/grp_myproject_fu_234i_2_7/layer5_out_30_V_reg_1912_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/grp_myproject_fu_234i_2_7/layer5_out_27_V_reg_1907_reg[14]' (FDE) to 'inst/grp_myproject_fu_234i_2_7/layer5_out_27_V_reg_1907_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/grp_myproject_fu_234i_2_7/layer5_out_26_V_reg_1902_reg[14]' (FDE) to 'inst/grp_myproject_fu_234i_2_7/layer5_out_26_V_reg_1902_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/grp_myproject_fu_234i_2_7/layer5_out_23_V_reg_1887_reg[14]' (FDE) to 'inst/grp_myproject_fu_234i_2_7/layer5_out_23_V_reg_1887_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/grp_myproject_fu_234i_2_7/layer5_out_22_V_reg_1882_reg[14]' (FDE) to 'inst/grp_myproject_fu_234i_2_7/layer5_out_22_V_reg_1882_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/grp_myproject_fu_234i_2_7/layer5_out_21_V_reg_1877_reg[14]' (FDE) to 'inst/grp_myproject_fu_234i_2_7/layer5_out_21_V_reg_1877_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/grp_myproject_fu_234i_2_7/layer5_out_21_V_reg_1877_reg[15]' (FDE) to 'inst/grp_myproject_fu_234i_2_7/layer5_out_21_V_reg_1877_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/grp_myproject_fu_234i_2_7/layer5_out_20_V_reg_1872_reg[14]' (FDE) to 'inst/grp_myproject_fu_234i_2_7/layer5_out_20_V_reg_1872_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/grp_myproject_fu_234i_2_7/layer5_out_19_V_reg_1867_reg[14]' (FDE) to 'inst/grp_myproject_fu_234i_2_7/layer5_out_19_V_reg_1867_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/grp_myproject_fu_234i_2_7/layer5_out_18_V_reg_1862_reg[14]' (FDE) to 'inst/grp_myproject_fu_234i_2_7/layer5_out_18_V_reg_1862_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/grp_myproject_fu_234i_2_7/layer5_out_17_V_reg_1857_reg[14]' (FDE) to 'inst/grp_myproject_fu_234i_2_7/layer5_out_17_V_reg_1857_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/grp_myproject_fu_234i_2_7/layer5_out_17_V_reg_1857_reg[15]' (FDE) to 'inst/grp_myproject_fu_234i_2_7/layer5_out_17_V_reg_1857_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/grp_myproject_fu_234i_2_7/layer5_out_16_V_reg_1852_reg[14]' (FDE) to 'inst/grp_myproject_fu_234i_2_7/layer5_out_16_V_reg_1852_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/grp_myproject_fu_234i_2_7/layer5_out_16_V_reg_1852_reg[15]' (FDE) to 'inst/grp_myproject_fu_234i_2_7/layer5_out_16_V_reg_1852_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/grp_myproject_fu_234i_2_7/layer5_out_15_V_reg_1847_reg[14]' (FDE) to 'inst/grp_myproject_fu_234i_2_7/layer5_out_15_V_reg_1847_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/grp_myproject_fu_234i_2_7/layer5_out_15_V_reg_1847_reg[15]' (FDE) to 'inst/grp_myproject_fu_234i_2_7/layer5_out_15_V_reg_1847_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/grp_myproject_fu_234i_2_7/layer5_out_14_V_reg_1842_reg[14]' (FDE) to 'inst/grp_myproject_fu_234i_2_7/layer5_out_14_V_reg_1842_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/grp_myproject_fu_234i_2_7/layer5_out_14_V_reg_1842_reg[15]' (FDE) to 'inst/grp_myproject_fu_234i_2_7/layer5_out_14_V_reg_1842_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/grp_myproject_fu_234i_2_7/layer5_out_13_V_reg_1837_reg[14]' (FDE) to 'inst/grp_myproject_fu_234i_2_7/layer5_out_13_V_reg_1837_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/grp_myproject_fu_234i_2_7/layer5_out_12_V_reg_1832_reg[14]' (FDE) to 'inst/grp_myproject_fu_234i_2_7/layer5_out_12_V_reg_1832_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/grp_myproject_fu_234i_2_7/layer5_out_11_V_reg_1827_reg[14]' (FDE) to 'inst/grp_myproject_fu_234i_2_7/layer5_out_11_V_reg_1827_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/grp_myproject_fu_234i_2_7/layer5_out_11_V_reg_1827_reg[15]' (FDE) to 'inst/grp_myproject_fu_234i_2_7/layer5_out_11_V_reg_1827_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/grp_myproject_fu_234i_2_7/layer5_out_9_V_reg_1822_reg[14]' (FDE) to 'inst/grp_myproject_fu_234i_2_7/layer5_out_9_V_reg_1822_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/grp_myproject_fu_234i_2_7/layer5_out_9_V_reg_1822_reg[15]' (FDE) to 'inst/grp_myproject_fu_234i_2_7/layer5_out_9_V_reg_1822_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/grp_myproject_fu_234i_2_7/layer5_out_9_V_reg_1822_reg[13]' (FDE) to 'inst/grp_myproject_fu_234i_2_7/layer5_out_9_V_reg_1822_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/grp_myproject_fu_234i_2_7/layer5_out_8_V_reg_1817_reg[14]' (FDE) to 'inst/grp_myproject_fu_234i_2_7/layer5_out_8_V_reg_1817_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/grp_myproject_fu_234i_2_7/layer5_out_8_V_reg_1817_reg[15]' (FDE) to 'inst/grp_myproject_fu_234i_2_7/layer5_out_8_V_reg_1817_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/grp_myproject_fu_234i_2_7/layer5_out_7_V_reg_1812_reg[14]' (FDE) to 'inst/grp_myproject_fu_234i_2_7/layer5_out_7_V_reg_1812_reg[15]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44i_2_3/\lshr_ln708_25_reg_15423_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44i_2_2/\lshr_ln708_33_reg_15490_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln1118_109_reg_15570_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln708_259_reg_15257_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln708_259_reg_15257_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln708_259_reg_15257_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln708_259_reg_15257_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_470_reg_15388_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln1118_63_reg_15449_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln1118_153_reg_15116_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln1118_153_reg_15116_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln1118_153_reg_15116_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln1118_153_reg_15116_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln1118_34_reg_14715_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln1118_34_reg_14715_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln1118_34_reg_14715_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln1118_34_reg_14715_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln1118_34_reg_14715_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_527_reg_15651_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_604_reg_15970_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_604_reg_15970_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_588_reg_15885_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_588_reg_15885_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_588_reg_15885_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln1118_63_reg_15449_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln1118_63_reg_15449_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_530_reg_15667_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_530_reg_15667_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln1118_109_reg_15570_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln708_184_reg_15205_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln1118_209_reg_15182_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\shl_ln708_100_reg_15172_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\shl_ln708_100_reg_15172_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_465_reg_15373_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_165_reg_16125_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\add_ln703_165_reg_16125_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_597_reg_15930_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_597_reg_15930_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln1118_135_reg_15104_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln1118_135_reg_15104_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln1118_135_reg_15104_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln1118_135_reg_15104_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_506_reg_15535_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_506_reg_15535_reg[1] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln1118_209_reg_15182_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln1118_209_reg_15182_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln1118_209_reg_15182_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\shl_ln708_88_reg_15151_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lshr_ln708_62_reg_16580_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lshr_ln708_86_reg_15157_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lshr_ln708_109_reg_15905_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lshr_ln708_119_reg_15950_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lshr_ln708_103_reg_15875_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln708_142_reg_15565_reg[0] )
DSP Report: Generating DSP myproject_axi_mul_6s_16s_21_2_1_U2/myproject_axi_mul_6s_16s_21_2_1_MulnS_1_U/p_reg, operation Mode is: (A*B)'.
DSP Report: register myproject_axi_mul_6s_16s_21_2_1_U2/myproject_axi_mul_6s_16s_21_2_1_MulnS_1_U/p_reg is absorbed into DSP myproject_axi_mul_6s_16s_21_2_1_U2/myproject_axi_mul_6s_16s_21_2_1_MulnS_1_U/p_reg.
DSP Report: operator myproject_axi_mul_6s_16s_21_2_1_U2/myproject_axi_mul_6s_16s_21_2_1_MulnS_1_U/tmp_product is absorbed into DSP myproject_axi_mul_6s_16s_21_2_1_U2/myproject_axi_mul_6s_16s_21_2_1_MulnS_1_U/p_reg.
DSP Report: Generating DSP myproject_axi_mul_7s_16s_21_2_1_U3/myproject_axi_mul_7s_16s_21_2_1_MulnS_0_U/p_reg, operation Mode is: (A*B)'.
DSP Report: register myproject_axi_mul_7s_16s_21_2_1_U3/myproject_axi_mul_7s_16s_21_2_1_MulnS_0_U/p_reg is absorbed into DSP myproject_axi_mul_7s_16s_21_2_1_U3/myproject_axi_mul_7s_16s_21_2_1_MulnS_0_U/p_reg.
DSP Report: operator myproject_axi_mul_7s_16s_21_2_1_U3/myproject_axi_mul_7s_16s_21_2_1_MulnS_0_U/tmp_product is absorbed into DSP myproject_axi_mul_7s_16s_21_2_1_U3/myproject_axi_mul_7s_16s_21_2_1_MulnS_0_U/p_reg.
DSP Report: Generating DSP myproject_axi_mul_7s_16s_21_2_1_U1/myproject_axi_mul_7s_16s_21_2_1_MulnS_0_U/p_reg, operation Mode is: (A*B)'.
DSP Report: register myproject_axi_mul_7s_16s_21_2_1_U1/myproject_axi_mul_7s_16s_21_2_1_MulnS_0_U/p_reg is absorbed into DSP myproject_axi_mul_7s_16s_21_2_1_U1/myproject_axi_mul_7s_16s_21_2_1_MulnS_0_U/p_reg.
DSP Report: operator myproject_axi_mul_7s_16s_21_2_1_U1/myproject_axi_mul_7s_16s_21_2_1_MulnS_0_U/tmp_product is absorbed into DSP myproject_axi_mul_7s_16s_21_2_1_U1/myproject_axi_mul_7s_16s_21_2_1_MulnS_0_U/p_reg.
DSP Report: Generating DSP myproject_axi_mul_7s_16s_21_2_1_U4/myproject_axi_mul_7s_16s_21_2_1_MulnS_0_U/p_reg, operation Mode is: (A*B)'.
DSP Report: register myproject_axi_mul_7s_16s_21_2_1_U4/myproject_axi_mul_7s_16s_21_2_1_MulnS_0_U/p_reg is absorbed into DSP myproject_axi_mul_7s_16s_21_2_1_U4/myproject_axi_mul_7s_16s_21_2_1_MulnS_0_U/p_reg.
DSP Report: operator myproject_axi_mul_7s_16s_21_2_1_U4/myproject_axi_mul_7s_16s_21_2_1_MulnS_0_U/tmp_product is absorbed into DSP myproject_axi_mul_7s_16s_21_2_1_U4/myproject_axi_mul_7s_16s_21_2_1_MulnS_0_U/p_reg.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sext_ln1118_145_reg_6867_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sext_ln1118_145_reg_6867_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sext_ln1118_145_reg_6867_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sext_ln1118_145_reg_6867_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_112/\tmp_622_reg_8211_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_112/\tmp_622_reg_8211_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_112/\zext_ln1118_239_reg_8081_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_112/\zext_ln1118_44_reg_8241_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_112/\zext_ln1118_44_reg_8241_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_112/\zext_ln1118_44_reg_8241_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_112/\tmp_630_reg_8088_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_112/\sub_ln1118_19_reg_8246_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_112/\zext_ln1118_239_reg_8081_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_112/\zext_ln1118_239_reg_8081_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_112/\zext_ln1118_239_reg_8081_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_112/\zext_ln1118_239_reg_8081_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_112/\tmp_635_reg_8286_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_112/\tmp_635_reg_8286_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_112/\zext_ln1118_117_reg_8436_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_112/\zext_ln1118_117_reg_8436_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_112/\zext_ln1118_117_reg_8436_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_112/\zext_ln1118_117_reg_8436_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_112/\zext_ln1118_117_reg_8436_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_112/\zext_ln708_159_reg_8486_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_112/\zext_ln708_159_reg_8486_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_112/\zext_ln708_159_reg_8486_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_112/\zext_ln708_159_reg_8486_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_112/\zext_ln708_159_reg_8486_reg[9] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'empty_42_reg_1175_reg[7:4]' into 'shl_ln_reg_1170_reg[7:4]' [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/myproject_axi.v:997]
WARNING: [Synth 8-3936] Found unconnected internal register 'lshr_ln958_reg_1347_reg' and it is trimmed from '32' to '26' bits. [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/myproject_axi.v:1070]
WARNING: [Synth 8-3936] Found unconnected internal register 'shl_ln958_reg_1352_reg' and it is trimmed from '64' to '26' bits. [/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/d0cf/hdl/verilog/myproject_axi.v:1071]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:01:15 . Memory (MB): peak = 2204.727 ; gain = 570.969 ; free physical = 628 ; free virtual = 20032
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------------------------------------------------------------------+------------+----------+
|      |RTL Partition                                                                          |Replication |Instances |
+------+---------------------------------------------------------------------------------------+------------+----------+
|1     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1__GB0 |           1|     13756|
|2     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1__GB1 |           1|      3402|
|3     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1__GB2 |           1|      4089|
|4     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s__GB0 |           1|     11927|
|5     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s__GB1 |           1|      6766|
|6     |myproject__GCB0                                                                        |           1|     12254|
|7     |myproject__GCB1                                                                        |           1|      4334|
|8     |myproject__GCB2                                                                        |           1|      6010|
|9     |myproject_axi__GC0                                                                     |           1|      5811|
+------+---------------------------------------------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:48 ; elapsed = 00:01:23 . Memory (MB): peak = 2204.727 ; gain = 570.969 ; free physical = 668 ; free virtual = 20104
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:17 ; elapsed = 00:01:53 . Memory (MB): peak = 2250.609 ; gain = 616.852 ; free physical = 2026 ; free virtual = 21165
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------------------------------------------------------------------+------------+----------+
|      |RTL Partition                                                                          |Replication |Instances |
+------+---------------------------------------------------------------------------------------+------------+----------+
|1     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1__GB1 |           1|      3389|
|2     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s__GB0 |           1|     11927|
|3     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s__GB1 |           1|      6746|
|4     |myproject__GCB2                                                                        |           1|      6010|
|5     |myproject_axi__GC0                                                                     |           1|      5811|
|6     |myproject_axi_GT0                                                                      |           1|     16600|
|7     |myproject_axi_GT0__1                                                                   |           1|     17824|
+------+---------------------------------------------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:23 ; elapsed = 00:02:06 . Memory (MB): peak = 2262.535 ; gain = 628.777 ; free physical = 1769 ; free virtual = 20901
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------------------------------------------------------------------+------------+----------+
|      |RTL Partition                                                                          |Replication |Instances |
+------+---------------------------------------------------------------------------------------+------------+----------+
|1     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1__GB1 |           1|      2285|
|2     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s__GB0 |           1|      6498|
|3     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s__GB1 |           1|      4264|
|4     |myproject__GCB2                                                                        |           1|      3541|
|5     |myproject_axi__GC0                                                                     |           1|      3380|
|6     |myproject_axi_GT0                                                                      |           1|     11622|
|7     |myproject_axi_GT0__1                                                                   |           1|     10546|
+------+---------------------------------------------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop grp_myproject_fu_234/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44/sub_ln1118_125_reg_15141_reg[9] is being inverted and renamed to grp_myproject_fu_234/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44/sub_ln1118_125_reg_15141_reg[9]_inv.
INFO: [Synth 8-5365] Flop grp_myproject_fu_234/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_112/sub_ln1118_19_reg_8246_reg[9] is being inverted and renamed to grp_myproject_fu_234/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_112/sub_ln1118_19_reg_8246_reg[9]_inv.
INFO: [Synth 8-5365] Flop grp_myproject_fu_234/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_112/sub_ln1118_65_reg_8764_reg[9] is being inverted and renamed to grp_myproject_fu_234/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_112/sub_ln1118_65_reg_8764_reg[9]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:31 ; elapsed = 00:02:14 . Memory (MB): peak = 2270.145 ; gain = 636.387 ; free physical = 2528 ; free virtual = 21690
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:31 ; elapsed = 00:02:14 . Memory (MB): peak = 2270.145 ; gain = 636.387 ; free physical = 2528 ; free virtual = 21690
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:34 ; elapsed = 00:02:18 . Memory (MB): peak = 2270.145 ; gain = 636.387 ; free physical = 2513 ; free virtual = 21675
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:34 ; elapsed = 00:02:18 . Memory (MB): peak = 2270.145 ; gain = 636.387 ; free physical = 2512 ; free virtual = 21675
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:35 ; elapsed = 00:02:18 . Memory (MB): peak = 2270.145 ; gain = 636.387 ; free physical = 2511 ; free virtual = 21673
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:35 ; elapsed = 00:02:18 . Memory (MB): peak = 2270.145 ; gain = 636.387 ; free physical = 2511 ; free virtual = 21673
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |  4241|
|2     |DSP48E1_1  |     1|
|3     |DSP48E1_2  |     1|
|4     |DSP48E1_3  |     3|
|5     |DSP48E1_4  |     4|
|6     |LUT1       |  2391|
|7     |LUT2       |  9811|
|8     |LUT3       |  3305|
|9     |LUT4       |  3420|
|10    |LUT5       |  1259|
|11    |LUT6       |  1895|
|12    |MUXCY      |     4|
|13    |MUXF7      |    15|
|14    |MUXF8      |     1|
|15    |RAMB18E1_2 |     1|
|16    |RAMB18E1_3 |     1|
|17    |RAMB18E1_4 |     2|
|18    |SRL16E     |    83|
|19    |FDRE       | 17007|
|20    |FDSE       |    51|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:35 ; elapsed = 00:02:18 . Memory (MB): peak = 2270.145 ; gain = 636.387 ; free physical = 2511 ; free virtual = 21673
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 107 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:34 ; elapsed = 00:02:17 . Memory (MB): peak = 2274.055 ; gain = 482.516 ; free physical = 6219 ; free virtual = 25382
Synthesis Optimization Complete : Time (s): cpu = 00:01:38 ; elapsed = 00:02:21 . Memory (MB): peak = 2274.055 ; gain = 640.297 ; free physical = 6226 ; free virtual = 25379
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2274.055 ; gain = 0.000 ; free physical = 6212 ; free virtual = 25364
INFO: [Netlist 29-17] Analyzing 4274 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2318.168 ; gain = 0.000 ; free physical = 6151 ; free virtual = 25304
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
392 Infos, 207 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:46 ; elapsed = 00:02:40 . Memory (MB): peak = 2318.168 ; gain = 883.754 ; free physical = 6329 ; free virtual = 25482
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2318.168 ; gain = 0.000 ; free physical = 6329 ; free virtual = 25482
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.runs/design_1_myproject_axi_0_0_synth_1/design_1_myproject_axi_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_myproject_axi_0_0, cache-ID = ce45369b9d5e491a
INFO: [Coretcl 2-1174] Renamed 47 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2342.180 ; gain = 0.000 ; free physical = 6279 ; free virtual = 25477
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/jovyan/hls4ml-tutorial/model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.runs/design_1_myproject_axi_0_0_synth_1/design_1_myproject_axi_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_myproject_axi_0_0_utilization_synth.rpt -pb design_1_myproject_axi_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Sep 22 04:34:06 2023...
