#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000025f50a00f70 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000025f50a01100 .scope module, "alu" "alu" 3 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 64 "a";
    .port_info 1 /INPUT 64 "b";
    .port_info 2 /INPUT 7 "opcode";
    .port_info 3 /INPUT 3 "funct3";
    .port_info 4 /INPUT 7 "funct7";
    .port_info 5 /OUTPUT 64 "result";
o0000025f50a03728 .functor BUFZ 64, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000025f509f7580_0 .net "a", 63 0, o0000025f50a03728;  0 drivers
o0000025f50a03758 .functor BUFZ 64, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000025f509f79e0_0 .net "b", 63 0, o0000025f50a03758;  0 drivers
o0000025f50a03788 .functor BUFZ 3, C4<zzz>; HiZ drive
v0000025f509f7a80_0 .net "funct3", 2 0, o0000025f50a03788;  0 drivers
o0000025f50a037b8 .functor BUFZ 7, C4<zzzzzzz>; HiZ drive
v0000025f509f7b20_0 .net "funct7", 6 0, o0000025f50a037b8;  0 drivers
o0000025f50a037e8 .functor BUFZ 7, C4<zzzzzzz>; HiZ drive
v0000025f509f7c60_0 .net "opcode", 6 0, o0000025f50a037e8;  0 drivers
v0000025f50a54b00_0 .var "result", 63 0;
E_0000025f509c2fe0/0 .event anyedge, v0000025f509f7c60_0, v0000025f509f7a80_0, v0000025f509f7b20_0, v0000025f509f7580_0;
E_0000025f509c2fe0/1 .event anyedge, v0000025f509f79e0_0;
E_0000025f509c2fe0 .event/or E_0000025f509c2fe0/0, E_0000025f509c2fe0/1;
S_0000025f50a01e30 .scope module, "tb_processor" "tb_processor" 4 3;
 .timescale -9 -12;
L_0000025f509fe020 .functor BUFZ 32, L_0000025f50a610c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000025f50a5e440_0 .net *"_ivl_0", 31 0, L_0000025f50a610c0;  1 drivers
v0000025f50a5e4e0_0 .net *"_ivl_2", 63 0, L_0000025f50a62560;  1 drivers
v0000025f50a60e40_0 .net *"_ivl_4", 61 0, L_0000025f50a62740;  1 drivers
L_0000025f50b00088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000025f50a617a0_0 .net *"_ivl_6", 1 0, L_0000025f50b00088;  1 drivers
v0000025f50a62240_0 .var "clk", 0 0;
v0000025f50a61020_0 .var/i "i", 31 0;
v0000025f50a60da0_0 .net "instr_addr", 63 0, L_0000025f509fe170;  1 drivers
v0000025f50a613e0_0 .net "instr_data", 31 0, L_0000025f509fe020;  1 drivers
v0000025f50a626a0 .array "instr_mem", 255 0, 31 0;
v0000025f50a61480_0 .var "rst", 0 0;
L_0000025f50a610c0 .array/port v0000025f50a626a0, L_0000025f50a62560;
L_0000025f50a62740 .part L_0000025f509fe170, 2, 62;
L_0000025f50a62560 .concat [ 62 2 0 0], L_0000025f50a62740, L_0000025f50b00088;
S_0000025f50a01fc0 .scope module, "dut" "top" 4 35, 5 1 0, S_0000025f50a01e30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "instr_mem_rdata";
    .port_info 3 /OUTPUT 64 "instr_mem_addr";
    .port_info 4 /INPUT 64 "data_mem_rdata";
    .port_info 5 /OUTPUT 64 "data_mem_addr";
    .port_info 6 /OUTPUT 64 "data_mem_wdata";
    .port_info 7 /OUTPUT 1 "data_mem_we";
v0000025f50a5fb60_0 .net "clk", 0 0, v0000025f50a62240_0;  1 drivers
v0000025f50a5e260_0 .net "data_mem_addr", 63 0, L_0000025f509fd990;  1 drivers
L_0000025f50b004c0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025f50a5fc00_0 .net "data_mem_rdata", 63 0, L_0000025f50b004c0;  1 drivers
v0000025f50a5f480_0 .net "data_mem_wdata", 63 0, L_0000025f509fe480;  1 drivers
v0000025f50a5f020_0 .net "data_mem_we", 0 0, L_0000025f509fdb50;  1 drivers
v0000025f50a5f5c0_0 .net "instr_mem_addr", 63 0, L_0000025f509fe170;  alias, 1 drivers
v0000025f50a5fca0_0 .net "instr_mem_rdata", 31 0, L_0000025f509fe020;  alias, 1 drivers
v0000025f50a5e080_0 .net "rst", 0 0, v0000025f50a61480_0;  1 drivers
S_0000025f509e4180 .scope module, "core" "riscv_core" 5 14, 6 1 0, S_0000025f50a01fc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "instr_mem_rdata";
    .port_info 3 /OUTPUT 64 "instr_mem_addr";
    .port_info 4 /INPUT 64 "data_mem_rdata";
    .port_info 5 /OUTPUT 64 "data_mem_addr";
    .port_info 6 /OUTPUT 64 "data_mem_wdata";
    .port_info 7 /OUTPUT 1 "data_mem_we";
L_0000025f509fe170 .functor BUFZ 64, v0000025f50a55e60_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_0000025f50b000d0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000025f50a5ee40_0 .net/2u *"_ivl_0", 63 0, L_0000025f50b000d0;  1 drivers
v0000025f50a5fd40_0 .net "alu_result", 63 0, v0000025f50a54d80_0;  1 drivers
v0000025f50a5eda0_0 .net "clk", 0 0, v0000025f50a62240_0;  alias, 1 drivers
v0000025f50a5e580_0 .net "data_mem_addr", 63 0, L_0000025f509fd990;  alias, 1 drivers
v0000025f50a5f660_0 .net "data_mem_rdata", 63 0, L_0000025f50b004c0;  alias, 1 drivers
v0000025f50a5e8a0_0 .net "data_mem_wdata", 63 0, L_0000025f509fe480;  alias, 1 drivers
v0000025f50a5e300_0 .net "data_mem_we", 0 0, L_0000025f509fdb50;  alias, 1 drivers
v0000025f50a5fa20_0 .net "funct3", 2 0, L_0000025f50a621a0;  1 drivers
v0000025f50a5ed00_0 .net "funct7", 6 0, L_0000025f50a622e0;  1 drivers
v0000025f50a5f520_0 .net "imm", 63 0, L_0000025f50a60c60;  1 drivers
v0000025f50a5e9e0_0 .net "instr_mem_addr", 63 0, L_0000025f509fe170;  alias, 1 drivers
v0000025f50a5ef80_0 .net "instr_mem_rdata", 31 0, L_0000025f509fe020;  alias, 1 drivers
v0000025f50a5f0c0_0 .net "opcode", 6 0, L_0000025f50a62060;  1 drivers
v0000025f50a5eee0_0 .net "pc", 63 0, v0000025f50a55e60_0;  1 drivers
v0000025f50a5fde0_0 .net "pc_next", 63 0, L_0000025f50a61980;  1 drivers
v0000025f50a5e6c0_0 .net "rd", 4 0, L_0000025f50a62100;  1 drivers
v0000025f50a5e120_0 .net "rd_data", 63 0, L_0000025f509fe4f0;  1 drivers
v0000025f50a5f700_0 .net "rs1", 4 0, L_0000025f50a615c0;  1 drivers
v0000025f50a5e940_0 .net "rs1_data", 63 0, L_0000025f50a60a80;  1 drivers
v0000025f50a5f3e0_0 .net "rs2", 4 0, L_0000025f50a62380;  1 drivers
v0000025f50a5fac0_0 .net "rs2_data", 63 0, L_0000025f50a61ac0;  1 drivers
v0000025f50a5fe80_0 .net "rst", 0 0, v0000025f50a61480_0;  alias, 1 drivers
L_0000025f50a61980 .arith/sum 64, v0000025f50a55e60_0, L_0000025f50b000d0;
S_0000025f509e4310 .scope module, "ex_stage" "execute" 6 69, 7 1 0, S_0000025f509e4180;
 .timescale -9 -12;
    .port_info 0 /INPUT 64 "rs1_data";
    .port_info 1 /INPUT 64 "rs2_data";
    .port_info 2 /INPUT 64 "imm";
    .port_info 3 /INPUT 7 "opcode";
    .port_info 4 /INPUT 3 "funct3";
    .port_info 5 /INPUT 7 "funct7";
    .port_info 6 /OUTPUT 64 "alu_result";
L_0000025f509fe790 .functor AND 1, L_0000025f50a624c0, L_0000025f50a61c00, C4<1>, C4<1>;
L_0000025f50b003a0 .functor BUFT 1, C4<0110011>, C4<0>, C4<0>, C4<0>;
v0000025f50a55960_0 .net/2u *"_ivl_0", 6 0, L_0000025f50b003a0;  1 drivers
v0000025f50a55320_0 .net *"_ivl_2", 0 0, L_0000025f50a624c0;  1 drivers
L_0000025f50b003e8 .functor BUFT 1, C4<0000100>, C4<0>, C4<0>, C4<0>;
v0000025f50a55a00_0 .net/2u *"_ivl_4", 6 0, L_0000025f50b003e8;  1 drivers
v0000025f50a55c80_0 .net *"_ivl_6", 0 0, L_0000025f50a61c00;  1 drivers
v0000025f50a54d80_0 .var "alu_result", 63 0;
v0000025f50a549c0_0 .net "funct3", 2 0, L_0000025f50a621a0;  alias, 1 drivers
v0000025f50a54f60_0 .net "funct7", 6 0, L_0000025f50a622e0;  alias, 1 drivers
v0000025f50a55f00_0 .net "imm", 63 0, L_0000025f50a60c60;  alias, 1 drivers
v0000025f50a54600_0 .net "is_zba", 0 0, L_0000025f509fe790;  1 drivers
v0000025f50a553c0_0 .net "opcode", 6 0, L_0000025f50a62060;  alias, 1 drivers
v0000025f50a54380_0 .net "rs1_data", 63 0, L_0000025f50a60a80;  alias, 1 drivers
v0000025f50a54740_0 .net "rs2_data", 63 0, L_0000025f50a61ac0;  alias, 1 drivers
v0000025f50a55000_0 .net "zba_result", 63 0, v0000025f50a551e0_0;  1 drivers
E_0000025f509c3820/0 .event anyedge, v0000025f50a54600_0, v0000025f50a551e0_0, v0000025f50a553c0_0, v0000025f50a54920_0;
E_0000025f509c3820/1 .event anyedge, v0000025f50a54f60_0, v0000025f50a54ec0_0, v0000025f50a558c0_0, v0000025f50a55f00_0;
E_0000025f509c3820 .event/or E_0000025f509c3820/0, E_0000025f509c3820/1;
L_0000025f50a624c0 .cmp/eq 7, L_0000025f50a62060, L_0000025f50b003a0;
L_0000025f50a61c00 .cmp/eq 7, L_0000025f50a622e0, L_0000025f50b003e8;
S_0000025f509c8850 .scope module, "zba" "zba_unit" 7 19, 8 1 0, S_0000025f509e4310;
 .timescale -9 -12;
    .port_info 0 /INPUT 64 "rs1";
    .port_info 1 /INPUT 64 "rs2";
    .port_info 2 /INPUT 3 "funct3";
    .port_info 3 /OUTPUT 64 "result";
v0000025f50a54920_0 .net "funct3", 2 0, L_0000025f50a621a0;  alias, 1 drivers
v0000025f50a551e0_0 .var "result", 63 0;
v0000025f50a54ec0_0 .net "rs1", 63 0, L_0000025f50a60a80;  alias, 1 drivers
v0000025f50a558c0_0 .net "rs2", 63 0, L_0000025f50a61ac0;  alias, 1 drivers
E_0000025f509c3360 .event anyedge, v0000025f50a54920_0, v0000025f50a54ec0_0, v0000025f50a558c0_0;
S_0000025f509c89e0 .scope module, "id_stage" "decode" 6 37, 9 1 0, S_0000025f509e4180;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 7 "opcode";
    .port_info 2 /OUTPUT 5 "rs1";
    .port_info 3 /OUTPUT 5 "rs2";
    .port_info 4 /OUTPUT 5 "rd";
    .port_info 5 /OUTPUT 3 "funct3";
    .port_info 6 /OUTPUT 7 "funct7";
    .port_info 7 /OUTPUT 64 "imm";
v0000025f50a55460_0 .net *"_ivl_13", 0 0, L_0000025f50a61840;  1 drivers
v0000025f50a544c0_0 .net *"_ivl_14", 51 0, L_0000025f50a608a0;  1 drivers
v0000025f50a55dc0_0 .net *"_ivl_17", 11 0, L_0000025f50a61ca0;  1 drivers
v0000025f50a542e0_0 .net "funct3", 2 0, L_0000025f50a621a0;  alias, 1 drivers
v0000025f50a54560_0 .net "funct7", 6 0, L_0000025f50a622e0;  alias, 1 drivers
v0000025f50a546a0_0 .net "imm", 63 0, L_0000025f50a60c60;  alias, 1 drivers
v0000025f50a550a0_0 .net "instr", 31 0, L_0000025f509fe020;  alias, 1 drivers
v0000025f50a55140_0 .net "opcode", 6 0, L_0000025f50a62060;  alias, 1 drivers
v0000025f50a55b40_0 .net "rd", 4 0, L_0000025f50a62100;  alias, 1 drivers
v0000025f50a54ce0_0 .net "rs1", 4 0, L_0000025f50a615c0;  alias, 1 drivers
v0000025f50a55d20_0 .net "rs2", 4 0, L_0000025f50a62380;  alias, 1 drivers
L_0000025f50a62060 .part L_0000025f509fe020, 0, 7;
L_0000025f50a62100 .part L_0000025f509fe020, 7, 5;
L_0000025f50a621a0 .part L_0000025f509fe020, 12, 3;
L_0000025f50a615c0 .part L_0000025f509fe020, 15, 5;
L_0000025f50a62380 .part L_0000025f509fe020, 20, 5;
L_0000025f50a622e0 .part L_0000025f509fe020, 25, 7;
L_0000025f50a61840 .part L_0000025f509fe020, 31, 1;
LS_0000025f50a608a0_0_0 .concat [ 1 1 1 1], L_0000025f50a61840, L_0000025f50a61840, L_0000025f50a61840, L_0000025f50a61840;
LS_0000025f50a608a0_0_4 .concat [ 1 1 1 1], L_0000025f50a61840, L_0000025f50a61840, L_0000025f50a61840, L_0000025f50a61840;
LS_0000025f50a608a0_0_8 .concat [ 1 1 1 1], L_0000025f50a61840, L_0000025f50a61840, L_0000025f50a61840, L_0000025f50a61840;
LS_0000025f50a608a0_0_12 .concat [ 1 1 1 1], L_0000025f50a61840, L_0000025f50a61840, L_0000025f50a61840, L_0000025f50a61840;
LS_0000025f50a608a0_0_16 .concat [ 1 1 1 1], L_0000025f50a61840, L_0000025f50a61840, L_0000025f50a61840, L_0000025f50a61840;
LS_0000025f50a608a0_0_20 .concat [ 1 1 1 1], L_0000025f50a61840, L_0000025f50a61840, L_0000025f50a61840, L_0000025f50a61840;
LS_0000025f50a608a0_0_24 .concat [ 1 1 1 1], L_0000025f50a61840, L_0000025f50a61840, L_0000025f50a61840, L_0000025f50a61840;
LS_0000025f50a608a0_0_28 .concat [ 1 1 1 1], L_0000025f50a61840, L_0000025f50a61840, L_0000025f50a61840, L_0000025f50a61840;
LS_0000025f50a608a0_0_32 .concat [ 1 1 1 1], L_0000025f50a61840, L_0000025f50a61840, L_0000025f50a61840, L_0000025f50a61840;
LS_0000025f50a608a0_0_36 .concat [ 1 1 1 1], L_0000025f50a61840, L_0000025f50a61840, L_0000025f50a61840, L_0000025f50a61840;
LS_0000025f50a608a0_0_40 .concat [ 1 1 1 1], L_0000025f50a61840, L_0000025f50a61840, L_0000025f50a61840, L_0000025f50a61840;
LS_0000025f50a608a0_0_44 .concat [ 1 1 1 1], L_0000025f50a61840, L_0000025f50a61840, L_0000025f50a61840, L_0000025f50a61840;
LS_0000025f50a608a0_0_48 .concat [ 1 1 1 1], L_0000025f50a61840, L_0000025f50a61840, L_0000025f50a61840, L_0000025f50a61840;
LS_0000025f50a608a0_1_0 .concat [ 4 4 4 4], LS_0000025f50a608a0_0_0, LS_0000025f50a608a0_0_4, LS_0000025f50a608a0_0_8, LS_0000025f50a608a0_0_12;
LS_0000025f50a608a0_1_4 .concat [ 4 4 4 4], LS_0000025f50a608a0_0_16, LS_0000025f50a608a0_0_20, LS_0000025f50a608a0_0_24, LS_0000025f50a608a0_0_28;
LS_0000025f50a608a0_1_8 .concat [ 4 4 4 4], LS_0000025f50a608a0_0_32, LS_0000025f50a608a0_0_36, LS_0000025f50a608a0_0_40, LS_0000025f50a608a0_0_44;
LS_0000025f50a608a0_1_12 .concat [ 4 0 0 0], LS_0000025f50a608a0_0_48;
L_0000025f50a608a0 .concat [ 16 16 16 4], LS_0000025f50a608a0_1_0, LS_0000025f50a608a0_1_4, LS_0000025f50a608a0_1_8, LS_0000025f50a608a0_1_12;
L_0000025f50a61ca0 .part L_0000025f509fe020, 20, 12;
L_0000025f50a60c60 .concat [ 12 52 0 0], L_0000025f50a61ca0, L_0000025f50a608a0;
S_0000025f509ccef0 .scope module, "if_stage" "fetch" 6 20, 10 1 0, S_0000025f509e4180;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 64 "pc_next";
    .port_info 3 /OUTPUT 64 "pc";
v0000025f50a54240_0 .net "clk", 0 0, v0000025f50a62240_0;  alias, 1 drivers
v0000025f50a55e60_0 .var "pc", 63 0;
v0000025f50a55280_0 .net "pc_next", 63 0, L_0000025f50a61980;  alias, 1 drivers
v0000025f50a55820_0 .net "rst", 0 0, v0000025f50a61480_0;  alias, 1 drivers
E_0000025f509c31e0 .event posedge, v0000025f50a55820_0, v0000025f50a54240_0;
S_0000025f509cd080 .scope module, "mem_stage_i" "mem_stage" 6 82, 11 1 0, S_0000025f509e4180;
 .timescale -9 -12;
    .port_info 0 /INPUT 64 "alu_result";
    .port_info 1 /INPUT 64 "rs2_data";
    .port_info 2 /INPUT 1 "mem_we";
    .port_info 3 /OUTPUT 64 "data_mem_addr";
    .port_info 4 /OUTPUT 64 "data_mem_wdata";
    .port_info 5 /OUTPUT 1 "data_mem_we";
L_0000025f509fd990 .functor BUFZ 64, v0000025f50a54d80_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_0000025f509fe480 .functor BUFZ 64, L_0000025f50a61ac0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_0000025f50b00430 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000025f509fdb50 .functor BUFZ 1, L_0000025f50b00430, C4<0>, C4<0>, C4<0>;
v0000025f50a54060_0 .net "alu_result", 63 0, v0000025f50a54d80_0;  alias, 1 drivers
v0000025f50a55500_0 .net "data_mem_addr", 63 0, L_0000025f509fd990;  alias, 1 drivers
v0000025f50a555a0_0 .net "data_mem_wdata", 63 0, L_0000025f509fe480;  alias, 1 drivers
v0000025f50a54100_0 .net "data_mem_we", 0 0, L_0000025f509fdb50;  alias, 1 drivers
v0000025f50a54420_0 .net "mem_we", 0 0, L_0000025f50b00430;  1 drivers
v0000025f50a55be0_0 .net "rs2_data", 63 0, L_0000025f50a61ac0;  alias, 1 drivers
S_0000025f509e56c0 .scope module, "rf" "regfile" 6 53, 12 1 0, S_0000025f509e4180;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "rs1";
    .port_info 2 /INPUT 5 "rs2";
    .port_info 3 /INPUT 5 "rd";
    .port_info 4 /INPUT 1 "rd_we";
    .port_info 5 /INPUT 64 "rd_data";
    .port_info 6 /OUTPUT 64 "rs1_data";
    .port_info 7 /OUTPUT 64 "rs2_data";
v0000025f50a55640_0 .net *"_ivl_0", 31 0, L_0000025f50a61340;  1 drivers
v0000025f50a556e0_0 .net *"_ivl_10", 63 0, L_0000025f50a61d40;  1 drivers
v0000025f50a55780_0 .net *"_ivl_12", 6 0, L_0000025f50a61e80;  1 drivers
L_0000025f50b001f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000025f50a54c40_0 .net *"_ivl_15", 1 0, L_0000025f50b001f0;  1 drivers
v0000025f50a547e0_0 .net *"_ivl_18", 31 0, L_0000025f50a62420;  1 drivers
L_0000025f50b00238 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025f50a54880_0 .net *"_ivl_21", 26 0, L_0000025f50b00238;  1 drivers
L_0000025f50b00280 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025f50a541a0_0 .net/2u *"_ivl_22", 31 0, L_0000025f50b00280;  1 drivers
v0000025f50a55aa0_0 .net *"_ivl_24", 0 0, L_0000025f50a618e0;  1 drivers
L_0000025f50b002c8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025f50a54a60_0 .net/2u *"_ivl_26", 63 0, L_0000025f50b002c8;  1 drivers
v0000025f50a54ba0_0 .net *"_ivl_28", 63 0, L_0000025f50a61a20;  1 drivers
L_0000025f50b00118 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025f50a54e20_0 .net *"_ivl_3", 26 0, L_0000025f50b00118;  1 drivers
v0000025f50a5e3a0_0 .net *"_ivl_30", 6 0, L_0000025f50a60b20;  1 drivers
L_0000025f50b00310 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000025f50a5f840_0 .net *"_ivl_33", 1 0, L_0000025f50b00310;  1 drivers
L_0000025f50b00160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025f50a5ff20_0 .net/2u *"_ivl_4", 31 0, L_0000025f50b00160;  1 drivers
v0000025f50a5f200_0 .net *"_ivl_6", 0 0, L_0000025f50a60940;  1 drivers
L_0000025f50b001a8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025f50a5e800_0 .net/2u *"_ivl_8", 63 0, L_0000025f50b001a8;  1 drivers
v0000025f50a5e760_0 .net "clk", 0 0, v0000025f50a62240_0;  alias, 1 drivers
v0000025f50a5f8e0_0 .net "rd", 4 0, L_0000025f50a62100;  alias, 1 drivers
v0000025f50a5e1c0_0 .net "rd_data", 63 0, L_0000025f509fe4f0;  alias, 1 drivers
L_0000025f50b00358 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000025f50a5eb20_0 .net "rd_we", 0 0, L_0000025f50b00358;  1 drivers
v0000025f50a5f160 .array "regs", 0 31, 63 0;
v0000025f50a5ea80_0 .net "rs1", 4 0, L_0000025f50a615c0;  alias, 1 drivers
v0000025f50a5f980_0 .net "rs1_data", 63 0, L_0000025f50a60a80;  alias, 1 drivers
v0000025f50a5f7a0_0 .net "rs2", 4 0, L_0000025f50a62380;  alias, 1 drivers
v0000025f50a5f2a0_0 .net "rs2_data", 63 0, L_0000025f50a61ac0;  alias, 1 drivers
E_0000025f509c3560 .event posedge, v0000025f50a54240_0;
L_0000025f50a61340 .concat [ 5 27 0 0], L_0000025f50a615c0, L_0000025f50b00118;
L_0000025f50a60940 .cmp/eq 32, L_0000025f50a61340, L_0000025f50b00160;
L_0000025f50a61d40 .array/port v0000025f50a5f160, L_0000025f50a61e80;
L_0000025f50a61e80 .concat [ 5 2 0 0], L_0000025f50a615c0, L_0000025f50b001f0;
L_0000025f50a60a80 .functor MUXZ 64, L_0000025f50a61d40, L_0000025f50b001a8, L_0000025f50a60940, C4<>;
L_0000025f50a62420 .concat [ 5 27 0 0], L_0000025f50a62380, L_0000025f50b00238;
L_0000025f50a618e0 .cmp/eq 32, L_0000025f50a62420, L_0000025f50b00280;
L_0000025f50a61a20 .array/port v0000025f50a5f160, L_0000025f50a60b20;
L_0000025f50a60b20 .concat [ 5 2 0 0], L_0000025f50a62380, L_0000025f50b00310;
L_0000025f50a61ac0 .functor MUXZ 64, L_0000025f50a61a20, L_0000025f50b002c8, L_0000025f50a618e0, C4<>;
S_0000025f509e5850 .scope module, "wb_stage" "writeback" 6 94, 13 1 0, S_0000025f509e4180;
 .timescale -9 -12;
    .port_info 0 /INPUT 64 "alu_result";
    .port_info 1 /INPUT 64 "mem_data";
    .port_info 2 /INPUT 1 "mem_to_reg";
    .port_info 3 /OUTPUT 64 "rd_data";
L_0000025f509fe4f0 .functor BUFT 64, v0000025f50a54d80_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v0000025f50a5e620_0 .net "alu_result", 63 0, v0000025f50a54d80_0;  alias, 1 drivers
v0000025f50a5f340_0 .net "mem_data", 63 0, L_0000025f50b004c0;  alias, 1 drivers
L_0000025f50b00478 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000025f50a5ec60_0 .net "mem_to_reg", 0 0, L_0000025f50b00478;  1 drivers
v0000025f50a5ebc0_0 .net "rd_data", 63 0, L_0000025f509fe4f0;  alias, 1 drivers
    .scope S_0000025f50a01100;
T_0 ;
Ewait_0 .event/or E_0000025f509c2fe0, E_0x0;
    %wait Ewait_0;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0000025f50a54b00_0, 0, 64;
    %load/vec4 v0000025f509f7c60_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000025f509f7a80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %jmp T_0.5;
T_0.2 ;
    %load/vec4 v0000025f509f7b20_0;
    %cmpi/e 32, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_0.6, 8;
    %load/vec4 v0000025f509f7580_0;
    %load/vec4 v0000025f509f79e0_0;
    %sub;
    %jmp/1 T_0.7, 8;
T_0.6 ; End of true expr.
    %load/vec4 v0000025f509f7580_0;
    %load/vec4 v0000025f509f79e0_0;
    %add;
    %jmp/0 T_0.7, 8;
 ; End of false expr.
    %blend;
T_0.7;
    %store/vec4 v0000025f50a54b00_0, 0, 64;
    %jmp T_0.5;
T_0.3 ;
    %load/vec4 v0000025f509f7580_0;
    %load/vec4 v0000025f509f79e0_0;
    %and;
    %store/vec4 v0000025f50a54b00_0, 0, 64;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0000025f509f7580_0;
    %load/vec4 v0000025f509f79e0_0;
    %or;
    %store/vec4 v0000025f50a54b00_0, 0, 64;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
    %jmp T_0.1;
T_0.1 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000025f509ccef0;
T_1 ;
    %wait E_0000025f509c31e0;
    %load/vec4 v0000025f50a55820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0000025f50a55e60_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000025f50a55280_0;
    %assign/vec4 v0000025f50a55e60_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000025f509e56c0;
T_2 ;
    %wait E_0000025f509c3560;
    %load/vec4 v0000025f50a5eb20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.2, 9;
    %load/vec4 v0000025f50a5f8e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0000025f50a5e1c0_0;
    %load/vec4 v0000025f50a5f8e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025f50a5f160, 0, 4;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000025f509c8850;
T_3 ;
Ewait_1 .event/or E_0000025f509c3360, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0000025f50a54920_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0000025f50a551e0_0, 0, 64;
    %jmp T_3.4;
T_3.0 ;
    %load/vec4 v0000025f50a54ec0_0;
    %load/vec4 v0000025f50a558c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0000025f50a551e0_0, 0, 64;
    %jmp T_3.4;
T_3.1 ;
    %load/vec4 v0000025f50a54ec0_0;
    %load/vec4 v0000025f50a558c0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0000025f50a551e0_0, 0, 64;
    %jmp T_3.4;
T_3.2 ;
    %load/vec4 v0000025f50a54ec0_0;
    %load/vec4 v0000025f50a558c0_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0000025f50a551e0_0, 0, 64;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000025f509e4310;
T_4 ;
Ewait_2 .event/or E_0000025f509c3820, E_0x0;
    %wait Ewait_2;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0000025f50a54d80_0, 0, 64;
    %load/vec4 v0000025f50a54600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0000025f50a55000_0;
    %store/vec4 v0000025f50a54d80_0, 0, 64;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000025f50a553c0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0000025f50a54d80_0, 0, 64;
    %jmp T_4.5;
T_4.2 ;
    %load/vec4 v0000025f50a549c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0000025f50a54d80_0, 0, 64;
    %jmp T_4.10;
T_4.6 ;
    %load/vec4 v0000025f50a54f60_0;
    %cmpi/e 32, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_4.11, 8;
    %load/vec4 v0000025f50a54380_0;
    %load/vec4 v0000025f50a54740_0;
    %sub;
    %jmp/1 T_4.12, 8;
T_4.11 ; End of true expr.
    %load/vec4 v0000025f50a54380_0;
    %load/vec4 v0000025f50a54740_0;
    %add;
    %jmp/0 T_4.12, 8;
 ; End of false expr.
    %blend;
T_4.12;
    %store/vec4 v0000025f50a54d80_0, 0, 64;
    %jmp T_4.10;
T_4.7 ;
    %load/vec4 v0000025f50a54380_0;
    %load/vec4 v0000025f50a54740_0;
    %and;
    %store/vec4 v0000025f50a54d80_0, 0, 64;
    %jmp T_4.10;
T_4.8 ;
    %load/vec4 v0000025f50a54380_0;
    %load/vec4 v0000025f50a54740_0;
    %or;
    %store/vec4 v0000025f50a54d80_0, 0, 64;
    %jmp T_4.10;
T_4.10 ;
    %pop/vec4 1;
    %jmp T_4.5;
T_4.3 ;
    %load/vec4 v0000025f50a54380_0;
    %load/vec4 v0000025f50a55f00_0;
    %add;
    %store/vec4 v0000025f50a54d80_0, 0, 64;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000025f50a01e30;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025f50a62240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025f50a61480_0, 0, 1;
    %end;
    .thread T_5, $init;
    .scope S_0000025f50a01e30;
T_6 ;
    %delay 5000, 0;
    %load/vec4 v0000025f50a62240_0;
    %inv;
    %store/vec4 v0000025f50a62240_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0000025f50a01e30;
T_7 ;
    %vpi_call/w 4 52 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 4 53 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000025f50a01e30 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000025f50a61020_0, 0, 32;
T_7.0 ;
    %load/vec4 v0000025f50a61020_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_7.1, 5;
    %pushi/vec4 19, 0, 32;
    %ix/getv/s 4, v0000025f50a61020_0;
    %store/vec4a v0000025f50a626a0, 4, 0;
    %load/vec4 v0000025f50a61020_0;
    %addi 1, 0, 32;
    %store/vec4 v0000025f50a61020_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %vpi_call/w 4 66 "$readmemh", "program.hex", v0000025f50a626a0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000011111111 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025f50a61480_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025f50a61480_0, 0, 1;
    %delay 500000, 0;
    %vpi_call/w 4 81 "$display", "=================================" {0 0 0};
    %vpi_call/w 4 82 "$display", "Simulation PASSED" {0 0 0};
    %vpi_call/w 4 83 "$display", "=================================" {0 0 0};
    %vpi_call/w 4 84 "$finish" {0 0 0};
    %end;
    .thread T_7;
    .scope S_0000025f50a01e30;
T_8 ;
    %wait E_0000025f509c3560;
    %load/vec4 v0000025f50a61480_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %vpi_call/w 4 92 "$display", "TIME=%0t | PC=0x%08h | INSTR=0x%08h", $time, v0000025f50a60da0_0, v0000025f50a613e0_0 {0 0 0};
T_8.0 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "-";
    "rtl/core/alu.sv";
    "tb/tb_processor.sv";
    "rtl/top.sv";
    "rtl/core/riscv_core.sv";
    "rtl/core/execute.sv";
    "rtl/core/zba_unit.sv";
    "rtl/core/decode.sv";
    "rtl/core/fetch.sv";
    "rtl/core/mem_stage.sv";
    "rtl/core/regfile.sv";
    "rtl/core/writeback.sv";
