Dec 28 19:53:39.577 VTTY: Console port: waiting connection on tcp port 5001 for protocol IPv6 (FD 11)
Dec 28 19:53:39.577 VTTY: Console port: waiting connection on tcp port 5001 for protocol IPv4 (FD 12)
Dec 28 19:53:39.579 slot0: C/H/S settings = 0/4/32
Dec 28 19:53:39.579 slot1: C/H/S settings = 0/4/32
Dec 28 19:53:39.803 C3725_BOOT: starting instance (CPU0 PC=0xffffffffbfc00000,idle_pc=0x0,JIT on)
Dec 28 19:53:39.803 CPU0: CPU_STATE: Starting CPU (old state=2)...
Dec 28 19:53:39.990 ROM: Microcode has started.
Dec 28 19:53:39.995 ROM: trying to read bootvar 'WARM_REBOOT'
Dec 28 19:53:40.054 CPU0: IO_FPGA: write to unknown addr 0x34, value=0x22, pc=0x602417c4 (size=2)
Dec 28 19:53:40.054 ROM: unhandled syscall 0x00000047 at pc=0x60a64294 (a1=0x80007dac,a2=0x62d3f9fc,a3=0x0000011c)
Dec 28 19:53:40.295 ROM: trying to read bootvar 'RANDOM_NUM'
Dec 28 19:53:40.311 CPU0: PCI: read request for device 'gt96100' at pc=0x6024ce84: bus=0,device=0,function=0,reg=0x00
Dec 28 19:53:40.311 CPU0: PCI: read request for device 'gt96100' at pc=0x6024ce88: bus=0,device=0,function=0,reg=0x00
Dec 28 19:53:40.311 CPU0: PCI: read request for device 'gt96100' at pc=0x6024cc38: bus=0,device=0,function=0,reg=0x08
Dec 28 19:53:40.311 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x10
Dec 28 19:53:40.311 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x10
Dec 28 19:53:40.311 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x90
Dec 28 19:53:40.311 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x90
Dec 28 19:53:40.311 CPU0: PCI: write request (data=0x10000000) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x14
Dec 28 19:53:40.311 CPU0: PCI: write request (data=0x10000000) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x14
Dec 28 19:53:40.311 CPU0: PCI: write request (data=0x10000000) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x94
Dec 28 19:53:40.311 CPU0: PCI: write request (data=0x10000000) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x94
Dec 28 19:53:40.311 CPU0: PCI: write request (data=0x14000000) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x20
Dec 28 19:53:40.311 CPU0: PCI: write request (data=0x14000000) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x20
Dec 28 19:53:40.311 CPU0: PCI: write request (data=0x14000000) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0xa0
Dec 28 19:53:40.311 CPU0: PCI: write request (data=0x14000000) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0xa0
Dec 28 19:53:40.311 CPU0: PCI: write request (data=0x00000146) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x04
Dec 28 19:53:40.311 CPU0: PCI: write request (data=0x00000146) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x04
Dec 28 19:53:40.311 CPU0: PCI: write request (data=0x00000146) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x84
Dec 28 19:53:40.311 CPU0: PCI: write request (data=0x00000146) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x84
Dec 28 19:53:40.311 CPU0: PCI: write request (data=0x00000007) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x0c
Dec 28 19:53:40.311 CPU0: PCI: write request (data=0x00000007) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x0c
Dec 28 19:53:40.311 CPU0: PCI: write request (data=0x00000007) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x8c
Dec 28 19:53:40.311 CPU0: PCI: write request (data=0x00000007) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x8c
Dec 28 19:53:40.311 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x10
Dec 28 19:53:40.311 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x10
Dec 28 19:53:40.311 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x90
Dec 28 19:53:40.311 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x90
Dec 28 19:53:40.311 CPU0: PCI: write request (data=0x20000000) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x14
Dec 28 19:53:40.311 CPU0: PCI: write request (data=0x20000000) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x14
Dec 28 19:53:40.311 CPU0: PCI: write request (data=0x20000000) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x94
Dec 28 19:53:40.311 CPU0: PCI: write request (data=0x20000000) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x94
Dec 28 19:53:40.311 CPU0: PCI: write request (data=0xc0000000) for unknown device at pc=0x6024cd80 (bus=0,device=0,function=1,reg=0x10).
Dec 28 19:53:40.311 CPU0: PCI: write request (data=0xc0000000) for unknown device at pc=0x6024cd84 (bus=0,device=0,function=1,reg=0x10).
Dec 28 19:53:40.311 CPU0: PCI: write request (data=0xc0000000) for unknown device at pc=0x6024cd80 (bus=0,device=0,function=1,reg=0x90).
Dec 28 19:53:40.311 CPU0: PCI: write request (data=0xc0000000) for unknown device at pc=0x6024cd84 (bus=0,device=0,function=1,reg=0x90).
Dec 28 19:53:40.311 CPU0: PCI: write request (data=0xe0000000) for unknown device at pc=0x6024cd80 (bus=0,device=0,function=1,reg=0x14).
Dec 28 19:53:40.311 CPU0: PCI: write request (data=0xe0000000) for unknown device at pc=0x6024cd84 (bus=0,device=0,function=1,reg=0x14).
Dec 28 19:53:40.311 CPU0: PCI: write request (data=0xe0000000) for unknown device at pc=0x6024cd80 (bus=0,device=0,function=1,reg=0x94).
Dec 28 19:53:40.311 CPU0: PCI: write request (data=0xe0000000) for unknown device at pc=0x6024cd84 (bus=0,device=0,function=1,reg=0x94).
Dec 28 19:53:40.311 CPU0: IO_FPGA: write to unknown addr 0x32, value=0x40, pc=0x6024a238 (size=2)
Dec 28 19:53:40.312 CPU0: IO_FPGA: read from unknown addr 0x16, pc=0x6026219c (size=2)
Dec 28 19:53:40.312 CPU0: IO_FPGA: read from unknown addr 0x16, pc=0x602621c8 (size=2)
Dec 28 19:53:40.312 CPU0: IO_FPGA: write to unknown addr 0x16, value=0x0, pc=0x602621dc (size=2)
Dec 28 19:53:40.312 CPU0: MTS: read  access to undefined address 0x3c080000 at pc=0x60262210 (size=1)
Dec 28 19:53:40.314 ROM: unhandled syscall 0x0000003e at pc=0x60a64294 (a1=0x80007d9c,a2=0x62d3f9d8,a3=0x000000f8)
Dec 28 19:53:40.314 ROM: unhandled syscall 0x00000047 at pc=0x60a64294 (a1=0x80007da4,a2=0x62d3f9fc,a3=0x0000011c)
Dec 28 19:53:40.884 ROM: trying to read bootvar 'BOOT'
Dec 28 19:53:40.884 ROM: trying to read bootvar 'CONFIG_FILE'
Dec 28 19:53:40.884 ROM: trying to read bootvar 'BOOTLDR'
Dec 28 19:53:40.884 ROM: trying to read bootvar 'RSHELF'
Dec 28 19:53:40.884 ROM: trying to read bootvar 'DSHELF'
Dec 28 19:53:40.884 ROM: trying to read bootvar 'DSHELFINFO'
Dec 28 19:53:40.884 ROM: trying to read bootvar 'RESET_COUNTER'
Dec 28 19:53:40.884 ROM: trying to read bootvar 'CHRG_LOCRECSN'
Dec 28 19:53:40.884 ROM: trying to read bootvar 'CHRG_ID'
Dec 28 19:53:40.884 ROM: trying to read bootvar 'SLOTCACHE'
Dec 28 19:53:40.884 ROM: trying to read bootvar 'OVERTEMP'
Dec 28 19:53:40.884 ROM: trying to read bootvar 'DIAG'
Dec 28 19:53:40.884 ROM: trying to read bootvar 'WARM_REBOOT'
Dec 28 19:53:40.937 CPU0: IO_FPGA: read from unknown addr 0x16, pc=0x607d4b14 (size=2)
Dec 28 19:53:40.937 CPU0: MTS: read  access to undefined address 0x3c080022 at pc=0x607d4704 (size=1)
Dec 28 19:53:40.937 CPU0: MTS: read  access to undefined address 0x3c080023 at pc=0x607d478c (size=1)
Dec 28 19:53:40.937 CPU0: MTS: write access to undefined address 0x3c080023 at pc=0x607d4798, value=0x00000000 (size=1)
Dec 28 19:53:40.937 CPU0: MTS: read  access to undefined address 0x3c080023 at pc=0x607d47a4 (size=1)
Dec 28 19:53:40.937 CPU0: MTS: write access to undefined address 0x3c080023 at pc=0x607d47b4, value=0x00000080 (size=1)
Dec 28 19:53:40.937 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x607d6514 (size=1)
Dec 28 19:53:40.937 CPU0: MTS: write access to undefined address 0x3c000002 at pc=0x607d6520, value=0x00000080 (size=1)
Dec 28 19:53:40.937 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x607d6524 (size=1)
Dec 28 19:53:40.956 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x607d6550 (size=1)
Dec 28 19:53:40.974 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x607d6550 (size=1)
Dec 28 19:53:40.991 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x607d6550 (size=1)
Dec 28 19:53:41.010 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x607d6550 (size=1)
Dec 28 19:53:41.027 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x607d6550 (size=1)
Dec 28 19:53:41.048 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x607d6550 (size=1)
Dec 28 19:53:41.048 CPU0: MTS: write access to undefined address 0x3c080007 at pc=0x607d48a0, value=0x00000002 (size=1)
Dec 28 19:53:41.048 CPU0: MTS: write access to undefined address 0x3c080008 at pc=0x607d48a8, value=0x00000002 (size=1)
Dec 28 19:53:41.048 CPU0: MTS: write access to undefined address 0x3c080009 at pc=0x607d48b0, value=0x00000002 (size=1)
Dec 28 19:53:41.048 CPU0: MTS: write access to undefined address 0x3c08000a at pc=0x607d48b4, value=0x00000002 (size=1)
Dec 28 19:53:41.048 CPU0: MTS: write access to undefined address 0x3c08000b at pc=0x607d48b8, value=0x00000002 (size=1)
Dec 28 19:53:41.048 CPU0: MTS: write access to undefined address 0x3c08000c at pc=0x607d48bc, value=0x00000002 (size=1)
Dec 28 19:53:41.049 CPU0: MTS: read  access to undefined address 0x3c080022 at pc=0x607d5740 (size=1)
Dec 28 19:53:41.172 CPU0: PCI: read request for device 'NM-1FE-TX(1)' at pc=0x6024ce94: bus=0,device=6,function=0,reg=0x00
Dec 28 19:53:41.172 CPU0: PCI: read request for device 'NM-1FE-TX(1)' at pc=0x6024ce98: bus=0,device=6,function=0,reg=0x00
Dec 28 19:53:41.172 CPU0: PCI: read request for device 'NM-1FE-TX(1)' at pc=0x6024ce94: bus=0,device=6,function=0,reg=0x00
Dec 28 19:53:41.172 CPU0: PCI: read request for device 'NM-1FE-TX(1)' at pc=0x6024ce98: bus=0,device=6,function=0,reg=0x00
Dec 28 19:53:41.172 CPU0: PCI: write request (data=0x4d000000) for device 'NM-1FE-TX(1)' at pc=0x6024cd60: bus=0,device=6,function=0,reg=0x14
Dec 28 19:53:41.172 NM-1FE-TX(1): registers are mapped at 0x4d000000
Dec 28 19:53:41.172 CPU0: PCI: write request (data=0x4d000000) for device 'NM-1FE-TX(1)' at pc=0x6024cd6c: bus=0,device=6,function=0,reg=0x14
Dec 28 19:53:41.172 NM-1FE-TX(1): registers are mapped at 0x4d000000
Dec 28 19:53:41.172 CPU0: PCI: write request (data=0x00000006) for device 'NM-1FE-TX(1)' at pc=0x6024cd60: bus=0,device=6,function=0,reg=0x04
Dec 28 19:53:41.172 CPU0: PCI: write request (data=0x00000006) for device 'NM-1FE-TX(1)' at pc=0x6024cd6c: bus=0,device=6,function=0,reg=0x04
Dec 28 19:53:41.172 CPU0: PCI: write request (data=0x00004000) for device 'NM-1FE-TX(1)' at pc=0x6024cd60: bus=0,device=6,function=0,reg=0x0c
Dec 28 19:53:41.172 CPU0: PCI: write request (data=0x00004000) for device 'NM-1FE-TX(1)' at pc=0x6024cd6c: bus=0,device=6,function=0,reg=0x0c
Dec 28 19:53:41.172 CPU0: PCI: read request for device 'NM-1FE-TX(1)' at pc=0x6024ce94: bus=0,device=6,function=0,reg=0x00
Dec 28 19:53:41.172 CPU0: PCI: read request for device 'NM-1FE-TX(1)' at pc=0x6024ce98: bus=0,device=6,function=0,reg=0x00
Dec 28 19:53:41.173 CPU0: PCI: write request (data=0x00004000) for device 'NM-1FE-TX(1)' at pc=0x6024cd60: bus=0,device=6,function=0,reg=0x0c
Dec 28 19:53:41.173 CPU0: PCI: write request (data=0x00004000) for device 'NM-1FE-TX(1)' at pc=0x6024cd6c: bus=0,device=6,function=0,reg=0x0c
Dec 28 19:53:41.175 NM-1FE-TX(1): fetching init block at address 0x07dca0e0
Dec 28 19:53:41.175 NM-1FE-TX(1): rx_ring = 0x07dca140 (64), tx_ring = 0x07dca580 (128)
Dec 28 19:53:41.175 NM-1FE-TX(1): CSR0 = 0x0101
Dec 28 19:53:41.175 CPU0: PCI: read request for device 'NM-1FE-TX(2)' at pc=0x6024ce94: bus=0,device=10,function=0,reg=0x00
Dec 28 19:53:41.175 CPU0: PCI: read request for device 'NM-1FE-TX(2)' at pc=0x6024ce98: bus=0,device=10,function=0,reg=0x00
Dec 28 19:53:41.175 CPU0: PCI: read request for device 'NM-1FE-TX(2)' at pc=0x6024ce94: bus=0,device=10,function=0,reg=0x00
Dec 28 19:53:41.175 CPU0: PCI: read request for device 'NM-1FE-TX(2)' at pc=0x6024ce98: bus=0,device=10,function=0,reg=0x00
Dec 28 19:53:41.175 CPU0: PCI: write request (data=0x4d800000) for device 'NM-1FE-TX(2)' at pc=0x6024cd60: bus=0,device=10,function=0,reg=0x14
Dec 28 19:53:41.175 NM-1FE-TX(2): registers are mapped at 0x4d800000
Dec 28 19:53:41.175 CPU0: PCI: write request (data=0x4d800000) for device 'NM-1FE-TX(2)' at pc=0x6024cd6c: bus=0,device=10,function=0,reg=0x14
Dec 28 19:53:41.175 NM-1FE-TX(2): registers are mapped at 0x4d800000
Dec 28 19:53:41.175 CPU0: PCI: write request (data=0x00000006) for device 'NM-1FE-TX(2)' at pc=0x6024cd60: bus=0,device=10,function=0,reg=0x04
Dec 28 19:53:41.175 CPU0: PCI: write request (data=0x00000006) for device 'NM-1FE-TX(2)' at pc=0x6024cd6c: bus=0,device=10,function=0,reg=0x04
Dec 28 19:53:41.175 CPU0: PCI: write request (data=0x00004000) for device 'NM-1FE-TX(2)' at pc=0x6024cd60: bus=0,device=10,function=0,reg=0x0c
Dec 28 19:53:41.175 CPU0: PCI: write request (data=0x00004000) for device 'NM-1FE-TX(2)' at pc=0x6024cd6c: bus=0,device=10,function=0,reg=0x0c
Dec 28 19:53:41.175 CPU0: PCI: read request for device 'NM-1FE-TX(2)' at pc=0x6024ce94: bus=0,device=10,function=0,reg=0x00
Dec 28 19:53:41.175 CPU0: PCI: read request for device 'NM-1FE-TX(2)' at pc=0x6024ce98: bus=0,device=10,function=0,reg=0x00
Dec 28 19:53:41.175 CPU0: PCI: write request (data=0x00004000) for device 'NM-1FE-TX(2)' at pc=0x6024cd60: bus=0,device=10,function=0,reg=0x0c
Dec 28 19:53:41.175 CPU0: PCI: write request (data=0x00004000) for device 'NM-1FE-TX(2)' at pc=0x6024cd6c: bus=0,device=10,function=0,reg=0x0c
Dec 28 19:53:41.176 NM-1FE-TX(2): fetching init block at address 0x07e18e00
Dec 28 19:53:41.177 NM-1FE-TX(2): rx_ring = 0x07e18e60 (64), tx_ring = 0x07e192a0 (128)
Dec 28 19:53:41.177 NM-1FE-TX(2): CSR0 = 0x0101
Dec 28 19:53:41.182 CPU0: IO_FPGA: write to unknown addr 0x34, value=0x33, pc=0x6023ed50 (size=2)
Dec 28 19:53:41.183 NM-1FE-TX(1): fetching init block at address 0x07dca0e0
Dec 28 19:53:41.183 NM-1FE-TX(1): rx_ring = 0x07dca140 (64), tx_ring = 0x07dca580 (128)
Dec 28 19:53:41.183 NM-1FE-TX(1): CSR0 = 0x0101
Dec 28 19:53:41.184 NM-1FE-TX(2): fetching init block at address 0x07e18e00
Dec 28 19:53:41.184 NM-1FE-TX(2): rx_ring = 0x07e18e60 (64), tx_ring = 0x07e192a0 (128)
Dec 28 19:53:41.184 NM-1FE-TX(2): CSR0 = 0x0101
Dec 28 19:53:41.198 CPU0: JIT: partial JIT flush (count=851)
Dec 28 19:53:41.229 NM-1FE-TX(1): fetching init block at address 0x07dca0e0
Dec 28 19:53:41.229 NM-1FE-TX(1): rx_ring = 0x07dca140 (64), tx_ring = 0x07dca580 (128)
Dec 28 19:53:41.229 NM-1FE-TX(1): CSR0 = 0x0101
Dec 28 19:53:41.229 NM-1FE-TX(2): fetching init block at address 0x07e18e00
Dec 28 19:53:41.229 NM-1FE-TX(2): rx_ring = 0x07e18e60 (64), tx_ring = 0x07e192a0 (128)
Dec 28 19:53:41.229 NM-1FE-TX(2): CSR0 = 0x0101
Dec 28 19:53:41.371 CPU0: JIT: flushing data structures (compiled pages=1004)
Dec 28 19:53:41.541 CPU0: JIT: partial JIT flush (count=815)
Dec 28 19:53:41.663 ROM: trying to read bootvar 'PMDEBUG'
Dec 28 19:53:41.666 ROM: trying to read bootvar 'MONDEBUG'
Dec 28 19:53:41.818 ROM: unhandled syscall 0x0000001a at pc=0x60a64294 (a1=0x64d1f0bc,a2=0x62d3f948,a3=0x00000068)
Dec 28 19:53:41.818 ROM: unhandled syscall 0x00000009 at pc=0x60a64294 (a1=0x64d1f0bc,a2=0x62d3f904,a3=0x00000024)
Dec 28 19:53:41.826 CPU0: JIT: flushing data structures (compiled pages=1033)
Dec 28 19:53:41.947 NM-1FE-TX(1): fetching init block at address 0x07dca0e0
Dec 28 19:53:41.947 NM-1FE-TX(1): rx_ring = 0x07dca140 (64), tx_ring = 0x07dca580 (128)
Dec 28 19:53:41.947 NM-1FE-TX(1): CSR0 = 0x0101
Dec 28 19:53:41.957 NM-1FE-TX(2): fetching init block at address 0x07e18e00
Dec 28 19:53:41.957 NM-1FE-TX(2): rx_ring = 0x07e18e60 (64), tx_ring = 0x07e192a0 (128)
Dec 28 19:53:41.957 NM-1FE-TX(2): CSR0 = 0x0101
Dec 28 19:53:41.997 CPU0: IO_FPGA: read from unknown addr 0x16, pc=0x607d4ad4 (size=2)
Dec 28 19:53:41.997 CPU0: IO_FPGA: write to unknown addr 0x16, value=0x1, pc=0x607d4adc (size=2)
Dec 28 19:53:42.000 ROM: trying to read bootvar 'ROM_PERSISTENT_UTC'
Dec 28 19:53:42.020 CPU0: JIT: partial JIT flush (count=867)
Dec 28 19:53:42.176 ROM: trying to set bootvar 'BSI=0'
Dec 28 19:53:42.176 ROM: trying to read bootvar 'RET_2_RCALTS'
Dec 28 19:53:42.176 ROM: trying to set bootvar 'RET_2_RCALTS='
Dec 28 19:53:42.185 ROM: trying to read bootvar 'RANDOM_NUM'
Dec 28 19:53:44.171 CPU0: JIT: flushing data structures (compiled pages=1056)
Dec 28 19:54:06.221 C3725_STOP: stopping simulation.
Dec 28 19:54:06.221 CPU0: CPU_STATE: Halting CPU (old state=0)...
Dec 28 19:54:06.256 VM: shutdown procedure engaged.
Dec 28 19:54:06.256 VM_OBJECT: Shutdown of object "ns16552"
Dec 28 19:54:06.256 DEVICE: Removal of device ns16552, fd=-1, host_addr=0x0, flags=0
Dec 28 19:54:06.256 VM_OBJECT: Shutdown of object "mem_bswap"
Dec 28 19:54:06.256 DEVICE: Removal of device mem_bswap, fd=-1, host_addr=0x0, flags=0
Dec 28 19:54:06.256 VM_OBJECT: Shutdown of object "rom"
Dec 28 19:54:06.256 DEVICE: Removal of device rom, fd=15, host_addr=0x7f163999b000, flags=1
Dec 28 19:54:06.256 MMAP: unmapping of device 'rom', fd=15, host_addr=0x7f163999b000, len=0x200000
Dec 28 19:54:06.256 VM_OBJECT: Shutdown of object "ram"
Dec 28 19:54:06.256 DEVICE: Removal of device ram, fd=14, host_addr=0x7f1620000000, flags=34
Dec 28 19:54:06.256 MMAP: unmapping of device 'ram', fd=14, host_addr=0x7f1620000000, len=0x8000000
Dec 28 19:54:06.274 VM_OBJECT: Shutdown of object "gt96100"
Dec 28 19:54:06.274 DEVICE: Removal of device gt96100, fd=-1, host_addr=0x0, flags=0
Dec 28 19:54:06.274 VM_OBJECT: Shutdown of object "io_fpga"
Dec 28 19:54:06.274 DEVICE: Removal of device io_fpga, fd=-1, host_addr=0x0, flags=0
Dec 28 19:54:06.274 VM_OBJECT: Shutdown of object "ssa"
Dec 28 19:54:06.274 DEVICE: Removal of device ssa, fd=13, host_addr=0x7f16426bb000, flags=2
Dec 28 19:54:06.274 MMAP: unmapping of device 'ssa', fd=13, host_addr=0x7f16426bb000, len=0x7000
Dec 28 19:54:06.274 VM_OBJECT: Shutdown of object "remote_ctrl"
Dec 28 19:54:06.274 DEVICE: Removal of device remote_ctrl, fd=-1, host_addr=0x0, flags=0
Dec 28 19:54:06.274 VM: removing PCI busses.
Dec 28 19:54:06.274 VM: deleting VTTY.
Dec 28 19:54:06.274 VTTY: Console port: closing FD 11
Dec 28 19:54:06.274 VTTY: Console port: closing FD 12
Dec 28 19:54:06.274 VM: deleting system CPUs.
Dec 28 19:54:06.274 CPU0: CPU_STATE: Halting CPU (old state=1)...
Dec 28 19:54:06.294 VM: shutdown procedure completed.
Dec 28 19:55:10.273 VTTY: Console port: waiting connection on tcp port 5001 for protocol IPv6 (FD 11)
Dec 28 19:55:10.273 VTTY: Console port: waiting connection on tcp port 5001 for protocol IPv4 (FD 12)
Dec 28 19:55:10.274 slot0: C/H/S settings = 0/4/32
Dec 28 19:55:10.274 slot1: C/H/S settings = 0/4/32
Dec 28 19:55:10.482 C3725_BOOT: starting instance (CPU0 PC=0xffffffffbfc00000,idle_pc=0x0,JIT on)
Dec 28 19:55:10.482 CPU0: CPU_STATE: Starting CPU (old state=2)...
Dec 28 19:55:10.675 ROM: Microcode has started.
Dec 28 19:55:10.679 ROM: trying to read bootvar 'WARM_REBOOT'
Dec 28 19:55:10.748 CPU0: IO_FPGA: write to unknown addr 0x34, value=0x22, pc=0x602417c4 (size=2)
Dec 28 19:55:10.748 ROM: unhandled syscall 0x00000047 at pc=0x60a64294 (a1=0x80007dac,a2=0x62d3f9fc,a3=0x0000011c)
Dec 28 19:55:10.972 ROM: trying to read bootvar 'RANDOM_NUM'
Dec 28 19:55:10.986 CPU0: PCI: read request for device 'gt96100' at pc=0x6024ce84: bus=0,device=0,function=0,reg=0x00
Dec 28 19:55:10.986 CPU0: PCI: read request for device 'gt96100' at pc=0x6024ce88: bus=0,device=0,function=0,reg=0x00
Dec 28 19:55:10.986 CPU0: PCI: read request for device 'gt96100' at pc=0x6024cc38: bus=0,device=0,function=0,reg=0x08
Dec 28 19:55:10.986 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x10
Dec 28 19:55:10.986 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x10
Dec 28 19:55:10.986 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x90
Dec 28 19:55:10.986 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x90
Dec 28 19:55:10.986 CPU0: PCI: write request (data=0x10000000) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x14
Dec 28 19:55:10.986 CPU0: PCI: write request (data=0x10000000) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x14
Dec 28 19:55:10.986 CPU0: PCI: write request (data=0x10000000) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x94
Dec 28 19:55:10.986 CPU0: PCI: write request (data=0x10000000) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x94
Dec 28 19:55:10.986 CPU0: PCI: write request (data=0x14000000) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x20
Dec 28 19:55:10.986 CPU0: PCI: write request (data=0x14000000) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x20
Dec 28 19:55:10.986 CPU0: PCI: write request (data=0x14000000) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0xa0
Dec 28 19:55:10.986 CPU0: PCI: write request (data=0x14000000) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0xa0
Dec 28 19:55:10.986 CPU0: PCI: write request (data=0x00000146) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x04
Dec 28 19:55:10.986 CPU0: PCI: write request (data=0x00000146) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x04
Dec 28 19:55:10.986 CPU0: PCI: write request (data=0x00000146) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x84
Dec 28 19:55:10.986 CPU0: PCI: write request (data=0x00000146) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x84
Dec 28 19:55:10.986 CPU0: PCI: write request (data=0x00000007) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x0c
Dec 28 19:55:10.986 CPU0: PCI: write request (data=0x00000007) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x0c
Dec 28 19:55:10.986 CPU0: PCI: write request (data=0x00000007) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x8c
Dec 28 19:55:10.986 CPU0: PCI: write request (data=0x00000007) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x8c
Dec 28 19:55:10.986 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x10
Dec 28 19:55:10.986 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x10
Dec 28 19:55:10.986 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x90
Dec 28 19:55:10.986 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x90
Dec 28 19:55:10.986 CPU0: PCI: write request (data=0x20000000) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x14
Dec 28 19:55:10.986 CPU0: PCI: write request (data=0x20000000) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x14
Dec 28 19:55:10.986 CPU0: PCI: write request (data=0x20000000) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x94
Dec 28 19:55:10.986 CPU0: PCI: write request (data=0x20000000) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x94
Dec 28 19:55:10.986 CPU0: PCI: write request (data=0xc0000000) for unknown device at pc=0x6024cd80 (bus=0,device=0,function=1,reg=0x10).
Dec 28 19:55:10.986 CPU0: PCI: write request (data=0xc0000000) for unknown device at pc=0x6024cd84 (bus=0,device=0,function=1,reg=0x10).
Dec 28 19:55:10.986 CPU0: PCI: write request (data=0xc0000000) for unknown device at pc=0x6024cd80 (bus=0,device=0,function=1,reg=0x90).
Dec 28 19:55:10.986 CPU0: PCI: write request (data=0xc0000000) for unknown device at pc=0x6024cd84 (bus=0,device=0,function=1,reg=0x90).
Dec 28 19:55:10.986 CPU0: PCI: write request (data=0xe0000000) for unknown device at pc=0x6024cd80 (bus=0,device=0,function=1,reg=0x14).
Dec 28 19:55:10.986 CPU0: PCI: write request (data=0xe0000000) for unknown device at pc=0x6024cd84 (bus=0,device=0,function=1,reg=0x14).
Dec 28 19:55:10.986 CPU0: PCI: write request (data=0xe0000000) for unknown device at pc=0x6024cd80 (bus=0,device=0,function=1,reg=0x94).
Dec 28 19:55:10.986 CPU0: PCI: write request (data=0xe0000000) for unknown device at pc=0x6024cd84 (bus=0,device=0,function=1,reg=0x94).
Dec 28 19:55:10.986 CPU0: IO_FPGA: write to unknown addr 0x32, value=0x40, pc=0x6024a238 (size=2)
Dec 28 19:55:10.987 CPU0: IO_FPGA: read from unknown addr 0x16, pc=0x6026219c (size=2)
Dec 28 19:55:10.987 CPU0: IO_FPGA: read from unknown addr 0x16, pc=0x602621c8 (size=2)
Dec 28 19:55:10.987 CPU0: IO_FPGA: write to unknown addr 0x16, value=0x0, pc=0x602621dc (size=2)
Dec 28 19:55:10.987 CPU0: MTS: read  access to undefined address 0x3c080000 at pc=0x60262210 (size=1)
Dec 28 19:55:10.989 ROM: unhandled syscall 0x0000003e at pc=0x60a64294 (a1=0x80007d9c,a2=0x62d3f9d8,a3=0x000000f8)
Dec 28 19:55:10.989 ROM: unhandled syscall 0x00000047 at pc=0x60a64294 (a1=0x80007da4,a2=0x62d3f9fc,a3=0x0000011c)
Dec 28 19:55:11.580 ROM: trying to read bootvar 'BOOT'
Dec 28 19:55:11.580 ROM: trying to read bootvar 'CONFIG_FILE'
Dec 28 19:55:11.580 ROM: trying to read bootvar 'BOOTLDR'
Dec 28 19:55:11.580 ROM: trying to read bootvar 'RSHELF'
Dec 28 19:55:11.580 ROM: trying to read bootvar 'DSHELF'
Dec 28 19:55:11.580 ROM: trying to read bootvar 'DSHELFINFO'
Dec 28 19:55:11.580 ROM: trying to read bootvar 'RESET_COUNTER'
Dec 28 19:55:11.580 ROM: trying to read bootvar 'CHRG_LOCRECSN'
Dec 28 19:55:11.580 ROM: trying to read bootvar 'CHRG_ID'
Dec 28 19:55:11.580 ROM: trying to read bootvar 'SLOTCACHE'
Dec 28 19:55:11.580 ROM: trying to read bootvar 'OVERTEMP'
Dec 28 19:55:11.580 ROM: trying to read bootvar 'DIAG'
Dec 28 19:55:11.580 ROM: trying to read bootvar 'WARM_REBOOT'
Dec 28 19:55:11.670 CPU0: IO_FPGA: read from unknown addr 0x16, pc=0x607d4b14 (size=2)
Dec 28 19:55:11.670 CPU0: MTS: read  access to undefined address 0x3c080022 at pc=0x607d4704 (size=1)
Dec 28 19:55:11.670 CPU0: MTS: read  access to undefined address 0x3c080023 at pc=0x607d478c (size=1)
Dec 28 19:55:11.670 CPU0: MTS: write access to undefined address 0x3c080023 at pc=0x607d4798, value=0x00000000 (size=1)
Dec 28 19:55:11.671 CPU0: MTS: read  access to undefined address 0x3c080023 at pc=0x607d47a4 (size=1)
Dec 28 19:55:11.671 CPU0: MTS: write access to undefined address 0x3c080023 at pc=0x607d47b4, value=0x00000080 (size=1)
Dec 28 19:55:11.671 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x607d6514 (size=1)
Dec 28 19:55:11.671 CPU0: MTS: write access to undefined address 0x3c000002 at pc=0x607d6520, value=0x00000080 (size=1)
Dec 28 19:55:11.671 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x607d6524 (size=1)
Dec 28 19:55:11.710 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x607d6550 (size=1)
Dec 28 19:55:11.751 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x607d6550 (size=1)
Dec 28 19:55:11.790 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x607d6550 (size=1)
Dec 28 19:55:11.829 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x607d6550 (size=1)
Dec 28 19:55:11.869 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x607d6550 (size=1)
Dec 28 19:55:11.924 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x607d6550 (size=1)
Dec 28 19:55:11.924 CPU0: MTS: write access to undefined address 0x3c080007 at pc=0x607d48a0, value=0x00000002 (size=1)
Dec 28 19:55:11.924 CPU0: MTS: write access to undefined address 0x3c080008 at pc=0x607d48a8, value=0x00000002 (size=1)
Dec 28 19:55:11.924 CPU0: MTS: write access to undefined address 0x3c080009 at pc=0x607d48b0, value=0x00000002 (size=1)
Dec 28 19:55:11.924 CPU0: MTS: write access to undefined address 0x3c08000a at pc=0x607d48b4, value=0x00000002 (size=1)
Dec 28 19:55:11.924 CPU0: MTS: write access to undefined address 0x3c08000b at pc=0x607d48b8, value=0x00000002 (size=1)
Dec 28 19:55:11.924 CPU0: MTS: write access to undefined address 0x3c08000c at pc=0x607d48bc, value=0x00000002 (size=1)
Dec 28 19:55:11.924 CPU0: MTS: read  access to undefined address 0x3c080022 at pc=0x607d5740 (size=1)
Dec 28 19:55:12.299 CPU0: PCI: read request for device 'NM-1FE-TX(1)' at pc=0x6024ce94: bus=0,device=6,function=0,reg=0x00
Dec 28 19:55:12.299 CPU0: PCI: read request for device 'NM-1FE-TX(1)' at pc=0x6024ce98: bus=0,device=6,function=0,reg=0x00
Dec 28 19:55:12.299 CPU0: PCI: read request for device 'NM-1FE-TX(1)' at pc=0x6024ce94: bus=0,device=6,function=0,reg=0x00
Dec 28 19:55:12.299 CPU0: PCI: read request for device 'NM-1FE-TX(1)' at pc=0x6024ce98: bus=0,device=6,function=0,reg=0x00
Dec 28 19:55:12.299 CPU0: PCI: write request (data=0x4d000000) for device 'NM-1FE-TX(1)' at pc=0x6024cd60: bus=0,device=6,function=0,reg=0x14
Dec 28 19:55:12.299 NM-1FE-TX(1): registers are mapped at 0x4d000000
Dec 28 19:55:12.299 CPU0: PCI: write request (data=0x4d000000) for device 'NM-1FE-TX(1)' at pc=0x6024cd6c: bus=0,device=6,function=0,reg=0x14
Dec 28 19:55:12.299 NM-1FE-TX(1): registers are mapped at 0x4d000000
Dec 28 19:55:12.300 CPU0: PCI: write request (data=0x00000006) for device 'NM-1FE-TX(1)' at pc=0x6024cd60: bus=0,device=6,function=0,reg=0x04
Dec 28 19:55:12.300 CPU0: PCI: write request (data=0x00000006) for device 'NM-1FE-TX(1)' at pc=0x6024cd6c: bus=0,device=6,function=0,reg=0x04
Dec 28 19:55:12.300 CPU0: PCI: write request (data=0x00004000) for device 'NM-1FE-TX(1)' at pc=0x6024cd60: bus=0,device=6,function=0,reg=0x0c
Dec 28 19:55:12.300 CPU0: PCI: write request (data=0x00004000) for device 'NM-1FE-TX(1)' at pc=0x6024cd6c: bus=0,device=6,function=0,reg=0x0c
Dec 28 19:55:12.300 CPU0: PCI: read request for device 'NM-1FE-TX(1)' at pc=0x6024ce94: bus=0,device=6,function=0,reg=0x00
Dec 28 19:55:12.300 CPU0: PCI: read request for device 'NM-1FE-TX(1)' at pc=0x6024ce98: bus=0,device=6,function=0,reg=0x00
Dec 28 19:55:12.300 CPU0: PCI: write request (data=0x00004000) for device 'NM-1FE-TX(1)' at pc=0x6024cd60: bus=0,device=6,function=0,reg=0x0c
Dec 28 19:55:12.300 CPU0: PCI: write request (data=0x00004000) for device 'NM-1FE-TX(1)' at pc=0x6024cd6c: bus=0,device=6,function=0,reg=0x0c
Dec 28 19:55:12.306 NM-1FE-TX(1): fetching init block at address 0x07dca0e0
Dec 28 19:55:12.306 NM-1FE-TX(1): rx_ring = 0x07dca140 (64), tx_ring = 0x07dca580 (128)
Dec 28 19:55:12.306 NM-1FE-TX(1): CSR0 = 0x0101
Dec 28 19:55:12.306 CPU0: PCI: read request for device 'NM-1FE-TX(2)' at pc=0x6024ce94: bus=0,device=10,function=0,reg=0x00
Dec 28 19:55:12.306 CPU0: PCI: read request for device 'NM-1FE-TX(2)' at pc=0x6024ce98: bus=0,device=10,function=0,reg=0x00
Dec 28 19:55:12.306 CPU0: PCI: read request for device 'NM-1FE-TX(2)' at pc=0x6024ce94: bus=0,device=10,function=0,reg=0x00
Dec 28 19:55:12.306 CPU0: PCI: read request for device 'NM-1FE-TX(2)' at pc=0x6024ce98: bus=0,device=10,function=0,reg=0x00
Dec 28 19:55:12.306 CPU0: PCI: write request (data=0x4d800000) for device 'NM-1FE-TX(2)' at pc=0x6024cd60: bus=0,device=10,function=0,reg=0x14
Dec 28 19:55:12.306 NM-1FE-TX(2): registers are mapped at 0x4d800000
Dec 28 19:55:12.306 CPU0: PCI: write request (data=0x4d800000) for device 'NM-1FE-TX(2)' at pc=0x6024cd6c: bus=0,device=10,function=0,reg=0x14
Dec 28 19:55:12.306 NM-1FE-TX(2): registers are mapped at 0x4d800000
Dec 28 19:55:12.306 CPU0: PCI: write request (data=0x00000006) for device 'NM-1FE-TX(2)' at pc=0x6024cd60: bus=0,device=10,function=0,reg=0x04
Dec 28 19:55:12.306 CPU0: PCI: write request (data=0x00000006) for device 'NM-1FE-TX(2)' at pc=0x6024cd6c: bus=0,device=10,function=0,reg=0x04
Dec 28 19:55:12.306 CPU0: PCI: write request (data=0x00004000) for device 'NM-1FE-TX(2)' at pc=0x6024cd60: bus=0,device=10,function=0,reg=0x0c
Dec 28 19:55:12.306 CPU0: PCI: write request (data=0x00004000) for device 'NM-1FE-TX(2)' at pc=0x6024cd6c: bus=0,device=10,function=0,reg=0x0c
Dec 28 19:55:12.306 CPU0: PCI: read request for device 'NM-1FE-TX(2)' at pc=0x6024ce94: bus=0,device=10,function=0,reg=0x00
Dec 28 19:55:12.306 CPU0: PCI: read request for device 'NM-1FE-TX(2)' at pc=0x6024ce98: bus=0,device=10,function=0,reg=0x00
Dec 28 19:55:12.306 CPU0: PCI: write request (data=0x00004000) for device 'NM-1FE-TX(2)' at pc=0x6024cd60: bus=0,device=10,function=0,reg=0x0c
Dec 28 19:55:12.306 CPU0: PCI: write request (data=0x00004000) for device 'NM-1FE-TX(2)' at pc=0x6024cd6c: bus=0,device=10,function=0,reg=0x0c
Dec 28 19:55:12.310 NM-1FE-TX(2): fetching init block at address 0x07e18e00
Dec 28 19:55:12.310 NM-1FE-TX(2): rx_ring = 0x07e18e60 (64), tx_ring = 0x07e192a0 (128)
Dec 28 19:55:12.310 NM-1FE-TX(2): CSR0 = 0x0101
Dec 28 19:55:12.327 CPU0: IO_FPGA: write to unknown addr 0x34, value=0x33, pc=0x6023ed50 (size=2)
Dec 28 19:55:12.331 NM-1FE-TX(1): fetching init block at address 0x07dca0e0
Dec 28 19:55:12.331 NM-1FE-TX(1): rx_ring = 0x07dca140 (64), tx_ring = 0x07dca580 (128)
Dec 28 19:55:12.331 NM-1FE-TX(1): CSR0 = 0x0101
Dec 28 19:55:12.331 NM-1FE-TX(2): fetching init block at address 0x07e18e00
Dec 28 19:55:12.331 NM-1FE-TX(2): rx_ring = 0x07e18e60 (64), tx_ring = 0x07e192a0 (128)
Dec 28 19:55:12.331 NM-1FE-TX(2): CSR0 = 0x0101
Dec 28 19:55:12.370 CPU0: JIT: partial JIT flush (count=851)
Dec 28 19:55:12.452 NM-1FE-TX(1): fetching init block at address 0x07dca0e0
Dec 28 19:55:12.452 NM-1FE-TX(1): rx_ring = 0x07dca140 (64), tx_ring = 0x07dca580 (128)
Dec 28 19:55:12.452 NM-1FE-TX(1): CSR0 = 0x0101
Dec 28 19:55:12.453 NM-1FE-TX(2): fetching init block at address 0x07e18e00
Dec 28 19:55:12.453 NM-1FE-TX(2): rx_ring = 0x07e18e60 (64), tx_ring = 0x07e192a0 (128)
Dec 28 19:55:12.453 NM-1FE-TX(2): CSR0 = 0x0101
Dec 28 19:55:12.830 CPU0: JIT: flushing data structures (compiled pages=1004)
Dec 28 19:55:13.289 CPU0: JIT: partial JIT flush (count=811)
Dec 28 19:55:13.639 ROM: trying to read bootvar 'PMDEBUG'
Dec 28 19:55:13.648 ROM: trying to read bootvar 'MONDEBUG'
Dec 28 19:55:14.110 ROM: unhandled syscall 0x0000001a at pc=0x60a64294 (a1=0x64d1f0bc,a2=0x62d3f948,a3=0x00000068)
Dec 28 19:55:14.110 ROM: unhandled syscall 0x00000009 at pc=0x60a64294 (a1=0x64d1f0bc,a2=0x62d3f904,a3=0x00000024)
Dec 28 19:55:14.133 CPU0: JIT: flushing data structures (compiled pages=1033)
Dec 28 19:55:14.510 NM-1FE-TX(1): fetching init block at address 0x07dca0e0
Dec 28 19:55:14.510 NM-1FE-TX(1): rx_ring = 0x07dca140 (64), tx_ring = 0x07dca580 (128)
Dec 28 19:55:14.510 NM-1FE-TX(1): CSR0 = 0x0101
Dec 28 19:55:14.525 NM-1FE-TX(2): fetching init block at address 0x07e18e00
Dec 28 19:55:14.525 NM-1FE-TX(2): rx_ring = 0x07e18e60 (64), tx_ring = 0x07e192a0 (128)
Dec 28 19:55:14.525 NM-1FE-TX(2): CSR0 = 0x0101
Dec 28 19:55:14.561 CPU0: JIT: partial JIT flush (count=873)
Dec 28 19:55:14.681 CPU0: IO_FPGA: read from unknown addr 0x16, pc=0x607d4ad4 (size=2)
Dec 28 19:55:14.681 CPU0: IO_FPGA: write to unknown addr 0x16, value=0x1, pc=0x607d4adc (size=2)
Dec 28 19:55:14.686 ROM: trying to read bootvar 'ROM_PERSISTENT_UTC'
Dec 28 19:55:15.050 ROM: trying to set bootvar 'BSI=0'
Dec 28 19:55:15.050 ROM: trying to read bootvar 'RET_2_RCALTS'
Dec 28 19:55:15.050 ROM: trying to set bootvar 'RET_2_RCALTS='
Dec 28 19:55:15.084 ROM: trying to read bootvar 'RANDOM_NUM'
Dec 28 19:55:15.105 CPU0: JIT: flushing data structures (compiled pages=1065)
Dec 28 19:56:12.138 C3725_STOP: stopping simulation.
Dec 28 19:56:12.138 CPU0: CPU_STATE: Halting CPU (old state=0)...
Dec 28 19:56:12.174 VM: shutdown procedure engaged.
Dec 28 19:56:12.174 VM_OBJECT: Shutdown of object "slot1"
Dec 28 19:56:12.174 DEVICE: Removal of device slot1, fd=-1, host_addr=0x0, flags=2
Dec 28 19:56:12.174 VM_OBJECT: Shutdown of object "slot0"
Dec 28 19:56:12.174 DEVICE: Removal of device slot0, fd=-1, host_addr=0x0, flags=2
Dec 28 19:56:12.174 VM_OBJECT: Shutdown of object "ns16552"
Dec 28 19:56:12.174 DEVICE: Removal of device ns16552, fd=-1, host_addr=0x0, flags=0
Dec 28 19:56:12.174 VM_OBJECT: Shutdown of object "mem_bswap"
Dec 28 19:56:12.174 DEVICE: Removal of device mem_bswap, fd=-1, host_addr=0x0, flags=0
Dec 28 19:56:12.174 VM_OBJECT: Shutdown of object "rom"
Dec 28 19:56:12.174 DEVICE: Removal of device rom, fd=15, host_addr=0x7f163999b000, flags=1
Dec 28 19:56:12.174 MMAP: unmapping of device 'rom', fd=15, host_addr=0x7f163999b000, len=0x200000
Dec 28 19:56:12.174 VM_OBJECT: Shutdown of object "ram"
Dec 28 19:56:12.174 DEVICE: Removal of device ram, fd=14, host_addr=0x7f1620000000, flags=34
Dec 28 19:56:12.174 MMAP: unmapping of device 'ram', fd=14, host_addr=0x7f1620000000, len=0x8000000
Dec 28 19:56:12.184 VM_OBJECT: Shutdown of object "gt96100"
Dec 28 19:56:12.184 DEVICE: Removal of device gt96100, fd=-1, host_addr=0x0, flags=0
Dec 28 19:56:12.184 VM_OBJECT: Shutdown of object "io_fpga"
Dec 28 19:56:12.184 DEVICE: Removal of device io_fpga, fd=-1, host_addr=0x0, flags=0
Dec 28 19:56:12.184 VM_OBJECT: Shutdown of object "ssa"
Dec 28 19:56:12.184 DEVICE: Removal of device ssa, fd=13, host_addr=0x7f16426bb000, flags=2
Dec 28 19:56:12.184 MMAP: unmapping of device 'ssa', fd=13, host_addr=0x7f16426bb000, len=0x7000
Dec 28 19:56:12.184 VM_OBJECT: Shutdown of object "remote_ctrl"
Dec 28 19:56:12.184 DEVICE: Removal of device remote_ctrl, fd=-1, host_addr=0x0, flags=0
Dec 28 19:56:12.184 VM: removing PCI busses.
Dec 28 19:56:12.184 VM: deleting VTTY.
Dec 28 19:56:12.184 VTTY: Console port: closing FD 11
Dec 28 19:56:12.184 VTTY: Console port: closing FD 12
Dec 28 19:56:12.184 VM: deleting system CPUs.
Dec 28 19:56:12.184 CPU0: CPU_STATE: Halting CPU (old state=1)...
Dec 28 19:56:12.205 VM: shutdown procedure completed.
Dec 28 19:56:28.835 VTTY: Console port: waiting connection on tcp port 5001 for protocol IPv6 (FD 11)
Dec 28 19:56:28.835 VTTY: Console port: waiting connection on tcp port 5001 for protocol IPv4 (FD 12)
Dec 28 19:56:28.835 slot0: C/H/S settings = 0/4/32
Dec 28 19:56:28.835 slot1: C/H/S settings = 0/4/32
Dec 28 19:56:29.058 C3725_BOOT: starting instance (CPU0 PC=0xffffffffbfc00000,idle_pc=0x0,JIT on)
Dec 28 19:56:29.058 CPU0: CPU_STATE: Starting CPU (old state=2)...
Dec 28 19:56:29.236 ROM: Microcode has started.
Dec 28 19:56:29.242 ROM: trying to read bootvar 'WARM_REBOOT'
Dec 28 19:56:29.338 CPU0: IO_FPGA: write to unknown addr 0x34, value=0x22, pc=0x602417c4 (size=2)
Dec 28 19:56:29.338 ROM: unhandled syscall 0x00000047 at pc=0x60a64294 (a1=0x80007dac,a2=0x62d3f9fc,a3=0x0000011c)
Dec 28 19:56:29.565 ROM: trying to read bootvar 'RANDOM_NUM'
Dec 28 19:56:29.578 CPU0: PCI: read request for device 'gt96100' at pc=0x6024ce84: bus=0,device=0,function=0,reg=0x00
Dec 28 19:56:29.578 CPU0: PCI: read request for device 'gt96100' at pc=0x6024ce88: bus=0,device=0,function=0,reg=0x00
Dec 28 19:56:29.578 CPU0: PCI: read request for device 'gt96100' at pc=0x6024cc38: bus=0,device=0,function=0,reg=0x08
Dec 28 19:56:29.578 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x10
Dec 28 19:56:29.578 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x10
Dec 28 19:56:29.578 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x90
Dec 28 19:56:29.578 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x90
Dec 28 19:56:29.578 CPU0: PCI: write request (data=0x10000000) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x14
Dec 28 19:56:29.578 CPU0: PCI: write request (data=0x10000000) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x14
Dec 28 19:56:29.578 CPU0: PCI: write request (data=0x10000000) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x94
Dec 28 19:56:29.578 CPU0: PCI: write request (data=0x10000000) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x94
Dec 28 19:56:29.578 CPU0: PCI: write request (data=0x14000000) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x20
Dec 28 19:56:29.578 CPU0: PCI: write request (data=0x14000000) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x20
Dec 28 19:56:29.578 CPU0: PCI: write request (data=0x14000000) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0xa0
Dec 28 19:56:29.578 CPU0: PCI: write request (data=0x14000000) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0xa0
Dec 28 19:56:29.578 CPU0: PCI: write request (data=0x00000146) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x04
Dec 28 19:56:29.578 CPU0: PCI: write request (data=0x00000146) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x04
Dec 28 19:56:29.578 CPU0: PCI: write request (data=0x00000146) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x84
Dec 28 19:56:29.579 CPU0: PCI: write request (data=0x00000146) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x84
Dec 28 19:56:29.579 CPU0: PCI: write request (data=0x00000007) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x0c
Dec 28 19:56:29.579 CPU0: PCI: write request (data=0x00000007) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x0c
Dec 28 19:56:29.579 CPU0: PCI: write request (data=0x00000007) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x8c
Dec 28 19:56:29.579 CPU0: PCI: write request (data=0x00000007) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x8c
Dec 28 19:56:29.579 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x10
Dec 28 19:56:29.579 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x10
Dec 28 19:56:29.579 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x90
Dec 28 19:56:29.579 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x90
Dec 28 19:56:29.579 CPU0: PCI: write request (data=0x20000000) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x14
Dec 28 19:56:29.579 CPU0: PCI: write request (data=0x20000000) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x14
Dec 28 19:56:29.579 CPU0: PCI: write request (data=0x20000000) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x94
Dec 28 19:56:29.579 CPU0: PCI: write request (data=0x20000000) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x94
Dec 28 19:56:29.579 CPU0: PCI: write request (data=0xc0000000) for unknown device at pc=0x6024cd80 (bus=0,device=0,function=1,reg=0x10).
Dec 28 19:56:29.579 CPU0: PCI: write request (data=0xc0000000) for unknown device at pc=0x6024cd84 (bus=0,device=0,function=1,reg=0x10).
Dec 28 19:56:29.579 CPU0: PCI: write request (data=0xc0000000) for unknown device at pc=0x6024cd80 (bus=0,device=0,function=1,reg=0x90).
Dec 28 19:56:29.579 CPU0: PCI: write request (data=0xc0000000) for unknown device at pc=0x6024cd84 (bus=0,device=0,function=1,reg=0x90).
Dec 28 19:56:29.579 CPU0: PCI: write request (data=0xe0000000) for unknown device at pc=0x6024cd80 (bus=0,device=0,function=1,reg=0x14).
Dec 28 19:56:29.579 CPU0: PCI: write request (data=0xe0000000) for unknown device at pc=0x6024cd84 (bus=0,device=0,function=1,reg=0x14).
Dec 28 19:56:29.579 CPU0: PCI: write request (data=0xe0000000) for unknown device at pc=0x6024cd80 (bus=0,device=0,function=1,reg=0x94).
Dec 28 19:56:29.579 CPU0: PCI: write request (data=0xe0000000) for unknown device at pc=0x6024cd84 (bus=0,device=0,function=1,reg=0x94).
Dec 28 19:56:29.579 CPU0: IO_FPGA: write to unknown addr 0x32, value=0x40, pc=0x6024a238 (size=2)
Dec 28 19:56:29.579 CPU0: IO_FPGA: read from unknown addr 0x16, pc=0x6026219c (size=2)
Dec 28 19:56:29.579 CPU0: IO_FPGA: read from unknown addr 0x16, pc=0x602621c8 (size=2)
Dec 28 19:56:29.579 CPU0: IO_FPGA: write to unknown addr 0x16, value=0x0, pc=0x602621dc (size=2)
Dec 28 19:56:29.580 CPU0: MTS: read  access to undefined address 0x3c080000 at pc=0x60262210 (size=1)
Dec 28 19:56:29.582 ROM: unhandled syscall 0x0000003e at pc=0x60a64294 (a1=0x80007d9c,a2=0x62d3f9d8,a3=0x000000f8)
Dec 28 19:56:29.582 ROM: unhandled syscall 0x00000047 at pc=0x60a64294 (a1=0x80007da4,a2=0x62d3f9fc,a3=0x0000011c)
Dec 28 19:56:30.279 ROM: trying to read bootvar 'BOOT'
Dec 28 19:56:30.279 ROM: trying to read bootvar 'CONFIG_FILE'
Dec 28 19:56:30.279 ROM: trying to read bootvar 'BOOTLDR'
Dec 28 19:56:30.279 ROM: trying to read bootvar 'RSHELF'
Dec 28 19:56:30.279 ROM: trying to read bootvar 'DSHELF'
Dec 28 19:56:30.279 ROM: trying to read bootvar 'DSHELFINFO'
Dec 28 19:56:30.279 ROM: trying to read bootvar 'RESET_COUNTER'
Dec 28 19:56:30.279 ROM: trying to read bootvar 'CHRG_LOCRECSN'
Dec 28 19:56:30.279 ROM: trying to read bootvar 'CHRG_ID'
Dec 28 19:56:30.279 ROM: trying to read bootvar 'SLOTCACHE'
Dec 28 19:56:30.279 ROM: trying to read bootvar 'OVERTEMP'
Dec 28 19:56:30.279 ROM: trying to read bootvar 'DIAG'
Dec 28 19:56:30.279 ROM: trying to read bootvar 'WARM_REBOOT'
Dec 28 19:56:30.399 CPU0: IO_FPGA: read from unknown addr 0x16, pc=0x607d4b14 (size=2)
Dec 28 19:56:30.399 CPU0: MTS: read  access to undefined address 0x3c080022 at pc=0x607d4704 (size=1)
Dec 28 19:56:30.399 CPU0: MTS: read  access to undefined address 0x3c080023 at pc=0x607d478c (size=1)
Dec 28 19:56:30.399 CPU0: MTS: write access to undefined address 0x3c080023 at pc=0x607d4798, value=0x00000000 (size=1)
Dec 28 19:56:30.399 CPU0: MTS: read  access to undefined address 0x3c080023 at pc=0x607d47a4 (size=1)
Dec 28 19:56:30.399 CPU0: MTS: write access to undefined address 0x3c080023 at pc=0x607d47b4, value=0x00000080 (size=1)
Dec 28 19:56:30.399 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x607d6514 (size=1)
Dec 28 19:56:30.399 CPU0: MTS: write access to undefined address 0x3c000002 at pc=0x607d6520, value=0x00000080 (size=1)
Dec 28 19:56:30.399 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x607d6524 (size=1)
Dec 28 19:56:30.449 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x607d6550 (size=1)
Dec 28 19:56:30.491 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x607d6550 (size=1)
Dec 28 19:56:30.535 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x607d6550 (size=1)
Dec 28 19:56:30.575 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x607d6550 (size=1)
Dec 28 19:56:30.617 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x607d6550 (size=1)
Dec 28 19:56:30.668 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x607d6550 (size=1)
Dec 28 19:56:30.668 CPU0: MTS: write access to undefined address 0x3c080007 at pc=0x607d48a0, value=0x00000002 (size=1)
Dec 28 19:56:30.668 CPU0: MTS: write access to undefined address 0x3c080008 at pc=0x607d48a8, value=0x00000002 (size=1)
Dec 28 19:56:30.668 CPU0: MTS: write access to undefined address 0x3c080009 at pc=0x607d48b0, value=0x00000002 (size=1)
Dec 28 19:56:30.668 CPU0: MTS: write access to undefined address 0x3c08000a at pc=0x607d48b4, value=0x00000002 (size=1)
Dec 28 19:56:30.668 CPU0: MTS: write access to undefined address 0x3c08000b at pc=0x607d48b8, value=0x00000002 (size=1)
Dec 28 19:56:30.668 CPU0: MTS: write access to undefined address 0x3c08000c at pc=0x607d48bc, value=0x00000002 (size=1)
Dec 28 19:56:30.668 CPU0: MTS: read  access to undefined address 0x3c080022 at pc=0x607d5740 (size=1)
Dec 28 19:56:31.029 CPU0: PCI: read request for device 'NM-1FE-TX(1)' at pc=0x6024ce94: bus=0,device=6,function=0,reg=0x00
Dec 28 19:56:31.029 CPU0: PCI: read request for device 'NM-1FE-TX(1)' at pc=0x6024ce98: bus=0,device=6,function=0,reg=0x00
Dec 28 19:56:31.030 CPU0: PCI: read request for device 'NM-1FE-TX(1)' at pc=0x6024ce94: bus=0,device=6,function=0,reg=0x00
Dec 28 19:56:31.030 CPU0: PCI: read request for device 'NM-1FE-TX(1)' at pc=0x6024ce98: bus=0,device=6,function=0,reg=0x00
Dec 28 19:56:31.030 CPU0: PCI: write request (data=0x4d000000) for device 'NM-1FE-TX(1)' at pc=0x6024cd60: bus=0,device=6,function=0,reg=0x14
Dec 28 19:56:31.030 NM-1FE-TX(1): registers are mapped at 0x4d000000
Dec 28 19:56:31.030 CPU0: PCI: write request (data=0x4d000000) for device 'NM-1FE-TX(1)' at pc=0x6024cd6c: bus=0,device=6,function=0,reg=0x14
Dec 28 19:56:31.030 NM-1FE-TX(1): registers are mapped at 0x4d000000
Dec 28 19:56:31.030 CPU0: PCI: write request (data=0x00000006) for device 'NM-1FE-TX(1)' at pc=0x6024cd60: bus=0,device=6,function=0,reg=0x04
Dec 28 19:56:31.030 CPU0: PCI: write request (data=0x00000006) for device 'NM-1FE-TX(1)' at pc=0x6024cd6c: bus=0,device=6,function=0,reg=0x04
Dec 28 19:56:31.030 CPU0: PCI: write request (data=0x00004000) for device 'NM-1FE-TX(1)' at pc=0x6024cd60: bus=0,device=6,function=0,reg=0x0c
Dec 28 19:56:31.030 CPU0: PCI: write request (data=0x00004000) for device 'NM-1FE-TX(1)' at pc=0x6024cd6c: bus=0,device=6,function=0,reg=0x0c
Dec 28 19:56:31.030 CPU0: PCI: read request for device 'NM-1FE-TX(1)' at pc=0x6024ce94: bus=0,device=6,function=0,reg=0x00
Dec 28 19:56:31.030 CPU0: PCI: read request for device 'NM-1FE-TX(1)' at pc=0x6024ce98: bus=0,device=6,function=0,reg=0x00
Dec 28 19:56:31.031 CPU0: PCI: write request (data=0x00004000) for device 'NM-1FE-TX(1)' at pc=0x6024cd60: bus=0,device=6,function=0,reg=0x0c
Dec 28 19:56:31.031 CPU0: PCI: write request (data=0x00004000) for device 'NM-1FE-TX(1)' at pc=0x6024cd6c: bus=0,device=6,function=0,reg=0x0c
Dec 28 19:56:31.037 NM-1FE-TX(1): fetching init block at address 0x07dca0e0
Dec 28 19:56:31.037 NM-1FE-TX(1): rx_ring = 0x07dca140 (64), tx_ring = 0x07dca580 (128)
Dec 28 19:56:31.037 NM-1FE-TX(1): CSR0 = 0x0101
Dec 28 19:56:31.037 CPU0: PCI: read request for device 'NM-1FE-TX(2)' at pc=0x6024ce94: bus=0,device=10,function=0,reg=0x00
Dec 28 19:56:31.037 CPU0: PCI: read request for device 'NM-1FE-TX(2)' at pc=0x6024ce98: bus=0,device=10,function=0,reg=0x00
Dec 28 19:56:31.038 CPU0: PCI: read request for device 'NM-1FE-TX(2)' at pc=0x6024ce94: bus=0,device=10,function=0,reg=0x00
Dec 28 19:56:31.038 CPU0: PCI: read request for device 'NM-1FE-TX(2)' at pc=0x6024ce98: bus=0,device=10,function=0,reg=0x00
Dec 28 19:56:31.038 CPU0: PCI: write request (data=0x4d800000) for device 'NM-1FE-TX(2)' at pc=0x6024cd60: bus=0,device=10,function=0,reg=0x14
Dec 28 19:56:31.038 NM-1FE-TX(2): registers are mapped at 0x4d800000
Dec 28 19:56:31.038 CPU0: PCI: write request (data=0x4d800000) for device 'NM-1FE-TX(2)' at pc=0x6024cd6c: bus=0,device=10,function=0,reg=0x14
Dec 28 19:56:31.038 NM-1FE-TX(2): registers are mapped at 0x4d800000
Dec 28 19:56:31.038 CPU0: PCI: write request (data=0x00000006) for device 'NM-1FE-TX(2)' at pc=0x6024cd60: bus=0,device=10,function=0,reg=0x04
Dec 28 19:56:31.038 CPU0: PCI: write request (data=0x00000006) for device 'NM-1FE-TX(2)' at pc=0x6024cd6c: bus=0,device=10,function=0,reg=0x04
Dec 28 19:56:31.038 CPU0: PCI: write request (data=0x00004000) for device 'NM-1FE-TX(2)' at pc=0x6024cd60: bus=0,device=10,function=0,reg=0x0c
Dec 28 19:56:31.038 CPU0: PCI: write request (data=0x00004000) for device 'NM-1FE-TX(2)' at pc=0x6024cd6c: bus=0,device=10,function=0,reg=0x0c
Dec 28 19:56:31.038 CPU0: PCI: read request for device 'NM-1FE-TX(2)' at pc=0x6024ce94: bus=0,device=10,function=0,reg=0x00
Dec 28 19:56:31.038 CPU0: PCI: read request for device 'NM-1FE-TX(2)' at pc=0x6024ce98: bus=0,device=10,function=0,reg=0x00
Dec 28 19:56:31.038 CPU0: PCI: write request (data=0x00004000) for device 'NM-1FE-TX(2)' at pc=0x6024cd60: bus=0,device=10,function=0,reg=0x0c
Dec 28 19:56:31.038 CPU0: PCI: write request (data=0x00004000) for device 'NM-1FE-TX(2)' at pc=0x6024cd6c: bus=0,device=10,function=0,reg=0x0c
Dec 28 19:56:31.041 NM-1FE-TX(2): fetching init block at address 0x07e18e00
Dec 28 19:56:31.041 NM-1FE-TX(2): rx_ring = 0x07e18e60 (64), tx_ring = 0x07e192a0 (128)
Dec 28 19:56:31.041 NM-1FE-TX(2): CSR0 = 0x0101
Dec 28 19:56:31.058 CPU0: IO_FPGA: write to unknown addr 0x34, value=0x33, pc=0x6023ed50 (size=2)
Dec 28 19:56:31.063 NM-1FE-TX(1): fetching init block at address 0x07dca0e0
Dec 28 19:56:31.063 NM-1FE-TX(1): rx_ring = 0x07dca140 (64), tx_ring = 0x07dca580 (128)
Dec 28 19:56:31.063 NM-1FE-TX(1): CSR0 = 0x0101
Dec 28 19:56:31.063 NM-1FE-TX(2): fetching init block at address 0x07e18e00
Dec 28 19:56:31.063 NM-1FE-TX(2): rx_ring = 0x07e18e60 (64), tx_ring = 0x07e192a0 (128)
Dec 28 19:56:31.063 NM-1FE-TX(2): CSR0 = 0x0101
Dec 28 19:56:31.103 CPU0: JIT: partial JIT flush (count=851)
Dec 28 19:56:31.183 NM-1FE-TX(1): fetching init block at address 0x07dca0e0
Dec 28 19:56:31.183 NM-1FE-TX(1): rx_ring = 0x07dca140 (64), tx_ring = 0x07dca580 (128)
Dec 28 19:56:31.183 NM-1FE-TX(1): CSR0 = 0x0101
Dec 28 19:56:31.184 NM-1FE-TX(2): fetching init block at address 0x07e18e00
Dec 28 19:56:31.184 NM-1FE-TX(2): rx_ring = 0x07e18e60 (64), tx_ring = 0x07e192a0 (128)
Dec 28 19:56:31.184 NM-1FE-TX(2): CSR0 = 0x0101
Dec 28 19:56:31.546 CPU0: JIT: flushing data structures (compiled pages=1004)
Dec 28 19:56:31.969 CPU0: JIT: partial JIT flush (count=811)
Dec 28 19:56:32.306 ROM: trying to read bootvar 'PMDEBUG'
Dec 28 19:56:32.316 ROM: trying to read bootvar 'MONDEBUG'
Dec 28 19:56:32.771 ROM: unhandled syscall 0x0000001a at pc=0x60a64294 (a1=0x64d1f0bc,a2=0x62d3f948,a3=0x00000068)
Dec 28 19:56:32.771 ROM: unhandled syscall 0x00000009 at pc=0x60a64294 (a1=0x64d1f0bc,a2=0x62d3f904,a3=0x00000024)
Dec 28 19:56:32.789 CPU0: JIT: flushing data structures (compiled pages=1033)
Dec 28 19:56:33.130 NM-1FE-TX(1): fetching init block at address 0x07dca0e0
Dec 28 19:56:33.130 NM-1FE-TX(1): rx_ring = 0x07dca140 (64), tx_ring = 0x07dca580 (128)
Dec 28 19:56:33.130 NM-1FE-TX(1): CSR0 = 0x0101
Dec 28 19:56:33.141 NM-1FE-TX(2): fetching init block at address 0x07e18e00
Dec 28 19:56:33.141 NM-1FE-TX(2): rx_ring = 0x07e18e60 (64), tx_ring = 0x07e192a0 (128)
Dec 28 19:56:33.141 NM-1FE-TX(2): CSR0 = 0x0101
Dec 28 19:56:33.207 CPU0: JIT: partial JIT flush (count=870)
Dec 28 19:56:33.274 CPU0: IO_FPGA: read from unknown addr 0x16, pc=0x607d4ad4 (size=2)
Dec 28 19:56:33.274 CPU0: IO_FPGA: write to unknown addr 0x16, value=0x1, pc=0x607d4adc (size=2)
Dec 28 19:56:33.287 ROM: trying to read bootvar 'ROM_PERSISTENT_UTC'
Dec 28 19:56:33.654 ROM: trying to set bootvar 'BSI=0'
Dec 28 19:56:33.654 ROM: trying to read bootvar 'RET_2_RCALTS'
Dec 28 19:56:33.654 ROM: trying to set bootvar 'RET_2_RCALTS='
Dec 28 19:56:33.688 ROM: trying to read bootvar 'RANDOM_NUM'
Dec 28 19:56:33.761 CPU0: JIT: flushing data structures (compiled pages=1064)
Dec 28 19:57:29.860 VTTY: Console port is now connected (accept_fd=11,conn_fd=21)
Dec 28 19:58:06.689 ROM: trying to set bootvar 'RANDOM_NUM=776567481'
Dec 28 19:58:31.576 ROM: trying to read bootvar 'WARM_REBOOT'
Dec 28 19:58:31.576 ROM: trying to set bootvar 'WARM_REBOOT=FALSE'
Dec 28 19:58:31.583 CPU0: JIT: partial JIT flush (count=723)
Dec 28 19:58:31.739 CPU0: JIT: flushing data structures (compiled pages=1123)
Dec 28 19:59:44.412 CPU0: JIT: partial JIT flush (count=780)
Dec 28 20:01:44.737 C3725_STOP: stopping simulation.
Dec 28 20:01:44.737 CPU0: CPU_STATE: Halting CPU (old state=0)...
Dec 28 20:01:44.758 VM: shutdown procedure engaged.
Dec 28 20:01:44.758 VM_OBJECT: Shutdown of object "slot1"
Dec 28 20:01:44.758 DEVICE: Removal of device slot1, fd=-1, host_addr=0x0, flags=2
Dec 28 20:01:44.758 VM_OBJECT: Shutdown of object "slot0"
Dec 28 20:01:44.758 DEVICE: Removal of device slot0, fd=-1, host_addr=0x0, flags=2
Dec 28 20:01:44.758 VM_OBJECT: Shutdown of object "ns16552"
Dec 28 20:01:44.758 DEVICE: Removal of device ns16552, fd=-1, host_addr=0x0, flags=0
Dec 28 20:01:44.758 VM_OBJECT: Shutdown of object "mem_bswap"
Dec 28 20:01:44.758 DEVICE: Removal of device mem_bswap, fd=-1, host_addr=0x0, flags=0
Dec 28 20:01:44.758 VM_OBJECT: Shutdown of object "rom"
Dec 28 20:01:44.758 DEVICE: Removal of device rom, fd=15, host_addr=0x7f163999b000, flags=1
Dec 28 20:01:44.758 MMAP: unmapping of device 'rom', fd=15, host_addr=0x7f163999b000, len=0x200000
Dec 28 20:01:44.758 VM_OBJECT: Shutdown of object "ram"
Dec 28 20:01:44.758 DEVICE: Removal of device ram, fd=14, host_addr=0x7f1620000000, flags=34
Dec 28 20:01:44.758 MMAP: unmapping of device 'ram', fd=14, host_addr=0x7f1620000000, len=0x8000000
Dec 28 20:01:44.770 VM_OBJECT: Shutdown of object "gt96100"
Dec 28 20:01:44.770 DEVICE: Removal of device gt96100, fd=-1, host_addr=0x0, flags=0
Dec 28 20:01:44.770 VM_OBJECT: Shutdown of object "io_fpga"
Dec 28 20:01:44.770 DEVICE: Removal of device io_fpga, fd=-1, host_addr=0x0, flags=0
Dec 28 20:01:44.770 VM_OBJECT: Shutdown of object "ssa"
Dec 28 20:01:44.770 DEVICE: Removal of device ssa, fd=13, host_addr=0x7f16426bb000, flags=2
Dec 28 20:01:44.770 MMAP: unmapping of device 'ssa', fd=13, host_addr=0x7f16426bb000, len=0x7000
Dec 28 20:01:44.770 VM_OBJECT: Shutdown of object "remote_ctrl"
Dec 28 20:01:44.770 DEVICE: Removal of device remote_ctrl, fd=-1, host_addr=0x0, flags=0
Dec 28 20:01:44.770 VM: removing PCI busses.
Dec 28 20:01:44.770 VM: deleting VTTY.
Dec 28 20:01:44.770 VTTY: Console port: closing FD 11
Dec 28 20:01:44.770 VTTY: Console port: closing FD 12
Dec 28 20:01:44.770 VM: deleting system CPUs.
Dec 28 20:01:44.770 CPU0: CPU_STATE: Halting CPU (old state=1)...
Dec 28 20:01:44.792 VM: shutdown procedure completed.
Dec 28 20:32:35.587 VTTY: Console port: waiting connection on tcp port 5001 for protocol IPv6 (FD 11)
Dec 28 20:32:35.587 VTTY: Console port: waiting connection on tcp port 5001 for protocol IPv4 (FD 12)
Dec 28 20:32:35.588 slot0: C/H/S settings = 0/4/32
Dec 28 20:32:35.588 slot1: C/H/S settings = 0/4/32
Dec 28 20:32:35.811 C3725_BOOT: starting instance (CPU0 PC=0xffffffffbfc00000,idle_pc=0x0,JIT on)
Dec 28 20:32:35.811 CPU0: CPU_STATE: Starting CPU (old state=2)...
Dec 28 20:32:35.988 ROM: Microcode has started.
Dec 28 20:32:35.994 ROM: trying to read bootvar 'WARM_REBOOT'
Dec 28 20:32:36.068 CPU0: IO_FPGA: write to unknown addr 0x34, value=0x22, pc=0x602417c4 (size=2)
Dec 28 20:32:36.068 ROM: unhandled syscall 0x00000047 at pc=0x60a64294 (a1=0x80007dac,a2=0x62d3f9fc,a3=0x0000011c)
Dec 28 20:32:36.319 ROM: trying to read bootvar 'RANDOM_NUM'
Dec 28 20:32:36.340 CPU0: PCI: read request for device 'gt96100' at pc=0x6024ce84: bus=0,device=0,function=0,reg=0x00
Dec 28 20:32:36.340 CPU0: PCI: read request for device 'gt96100' at pc=0x6024ce88: bus=0,device=0,function=0,reg=0x00
Dec 28 20:32:36.340 CPU0: PCI: read request for device 'gt96100' at pc=0x6024cc38: bus=0,device=0,function=0,reg=0x08
Dec 28 20:32:36.341 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x10
Dec 28 20:32:36.341 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x10
Dec 28 20:32:36.341 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x90
Dec 28 20:32:36.341 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x90
Dec 28 20:32:36.341 CPU0: PCI: write request (data=0x10000000) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x14
Dec 28 20:32:36.341 CPU0: PCI: write request (data=0x10000000) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x14
Dec 28 20:32:36.341 CPU0: PCI: write request (data=0x10000000) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x94
Dec 28 20:32:36.341 CPU0: PCI: write request (data=0x10000000) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x94
Dec 28 20:32:36.341 CPU0: PCI: write request (data=0x14000000) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x20
Dec 28 20:32:36.341 CPU0: PCI: write request (data=0x14000000) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x20
Dec 28 20:32:36.341 CPU0: PCI: write request (data=0x14000000) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0xa0
Dec 28 20:32:36.341 CPU0: PCI: write request (data=0x14000000) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0xa0
Dec 28 20:32:36.341 CPU0: PCI: write request (data=0x00000146) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x04
Dec 28 20:32:36.341 CPU0: PCI: write request (data=0x00000146) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x04
Dec 28 20:32:36.341 CPU0: PCI: write request (data=0x00000146) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x84
Dec 28 20:32:36.341 CPU0: PCI: write request (data=0x00000146) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x84
Dec 28 20:32:36.341 CPU0: PCI: write request (data=0x00000007) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x0c
Dec 28 20:32:36.341 CPU0: PCI: write request (data=0x00000007) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x0c
Dec 28 20:32:36.341 CPU0: PCI: write request (data=0x00000007) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x8c
Dec 28 20:32:36.341 CPU0: PCI: write request (data=0x00000007) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x8c
Dec 28 20:32:36.341 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x10
Dec 28 20:32:36.341 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x10
Dec 28 20:32:36.341 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x90
Dec 28 20:32:36.341 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x90
Dec 28 20:32:36.341 CPU0: PCI: write request (data=0x20000000) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x14
Dec 28 20:32:36.341 CPU0: PCI: write request (data=0x20000000) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x14
Dec 28 20:32:36.341 CPU0: PCI: write request (data=0x20000000) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x94
Dec 28 20:32:36.341 CPU0: PCI: write request (data=0x20000000) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x94
Dec 28 20:32:36.341 CPU0: PCI: write request (data=0xc0000000) for unknown device at pc=0x6024cd80 (bus=0,device=0,function=1,reg=0x10).
Dec 28 20:32:36.341 CPU0: PCI: write request (data=0xc0000000) for unknown device at pc=0x6024cd84 (bus=0,device=0,function=1,reg=0x10).
Dec 28 20:32:36.341 CPU0: PCI: write request (data=0xc0000000) for unknown device at pc=0x6024cd80 (bus=0,device=0,function=1,reg=0x90).
Dec 28 20:32:36.341 CPU0: PCI: write request (data=0xc0000000) for unknown device at pc=0x6024cd84 (bus=0,device=0,function=1,reg=0x90).
Dec 28 20:32:36.341 CPU0: PCI: write request (data=0xe0000000) for unknown device at pc=0x6024cd80 (bus=0,device=0,function=1,reg=0x14).
Dec 28 20:32:36.341 CPU0: PCI: write request (data=0xe0000000) for unknown device at pc=0x6024cd84 (bus=0,device=0,function=1,reg=0x14).
Dec 28 20:32:36.341 CPU0: PCI: write request (data=0xe0000000) for unknown device at pc=0x6024cd80 (bus=0,device=0,function=1,reg=0x94).
Dec 28 20:32:36.341 CPU0: PCI: write request (data=0xe0000000) for unknown device at pc=0x6024cd84 (bus=0,device=0,function=1,reg=0x94).
Dec 28 20:32:36.341 CPU0: IO_FPGA: write to unknown addr 0x32, value=0x40, pc=0x6024a238 (size=2)
Dec 28 20:32:36.342 CPU0: IO_FPGA: read from unknown addr 0x16, pc=0x6026219c (size=2)
Dec 28 20:32:36.342 CPU0: IO_FPGA: read from unknown addr 0x16, pc=0x602621c8 (size=2)
Dec 28 20:32:36.342 CPU0: IO_FPGA: write to unknown addr 0x16, value=0x0, pc=0x602621dc (size=2)
Dec 28 20:32:36.342 CPU0: MTS: read  access to undefined address 0x3c080000 at pc=0x60262210 (size=1)
Dec 28 20:32:36.346 ROM: unhandled syscall 0x0000003e at pc=0x60a64294 (a1=0x80007d9c,a2=0x62d3f9d8,a3=0x000000f8)
Dec 28 20:32:36.346 ROM: unhandled syscall 0x00000047 at pc=0x60a64294 (a1=0x80007da4,a2=0x62d3f9fc,a3=0x0000011c)
Dec 28 20:32:37.190 ROM: trying to read bootvar 'BOOT'
Dec 28 20:32:37.190 ROM: trying to read bootvar 'CONFIG_FILE'
Dec 28 20:32:37.190 ROM: trying to read bootvar 'BOOTLDR'
Dec 28 20:32:37.190 ROM: trying to read bootvar 'RSHELF'
Dec 28 20:32:37.190 ROM: trying to read bootvar 'DSHELF'
Dec 28 20:32:37.190 ROM: trying to read bootvar 'DSHELFINFO'
Dec 28 20:32:37.190 ROM: trying to read bootvar 'RESET_COUNTER'
Dec 28 20:32:37.190 ROM: trying to read bootvar 'CHRG_LOCRECSN'
Dec 28 20:32:37.190 ROM: trying to read bootvar 'CHRG_ID'
Dec 28 20:32:37.190 ROM: trying to read bootvar 'SLOTCACHE'
Dec 28 20:32:37.190 ROM: trying to read bootvar 'OVERTEMP'
Dec 28 20:32:37.190 ROM: trying to read bootvar 'DIAG'
Dec 28 20:32:37.190 ROM: trying to read bootvar 'WARM_REBOOT'
Dec 28 20:32:37.289 CPU0: IO_FPGA: read from unknown addr 0x16, pc=0x607d4b14 (size=2)
Dec 28 20:32:37.289 CPU0: MTS: read  access to undefined address 0x3c080022 at pc=0x607d4704 (size=1)
Dec 28 20:32:37.289 CPU0: MTS: read  access to undefined address 0x3c080023 at pc=0x607d478c (size=1)
Dec 28 20:32:37.289 CPU0: MTS: write access to undefined address 0x3c080023 at pc=0x607d4798, value=0x00000000 (size=1)
Dec 28 20:32:37.289 CPU0: MTS: read  access to undefined address 0x3c080023 at pc=0x607d47a4 (size=1)
Dec 28 20:32:37.289 CPU0: MTS: write access to undefined address 0x3c080023 at pc=0x607d47b4, value=0x00000080 (size=1)
Dec 28 20:32:37.289 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x607d6514 (size=1)
Dec 28 20:32:37.289 CPU0: MTS: write access to undefined address 0x3c000002 at pc=0x607d6520, value=0x00000080 (size=1)
Dec 28 20:32:37.289 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x607d6524 (size=1)
Dec 28 20:32:37.330 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x607d6550 (size=1)
Dec 28 20:32:37.390 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x607d6550 (size=1)
Dec 28 20:32:37.433 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x607d6550 (size=1)
Dec 28 20:32:37.473 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x607d6550 (size=1)
Dec 28 20:32:37.523 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x607d6550 (size=1)
Dec 28 20:32:37.590 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x607d6550 (size=1)
Dec 28 20:32:37.590 CPU0: MTS: write access to undefined address 0x3c080007 at pc=0x607d48a0, value=0x00000002 (size=1)
Dec 28 20:32:37.590 CPU0: MTS: write access to undefined address 0x3c080008 at pc=0x607d48a8, value=0x00000002 (size=1)
Dec 28 20:32:37.590 CPU0: MTS: write access to undefined address 0x3c080009 at pc=0x607d48b0, value=0x00000002 (size=1)
Dec 28 20:32:37.590 CPU0: MTS: write access to undefined address 0x3c08000a at pc=0x607d48b4, value=0x00000002 (size=1)
Dec 28 20:32:37.590 CPU0: MTS: write access to undefined address 0x3c08000b at pc=0x607d48b8, value=0x00000002 (size=1)
Dec 28 20:32:37.590 CPU0: MTS: write access to undefined address 0x3c08000c at pc=0x607d48bc, value=0x00000002 (size=1)
Dec 28 20:32:37.591 CPU0: MTS: read  access to undefined address 0x3c080022 at pc=0x607d5740 (size=1)
Dec 28 20:32:37.897 CPU0: PCI: read request for device 'NM-1FE-TX(1)' at pc=0x6024ce94: bus=0,device=6,function=0,reg=0x00
Dec 28 20:32:37.897 CPU0: PCI: read request for device 'NM-1FE-TX(1)' at pc=0x6024ce98: bus=0,device=6,function=0,reg=0x00
Dec 28 20:32:37.897 CPU0: PCI: read request for device 'NM-1FE-TX(1)' at pc=0x6024ce94: bus=0,device=6,function=0,reg=0x00
Dec 28 20:32:37.897 CPU0: PCI: read request for device 'NM-1FE-TX(1)' at pc=0x6024ce98: bus=0,device=6,function=0,reg=0x00
Dec 28 20:32:37.897 CPU0: PCI: write request (data=0x4d000000) for device 'NM-1FE-TX(1)' at pc=0x6024cd60: bus=0,device=6,function=0,reg=0x14
Dec 28 20:32:37.897 NM-1FE-TX(1): registers are mapped at 0x4d000000
Dec 28 20:32:37.897 CPU0: PCI: write request (data=0x4d000000) for device 'NM-1FE-TX(1)' at pc=0x6024cd6c: bus=0,device=6,function=0,reg=0x14
Dec 28 20:32:37.897 NM-1FE-TX(1): registers are mapped at 0x4d000000
Dec 28 20:32:37.897 CPU0: PCI: write request (data=0x00000006) for device 'NM-1FE-TX(1)' at pc=0x6024cd60: bus=0,device=6,function=0,reg=0x04
Dec 28 20:32:37.897 CPU0: PCI: write request (data=0x00000006) for device 'NM-1FE-TX(1)' at pc=0x6024cd6c: bus=0,device=6,function=0,reg=0x04
Dec 28 20:32:37.897 CPU0: PCI: write request (data=0x00004000) for device 'NM-1FE-TX(1)' at pc=0x6024cd60: bus=0,device=6,function=0,reg=0x0c
Dec 28 20:32:37.897 CPU0: PCI: write request (data=0x00004000) for device 'NM-1FE-TX(1)' at pc=0x6024cd6c: bus=0,device=6,function=0,reg=0x0c
Dec 28 20:32:37.897 CPU0: PCI: read request for device 'NM-1FE-TX(1)' at pc=0x6024ce94: bus=0,device=6,function=0,reg=0x00
Dec 28 20:32:37.897 CPU0: PCI: read request for device 'NM-1FE-TX(1)' at pc=0x6024ce98: bus=0,device=6,function=0,reg=0x00
Dec 28 20:32:37.897 CPU0: PCI: write request (data=0x00004000) for device 'NM-1FE-TX(1)' at pc=0x6024cd60: bus=0,device=6,function=0,reg=0x0c
Dec 28 20:32:37.897 CPU0: PCI: write request (data=0x00004000) for device 'NM-1FE-TX(1)' at pc=0x6024cd6c: bus=0,device=6,function=0,reg=0x0c
Dec 28 20:32:37.902 NM-1FE-TX(1): fetching init block at address 0x07dca0e0
Dec 28 20:32:37.902 NM-1FE-TX(1): rx_ring = 0x07dca140 (64), tx_ring = 0x07dca580 (128)
Dec 28 20:32:37.902 NM-1FE-TX(1): CSR0 = 0x0101
Dec 28 20:32:37.903 CPU0: PCI: read request for device 'NM-1FE-TX(2)' at pc=0x6024ce94: bus=0,device=10,function=0,reg=0x00
Dec 28 20:32:37.903 CPU0: PCI: read request for device 'NM-1FE-TX(2)' at pc=0x6024ce98: bus=0,device=10,function=0,reg=0x00
Dec 28 20:32:37.903 CPU0: PCI: read request for device 'NM-1FE-TX(2)' at pc=0x6024ce94: bus=0,device=10,function=0,reg=0x00
Dec 28 20:32:37.903 CPU0: PCI: read request for device 'NM-1FE-TX(2)' at pc=0x6024ce98: bus=0,device=10,function=0,reg=0x00
Dec 28 20:32:37.903 CPU0: PCI: write request (data=0x4d800000) for device 'NM-1FE-TX(2)' at pc=0x6024cd60: bus=0,device=10,function=0,reg=0x14
Dec 28 20:32:37.903 NM-1FE-TX(2): registers are mapped at 0x4d800000
Dec 28 20:32:37.903 CPU0: PCI: write request (data=0x4d800000) for device 'NM-1FE-TX(2)' at pc=0x6024cd6c: bus=0,device=10,function=0,reg=0x14
Dec 28 20:32:37.903 NM-1FE-TX(2): registers are mapped at 0x4d800000
Dec 28 20:32:37.903 CPU0: PCI: write request (data=0x00000006) for device 'NM-1FE-TX(2)' at pc=0x6024cd60: bus=0,device=10,function=0,reg=0x04
Dec 28 20:32:37.903 CPU0: PCI: write request (data=0x00000006) for device 'NM-1FE-TX(2)' at pc=0x6024cd6c: bus=0,device=10,function=0,reg=0x04
Dec 28 20:32:37.903 CPU0: PCI: write request (data=0x00004000) for device 'NM-1FE-TX(2)' at pc=0x6024cd60: bus=0,device=10,function=0,reg=0x0c
Dec 28 20:32:37.903 CPU0: PCI: write request (data=0x00004000) for device 'NM-1FE-TX(2)' at pc=0x6024cd6c: bus=0,device=10,function=0,reg=0x0c
Dec 28 20:32:37.903 CPU0: PCI: read request for device 'NM-1FE-TX(2)' at pc=0x6024ce94: bus=0,device=10,function=0,reg=0x00
Dec 28 20:32:37.903 CPU0: PCI: read request for device 'NM-1FE-TX(2)' at pc=0x6024ce98: bus=0,device=10,function=0,reg=0x00
Dec 28 20:32:37.903 CPU0: PCI: write request (data=0x00004000) for device 'NM-1FE-TX(2)' at pc=0x6024cd60: bus=0,device=10,function=0,reg=0x0c
Dec 28 20:32:37.903 CPU0: PCI: write request (data=0x00004000) for device 'NM-1FE-TX(2)' at pc=0x6024cd6c: bus=0,device=10,function=0,reg=0x0c
Dec 28 20:32:37.906 NM-1FE-TX(2): fetching init block at address 0x07e18e00
Dec 28 20:32:37.906 NM-1FE-TX(2): rx_ring = 0x07e18e60 (64), tx_ring = 0x07e192a0 (128)
Dec 28 20:32:37.906 NM-1FE-TX(2): CSR0 = 0x0101
Dec 28 20:32:37.919 CPU0: IO_FPGA: write to unknown addr 0x34, value=0x33, pc=0x6023ed50 (size=2)
Dec 28 20:32:37.922 NM-1FE-TX(1): fetching init block at address 0x07dca0e0
Dec 28 20:32:37.922 NM-1FE-TX(1): rx_ring = 0x07dca140 (64), tx_ring = 0x07dca580 (128)
Dec 28 20:32:37.922 NM-1FE-TX(1): CSR0 = 0x0101
Dec 28 20:32:37.922 NM-1FE-TX(2): fetching init block at address 0x07e18e00
Dec 28 20:32:37.922 NM-1FE-TX(2): rx_ring = 0x07e18e60 (64), tx_ring = 0x07e192a0 (128)
Dec 28 20:32:37.922 NM-1FE-TX(2): CSR0 = 0x0101
Dec 28 20:32:37.952 CPU0: JIT: partial JIT flush (count=851)
Dec 28 20:32:38.019 NM-1FE-TX(1): fetching init block at address 0x07dca0e0
Dec 28 20:32:38.019 NM-1FE-TX(1): rx_ring = 0x07dca140 (64), tx_ring = 0x07dca580 (128)
Dec 28 20:32:38.019 NM-1FE-TX(1): CSR0 = 0x0101
Dec 28 20:32:38.020 NM-1FE-TX(2): fetching init block at address 0x07e18e00
Dec 28 20:32:38.020 NM-1FE-TX(2): rx_ring = 0x07e18e60 (64), tx_ring = 0x07e192a0 (128)
Dec 28 20:32:38.020 NM-1FE-TX(2): CSR0 = 0x0101
Dec 28 20:32:38.305 CPU0: JIT: flushing data structures (compiled pages=1004)
Dec 28 20:32:38.661 CPU0: JIT: partial JIT flush (count=814)
Dec 28 20:32:38.930 ROM: trying to read bootvar 'PMDEBUG'
Dec 28 20:32:38.936 ROM: trying to read bootvar 'MONDEBUG'
Dec 28 20:32:39.289 ROM: unhandled syscall 0x0000001a at pc=0x60a64294 (a1=0x64d1f0bc,a2=0x62d3f948,a3=0x00000068)
Dec 28 20:32:39.289 ROM: unhandled syscall 0x00000009 at pc=0x60a64294 (a1=0x64d1f0bc,a2=0x62d3f904,a3=0x00000024)
Dec 28 20:32:39.313 CPU0: JIT: flushing data structures (compiled pages=1033)
Dec 28 20:32:39.626 NM-1FE-TX(1): fetching init block at address 0x07dca0e0
Dec 28 20:32:39.626 NM-1FE-TX(1): rx_ring = 0x07dca140 (64), tx_ring = 0x07dca580 (128)
Dec 28 20:32:39.626 NM-1FE-TX(1): CSR0 = 0x0101
Dec 28 20:32:39.638 NM-1FE-TX(2): fetching init block at address 0x07e18e00
Dec 28 20:32:39.638 NM-1FE-TX(2): rx_ring = 0x07e18e60 (64), tx_ring = 0x07e192a0 (128)
Dec 28 20:32:39.638 NM-1FE-TX(2): CSR0 = 0x0101
Dec 28 20:32:39.667 CPU0: JIT: partial JIT flush (count=872)
Dec 28 20:32:39.757 CPU0: IO_FPGA: read from unknown addr 0x16, pc=0x607d4ad4 (size=2)
Dec 28 20:32:39.757 CPU0: IO_FPGA: write to unknown addr 0x16, value=0x1, pc=0x607d4adc (size=2)
Dec 28 20:32:39.767 ROM: trying to read bootvar 'ROM_PERSISTENT_UTC'
Dec 28 20:32:40.039 ROM: trying to set bootvar 'BSI=0'
Dec 28 20:32:40.039 ROM: trying to read bootvar 'RET_2_RCALTS'
Dec 28 20:32:40.039 ROM: trying to set bootvar 'RET_2_RCALTS='
Dec 28 20:32:40.084 ROM: trying to read bootvar 'RANDOM_NUM'
Dec 28 20:32:40.092 CPU0: JIT: flushing data structures (compiled pages=1058)
