From 3363f80eca8331c7b319b563523b1ed9b4d3fd9f Mon Sep 17 00:00:00 2001
From: Rajesh Bhagat <rajesh.bhagat@freescale.com>
Date: Fri, 20 Nov 2015 12:44:41 +0530
Subject: [PATCH 162/752] drivers: dwc3: host: Change burst beat and
 outstanding pipelined transfers requests.

This is required for better performance, and performs below tuning:
1. Enable burst length set, and define it as 4/8/16.
2. Set burst request limit to 16 requests.

Signed-off-by: Nikhil Badola <nikhil.badola@freescale.com>
Signed-off-by: Rajesh Bhagat <rajesh.bhagat@freescale.com>
[Original patch taken from QorIQ-SDK-V2.0-20160527-yocto]
Signed-off-by: Yanjiang Jin <yanjiang.jin@windriver.com>
---
 drivers/usb/dwc3/core.c | 6 ++++++
 1 file changed, 6 insertions(+)

diff --git a/drivers/usb/dwc3/core.c b/drivers/usb/dwc3/core.c
index 0e8efc2..9f669fa 100644
--- a/drivers/usb/dwc3/core.c
+++ b/drivers/usb/dwc3/core.c
@@ -979,6 +979,12 @@ static int dwc3_probe(struct platform_device *pdev)
 		dwc3_writel(dwc->regs, DWC3_GFLADJ, GFLADJ_30MHZ_REG_SEL |
 			    GFLADJ_30MHZ(GFLADJ_30MHZ_DEFAULT));
 
+	/* Change burst beat and outstanding pipelined transfers requests */
+	dwc3_writel(dwc->regs, DWC3_GSBUSCFG0,
+		(dwc3_readl(dwc->regs, DWC3_GSBUSCFG0) & ~0xff) | 0xf);
+	dwc3_writel(dwc->regs, DWC3_GSBUSCFG1,
+		dwc3_readl(dwc->regs, DWC3_GSBUSCFG1) | 0xf00);
+
 	if (IS_ENABLED(CONFIG_USB_DWC3_HOST) &&
 			(dwc->dr_mode == USB_DR_MODE_OTG ||
 					dwc->dr_mode == USB_DR_MODE_UNKNOWN))
-- 
2.9.3

