{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715889268442 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715889268442 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 17 02:54:27 2024 " "Processing started: Fri May 17 02:54:27 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715889268442 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715889268442 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISC-V -c RISC-V " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISC-V -c RISC-V" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715889268442 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1715889268725 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1715889268725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tks/digitaldesign/manhhung_1/risc-v singer cycle/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file /tks/digitaldesign/manhhung_1/risc-v singer cycle/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "../RISC-V singer cycle/PC.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715889275334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715889275334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tks/digitaldesign/manhhung_1/risc-v singer cycle/mux_fetch.v 1 1 " "Found 1 design units, including 1 entities, in source file /tks/digitaldesign/manhhung_1/risc-v singer cycle/mux_fetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_PETCH " "Found entity 1: MUX_PETCH" {  } { { "../RISC-V singer cycle/MUX_FETCH.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/MUX_FETCH.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715889275335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715889275335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tks/digitaldesign/manhhung_1/risc-v singer cycle/memory_instruction.v 1 1 " "Found 1 design units, including 1 entities, in source file /tks/digitaldesign/manhhung_1/risc-v singer cycle/memory_instruction.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memory_instruction " "Found entity 1: Memory_instruction" {  } { { "../RISC-V singer cycle/Memory_instruction.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Memory_instruction.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715889275336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715889275336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tks/digitaldesign/manhhung_1/risc-v singer cycle/add_fectch.v 1 1 " "Found 1 design units, including 1 entities, in source file /tks/digitaldesign/manhhung_1/risc-v singer cycle/add_fectch.v" { { "Info" "ISGN_ENTITY_NAME" "1 Add_Fetch " "Found entity 1: Add_Fetch" {  } { { "../RISC-V singer cycle/Add_Fectch.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Add_Fectch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715889275337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715889275337 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "Top_Fetch.v(26) " "Verilog HDL Module Instantiation warning at Top_Fetch.v(26): ignored dangling comma in List of Port Connections" {  } { { "../RISC-V singer cycle/Top_Fetch.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Top_Fetch.v" 26 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1715889275338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tks/digitaldesign/manhhung_1/risc-v singer cycle/top_fetch.v 1 1 " "Found 1 design units, including 1 entities, in source file /tks/digitaldesign/manhhung_1/risc-v singer cycle/top_fetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 Top_Fetch " "Found entity 1: Top_Fetch" {  } { { "../RISC-V singer cycle/Top_Fetch.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Top_Fetch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715889275338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715889275338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tks/digitaldesign/manhhung_1/risc-v singer cycle/control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /tks/digitaldesign/manhhung_1/risc-v singer cycle/control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "../RISC-V singer cycle/control_unit.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715889275339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715889275339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tks/digitaldesign/manhhung_1/risc-v singer cycle/risc-v.vhd 0 0 " "Found 0 design units, including 0 entities, in source file /tks/digitaldesign/manhhung_1/risc-v singer cycle/risc-v.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715889275595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tks/digitaldesign/manhhung_1/risc-v singer cycle/main_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /tks/digitaldesign/manhhung_1/risc-v singer cycle/main_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Main_decoder " "Found entity 1: Main_decoder" {  } { { "../RISC-V singer cycle/Main_decoder.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Main_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715889275597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715889275597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tks/digitaldesign/manhhung_1/risc-v singer cycle/alu_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /tks/digitaldesign/manhhung_1/risc-v singer cycle/alu_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_decoder " "Found entity 1: ALU_decoder" {  } { { "../RISC-V singer cycle/ALU_decoder.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/ALU_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715889275598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715889275598 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top_Fetch " "Elaborating entity \"Top_Fetch\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1715889275638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add_Fetch Add_Fetch:add1 " "Elaborating entity \"Add_Fetch\" for hierarchy \"Add_Fetch:add1\"" {  } { { "../RISC-V singer cycle/Top_Fetch.v" "add1" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Top_Fetch.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715889275642 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Add_Fectch.v(5) " "Verilog HDL assignment warning at Add_Fectch.v(5): truncated value with size 32 to match size of target (10)" {  } { { "../RISC-V singer cycle/Add_Fectch.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Add_Fectch.v" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715889275643 "|Add_Fetch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_PETCH MUX_PETCH:mux_1 " "Elaborating entity \"MUX_PETCH\" for hierarchy \"MUX_PETCH:mux_1\"" {  } { { "../RISC-V singer cycle/Top_Fetch.v" "mux_1" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Top_Fetch.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715889275644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:pc_1 " "Elaborating entity \"PC\" for hierarchy \"PC:pc_1\"" {  } { { "../RISC-V singer cycle/Top_Fetch.v" "pc_1" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Top_Fetch.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715889275645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory_instruction Memory_instruction:mem_ins " "Elaborating entity \"Memory_instruction\" for hierarchy \"Memory_instruction:mem_ins\"" {  } { { "../RISC-V singer cycle/Top_Fetch.v" "mem_ins" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Top_Fetch.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715889275673 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory_ins Memory_instruction.v(6) " "Verilog HDL warning at Memory_instruction.v(6): object memory_ins used but never assigned" {  } { { "../RISC-V singer cycle/Memory_instruction.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Memory_instruction.v" 6 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1715889275674 "|Top_Fetch|Memory_instruction:mem_ins"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction\[0\] GND " "Pin \"Instruction\[0\]\" is stuck at GND" {  } { { "../RISC-V singer cycle/Top_Fetch.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Top_Fetch.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715889275949 "|Top_Fetch|Instruction[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction\[1\] GND " "Pin \"Instruction\[1\]\" is stuck at GND" {  } { { "../RISC-V singer cycle/Top_Fetch.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Top_Fetch.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715889275949 "|Top_Fetch|Instruction[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction\[2\] GND " "Pin \"Instruction\[2\]\" is stuck at GND" {  } { { "../RISC-V singer cycle/Top_Fetch.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Top_Fetch.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715889275949 "|Top_Fetch|Instruction[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction\[3\] GND " "Pin \"Instruction\[3\]\" is stuck at GND" {  } { { "../RISC-V singer cycle/Top_Fetch.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Top_Fetch.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715889275949 "|Top_Fetch|Instruction[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction\[4\] GND " "Pin \"Instruction\[4\]\" is stuck at GND" {  } { { "../RISC-V singer cycle/Top_Fetch.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Top_Fetch.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715889275949 "|Top_Fetch|Instruction[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction\[5\] GND " "Pin \"Instruction\[5\]\" is stuck at GND" {  } { { "../RISC-V singer cycle/Top_Fetch.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Top_Fetch.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715889275949 "|Top_Fetch|Instruction[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction\[6\] GND " "Pin \"Instruction\[6\]\" is stuck at GND" {  } { { "../RISC-V singer cycle/Top_Fetch.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Top_Fetch.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715889275949 "|Top_Fetch|Instruction[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction\[7\] GND " "Pin \"Instruction\[7\]\" is stuck at GND" {  } { { "../RISC-V singer cycle/Top_Fetch.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Top_Fetch.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715889275949 "|Top_Fetch|Instruction[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction\[8\] GND " "Pin \"Instruction\[8\]\" is stuck at GND" {  } { { "../RISC-V singer cycle/Top_Fetch.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Top_Fetch.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715889275949 "|Top_Fetch|Instruction[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction\[9\] GND " "Pin \"Instruction\[9\]\" is stuck at GND" {  } { { "../RISC-V singer cycle/Top_Fetch.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Top_Fetch.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715889275949 "|Top_Fetch|Instruction[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction\[10\] GND " "Pin \"Instruction\[10\]\" is stuck at GND" {  } { { "../RISC-V singer cycle/Top_Fetch.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Top_Fetch.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715889275949 "|Top_Fetch|Instruction[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction\[11\] GND " "Pin \"Instruction\[11\]\" is stuck at GND" {  } { { "../RISC-V singer cycle/Top_Fetch.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Top_Fetch.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715889275949 "|Top_Fetch|Instruction[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction\[12\] GND " "Pin \"Instruction\[12\]\" is stuck at GND" {  } { { "../RISC-V singer cycle/Top_Fetch.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Top_Fetch.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715889275949 "|Top_Fetch|Instruction[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction\[13\] GND " "Pin \"Instruction\[13\]\" is stuck at GND" {  } { { "../RISC-V singer cycle/Top_Fetch.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Top_Fetch.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715889275949 "|Top_Fetch|Instruction[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction\[14\] GND " "Pin \"Instruction\[14\]\" is stuck at GND" {  } { { "../RISC-V singer cycle/Top_Fetch.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Top_Fetch.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715889275949 "|Top_Fetch|Instruction[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction\[15\] GND " "Pin \"Instruction\[15\]\" is stuck at GND" {  } { { "../RISC-V singer cycle/Top_Fetch.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Top_Fetch.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715889275949 "|Top_Fetch|Instruction[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction\[16\] GND " "Pin \"Instruction\[16\]\" is stuck at GND" {  } { { "../RISC-V singer cycle/Top_Fetch.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Top_Fetch.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715889275949 "|Top_Fetch|Instruction[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction\[17\] GND " "Pin \"Instruction\[17\]\" is stuck at GND" {  } { { "../RISC-V singer cycle/Top_Fetch.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Top_Fetch.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715889275949 "|Top_Fetch|Instruction[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction\[18\] GND " "Pin \"Instruction\[18\]\" is stuck at GND" {  } { { "../RISC-V singer cycle/Top_Fetch.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Top_Fetch.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715889275949 "|Top_Fetch|Instruction[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction\[19\] GND " "Pin \"Instruction\[19\]\" is stuck at GND" {  } { { "../RISC-V singer cycle/Top_Fetch.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Top_Fetch.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715889275949 "|Top_Fetch|Instruction[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction\[20\] GND " "Pin \"Instruction\[20\]\" is stuck at GND" {  } { { "../RISC-V singer cycle/Top_Fetch.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Top_Fetch.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715889275949 "|Top_Fetch|Instruction[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction\[21\] GND " "Pin \"Instruction\[21\]\" is stuck at GND" {  } { { "../RISC-V singer cycle/Top_Fetch.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Top_Fetch.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715889275949 "|Top_Fetch|Instruction[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction\[22\] GND " "Pin \"Instruction\[22\]\" is stuck at GND" {  } { { "../RISC-V singer cycle/Top_Fetch.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Top_Fetch.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715889275949 "|Top_Fetch|Instruction[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction\[23\] GND " "Pin \"Instruction\[23\]\" is stuck at GND" {  } { { "../RISC-V singer cycle/Top_Fetch.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Top_Fetch.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715889275949 "|Top_Fetch|Instruction[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction\[24\] GND " "Pin \"Instruction\[24\]\" is stuck at GND" {  } { { "../RISC-V singer cycle/Top_Fetch.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Top_Fetch.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715889275949 "|Top_Fetch|Instruction[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction\[25\] GND " "Pin \"Instruction\[25\]\" is stuck at GND" {  } { { "../RISC-V singer cycle/Top_Fetch.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Top_Fetch.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715889275949 "|Top_Fetch|Instruction[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction\[26\] GND " "Pin \"Instruction\[26\]\" is stuck at GND" {  } { { "../RISC-V singer cycle/Top_Fetch.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Top_Fetch.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715889275949 "|Top_Fetch|Instruction[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction\[27\] GND " "Pin \"Instruction\[27\]\" is stuck at GND" {  } { { "../RISC-V singer cycle/Top_Fetch.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Top_Fetch.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715889275949 "|Top_Fetch|Instruction[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction\[28\] GND " "Pin \"Instruction\[28\]\" is stuck at GND" {  } { { "../RISC-V singer cycle/Top_Fetch.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Top_Fetch.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715889275949 "|Top_Fetch|Instruction[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction\[29\] GND " "Pin \"Instruction\[29\]\" is stuck at GND" {  } { { "../RISC-V singer cycle/Top_Fetch.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Top_Fetch.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715889275949 "|Top_Fetch|Instruction[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction\[30\] GND " "Pin \"Instruction\[30\]\" is stuck at GND" {  } { { "../RISC-V singer cycle/Top_Fetch.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Top_Fetch.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715889275949 "|Top_Fetch|Instruction[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction\[31\] GND " "Pin \"Instruction\[31\]\" is stuck at GND" {  } { { "../RISC-V singer cycle/Top_Fetch.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Top_Fetch.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715889275949 "|Top_Fetch|Instruction[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1715889275949 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1715889276055 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715889276055 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "../RISC-V singer cycle/Top_Fetch.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Top_Fetch.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715889276101 "|Top_Fetch|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst_n " "No output dependent on input pin \"rst_n\"" {  } { { "../RISC-V singer cycle/Top_Fetch.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Top_Fetch.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715889276101 "|Top_Fetch|rst_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Sum\[0\] " "No output dependent on input pin \"Sum\[0\]\"" {  } { { "../RISC-V singer cycle/Top_Fetch.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Top_Fetch.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715889276101 "|Top_Fetch|Sum[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Sum\[1\] " "No output dependent on input pin \"Sum\[1\]\"" {  } { { "../RISC-V singer cycle/Top_Fetch.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Top_Fetch.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715889276101 "|Top_Fetch|Sum[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Sum\[2\] " "No output dependent on input pin \"Sum\[2\]\"" {  } { { "../RISC-V singer cycle/Top_Fetch.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Top_Fetch.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715889276101 "|Top_Fetch|Sum[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Sum\[3\] " "No output dependent on input pin \"Sum\[3\]\"" {  } { { "../RISC-V singer cycle/Top_Fetch.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Top_Fetch.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715889276101 "|Top_Fetch|Sum[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Sum\[4\] " "No output dependent on input pin \"Sum\[4\]\"" {  } { { "../RISC-V singer cycle/Top_Fetch.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Top_Fetch.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715889276101 "|Top_Fetch|Sum[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Sum\[5\] " "No output dependent on input pin \"Sum\[5\]\"" {  } { { "../RISC-V singer cycle/Top_Fetch.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Top_Fetch.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715889276101 "|Top_Fetch|Sum[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Sum\[6\] " "No output dependent on input pin \"Sum\[6\]\"" {  } { { "../RISC-V singer cycle/Top_Fetch.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Top_Fetch.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715889276101 "|Top_Fetch|Sum[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Sum\[7\] " "No output dependent on input pin \"Sum\[7\]\"" {  } { { "../RISC-V singer cycle/Top_Fetch.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Top_Fetch.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715889276101 "|Top_Fetch|Sum[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Sum\[8\] " "No output dependent on input pin \"Sum\[8\]\"" {  } { { "../RISC-V singer cycle/Top_Fetch.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Top_Fetch.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715889276101 "|Top_Fetch|Sum[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Sum\[9\] " "No output dependent on input pin \"Sum\[9\]\"" {  } { { "../RISC-V singer cycle/Top_Fetch.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Top_Fetch.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715889276101 "|Top_Fetch|Sum[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "control_mux\[0\] " "No output dependent on input pin \"control_mux\[0\]\"" {  } { { "../RISC-V singer cycle/Top_Fetch.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Top_Fetch.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715889276101 "|Top_Fetch|control_mux[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "control_mux\[1\] " "No output dependent on input pin \"control_mux\[1\]\"" {  } { { "../RISC-V singer cycle/Top_Fetch.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Top_Fetch.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715889276101 "|Top_Fetch|control_mux[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1715889276101 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "46 " "Implemented 46 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1715889276102 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1715889276102 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1715889276102 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 52 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 52 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4872 " "Peak virtual memory: 4872 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715889276110 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 17 02:54:36 2024 " "Processing ended: Fri May 17 02:54:36 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715889276110 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715889276110 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715889276110 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1715889276110 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1715889277749 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715889277750 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 17 02:54:36 2024 " "Processing started: Fri May 17 02:54:36 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715889277750 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1715889277750 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off RISC-V -c RISC-V " "Command: quartus_fit --read_settings_files=off --write_settings_files=off RISC-V -c RISC-V" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1715889277750 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1715889277928 ""}
{ "Info" "0" "" "Project  = RISC-V" {  } {  } 0 0 "Project  = RISC-V" 0 0 "Fitter" 0 0 1715889277928 ""}
{ "Info" "0" "" "Revision = RISC-V" {  } {  } 0 0 "Revision = RISC-V" 0 0 "Fitter" 0 0 1715889277929 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1715889278018 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1715889278018 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "RISC-V 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"RISC-V\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1715889278026 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1715889278058 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1715889278058 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1715889278401 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1715889278445 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1715889278547 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "46 46 " "No exact pin location assignment(s) for 46 pins of 46 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1715889278675 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1715889284052 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715889284174 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1715889284181 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1715889284182 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1715889284182 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1715889284183 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1715889284183 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1715889284183 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1715889284183 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1715889284183 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1715889284183 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715889284201 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RISC-V.sdc " "Synopsys Design Constraints File file not found: 'RISC-V.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1715889289809 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1715889289810 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1715889289810 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1715889289810 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1715889289811 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1715889289811 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1715889289811 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1715889289816 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1715889289869 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715889290375 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1715889290751 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1715889291123 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715889291123 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1715889292488 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y23 X10_Y34 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y34" {  } { { "loc" "" { Generic "C:/TKS/DigitalDesign/manhhung_1/RISC-V-top/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y34"} { { 12 { 0 ""} 0 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1715889296745 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1715889296745 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1715889296919 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1715889296919 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1715889296919 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715889296923 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.16 " "Total time spent on timing analysis during the Fitter is 0.16 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1715889297879 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1715889297905 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1715889298249 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1715889298249 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1715889298839 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715889301168 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/TKS/DigitalDesign/manhhung_1/RISC-V-top/output_files/RISC-V.fit.smsg " "Generated suppressed messages file C:/TKS/DigitalDesign/manhhung_1/RISC-V-top/output_files/RISC-V.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1715889301341 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6670 " "Peak virtual memory: 6670 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715889301735 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 17 02:55:01 2024 " "Processing ended: Fri May 17 02:55:01 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715889301735 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715889301735 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715889301735 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1715889301735 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1715889303343 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715889303343 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 17 02:55:02 2024 " "Processing started: Fri May 17 02:55:02 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715889303343 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1715889303343 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off RISC-V -c RISC-V " "Command: quartus_asm --read_settings_files=off --write_settings_files=off RISC-V -c RISC-V" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1715889303343 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1715889303842 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1715889308613 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4871 " "Peak virtual memory: 4871 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715889309157 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 17 02:55:09 2024 " "Processing ended: Fri May 17 02:55:09 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715889309157 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715889309157 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715889309157 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1715889309157 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1715889309874 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1715889310919 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715889310920 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 17 02:55:10 2024 " "Processing started: Fri May 17 02:55:10 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715889310920 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1715889310920 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta RISC-V -c RISC-V " "Command: quartus_sta RISC-V -c RISC-V" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1715889310920 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1715889310992 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1715889311361 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1715889311361 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715889311393 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715889311393 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RISC-V.sdc " "Synopsys Design Constraints File file not found: 'RISC-V.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1715889311814 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1715889311814 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1715889311814 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1715889311815 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1715889311815 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1715889311815 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1715889311816 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1715889311820 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1715889311822 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1715889311827 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1715889311836 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1715889311839 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1715889311841 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1715889311844 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1715889311845 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1715889311848 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1715889311870 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1715889312727 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1715889312781 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1715889312782 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1715889312782 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1715889312782 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1715889312785 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1715889312789 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1715889312792 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1715889312795 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1715889312797 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1715889312798 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1715889312800 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1715889312970 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1715889313404 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1715889313435 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1715889313435 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1715889313435 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1715889313435 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1715889313438 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1715889313441 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1715889313443 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1715889313446 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1715889313447 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1715889313448 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1715889313545 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1715889313545 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1715889313545 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1715889313545 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1715889313550 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1715889313553 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1715889313556 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1715889313559 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1715889313560 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1715889314622 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1715889314623 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5171 " "Peak virtual memory: 5171 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715889314648 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 17 02:55:14 2024 " "Processing ended: Fri May 17 02:55:14 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715889314648 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715889314648 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715889314648 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1715889314648 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1715889316229 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715889316230 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 17 02:55:15 2024 " "Processing started: Fri May 17 02:55:15 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715889316230 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1715889316230 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off RISC-V -c RISC-V " "Command: quartus_eda --read_settings_files=off --write_settings_files=off RISC-V -c RISC-V" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1715889316230 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1715889316787 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RISC-V.vo C:/TKS/DigitalDesign/manhhung_1/RISC-V-top/simulation/questa/ simulation " "Generated file RISC-V.vo in folder \"C:/TKS/DigitalDesign/manhhung_1/RISC-V-top/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1715889316828 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4740 " "Peak virtual memory: 4740 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715889316850 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 17 02:55:16 2024 " "Processing ended: Fri May 17 02:55:16 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715889316850 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715889316850 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715889316850 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1715889316850 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 66 s " "Quartus Prime Full Compilation was successful. 0 errors, 66 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1715889317469 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715889709738 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715889709738 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 17 03:01:49 2024 " "Processing started: Fri May 17 03:01:49 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715889709738 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1715889709738 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp RISC-V -c RISC-V --netlist_type=sgate " "Command: quartus_npp RISC-V -c RISC-V --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1715889709738 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1715889709845 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4556 " "Peak virtual memory: 4556 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715889709852 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 17 03:01:49 2024 " "Processing ended: Fri May 17 03:01:49 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715889709852 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715889709852 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715889709852 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1715889709852 ""}
