<html> 
 			<head> 			<meta http-equiv="Content-Type" content="text/html; charset=iso-8859-1" />
			<title>Project Status Summary Page</title>
			<link rel="stylesheet" type="text/css" href="projectstatuspage.css" />
			<script type = "text/javascript" src="projectstatuspage.js"></script>
			</head>

 			<body style="background-color:#f0f0ff;">
 			
<table style="border:none;" width="100%" ><tr> <td class="outline">
<table width="100%" border="0" cellspacing="0" cellpadding="0"> 	     <thead class="tablehead"><tr><th colspan="4">Project Settings</th><tr> 
 <tr> <td class="optionTitle" align="left"> Project Name</td> <td> m2s010_som_syn</td> <td class="optionTitle" align="left"> Implementation Name</td> <td> FPGA_PHY_IRAIL_DEBUG</td> </tr>
 		 </thead> 
		 <tbody> <tr> <td class="optionTitle" align="left"> Top Module</td> <td> work.m2s010_som</td> <td class="optionTitle" align="left"> Retiming</td> <td> 1</td> </tr>
<tr> <td class="optionTitle" align="left"> Resource Sharing</td> <td> 1</td> <td class="optionTitle" align="left"> Fanout Guide</td> <td> 10000</td> </tr>
<tr> <td class="optionTitle" align="left"> Disable I/O Insertion</td> <td> 0</td> <td class="optionTitle" align="left"> Disable Sequential Optimizations</td> <td> 0</td> </tr>
 
</tbody> 
  </table><br>	 <table width="100%" border="1" cellspacing= "0" cellpadding= "0">
 				   <thead class="tablehead"><tr><th colspan="9">Run Status</th></tr></thead>
         <tbody>
 		<tr>
 			<th align="left" width="17%">Job Name</th>
			<th align="left">Status</th>
 			<td class="lnote" align="center" title="Notes"></td>
 			<td class="lwarn" align="center" title="Warnings"></td>
 			<td class="lerror" align="center" title="Errors"></td>
 			<th align="left">CPU Time</th>
 			<th align="left">Real Time</th>
 			<th align="left">Memory</th>
 			<th align="left">Date/Time</th>
         </tr>
  <tr>
  <td class="optionTitle"> (identify_db_generator)</td><td>out-of-date</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>-</td>
<td>00m:00s</td>
<td>-</td>
<td><font size="-1">1/24/2018</font><br/><font size="-2">1:14:39 PM</font></td>
</tr> 

<tr>
  <td class="optionTitle">Identify Compile</td>
  <td>out-of-date</td><td class="empty"></td><td class="empty"></td><td class="empty"></td><td>00m:01s</td><td class="empty"></td><td class="empty"></td><td><font size="-1">2/8/2018</font><br/><font size="-2">1:39:55 PM</font></td> <tr>
  <td class="optionTitle"> (compiler)</td><td>out-of-date</td>
 <td>271</td>
 <td>554</td>
<td>0</td>
<td>-</td>
<td>00m:02s</td>
<td>-</td>
<td><font size="-1">1/24/2018</font><br/><font size="-2">12:51:06 PM</font></td>
</tr> 

 <tr>
  <td class="optionTitle"> (premap)</td><td>out-of-date</td>
 <td>105</td>
 <td>30</td>
<td>0</td>
<td>0m:01s</td>
<td>0m:02s</td>
<td>150MB</td>
<td><font size="-1">1/24/2018</font><br/><font size="-2">12:51:10 PM</font></td>
</tr> 

 <tr>
  <td class="optionTitle"> (fpga_mapper)</td><td>out-of-date</td>
 <td>76</td>
 <td>54</td>
<td>0</td>
<td>0m:06s</td>
<td>0m:06s</td>
<td>173MB</td>
<td><font size="-1">1/24/2018</font><br/><font size="-2">12:51:17 PM</font></td>
</tr> 

 		</tbody>
     </table>
 <br> 
 <table width="100%" border="1" cellspacing= "0" cellpadding= "0">
 				   <thead class="tablehead"><tr><th colspan="4">Area Summary</th></tr></thead>
<tfoot> <tr> <td class="optionTitle" colspan="2"></td><td class="optionTitle" colspan="2"></td></tr> 
 </tfoot> 
 <tbody> <tr> 
<td title ="Total Carry Cells used" class="optionTitle" align="left">Carry Cells</td> <td>396</td>
<td title ="Total Sequential Cells used" class="optionTitle" align="left">Sequential Cells</td> <td>1628</td>
</tr>
<tr> 
<td title ="Total DSP Blocks (MACC) used" class="optionTitle" align="left">DSP Blocks (MACC)
(dsp_used)</td> <td>0</td>
<td title ="Total I/O Cells used" class="optionTitle" align="left">I/O Cells</td> <td>107</td>
</tr>
<tr> 
<td title ="Total Global Clock Buffers used" class="optionTitle" align="left">Global Clock Buffers</td> <td>20</td>
<td title ="Total RAM1K18 used" class="optionTitle" align="left">RAM1K18
(v_ram)</td> <td>15</td>
</tr>
<tr> 
<td title ="Total RAM64x18 used" class="optionTitle" align="left">RAM64x18
(v_ram)</td> <td>1</td>
<td title ="Total LUTs used" class="optionTitle" align="left">LUTs
(total_luts)</td> <td>1656</td>
</tr>
 
</tbody>
    </table><br> 
 <table width="100%" border="1" cellspacing= "0" cellpadding= "0">
 				   <thead class="tablehead"><tr><th colspan="4">Timing Summary</th></tr></thead>
<tfoot> <tr> <td class="optionTitle" colspan="2"></td></tr> 
 </tfoot> 
<tbody> 
   <tr><th class="optionTitle" align= "left ">Clock Name</th><th class="optionTitle" align= "left ">Req Freq</th><th class="optionTitle" align= "left ">Est Freq</th><th class="optionTitle" align= "left ">Slack</th></tr> 
<tr> <td  align="left">CommsFPGA_top|BIT_CLK_inferred_clock</td><td  align="left">100.0 MHz</td><td  align="left">136.4 MHz</td><td  align="left">2.668</td></tr> 
<tr> <td  align="left">CommsFPGA_top|ClkDivider_inferred_clock[1]</td><td  align="left">100.0 MHz</td><td  align="left">261.5 MHz</td><td  align="left">6.176</td></tr> 
<tr> <td  align="left">Phy_Mux|F_MDC_inferred_clock</td><td  align="left">100.0 MHz</td><td  align="left">180.4 MHz</td><td  align="left">4.458</td></tr> 
<tr> <td  align="left">ident_coreinst.comm_block_INST.dr2_tck</td><td  align="left">1.0 MHz</td><td  align="left">883.6 MHz</td><td  align="left">998.868</td></tr> 
<tr> <td  align="left">jtag_interface_x|b9_nv_oQwfYF</td><td  align="left">100.0 MHz</td><td  align="left">NA</td><td  align="left">NA</td></tr> 
<tr> <td  align="left">jtag_interface_x|b10_8Kz_rKlrtX</td><td  align="left">100.0 MHz</td><td  align="left">737.2 MHz</td><td  align="left">8.643</td></tr> 
<tr> <td  align="left">jtag_interface_x|identify_clk_int_inferred_clock</td><td  align="left">100.0 MHz</td><td  align="left">250.2 MHz</td><td  align="left">6.003</td></tr> 
<tr> <td  align="left">m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock</td><td  align="left">100.0 MHz</td><td  align="left">168.2 MHz</td><td  align="left">4.055</td></tr> 
<tr> <td  align="left">m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock</td><td  align="left">100.0 MHz</td><td  align="left">266.6 MHz</td><td  align="left">6.249</td></tr> 
<tr> <td  align="left">m2s010_som_CommsFPGA_CCC_0_FCCC|GL2_net_inferred_clock</td><td  align="left">100.0 MHz</td><td  align="left">124.4 MHz</td><td  align="left">1.960</td></tr> 
<tr> <td  align="left">m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock</td><td  align="left">100.0 MHz</td><td  align="left">109.4 MHz</td><td  align="left">0.860</td></tr> 
<tr> <td  align="left">m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock</td><td  align="left">100.0 MHz</td><td  align="left">372.7 MHz</td><td  align="left">7.317</td></tr> 
<tr> <td  align="left">m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock</td><td  align="left">100.0 MHz</td><td  align="left">110.0 MHz</td><td  align="left">0.911</td></tr> 
<tr> <td  align="left">System</td><td  align="left">100.0 MHz</td><td  align="left">163.0 MHz</td><td  align="left">3.865</td></tr> 
</tbody> 
 </table>
<br> 
 <table width="100%" border="1" cellspacing= "0" cellpadding= "0">
 				   <thead class="tablehead"><tr><th colspan="4">Optimizations Summary</th></tr></thead>
 <tbody> <tr> 
<td title ="Retiming summary: Registers Before / After retiming" class="optionTitle" align="left">Retiming</td> <td>1 / 4</td>
<td title ="Non-gated/non-generated clock trees / Gated/generated clock trees" class="optionTitle" align="left">Combined Clock Conversion</td> <td>2 / 19</td>
</tr>
 
</tbody>
    </table><br> 
<br> 
</td></tr></table></body> 
 </html>