============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.14-s037_1
  Generated on:           Feb 24 2024  04:58:43 am
  Module:                 PipelinedCPU
  Operating conditions:   typical 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: UNCONSTRAINED Setup Check with Pin stages_reg[1]/CK->D
     Startpoint: (R) fetch_reg_ex_reg[21]/CK
       Endpoint: (R) stages_reg[1]/D

                                     
          Setup:-      50            
      Data Path:-    2844            

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  fetch_reg_ex_reg[21]/CK -       -      R     (arrival)    429    -     0     -       0    (-,-) 
  fetch_reg_ex_reg[21]/Q  -       CK->Q  F     DFF_X1         8 18.9    23   103     103    (-,-) 
  add_558_41_g762/CO      -       B->CO  F     HA_X1          1  3.0     8    40     143    (-,-) 
  add_558_41_g761/CO      -       CI->CO F     FA_X1          1  3.0    15    70     212    (-,-) 
  add_558_41_g760/CO      -       CI->CO F     FA_X1          1  3.0    15    72     285    (-,-) 
  add_558_41_g759/CO      -       CI->CO F     FA_X1          1  3.0    15    72     357    (-,-) 
  add_558_41_g758/CO      -       CI->CO F     FA_X1          1  3.0    15    72     429    (-,-) 
  add_558_41_g757/CO      -       CI->CO F     FA_X1          1  3.0    15    72     502    (-,-) 
  add_558_41_g756/CO      -       CI->CO F     FA_X1          1  3.0    15    72     574    (-,-) 
  add_558_41_g755/CO      -       CI->CO F     FA_X1          1  3.0    15    72     646    (-,-) 
  add_558_41_g754/CO      -       CI->CO F     FA_X1          1  3.0    15    72     718    (-,-) 
  add_558_41_g753/CO      -       CI->CO F     FA_X1          1  3.0    15    72     791    (-,-) 
  add_558_41_g752/CO      -       CI->CO F     FA_X1          1  3.0    15    72     863    (-,-) 
  add_558_41_g751/CO      -       CI->CO F     FA_X1          1  3.0    15    72     935    (-,-) 
  add_558_41_g750/CO      -       CI->CO F     FA_X1          1  3.0    15    72    1008    (-,-) 
  add_558_41_g749/CO      -       CI->CO F     FA_X1          1  3.0    15    72    1080    (-,-) 
  add_558_41_g748/CO      -       CI->CO F     FA_X1          1  3.0    15    72    1152    (-,-) 
  add_558_41_g747/CO      -       CI->CO F     FA_X1          1  3.0    15    72    1225    (-,-) 
  add_558_41_g746/CO      -       CI->CO F     FA_X1          1  3.0    15    72    1297    (-,-) 
  add_558_41_g745/CO      -       CI->CO F     FA_X1          1  3.0    15    72    1369    (-,-) 
  add_558_41_g744/CO      -       CI->CO F     FA_X1          1  3.0    15    72    1442    (-,-) 
  add_558_41_g743/CO      -       CI->CO F     FA_X1          1  3.0    15    72    1514    (-,-) 
  add_558_41_g742/CO      -       CI->CO F     FA_X1          1  3.0    15    72    1586    (-,-) 
  add_558_41_g741/CO      -       CI->CO F     FA_X1          1  3.0    15    72    1658    (-,-) 
  add_558_41_g740/CO      -       CI->CO F     FA_X1          1  3.0    15    72    1731    (-,-) 
  add_558_41_g739/CO      -       CI->CO F     FA_X1          1  3.0    15    72    1803    (-,-) 
  add_558_41_g738/CO      -       CI->CO F     FA_X1          1  3.0    15    72    1875    (-,-) 
  add_558_41_g737/CO      -       CI->CO F     FA_X1          1  3.0    15    72    1948    (-,-) 
  add_558_41_g736/CO      -       CI->CO F     FA_X1          1  3.0    15    72    2020    (-,-) 
  add_558_41_g735/CO      -       CI->CO F     FA_X1          1  3.0    15    72    2092    (-,-) 
  add_558_41_g734/CO      -       CI->CO F     FA_X1          1  3.0    15    72    2164    (-,-) 
  add_558_41_g733/CO      -       CI->CO F     FA_X1          1  2.5    14    71    2235    (-,-) 
  add_558_41_g732/Z       -       A->Z   F     XOR2_X1        3  5.2    18    58    2294    (-,-) 
  g56858/ZN               -       B1->ZN R     AOI221_X1      1  1.9    43    74    2368    (-,-) 
  g56823/ZN               -       A->ZN  F     OAI211_X1      1  1.8    17    36    2404    (-,-) 
  g56817/ZN               -       A->ZN  R     AOI221_X1      1  1.8    42    74    2479    (-,-) 
  g56807/ZN               -       A1->ZN F     NAND4_X1       1  1.6    20    33    2512    (-,-) 
  g56802/ZN               -       A1->ZN R     NOR4_X1        2  3.8    62    73    2585    (-,-) 
  g56741/ZN               -       C1->ZN F     AOI221_X1      1  1.8    22    23    2608    (-,-) 
  g56576/ZN               -       A2->ZN R     NAND4_X1       5  7.6    28    41    2649    (-,-) 
  g56571/ZN               -       A1->ZN F     NAND4_X1       3  5.2    28    44    2692    (-,-) 
  g56570/ZN               -       A->ZN  R     INV_X1        30 55.6   129   152    2844    (-,-) 
  stages_reg[1]/D         -       -      R     DFF_X1        30    -     -     0    2844    (-,-) 
#-------------------------------------------------------------------------------------------------

