/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 64 64 392 240)
	(text "_4x8BitRegisters" (rect 5 0 88 12)(font "Arial" ))
	(text "inst" (rect 8 160 25 172)(font "Arial" ))
	(port
		(pt 0 96)
		(input)
		(text "REG_INPUT[7..0]" (rect 0 0 88 12)(font "Arial" ))
		(text "REG_INPUT[7..0]" (rect 21 91 109 103)(font "Arial" ))
		(line (pt 0 96)(pt 16 96)(line_width 3))
	)
	(port
		(pt 0 112)
		(input)
		(text "READ_PORT0_SELECT[1..0]" (rect 0 0 145 12)(font "Arial" ))
		(text "READ_PORT0_SELECT[1..0]" (rect 21 107 166 119)(font "Arial" ))
		(line (pt 0 112)(pt 16 112)(line_width 3))
	)
	(port
		(pt 0 32)
		(input)
		(text "WRITE_SELECT[1..0]" (rect 0 0 108 12)(font "Arial" ))
		(text "WRITE_SELECT[1..0]" (rect 21 27 129 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 0 128)
		(input)
		(text "READ_PORT1_SELECT[1..0]" (rect 0 0 145 12)(font "Arial" ))
		(text "READ_PORT1_SELECT[1..0]" (rect 21 123 166 135)(font "Arial" ))
		(line (pt 0 128)(pt 16 128)(line_width 3))
	)
	(port
		(pt 0 64)
		(input)
		(text "Clock" (rect 0 0 28 12)(font "Arial" ))
		(text "Clock" (rect 21 59 49 71)(font "Arial" ))
		(line (pt 0 64)(pt 16 64))
	)
	(port
		(pt 0 80)
		(input)
		(text "Reset" (rect 0 0 29 12)(font "Arial" ))
		(text "Reset" (rect 21 75 50 87)(font "Arial" ))
		(line (pt 0 80)(pt 16 80))
	)
	(port
		(pt 0 48)
		(input)
		(text "WRITE_ENABLE" (rect 0 0 83 12)(font "Arial" ))
		(text "WRITE_ENABLE" (rect 21 43 104 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48))
	)
	(port
		(pt 328 32)
		(output)
		(text "REG_A[7..0]" (rect 0 0 62 12)(font "Arial" ))
		(text "REG_A[7..0]" (rect 255 27 307 39)(font "Arial" ))
		(line (pt 328 32)(pt 312 32)(line_width 3))
	)
	(port
		(pt 328 48)
		(output)
		(text "REG_B[7..0]" (rect 0 0 62 12)(font "Arial" ))
		(text "REG_B[7..0]" (rect 255 43 307 55)(font "Arial" ))
		(line (pt 328 48)(pt 312 48)(line_width 3))
	)
	(port
		(pt 328 64)
		(output)
		(text "REG_C[7..0]" (rect 0 0 63 12)(font "Arial" ))
		(text "REG_C[7..0]" (rect 254 59 307 71)(font "Arial" ))
		(line (pt 328 64)(pt 312 64)(line_width 3))
	)
	(port
		(pt 328 80)
		(output)
		(text "REG_D[7..0]" (rect 0 0 63 12)(font "Arial" ))
		(text "REG_D[7..0]" (rect 254 75 307 87)(font "Arial" ))
		(line (pt 328 80)(pt 312 80)(line_width 3))
	)
	(port
		(pt 328 112)
		(output)
		(text "REG_OUTPUT0[7..0]" (rect 0 0 105 12)(font "Arial" ))
		(text "REG_OUTPUT0[7..0]" (rect 219 107 307 119)(font "Arial" ))
		(line (pt 328 112)(pt 312 112)(line_width 3))
	)
	(port
		(pt 328 128)
		(output)
		(text "REG_OUTPUT1[7..0]" (rect 0 0 105 12)(font "Arial" ))
		(text "REG_OUTPUT1[7..0]" (rect 219 123 307 135)(font "Arial" ))
		(line (pt 328 128)(pt 312 128)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 312 160))
	)
)
