Command Line: ./PCIECVApp -bdf 111:0.0 -td 2.6 -r all 
PCIECVApp.exe version: 5.0.195.0 -rwxr-xr-x 1 root root 1373512 3æœˆ  12 18:23 PCIECVApp

Motherboard: sd-h3c-uniserver-r4900-g6
    description: Rack Mount Chassis
    product: H3C UniServer R4900 G6 (0)
    vendor: New H3C Technologies Co., Ltd.
    version: N/A
    serial: 210235A4HDH244000026
    width: 64 bits
    capabilities: smbios-3.6.0 dmi-3.6.0 smp vsyscall32

Operating System: Linux sd-H3C-UniServer-R4900-G6 5.4.0-208-generic #228-Ubuntu SMP Fri Feb 7 19:41:33 UTC 2025 x86_64 x86_64 x86_64 GNU/Linux

Using Segment 0 with Max Bus 255 from ACPI MCFG Table.

	DUTs   B: D:F VenID DevID   ClassCode	DeviceType	Device Class
------------------------------------------------------------------------------------------
NEW:	  1)   0:00:0  8086  09A2   0x088000	RC IntEP	Other Base System Component
NEW:	  2)   0:00:1  8086  09A4   0x088000	RC IntEP	Other Base System Component
NEW:	  3)   0:00:2  8086  09A3   0x088000	RC IntEP	Other Base System Component
NEW:	  4)   0:00:4  8086  0B23   0x080700	RC EvtColl	RC Event Collector Base System Component
NEW:	  5)   0:14:0  8086  1BBE   0x060400	Root Port	PCI-to-PCI Bridge
	       0:20:0  8086  1BCD   0x0C        Type 0 Hdr	Serial Bus Controller
	       0:20:2  8086  1BCE   0x05        Type 0 Hdr	Memory Controller
NEW:	  6)   0:20:4  8086  1BFE   0x060000	RC IntEP	Host Bridge
NEW:	  7)   0:21:0  8086  1BFF   0x088000	RC IntEP	Other Base System Component
	       0:22:0  8086  1BE0   0x07        Type 0 Hdr	Communications Controller
	       0:22:1  8086  1BE1   0x07        Type 0 Hdr	Communications Controller
	       0:22:4  8086  1BE4   0x07        Type 0 Hdr	Communications Controller
	       0:23:0  8086  1BA2   0x01        Type 0 Hdr	Mass Storage Controller
	       0:24:0  8086  1BF2   0x01        Type 0 Hdr	Mass Storage Controller
	       0:25:0  8086  1BD2   0x01        Type 0 Hdr	Mass Storage Controller
	       0:31:0  8086  1B81   0x06        Type 0 Hdr	Bridge
	       0:31:4  8086  1BC9   0x0C        Type 0 Hdr	Serial Bus Controller
	       0:31:5  8086  1BCA   0x0C        Type 0 Hdr	Serial Bus Controller
NEW:	  8)   1:00:0  1A03  1150   0x060400	PCIe->PCI
	       2:00:0  1A03  2000   0x03        Type 0 Hdr	Display Controller
NEW:	  9)  22:00:0  8086  09A2   0x088000	RC IntEP	Other Base System Component
NEW:	 10)  22:00:1  8086  09A4   0x088000	RC IntEP	Other Base System Component
NEW:	 11)  22:00:2  8086  09A3   0x088000	RC IntEP	Other Base System Component
NEW:	 12)  22:00:4  8086  0B23   0x080700	RC EvtColl	RC Event Collector Base System Component
NEW:	 13)  22:01:0  8086  352A   0x060400	Root Port	PCI-to-PCI Bridge
NEW:	 14)  66:00:0  8086  09A2   0x088000	RC IntEP	Other Base System Component
NEW:	 15)  66:00:1  8086  09A4   0x088000	RC IntEP	Other Base System Component
NEW:	 16)  66:00:2  8086  09A3   0x088000	RC IntEP	Other Base System Component
NEW:	 17)  66:00:4  8086  0B23   0x080700	RC EvtColl	RC Event Collector Base System Component
NEW:	 18)  66:01:0  8086  352A   0x060400	Root Port	PCI-to-PCI Bridge
NEW:	 19)  67:00:0  1000  0016   0x010400	EndPoint	RAID Mass Storage Controller
NEW:	 20) 110:00:0  8086  09A2   0x088000	RC IntEP	Other Base System Component
NEW:	 21) 110:00:1  8086  09A4   0x088000	RC IntEP	Other Base System Component
NEW:	 22) 110:00:2  8086  09A3   0x088000	RC IntEP	Other Base System Component
NEW:	 23) 110:00:4  8086  0B23   0x080700	RC EvtColl	RC Event Collector Base System Component
NEW:	 24) 110:01:0  8086  352A   0x060400	Root Port	PCI-to-PCI Bridge
NEW:	 25) 111:00:0  1EB6  6011   0x060400	Switch Up	PCI-to-PCI Bridge
NEW:	 26) 112:00:0  1EB6  6011   0x060400	Switch Dwn	PCI-to-PCI Bridge
NEW:	 27) 112:01:0  1EB6  6011   0x060400	Switch Dwn	PCI-to-PCI Bridge
NEW:	 28) 112:02:0  1EB6  6011   0x060400	Switch Dwn	PCI-to-PCI Bridge
NEW:	 29) 112:03:0  1EB6  6011   0x060400	Switch Dwn	PCI-to-PCI Bridge
NEW:	 30) 112:04:0  1EB6  6011   0x060400	Switch Dwn	PCI-to-PCI Bridge
NEW:	 31) 112:05:0  1EB6  6011   0x060400	Switch Dwn	PCI-to-PCI Bridge
NEW:	 32) 112:26:0  1EB6  6011   0x060400	Switch Dwn	PCI-to-PCI Bridge
NEW:	 33) 112:27:0  1EB6  6011   0x060400	Switch Dwn	PCI-to-PCI Bridge
NEW:	 34) 113:00:0  8088  2001   0x020000	EndPoint	Ethernet Network Controller
NEW:	 35) 113:00:1  8088  2001   0x020000	EndPoint	Ethernet Network Controller
NEW:	 36) 114:00:0  1C5F  003F   0x010802	EndPoint	NVMe Mass Storage Controller
NEW:	 37) 115:00:0  144D  A824   0x010802	EndPoint	NVMe Mass Storage Controller
NEW:	 38) 116:00:0  10DE  1EB8   0x030200	EndPoint	3D Display Controller
NEW:	 39) 117:00:0  10DE  1EB8   0x030200	EndPoint	3D Display Controller
NEW:	 40) 119:00:0  1EB6  6011   0x010700	EndPoint	SAS Mass Storage Controller
NEW:	 41) 120:00:0  1EB6  6011   0x088000	EndPoint	Other Base System Component
NEW:	 42) 154:00:0  8086  09A2   0x088000	RC IntEP	Other Base System Component
NEW:	 43) 154:00:1  8086  09A4   0x088000	RC IntEP	Other Base System Component
NEW:	 44) 154:00:2  8086  09A3   0x088000	RC IntEP	Other Base System Component
NEW:	 45) 154:00:4  8086  0B23   0x080700	RC EvtColl	RC Event Collector Base System Component
NEW:	 46) 198:00:0  8086  09A2   0x088000	RC IntEP	Other Base System Component
NEW:	 47) 198:00:1  8086  09A4   0x088000	RC IntEP	Other Base System Component
NEW:	 48) 198:00:2  8086  09A3   0x088000	RC IntEP	Other Base System Component
NEW:	 49) 198:00:4  8086  0B23   0x080700	RC EvtColl	RC Event Collector Base System Component
NEW:	 50) 242:00:0  8086  09A2   0x088000	RC IntEP	Other Base System Component
NEW:	 51) 242:00:1  8086  09A4   0x088000	RC IntEP	Other Base System Component
NEW:	 52) 242:00:2  8086  09A3   0x088000	RC IntEP	Other Base System Component
NEW:	 53) 242:00:4  8086  0B23   0x080700	RC EvtColl	RC Event Collector Base System Component
NEW:	 54) 242:01:0  8086  0B25   0x088000	RC IntEP	Other Base System Component
NEW:	 55) 242:03:0  8086  09A6   0x088000	RC IntEP	Other Base System Component
NEW:	 56) 242:03:1  8086  09A7   0x088000	RC IntEP	Other Base System Component
NEW:	 57) 254:00:0  8086  3250   0x088000	RC IntEP	Other Base System Component
NEW:	 58) 254:00:1  8086  3251   0x088000	RC IntEP	Other Base System Component
NEW:	 59) 254:00:2  8086  3252   0x088000	RC IntEP	Other Base System Component
NEW:	 60) 254:00:3  8086  0998   0x060000	RC IntEP	Host Bridge
NEW:	 61) 254:00:5  8086  3255   0x088000	RC IntEP	Other Base System Component
NEW:	 62) 254:01:0  8086  3240   0x088000	RC IntEP	Other Base System Component
NEW:	 63) 254:01:1  8086  3241   0x088000	RC IntEP	Other Base System Component
NEW:	 64) 254:01:2  8086  3242   0x088000	RC IntEP	Other Base System Component
NEW:	 65) 254:02:0  8086  3240   0x088000	RC IntEP	Other Base System Component
NEW:	 66) 254:02:1  8086  3241   0x088000	RC IntEP	Other Base System Component
NEW:	 67) 254:02:2  8086  3242   0x088000	RC IntEP	Other Base System Component
NEW:	 68) 254:03:0  8086  3240   0x088000	RC IntEP	Other Base System Component
NEW:	 69) 254:03:1  8086  3241   0x088000	RC IntEP	Other Base System Component
NEW:	 70) 254:03:2  8086  3242   0x088000	RC IntEP	Other Base System Component
NEW:	 71) 254:05:0  8086  3245   0x088000	RC IntEP	Other Base System Component
NEW:	 72) 254:05:1  8086  3246   0x088000	RC IntEP	Other Base System Component
NEW:	 73) 254:05:2  8086  3247   0x088000	RC IntEP	Other Base System Component
NEW:	 74) 254:06:0  8086  3245   0x088000	RC IntEP	Other Base System Component
NEW:	 75) 254:06:1  8086  3246   0x088000	RC IntEP	Other Base System Component
NEW:	 76) 254:06:2  8086  3247   0x088000	RC IntEP	Other Base System Component
NEW:	 77) 254:07:0  8086  3245   0x088000	RC IntEP	Other Base System Component
NEW:	 78) 254:07:1  8086  3246   0x088000	RC IntEP	Other Base System Component
NEW:	 79) 254:07:2  8086  3247   0x088000	RC IntEP	Other Base System Component
NEW:	 80) 254:12:0  8086  324A   0x110100	RC IntEP	Performance counters Signal Processing Controller
NEW:	 81) 254:13:0  8086  324A   0x110100	RC IntEP	Performance counters Signal Processing Controller
NEW:	 82) 254:14:0  8086  324A   0x110100	RC IntEP	Performance counters Signal Processing Controller
NEW:	 83) 254:15:0  8086  324A   0x110100	RC IntEP	Performance counters Signal Processing Controller
NEW:	 84) 254:26:0  8086  2880   0x110100	RC IntEP	Performance counters Signal Processing Controller
NEW:	 85) 254:27:0  8086  2880   0x110100	RC IntEP	Performance counters Signal Processing Controller
NEW:	 86) 254:28:0  8086  2880   0x110100	RC IntEP	Performance counters Signal Processing Controller
NEW:	 87) 254:29:0  8086  2880   0x110100	RC IntEP	Performance counters Signal Processing Controller
NEW:	 88) 255:00:0  8086  324C   0x088000	RC IntEP	Other Base System Component
NEW:	 89) 255:00:1  8086  324C   0x088000	RC IntEP	Other Base System Component
NEW:	 90) 255:00:2  8086  324C   0x088000	RC IntEP	Other Base System Component
NEW:	 91) 255:00:3  8086  324C   0x088000	RC IntEP	Other Base System Component
NEW:	 92) 255:00:4  8086  324C   0x088000	RC IntEP	Other Base System Component
NEW:	 93) 255:00:5  8086  324C   0x088000	RC IntEP	Other Base System Component
NEW:	 94) 255:00:6  8086  324C   0x088000	RC IntEP	Other Base System Component
NEW:	 95) 255:00:7  8086  324C   0x088000	RC IntEP	Other Base System Component
NEW:	 96) 255:01:0  8086  324C   0x088000	RC IntEP	Other Base System Component
NEW:	 97) 255:01:1  8086  324C   0x088000	RC IntEP	Other Base System Component
NEW:	 98) 255:01:2  8086  324C   0x088000	RC IntEP	Other Base System Component
NEW:	 99) 255:01:3  8086  324C   0x088000	RC IntEP	Other Base System Component
NEW:	100) 255:01:4  8086  324C   0x088000	RC IntEP	Other Base System Component
NEW:	101) 255:01:5  8086  324C   0x088000	RC IntEP	Other Base System Component
NEW:	102) 255:01:6  8086  324C   0x088000	RC IntEP	Other Base System Component
NEW:	103) 255:01:7  8086  324C   0x088000	RC IntEP	Other Base System Component
NEW:	104) 255:02:0  8086  324C   0x088000	RC IntEP	Other Base System Component
NEW:	105) 255:02:1  8086  324C   0x088000	RC IntEP	Other Base System Component
NEW:	106) 255:02:2  8086  324C   0x088000	RC IntEP	Other Base System Component
NEW:	107) 255:02:3  8086  324C   0x088000	RC IntEP	Other Base System Component
NEW:	108) 255:02:4  8086  324C   0x088000	RC IntEP	Other Base System Component
NEW:	109) 255:02:5  8086  324C   0x088000	RC IntEP	Other Base System Component
NEW:	110) 255:02:6  8086  324C   0x088000	RC IntEP	Other Base System Component
NEW:	111) 255:02:7  8086  324C   0x088000	RC IntEP	Other Base System Component
NEW:	112) 255:10:0  8086  324D   0x088000	RC IntEP	Other Base System Component
NEW:	113) 255:10:1  8086  324D   0x088000	RC IntEP	Other Base System Component
NEW:	114) 255:10:2  8086  324D   0x088000	RC IntEP	Other Base System Component
NEW:	115) 255:10:3  8086  324D   0x088000	RC IntEP	Other Base System Component
NEW:	116) 255:10:4  8086  324D   0x088000	RC IntEP	Other Base System Component
NEW:	117) 255:10:5  8086  324D   0x088000	RC IntEP	Other Base System Component
NEW:	118) 255:10:6  8086  324D   0x088000	RC IntEP	Other Base System Component
NEW:	119) 255:10:7  8086  324D   0x088000	RC IntEP	Other Base System Component
NEW:	120) 255:11:0  8086  324D   0x088000	RC IntEP	Other Base System Component
NEW:	121) 255:11:1  8086  324D   0x088000	RC IntEP	Other Base System Component
NEW:	122) 255:11:2  8086  324D   0x088000	RC IntEP	Other Base System Component
NEW:	123) 255:11:3  8086  324D   0x088000	RC IntEP	Other Base System Component
NEW:	124) 255:11:4  8086  324D   0x088000	RC IntEP	Other Base System Component
NEW:	125) 255:11:5  8086  324D   0x088000	RC IntEP	Other Base System Component
NEW:	126) 255:11:6  8086  324D   0x088000	RC IntEP	Other Base System Component
NEW:	127) 255:11:7  8086  324D   0x088000	RC IntEP	Other Base System Component
NEW:	128) 255:12:0  8086  324D   0x088000	RC IntEP	Other Base System Component
NEW:	129) 255:12:1  8086  324D   0x088000	RC IntEP	Other Base System Component
NEW:	130) 255:12:2  8086  324D   0x088000	RC IntEP	Other Base System Component
NEW:	131) 255:12:3  8086  324D   0x088000	RC IntEP	Other Base System Component
NEW:	132) 255:12:4  8086  324D   0x088000	RC IntEP	Other Base System Component
NEW:	133) 255:12:5  8086  324D   0x088000	RC IntEP	Other Base System Component
NEW:	134) 255:12:6  8086  324D   0x088000	RC IntEP	Other Base System Component
NEW:	135) 255:12:7  8086  324D   0x088000	RC IntEP	Other Base System Component
NEW:	136) 255:29:0  8086  344F   0x088000	RC IntEP	Other Base System Component
NEW:	137) 255:29:1  8086  3457   0x088000	RC IntEP	Other Base System Component
	     255:30:0  8086  3258   0x08        Type 0 Hdr	Base System Component
	     255:30:1  8086  3259   0x08        Type 0 Hdr	Base System Component
	     255:30:2  8086  325A   0x08        Type 0 Hdr	Base System Component
	     255:30:3  8086  325B   0x08        Type 0 Hdr	Base System Component
	     255:30:4  8086  325C   0x08        Type 0 Hdr	Base System Component
	     255:30:5  8086  325D   0x08        Type 0 Hdr	Base System Component
	     255:30:6  8086  325E   0x08        Type 0 Hdr	Base System Component
	     255:30:7  8086  325F   0x08        Type 0 Hdr	Base System Component

65379 Bus:Device:Functions scanned with invalid Vendor ID(s) 
   20 non-PCI(e) devices (or Header only) found.
Max Bus Number to scan: 255
Begin PCIECV Test at: 2025/03/13 00:37:48
Spec Rev: Test against 5.0 spec only
Device Type:  Switch Upstream Port
           Selected DUT:  111:00:0 VenID= 1EB6 DevID= 6011 [Wuxi Stars Microsystem Technology Co., Ltd]	PCI-to-PCI Bridge
  Upstream Link Partner:  110:01:0 VenID= 8086 DevID= 352A <Intel Corporation>	PCI-to-PCI Bridge
Number of Retimers in Link:  0
Maximum timeout from reset de-assertion to first allowed Cfg command:      10000ms. (1000ms max for IL)
Minimum delay from reset de-assertion (and DL_Up when applicable) to first Type 0 Cfg access attempt:  1000ms. ( 100ms max for IL)
Minimum delay from reset de-assertion (and DL_Up when applicable) to first Type 1 Cfg access attempt:  1000ms. ( 100ms max for IL)
Stop On Fail iteration 8000 from beginning of execution (0 value means testing will not stop on any failure)
Reset Mechanism:  ALL
Link Width chosen: x8.
Test Selection: Individual Test Case(s)
Reset LinkSpeed


   Starting Test: TD_2_6 Secondary Bus Reset (UpStr Ports)
Rst = SBR
*RTT=1120
 bdf=111:0:0 vRTT=1120
LS = 32.0 GT/s	LW = 8
Stress using Link Reset

 B:D:F=110:1:0 
Link Status   = 0xF085	Link Control   = 0x0000
Link Status 2 = 0x001E	Link Control 2 = 0x0025
Lane Err Sts  = 0x0000	Link Control 3 = 0x0000
Link 16G Sts  = 0x000F	Link 16G Cntrl = 0x0000	Link 16G Parity = 0x0000
Link 32G Sts  = 0x010F	Link 32G Cntrl = 0x0001
	Slot Status   = 0x0148

 B:D:F=111:0:0 
Link Status   = 0x1085	Link Control   = 0x0000
Link Status 2 = 0x011E	Link Control 2 = 0x0005
Lane Err Sts  = 0x00FF	Link Control 3 = 0x0000
Link 16G Sts  = 0x000F	Link 16G Cntrl = 0x0000	Link 16G Parity = 0x00DF
Link 32G Sts  = 0x020F	Link 32G Cntrl = 0x0000
Downstream Device Command Reg bitfield=0x40	is RW; testable.
Downstream Device Command Reg bitfield=0x400	is RW; testable.
Downstream Device Command Reg bitfield=0x1	is RW; testable.
Downstream Device Command Reg bitfield=0x2	is RW; testable.
Downstream Device Command Reg bitfield=0x4	is RW; testable.
Since the Port connected below DUT is also a Type 1, limit test to Enable Parity Response bit only.
DUT Initialized State = 0
DUT ASPM State = 0
Link Partner ASPM State = 0

		Begin of loop

Iter    Time(ms)
 1	*specUpRTT*=1000

 2	*specUpRTT*=1000

 3	*specUpRTT*=1000

 4	*specUpRTT*=1000

 5	*specUpRTT*=1000

 6	*specUpRTT*=1000

 7	*specUpRTT*=1000

 8	*specUpRTT*=1000

 9	*specUpRTT*=1000

 10	*specUpRTT*=1000

 11	*specUpRTT*=1000

 12	*specUpRTT*=1000

 13	*specUpRTT*=1000

 14	*specUpRTT*=1000

 15	*specUpRTT*=1000

 16	*specUpRTT*=1000

 17	*specUpRTT*=1000

 18	*specUpRTT*=1000

 19	*specUpRTT*=1000

 20	*specUpRTT*=1000

 21	*specUpRTT*=1000

 22	*specUpRTT*=1000

 23	*specUpRTT*=1000

 24	*specUpRTT*=1000

 25	*specUpRTT*=1000

 26	*specUpRTT*=1000

 27	*specUpRTT*=1000

 28	*specUpRTT*=1000

 29	*specUpRTT*=1000

 30	*specUpRTT*=1000

 31	*specUpRTT*=1000

 32	*specUpRTT*=1000

 33	*specUpRTT*=1000

 34	*specUpRTT*=1000

 35	*specUpRTT*=1000

 36	*specUpRTT*=1000

 37	*specUpRTT*=1000

 38	*specUpRTT*=1000

 39	*specUpRTT*=1000

 40	*specUpRTT*=1000

 41	*specUpRTT*=1000

 42	*specUpRTT*=1000

 43	*specUpRTT*=1000

 44	*specUpRTT*=1000

 45	*specUpRTT*=1000

 46	*specUpRTT*=1000

 47	*specUpRTT*=1000

 48	*specUpRTT*=1000

 49	*specUpRTT*=1000

 50	*specUpRTT*=1000

 51	*specUpRTT*=1000

 52	*specUpRTT*=1000

 53	*specUpRTT*=1000

 54	*specUpRTT*=1000

 55	*specUpRTT*=1000

 56	*specUpRTT*=1000

 57	*specUpRTT*=1000

 58	*specUpRTT*=1000

 59	*specUpRTT*=1000

 60	*specUpRTT*=1000

 61	*specUpRTT*=1000

 62	*specUpRTT*=1000

 63	*specUpRTT*=1000

 64	*specUpRTT*=1000

 65	*specUpRTT*=1000

 66	*specUpRTT*=1000

 67	*specUpRTT*=1000

 68	*specUpRTT*=1000

 69	*specUpRTT*=1000

 70	*specUpRTT*=1000

 71	*specUpRTT*=1000

 72	*specUpRTT*=1000

 73	*specUpRTT*=1000

 74	*specUpRTT*=1000

 75	*specUpRTT*=1000

 76	*specUpRTT*=1000

 77	*specUpRTT*=1000

 78	*specUpRTT*=1000

 79	*specUpRTT*=1000

 80	*specUpRTT*=1000

 81	*specUpRTT*=1000

 82	*specUpRTT*=1000

 83	*specUpRTT*=1000

 84	*specUpRTT*=1000

 85	*specUpRTT*=1000

 86	*specUpRTT*=1000

 87	*specUpRTT*=1000

 88	*specUpRTT*=1000

 89	*specUpRTT*=1000

 90	*specUpRTT*=1000

 91	*specUpRTT*=1000

 92	*specUpRTT*=1000

 93	*specUpRTT*=1000

 94	*specUpRTT*=1000

 95	*specUpRTT*=1000

 96	*specUpRTT*=1000

 97	*specUpRTT*=1000

 98	*specUpRTT*=1000

 99	*specUpRTT*=1000

 100	*specUpRTT*=1000


		End of loop

Elapsed time: 409 secs.

     Stopping Test: TD_2_6 Secondary Bus Reset (UpStr Ports)
     Number of: Fails (0); Aborts (0); Warnings (0); Alerts (0); Errors (0)



   Starting Test: TD_2_6 Secondary Bus Reset (UpStr Ports)
Rst = LDE
*RTT=1115
 bdf=111:0:0 vRTT=1115
LS = 32.0 GT/s	LW = 8
Stress using Link Reset

 B:D:F=110:1:0 
Link Status   = 0xF085	Link Control   = 0x0000
Link Status 2 = 0x001E	Link Control 2 = 0x0025
Lane Err Sts  = 0x0000	Link Control 3 = 0x0000
Link 16G Sts  = 0x000F	Link 16G Cntrl = 0x0000	Link 16G Parity = 0x0000
Link 32G Sts  = 0x010F	Link 32G Cntrl = 0x0001
	Slot Status   = 0x0148

 B:D:F=111:0:0 
Link Status   = 0x1085	Link Control   = 0x0000
Link Status 2 = 0x011E	Link Control 2 = 0x0005
Lane Err Sts  = 0x00FF	Link Control 3 = 0x0000
Link 16G Sts  = 0x000F	Link 16G Cntrl = 0x0000	Link 16G Parity = 0x0000
Link 32G Sts  = 0x020F	Link 32G Cntrl = 0x0000
Downstream Device Command Reg bitfield=0x40	is RW; testable.
Downstream Device Command Reg bitfield=0x400	is RW; testable.
Downstream Device Command Reg bitfield=0x1	is RW; testable.
Downstream Device Command Reg bitfield=0x2	is RW; testable.
Downstream Device Command Reg bitfield=0x4	is RW; testable.
Since the Port connected below DUT is also a Type 1, limit test to Enable Parity Response bit only.
DUT Initialized State = 0
DUT ASPM State = 0
Link Partner ASPM State = 0

		Begin of loop

Iter    Time(ms)
 1	*specUpRTT*=1000

 2	*specUpRTT*=1000

 3	*specUpRTT*=1000

 4	*specUpRTT*=1000

 5	*specUpRTT*=1000

 6	*specUpRTT*=1000

 7	*specUpRTT*=1000

 8	*specUpRTT*=1000

 9	*specUpRTT*=1000

 10	*specUpRTT*=1000

 11	*specUpRTT*=1000

 12	*specUpRTT*=1000

 13	*specUpRTT*=1000

 14	*specUpRTT*=1000

 15	*specUpRTT*=1000

 16	*specUpRTT*=1000

 17	*specUpRTT*=1000

 18	*specUpRTT*=1000

 19	*specUpRTT*=1000

 20	*specUpRTT*=1000

 21	*specUpRTT*=1000

 22	*specUpRTT*=1000

 23	*specUpRTT*=1000

 24	*specUpRTT*=1000

 25	*specUpRTT*=1000

 26	*specUpRTT*=1000

 27	*specUpRTT*=1000

 28	*specUpRTT*=1000

 29	*specUpRTT*=1000

 30	*specUpRTT*=1000

 31	*specUpRTT*=1000

 32	*specUpRTT*=1000

 33	*specUpRTT*=1000

 34	*specUpRTT*=1000

 35	*specUpRTT*=1000

 36	*specUpRTT*=1000

 37	*specUpRTT*=1000

 38	*specUpRTT*=1000

 39	*specUpRTT*=1000

 40	*specUpRTT*=1000

 41	*specUpRTT*=1000

 42	*specUpRTT*=1000

 43	*specUpRTT*=1000

 44	*specUpRTT*=1000

 45	*specUpRTT*=1000

 46	*specUpRTT*=1000

 47	*specUpRTT*=1000

 48	*specUpRTT*=1000

 49	*specUpRTT*=1000

 50	*specUpRTT*=1000

 51	*specUpRTT*=1000

 52	*specUpRTT*=1000

 53	*specUpRTT*=1000

 54	*specUpRTT*=1000

 55	*specUpRTT*=1000

 56	*specUpRTT*=1000

 57	*specUpRTT*=1000

 58	*specUpRTT*=1000

 59	*specUpRTT*=1000

 60	*specUpRTT*=1000

 61	*specUpRTT*=1000

 62	*specUpRTT*=1000

 63	*specUpRTT*=1000

 64	*specUpRTT*=1000

 65	*specUpRTT*=1000

 66	*specUpRTT*=1000

 67	*specUpRTT*=1000

 68	*specUpRTT*=1000

 69	*specUpRTT*=1000

 70	*specUpRTT*=1000

 71	*specUpRTT*=1000

 72	*specUpRTT*=1000

 73	*specUpRTT*=1000

 74	*specUpRTT*=1000

 75	*specUpRTT*=1000

 76	*specUpRTT*=1000

 77	*specUpRTT*=1000

 78	*specUpRTT*=1000

 79	*specUpRTT*=1000

 80	*specUpRTT*=1000

 81	*specUpRTT*=1000

 82	*specUpRTT*=1000

 83	*specUpRTT*=1000

 84	*specUpRTT*=1000

 85	*specUpRTT*=1000

 86	*specUpRTT*=1000

 87	*specUpRTT*=1000

 88	*specUpRTT*=1000

 89	*specUpRTT*=1000

 90	*specUpRTT*=1000

 91	*specUpRTT*=1000

 92	*specUpRTT*=1000

 93	*specUpRTT*=1000

 94	*specUpRTT*=1000

 95	*specUpRTT*=1000

 96	*specUpRTT*=1000

 97	*specUpRTT*=1000

 98	*specUpRTT*=1000

 99	*specUpRTT*=1000

 100	*specUpRTT*=1000


		End of loop

Elapsed time: 409 secs.

     Stopping Test: TD_2_6 Secondary Bus Reset (UpStr Ports)
     Number of: Fails (0); Aborts (0); Warnings (0); Alerts (0); Errors (0)



   Starting Test: TD_2_6 Secondary Bus Reset (UpStr Ports)
Rst = NOT
LS = 32.0 GT/s	LW = 8
Stress using Link Reset

 B:D:F=110:1:0 
Link Status   = 0xF085	Link Control   = 0x0000
Link Status 2 = 0x001E	Link Control 2 = 0x0025
Lane Err Sts  = 0x0000	Link Control 3 = 0x0000
Link 16G Sts  = 0x000F	Link 16G Cntrl = 0x0000	Link 16G Parity = 0x0000
Link 32G Sts  = 0x010F	Link 32G Cntrl = 0x0001
	Slot Status   = 0x0148

 B:D:F=111:0:0 
Link Status   = 0x1085	Link Control   = 0x0000
Link Status 2 = 0x011E	Link Control 2 = 0x0005
Lane Err Sts  = 0x00FF	Link Control 3 = 0x0000
Link 16G Sts  = 0x000F	Link 16G Cntrl = 0x0000	Link 16G Parity = 0x0000
Link 32G Sts  = 0x020F	Link 32G Cntrl = 0x0000
Downstream Device Command Reg bitfield=0x40	is RW; testable.
Downstream Device Command Reg bitfield=0x400	is RW; testable.
Downstream Device Command Reg bitfield=0x1	is RW; testable.
Downstream Device Command Reg bitfield=0x2	is RW; testable.
Downstream Device Command Reg bitfield=0x4	is RW; testable.
Since the Port connected below DUT is also a Type 1, limit test to Enable Parity Response bit only.
DUT Initialized State = 0
DUT ASPM State = 0
Link Partner ASPM State = 0

		Begin of loop

Iter    Time(ms)
 1	*specUpRTT*=1000

 2	*specUpRTT*=1000

 3	*specUpRTT*=1000

 4	*specUpRTT*=1000

 5	*specUpRTT*=1000

 6	*specUpRTT*=1000

 7	*specUpRTT*=1000

 8	*specUpRTT*=1000

 9	*specUpRTT*=1000

 10	*specUpRTT*=1000

 11	*specUpRTT*=1000

 12	*specUpRTT*=1000

 13	*specUpRTT*=1000

 14	*specUpRTT*=1000

 15	*specUpRTT*=1000

 16	*specUpRTT*=1000

 17	*specUpRTT*=1000

 18	*specUpRTT*=1000

 19	*specUpRTT*=1000

 20	*specUpRTT*=1000

 21	*specUpRTT*=1000

 22	*specUpRTT*=1000

 23	*specUpRTT*=1000

 24	*specUpRTT*=1000

 25	*specUpRTT*=1000

 26	*specUpRTT*=1000

 27	*specUpRTT*=1000

 28	*specUpRTT*=1000

 29	*specUpRTT*=1000

 30	*specUpRTT*=1000

 31	*specUpRTT*=1000

 32	*specUpRTT*=1000

 33	*specUpRTT*=1000

 34	*specUpRTT*=1000

 35	*specUpRTT*=1000

 36	*specUpRTT*=1000

 37	*specUpRTT*=1000

 38	*specUpRTT*=1000

 39	*specUpRTT*=1000

 40	*specUpRTT*=1000

 41	*specUpRTT*=1000

 42	*specUpRTT*=1000

 43	*specUpRTT*=1000

 44	*specUpRTT*=1000

 45	*specUpRTT*=1000

 46	*specUpRTT*=1000

 47	*specUpRTT*=1000

 48	*specUpRTT*=1000

 49	*specUpRTT*=1000

 50	*specUpRTT*=1000

 51	*specUpRTT*=1000

 52	*specUpRTT*=1000

 53	*specUpRTT*=1000

 54	*specUpRTT*=1000

 55	*specUpRTT*=1000

 56	*specUpRTT*=1000

 57	*specUpRTT*=1000

 58	*specUpRTT*=1000

 59	*specUpRTT*=1000

 60	*specUpRTT*=1000

 61	*specUpRTT*=1000

 62	*specUpRTT*=1000

 63	*specUpRTT*=1000

 64	*specUpRTT*=1000

 65	*specUpRTT*=1000

 66	*specUpRTT*=1000

 67	*specUpRTT*=1000

 68	*specUpRTT*=1000

 69	*specUpRTT*=1000

 70	*specUpRTT*=1000

 71	*specUpRTT*=1000

 72	*specUpRTT*=1000

 73	*specUpRTT*=1000

 74	*specUpRTT*=1000

 75	*specUpRTT*=1000

 76	*specUpRTT*=1000

 77	*specUpRTT*=1000

 78	*specUpRTT*=1000

 79	*specUpRTT*=1000

 80	*specUpRTT*=1000

 81	*specUpRTT*=1000

 82	*specUpRTT*=1000

 83	*specUpRTT*=1000

 84	*specUpRTT*=1000

 85	*specUpRTT*=1000

 86	*specUpRTT*=1000

 87	*specUpRTT*=1000

 88	*specUpRTT*=1000

 89	*specUpRTT*=1000

 90	*specUpRTT*=1000

 91	*specUpRTT*=1000

 92	*specUpRTT*=1000

 93	*specUpRTT*=1000

 94	*specUpRTT*=1000

 95	*specUpRTT*=1000

 96	*specUpRTT*=1000

 97	*specUpRTT*=1000

 98	*specUpRTT*=1000

 99	*specUpRTT*=1000

 100	*specUpRTT*=1000


		End of loop

Elapsed time: 406 secs.

     Stopping Test: TD_2_6 Secondary Bus Reset (UpStr Ports)
     Number of: Fails (0); Aborts (0); Warnings (0); Alerts (0); Errors (0)

Passed:    SBR  32.0 GT/s  TD_2_6  Secondary Bus Reset (Upstr Ports)
Passed:    LDE  32.0 GT/s  TD_2_6  Secondary Bus Reset (Upstr Ports)
Passed:    NOT  32.0 GT/s  TD_2_6  Secondary Bus Reset (Upstr Ports)
           Cumulative Test Summary
       Number of Tests SKIPPED:       0
       Number of Tests PASSED:        3
       Number of Tests FAILED:        0
 Total Number of Tests RUN:           3

Elapsed time: 20:24
Test(s) completed at 2025/03/13 00:58:15
End of PCIECV Testing.
Total Log Summary [ Fails (0); Aborts (0); Warnings (0); Alerts (0); Errors (0) ]
