Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Mar  7 17:28:21 2018
| Host         : DESKTOP-3NU7J11 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file project_reti_logiche_timing_summary_routed.rpt -rpx project_reti_logiche_timing_summary_routed.rpx -warn_on_violation
| Design       : project_reti_logiche
| Device       : 7a200t-fbg484
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.764        0.000                      0                  822        0.096        0.000                      0                  822        4.500        0.000                       0                   322  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
i_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_clk               0.764        0.000                      0                  822        0.096        0.000                      0                  822        4.500        0.000                       0                   322  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_clk
  To Clock:  i_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.764ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.764ns  (required time - arrival time)
  Source:                 DIM1__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIM_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        9.178ns  (logic 7.685ns (83.731%)  route 1.493ns (16.269%))
  Logic Levels:           7  (CARRY4=6 DSP48E1=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.640ns = ( 14.640 - 10.000 ) 
    Source Clock Delay      (SCD):    5.098ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         1.861     5.098    i_clk_IBUF_BUFG
    DSP48_X0Y43          DSP48E1                                      r  DIM1__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.304 r  DIM1__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.306    DIM1__0_n_106
    DSP48_X0Y44          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.824 r  DIM1__1/P[0]
                         net (fo=2, routed)           0.871    11.695    DIM1__1_n_105
    SLICE_X11Y110        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.202 r  DIM_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.202    DIM_reg[20]_i_2_n_0
    SLICE_X11Y111        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.424 r  DIM_reg[24]_i_2/O[0]
                         net (fo=1, routed)           0.621    13.044    DIM_reg[24]_i_2_n_7
    SLICE_X12Y109        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675    13.719 r  DIM_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.719    DIM_reg[20]_i_1_n_0
    SLICE_X12Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.836 r  DIM_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.836    DIM_reg[24]_i_1_n_0
    SLICE_X12Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.953 r  DIM_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.953    DIM_reg[28]_i_1_n_0
    SLICE_X12Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.276 r  DIM_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000    14.276    p_1_in[30]
    SLICE_X12Y112        FDRE                                         r  DIM_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    U20                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859    10.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         1.649    14.640    i_clk_IBUF_BUFG
    SLICE_X12Y112        FDRE                                         r  DIM_reg[30]/C
                         clock pessimism              0.326    14.967    
                         clock uncertainty           -0.035    14.931    
    SLICE_X12Y112        FDRE (Setup_fdre_C_D)        0.109    15.040    DIM_reg[30]
  -------------------------------------------------------------------
                         required time                         15.040    
                         arrival time                         -14.276    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             0.848ns  (required time - arrival time)
  Source:                 DIM1__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIM_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        9.094ns  (logic 7.601ns (83.581%)  route 1.493ns (16.419%))
  Logic Levels:           7  (CARRY4=6 DSP48E1=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.640ns = ( 14.640 - 10.000 ) 
    Source Clock Delay      (SCD):    5.098ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         1.861     5.098    i_clk_IBUF_BUFG
    DSP48_X0Y43          DSP48E1                                      r  DIM1__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.304 r  DIM1__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.306    DIM1__0_n_106
    DSP48_X0Y44          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.824 r  DIM1__1/P[0]
                         net (fo=2, routed)           0.871    11.695    DIM1__1_n_105
    SLICE_X11Y110        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.202 r  DIM_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.202    DIM_reg[20]_i_2_n_0
    SLICE_X11Y111        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.424 r  DIM_reg[24]_i_2/O[0]
                         net (fo=1, routed)           0.621    13.044    DIM_reg[24]_i_2_n_7
    SLICE_X12Y109        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675    13.719 r  DIM_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.719    DIM_reg[20]_i_1_n_0
    SLICE_X12Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.836 r  DIM_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.836    DIM_reg[24]_i_1_n_0
    SLICE_X12Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.953 r  DIM_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.953    DIM_reg[28]_i_1_n_0
    SLICE_X12Y112        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.192 r  DIM_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000    14.192    p_1_in[31]
    SLICE_X12Y112        FDRE                                         r  DIM_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    U20                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859    10.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         1.649    14.640    i_clk_IBUF_BUFG
    SLICE_X12Y112        FDRE                                         r  DIM_reg[31]/C
                         clock pessimism              0.326    14.967    
                         clock uncertainty           -0.035    14.931    
    SLICE_X12Y112        FDRE (Setup_fdre_C_D)        0.109    15.040    DIM_reg[31]
  -------------------------------------------------------------------
                         required time                         15.040    
                         arrival time                         -14.192    
  -------------------------------------------------------------------
                         slack                                  0.848    

Slack (MET) :             0.868ns  (required time - arrival time)
  Source:                 DIM1__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIM_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        9.074ns  (logic 7.581ns (83.545%)  route 1.493ns (16.455%))
  Logic Levels:           7  (CARRY4=6 DSP48E1=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.640ns = ( 14.640 - 10.000 ) 
    Source Clock Delay      (SCD):    5.098ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         1.861     5.098    i_clk_IBUF_BUFG
    DSP48_X0Y43          DSP48E1                                      r  DIM1__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.304 r  DIM1__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.306    DIM1__0_n_106
    DSP48_X0Y44          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.824 r  DIM1__1/P[0]
                         net (fo=2, routed)           0.871    11.695    DIM1__1_n_105
    SLICE_X11Y110        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.202 r  DIM_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.202    DIM_reg[20]_i_2_n_0
    SLICE_X11Y111        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.424 r  DIM_reg[24]_i_2/O[0]
                         net (fo=1, routed)           0.621    13.044    DIM_reg[24]_i_2_n_7
    SLICE_X12Y109        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675    13.719 r  DIM_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.719    DIM_reg[20]_i_1_n_0
    SLICE_X12Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.836 r  DIM_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.836    DIM_reg[24]_i_1_n_0
    SLICE_X12Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.953 r  DIM_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.953    DIM_reg[28]_i_1_n_0
    SLICE_X12Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.172 r  DIM_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000    14.172    p_1_in[29]
    SLICE_X12Y112        FDRE                                         r  DIM_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    U20                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859    10.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         1.649    14.640    i_clk_IBUF_BUFG
    SLICE_X12Y112        FDRE                                         r  DIM_reg[29]/C
                         clock pessimism              0.326    14.967    
                         clock uncertainty           -0.035    14.931    
    SLICE_X12Y112        FDRE (Setup_fdre_C_D)        0.109    15.040    DIM_reg[29]
  -------------------------------------------------------------------
                         required time                         15.040    
                         arrival time                         -14.172    
  -------------------------------------------------------------------
                         slack                                  0.868    

Slack (MET) :             0.882ns  (required time - arrival time)
  Source:                 DIM1__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIM_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        9.061ns  (logic 7.568ns (83.521%)  route 1.493ns (16.479%))
  Logic Levels:           6  (CARRY4=5 DSP48E1=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.641ns = ( 14.641 - 10.000 ) 
    Source Clock Delay      (SCD):    5.098ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         1.861     5.098    i_clk_IBUF_BUFG
    DSP48_X0Y43          DSP48E1                                      r  DIM1__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.304 r  DIM1__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.306    DIM1__0_n_106
    DSP48_X0Y44          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.824 r  DIM1__1/P[0]
                         net (fo=2, routed)           0.871    11.695    DIM1__1_n_105
    SLICE_X11Y110        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.202 r  DIM_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.202    DIM_reg[20]_i_2_n_0
    SLICE_X11Y111        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.424 r  DIM_reg[24]_i_2/O[0]
                         net (fo=1, routed)           0.621    13.044    DIM_reg[24]_i_2_n_7
    SLICE_X12Y109        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675    13.719 r  DIM_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.719    DIM_reg[20]_i_1_n_0
    SLICE_X12Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.836 r  DIM_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.836    DIM_reg[24]_i_1_n_0
    SLICE_X12Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.159 r  DIM_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.159    p_1_in[26]
    SLICE_X12Y111        FDRE                                         r  DIM_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    U20                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859    10.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         1.650    14.641    i_clk_IBUF_BUFG
    SLICE_X12Y111        FDRE                                         r  DIM_reg[26]/C
                         clock pessimism              0.326    14.968    
                         clock uncertainty           -0.035    14.932    
    SLICE_X12Y111        FDRE (Setup_fdre_C_D)        0.109    15.041    DIM_reg[26]
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                         -14.159    
  -------------------------------------------------------------------
                         slack                                  0.882    

Slack (MET) :             0.890ns  (required time - arrival time)
  Source:                 DIM1__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIM_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        9.053ns  (logic 7.560ns (83.507%)  route 1.493ns (16.493%))
  Logic Levels:           6  (CARRY4=5 DSP48E1=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.641ns = ( 14.641 - 10.000 ) 
    Source Clock Delay      (SCD):    5.098ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         1.861     5.098    i_clk_IBUF_BUFG
    DSP48_X0Y43          DSP48E1                                      r  DIM1__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.304 r  DIM1__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.306    DIM1__0_n_106
    DSP48_X0Y44          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.824 r  DIM1__1/P[0]
                         net (fo=2, routed)           0.871    11.695    DIM1__1_n_105
    SLICE_X11Y110        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.202 r  DIM_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.202    DIM_reg[20]_i_2_n_0
    SLICE_X11Y111        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.424 r  DIM_reg[24]_i_2/O[0]
                         net (fo=1, routed)           0.621    13.044    DIM_reg[24]_i_2_n_7
    SLICE_X12Y109        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675    13.719 r  DIM_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.719    DIM_reg[20]_i_1_n_0
    SLICE_X12Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.836 r  DIM_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.836    DIM_reg[24]_i_1_n_0
    SLICE_X12Y111        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.151 r  DIM_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    14.151    p_1_in[28]
    SLICE_X12Y111        FDRE                                         r  DIM_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    U20                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859    10.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         1.650    14.641    i_clk_IBUF_BUFG
    SLICE_X12Y111        FDRE                                         r  DIM_reg[28]/C
                         clock pessimism              0.326    14.968    
                         clock uncertainty           -0.035    14.932    
    SLICE_X12Y111        FDRE (Setup_fdre_C_D)        0.109    15.041    DIM_reg[28]
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                         -14.151    
  -------------------------------------------------------------------
                         slack                                  0.890    

Slack (MET) :             0.966ns  (required time - arrival time)
  Source:                 DIM1__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIM_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        8.977ns  (logic 7.484ns (83.367%)  route 1.493ns (16.633%))
  Logic Levels:           6  (CARRY4=5 DSP48E1=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.641ns = ( 14.641 - 10.000 ) 
    Source Clock Delay      (SCD):    5.098ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         1.861     5.098    i_clk_IBUF_BUFG
    DSP48_X0Y43          DSP48E1                                      r  DIM1__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.304 r  DIM1__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.306    DIM1__0_n_106
    DSP48_X0Y44          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.824 r  DIM1__1/P[0]
                         net (fo=2, routed)           0.871    11.695    DIM1__1_n_105
    SLICE_X11Y110        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.202 r  DIM_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.202    DIM_reg[20]_i_2_n_0
    SLICE_X11Y111        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.424 r  DIM_reg[24]_i_2/O[0]
                         net (fo=1, routed)           0.621    13.044    DIM_reg[24]_i_2_n_7
    SLICE_X12Y109        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675    13.719 r  DIM_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.719    DIM_reg[20]_i_1_n_0
    SLICE_X12Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.836 r  DIM_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.836    DIM_reg[24]_i_1_n_0
    SLICE_X12Y111        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.075 r  DIM_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    14.075    p_1_in[27]
    SLICE_X12Y111        FDRE                                         r  DIM_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    U20                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859    10.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         1.650    14.641    i_clk_IBUF_BUFG
    SLICE_X12Y111        FDRE                                         r  DIM_reg[27]/C
                         clock pessimism              0.326    14.968    
                         clock uncertainty           -0.035    14.932    
    SLICE_X12Y111        FDRE (Setup_fdre_C_D)        0.109    15.041    DIM_reg[27]
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                         -14.075    
  -------------------------------------------------------------------
                         slack                                  0.966    

Slack (MET) :             0.986ns  (required time - arrival time)
  Source:                 DIM1__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIM_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        8.957ns  (logic 7.464ns (83.330%)  route 1.493ns (16.670%))
  Logic Levels:           6  (CARRY4=5 DSP48E1=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.641ns = ( 14.641 - 10.000 ) 
    Source Clock Delay      (SCD):    5.098ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         1.861     5.098    i_clk_IBUF_BUFG
    DSP48_X0Y43          DSP48E1                                      r  DIM1__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.304 r  DIM1__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.306    DIM1__0_n_106
    DSP48_X0Y44          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.824 r  DIM1__1/P[0]
                         net (fo=2, routed)           0.871    11.695    DIM1__1_n_105
    SLICE_X11Y110        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.202 r  DIM_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.202    DIM_reg[20]_i_2_n_0
    SLICE_X11Y111        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.424 r  DIM_reg[24]_i_2/O[0]
                         net (fo=1, routed)           0.621    13.044    DIM_reg[24]_i_2_n_7
    SLICE_X12Y109        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675    13.719 r  DIM_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.719    DIM_reg[20]_i_1_n_0
    SLICE_X12Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.836 r  DIM_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.836    DIM_reg[24]_i_1_n_0
    SLICE_X12Y111        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.055 r  DIM_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    14.055    p_1_in[25]
    SLICE_X12Y111        FDRE                                         r  DIM_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    U20                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859    10.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         1.650    14.641    i_clk_IBUF_BUFG
    SLICE_X12Y111        FDRE                                         r  DIM_reg[25]/C
                         clock pessimism              0.326    14.968    
                         clock uncertainty           -0.035    14.932    
    SLICE_X12Y111        FDRE (Setup_fdre_C_D)        0.109    15.041    DIM_reg[25]
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                         -14.055    
  -------------------------------------------------------------------
                         slack                                  0.986    

Slack (MET) :             1.000ns  (required time - arrival time)
  Source:                 DIM1__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIM_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        8.944ns  (logic 7.451ns (83.306%)  route 1.493ns (16.694%))
  Logic Levels:           5  (CARRY4=4 DSP48E1=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.642ns = ( 14.642 - 10.000 ) 
    Source Clock Delay      (SCD):    5.098ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         1.861     5.098    i_clk_IBUF_BUFG
    DSP48_X0Y43          DSP48E1                                      r  DIM1__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.304 r  DIM1__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.306    DIM1__0_n_106
    DSP48_X0Y44          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.824 r  DIM1__1/P[0]
                         net (fo=2, routed)           0.871    11.695    DIM1__1_n_105
    SLICE_X11Y110        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.202 r  DIM_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.202    DIM_reg[20]_i_2_n_0
    SLICE_X11Y111        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.424 r  DIM_reg[24]_i_2/O[0]
                         net (fo=1, routed)           0.621    13.044    DIM_reg[24]_i_2_n_7
    SLICE_X12Y109        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675    13.719 r  DIM_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.719    DIM_reg[20]_i_1_n_0
    SLICE_X12Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.042 r  DIM_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.042    p_1_in[22]
    SLICE_X12Y110        FDRE                                         r  DIM_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    U20                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859    10.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         1.651    14.642    i_clk_IBUF_BUFG
    SLICE_X12Y110        FDRE                                         r  DIM_reg[22]/C
                         clock pessimism              0.326    14.969    
                         clock uncertainty           -0.035    14.933    
    SLICE_X12Y110        FDRE (Setup_fdre_C_D)        0.109    15.042    DIM_reg[22]
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                         -14.042    
  -------------------------------------------------------------------
                         slack                                  1.000    

Slack (MET) :             1.008ns  (required time - arrival time)
  Source:                 DIM1__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIM_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        8.936ns  (logic 7.443ns (83.291%)  route 1.493ns (16.709%))
  Logic Levels:           5  (CARRY4=4 DSP48E1=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.642ns = ( 14.642 - 10.000 ) 
    Source Clock Delay      (SCD):    5.098ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         1.861     5.098    i_clk_IBUF_BUFG
    DSP48_X0Y43          DSP48E1                                      r  DIM1__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.304 r  DIM1__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.306    DIM1__0_n_106
    DSP48_X0Y44          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.824 r  DIM1__1/P[0]
                         net (fo=2, routed)           0.871    11.695    DIM1__1_n_105
    SLICE_X11Y110        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.202 r  DIM_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.202    DIM_reg[20]_i_2_n_0
    SLICE_X11Y111        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.424 r  DIM_reg[24]_i_2/O[0]
                         net (fo=1, routed)           0.621    13.044    DIM_reg[24]_i_2_n_7
    SLICE_X12Y109        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675    13.719 r  DIM_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.719    DIM_reg[20]_i_1_n_0
    SLICE_X12Y110        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.034 r  DIM_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    14.034    p_1_in[24]
    SLICE_X12Y110        FDRE                                         r  DIM_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    U20                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859    10.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         1.651    14.642    i_clk_IBUF_BUFG
    SLICE_X12Y110        FDRE                                         r  DIM_reg[24]/C
                         clock pessimism              0.326    14.969    
                         clock uncertainty           -0.035    14.933    
    SLICE_X12Y110        FDRE (Setup_fdre_C_D)        0.109    15.042    DIM_reg[24]
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                         -14.034    
  -------------------------------------------------------------------
                         slack                                  1.008    

Slack (MET) :             1.084ns  (required time - arrival time)
  Source:                 DIM1__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIM_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        8.860ns  (logic 7.367ns (83.147%)  route 1.493ns (16.853%))
  Logic Levels:           5  (CARRY4=4 DSP48E1=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.642ns = ( 14.642 - 10.000 ) 
    Source Clock Delay      (SCD):    5.098ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         1.861     5.098    i_clk_IBUF_BUFG
    DSP48_X0Y43          DSP48E1                                      r  DIM1__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.304 r  DIM1__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.306    DIM1__0_n_106
    DSP48_X0Y44          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.824 r  DIM1__1/P[0]
                         net (fo=2, routed)           0.871    11.695    DIM1__1_n_105
    SLICE_X11Y110        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.202 r  DIM_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.202    DIM_reg[20]_i_2_n_0
    SLICE_X11Y111        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.424 r  DIM_reg[24]_i_2/O[0]
                         net (fo=1, routed)           0.621    13.044    DIM_reg[24]_i_2_n_7
    SLICE_X12Y109        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675    13.719 r  DIM_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.719    DIM_reg[20]_i_1_n_0
    SLICE_X12Y110        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.958 r  DIM_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    13.958    p_1_in[23]
    SLICE_X12Y110        FDRE                                         r  DIM_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    U20                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859    10.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         1.651    14.642    i_clk_IBUF_BUFG
    SLICE_X12Y110        FDRE                                         r  DIM_reg[23]/C
                         clock pessimism              0.326    14.969    
                         clock uncertainty           -0.035    14.933    
    SLICE_X12Y110        FDRE (Setup_fdre_C_D)        0.109    15.042    DIM_reg[23]
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                         -13.958    
  -------------------------------------------------------------------
                         slack                                  1.084    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 area_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.209ns (50.209%)  route 0.207ns (49.791%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         0.694     1.632    i_clk_IBUF_BUFG
    SLICE_X8Y98          FDRE                                         r  area_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDRE (Prop_fdre_C_Q)         0.164     1.796 r  area_reg[0]/Q
                         net (fo=1, routed)           0.207     2.003    area_reg_n_0_[0]
    SLICE_X8Y100         LUT3 (Prop_lut3_I0_O)        0.045     2.048 r  o_data[0]_i_1/O
                         net (fo=1, routed)           0.000     2.048    o_data[0]_i_1_n_0
    SLICE_X8Y100         FDRE                                         r  o_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         0.900     2.089    i_clk_IBUF_BUFG
    SLICE_X8Y100         FDRE                                         r  o_data_reg[0]/C
                         clock pessimism             -0.257     1.832    
    SLICE_X8Y100         FDRE (Hold_fdre_C_D)         0.120     1.952    o_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.952    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 curr_colonna_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_max_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.164ns (43.635%)  route 0.212ns (56.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         0.694     1.632    i_clk_IBUF_BUFG
    SLICE_X10Y99         FDRE                                         r  curr_colonna_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDRE (Prop_fdre_C_Q)         0.164     1.796 r  curr_colonna_reg[17]/Q
                         net (fo=8, routed)           0.212     2.008    curr_colonna_reg_n_0_[17]
    SLICE_X12Y100        FDRE                                         r  y_max_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         0.900     2.089    i_clk_IBUF_BUFG
    SLICE_X12Y100        FDRE                                         r  y_max_reg[17]/C
                         clock pessimism             -0.257     1.832    
    SLICE_X12Y100        FDRE (Hold_fdre_C_D)         0.059     1.891    y_max_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.891    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 area_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.187ns (41.654%)  route 0.262ns (58.346%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         0.694     1.632    i_clk_IBUF_BUFG
    SLICE_X9Y98          FDRE                                         r  area_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y98          FDRE (Prop_fdre_C_Q)         0.141     1.773 r  area_reg[7]/Q
                         net (fo=1, routed)           0.262     2.035    area_reg_n_0_[7]
    SLICE_X8Y100         LUT3 (Prop_lut3_I0_O)        0.046     2.081 r  o_data[7]_i_2/O
                         net (fo=1, routed)           0.000     2.081    o_data[7]_i_2_n_0
    SLICE_X8Y100         FDRE                                         r  o_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         0.900     2.089    i_clk_IBUF_BUFG
    SLICE_X8Y100         FDRE                                         r  o_data_reg[7]/C
                         clock pessimism             -0.257     1.832    
    SLICE_X8Y100         FDRE (Hold_fdre_C_D)         0.131     1.963    o_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.963    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 area_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.159ns
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         0.693     1.631    i_clk_IBUF_BUFG
    SLICE_X11Y96         FDRE                                         r  area_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y96         FDRE (Prop_fdre_C_Q)         0.141     1.772 r  area_reg[10]/Q
                         net (fo=1, routed)           0.087     1.859    data0[2]
    SLICE_X10Y96         LUT3 (Prop_lut3_I2_O)        0.048     1.907 r  o_data[2]_i_1/O
                         net (fo=1, routed)           0.000     1.907    o_data[2]_i_1_n_0
    SLICE_X10Y96         FDRE                                         r  o_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         0.970     2.159    i_clk_IBUF_BUFG
    SLICE_X10Y96         FDRE                                         r  o_data_reg[2]/C
                         clock pessimism             -0.515     1.644    
    SLICE_X10Y96         FDRE (Hold_fdre_C_D)         0.131     1.775    o_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 curr_colonna_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_max_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.141ns (26.663%)  route 0.388ns (73.337%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.159ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         0.628     1.565    i_clk_IBUF_BUFG
    SLICE_X9Y100         FDRE                                         r  curr_colonna_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDRE (Prop_fdre_C_Q)         0.141     1.706 r  curr_colonna_reg[10]/Q
                         net (fo=8, routed)           0.388     2.094    curr_colonna_reg_n_0_[10]
    SLICE_X14Y97         FDRE                                         r  y_max_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         0.970     2.159    i_clk_IBUF_BUFG
    SLICE_X14Y97         FDRE                                         r  y_max_reg[10]/C
                         clock pessimism             -0.257     1.902    
    SLICE_X14Y97         FDRE (Hold_fdre_C_D)         0.059     1.961    y_max_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.961    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 curr_riga_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x_max_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.128ns (37.533%)  route 0.213ns (62.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         0.692     1.630    i_clk_IBUF_BUFG
    SLICE_X21Y99         FDRE                                         r  curr_riga_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y99         FDRE (Prop_fdre_C_Q)         0.128     1.758 r  curr_riga_reg[25]/Q
                         net (fo=7, routed)           0.213     1.971    curr_riga_reg_n_0_[25]
    SLICE_X18Y100        FDRE                                         r  x_max_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         0.899     2.088    i_clk_IBUF_BUFG
    SLICE_X18Y100        FDRE                                         r  x_max_reg[25]/C
                         clock pessimism             -0.257     1.831    
    SLICE_X18Y100        FDRE (Hold_fdre_C_D)         0.006     1.837    x_max_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 curr_colonna_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_min_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.148ns (41.241%)  route 0.211ns (58.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         0.694     1.632    i_clk_IBUF_BUFG
    SLICE_X10Y99         FDRE                                         r  curr_colonna_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDRE (Prop_fdre_C_Q)         0.148     1.780 r  curr_colonna_reg[22]/Q
                         net (fo=8, routed)           0.211     1.991    curr_colonna_reg_n_0_[22]
    SLICE_X14Y100        FDRE                                         r  y_min_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         0.900     2.089    i_clk_IBUF_BUFG
    SLICE_X14Y100        FDRE                                         r  y_min_reg[22]/C
                         clock pessimism             -0.257     1.832    
    SLICE_X14Y100        FDRE (Hold_fdre_C_D)         0.006     1.838    y_min_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 area_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.209ns (42.511%)  route 0.283ns (57.489%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         0.694     1.632    i_clk_IBUF_BUFG
    SLICE_X8Y98          FDRE                                         r  area_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDRE (Prop_fdre_C_Q)         0.164     1.796 r  area_reg[11]/Q
                         net (fo=1, routed)           0.283     2.078    data0[3]
    SLICE_X8Y100         LUT3 (Prop_lut3_I2_O)        0.045     2.123 r  o_data[3]_i_1/O
                         net (fo=1, routed)           0.000     2.123    o_data[3]_i_1_n_0
    SLICE_X8Y100         FDRE                                         r  o_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         0.900     2.089    i_clk_IBUF_BUFG
    SLICE_X8Y100         FDRE                                         r  o_data_reg[3]/C
                         clock pessimism             -0.257     1.832    
    SLICE_X8Y100         FDRE (Hold_fdre_C_D)         0.121     1.953    o_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.953    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 area_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.207ns (40.364%)  route 0.306ns (59.636%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         0.694     1.632    i_clk_IBUF_BUFG
    SLICE_X8Y97          FDRE                                         r  area_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y97          FDRE (Prop_fdre_C_Q)         0.164     1.796 r  area_reg[4]/Q
                         net (fo=1, routed)           0.306     2.102    area_reg_n_0_[4]
    SLICE_X8Y100         LUT3 (Prop_lut3_I0_O)        0.043     2.145 r  o_data[4]_i_1/O
                         net (fo=1, routed)           0.000     2.145    o_data[4]_i_1_n_0
    SLICE_X8Y100         FDRE                                         r  o_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         0.900     2.089    i_clk_IBUF_BUFG
    SLICE_X8Y100         FDRE                                         r  o_data_reg[4]/C
                         clock pessimism             -0.257     1.832    
    SLICE_X8Y100         FDRE (Hold_fdre_C_D)         0.131     1.963    o_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.963    
                         arrival time                           2.145    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 curr_riga_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x_max_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.538%)  route 0.156ns (52.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.159ns
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         0.692     1.630    i_clk_IBUF_BUFG
    SLICE_X21Y97         FDRE                                         r  curr_riga_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y97         FDRE (Prop_fdre_C_Q)         0.141     1.771 r  curr_riga_reg[5]/Q
                         net (fo=7, routed)           0.156     1.926    curr_riga_reg_n_0_[5]
    SLICE_X19Y97         FDRE                                         r  x_max_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         0.970     2.159    i_clk_IBUF_BUFG
    SLICE_X19Y97         FDRE                                         r  x_max_reg[5]/C
                         clock pessimism             -0.489     1.670    
    SLICE_X19Y97         FDRE (Hold_fdre_C_D)         0.071     1.741    x_max_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.186    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y38    area_int0/CLK
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X13Y105  DIM_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X12Y107  DIM_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X12Y107  DIM_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X12Y107  DIM_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X12Y108  DIM_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X12Y108  DIM_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X12Y108  DIM_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X12Y108  DIM_reg[16]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X6Y107   o_address_reg[0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X7Y108   o_address_reg[10]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X7Y108   o_address_reg[11]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X7Y108   o_address_reg[12]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X7Y109   o_address_reg[13]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X7Y109   o_address_reg[14]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X7Y109   o_address_reg[15]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X7Y109   o_address_reg[1]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X6Y109   o_address_reg[2]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X6Y109   o_address_reg[3]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X12Y112  DIM_reg[29]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X12Y112  DIM_reg[30]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X12Y112  DIM_reg[31]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X13Y96   N_RIGHE_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X13Y96   N_RIGHE_reg[1]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X13Y96   N_RIGHE_reg[3]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X13Y96   N_RIGHE_reg[5]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X11Y96   area_reg[10]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X9Y96    area_reg[13]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X9Y96    area_reg[14]/C



