Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Information: The clock 'UART_RX_CLK' does not have a period. (PWR-648)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : SYS_TOP
Version: K-2015.06
Date   : Mon Oct 21 17:28:20 2024
****************************************


Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)


Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
SYS_TOP                tsmc13_wl30       scmetro_tsmc_cl013g_rvt_ss_1p08v_125c


Global Operating Voltage = 1.08 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
SYS_TOP                                   0.189 7.02e-02 1.97e+07    0.279 100.0
  U0_CLK_GATE (CLK_GATE)               1.96e-03 2.44e-03 3.72e+04 4.44e-03   1.6
  U0_ALU (ALU_OPER_WIDTH8_OUT_WIDTH16_test_1)
                                       9.24e-03 4.21e-03 4.69e+06 1.81e-02   6.5
    mult_49 (ALU_OPER_WIDTH8_OUT_WIDTH16_DW02_mult_0)
                                       2.70e-04 9.20e-06 1.68e+06 1.95e-03   0.7
    add_43 (ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_add_0)
                                       3.34e-05 5.57e-05 2.06e+05 2.95e-04   0.1
    sub_46 (ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_sub_0)
                                       4.09e-04 1.86e-04 2.47e+05 8.42e-04   0.3
    div_52 (ALU_OPER_WIDTH8_OUT_WIDTH16_DW_div_uns_0)
                                       2.38e-03 7.54e-04 1.30e+06 4.43e-03   1.6
  U0_REG_FILE (RegFile_WIDTH8_ADDR4_test_1)
                                       4.45e-02 2.65e-02 5.25e+06 7.62e-02  27.3
  U0_SYS_CTRL (sys_ctrl_test_1)        4.73e-03 2.03e-03 7.27e+05 7.49e-03   2.7
  U0_RX (UART_RX_top_test_1)           2.41e-02 7.70e-03 2.34e+06 3.42e-02  12.3
    U_stop_check (stop_check)             0.000    0.000 4.49e+03 4.49e-06   0.0
    U_strt_check (strt_check)             0.000    0.000 2.79e+03 2.79e-06   0.0
    U_parity_check (parity_check_test_1)
                                       4.34e-06 1.30e-04 1.20e+05 2.55e-04   0.1
    U_deserializer (deserializer_test_1)
                                       3.82e-03 1.48e-03 3.24e+05 5.63e-03   2.0
    U_data_sampling (data_sampling_test_1)
                                       3.44e-03 1.08e-03 3.42e+05 4.86e-03   1.7
    U_edge_bit_counter (edge_bit_counter_test_1)
                                       7.65e-03 2.75e-03 8.60e+05 1.13e-02   4.0
    U_FSM (FSM_test_1)                 5.57e-03 1.65e-03 5.10e+05 7.73e-03   2.8
  U0_TX (UART_TX_top_test_1)           8.15e-03 3.11e-03 1.14e+06 1.24e-02   4.5
    U_SERIALIZER (Serializer_test_1)   3.28e-03 1.34e-03 5.01e+05 5.12e-03   1.8
    U_PARITY_CALC (Parity_calc_test_1) 1.42e-03 9.54e-04 3.83e+05 2.76e-03   1.0
    U_MUX (MUX_test_1)                 2.63e-05 6.65e-05 3.73e+04 1.30e-04   0.0
    U_FSM (TX_FSM_test_1)              4.14e-04 3.72e-04 1.58e+05 9.44e-04   0.3
  U0_CLK_DIV_RX (ClkDiv_test_0)        2.88e-03 1.72e-03 7.26e+05 5.33e-03   1.9
    add_49 (ClkDiv_1_DW01_inc_0)          0.000    0.000 8.37e+04 8.37e-05   0.0
  U0_CLKDIV_MUX (CLKDIV_MUX_WIDTH8)    1.44e-04 8.37e-06 6.11e+04 2.13e-04   0.1
  U0_CLK_DIV_TX (ClkDiv_test_1)        4.71e-03 2.23e-03 7.45e+05 7.69e-03   2.8
    add_49 (ClkDiv_0_DW01_inc_0)       6.24e-05 1.47e-05 8.35e+04 1.61e-04   0.1
  U0_PULSE_GEN (PULSE_GEN_test_1)      1.90e-04 1.69e-04 3.80e+04 3.96e-04   0.1
  FIFO (FIFO_top_test_1)               2.75e-02 1.53e-02 3.27e+06 4.61e-02  16.5
    U_DF_SYNC_WR (DF_SYNC_test_0)      2.24e-03 1.37e-03 1.62e+05 3.77e-03   1.4
    U_DF_SYNC_RD (DF_SYNC_test_1)      2.24e-03 9.08e-04 1.62e+05 3.31e-03   1.2
    U_FIFO_MEM_CTRL (FIFO_MEM_CTRL_test_1)
                                       1.89e-02 1.14e-02 2.36e+06 3.27e-02  11.7
    U_FIFO_WR (FIFO_WR_test_1)         1.19e-03 8.21e-04 2.31e+05 2.24e-03   0.8
    U_FIFO_RD (FIFO_RD_test_1)         7.94e-04 3.70e-04 2.19e+05 1.38e-03   0.5
    encoder2 (B2G_encoder_1)              0.000    0.000 4.63e+04 4.63e-05   0.0
    encoder1 (B2G_encoder_0)           7.91e-05 1.60e-05 3.94e+04 1.35e-04   0.0
  U0_DATA_SYNC (Data_Sync_BUS_WIDTH8_test_1)
                                       3.40e-03 2.12e-03 3.45e+05 5.87e-03   2.1
  RST_SYNC_2 (Reset_sync_test_1)       3.32e-04 4.28e-04 3.60e+04 7.96e-04   0.3
  RST_SYNC_1 (Reset_sync_test_0)       3.20e-04 4.33e-04 3.60e+04 7.89e-04   0.3
  U7_mux2X1 (mux2X1_1)                 4.11e-04 5.05e-05 1.15e+04 4.73e-04   0.2
  U6_mux2X1 (mux2X1_2)                 9.78e-05 4.66e-05 1.27e+04 1.57e-04   0.1
  U5_mux2X1 (mux2X1_3)                 9.78e-05 4.66e-05 1.29e+04 1.57e-04   0.1
  U4_mux2X1 (mux2X1_4)                 3.18e-03 2.12e-04 1.88e+04 3.41e-03   1.2
  U3_mux2X1 (mux2X1_5)                 1.87e-04 9.28e-05 1.15e+04 2.91e-04   0.1
  U2_mux2X1 (mux2X1_6)                 1.71e-04 5.90e-06 2.03e+04 1.97e-04   0.1
  U1_mux2X1 (mux2X1_7)                 4.11e-03 2.22e-04 1.88e+04 4.35e-03   1.6
  U0_mux2X1 (mux2X1_0)                 4.41e-02 6.31e-04 1.88e+04 4.48e-02  16.1
1
