# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../tic.srcs/sources_1/new/tictactoe.vhd" \
"../../../../tic.srcs/sim_1/new/tick.vhd" \

# Do not sort compile order
nosort
