# set the working dir, where all compiled verilog goes
vlib work
vlog drop_keys.v
vsim -L altera_mf_ver shift_register -t ns

#log all signals
log {/*}
# add all waves
add wave {/*}


force {clk} 		0 0ns, 1 {5ns} -r 10ns
force {reset} 		1 0ns, 0 10ns
force {data_in} 	0 0ns, 1 50ns
force {shiftEnable} 	1 0ns
run 450ns


# Stock formats
#force {}  ns, 1 {20ns}
#force {}  ns,  ns
#force {}  ns
#run ns