#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: C:\pango\PDS_2022.1\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22000
#Hostname: XiaoXinPro16
Generated by Fabric Compiler (version 2022.1 build 99559) at Tue Nov 14 16:20:15 2023
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {cam_2_sda} LOC=Y13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [D:/MY_FILE/FPGA/pango_project/device_map/ov5640_hdmi_test.pcf(line number: 3)] | Port cam_2_sda has been placed at location Y13, whose type is share pin.
Executing : def_port {cam_2_sda} LOC=Y13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {cam_sda} LOC=T10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {cam_sda} LOC=T10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {hdmi_rx_sda} LOC=V20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [D:/MY_FILE/FPGA/pango_project/device_map/ov5640_hdmi_test.pcf(line number: 5)] | Port hdmi_rx_sda has been placed at location V20, whose type is share pin.
Executing : def_port {hdmi_rx_sda} LOC=V20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {hdmi_tx_sda} LOC=P18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {hdmi_tx_sda} LOC=P18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[0]} LOC=U1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[0]} LOC=U1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[1]} LOC=U3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[1]} LOC=U3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[2]} LOC=T2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[2]} LOC=T2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[3]} LOC=Y2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[3]} LOC=Y2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[4]} LOC=T1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[4]} LOC=T1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[5]} LOC=Y1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[5]} LOC=Y1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[6]} LOC=M7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[6]} LOC=M7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[7]} LOC=W1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[7]} LOC=W1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[8]} LOC=P1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[8]} LOC=P1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[9]} LOC=M2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [D:/MY_FILE/FPGA/pango_project/device_map/ov5640_hdmi_test.pcf(line number: 16)] | Port mem_dq[9] has been placed at location M2, whose type is share pin.
Executing : def_port {mem_dq[9]} LOC=M2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[10]} LOC=R1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[10]} LOC=R1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[11]} LOC=M1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [D:/MY_FILE/FPGA/pango_project/device_map/ov5640_hdmi_test.pcf(line number: 18)] | Port mem_dq[11] has been placed at location M1, whose type is share pin.
Executing : def_port {mem_dq[11]} LOC=M1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[12]} LOC=P2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[12]} LOC=P2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[13]} LOC=L3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[13]} LOC=L3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[14]} LOC=P3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [D:/MY_FILE/FPGA/pango_project/device_map/ov5640_hdmi_test.pcf(line number: 21)] | Port mem_dq[14] has been placed at location P3, whose type is share pin.
Executing : def_port {mem_dq[14]} LOC=P3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[15]} LOC=N4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[15]} LOC=N4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[16]} LOC=K4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[16]} LOC=K4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[17]} LOC=K1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[17]} LOC=K1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[18]} LOC=J3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[18]} LOC=J3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[19]} LOC=L4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[19]} LOC=L4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[20]} LOC=K3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[20]} LOC=K3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[21]} LOC=M3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[21]} LOC=M3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[22]} LOC=J1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[22]} LOC=J1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[23]} LOC=M4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[23]} LOC=M4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[24]} LOC=J6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[24]} LOC=J6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[25]} LOC=F1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[25]} LOC=F1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[26]} LOC=K7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[26]} LOC=K7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[27]} LOC=F2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[27]} LOC=F2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[28]} LOC=H5 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[28]} LOC=H5 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[29]} LOC=H3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[29]} LOC=H3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[30]} LOC=J4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[30]} LOC=J4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[31]} LOC=G3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[31]} LOC=G3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dqs[0]} LOC=V2 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dqs[0]} LOC=V2 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dqs[1]} LOC=N3 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dqs[1]} LOC=N3 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dqs[2]} LOC=M6 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dqs[2]} LOC=M6 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dqs[3]} LOC=E3 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dqs[3]} LOC=E3 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dqs_n[0]} LOC=V1 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dqs_n[0]} LOC=V1 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dqs_n[1]} LOC=N1 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dqs_n[1]} LOC=N1 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dqs_n[2]} LOC=L6 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dqs_n[2]} LOC=L6 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dqs_n[3]} LOC=E1 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dqs_n[3]} LOC=E1 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {cam_2_rst_n} LOC=W10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {cam_2_rst_n} LOC=W10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {cam_2_scl} LOC=Y11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {cam_2_scl} LOC=Y11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {cam_rst_n} LOC=AB4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {cam_rst_n} LOC=AB4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {cam_scl} LOC=V9 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {cam_scl} LOC=V9 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {eth_rst_n} LOC=B20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [D:/MY_FILE/FPGA/pango_project/device_map/ov5640_hdmi_test.pcf(line number: 51)] | Port eth_rst_n has been placed at location B20, whose type is share pin.
Executing : def_port {eth_rst_n} LOC=B20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {eth_tx_ctl} LOC=B18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [D:/MY_FILE/FPGA/pango_project/device_map/ov5640_hdmi_test.pcf(line number: 52)] | Port eth_tx_ctl has been placed at location B18, whose type is share pin.
Executing : def_port {eth_tx_ctl} LOC=B18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {eth_txc} LOC=G16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {eth_txc} LOC=G16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {eth_txd[0]} LOC=F17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {eth_txd[0]} LOC=F17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {eth_txd[1]} LOC=D17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [D:/MY_FILE/FPGA/pango_project/device_map/ov5640_hdmi_test.pcf(line number: 55)] | Port eth_txd[1] has been placed at location D17, whose type is share pin.
Executing : def_port {eth_txd[1]} LOC=D17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {eth_txd[2]} LOC=C18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [D:/MY_FILE/FPGA/pango_project/device_map/ov5640_hdmi_test.pcf(line number: 56)] | Port eth_txd[2] has been placed at location C18, whose type is share pin.
Executing : def_port {eth_txd[2]} LOC=C18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {eth_txd[3]} LOC=A18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [D:/MY_FILE/FPGA/pango_project/device_map/ov5640_hdmi_test.pcf(line number: 57)] | Port eth_txd[3] has been placed at location A18, whose type is share pin.
Executing : def_port {eth_txd[3]} LOC=A18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {hdmi_rst_n} LOC=R17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {hdmi_rst_n} LOC=R17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {hdmi_rx_scl} LOC=V19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [D:/MY_FILE/FPGA/pango_project/device_map/ov5640_hdmi_test.pcf(line number: 59)] | Port hdmi_rx_scl has been placed at location V19, whose type is share pin.
Executing : def_port {hdmi_rx_scl} LOC=V19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {hdmi_tx_data[0]} LOC=V21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {hdmi_tx_data[0]} LOC=V21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {hdmi_tx_data[1]} LOC=V22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {hdmi_tx_data[1]} LOC=V22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {hdmi_tx_data[2]} LOC=T21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [D:/MY_FILE/FPGA/pango_project/device_map/ov5640_hdmi_test.pcf(line number: 62)] | Port hdmi_tx_data[2] has been placed at location T21, whose type is share pin.
Executing : def_port {hdmi_tx_data[2]} LOC=T21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {hdmi_tx_data[3]} LOC=T22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {hdmi_tx_data[3]} LOC=T22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {hdmi_tx_data[4]} LOC=R20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [D:/MY_FILE/FPGA/pango_project/device_map/ov5640_hdmi_test.pcf(line number: 64)] | Port hdmi_tx_data[4] has been placed at location R20, whose type is share pin.
Executing : def_port {hdmi_tx_data[4]} LOC=R20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {hdmi_tx_data[5]} LOC=R22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [D:/MY_FILE/FPGA/pango_project/device_map/ov5640_hdmi_test.pcf(line number: 65)] | Port hdmi_tx_data[5] has been placed at location R22, whose type is share pin.
Executing : def_port {hdmi_tx_data[5]} LOC=R22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {hdmi_tx_data[6]} LOC=R19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {hdmi_tx_data[6]} LOC=R19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {hdmi_tx_data[7]} LOC=P19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {hdmi_tx_data[7]} LOC=P19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {hdmi_tx_data[8]} LOC=M21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [D:/MY_FILE/FPGA/pango_project/device_map/ov5640_hdmi_test.pcf(line number: 68)] | Port hdmi_tx_data[8] has been placed at location M21, whose type is share pin.
Executing : def_port {hdmi_tx_data[8]} LOC=M21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {hdmi_tx_data[9]} LOC=M17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {hdmi_tx_data[9]} LOC=M17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {hdmi_tx_data[10]} LOC=M18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {hdmi_tx_data[10]} LOC=M18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {hdmi_tx_data[11]} LOC=M16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {hdmi_tx_data[11]} LOC=M16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {hdmi_tx_data[12]} LOC=N15 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {hdmi_tx_data[12]} LOC=N15 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {hdmi_tx_data[13]} LOC=L19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [D:/MY_FILE/FPGA/pango_project/device_map/ov5640_hdmi_test.pcf(line number: 73)] | Port hdmi_tx_data[13] has been placed at location L19, whose type is share pin.
Executing : def_port {hdmi_tx_data[13]} LOC=L19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {hdmi_tx_data[14]} LOC=K20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [D:/MY_FILE/FPGA/pango_project/device_map/ov5640_hdmi_test.pcf(line number: 74)] | Port hdmi_tx_data[14] has been placed at location K20, whose type is share pin.
Executing : def_port {hdmi_tx_data[14]} LOC=K20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {hdmi_tx_data[15]} LOC=L17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [D:/MY_FILE/FPGA/pango_project/device_map/ov5640_hdmi_test.pcf(line number: 75)] | Port hdmi_tx_data[15] has been placed at location L17, whose type is share pin.
Executing : def_port {hdmi_tx_data[15]} LOC=L17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {hdmi_tx_data[16]} LOC=K17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [D:/MY_FILE/FPGA/pango_project/device_map/ov5640_hdmi_test.pcf(line number: 76)] | Port hdmi_tx_data[16] has been placed at location K17, whose type is share pin.
Executing : def_port {hdmi_tx_data[16]} LOC=K17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {hdmi_tx_data[17]} LOC=N19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {hdmi_tx_data[17]} LOC=N19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {hdmi_tx_data[18]} LOC=J22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {hdmi_tx_data[18]} LOC=J22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {hdmi_tx_data[19]} LOC=J20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {hdmi_tx_data[19]} LOC=J20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {hdmi_tx_data[20]} LOC=K22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {hdmi_tx_data[20]} LOC=K22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {hdmi_tx_data[21]} LOC=H21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [D:/MY_FILE/FPGA/pango_project/device_map/ov5640_hdmi_test.pcf(line number: 81)] | Port hdmi_tx_data[21] has been placed at location H21, whose type is share pin.
Executing : def_port {hdmi_tx_data[21]} LOC=H21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {hdmi_tx_data[22]} LOC=H22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [D:/MY_FILE/FPGA/pango_project/device_map/ov5640_hdmi_test.pcf(line number: 82)] | Port hdmi_tx_data[22] has been placed at location H22, whose type is share pin.
Executing : def_port {hdmi_tx_data[22]} LOC=H22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {hdmi_tx_data[23]} LOC=H19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [D:/MY_FILE/FPGA/pango_project/device_map/ov5640_hdmi_test.pcf(line number: 83)] | Port hdmi_tx_data[23] has been placed at location H19, whose type is share pin.
Executing : def_port {hdmi_tx_data[23]} LOC=H19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {hdmi_tx_de} LOC=Y22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {hdmi_tx_de} LOC=Y22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {hdmi_tx_hs} LOC=Y21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {hdmi_tx_hs} LOC=Y21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {hdmi_tx_pix_clk} LOC=M22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [D:/MY_FILE/FPGA/pango_project/device_map/ov5640_hdmi_test.pcf(line number: 86)] | Port hdmi_tx_pix_clk has been placed at location M22, whose type is share pin.
Executing : def_port {hdmi_tx_pix_clk} LOC=M22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {hdmi_tx_scl} LOC=P17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {hdmi_tx_scl} LOC=P17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {hdmi_tx_vs} LOC=W20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {hdmi_tx_vs} LOC=W20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {led1} LOC=B2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led1} LOC=B2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led2} LOC=A2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led2} LOC=A2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led3} LOC=B3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led3} LOC=B3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led4} LOC=A3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led4} LOC=A3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led5} LOC=C5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led5} LOC=C5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led6} LOC=A5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led6} LOC=A5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led7} LOC=F7 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led7} LOC=F7 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {mem_a[0]} LOC=N6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[0]} LOC=N6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[1]} LOC=R4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[1]} LOC=R4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[2]} LOC=P6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[2]} LOC=P6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[3]} LOC=F3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[3]} LOC=F3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[4]} LOC=V5 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[4]} LOC=V5 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[5]} LOC=E4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[5]} LOC=E4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[6]} LOC=V3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[6]} LOC=V3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[7]} LOC=D2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[7]} LOC=D2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[8]} LOC=U4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[8]} LOC=U4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[9]} LOC=P5 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[9]} LOC=P5 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[10]} LOC=P8 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[10]} LOC=P8 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[11]} LOC=T4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[11]} LOC=T4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[12]} LOC=P7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[12]} LOC=P7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[13]} LOC=P4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[13]} LOC=P4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[14]} LOC=T3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[14]} LOC=T3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_ba[0]} LOC=F5 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_ba[0]} LOC=F5 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_ba[1]} LOC=W4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_ba[1]} LOC=W4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_ba[2]} LOC=N7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_ba[2]} LOC=N7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_cas_n} LOC=H8 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_cas_n} LOC=H8 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_ck} LOC=T6 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_ck} LOC=T6 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_ck_n} LOC=T5 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_ck_n} LOC=T5 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_cke} LOC=Y3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_cke} LOC=Y3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_cs_n} LOC=G6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_cs_n} LOC=G6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dm[0]} LOC=W3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dm[0]} LOC=W3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dm[1]} LOC=L1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dm[1]} LOC=L1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dm[2]} LOC=K2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dm[2]} LOC=K2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dm[3]} LOC=G1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dm[3]} LOC=G1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_odt} LOC=G7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_odt} LOC=G7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_ras_n} LOC=J7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_ras_n} LOC=J7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_rst_n} LOC=C1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_rst_n} LOC=C1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_we_n} LOC=H6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_we_n} LOC=H6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {cam_2_data[0]} LOC=V11 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cam_2_data[0]} LOC=V11 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cam_2_data[1]} LOC=Y10 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cam_2_data[1]} LOC=Y10 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cam_2_data[2]} LOC=T11 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cam_2_data[2]} LOC=T11 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cam_2_data[3]} LOC=R11 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cam_2_data[3]} LOC=R11 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cam_2_data[4]} LOC=W11 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cam_2_data[4]} LOC=W11 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cam_2_data[5]} LOC=AB11 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cam_2_data[5]} LOC=AB11 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cam_2_data[6]} LOC=AA10 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cam_2_data[6]} LOC=AA10 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cam_2_data[7]} LOC=AB13 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
C: ConstraintEditor-2002: [D:/MY_FILE/FPGA/pango_project/device_map/ov5640_hdmi_test.pcf(line number: 134)] | Port cam_2_data[7] has been placed at location AB13, whose type is share pin.
Executing : def_port {cam_2_data[7]} LOC=AB13 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cam_2_href} LOC=AB10 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {cam_2_href} LOC=AB10 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {cam_2_pclk} LOC=T12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {cam_2_pclk} LOC=T12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {cam_2_vsync} LOC=U12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {cam_2_vsync} LOC=U12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {cam_data[0]} LOC=Y6 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cam_data[0]} LOC=Y6 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cam_data[1]} LOC=U8 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cam_data[1]} LOC=U8 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cam_data[2]} LOC=T8 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cam_data[2]} LOC=T8 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cam_data[3]} LOC=U9 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cam_data[3]} LOC=U9 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cam_data[4]} LOC=W8 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cam_data[4]} LOC=W8 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cam_data[5]} LOC=AB8 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cam_data[5]} LOC=AB8 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cam_data[6]} LOC=Y9 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cam_data[6]} LOC=Y9 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cam_data[7]} LOC=AB9 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cam_data[7]} LOC=AB9 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cam_href} LOC=AB5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [D:/MY_FILE/FPGA/pango_project/device_map/ov5640_hdmi_test.pcf(line number: 146)] | Port cam_href has been placed at location AB5, whose type is share pin.
Executing : def_port {cam_href} LOC=AB5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {cam_pclk} LOC=W6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {cam_pclk} LOC=W6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {cam_vsync} LOC=Y5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [D:/MY_FILE/FPGA/pango_project/device_map/ov5640_hdmi_test.pcf(line number: 148)] | Port cam_vsync has been placed at location Y5, whose type is share pin.
Executing : def_port {cam_vsync} LOC=Y5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {eth_rx_ctl} LOC=F9 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [D:/MY_FILE/FPGA/pango_project/device_map/ov5640_hdmi_test.pcf(line number: 149)] Object 'eth_rx_ctl' is dangling, which has no connection. it will be ignored.
Executing : def_port {eth_rx_ctl} LOC=F9 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {eth_rxc} LOC=F14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [D:/MY_FILE/FPGA/pango_project/device_map/ov5640_hdmi_test.pcf(line number: 150)] Object 'eth_rxc' is dangling, which has no connection. it will be ignored.
Executing : def_port {eth_rxc} LOC=F14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {eth_rxd[0]} LOC=H10 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [D:/MY_FILE/FPGA/pango_project/device_map/ov5640_hdmi_test.pcf(line number: 151)] Object 'eth_rxd[0]' is dangling, which has no connection. it will be ignored.
Executing : def_port {eth_rxd[0]} LOC=H10 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {eth_rxd[1]} LOC=H11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [D:/MY_FILE/FPGA/pango_project/device_map/ov5640_hdmi_test.pcf(line number: 152)] Object 'eth_rxd[1]' is dangling, which has no connection. it will be ignored.
Executing : def_port {eth_rxd[1]} LOC=H11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {eth_rxd[2]} LOC=G13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [D:/MY_FILE/FPGA/pango_project/device_map/ov5640_hdmi_test.pcf(line number: 153)] Object 'eth_rxd[2]' is dangling, which has no connection. it will be ignored.
Executing : def_port {eth_rxd[2]} LOC=G13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {eth_rxd[3]} LOC=H13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [D:/MY_FILE/FPGA/pango_project/device_map/ov5640_hdmi_test.pcf(line number: 154)] Object 'eth_rxd[3]' is dangling, which has no connection. it will be ignored.
Executing : def_port {eth_rxd[3]} LOC=H13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {hdmi_rx_data[0]} LOC=U14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {hdmi_rx_data[0]} LOC=U14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {hdmi_rx_data[1]} LOC=U15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {hdmi_rx_data[1]} LOC=U15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {hdmi_rx_data[2]} LOC=T15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {hdmi_rx_data[2]} LOC=T15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {hdmi_rx_data[3]} LOC=W15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {hdmi_rx_data[3]} LOC=W15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {hdmi_rx_data[4]} LOC=Y16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {hdmi_rx_data[4]} LOC=Y16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {hdmi_rx_data[5]} LOC=AB16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {hdmi_rx_data[5]} LOC=AB16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {hdmi_rx_data[6]} LOC=AA16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {hdmi_rx_data[6]} LOC=AA16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {hdmi_rx_data[7]} LOC=AB17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {hdmi_rx_data[7]} LOC=AB17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {hdmi_rx_data[8]} LOC=Y17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {hdmi_rx_data[8]} LOC=Y17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {hdmi_rx_data[9]} LOC=V17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [D:/MY_FILE/FPGA/pango_project/device_map/ov5640_hdmi_test.pcf(line number: 164)] | Port hdmi_rx_data[9] has been placed at location V17, whose type is share pin.
Executing : def_port {hdmi_rx_data[9]} LOC=V17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {hdmi_rx_data[10]} LOC=W18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [D:/MY_FILE/FPGA/pango_project/device_map/ov5640_hdmi_test.pcf(line number: 165)] | Port hdmi_rx_data[10] has been placed at location W18, whose type is share pin.
Executing : def_port {hdmi_rx_data[10]} LOC=W18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {hdmi_rx_data[11]} LOC=AB19 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [D:/MY_FILE/FPGA/pango_project/device_map/ov5640_hdmi_test.pcf(line number: 166)] | Port hdmi_rx_data[11] has been placed at location AB19, whose type is share pin.
Executing : def_port {hdmi_rx_data[11]} LOC=AB19 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {hdmi_rx_data[12]} LOC=AA18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [D:/MY_FILE/FPGA/pango_project/device_map/ov5640_hdmi_test.pcf(line number: 167)] | Port hdmi_rx_data[12] has been placed at location AA18, whose type is share pin.
Executing : def_port {hdmi_rx_data[12]} LOC=AA18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {hdmi_rx_data[13]} LOC=AB18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [D:/MY_FILE/FPGA/pango_project/device_map/ov5640_hdmi_test.pcf(line number: 168)] | Port hdmi_rx_data[13] has been placed at location AB18, whose type is share pin.
Executing : def_port {hdmi_rx_data[13]} LOC=AB18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {hdmi_rx_data[14]} LOC=Y18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {hdmi_rx_data[14]} LOC=Y18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {hdmi_rx_data[15]} LOC=W17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {hdmi_rx_data[15]} LOC=W17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {hdmi_rx_data[16]} LOC=Y15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {hdmi_rx_data[16]} LOC=Y15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {hdmi_rx_data[17]} LOC=AB15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {hdmi_rx_data[17]} LOC=AB15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {hdmi_rx_data[18]} LOC=U16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {hdmi_rx_data[18]} LOC=U16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {hdmi_rx_data[19]} LOC=V15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {hdmi_rx_data[19]} LOC=V15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {hdmi_rx_data[20]} LOC=AA14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {hdmi_rx_data[20]} LOC=AA14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {hdmi_rx_data[21]} LOC=AB14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {hdmi_rx_data[21]} LOC=AB14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {hdmi_rx_data[22]} LOC=W14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {hdmi_rx_data[22]} LOC=W14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {hdmi_rx_data[23]} LOC=Y14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {hdmi_rx_data[23]} LOC=Y14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {hdmi_rx_de} LOC=U13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {hdmi_rx_de} LOC=U13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {hdmi_rx_hs} LOC=V13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {hdmi_rx_hs} LOC=V13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {hdmi_rx_pix_clk} LOC=AA12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [D:/MY_FILE/FPGA/pango_project/device_map/ov5640_hdmi_test.pcf(line number: 181)] | Port hdmi_rx_pix_clk has been placed at location AA12, whose type is share pin.
Executing : def_port {hdmi_rx_pix_clk} LOC=AA12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {hdmi_rx_vs} LOC=W13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {hdmi_rx_vs} LOC=W13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {key_in[0]} LOC=K18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [D:/MY_FILE/FPGA/pango_project/device_map/ov5640_hdmi_test.pcf(line number: 183)] | Port key_in[0] has been placed at location K18, whose type is share pin.
Executing : def_port {key_in[0]} LOC=K18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {key_in[1]} LOC=L15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {key_in[1]} LOC=L15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {key_in[2]} LOC=J17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {key_in[2]} LOC=J17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {key_in[3]} LOC=K16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {key_in[3]} LOC=K16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {key_rst_n} LOC=H17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {key_rst_n} LOC=H17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {sys_clk} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {sys_clk} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_inst_site {u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q} CLMA_150_192 FF3
Executing : def_inst_site {u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q} CLMA_150_192 FF3 successfully
Executing : def_inst_site {u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll} PLL_158_199
Executing : def_inst_site {u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll} PLL_158_199 successfully
Executing : def_inst_site {u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll} PLL_158_179
Executing : def_inst_site {u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll} PLL_158_179 successfully
Constraint check end.
I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
I: Infer CARRY group, base inst: u_Camera_2_top/u_ov5640_lut/N776_2_concat_2/iGopDrm_inv, insts:2.
I: Infer CARRY group, base inst: u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video2/U_ipml_fifo_axi_fifo_video/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video2/U_ipml_fifo_axi_fifo_video/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video2/U_ipml_fifo_axi_fifo_video/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video2/U_ipml_fifo_axi_fifo_video/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video3/U_ipml_fifo_axi_fifo_video/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video3/U_ipml_fifo_axi_fifo_video/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video3/U_ipml_fifo_axi_fifo_video/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video3/U_ipml_fifo_axi_fifo_video/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM9K/iGopDrm, insts:2.
Mapping instance u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0 to DQSL_6_28.
Mapping instance u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0 to DQSL_6_348.
Mapping instance u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0 to DQSL_6_100.
Mapping instance u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0 to DQSL_6_304.
Mapping instance u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0 to DQSL_6_152.
Mapping instance u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0 to DQSL_6_180.
Mapping instance u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/u_ddc_dqs/opit_0 to DQSL_6_224.
Mapping instance u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0 to DQSL_6_276.
Phase 1.1 1st GP placement started.
Design Utilization : 16%.
Wirelength after clock region global placement is 67473.
1st GP placement takes 8.05 sec.

Phase 1.2 Clock placement started.
Mapping instance u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate to IOCKGATE_6_188.
Mapping instance u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate to IOCKGATE_6_312.
Mapping instance u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_2/gopclkgate to IOCKGATE_6_64.
Mapping instance u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv to IOCKDIV_6_323.
Mapping instance clkbufg_0/gopclkbufg to USCM_84_112.
Mapping instance clkgate_4/gopclkgate to IOCKGATE_6_322.
Mapping instance clkbufg_1/gopclkbufg to USCM_84_108.
Mapping instance clkbufg_3/gopclkbufg to USCM_84_109.
Mapping instance u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg to USCM_84_110.
Mapping instance u_DDR3_interface_top/u_ddr3_interface/u_clkbufg_gate/gopclkbufg to USCM_84_111.
C: Place-2028: GLOBAL_CLOCK: the driver cam_pclk_ibuf/opit_1 fixed at IOL_39_6 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Mapping instance clkbufg_2/gopclkbufg to USCM_84_113.
Clock placement takes 0.48 sec.

Pre global placement takes 10.44 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst cam_2_data_ibuf[0]/opit_1 on IOL_135_6.
Placed fixed group with base inst cam_2_data_ibuf[1]/opit_1 on IOL_123_5.
Placed fixed group with base inst cam_2_data_ibuf[2]/opit_1 on IOL_187_5.
Placed fixed group with base inst cam_2_data_ibuf[3]/opit_1 on IOL_187_6.
Placed fixed group with base inst cam_2_data_ibuf[4]/opit_1 on IOL_135_5.
Placed fixed group with base inst cam_2_data_ibuf[5]/opit_1 on IOL_159_5.
Placed fixed group with base inst cam_2_data_ibuf[6]/opit_1 on IOL_151_6.
Placed fixed group with base inst cam_2_data_ibuf[7]/opit_1 on IOL_167_5.
Placed fixed group with base inst cam_2_href_ibuf/opit_1 on IOL_151_5.
Placed fixed group with base inst cam_2_pclk_ibuf/opit_1 on IOL_171_6.
Placed fixed group with base inst cam_2_rst_n_obuf/opit_1 on IOL_123_6.
Placed fixed group with base inst cam_2_scl_obuf/opit_1 on IOL_159_6.
Placed fixed group with base inst cam_2_vsync_ibuf/opit_1 on IOL_171_5.
Placed fixed group with base inst cam_data_ibuf[0]/opit_1 on IOL_39_5.
Placed fixed group with base inst cam_data_ibuf[1]/opit_1 on IOL_63_5.
Placed fixed group with base inst cam_data_ibuf[2]/opit_1 on IOL_63_6.
Placed fixed group with base inst cam_data_ibuf[3]/opit_1 on IOL_95_6.
Placed fixed group with base inst cam_data_ibuf[4]/opit_1 on IOL_47_5.
Placed fixed group with base inst cam_data_ibuf[5]/opit_1 on IOL_119_5.
Placed fixed group with base inst cam_data_ibuf[6]/opit_1 on IOL_131_6.
Placed fixed group with base inst cam_data_ibuf[7]/opit_1 on IOL_131_5.
Placed fixed group with base inst cam_href_ibuf/opit_1 on IOL_35_5.
Placed fixed group with base inst cam_pclk_ibuf/opit_1 on IOL_39_6.
Placed fixed group with base inst cam_rst_n_obuf/opit_1 on IOL_23_5.
Placed fixed group with base inst cam_scl_obuf/opit_1 on IOL_95_5.
Placed fixed group with base inst cam_vsync_ibuf/opit_1 on IOL_35_6.
Placed fixed group with base inst eth_rst_n/opit_1 on IOL_319_374.
Placed fixed group with base inst eth_tx_ctl/opit_1 on IOL_311_374.
Placed fixed group with base inst eth_txc/opit_1 on IOL_299_374.
Placed fixed group with base inst eth_txd[0]/opit_1 on IOL_299_373.
Placed fixed group with base inst eth_txd[1]/opit_1 on IOL_323_374.
Placed fixed group with base inst eth_txd[2]/opit_1 on IOL_323_373.
Placed fixed group with base inst eth_txd[3]/opit_1 on IOL_311_373.
Placed fixed group with base inst hdmi_rst_n_obuf/opit_1 on IOL_327_42.
Placed fixed group with base inst hdmi_rx_data_ibuf[0]/opit_1 on IOL_219_6.
Placed fixed group with base inst hdmi_rx_data_ibuf[1]/opit_1 on IOL_183_5.
Placed fixed group with base inst hdmi_rx_data_ibuf[2]/opit_1 on IOL_183_6.
Placed fixed group with base inst hdmi_rx_data_ibuf[3]/opit_1 on IOL_215_5.
Placed fixed group with base inst hdmi_rx_data_ibuf[4]/opit_1 on IOL_215_6.
Placed fixed group with base inst hdmi_rx_data_ibuf[5]/opit_1 on IOL_203_5.
Placed fixed group with base inst hdmi_rx_data_ibuf[6]/opit_1 on IOL_203_6.
Placed fixed group with base inst hdmi_rx_data_ibuf[7]/opit_1 on IOL_223_5.
Placed fixed group with base inst hdmi_rx_data_ibuf[8]/opit_1 on IOL_223_6.
Placed fixed group with base inst hdmi_rx_data_ibuf[9]/opit_1 on IOL_319_6.
Placed fixed group with base inst hdmi_rx_data_ibuf[10]/opit_1 on IOL_319_5.
Placed fixed group with base inst hdmi_rx_data_ibuf[11]/opit_1 on IOL_243_5.
Placed fixed group with base inst hdmi_rx_data_ibuf[12]/opit_1 on IOL_227_6.
Placed fixed group with base inst hdmi_rx_data_ibuf[13]/opit_1 on IOL_227_5.
Placed fixed group with base inst hdmi_rx_data_ibuf[14]/opit_1 on IOL_283_5.
Placed fixed group with base inst hdmi_rx_data_ibuf[15]/opit_1 on IOL_283_6.
Placed fixed group with base inst hdmi_rx_data_ibuf[16]/opit_1 on IOL_191_6.
Placed fixed group with base inst hdmi_rx_data_ibuf[17]/opit_1 on IOL_191_5.
Placed fixed group with base inst hdmi_rx_data_ibuf[18]/opit_1 on IOL_291_6.
Placed fixed group with base inst hdmi_rx_data_ibuf[19]/opit_1 on IOL_291_5.
Placed fixed group with base inst hdmi_rx_data_ibuf[20]/opit_1 on IOL_275_6.
Placed fixed group with base inst hdmi_rx_data_ibuf[21]/opit_1 on IOL_275_5.
Placed fixed group with base inst hdmi_rx_data_ibuf[22]/opit_1 on IOL_199_6.
Placed fixed group with base inst hdmi_rx_data_ibuf[23]/opit_1 on IOL_199_5.
Placed fixed group with base inst hdmi_rx_de_ibuf/opit_1 on IOL_219_5.
Placed fixed group with base inst hdmi_rx_hs_ibuf/opit_1 on IOL_211_6.
Placed fixed group with base inst hdmi_rx_pix_clk_ibuf/opit_1 on IOL_163_6.
Placed fixed group with base inst hdmi_rx_scl_obuf/opit_1 on IOL_327_26.
Placed fixed group with base inst hdmi_rx_vs_ibuf/opit_1 on IOL_211_5.
Placed fixed group with base inst hdmi_tx_data_obuf[0]/opit_1 on IOL_327_150.
Placed fixed group with base inst hdmi_tx_data_obuf[1]/opit_1 on IOL_327_149.
Placed fixed group with base inst hdmi_tx_data_obuf[2]/opit_1 on IOL_327_166.
Placed fixed group with base inst hdmi_tx_data_obuf[3]/opit_1 on IOL_327_165.
Placed fixed group with base inst hdmi_tx_data_obuf[4]/opit_1 on IOL_327_170.
Placed fixed group with base inst hdmi_tx_data_obuf[5]/opit_1 on IOL_327_169.
Placed fixed group with base inst hdmi_tx_data_obuf[6]/opit_1 on IOL_327_137.
Placed fixed group with base inst hdmi_tx_data_obuf[7]/opit_1 on IOL_327_138.
Placed fixed group with base inst hdmi_tx_data_obuf[8]/opit_1 on IOL_327_202.
Placed fixed group with base inst hdmi_tx_data_obuf[9]/opit_1 on IOL_327_110.
Placed fixed group with base inst hdmi_tx_data_obuf[10]/opit_1 on IOL_327_109.
Placed fixed group with base inst hdmi_tx_data_obuf[11]/opit_1 on IOL_327_122.
Placed fixed group with base inst hdmi_tx_data_obuf[12]/opit_1 on IOL_327_121.
Placed fixed group with base inst hdmi_tx_data_obuf[13]/opit_1 on IOL_327_233.
Placed fixed group with base inst hdmi_tx_data_obuf[14]/opit_1 on IOL_327_234.
Placed fixed group with base inst hdmi_tx_data_obuf[15]/opit_1 on IOL_327_241.
Placed fixed group with base inst hdmi_tx_data_obuf[16]/opit_1 on IOL_327_242.
Placed fixed group with base inst hdmi_tx_data_obuf[17]/opit_1 on IOL_327_209.
Placed fixed group with base inst hdmi_tx_data_obuf[18]/opit_1 on IOL_327_229.
Placed fixed group with base inst hdmi_tx_data_obuf[19]/opit_1 on IOL_327_230.
Placed fixed group with base inst hdmi_tx_data_obuf[20]/opit_1 on IOL_327_213.
Placed fixed group with base inst hdmi_tx_data_obuf[21]/opit_1 on IOL_327_238.
Placed fixed group with base inst hdmi_tx_data_obuf[22]/opit_1 on IOL_327_237.
Placed fixed group with base inst hdmi_tx_data_obuf[23]/opit_1 on IOL_327_273.
Placed fixed group with base inst hdmi_tx_de_obuf/opit_1 on IOL_327_141.
Placed fixed group with base inst hdmi_tx_hs_obuf/opit_1 on IOL_327_142.
Placed fixed group with base inst hdmi_tx_pix_clk_obuf/opit_1 on IOL_327_201.
Placed fixed group with base inst hdmi_tx_scl_obuf/opit_1 on IOL_327_46.
Placed fixed group with base inst hdmi_tx_vs_obuf/opit_1 on IOL_327_146.
Placed fixed group with base inst key_in_ibuf[0]/opit_1 on IOL_327_257.
Placed fixed group with base inst key_in_ibuf[1]/opit_1 on IOL_327_134.
Placed fixed group with base inst key_in_ibuf[2]/opit_1 on IOL_327_297.
Placed fixed group with base inst key_in_ibuf[3]/opit_1 on IOL_327_133.
Placed fixed group with base inst key_rst_n_ibuf/opit_1 on IOL_327_365.
Placed fixed group with base inst led1_obuf/opit_1 on IOL_19_374.
Placed fixed group with base inst led2_obuf/opit_1 on IOL_19_373.
Placed fixed group with base inst led3_obuf/opit_1 on IOL_35_374.
Placed fixed group with base inst led4_obuf/opit_1 on IOL_35_373.
Placed fixed group with base inst led5_obuf/opit_1 on IOL_67_374.
Placed fixed group with base inst led6_obuf/opit_1 on IOL_67_373.
Placed fixed group with base inst led7_obuf/opit_1 on IOL_47_374.
Placed fixed group with base inst mem_rst_n_obuf/opit_1 on IOL_7_369.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_327_210.
Placed fixed group with base inst u_Camera_2_top.u_sccb_driver.sda_tri/opit_1 on IOL_167_6.
Placed fixed group with base inst u_Camera_top.u_sccb_driver.sda_tri/opit_1 on IOL_115_6.
Placed fixed group with base inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_162.
Placed fixed group with base inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[1].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_161.
Placed fixed group with base inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[2].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_165.
Placed fixed group with base inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[3].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_141.
Placed fixed group with base inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[4].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_166.
Placed fixed group with base inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[5].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_142.
Placed fixed group with base inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[6].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_137.
Placed fixed group with base inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[7].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_146.
Placed fixed group with base inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_iobufco_dqs/opit_2_O on IOL_7_149.
Placed fixed group with base inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_outbuft_dm/opit_1_IOL on IOL_7_145.
Placed fixed group with base inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_174.
Placed fixed group with base inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[1].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_201.
Placed fixed group with base inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[2].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_170.
Placed fixed group with base inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[3].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_202.
Placed fixed group with base inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[4].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_173.
Placed fixed group with base inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[5].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_205.
Placed fixed group with base inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[6].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_209.
Placed fixed group with base inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[7].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_210.
Placed fixed group with base inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_iobufco_dqs/opit_2_O on IOL_7_177.
Placed fixed group with base inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_outbuft_dm/opit_1_IOL on IOL_7_206.
Placed fixed group with base inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_233.
Placed fixed group with base inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[1].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_238.
Placed fixed group with base inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[2].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_241.
Placed fixed group with base inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[3].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_218.
Placed fixed group with base inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[4].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_234.
Placed fixed group with base inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[5].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_217.
Placed fixed group with base inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[6].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_242.
Placed fixed group with base inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[7].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_214.
Placed fixed group with base inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/u_iobufco_dqs/opit_2_O on IOL_7_229.
Placed fixed group with base inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/u_outbuft_dm/opit_1_IOL on IOL_7_237.
Placed fixed group with base inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_285.
Placed fixed group with base inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[1].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_270.
Placed fixed group with base inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[2].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_289.
Placed fixed group with base inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[3].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_269.
Placed fixed group with base inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[4].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_286.
Placed fixed group with base inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[5].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_262.
Placed fixed group with base inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[6].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_261.
Placed fixed group with base inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[7].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_265.
Placed fixed group with base inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_iobufco_dqs/opit_2_O on IOL_7_273.
Placed fixed group with base inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_outbuft_dm/opit_1_IOL on IOL_7_266.
Placed fixed group with base inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_0/opit_1_IOL on IOL_7_93.
Placed fixed group with base inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_1/opit_1_IOL on IOL_7_122.
Placed fixed group with base inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_2/opit_1_IOL on IOL_7_117.
Placed fixed group with base inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_3/opit_1_IOL on IOL_7_297.
Placed fixed group with base inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_4/opit_1_IOL on IOL_7_37.
Placed fixed group with base inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_5/opit_1_IOL on IOL_7_298.
Placed fixed group with base inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_6/opit_1_IOL on IOL_7_38.
Placed fixed group with base inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_7/opit_1_IOL on IOL_7_293.
Placed fixed group with base inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_8/opit_1_IOL on IOL_7_113.
Placed fixed group with base inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_9/opit_1_IOL on IOL_7_41.
Placed fixed group with base inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_10/opit_1_IOL on IOL_7_18.
Placed fixed group with base inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_11/opit_1_IOL on IOL_7_114.
Placed fixed group with base inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_12/opit_1_IOL on IOL_7_118.
Placed fixed group with base inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_13/opit_1_IOL on IOL_7_42.
Placed fixed group with base inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_14/opit_1_IOL on IOL_7_121.
Placed fixed group with base inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/u_outbuft_ba0/opit_1_IOL on IOL_7_365.
Placed fixed group with base inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/u_outbuft_ba1/opit_1_IOL on IOL_7_21.
Placed fixed group with base inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/u_outbuft_ba2/opit_1_IOL on IOL_7_94.
Placed fixed group with base inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/u_outbuft_casn/opit_1_IOL on IOL_7_362.
Placed fixed group with base inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/u_outbuft_cke/opit_1_IOL on IOL_7_22.
Placed fixed group with base inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/u_outbuft_csn/opit_1_IOL on IOL_7_366.
Placed fixed group with base inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/u_outbuft_odt/opit_1_IOL on IOL_7_358.
Placed fixed group with base inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/u_outbuft_rasn/opit_1_IOL on IOL_7_361.
Placed fixed group with base inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/u_outbuft_wen/opit_1_IOL on IOL_7_357.
Placed fixed group with base inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/u_outbuftco_ck/opit_3_IOL on IOL_7_25.
Placed fixed group with base inst u_HDMI_top.u_ms72xx_init.iic_sda_rx_tri/opit_1 on IOL_327_25.
Placed fixed group with base inst u_HDMI_top.u_ms72xx_init.iic_sda_tx_tri/opit_1 on IOL_327_45.
Placed fixed instance u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q on CLMA_150_192.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_84_112.
Placed fixed instance clkbufg_1/gopclkbufg on USCM_84_108.
Placed fixed instance clkbufg_2/gopclkbufg on USCM_84_113.
Placed fixed instance clkbufg_3/gopclkbufg on USCM_84_109.
Placed fixed instance clkgate_4/gopclkgate on IOCKGATE_6_322.
Placed fixed instance u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv on IOCKDIV_6_323.
Placed fixed instance u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate on IOCKGATE_6_312.
Placed fixed instance u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate on IOCKGATE_6_188.
Placed fixed instance u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_2/gopclkgate on IOCKGATE_6_64.
Placed fixed instance u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg on USCM_84_110.
Placed fixed instance u_DDR3_interface_top/u_ddr3_interface/u_clkbufg_gate/gopclkbufg on USCM_84_111.
Placed fixed instance u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0 on DQSL_6_28.
Placed fixed instance u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0 on DQSL_6_348.
Placed fixed instance u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0 on DQSL_6_100.
Placed fixed instance u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0 on DQSL_6_304.
Placed fixed instance u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0 on DQSL_6_152.
Placed fixed instance u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0 on DQSL_6_180.
Placed fixed instance u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/u_ddc_dqs/opit_0 on DQSL_6_224.
Placed fixed instance u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0 on DQSL_6_276.
Placed fixed instance u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll on PLL_158_199.
Placed fixed instance u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll on PLL_158_179.
Placed fixed instance BKCL_auto_0 on BKCL_188_376.
Placed fixed instance BKCL_auto_1 on BKCL_328_184.
Placed fixed instance BKCL_auto_2 on BKCL_192_0.
Placed fixed instance BKCL_auto_3 on BKCL_0_184.
Fixed placement takes 0.02 sec.

Phase 2.2 Process placement started.
Placed instance u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/I_GTP_DLL/gopdll(gopDLL) on DLL_7_186, and placed u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0(gopDQS_DDC) on DQSL_6_28.
Placed instance u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/I_GTP_DLL/gopdll(gopDLL) on DLL_7_186, and placed u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0(gopDQS_DDC) on DQSL_6_348.
Placed instance u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/I_GTP_DLL/gopdll(gopDLL) on DLL_7_186, and placed u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0(gopDQS_DDC) on DQSL_6_100.
Placed instance u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/I_GTP_DLL/gopdll(gopDLL) on DLL_7_186, and placed u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0(gopDQS_DDC) on DQSL_6_304.
Placed instance u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/I_GTP_DLL/gopdll(gopDLL) on DLL_7_186, and placed u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0(gopDQS_DDC) on DQSL_6_152.
Placed instance u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/I_GTP_DLL/gopdll(gopDLL) on DLL_7_186, and placed u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0(gopDQS_DDC) on DQSL_6_180.
Placed instance u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/I_GTP_DLL/gopdll(gopDLL) on DLL_7_186, and placed u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/u_ddc_dqs/opit_0(gopDQS_DDC) on DQSL_6_224.
Placed instance u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/I_GTP_DLL/gopdll(gopDLL) on DLL_7_186, and placed u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0(gopDQS_DDC) on DQSL_6_276.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.06 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack -6081.
	5 iterations finished.
	Final slack -3210.
Super clustering done.
Design Utilization : 16%.
2nd GP placement takes 7.47 sec.

Wirelength after global placement is 64683.
Global placement takes 7.55 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
Wirelength after macro cell placement is 77004.
Macro cell placement takes 0.03 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack -6081.
	5 iterations finished.
	Final slack -3210.
Super clustering done.
Design Utilization : 16%.
3rd GP placement takes 6.92 sec.

Wirelength after post global placement is 73354.
Post global placement takes 6.97 sec.

Phase 4 Legalization started.
The average distance in LP is 1.333956.
Wirelength after legalization is 88263.
Legalization takes 0.69 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is -681.
Replication placement takes 0.70 sec.

Wirelength after replication placement is 88263.
Phase 5.2 DP placement started.
Legalized cost -681.000000.
The detailed placement ends at 11th iteration.
DP placement takes 2.64 sec.

Wirelength after detailed placement is 88582.
Timing-driven detailed placement takes 3.36 sec.

Worst slack is 95, TNS after placement is 0.
Placement done.
Total placement takes 31.97 sec.
Finished placement. (CPU time elapsed 0h:00m:31s)

Routing started.
Building routing graph takes 2.06 sec.
Worst slack is 95, TNS before global route is 0.
Processing design graph takes 0.80 sec.
Total memory for routing:
	122.815485 M.
Total nets for routing : 13540.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 1 processed 47 nets, it takes 0.03 sec.
Unrouted nets 143 at the end of iteration 0.
Unrouted nets 102 at the end of iteration 1.
Unrouted nets 79 at the end of iteration 2.
Unrouted nets 63 at the end of iteration 3.
Unrouted nets 44 at the end of iteration 4.
Unrouted nets 33 at the end of iteration 5.
Unrouted nets 28 at the end of iteration 6.
Unrouted nets 20 at the end of iteration 7.
Unrouted nets 12 at the end of iteration 8.
Unrouted nets 10 at the end of iteration 9.
Unrouted nets 11 at the end of iteration 10.
Unrouted nets 8 at the end of iteration 11.
Unrouted nets 9 at the end of iteration 12.
Unrouted nets 6 at the end of iteration 13.
Unrouted nets 6 at the end of iteration 14.
Unrouted nets 8 at the end of iteration 15.
Unrouted nets 8 at the end of iteration 16.
Unrouted nets 6 at the end of iteration 17.
Unrouted nets 5 at the end of iteration 18.
Unrouted nets 5 at the end of iteration 19.
Unrouted nets 1 at the end of iteration 20.
Unrouted nets 1 at the end of iteration 21.
Unrouted nets 1 at the end of iteration 22.
Unrouted nets 1 at the end of iteration 23.
Unrouted nets 0 at the end of iteration 24.
Global Routing step 2 processed 315 nets, it takes 0.77 sec.
Unrouted nets 171 at the end of iteration 0.
Unrouted nets 69 at the end of iteration 1.
Unrouted nets 25 at the end of iteration 2.
Unrouted nets 9 at the end of iteration 3.
Unrouted nets 1 at the end of iteration 4.
Unrouted nets 1 at the end of iteration 5.
Unrouted nets 1 at the end of iteration 6.
Unrouted nets 1 at the end of iteration 7.
Unrouted nets 1 at the end of iteration 8.
Unrouted nets 0 at the end of iteration 9.
Global Routing step 3 processed 416 nets, it takes 1.02 sec.
Global routing takes 1.86 sec.
Total 14782 subnets.
    forward max bucket size 4326 , backward 3683.
        Unrouted nets 9734 at the end of iteration 0.
    route iteration 0, CPU time elapsed 2.500000 sec.
    forward max bucket size 3421 , backward 1711.
        Unrouted nets 7987 at the end of iteration 1.
    route iteration 1, CPU time elapsed 2.281250 sec.
    forward max bucket size 2301 , backward 2625.
        Unrouted nets 6342 at the end of iteration 2.
    route iteration 2, CPU time elapsed 1.234375 sec.
    forward max bucket size 3629 , backward 3592.
        Unrouted nets 5145 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.875000 sec.
    forward max bucket size 399 , backward 306.
        Unrouted nets 4243 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.593750 sec.
    forward max bucket size 272 , backward 262.
        Unrouted nets 3310 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.515625 sec.
    forward max bucket size 251 , backward 240.
        Unrouted nets 2541 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.406250 sec.
    forward max bucket size 200 , backward 181.
        Unrouted nets 1887 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.328125 sec.
    forward max bucket size 171 , backward 279.
        Unrouted nets 1443 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.296875 sec.
    forward max bucket size 211 , backward 118.
        Unrouted nets 1090 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.203125 sec.
    forward max bucket size 156 , backward 124.
        Unrouted nets 867 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.187500 sec.
    forward max bucket size 196 , backward 166.
        Unrouted nets 660 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.140625 sec.
    forward max bucket size 192 , backward 181.
        Unrouted nets 477 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.125000 sec.
    forward max bucket size 194 , backward 151.
        Unrouted nets 329 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.109375 sec.
    forward max bucket size 230 , backward 182.
        Unrouted nets 265 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.109375 sec.
    forward max bucket size 141 , backward 78.
        Unrouted nets 188 at the end of iteration 15.
    route iteration 15, CPU time elapsed 0.078125 sec.
    forward max bucket size 142 , backward 64.
        Unrouted nets 141 at the end of iteration 16.
    route iteration 16, CPU time elapsed 0.062500 sec.
    forward max bucket size 104 , backward 72.
        Unrouted nets 115 at the end of iteration 17.
    route iteration 17, CPU time elapsed 0.046875 sec.
    forward max bucket size 136 , backward 86.
        Unrouted nets 73 at the end of iteration 18.
    route iteration 18, CPU time elapsed 0.046875 sec.
    forward max bucket size 121 , backward 58.
        Unrouted nets 45 at the end of iteration 19.
    route iteration 19, CPU time elapsed 0.046875 sec.
    forward max bucket size 171 , backward 104.
        Unrouted nets 34 at the end of iteration 20.
    route iteration 20, CPU time elapsed 0.046875 sec.
    forward max bucket size 63 , backward 104.
        Unrouted nets 17 at the end of iteration 21.
    route iteration 21, CPU time elapsed 0.031250 sec.
    forward max bucket size 15 , backward 20.
        Unrouted nets 16 at the end of iteration 22.
    route iteration 22, CPU time elapsed 0.046875 sec.
    forward max bucket size 20 , backward 21.
        Unrouted nets 13 at the end of iteration 23.
    route iteration 23, CPU time elapsed 0.046875 sec.
    forward max bucket size 15 , backward 11.
        Unrouted nets 11 at the end of iteration 24.
    route iteration 24, CPU time elapsed 0.046875 sec.
    forward max bucket size 15 , backward 11.
        Unrouted nets 12 at the end of iteration 25.
    route iteration 25, CPU time elapsed 0.046875 sec.
    forward max bucket size 15 , backward 22.
        Unrouted nets 7 at the end of iteration 26.
    route iteration 26, CPU time elapsed 0.031250 sec.
    forward max bucket size 15 , backward 23.
        Unrouted nets 3 at the end of iteration 27.
    route iteration 27, CPU time elapsed 0.046875 sec.
    forward max bucket size 15 , backward 3.
        Unrouted nets 3 at the end of iteration 28.
    route iteration 28, CPU time elapsed 0.046875 sec.
    forward max bucket size 15 , backward 3.
        Unrouted nets 3 at the end of iteration 29.
    route iteration 29, CPU time elapsed 0.031250 sec.
    forward max bucket size 15 , backward 3.
        Unrouted nets 3 at the end of iteration 30.
    route iteration 30, CPU time elapsed 0.031250 sec.
    forward max bucket size 15 , backward 3.
        Unrouted nets 3 at the end of iteration 31.
    route iteration 31, CPU time elapsed 0.031250 sec.
    forward max bucket size 15 , backward 3.
        Unrouted nets 3 at the end of iteration 32.
    route iteration 32, CPU time elapsed 0.046875 sec.
    forward max bucket size 15 , backward 3.
        Unrouted nets 3 at the end of iteration 33.
    route iteration 33, CPU time elapsed 0.046875 sec.
    forward max bucket size 15 , backward 3.
        Unrouted nets 3 at the end of iteration 34.
    route iteration 34, CPU time elapsed 0.031250 sec.
    forward max bucket size 15 , backward 3.
        Unrouted nets 3 at the end of iteration 35.
    route iteration 35, CPU time elapsed 0.031250 sec.
    forward max bucket size 15 , backward 3.
        Unrouted nets 3 at the end of iteration 36.
    route iteration 36, CPU time elapsed 0.046875 sec.
    forward max bucket size 15 , backward 3.
        Unrouted nets 3 at the end of iteration 37.
    route iteration 37, CPU time elapsed 0.031250 sec.
    forward max bucket size 15 , backward 3.
        Unrouted nets 3 at the end of iteration 38.
    route iteration 38, CPU time elapsed 0.031250 sec.
    forward max bucket size 15 , backward 3.
        Unrouted nets 3 at the end of iteration 39.
    route iteration 39, CPU time elapsed 0.031250 sec.
    forward max bucket size 15 , backward 3.
        Unrouted nets 3 at the end of iteration 40.
    route iteration 40, CPU time elapsed 0.031250 sec.
    forward max bucket size 15 , backward 3.
        Unrouted nets 3 at the end of iteration 41.
    route iteration 41, CPU time elapsed 0.031250 sec.
    forward max bucket size 15 , backward 3.
        Unrouted nets 3 at the end of iteration 42.
    route iteration 42, CPU time elapsed 0.031250 sec.
    forward max bucket size 15 , backward 3.
        Unrouted nets 3 at the end of iteration 43.
    route iteration 43, CPU time elapsed 0.046875 sec.
    forward max bucket size 15 , backward 3.
        Unrouted nets 3 at the end of iteration 44.
    route iteration 44, CPU time elapsed 0.031250 sec.
    forward max bucket size 15 , backward 3.
        Unrouted nets 3 at the end of iteration 45.
    route iteration 45, CPU time elapsed 0.031250 sec.
    forward max bucket size 15 , backward 3.
        Unrouted nets 3 at the end of iteration 46.
    route iteration 46, CPU time elapsed 0.046875 sec.
    forward max bucket size 15 , backward 3.
        Unrouted nets 3 at the end of iteration 47.
    route iteration 47, CPU time elapsed 0.031250 sec.
    forward max bucket size 15 , backward 3.
        Unrouted nets 3 at the end of iteration 48.
    route iteration 48, CPU time elapsed 0.031250 sec.
    forward max bucket size 15 , backward 3.
        Unrouted nets 3 at the end of iteration 49.
    route iteration 49, CPU time elapsed 0.031250 sec.
    forward max bucket size 15 , backward 3.
        Unrouted nets 3 at the end of iteration 50.
    route iteration 50, CPU time elapsed 0.031250 sec.
    forward max bucket size 15 , backward 3.
        Unrouted nets 3 at the end of iteration 51.
    route iteration 51, CPU time elapsed 0.046875 sec.
    forward max bucket size 15 , backward 3.
        Unrouted nets 3 at the end of iteration 52.
    route iteration 52, CPU time elapsed 0.031250 sec.
    forward max bucket size 15 , backward 3.
        Unrouted nets 3 at the end of iteration 53.
    route iteration 53, CPU time elapsed 0.031250 sec.
    forward max bucket size 15 , backward 3.
        Unrouted nets 3 at the end of iteration 54.
    route iteration 54, CPU time elapsed 0.046875 sec.
    forward max bucket size 15 , backward 3.
        Unrouted nets 3 at the end of iteration 55.
    route iteration 55, CPU time elapsed 0.046875 sec.
    forward max bucket size 15 , backward 3.
        Unrouted nets 3 at the end of iteration 56.
    route iteration 56, CPU time elapsed 0.031250 sec.
    forward max bucket size 15 , backward 3.
        Unrouted nets 3 at the end of iteration 57.
    route iteration 57, CPU time elapsed 0.031250 sec.
    forward max bucket size 15 , backward 3.
        Unrouted nets 3 at the end of iteration 58.
    route iteration 58, CPU time elapsed 0.046875 sec.
    forward max bucket size 15 , backward 3.
        Unrouted nets 3 at the end of iteration 59.
    route iteration 59, CPU time elapsed 0.046875 sec.
    forward max bucket size 15 , backward 3.
        Unrouted nets 3 at the end of iteration 60.
    route iteration 60, CPU time elapsed 0.046875 sec.
    forward max bucket size 15 , backward 3.
        Unrouted nets 3 at the end of iteration 61.
    route iteration 61, CPU time elapsed 0.031250 sec.
    forward max bucket size 15 , backward 3.
        Unrouted nets 3 at the end of iteration 62.
    route iteration 62, CPU time elapsed 0.046875 sec.
    forward max bucket size 15 , backward 3.
        Unrouted nets 3 at the end of iteration 63.
    route iteration 63, CPU time elapsed 0.031250 sec.
    forward max bucket size 15 , backward 3.
        Unrouted nets 3 at the end of iteration 64.
    route iteration 64, CPU time elapsed 0.031250 sec.
    forward max bucket size 15 , backward 3.
        Unrouted nets 3 at the end of iteration 65.
    route iteration 65, CPU time elapsed 0.031250 sec.
    forward max bucket size 15 , backward 3.
        Unrouted nets 3 at the end of iteration 66.
    route iteration 66, CPU time elapsed 0.046875 sec.
    forward max bucket size 15 , backward 3.
        Unrouted nets 3 at the end of iteration 67.
    route iteration 67, CPU time elapsed 0.046875 sec.
    forward max bucket size 15 , backward 3.
        Unrouted nets 3 at the end of iteration 68.
    route iteration 68, CPU time elapsed 0.031250 sec.
    forward max bucket size 15 , backward 3.
        Unrouted nets 3 at the end of iteration 69.
    route iteration 69, CPU time elapsed 0.046875 sec.
    forward max bucket size 15 , backward 3.
        Unrouted nets 3 at the end of iteration 70.
    route iteration 70, CPU time elapsed 0.046875 sec.
    forward max bucket size 15 , backward 3.
        Unrouted nets 3 at the end of iteration 71.
    route iteration 71, CPU time elapsed 0.046875 sec.
    forward max bucket size 15 , backward 3.
        Unrouted nets 3 at the end of iteration 72.
    route iteration 72, CPU time elapsed 0.031250 sec.
    forward max bucket size 15 , backward 3.
        Unrouted nets 3 at the end of iteration 73.
    route iteration 73, CPU time elapsed 0.046875 sec.
    forward max bucket size 15 , backward 3.
        Unrouted nets 3 at the end of iteration 74.
    route iteration 74, CPU time elapsed 0.031250 sec.
    forward max bucket size 15 , backward 3.
        Unrouted nets 3 at the end of iteration 75.
    route iteration 75, CPU time elapsed 0.046875 sec.
    forward max bucket size 15 , backward 3.
        Unrouted nets 3 at the end of iteration 76.
    route iteration 76, CPU time elapsed 0.031250 sec.
    forward max bucket size 15 , backward 3.
        Unrouted nets 3 at the end of iteration 77.
    route iteration 77, CPU time elapsed 0.031250 sec.
    forward max bucket size 15 , backward 3.
        Unrouted nets 3 at the end of iteration 78.
    route iteration 78, CPU time elapsed 0.031250 sec.
    forward max bucket size 15 , backward 3.
        Unrouted nets 3 at the end of iteration 79.
    route iteration 79, CPU time elapsed 0.062500 sec.
    forward max bucket size 15 , backward 3.
        Unrouted nets 3 at the end of iteration 80.
    route iteration 80, CPU time elapsed 0.062500 sec.
    forward max bucket size 15 , backward 3.
        Unrouted nets 3 at the end of iteration 81.
    route iteration 81, CPU time elapsed 0.046875 sec.
    forward max bucket size 15 , backward 3.
        Unrouted nets 3 at the end of iteration 82.
    route iteration 82, CPU time elapsed 0.031250 sec.
    forward max bucket size 15 , backward 3.
        Unrouted nets 3 at the end of iteration 83.
    route iteration 83, CPU time elapsed 0.031250 sec.
    forward max bucket size 15 , backward 3.
        Unrouted nets 3 at the end of iteration 84.
    route iteration 84, CPU time elapsed 0.046875 sec.
    forward max bucket size 15 , backward 3.
        Unrouted nets 3 at the end of iteration 85.
    route iteration 85, CPU time elapsed 0.031250 sec.
    forward max bucket size 15 , backward 3.
        Unrouted nets 3 at the end of iteration 86.
    route iteration 86, CPU time elapsed 0.046875 sec.
    forward max bucket size 15 , backward 3.
        Unrouted nets 3 at the end of iteration 87.
    route iteration 87, CPU time elapsed 0.046875 sec.
    forward max bucket size 15 , backward 3.
        Unrouted nets 3 at the end of iteration 88.
    route iteration 88, CPU time elapsed 0.046875 sec.
    forward max bucket size 15 , backward 3.
        Unrouted nets 3 at the end of iteration 89.
    route iteration 89, CPU time elapsed 0.046875 sec.
    forward max bucket size 15 , backward 3.
        Unrouted nets 3 at the end of iteration 90.
    route iteration 90, CPU time elapsed 0.031250 sec.
    forward max bucket size 15 , backward 3.
        Unrouted nets 3 at the end of iteration 91.
    route iteration 91, CPU time elapsed 0.031250 sec.
    forward max bucket size 15 , backward 3.
        Unrouted nets 3 at the end of iteration 92.
    route iteration 92, CPU time elapsed 0.046875 sec.
    forward max bucket size 15 , backward 3.
        Unrouted nets 3 at the end of iteration 93.
    route iteration 93, CPU time elapsed 0.046875 sec.
    forward max bucket size 15 , backward 3.
        Unrouted nets 3 at the end of iteration 94.
    route iteration 94, CPU time elapsed 0.046875 sec.
    forward max bucket size 15 , backward 3.
        Unrouted nets 3 at the end of iteration 95.
    route iteration 95, CPU time elapsed 0.031250 sec.
    forward max bucket size 15 , backward 3.
        Unrouted nets 3 at the end of iteration 96.
    route iteration 96, CPU time elapsed 0.046875 sec.
    forward max bucket size 15 , backward 3.
        Unrouted nets 3 at the end of iteration 97.
    route iteration 97, CPU time elapsed 0.046875 sec.
    forward max bucket size 15 , backward 3.
        Unrouted nets 3 at the end of iteration 98.
    route iteration 98, CPU time elapsed 0.046875 sec.
    forward max bucket size 15 , backward 3.
        Unrouted nets 3 at the end of iteration 99.
    route iteration 99, CPU time elapsed 0.031250 sec.
    forward max bucket size 15 , backward 3.
        Unrouted nets 3 at the end of iteration 100.
    route iteration 100, CPU time elapsed 0.046875 sec.
    forward max bucket size 13 , backward 8.
        Unrouted nets 2 at the end of iteration 101.
    route iteration 101, CPU time elapsed 0.046875 sec.
    forward max bucket size 8 , backward 2.
        Unrouted nets 0 at the end of iteration 102.
    route iteration 102, CPU time elapsed 0.046875 sec.
Detailed routing takes 102 iterations
C: Route-2036: The clock path from key_inst/N97/gateop:Z to key_inst/key_4_out[1]/opit_0_inv_L5Q:CLK is routed by SRB.
C: Route-2036: The clock path from key_inst/N94/gateop:Z to key_inst/key_1_out[0]/opit_0_L5Q:CLK is routed by SRB.
C: Route-2036: The clock path from cam_pclk_ibuf/opit_1:OUT to clkbufg_2/gopclkbufg:CLK is routed by SRB.
C: Route-2036: The clock path from u_Camera_2_top/u_sccb_driver/dri_clk/opit_0_inv_L5Q:Q to u_Camera_2_top/u_ov5640_lut/init_done/opit_0_inv_L5Q:CLK is routed by SRB.
C: Route-2036: The clock path from u_Camera_top/u_sccb_driver/dri_clk/opit_0_inv_L5Q:Q to u_Camera_top/u_ov5640_lut/init_done/opit_0_inv:CLK is routed by SRB.
C: Route-2036: The clock path from sys_clk_ibuf/opit_1:OUT to key_inst/delay_cnt[0]/opit_0_inv_L5Q:CLK is routed by SRB.
Detailed routing takes 15.58 sec.
Start fix hold violation.
Build tmp routing results takes 0.11 sec.
Timing analysis takes 1.14 sec.
Hold violation fix iter 0 takes 3.95 sec, total_step_forward 955771.
Incremental timing analysis takes 1.03 sec.
Hold violation fix iter 1 takes 0.81 sec, total_step_forward 244811.
Incremental timing analysis takes 1.00 sec.
Hold violation fix iter 2 takes 0.17 sec, total_step_forward 60440.
Incremental timing analysis takes 1.02 sec.
Hold violation fix iter 3 takes 0.20 sec, total_step_forward 67343.
Incremental timing analysis takes 1.03 sec.
Hold violation fix iter 4 takes 0.20 sec, total_step_forward 70132.
Incremental timing analysis takes 1.02 sec.
Hold violation fix iter 5 takes 0.22 sec, total_step_forward 70153.
Hold Violation Fix in router takes 6 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 12.62 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 1.14 sec.
No timing paths have hold violation.
Hold fix iterated 1 times
Hold violation fix takes 1.80 sec.
Used SRB routing arc is 107995.
Cleanup routing takes 0.02 sec.
Routing done.
Total routing takes 36.62 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of APM               | 8        | 84            | 10                 
| Use of BKCL              | 4        | 4             | 100                
| Use of CLMA              | 1267     | 6450          | 20                 
|   FF                     | 3557     | 38700         | 10                 
|   LUT                    | 4152     | 25800         | 17                 
|   LUT-FF pairs           | 1638     | 25800         | 7                  
| Use of CLMS              | 792      | 4250          | 19                 
|   FF                     | 2120     | 25500         | 9                  
|   LUT                    | 2570     | 17000         | 16                 
|   LUT-FF pairs           | 983      | 17000         | 6                  
|   Distributed RAM        | 73       | 17000         | 1                  
| Use of CRYSTAL           | 0        | 2             | 0                  
| Use of DLL               | 1        | 10            | 10                 
| Use of DQSL              | 8        | 18            | 45                 
| Use of DRM               | 27.5     | 134           | 21                 
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 583      | 6672          | 9                  
| Use of HSST              | 0        | 1             | 0                  
| Use of IO                | 180      | 296           | 61                 
|   IOBD                   | 35       | 64            | 55                 
|   IOBR_LR                | 2        | 7             | 29                 
|   IOBR_TB                | 4        | 8             | 50                 
|   IOBS_LR                | 108      | 161           | 68                 
|   IOBS_TB                | 31       | 56            | 56                 
| Use of IOCKDIV           | 1        | 20            | 5                  
| Use of IOCKDLY           | 0        | 40            | 0                  
| Use of IOCKGATE          | 4        | 20            | 20                 
| Use of IOCKGMUX_TEST     | 0        | 20            | 0                  
| Use of IOL               | 180      | 400           | 45                 
| Use of IPAL              | 0        | 1             | 0                  
| Use of LDO               | 0        | 4             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PCIE              | 0        | 1             | 0                  
| Use of PIOMUX_TEST       | 0        | 10            | 0                  
| Use of PLL               | 2        | 5             | 40                 
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 0        | 24            | 0                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 4             | 0                  
| Use of SCANCHAIN         | 0        | 2             | 0                  
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 6        | 30            | 20                 
| Use of USCMMUX_TEST      | 0        | 30            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:36s)
Design 'video_stitching' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing. (CPU time elapsed 0h:01m:23s)
Action pnr: Real time elapsed is 0h:1m:28s
Action pnr: CPU time elapsed is 0h:1m:25s
Action pnr: Process CPU time elapsed is 0h:1m:25s
Current time: Tue Nov 14 16:21:41 2023
Action pnr: Peak memory pool usage is 1,290 MB
