INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Dec 17 03:35:47 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : jacobi_1d_imper
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.102ns  (required time - arrival time)
  Source:                 buffer33/control/fullReg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.710ns period=5.420ns})
  Destination:            buffer33/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.710ns period=5.420ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.420ns  (clk rise@5.420ns - clk rise@0.000ns)
  Data Path Delay:        5.064ns  (logic 1.176ns (23.224%)  route 3.888ns (76.776%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT3=3 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.903 - 5.420 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2449, unset)         0.508     0.508    buffer33/control/clk
    SLICE_X15Y190        FDRE                                         r  buffer33/control/fullReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y190        FDRE (Prop_fdre_C_Q)         0.216     0.724 r  buffer33/control/fullReg_reg/Q
                         net (fo=172, routed)         0.340     1.064    buffer33/control/fullReg_reg_0
    SLICE_X15Y190        LUT3 (Prop_lut3_I1_O)        0.043     1.107 f  buffer33/control/dataReg[5]_i_1__5/O
                         net (fo=15, routed)          0.408     1.515    buffer33/control/buffer33_outs[3]
    SLICE_X15Y191        LUT6 (Prop_lut6_I0_O)        0.043     1.558 f  buffer33/control/Memory[0][8]_i_4/O
                         net (fo=3, routed)           0.365     1.923    buffer33/control/Memory[0][8]_i_4_n_0
    SLICE_X8Y192         LUT6 (Prop_lut6_I2_O)        0.043     1.966 r  buffer33/control/Memory[0][8]_i_2/O
                         net (fo=11, routed)          0.360     2.325    buffer123/fifo/addi4_result[8]
    SLICE_X7Y194         LUT3 (Prop_lut3_I0_O)        0.043     2.368 r  buffer123/fifo/transmitValue_i_14__5/O
                         net (fo=11, routed)          0.351     2.719    cmpi8/buffer123_outs[8]
    SLICE_X4Y197         LUT6 (Prop_lut6_I4_O)        0.043     2.762 r  cmpi8/transmitValue_i_12/O
                         net (fo=1, routed)           0.000     2.762    cmpi8/transmitValue_i_12_n_0
    SLICE_X4Y197         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     3.019 r  cmpi8/transmitValue_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.019    cmpi8/transmitValue_reg_i_5_n_0
    SLICE_X4Y198         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     3.126 f  cmpi8/transmitValue_reg_i_2/CO[2]
                         net (fo=5, routed)           0.314     3.440    fork41/control/generateBlocks[1].regblock/result[0]
    SLICE_X5Y194         LUT6 (Prop_lut6_I5_O)        0.123     3.563 f  fork41/control/generateBlocks[1].regblock/fullReg_i_3__6/O
                         net (fo=2, routed)           0.092     3.655    fork41/control/generateBlocks[1].regblock/mux90_outs_valid
    SLICE_X5Y194         LUT2 (Prop_lut2_I0_O)        0.043     3.698 f  fork41/control/generateBlocks[1].regblock/fullReg_i_2__6/O
                         net (fo=3, routed)           0.315     4.013    fork40/control/generateBlocks[1].regblock/buffer45_outs_valid
    SLICE_X4Y192         LUT6 (Prop_lut6_I1_O)        0.043     4.056 f  fork40/control/generateBlocks[1].regblock/Memory[0][6]_i_3/O
                         net (fo=5, routed)           0.255     4.312    buffer134/fifo/Full_reg_3
    SLICE_X4Y191         LUT4 (Prop_lut4_I1_O)        0.043     4.355 f  buffer134/fifo/transmitValue_i_3__51/O
                         net (fo=9, routed)           0.337     4.691    fork34/control/generateBlocks[0].regblock/transmitValue_reg_3
    SLICE_X5Y191         LUT6 (Prop_lut6_I2_O)        0.043     4.734 r  fork34/control/generateBlocks[0].regblock/fullReg_i_2__15/O
                         net (fo=3, routed)           0.414     5.148    fork14/control/generateBlocks[3].regblock/transmitValue_reg_8
    SLICE_X13Y190        LUT6 (Prop_lut6_I5_O)        0.043     5.191 f  fork14/control/generateBlocks[3].regblock/dataReg[7]_i_2/O
                         net (fo=1, routed)           0.090     5.281    buffer33/control/dataReg_reg[0]_1
    SLICE_X13Y190        LUT3 (Prop_lut3_I2_O)        0.043     5.324 r  buffer33/control/dataReg[7]_i_1__0/O
                         net (fo=8, routed)           0.248     5.572    buffer33/regEnable
    SLICE_X15Y191        FDRE                                         r  buffer33/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.420     5.420 r  
                                                      0.000     5.420 r  clk (IN)
                         net (fo=2449, unset)         0.483     5.903    buffer33/clk
    SLICE_X15Y191        FDRE                                         r  buffer33/dataReg_reg[0]/C
                         clock pessimism              0.000     5.903    
                         clock uncertainty           -0.035     5.867    
    SLICE_X15Y191        FDRE (Setup_fdre_C_CE)      -0.194     5.673    buffer33/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.673    
                         arrival time                          -5.572    
  -------------------------------------------------------------------
                         slack                                  0.102    




