// Seed: 951057747
module module_0 (
    input tri1 id_0,
    input wor  id_1
);
  supply1 id_3;
  wire id_4;
  wire id_5;
  assign id_3 = 1;
endmodule
module module_1 #(
    parameter id_7 = 32'd71,
    parameter id_8 = 32'd58
) (
    input uwire id_0,
    input supply0 id_1,
    output tri1 id_2
);
  logic [7:0] id_4;
  assign id_2 = id_0;
  id_5(
      .id_0(id_4), .id_1(1), .id_2(id_1), .id_3(1), .id_4("" == 1)
  );
  wire id_6;
  defparam id_7.id_8 = id_4[1 : 1];
  module_0 modCall_1 (
      id_1,
      id_0
  );
  assign modCall_1.id_0 = 0;
endmodule
