// Seed: 1607266689
`timescale 1 ps / 1ps
module module_0 #(
    parameter id_2 = 32'd48
);
  type_7(
      1, 1 - 1, id_1, 1
  );
  logic id_3;
  assign id_2[1] = 1;
  task id_4;
    begin
      id_4 = id_4[1&id_2 : 1];
      id_2 <= id_4;
    end
  endtask
  assign id_4 = 1;
  logic id_5;
  always @(posedge 1) begin
    id_2 <= id_2 ? 1 : 1;
  end
  logic id_6;
  assign id_5 = 1;
endmodule
