CMOS_LATCH
*******************************************************************************
**            MyChip Station LayNet Pro 2017 
**            Copyright(c) 1992-2017 MyCAD, Inc. 
**            TIME = 23:47:31  DATE = 05/31/20 
*******************************************************************************
*'CMOS_LATCH' LAYOUT CELL
*.GLOBAL GND:G CLK D GND:G VDD:P
*.GLOBAL QB GND:G VDD:P Q
M1             5     CLK       Q       Q       PMOS W=2.4U L=0.4U AS=2.64P PS=4.6U AD=2.64P PD=4.6U
M2           VDD       5      QB     VDD       PMOS W=2.4U L=0.4U AS=2.64P PS=4.6U AD=2.64P PD=4.6U
M3           VDD      QB       Q     VDD       PMOS W=2.4U L=0.4U AS=2.64P PS=4.6U AD=2.64P PD=4.6U
*---------------------------------------------------
*	# OF MOSEF PMOS       : 3
*---------------------------------------------------
*
M4             D     CLK       5     GND       NMOS W=1.2U L=0.4U AS=1.32P PS=3.4U AD=1.32P PD=3.4U
M5           GND       5      QB     GND       NMOS W=1.2U L=0.4U AS=1.32P PS=3.4U AD=1.32P PD=3.4U
M6           GND      QB       Q     GND       NMOS W=1.2U L=0.4U AS=1.32P PS=3.4U AD=3.92P PD=10.6U
*---------------------------------------------------
*	# OF MOSEF NMOS       : 3
*---------------------------------------------------
*
