Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Dec  3 23:23:42 2022
| Host         : LAPTOP-N675SMJ5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          187         
TIMING-18  Warning   Missing input or output delay  7           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.773     -427.413                    217                  296        0.231        0.000                      0                  296        4.500        0.000                       0                   248  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -6.773     -427.413                    217                  296        0.231        0.000                      0                  296        4.500        0.000                       0                   248  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          217  Failing Endpoints,  Worst Slack       -6.773ns,  Total Violation     -427.413ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.231ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.773ns  (required time - arrival time)
  Source:                 sense/timer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sense/temp_color_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.722ns  (logic 6.981ns (41.748%)  route 9.741ns (58.252%))
  Logic Levels:           34  (CARRY4=21 LUT2=1 LUT4=1 LUT6=11)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock100_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.630     5.151    sense/clock100_IBUF_BUFG
    SLICE_X4Y14          FDRE                                         r  sense/timer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  sense/timer_reg[10]/Q
                         net (fo=1, routed)           0.539     6.146    sense/timer_reg_n_0_[10]
    SLICE_X4Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.820 r  sense/timer3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.820    sense/timer3_carry__1_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     7.168 f  sense/timer3_carry__2/O[1]
                         net (fo=5, routed)           0.585     7.754    sense/timer3_carry__2_n_6
    SLICE_X5Y12          LUT2 (Prop_lut2_I1_O)        0.303     8.057 r  sense/timer[23]_i_17/O
                         net (fo=2, routed)           1.001     9.057    sense/timer[23]_i_17_n_0
    SLICE_X2Y12          LUT6 (Prop_lut6_I3_O)        0.124     9.181 r  sense/delay[3]_i_3/O
                         net (fo=3, routed)           0.608     9.790    sense/delay[3]_i_3_n_0
    SLICE_X2Y13          LUT6 (Prop_lut6_I4_O)        0.124     9.914 r  sense/delay[3]_i_2/O
                         net (fo=1, routed)           0.000     9.914    sense/delay[3]_i_2_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.427 r  sense/delay_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.427    sense/delay_reg[3]_i_1_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.544 r  sense/delay_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.544    sense/delay_reg[7]_i_1_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.661 r  sense/delay_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.661    sense/delay_reg[10]_i_1_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.778 r  sense/delay_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.778    sense/delay_reg[15]_i_1_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.109 r  sense/delay_reg[19]_i_1/O[3]
                         net (fo=3, routed)           1.009    12.117    sense/delay[19]
    SLICE_X0Y16          LUT6 (Prop_lut6_I3_O)        0.307    12.424 r  sense/timer[23]_i_5/O
                         net (fo=53, routed)          1.036    13.461    sense/timer[23]_i_5_n_0
    SLICE_X5Y15          LUT6 (Prop_lut6_I1_O)        0.124    13.585 r  sense/timer[23]_i_1_comp_11/O
                         net (fo=212, routed)         0.537    14.122    sense/timer[23]_i_1_n_0
    SLICE_X5Y15          LUT4 (Prop_lut4_I1_O)        0.124    14.246 f  sense/temp_S[3]_i_14/O
                         net (fo=3, routed)           0.838    15.084    sense/temp_S[3]_i_14_n_0
    SLICE_X0Y15          LUT6 (Prop_lut6_I4_O)        0.124    15.208 r  sense/temp_S[3]_i_4/O
                         net (fo=4, routed)           0.514    15.722    sense/temp_S[3]_i_4_n_0
    SLICE_X1Y15          LUT6 (Prop_lut6_I5_O)        0.124    15.846 r  sense/greenc[3]_i_6/O
                         net (fo=1, routed)           0.000    15.846    sense/greenc[3]_i_6_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.378 r  sense/greenc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.378    sense/greenc_reg[3]_i_1_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.492 r  sense/greenc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.492    sense/greenc_reg[7]_i_1_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.606 r  sense/greenc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.606    sense/greenc_reg[11]_i_1_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.720 r  sense/greenc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.720    sense/greenc_reg[15]_i_1_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.834 r  sense/greenc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.834    sense/greenc_reg[19]_i_1_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.948 r  sense/greenc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.948    sense/greenc_reg[23]_i_1_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.062 r  sense/greenc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.062    sense/greenc_reg[27]_i_1_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.176 r  sense/greenc_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.176    sense/greenc_reg[31]_i_1_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.290 r  sense/greenc_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.290    sense/greenc_reg[35]_i_1_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.404 r  sense/greenc_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.009    17.413    sense/greenc_reg[39]_i_1_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.527 r  sense/greenc_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.527    sense/greenc_reg[43]_i_1_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.641 r  sense/greenc_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.641    sense/greenc_reg[47]_i_1_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.755 r  sense/greenc_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.755    sense/greenc_reg[51]_i_1_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    18.011 r  sense/greenc_reg[55]_i_1/O[2]
                         net (fo=10, routed)          1.331    19.342    sense/greenc[54]
    SLICE_X6Y27          LUT6 (Prop_lut6_I5_O)        0.302    19.644 r  sense/temp_color[0]_i_20/O
                         net (fo=1, routed)           0.429    20.072    sense/temp_color[0]_i_20_n_0
    SLICE_X6Y28          LUT6 (Prop_lut6_I0_O)        0.124    20.196 r  sense/temp_color[0]_i_9/O
                         net (fo=1, routed)           0.282    20.478    sense/temp_color[0]_i_9_n_0
    SLICE_X6Y28          LUT6 (Prop_lut6_I4_O)        0.124    20.602 f  sense/temp_color[0]_i_3/O
                         net (fo=2, routed)           0.578    21.180    sense/temp_color[0]_i_3_n_0
    SLICE_X4Y28          LUT6 (Prop_lut6_I3_O)        0.124    21.304 f  sense/temp_color[3]_i_6_comp/O
                         net (fo=3, routed)           0.445    21.749    sense/temp_color[3]_i_6_n_0
    SLICE_X7Y27          LUT6 (Prop_lut6_I2_O)        0.124    21.873 r  sense/temp_color[3]_i_2/O
                         net (fo=1, routed)           0.000    21.873    sense/temp_color[3]
    SLICE_X7Y27          FDRE                                         r  sense/temp_color_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock100 (IN)
                         net (fo=0)                   0.000    10.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock100_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.503    14.844    sense/clock100_IBUF_BUFG
    SLICE_X7Y27          FDRE                                         r  sense/temp_color_reg[3]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X7Y27          FDRE (Setup_fdre_C_D)        0.031    15.100    sense/temp_color_reg[3]
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                         -21.873    
  -------------------------------------------------------------------
                         slack                                 -6.773    

Slack (VIOLATED) :        -6.706ns  (required time - arrival time)
  Source:                 sense/timer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sense/temp_color_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.655ns  (logic 7.527ns (45.193%)  route 9.128ns (54.807%))
  Logic Levels:           33  (CARRY4=22 LUT2=2 LUT3=1 LUT4=2 LUT6=6)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock100_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.630     5.151    sense/clock100_IBUF_BUFG
    SLICE_X4Y14          FDRE                                         r  sense/timer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  sense/timer_reg[10]/Q
                         net (fo=1, routed)           0.539     6.146    sense/timer_reg_n_0_[10]
    SLICE_X4Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.820 r  sense/timer3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.820    sense/timer3_carry__1_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     7.168 f  sense/timer3_carry__2/O[1]
                         net (fo=5, routed)           0.585     7.754    sense/timer3_carry__2_n_6
    SLICE_X5Y12          LUT2 (Prop_lut2_I1_O)        0.303     8.057 r  sense/timer[23]_i_17/O
                         net (fo=2, routed)           1.001     9.057    sense/timer[23]_i_17_n_0
    SLICE_X2Y12          LUT6 (Prop_lut6_I3_O)        0.124     9.181 r  sense/delay[3]_i_3/O
                         net (fo=3, routed)           0.608     9.790    sense/delay[3]_i_3_n_0
    SLICE_X2Y13          LUT6 (Prop_lut6_I4_O)        0.124     9.914 r  sense/delay[3]_i_2/O
                         net (fo=1, routed)           0.000     9.914    sense/delay[3]_i_2_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.427 r  sense/delay_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.427    sense/delay_reg[3]_i_1_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.544 r  sense/delay_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.544    sense/delay_reg[7]_i_1_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.661 r  sense/delay_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.661    sense/delay_reg[10]_i_1_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.778 r  sense/delay_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.778    sense/delay_reg[15]_i_1_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.109 r  sense/delay_reg[19]_i_1/O[3]
                         net (fo=3, routed)           1.009    12.117    sense/delay[19]
    SLICE_X0Y16          LUT6 (Prop_lut6_I3_O)        0.307    12.424 r  sense/timer[23]_i_5/O
                         net (fo=53, routed)          1.036    13.461    sense/timer[23]_i_5_n_0
    SLICE_X5Y15          LUT6 (Prop_lut6_I1_O)        0.124    13.585 r  sense/timer[23]_i_1_comp_11/O
                         net (fo=212, routed)         0.537    14.122    sense/timer[23]_i_1_n_0
    SLICE_X5Y15          LUT4 (Prop_lut4_I1_O)        0.124    14.246 f  sense/temp_S[3]_i_14/O
                         net (fo=3, routed)           0.892    15.138    sense/temp_S[3]_i_14_n_0
    SLICE_X1Y14          LUT6 (Prop_lut6_I5_O)        0.124    15.262 r  sense/temp_S[3]_i_3/O
                         net (fo=2, routed)           0.457    15.719    sense/p_2_out
    SLICE_X0Y17          LUT3 (Prop_lut3_I2_O)        0.124    15.843 r  sense/redc[3]_i_6/O
                         net (fo=1, routed)           0.000    15.843    sense/redc[3]_i_6_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.375 r  sense/redc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.375    sense/redc_reg[3]_i_1_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.489 r  sense/redc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.489    sense/redc_reg[7]_i_1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.603 r  sense/redc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.603    sense/redc_reg[11]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.717 r  sense/redc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.717    sense/redc_reg[15]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.831 r  sense/redc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.831    sense/redc_reg[19]_i_1_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.945 r  sense/redc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.945    sense/redc_reg[23]_i_1_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.059 r  sense/redc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.059    sense/redc_reg[27]_i_1_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.173 r  sense/redc_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.009    17.182    sense/redc_reg[31]_i_1_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.296 r  sense/redc_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.296    sense/redc_reg[35]_i_1_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.410 r  sense/redc_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.410    sense/redc_reg[39]_i_1_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.524 r  sense/redc_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.524    sense/redc_reg[43]_i_1_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    17.872 r  sense/redc_reg[47]_i_1/O[1]
                         net (fo=10, routed)          1.253    19.125    sense/redc[45]
    SLICE_X4Y24          LUT4 (Prop_lut4_I2_O)        0.303    19.428 r  sense/i__carry__4_i_6__1/O
                         net (fo=1, routed)           0.000    19.428    sense/i__carry__4_i_6__1_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.826 r  sense/temp_color3_inferred__4/i__carry__4/CO[3]
                         net (fo=1, routed)           0.009    19.835    sense/temp_color3_inferred__4/i__carry__4_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.949 r  sense/temp_color3_inferred__4/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    19.949    sense/temp_color3_inferred__4/i__carry__5_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.177 f  sense/temp_color3_inferred__4/i__carry__6/CO[2]
                         net (fo=3, routed)           0.761    20.938    sense/temp_color317_in
    SLICE_X7Y27          LUT2 (Prop_lut2_I1_O)        0.313    21.251 r  sense/temp_color[3]_i_7/O
                         net (fo=2, routed)           0.432    21.682    sense/temp_color[3]_i_7_n_0
    SLICE_X4Y27          LUT6 (Prop_lut6_I3_O)        0.124    21.806 r  sense/temp_color[1]_i_1/O
                         net (fo=1, routed)           0.000    21.806    sense/temp_color[1]
    SLICE_X4Y27          FDRE                                         r  sense/temp_color_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock100 (IN)
                         net (fo=0)                   0.000    10.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock100_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.503    14.844    sense/clock100_IBUF_BUFG
    SLICE_X4Y27          FDRE                                         r  sense/temp_color_reg[1]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X4Y27          FDRE (Setup_fdre_C_D)        0.032    15.101    sense/temp_color_reg[1]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                         -21.806    
  -------------------------------------------------------------------
                         slack                                 -6.706    

Slack (VIOLATED) :        -6.611ns  (required time - arrival time)
  Source:                 sense/timer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sense/temp_color_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.608ns  (logic 6.981ns (42.034%)  route 9.627ns (57.966%))
  Logic Levels:           34  (CARRY4=21 LUT2=1 LUT4=1 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock100_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.630     5.151    sense/clock100_IBUF_BUFG
    SLICE_X4Y14          FDRE                                         r  sense/timer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  sense/timer_reg[10]/Q
                         net (fo=1, routed)           0.539     6.146    sense/timer_reg_n_0_[10]
    SLICE_X4Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.820 r  sense/timer3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.820    sense/timer3_carry__1_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     7.168 f  sense/timer3_carry__2/O[1]
                         net (fo=5, routed)           0.585     7.754    sense/timer3_carry__2_n_6
    SLICE_X5Y12          LUT2 (Prop_lut2_I1_O)        0.303     8.057 r  sense/timer[23]_i_17/O
                         net (fo=2, routed)           1.001     9.057    sense/timer[23]_i_17_n_0
    SLICE_X2Y12          LUT6 (Prop_lut6_I3_O)        0.124     9.181 r  sense/delay[3]_i_3/O
                         net (fo=3, routed)           0.608     9.790    sense/delay[3]_i_3_n_0
    SLICE_X2Y13          LUT6 (Prop_lut6_I4_O)        0.124     9.914 r  sense/delay[3]_i_2/O
                         net (fo=1, routed)           0.000     9.914    sense/delay[3]_i_2_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.427 r  sense/delay_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.427    sense/delay_reg[3]_i_1_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.544 r  sense/delay_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.544    sense/delay_reg[7]_i_1_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.661 r  sense/delay_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.661    sense/delay_reg[10]_i_1_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.778 r  sense/delay_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.778    sense/delay_reg[15]_i_1_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.109 r  sense/delay_reg[19]_i_1/O[3]
                         net (fo=3, routed)           1.009    12.117    sense/delay[19]
    SLICE_X0Y16          LUT6 (Prop_lut6_I3_O)        0.307    12.424 r  sense/timer[23]_i_5/O
                         net (fo=53, routed)          1.036    13.461    sense/timer[23]_i_5_n_0
    SLICE_X5Y15          LUT6 (Prop_lut6_I1_O)        0.124    13.585 r  sense/timer[23]_i_1_comp_11/O
                         net (fo=212, routed)         0.537    14.122    sense/timer[23]_i_1_n_0
    SLICE_X5Y15          LUT4 (Prop_lut4_I1_O)        0.124    14.246 f  sense/temp_S[3]_i_14/O
                         net (fo=3, routed)           0.838    15.084    sense/temp_S[3]_i_14_n_0
    SLICE_X0Y15          LUT6 (Prop_lut6_I4_O)        0.124    15.208 r  sense/temp_S[3]_i_4/O
                         net (fo=4, routed)           0.514    15.722    sense/temp_S[3]_i_4_n_0
    SLICE_X1Y15          LUT6 (Prop_lut6_I5_O)        0.124    15.846 r  sense/greenc[3]_i_6/O
                         net (fo=1, routed)           0.000    15.846    sense/greenc[3]_i_6_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.378 r  sense/greenc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.378    sense/greenc_reg[3]_i_1_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.492 r  sense/greenc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.492    sense/greenc_reg[7]_i_1_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.606 r  sense/greenc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.606    sense/greenc_reg[11]_i_1_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.720 r  sense/greenc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.720    sense/greenc_reg[15]_i_1_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.834 r  sense/greenc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.834    sense/greenc_reg[19]_i_1_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.948 r  sense/greenc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.948    sense/greenc_reg[23]_i_1_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.062 r  sense/greenc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.062    sense/greenc_reg[27]_i_1_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.176 r  sense/greenc_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.176    sense/greenc_reg[31]_i_1_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.290 r  sense/greenc_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.290    sense/greenc_reg[35]_i_1_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.404 r  sense/greenc_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.009    17.413    sense/greenc_reg[39]_i_1_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.527 r  sense/greenc_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.527    sense/greenc_reg[43]_i_1_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.641 r  sense/greenc_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.641    sense/greenc_reg[47]_i_1_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.755 r  sense/greenc_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.755    sense/greenc_reg[51]_i_1_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    18.011 f  sense/greenc_reg[55]_i_1/O[2]
                         net (fo=10, routed)          1.331    19.342    sense/greenc[54]
    SLICE_X6Y27          LUT6 (Prop_lut6_I5_O)        0.302    19.644 f  sense/temp_color[0]_i_20/O
                         net (fo=1, routed)           0.429    20.072    sense/temp_color[0]_i_20_n_0
    SLICE_X6Y28          LUT6 (Prop_lut6_I0_O)        0.124    20.196 f  sense/temp_color[0]_i_9/O
                         net (fo=1, routed)           0.282    20.478    sense/temp_color[0]_i_9_n_0
    SLICE_X6Y28          LUT6 (Prop_lut6_I4_O)        0.124    20.602 r  sense/temp_color[0]_i_3/O
                         net (fo=2, routed)           0.578    21.180    sense/temp_color[0]_i_3_n_0
    SLICE_X4Y28          LUT6 (Prop_lut6_I3_O)        0.124    21.304 r  sense/temp_color[3]_i_6_comp/O
                         net (fo=3, routed)           0.331    21.635    sense/temp_color[3]_i_6_n_0
    SLICE_X6Y27          LUT5 (Prop_lut5_I0_O)        0.124    21.759 r  sense/temp_color[2]_i_1/O
                         net (fo=1, routed)           0.000    21.759    sense/temp_color[2]
    SLICE_X6Y27          FDRE                                         r  sense/temp_color_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock100 (IN)
                         net (fo=0)                   0.000    10.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock100_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.503    14.844    sense/clock100_IBUF_BUFG
    SLICE_X6Y27          FDRE                                         r  sense/temp_color_reg[2]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X6Y27          FDRE (Setup_fdre_C_D)        0.079    15.148    sense/temp_color_reg[2]
  -------------------------------------------------------------------
                         required time                         15.148    
                         arrival time                         -21.759    
  -------------------------------------------------------------------
                         slack                                 -6.611    

Slack (VIOLATED) :        -6.406ns  (required time - arrival time)
  Source:                 sense/timer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sense/temp_color_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.356ns  (logic 6.934ns (42.394%)  route 9.422ns (57.606%))
  Logic Levels:           33  (CARRY4=21 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock100_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.630     5.151    sense/clock100_IBUF_BUFG
    SLICE_X4Y14          FDRE                                         r  sense/timer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  sense/timer_reg[10]/Q
                         net (fo=1, routed)           0.539     6.146    sense/timer_reg_n_0_[10]
    SLICE_X4Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.820 r  sense/timer3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.820    sense/timer3_carry__1_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     7.168 f  sense/timer3_carry__2/O[1]
                         net (fo=5, routed)           0.585     7.754    sense/timer3_carry__2_n_6
    SLICE_X5Y12          LUT2 (Prop_lut2_I1_O)        0.303     8.057 r  sense/timer[23]_i_17/O
                         net (fo=2, routed)           1.001     9.057    sense/timer[23]_i_17_n_0
    SLICE_X2Y12          LUT6 (Prop_lut6_I3_O)        0.124     9.181 r  sense/delay[3]_i_3/O
                         net (fo=3, routed)           0.608     9.790    sense/delay[3]_i_3_n_0
    SLICE_X2Y13          LUT6 (Prop_lut6_I4_O)        0.124     9.914 r  sense/delay[3]_i_2/O
                         net (fo=1, routed)           0.000     9.914    sense/delay[3]_i_2_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.427 r  sense/delay_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.427    sense/delay_reg[3]_i_1_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.544 r  sense/delay_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.544    sense/delay_reg[7]_i_1_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.661 r  sense/delay_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.661    sense/delay_reg[10]_i_1_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.778 r  sense/delay_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.778    sense/delay_reg[15]_i_1_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.109 r  sense/delay_reg[19]_i_1/O[3]
                         net (fo=3, routed)           1.009    12.117    sense/delay[19]
    SLICE_X0Y16          LUT6 (Prop_lut6_I3_O)        0.307    12.424 r  sense/timer[23]_i_5/O
                         net (fo=53, routed)          1.036    13.461    sense/timer[23]_i_5_n_0
    SLICE_X5Y15          LUT6 (Prop_lut6_I1_O)        0.124    13.585 r  sense/timer[23]_i_1_comp_11/O
                         net (fo=212, routed)         0.537    14.122    sense/timer[23]_i_1_n_0
    SLICE_X5Y15          LUT4 (Prop_lut4_I1_O)        0.124    14.246 f  sense/temp_S[3]_i_14/O
                         net (fo=3, routed)           0.892    15.138    sense/temp_S[3]_i_14_n_0
    SLICE_X1Y14          LUT6 (Prop_lut6_I5_O)        0.124    15.262 r  sense/temp_S[3]_i_3/O
                         net (fo=2, routed)           0.457    15.719    sense/p_2_out
    SLICE_X0Y17          LUT3 (Prop_lut3_I2_O)        0.124    15.843 r  sense/redc[3]_i_6/O
                         net (fo=1, routed)           0.000    15.843    sense/redc[3]_i_6_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.375 r  sense/redc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.375    sense/redc_reg[3]_i_1_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.489 r  sense/redc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.489    sense/redc_reg[7]_i_1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.603 r  sense/redc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.603    sense/redc_reg[11]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.717 r  sense/redc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.717    sense/redc_reg[15]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.831 r  sense/redc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.831    sense/redc_reg[19]_i_1_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.945 r  sense/redc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.945    sense/redc_reg[23]_i_1_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.059 r  sense/redc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.059    sense/redc_reg[27]_i_1_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.173 r  sense/redc_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.009    17.182    sense/redc_reg[31]_i_1_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.296 r  sense/redc_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.296    sense/redc_reg[35]_i_1_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.410 r  sense/redc_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.410    sense/redc_reg[39]_i_1_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.524 r  sense/redc_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.524    sense/redc_reg[43]_i_1_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.638 r  sense/redc_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.638    sense/redc_reg[47]_i_1_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.752 r  sense/redc_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.752    sense/redc_reg[51]_i_1_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    18.081 f  sense/redc_reg[55]_i_1/O[3]
                         net (fo=10, routed)          1.134    19.215    sense/redc[55]
    SLICE_X7Y28          LUT6 (Prop_lut6_I4_O)        0.306    19.521 f  sense/temp_color[0]_i_15/O
                         net (fo=1, routed)           0.590    20.112    sense/temp_color[0]_i_15_n_0
    SLICE_X6Y27          LUT6 (Prop_lut6_I0_O)        0.124    20.236 f  sense/temp_color[0]_i_6/O
                         net (fo=2, routed)           0.438    20.674    sense/temp_color[0]_i_6_n_0
    SLICE_X6Y28          LUT6 (Prop_lut6_I4_O)        0.124    20.798 r  sense/temp_color[0]_i_2/O
                         net (fo=1, routed)           0.586    21.383    sense/temp_color[0]_i_2_n_0
    SLICE_X7Y29          LUT5 (Prop_lut5_I0_O)        0.124    21.507 r  sense/temp_color[0]_i_1/O
                         net (fo=1, routed)           0.000    21.507    sense/temp_color[0]_i_1_n_0
    SLICE_X7Y29          FDRE                                         r  sense/temp_color_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock100 (IN)
                         net (fo=0)                   0.000    10.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock100_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.506    14.847    sense/clock100_IBUF_BUFG
    SLICE_X7Y29          FDRE                                         r  sense/temp_color_reg[0]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X7Y29          FDRE (Setup_fdre_C_D)        0.029    15.101    sense/temp_color_reg[0]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                         -21.507    
  -------------------------------------------------------------------
                         slack                                 -6.406    

Slack (VIOLATED) :        -3.093ns  (required time - arrival time)
  Source:                 sense/timer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sense/greenc_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.066ns  (logic 6.390ns (48.904%)  route 6.676ns (51.096%))
  Logic Levels:           31  (CARRY4=23 LUT2=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock100_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.630     5.151    sense/clock100_IBUF_BUFG
    SLICE_X4Y14          FDRE                                         r  sense/timer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  sense/timer_reg[10]/Q
                         net (fo=1, routed)           0.539     6.146    sense/timer_reg_n_0_[10]
    SLICE_X4Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.820 r  sense/timer3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.820    sense/timer3_carry__1_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     7.168 f  sense/timer3_carry__2/O[1]
                         net (fo=5, routed)           0.585     7.754    sense/timer3_carry__2_n_6
    SLICE_X5Y12          LUT2 (Prop_lut2_I1_O)        0.303     8.057 r  sense/timer[23]_i_17/O
                         net (fo=2, routed)           1.001     9.057    sense/timer[23]_i_17_n_0
    SLICE_X2Y12          LUT6 (Prop_lut6_I3_O)        0.124     9.181 r  sense/delay[3]_i_3/O
                         net (fo=3, routed)           0.608     9.790    sense/delay[3]_i_3_n_0
    SLICE_X2Y13          LUT6 (Prop_lut6_I4_O)        0.124     9.914 r  sense/delay[3]_i_2/O
                         net (fo=1, routed)           0.000     9.914    sense/delay[3]_i_2_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.427 r  sense/delay_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.427    sense/delay_reg[3]_i_1_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.544 r  sense/delay_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.544    sense/delay_reg[7]_i_1_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.661 r  sense/delay_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.661    sense/delay_reg[10]_i_1_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.778 r  sense/delay_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.778    sense/delay_reg[15]_i_1_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.109 r  sense/delay_reg[19]_i_1/O[3]
                         net (fo=3, routed)           1.009    12.117    sense/delay[19]
    SLICE_X0Y16          LUT6 (Prop_lut6_I3_O)        0.307    12.424 r  sense/timer[23]_i_5/O
                         net (fo=53, routed)          1.036    13.461    sense/timer[23]_i_5_n_0
    SLICE_X5Y15          LUT6 (Prop_lut6_I1_O)        0.124    13.585 r  sense/timer[23]_i_1_comp_11/O
                         net (fo=212, routed)         0.537    14.122    sense/timer[23]_i_1_n_0
    SLICE_X5Y15          LUT4 (Prop_lut4_I1_O)        0.124    14.246 f  sense/temp_S[3]_i_14/O
                         net (fo=3, routed)           0.838    15.084    sense/temp_S[3]_i_14_n_0
    SLICE_X0Y15          LUT6 (Prop_lut6_I4_O)        0.124    15.208 r  sense/temp_S[3]_i_4/O
                         net (fo=4, routed)           0.514    15.722    sense/temp_S[3]_i_4_n_0
    SLICE_X1Y15          LUT6 (Prop_lut6_I5_O)        0.124    15.846 r  sense/greenc[3]_i_6/O
                         net (fo=1, routed)           0.000    15.846    sense/greenc[3]_i_6_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.378 r  sense/greenc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.378    sense/greenc_reg[3]_i_1_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.492 r  sense/greenc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.492    sense/greenc_reg[7]_i_1_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.606 r  sense/greenc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.606    sense/greenc_reg[11]_i_1_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.720 r  sense/greenc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.720    sense/greenc_reg[15]_i_1_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.834 r  sense/greenc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.834    sense/greenc_reg[19]_i_1_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.948 r  sense/greenc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.948    sense/greenc_reg[23]_i_1_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.062 r  sense/greenc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.062    sense/greenc_reg[27]_i_1_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.176 r  sense/greenc_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.176    sense/greenc_reg[31]_i_1_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.290 r  sense/greenc_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.290    sense/greenc_reg[35]_i_1_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.404 r  sense/greenc_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.009    17.413    sense/greenc_reg[39]_i_1_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.527 r  sense/greenc_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.527    sense/greenc_reg[43]_i_1_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.641 r  sense/greenc_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.641    sense/greenc_reg[47]_i_1_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.755 r  sense/greenc_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.755    sense/greenc_reg[51]_i_1_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.869 r  sense/greenc_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.869    sense/greenc_reg[55]_i_1_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.983 r  sense/greenc_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.983    sense/greenc_reg[59]_i_1_n_0
    SLICE_X1Y30          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    18.218 r  sense/greenc_reg[60]_i_1/O[0]
                         net (fo=10, routed)          0.000    18.218    sense/greenc[60]
    SLICE_X1Y30          FDRE                                         r  sense/greenc_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock100 (IN)
                         net (fo=0)                   0.000    10.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock100_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.508    14.849    sense/clock100_IBUF_BUFG
    SLICE_X1Y30          FDRE                                         r  sense/greenc_reg[60]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X1Y30          FDRE (Setup_fdre_C_D)        0.051    15.125    sense/greenc_reg[60]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                         -18.218    
  -------------------------------------------------------------------
                         slack                                 -3.093    

Slack (VIOLATED) :        -3.092ns  (required time - arrival time)
  Source:                 sense/timer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sense/greenc_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.065ns  (logic 6.389ns (48.900%)  route 6.676ns (51.100%))
  Logic Levels:           30  (CARRY4=22 LUT2=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock100_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.630     5.151    sense/clock100_IBUF_BUFG
    SLICE_X4Y14          FDRE                                         r  sense/timer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  sense/timer_reg[10]/Q
                         net (fo=1, routed)           0.539     6.146    sense/timer_reg_n_0_[10]
    SLICE_X4Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.820 r  sense/timer3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.820    sense/timer3_carry__1_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     7.168 f  sense/timer3_carry__2/O[1]
                         net (fo=5, routed)           0.585     7.754    sense/timer3_carry__2_n_6
    SLICE_X5Y12          LUT2 (Prop_lut2_I1_O)        0.303     8.057 r  sense/timer[23]_i_17/O
                         net (fo=2, routed)           1.001     9.057    sense/timer[23]_i_17_n_0
    SLICE_X2Y12          LUT6 (Prop_lut6_I3_O)        0.124     9.181 r  sense/delay[3]_i_3/O
                         net (fo=3, routed)           0.608     9.790    sense/delay[3]_i_3_n_0
    SLICE_X2Y13          LUT6 (Prop_lut6_I4_O)        0.124     9.914 r  sense/delay[3]_i_2/O
                         net (fo=1, routed)           0.000     9.914    sense/delay[3]_i_2_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.427 r  sense/delay_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.427    sense/delay_reg[3]_i_1_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.544 r  sense/delay_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.544    sense/delay_reg[7]_i_1_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.661 r  sense/delay_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.661    sense/delay_reg[10]_i_1_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.778 r  sense/delay_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.778    sense/delay_reg[15]_i_1_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.109 r  sense/delay_reg[19]_i_1/O[3]
                         net (fo=3, routed)           1.009    12.117    sense/delay[19]
    SLICE_X0Y16          LUT6 (Prop_lut6_I3_O)        0.307    12.424 r  sense/timer[23]_i_5/O
                         net (fo=53, routed)          1.036    13.461    sense/timer[23]_i_5_n_0
    SLICE_X5Y15          LUT6 (Prop_lut6_I1_O)        0.124    13.585 r  sense/timer[23]_i_1_comp_11/O
                         net (fo=212, routed)         0.537    14.122    sense/timer[23]_i_1_n_0
    SLICE_X5Y15          LUT4 (Prop_lut4_I1_O)        0.124    14.246 f  sense/temp_S[3]_i_14/O
                         net (fo=3, routed)           0.838    15.084    sense/temp_S[3]_i_14_n_0
    SLICE_X0Y15          LUT6 (Prop_lut6_I4_O)        0.124    15.208 r  sense/temp_S[3]_i_4/O
                         net (fo=4, routed)           0.514    15.722    sense/temp_S[3]_i_4_n_0
    SLICE_X1Y15          LUT6 (Prop_lut6_I5_O)        0.124    15.846 r  sense/greenc[3]_i_6/O
                         net (fo=1, routed)           0.000    15.846    sense/greenc[3]_i_6_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.378 r  sense/greenc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.378    sense/greenc_reg[3]_i_1_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.492 r  sense/greenc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.492    sense/greenc_reg[7]_i_1_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.606 r  sense/greenc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.606    sense/greenc_reg[11]_i_1_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.720 r  sense/greenc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.720    sense/greenc_reg[15]_i_1_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.834 r  sense/greenc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.834    sense/greenc_reg[19]_i_1_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.948 r  sense/greenc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.948    sense/greenc_reg[23]_i_1_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.062 r  sense/greenc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.062    sense/greenc_reg[27]_i_1_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.176 r  sense/greenc_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.176    sense/greenc_reg[31]_i_1_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.290 r  sense/greenc_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.290    sense/greenc_reg[35]_i_1_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.404 r  sense/greenc_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.009    17.413    sense/greenc_reg[39]_i_1_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.527 r  sense/greenc_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.527    sense/greenc_reg[43]_i_1_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.641 r  sense/greenc_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.641    sense/greenc_reg[47]_i_1_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.755 r  sense/greenc_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.755    sense/greenc_reg[51]_i_1_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.869 r  sense/greenc_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.869    sense/greenc_reg[55]_i_1_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    18.217 r  sense/greenc_reg[59]_i_1/O[1]
                         net (fo=10, routed)          0.000    18.217    sense/greenc[57]
    SLICE_X1Y29          FDRE                                         r  sense/greenc_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock100 (IN)
                         net (fo=0)                   0.000    10.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock100_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.508    14.849    sense/clock100_IBUF_BUFG
    SLICE_X1Y29          FDRE                                         r  sense/greenc_reg[57]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X1Y29          FDRE (Setup_fdre_C_D)        0.051    15.125    sense/greenc_reg[57]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                         -18.217    
  -------------------------------------------------------------------
                         slack                                 -3.092    

Slack (VIOLATED) :        -3.088ns  (required time - arrival time)
  Source:                 sense/timer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sense/redc_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.063ns  (logic 6.389ns (48.910%)  route 6.674ns (51.090%))
  Logic Levels:           30  (CARRY4=22 LUT2=1 LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock100_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.630     5.151    sense/clock100_IBUF_BUFG
    SLICE_X4Y14          FDRE                                         r  sense/timer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  sense/timer_reg[10]/Q
                         net (fo=1, routed)           0.539     6.146    sense/timer_reg_n_0_[10]
    SLICE_X4Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.820 r  sense/timer3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.820    sense/timer3_carry__1_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     7.168 f  sense/timer3_carry__2/O[1]
                         net (fo=5, routed)           0.585     7.754    sense/timer3_carry__2_n_6
    SLICE_X5Y12          LUT2 (Prop_lut2_I1_O)        0.303     8.057 r  sense/timer[23]_i_17/O
                         net (fo=2, routed)           1.001     9.057    sense/timer[23]_i_17_n_0
    SLICE_X2Y12          LUT6 (Prop_lut6_I3_O)        0.124     9.181 r  sense/delay[3]_i_3/O
                         net (fo=3, routed)           0.608     9.790    sense/delay[3]_i_3_n_0
    SLICE_X2Y13          LUT6 (Prop_lut6_I4_O)        0.124     9.914 r  sense/delay[3]_i_2/O
                         net (fo=1, routed)           0.000     9.914    sense/delay[3]_i_2_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.427 r  sense/delay_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.427    sense/delay_reg[3]_i_1_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.544 r  sense/delay_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.544    sense/delay_reg[7]_i_1_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.661 r  sense/delay_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.661    sense/delay_reg[10]_i_1_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.778 r  sense/delay_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.778    sense/delay_reg[15]_i_1_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.109 r  sense/delay_reg[19]_i_1/O[3]
                         net (fo=3, routed)           1.009    12.117    sense/delay[19]
    SLICE_X0Y16          LUT6 (Prop_lut6_I3_O)        0.307    12.424 r  sense/timer[23]_i_5/O
                         net (fo=53, routed)          1.036    13.461    sense/timer[23]_i_5_n_0
    SLICE_X5Y15          LUT6 (Prop_lut6_I1_O)        0.124    13.585 r  sense/timer[23]_i_1_comp_11/O
                         net (fo=212, routed)         0.537    14.122    sense/timer[23]_i_1_n_0
    SLICE_X5Y15          LUT4 (Prop_lut4_I1_O)        0.124    14.246 f  sense/temp_S[3]_i_14/O
                         net (fo=3, routed)           0.892    15.138    sense/temp_S[3]_i_14_n_0
    SLICE_X1Y14          LUT6 (Prop_lut6_I5_O)        0.124    15.262 r  sense/temp_S[3]_i_3/O
                         net (fo=2, routed)           0.457    15.719    sense/p_2_out
    SLICE_X0Y17          LUT3 (Prop_lut3_I2_O)        0.124    15.843 r  sense/redc[3]_i_6/O
                         net (fo=1, routed)           0.000    15.843    sense/redc[3]_i_6_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.375 r  sense/redc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.375    sense/redc_reg[3]_i_1_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.489 r  sense/redc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.489    sense/redc_reg[7]_i_1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.603 r  sense/redc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.603    sense/redc_reg[11]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.717 r  sense/redc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.717    sense/redc_reg[15]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.831 r  sense/redc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.831    sense/redc_reg[19]_i_1_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.945 r  sense/redc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.945    sense/redc_reg[23]_i_1_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.059 r  sense/redc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.059    sense/redc_reg[27]_i_1_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.173 r  sense/redc_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.009    17.182    sense/redc_reg[31]_i_1_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.296 r  sense/redc_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.296    sense/redc_reg[35]_i_1_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.410 r  sense/redc_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.410    sense/redc_reg[39]_i_1_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.524 r  sense/redc_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.524    sense/redc_reg[43]_i_1_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.638 r  sense/redc_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.638    sense/redc_reg[47]_i_1_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.752 r  sense/redc_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.752    sense/redc_reg[51]_i_1_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.866 r  sense/redc_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.866    sense/redc_reg[55]_i_1_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    18.214 r  sense/redc_reg[59]_i_1/O[1]
                         net (fo=10, routed)          0.000    18.214    sense/redc[57]
    SLICE_X0Y31          FDRE                                         r  sense/redc_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock100 (IN)
                         net (fo=0)                   0.000    10.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock100_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.509    14.850    sense/clock100_IBUF_BUFG
    SLICE_X0Y31          FDRE                                         r  sense/redc_reg[57]/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X0Y31          FDRE (Setup_fdre_C_D)        0.051    15.126    sense/redc_reg[57]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                         -18.214    
  -------------------------------------------------------------------
                         slack                                 -3.088    

Slack (VIOLATED) :        -3.087ns  (required time - arrival time)
  Source:                 sense/timer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sense/redc_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.064ns  (logic 6.390ns (48.914%)  route 6.674ns (51.086%))
  Logic Levels:           31  (CARRY4=23 LUT2=1 LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock100_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.630     5.151    sense/clock100_IBUF_BUFG
    SLICE_X4Y14          FDRE                                         r  sense/timer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  sense/timer_reg[10]/Q
                         net (fo=1, routed)           0.539     6.146    sense/timer_reg_n_0_[10]
    SLICE_X4Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.820 r  sense/timer3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.820    sense/timer3_carry__1_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     7.168 f  sense/timer3_carry__2/O[1]
                         net (fo=5, routed)           0.585     7.754    sense/timer3_carry__2_n_6
    SLICE_X5Y12          LUT2 (Prop_lut2_I1_O)        0.303     8.057 r  sense/timer[23]_i_17/O
                         net (fo=2, routed)           1.001     9.057    sense/timer[23]_i_17_n_0
    SLICE_X2Y12          LUT6 (Prop_lut6_I3_O)        0.124     9.181 r  sense/delay[3]_i_3/O
                         net (fo=3, routed)           0.608     9.790    sense/delay[3]_i_3_n_0
    SLICE_X2Y13          LUT6 (Prop_lut6_I4_O)        0.124     9.914 r  sense/delay[3]_i_2/O
                         net (fo=1, routed)           0.000     9.914    sense/delay[3]_i_2_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.427 r  sense/delay_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.427    sense/delay_reg[3]_i_1_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.544 r  sense/delay_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.544    sense/delay_reg[7]_i_1_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.661 r  sense/delay_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.661    sense/delay_reg[10]_i_1_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.778 r  sense/delay_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.778    sense/delay_reg[15]_i_1_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.109 r  sense/delay_reg[19]_i_1/O[3]
                         net (fo=3, routed)           1.009    12.117    sense/delay[19]
    SLICE_X0Y16          LUT6 (Prop_lut6_I3_O)        0.307    12.424 r  sense/timer[23]_i_5/O
                         net (fo=53, routed)          1.036    13.461    sense/timer[23]_i_5_n_0
    SLICE_X5Y15          LUT6 (Prop_lut6_I1_O)        0.124    13.585 r  sense/timer[23]_i_1_comp_11/O
                         net (fo=212, routed)         0.537    14.122    sense/timer[23]_i_1_n_0
    SLICE_X5Y15          LUT4 (Prop_lut4_I1_O)        0.124    14.246 f  sense/temp_S[3]_i_14/O
                         net (fo=3, routed)           0.892    15.138    sense/temp_S[3]_i_14_n_0
    SLICE_X1Y14          LUT6 (Prop_lut6_I5_O)        0.124    15.262 r  sense/temp_S[3]_i_3/O
                         net (fo=2, routed)           0.457    15.719    sense/p_2_out
    SLICE_X0Y17          LUT3 (Prop_lut3_I2_O)        0.124    15.843 r  sense/redc[3]_i_6/O
                         net (fo=1, routed)           0.000    15.843    sense/redc[3]_i_6_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.375 r  sense/redc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.375    sense/redc_reg[3]_i_1_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.489 r  sense/redc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.489    sense/redc_reg[7]_i_1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.603 r  sense/redc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.603    sense/redc_reg[11]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.717 r  sense/redc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.717    sense/redc_reg[15]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.831 r  sense/redc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.831    sense/redc_reg[19]_i_1_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.945 r  sense/redc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.945    sense/redc_reg[23]_i_1_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.059 r  sense/redc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.059    sense/redc_reg[27]_i_1_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.173 r  sense/redc_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.009    17.182    sense/redc_reg[31]_i_1_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.296 r  sense/redc_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.296    sense/redc_reg[35]_i_1_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.410 r  sense/redc_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.410    sense/redc_reg[39]_i_1_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.524 r  sense/redc_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.524    sense/redc_reg[43]_i_1_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.638 r  sense/redc_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.638    sense/redc_reg[47]_i_1_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.752 r  sense/redc_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.752    sense/redc_reg[51]_i_1_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.866 r  sense/redc_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.866    sense/redc_reg[55]_i_1_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.980 r  sense/redc_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.980    sense/redc_reg[59]_i_1_n_0
    SLICE_X0Y32          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    18.215 r  sense/redc_reg[60]_i_1/O[0]
                         net (fo=10, routed)          0.000    18.215    sense/redc[60]
    SLICE_X0Y32          FDRE                                         r  sense/redc_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock100 (IN)
                         net (fo=0)                   0.000    10.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock100_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.511    14.852    sense/clock100_IBUF_BUFG
    SLICE_X0Y32          FDRE                                         r  sense/redc_reg[60]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X0Y32          FDRE (Setup_fdre_C_D)        0.051    15.128    sense/redc_reg[60]
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                         -18.215    
  -------------------------------------------------------------------
                         slack                                 -3.087    

Slack (VIOLATED) :        -3.073ns  (required time - arrival time)
  Source:                 sense/timer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sense/greenc_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.046ns  (logic 6.370ns (48.825%)  route 6.676ns (51.175%))
  Logic Levels:           30  (CARRY4=22 LUT2=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock100_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.630     5.151    sense/clock100_IBUF_BUFG
    SLICE_X4Y14          FDRE                                         r  sense/timer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  sense/timer_reg[10]/Q
                         net (fo=1, routed)           0.539     6.146    sense/timer_reg_n_0_[10]
    SLICE_X4Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.820 r  sense/timer3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.820    sense/timer3_carry__1_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     7.168 f  sense/timer3_carry__2/O[1]
                         net (fo=5, routed)           0.585     7.754    sense/timer3_carry__2_n_6
    SLICE_X5Y12          LUT2 (Prop_lut2_I1_O)        0.303     8.057 r  sense/timer[23]_i_17/O
                         net (fo=2, routed)           1.001     9.057    sense/timer[23]_i_17_n_0
    SLICE_X2Y12          LUT6 (Prop_lut6_I3_O)        0.124     9.181 r  sense/delay[3]_i_3/O
                         net (fo=3, routed)           0.608     9.790    sense/delay[3]_i_3_n_0
    SLICE_X2Y13          LUT6 (Prop_lut6_I4_O)        0.124     9.914 r  sense/delay[3]_i_2/O
                         net (fo=1, routed)           0.000     9.914    sense/delay[3]_i_2_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.427 r  sense/delay_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.427    sense/delay_reg[3]_i_1_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.544 r  sense/delay_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.544    sense/delay_reg[7]_i_1_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.661 r  sense/delay_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.661    sense/delay_reg[10]_i_1_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.778 r  sense/delay_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.778    sense/delay_reg[15]_i_1_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.109 r  sense/delay_reg[19]_i_1/O[3]
                         net (fo=3, routed)           1.009    12.117    sense/delay[19]
    SLICE_X0Y16          LUT6 (Prop_lut6_I3_O)        0.307    12.424 r  sense/timer[23]_i_5/O
                         net (fo=53, routed)          1.036    13.461    sense/timer[23]_i_5_n_0
    SLICE_X5Y15          LUT6 (Prop_lut6_I1_O)        0.124    13.585 r  sense/timer[23]_i_1_comp_11/O
                         net (fo=212, routed)         0.537    14.122    sense/timer[23]_i_1_n_0
    SLICE_X5Y15          LUT4 (Prop_lut4_I1_O)        0.124    14.246 f  sense/temp_S[3]_i_14/O
                         net (fo=3, routed)           0.838    15.084    sense/temp_S[3]_i_14_n_0
    SLICE_X0Y15          LUT6 (Prop_lut6_I4_O)        0.124    15.208 r  sense/temp_S[3]_i_4/O
                         net (fo=4, routed)           0.514    15.722    sense/temp_S[3]_i_4_n_0
    SLICE_X1Y15          LUT6 (Prop_lut6_I5_O)        0.124    15.846 r  sense/greenc[3]_i_6/O
                         net (fo=1, routed)           0.000    15.846    sense/greenc[3]_i_6_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.378 r  sense/greenc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.378    sense/greenc_reg[3]_i_1_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.492 r  sense/greenc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.492    sense/greenc_reg[7]_i_1_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.606 r  sense/greenc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.606    sense/greenc_reg[11]_i_1_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.720 r  sense/greenc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.720    sense/greenc_reg[15]_i_1_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.834 r  sense/greenc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.834    sense/greenc_reg[19]_i_1_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.948 r  sense/greenc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.948    sense/greenc_reg[23]_i_1_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.062 r  sense/greenc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.062    sense/greenc_reg[27]_i_1_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.176 r  sense/greenc_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.176    sense/greenc_reg[31]_i_1_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.290 r  sense/greenc_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.290    sense/greenc_reg[35]_i_1_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.404 r  sense/greenc_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.009    17.413    sense/greenc_reg[39]_i_1_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.527 r  sense/greenc_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.527    sense/greenc_reg[43]_i_1_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.641 r  sense/greenc_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.641    sense/greenc_reg[47]_i_1_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.755 r  sense/greenc_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.755    sense/greenc_reg[51]_i_1_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.869 r  sense/greenc_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.869    sense/greenc_reg[55]_i_1_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    18.198 r  sense/greenc_reg[59]_i_1/O[3]
                         net (fo=10, routed)          0.000    18.198    sense/greenc[59]
    SLICE_X1Y29          FDRE                                         r  sense/greenc_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock100 (IN)
                         net (fo=0)                   0.000    10.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock100_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.508    14.849    sense/clock100_IBUF_BUFG
    SLICE_X1Y29          FDRE                                         r  sense/greenc_reg[59]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X1Y29          FDRE (Setup_fdre_C_D)        0.051    15.125    sense/greenc_reg[59]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                         -18.198    
  -------------------------------------------------------------------
                         slack                                 -3.073    

Slack (VIOLATED) :        -3.069ns  (required time - arrival time)
  Source:                 sense/timer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sense/redc_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.044ns  (logic 6.370ns (48.835%)  route 6.674ns (51.165%))
  Logic Levels:           30  (CARRY4=22 LUT2=1 LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock100_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.630     5.151    sense/clock100_IBUF_BUFG
    SLICE_X4Y14          FDRE                                         r  sense/timer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  sense/timer_reg[10]/Q
                         net (fo=1, routed)           0.539     6.146    sense/timer_reg_n_0_[10]
    SLICE_X4Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.820 r  sense/timer3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.820    sense/timer3_carry__1_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     7.168 f  sense/timer3_carry__2/O[1]
                         net (fo=5, routed)           0.585     7.754    sense/timer3_carry__2_n_6
    SLICE_X5Y12          LUT2 (Prop_lut2_I1_O)        0.303     8.057 r  sense/timer[23]_i_17/O
                         net (fo=2, routed)           1.001     9.057    sense/timer[23]_i_17_n_0
    SLICE_X2Y12          LUT6 (Prop_lut6_I3_O)        0.124     9.181 r  sense/delay[3]_i_3/O
                         net (fo=3, routed)           0.608     9.790    sense/delay[3]_i_3_n_0
    SLICE_X2Y13          LUT6 (Prop_lut6_I4_O)        0.124     9.914 r  sense/delay[3]_i_2/O
                         net (fo=1, routed)           0.000     9.914    sense/delay[3]_i_2_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.427 r  sense/delay_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.427    sense/delay_reg[3]_i_1_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.544 r  sense/delay_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.544    sense/delay_reg[7]_i_1_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.661 r  sense/delay_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.661    sense/delay_reg[10]_i_1_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.778 r  sense/delay_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.778    sense/delay_reg[15]_i_1_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.109 r  sense/delay_reg[19]_i_1/O[3]
                         net (fo=3, routed)           1.009    12.117    sense/delay[19]
    SLICE_X0Y16          LUT6 (Prop_lut6_I3_O)        0.307    12.424 r  sense/timer[23]_i_5/O
                         net (fo=53, routed)          1.036    13.461    sense/timer[23]_i_5_n_0
    SLICE_X5Y15          LUT6 (Prop_lut6_I1_O)        0.124    13.585 r  sense/timer[23]_i_1_comp_11/O
                         net (fo=212, routed)         0.537    14.122    sense/timer[23]_i_1_n_0
    SLICE_X5Y15          LUT4 (Prop_lut4_I1_O)        0.124    14.246 f  sense/temp_S[3]_i_14/O
                         net (fo=3, routed)           0.892    15.138    sense/temp_S[3]_i_14_n_0
    SLICE_X1Y14          LUT6 (Prop_lut6_I5_O)        0.124    15.262 r  sense/temp_S[3]_i_3/O
                         net (fo=2, routed)           0.457    15.719    sense/p_2_out
    SLICE_X0Y17          LUT3 (Prop_lut3_I2_O)        0.124    15.843 r  sense/redc[3]_i_6/O
                         net (fo=1, routed)           0.000    15.843    sense/redc[3]_i_6_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.375 r  sense/redc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.375    sense/redc_reg[3]_i_1_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.489 r  sense/redc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.489    sense/redc_reg[7]_i_1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.603 r  sense/redc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.603    sense/redc_reg[11]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.717 r  sense/redc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.717    sense/redc_reg[15]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.831 r  sense/redc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.831    sense/redc_reg[19]_i_1_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.945 r  sense/redc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.945    sense/redc_reg[23]_i_1_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.059 r  sense/redc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.059    sense/redc_reg[27]_i_1_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.173 r  sense/redc_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.009    17.182    sense/redc_reg[31]_i_1_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.296 r  sense/redc_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.296    sense/redc_reg[35]_i_1_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.410 r  sense/redc_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.410    sense/redc_reg[39]_i_1_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.524 r  sense/redc_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.524    sense/redc_reg[43]_i_1_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.638 r  sense/redc_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.638    sense/redc_reg[47]_i_1_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.752 r  sense/redc_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.752    sense/redc_reg[51]_i_1_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.866 r  sense/redc_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.866    sense/redc_reg[55]_i_1_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    18.195 r  sense/redc_reg[59]_i_1/O[3]
                         net (fo=10, routed)          0.000    18.195    sense/redc[59]
    SLICE_X0Y31          FDRE                                         r  sense/redc_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock100 (IN)
                         net (fo=0)                   0.000    10.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock100_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.509    14.850    sense/clock100_IBUF_BUFG
    SLICE_X0Y31          FDRE                                         r  sense/redc_reg[59]/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X0Y31          FDRE (Setup_fdre_C_D)        0.051    15.126    sense/redc_reg[59]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                         -18.195    
  -------------------------------------------------------------------
                         slack                                 -3.069    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 sense/delay_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sense/delay_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.293ns (81.142%)  route 0.068ns (18.858%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock100_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.591     1.474    sense/clock100_IBUF_BUFG
    SLICE_X2Y13          FDRE                                         r  sense/delay_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  sense/delay_reg[0]/Q
                         net (fo=2, routed)           0.068     1.706    sense/delay__0[0]
    SLICE_X2Y13          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.835 r  sense/delay_reg[3]_i_1/O[1]
                         net (fo=2, routed)           0.000     1.835    sense/delay[1]
    SLICE_X2Y13          FDRE                                         r  sense/delay_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock100_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.861     1.988    sense/clock100_IBUF_BUFG
    SLICE_X2Y13          FDRE                                         r  sense/delay_reg[1]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X2Y13          FDRE (Hold_fdre_C_D)         0.130     1.604    sense/delay_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 sense/delay_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sense/delay_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock100_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.590     1.473    sense/clock100_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  sense/delay_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.164     1.637 r  sense/delay_reg[14]/Q
                         net (fo=1, routed)           0.114     1.752    sense/delay__0[14]
    SLICE_X2Y16          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.862 r  sense/delay_reg[15]_i_1/O[2]
                         net (fo=2, routed)           0.000     1.862    sense/delay[14]
    SLICE_X2Y16          FDRE                                         r  sense/delay_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock100_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.859     1.986    sense/clock100_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  sense/delay_reg[14]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X2Y16          FDRE (Hold_fdre_C_D)         0.130     1.603    sense/delay_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 sense/delay_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sense/delay_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock100_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.588     1.471    sense/clock100_IBUF_BUFG
    SLICE_X2Y18          FDRE                                         r  sense/delay_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.164     1.635 r  sense/delay_reg[22]/Q
                         net (fo=1, routed)           0.114     1.750    sense/delay__0[22]
    SLICE_X2Y18          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.860 r  sense/delay_reg[23]_i_1/O[2]
                         net (fo=3, routed)           0.000     1.860    sense/delay[22]
    SLICE_X2Y18          FDRE                                         r  sense/delay_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock100_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.857     1.984    sense/clock100_IBUF_BUFG
    SLICE_X2Y18          FDRE                                         r  sense/delay_reg[22]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X2Y18          FDRE (Hold_fdre_C_D)         0.130     1.601    sense/delay_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 sense/delay_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sense/delay_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock100_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.587     1.470    sense/clock100_IBUF_BUFG
    SLICE_X2Y19          FDRE                                         r  sense/delay_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDRE (Prop_fdre_C_Q)         0.164     1.634 r  sense/delay_reg[26]/Q
                         net (fo=1, routed)           0.114     1.749    sense/delay__0[26]
    SLICE_X2Y19          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.859 r  sense/delay_reg[27]_i_1/O[2]
                         net (fo=5, routed)           0.000     1.859    sense/delay[26]
    SLICE_X2Y19          FDRE                                         r  sense/delay_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock100_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.856     1.983    sense/clock100_IBUF_BUFG
    SLICE_X2Y19          FDRE                                         r  sense/delay_reg[26]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X2Y19          FDRE (Hold_fdre_C_D)         0.130     1.600    sense/delay_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 sense/delay_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sense/delay_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock100_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.591     1.474    sense/clock100_IBUF_BUFG
    SLICE_X2Y13          FDRE                                         r  sense/delay_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  sense/delay_reg[2]/Q
                         net (fo=1, routed)           0.114     1.753    sense/delay__0[2]
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.863 r  sense/delay_reg[3]_i_1/O[2]
                         net (fo=2, routed)           0.000     1.863    sense/delay[2]
    SLICE_X2Y13          FDRE                                         r  sense/delay_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock100_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.861     1.988    sense/clock100_IBUF_BUFG
    SLICE_X2Y13          FDRE                                         r  sense/delay_reg[2]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X2Y13          FDRE (Hold_fdre_C_D)         0.130     1.604    sense/delay_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 sense/delay_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sense/delay_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock100_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.591     1.474    sense/clock100_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  sense/delay_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  sense/delay_reg[6]/Q
                         net (fo=1, routed)           0.114     1.753    sense/delay__0[6]
    SLICE_X2Y14          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.863 r  sense/delay_reg[7]_i_1/O[2]
                         net (fo=2, routed)           0.000     1.863    sense/delay[6]
    SLICE_X2Y14          FDRE                                         r  sense/delay_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock100_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.861     1.988    sense/clock100_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  sense/delay_reg[6]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X2Y14          FDRE (Hold_fdre_C_D)         0.130     1.604    sense/delay_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 sense/delay_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sense/delay_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock100_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.589     1.472    sense/clock100_IBUF_BUFG
    SLICE_X2Y17          FDRE                                         r  sense/delay_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.164     1.636 r  sense/delay_reg[18]/Q
                         net (fo=1, routed)           0.114     1.751    sense/delay__0[18]
    SLICE_X2Y17          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.861 r  sense/delay_reg[19]_i_1/O[2]
                         net (fo=3, routed)           0.000     1.861    sense/delay[18]
    SLICE_X2Y17          FDRE                                         r  sense/delay_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock100_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.858     1.985    sense/clock100_IBUF_BUFG
    SLICE_X2Y17          FDRE                                         r  sense/delay_reg[18]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X2Y17          FDRE (Hold_fdre_C_D)         0.130     1.602    sense/delay_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 sense/timer_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sense/timer_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock100_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.587     1.470    sense/clock100_IBUF_BUFG
    SLICE_X4Y17          FDRE                                         r  sense/timer_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  sense/timer_reg[23]/Q
                         net (fo=1, routed)           0.121     1.733    sense/timer_reg_n_0_[23]
    SLICE_X4Y17          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.844 r  sense/timer3_carry__4/O[2]
                         net (fo=6, routed)           0.000     1.844    sense/timer3_carry__4_n_5
    SLICE_X4Y17          FDRE                                         r  sense/timer_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock100_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.856     1.983    sense/clock100_IBUF_BUFG
    SLICE_X4Y17          FDRE                                         r  sense/timer_reg[23]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X4Y17          FDRE (Hold_fdre_C_D)         0.102     1.572    sense/timer_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 sense/timer_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sense/timer_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock100_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.589     1.472    sense/clock100_IBUF_BUFG
    SLICE_X4Y15          FDRE                                         r  sense/timer_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  sense/timer_reg[15]/Q
                         net (fo=1, routed)           0.121     1.735    sense/timer_reg_n_0_[15]
    SLICE_X4Y15          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.846 r  sense/timer3_carry__2/O[2]
                         net (fo=5, routed)           0.000     1.846    sense/timer3_carry__2_n_5
    SLICE_X4Y15          FDRE                                         r  sense/timer_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock100_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.858     1.985    sense/clock100_IBUF_BUFG
    SLICE_X4Y15          FDRE                                         r  sense/timer_reg[15]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X4Y15          FDRE (Hold_fdre_C_D)         0.102     1.574    sense/timer_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 sense/timer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sense/timer_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock100_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.589     1.472    sense/clock100_IBUF_BUFG
    SLICE_X4Y14          FDRE                                         r  sense/timer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  sense/timer_reg[11]/Q
                         net (fo=1, routed)           0.121     1.735    sense/timer_reg_n_0_[11]
    SLICE_X4Y14          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.846 r  sense/timer3_carry__1/O[2]
                         net (fo=5, routed)           0.000     1.846    sense/timer3_carry__1_n_5
    SLICE_X4Y14          FDRE                                         r  sense/timer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock100_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.859     1.986    sense/clock100_IBUF_BUFG
    SLICE_X4Y14          FDRE                                         r  sense/timer_reg[11]/C
                         clock pessimism             -0.514     1.472    
    SLICE_X4Y14          FDRE (Hold_fdre_C_D)         0.102     1.574    sense/timer_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.271    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock100 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock100_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y16    sense/bluec_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y18    sense/bluec_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y18    sense/bluec_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y19    sense/bluec_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y19    sense/bluec_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y19    sense/bluec_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y19    sense/bluec_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y20    sense/bluec_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y20    sense/bluec_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y16    sense/bluec_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y16    sense/bluec_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y18    sense/bluec_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y18    sense/bluec_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y18    sense/bluec_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y18    sense/bluec_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y19    sense/bluec_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y19    sense/bluec_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y19    sense/bluec_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y19    sense/bluec_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y16    sense/bluec_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y16    sense/bluec_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y18    sense/bluec_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y18    sense/bluec_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y18    sense/bluec_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y18    sense/bluec_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y19    sense/bluec_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y19    sense/bluec_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y19    sense/bluec_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y19    sense/bluec_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW4
                            (input port)
  Destination:            LEDPIN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.373ns  (logic 4.967ns (67.371%)  route 2.406ns (32.629%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  SW4 (IN)
                         net (fo=0)                   0.000     0.000    SW4
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  SW4_IBUF_inst/O
                         net (fo=1, routed)           2.406     3.854    LEDPIN_OBUF
    M19                  OBUF (Prop_obuf_I_O)         3.519     7.373 r  LEDPIN_OBUF_inst/O
                         net (fo=0)                   0.000     7.373    LEDPIN
    M19                                                               r  LEDPIN (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW4
                            (input port)
  Destination:            LEDPIN
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.021ns  (logic 1.437ns (71.067%)  route 0.585ns (28.933%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  SW4 (IN)
                         net (fo=0)                   0.000     0.000    SW4
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  SW4_IBUF_inst/O
                         net (fo=1, routed)           0.585     0.802    LEDPIN_OBUF
    M19                  OBUF (Prop_obuf_I_O)         1.220     2.021 r  LEDPIN_OBUF_inst/O
                         net (fo=0)                   0.000     2.021    LEDPIN
    M19                                                               r  LEDPIN (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sense/temp_color_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.514ns  (logic 3.961ns (60.805%)  route 2.553ns (39.195%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock100_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.618     5.139    sense/clock100_IBUF_BUFG
    SLICE_X7Y27          FDRE                                         r  sense/temp_color_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDRE (Prop_fdre_C_Q)         0.456     5.595 r  sense/temp_color_reg[3]/Q
                         net (fo=1, routed)           2.553     8.148    LED0_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.505    11.653 r  LED0_OBUF_inst/O
                         net (fo=0)                   0.000    11.653    LED0
    U16                                                               r  LED0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sense/temp_color_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.100ns  (logic 4.027ns (66.019%)  route 2.073ns (33.981%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock100_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.618     5.139    sense/clock100_IBUF_BUFG
    SLICE_X6Y27          FDRE                                         r  sense/temp_color_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDRE (Prop_fdre_C_Q)         0.518     5.657 r  sense/temp_color_reg[2]/Q
                         net (fo=1, routed)           2.073     7.730    LED3_OBUF
    V19                  OBUF (Prop_obuf_I_O)         3.509    11.239 r  LED3_OBUF_inst/O
                         net (fo=0)                   0.000    11.239    LED3
    V19                                                               r  LED3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sense/temp_color_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.077ns  (logic 3.986ns (65.585%)  route 2.092ns (34.415%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock100_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.622     5.143    sense/clock100_IBUF_BUFG
    SLICE_X7Y29          FDRE                                         r  sense/temp_color_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29          FDRE (Prop_fdre_C_Q)         0.456     5.599 r  sense/temp_color_reg[0]/Q
                         net (fo=1, routed)           2.092     7.691    LED1_OBUF
    E19                  OBUF (Prop_obuf_I_O)         3.530    11.220 r  LED1_OBUF_inst/O
                         net (fo=0)                   0.000    11.220    LED1
    E19                                                               r  LED1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sense/temp_color_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.031ns  (logic 3.957ns (65.610%)  route 2.074ns (34.390%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock100_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.618     5.139    sense/clock100_IBUF_BUFG
    SLICE_X4Y27          FDRE                                         r  sense/temp_color_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.456     5.595 r  sense/temp_color_reg[1]/Q
                         net (fo=1, routed)           2.074     7.669    LED2_OBUF
    U19                  OBUF (Prop_obuf_I_O)         3.501    11.170 r  LED2_OBUF_inst/O
                         net (fo=0)                   0.000    11.170    LED2
    U19                                                               r  LED2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sense/temp_S_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.858ns  (logic 3.948ns (67.401%)  route 1.910ns (32.599%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock100_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.633     5.154    sense/clock100_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  sense/temp_S_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  sense/temp_S_reg[2]/Q
                         net (fo=1, routed)           1.910     7.520    S2_OBUF
    N17                  OBUF (Prop_obuf_I_O)         3.492    11.012 r  S2_OBUF_inst/O
                         net (fo=0)                   0.000    11.012    S2
    N17                                                               r  S2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sense/temp_S_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.839ns  (logic 3.970ns (67.993%)  route 1.869ns (32.007%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock100_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.633     5.154    sense/clock100_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  sense/temp_S_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  sense/temp_S_reg[3]/Q
                         net (fo=1, routed)           1.869     7.479    S3_OBUF
    P18                  OBUF (Prop_obuf_I_O)         3.514    10.993 r  S3_OBUF_inst/O
                         net (fo=0)                   0.000    10.993    S3
    P18                                                               r  S3 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sense/temp_S_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.773ns  (logic 1.335ns (75.262%)  route 0.439ns (24.738%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock100_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.591     1.474    sense/clock100_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  sense/temp_S_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  sense/temp_S_reg[2]/Q
                         net (fo=1, routed)           0.439     2.054    S2_OBUF
    N17                  OBUF (Prop_obuf_I_O)         1.194     3.247 r  S2_OBUF_inst/O
                         net (fo=0)                   0.000     3.247    S2
    N17                                                               r  S2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sense/temp_S_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.783ns  (logic 1.356ns (76.060%)  route 0.427ns (23.940%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock100_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.591     1.474    sense/clock100_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  sense/temp_S_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  sense/temp_S_reg[3]/Q
                         net (fo=1, routed)           0.427     2.042    S3_OBUF
    P18                  OBUF (Prop_obuf_I_O)         1.215     3.257 r  S3_OBUF_inst/O
                         net (fo=0)                   0.000     3.257    S3
    P18                                                               r  S3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sense/temp_color_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.856ns  (logic 1.343ns (72.361%)  route 0.513ns (27.639%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock100_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.583     1.466    sense/clock100_IBUF_BUFG
    SLICE_X4Y27          FDRE                                         r  sense/temp_color_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  sense/temp_color_reg[1]/Q
                         net (fo=1, routed)           0.513     2.120    LED2_OBUF
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.322 r  LED2_OBUF_inst/O
                         net (fo=0)                   0.000     3.322    LED2
    U19                                                               r  LED2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sense/temp_color_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.879ns  (logic 1.372ns (72.992%)  route 0.508ns (27.008%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock100_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.584     1.467    sense/clock100_IBUF_BUFG
    SLICE_X7Y29          FDRE                                         r  sense/temp_color_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29          FDRE (Prop_fdre_C_Q)         0.141     1.608 r  sense/temp_color_reg[0]/Q
                         net (fo=1, routed)           0.508     2.116    LED1_OBUF
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.346 r  LED1_OBUF_inst/O
                         net (fo=0)                   0.000     3.346    LED1
    E19                                                               r  LED1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sense/temp_color_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.882ns  (logic 1.374ns (73.019%)  route 0.508ns (26.981%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock100_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.583     1.466    sense/clock100_IBUF_BUFG
    SLICE_X6Y27          FDRE                                         r  sense/temp_color_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDRE (Prop_fdre_C_Q)         0.164     1.630 r  sense/temp_color_reg[2]/Q
                         net (fo=1, routed)           0.508     2.138    LED3_OBUF
    V19                  OBUF (Prop_obuf_I_O)         1.210     3.348 r  LED3_OBUF_inst/O
                         net (fo=0)                   0.000     3.348    LED3
    V19                                                               r  LED3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sense/temp_color_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.069ns  (logic 1.347ns (65.099%)  route 0.722ns (34.901%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock100_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.583     1.466    sense/clock100_IBUF_BUFG
    SLICE_X7Y27          FDRE                                         r  sense/temp_color_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  sense/temp_color_reg[3]/Q
                         net (fo=1, routed)           0.722     2.329    LED0_OBUF
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.535 r  LED0_OBUF_inst/O
                         net (fo=0)                   0.000     3.535    LED0
    U16                                                               r  LED0 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           191 Endpoints
Min Delay           191 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sensorOUT
                            (input port)
  Destination:            sense/temp_color_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.063ns  (logic 4.812ns (43.496%)  route 6.251ns (56.504%))
  Logic Levels:           23  (CARRY4=13 IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L17                                               0.000     0.000 r  sensorOUT (IN)
                         net (fo=0)                   0.000     0.000    sensorOUT
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sensorOUT_IBUF_inst/O
                         net (fo=2, routed)           1.970     3.446    sense/sensorOUT_IBUF
    SLICE_X6Y16          LUT6 (Prop_lut6_I0_O)        0.124     3.570 r  sense/temp_S[3]_i_23_comp_1/O
                         net (fo=1, routed)           0.727     4.297    sense/temp_S[3]_i_23_n_0
    SLICE_X5Y14          LUT6 (Prop_lut6_I4_O)        0.124     4.421 r  sense/temp_S[3]_i_8/O
                         net (fo=3, routed)           0.310     4.731    sense/p_11_out
    SLICE_X5Y16          LUT3 (Prop_lut3_I2_O)        0.124     4.855 r  sense/bluec[3]_i_6/O
                         net (fo=1, routed)           0.000     4.855    sense/bluec[3]_i_6_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.387 r  sense/bluec_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.387    sense/bluec_reg[3]_i_1_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.501 r  sense/bluec_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.501    sense/bluec_reg[7]_i_1_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.615 r  sense/bluec_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.615    sense/bluec_reg[11]_i_1_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.729 r  sense/bluec_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.729    sense/bluec_reg[15]_i_1_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.843 r  sense/bluec_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.843    sense/bluec_reg[19]_i_1_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.957 r  sense/bluec_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.957    sense/bluec_reg[23]_i_1_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.071 r  sense/bluec_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.071    sense/bluec_reg[27]_i_1_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.185 r  sense/bluec_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.185    sense/bluec_reg[31]_i_1_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.299 r  sense/bluec_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.308    sense/bluec_reg[35]_i_1_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.422 r  sense/bluec_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.422    sense/bluec_reg[39]_i_1_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.536 r  sense/bluec_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.536    sense/bluec_reg[43]_i_1_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.650 r  sense/bluec_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.650    sense/bluec_reg[47]_i_1_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     6.906 r  sense/bluec_reg[51]_i_1/O[2]
                         net (fo=10, routed)          0.864     7.769    sense/bluec[50]
    SLICE_X4Y30          LUT4 (Prop_lut4_I2_O)        0.302     8.071 r  sense/temp_color[0]_i_37/O
                         net (fo=1, routed)           0.561     8.633    sense/temp_color[0]_i_37_n_0
    SLICE_X6Y29          LUT5 (Prop_lut5_I4_O)        0.124     8.757 r  sense/temp_color[0]_i_28/O
                         net (fo=1, routed)           0.436     9.193    sense/temp_color[0]_i_28_n_0
    SLICE_X4Y30          LUT6 (Prop_lut6_I5_O)        0.124     9.317 r  sense/temp_color[0]_i_13/O
                         net (fo=1, routed)           0.279     9.596    sense/temp_color[0]_i_13_n_0
    SLICE_X4Y30          LUT6 (Prop_lut6_I5_O)        0.124     9.720 f  sense/temp_color[0]_i_4/O
                         net (fo=2, routed)           0.650    10.370    sense/temp_color[0]_i_4_n_0
    SLICE_X4Y28          LUT6 (Prop_lut6_I1_O)        0.124    10.494 f  sense/temp_color[3]_i_6_comp/O
                         net (fo=3, routed)           0.445    10.939    sense/temp_color[3]_i_6_n_0
    SLICE_X7Y27          LUT6 (Prop_lut6_I2_O)        0.124    11.063 r  sense/temp_color[3]_i_2/O
                         net (fo=1, routed)           0.000    11.063    sense/temp_color[3]
    SLICE_X7Y27          FDRE                                         r  sense/temp_color_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock100_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.503     4.844    sense/clock100_IBUF_BUFG
    SLICE_X7Y27          FDRE                                         r  sense/temp_color_reg[3]/C

Slack:                    inf
  Source:                 sensorOUT
                            (input port)
  Destination:            sense/temp_color_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.950ns  (logic 4.812ns (43.947%)  route 6.138ns (56.053%))
  Logic Levels:           23  (CARRY4=13 IBUF=1 LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L17                                               0.000     0.000 r  sensorOUT (IN)
                         net (fo=0)                   0.000     0.000    sensorOUT
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sensorOUT_IBUF_inst/O
                         net (fo=2, routed)           1.970     3.446    sense/sensorOUT_IBUF
    SLICE_X6Y16          LUT6 (Prop_lut6_I0_O)        0.124     3.570 r  sense/temp_S[3]_i_23_comp_1/O
                         net (fo=1, routed)           0.727     4.297    sense/temp_S[3]_i_23_n_0
    SLICE_X5Y14          LUT6 (Prop_lut6_I4_O)        0.124     4.421 r  sense/temp_S[3]_i_8/O
                         net (fo=3, routed)           0.310     4.731    sense/p_11_out
    SLICE_X5Y16          LUT3 (Prop_lut3_I2_O)        0.124     4.855 r  sense/bluec[3]_i_6/O
                         net (fo=1, routed)           0.000     4.855    sense/bluec[3]_i_6_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.387 r  sense/bluec_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.387    sense/bluec_reg[3]_i_1_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.501 r  sense/bluec_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.501    sense/bluec_reg[7]_i_1_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.615 r  sense/bluec_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.615    sense/bluec_reg[11]_i_1_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.729 r  sense/bluec_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.729    sense/bluec_reg[15]_i_1_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.843 r  sense/bluec_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.843    sense/bluec_reg[19]_i_1_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.957 r  sense/bluec_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.957    sense/bluec_reg[23]_i_1_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.071 r  sense/bluec_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.071    sense/bluec_reg[27]_i_1_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.185 r  sense/bluec_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.185    sense/bluec_reg[31]_i_1_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.299 r  sense/bluec_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.308    sense/bluec_reg[35]_i_1_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.422 r  sense/bluec_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.422    sense/bluec_reg[39]_i_1_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.536 r  sense/bluec_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.536    sense/bluec_reg[43]_i_1_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.650 r  sense/bluec_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.650    sense/bluec_reg[47]_i_1_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     6.906 f  sense/bluec_reg[51]_i_1/O[2]
                         net (fo=10, routed)          0.864     7.769    sense/bluec[50]
    SLICE_X4Y30          LUT4 (Prop_lut4_I2_O)        0.302     8.071 f  sense/temp_color[0]_i_37/O
                         net (fo=1, routed)           0.561     8.633    sense/temp_color[0]_i_37_n_0
    SLICE_X6Y29          LUT5 (Prop_lut5_I4_O)        0.124     8.757 f  sense/temp_color[0]_i_28/O
                         net (fo=1, routed)           0.436     9.193    sense/temp_color[0]_i_28_n_0
    SLICE_X4Y30          LUT6 (Prop_lut6_I5_O)        0.124     9.317 f  sense/temp_color[0]_i_13/O
                         net (fo=1, routed)           0.279     9.596    sense/temp_color[0]_i_13_n_0
    SLICE_X4Y30          LUT6 (Prop_lut6_I5_O)        0.124     9.720 r  sense/temp_color[0]_i_4/O
                         net (fo=2, routed)           0.650    10.370    sense/temp_color[0]_i_4_n_0
    SLICE_X4Y28          LUT6 (Prop_lut6_I1_O)        0.124    10.494 r  sense/temp_color[3]_i_6_comp/O
                         net (fo=3, routed)           0.331    10.826    sense/temp_color[3]_i_6_n_0
    SLICE_X6Y27          LUT5 (Prop_lut5_I0_O)        0.124    10.950 r  sense/temp_color[2]_i_1/O
                         net (fo=1, routed)           0.000    10.950    sense/temp_color[2]
    SLICE_X6Y27          FDRE                                         r  sense/temp_color_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock100_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.503     4.844    sense/clock100_IBUF_BUFG
    SLICE_X6Y27          FDRE                                         r  sense/temp_color_reg[2]/C

Slack:                    inf
  Source:                 sensorOUT
                            (input port)
  Destination:            sense/temp_color_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.943ns  (logic 4.812ns (43.975%)  route 6.131ns (56.025%))
  Logic Levels:           23  (CARRY4=13 IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L17                                               0.000     0.000 r  sensorOUT (IN)
                         net (fo=0)                   0.000     0.000    sensorOUT
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sensorOUT_IBUF_inst/O
                         net (fo=2, routed)           1.970     3.446    sense/sensorOUT_IBUF
    SLICE_X6Y16          LUT6 (Prop_lut6_I0_O)        0.124     3.570 r  sense/temp_S[3]_i_23_comp_1/O
                         net (fo=1, routed)           0.727     4.297    sense/temp_S[3]_i_23_n_0
    SLICE_X5Y14          LUT6 (Prop_lut6_I4_O)        0.124     4.421 r  sense/temp_S[3]_i_8/O
                         net (fo=3, routed)           0.310     4.731    sense/p_11_out
    SLICE_X5Y16          LUT3 (Prop_lut3_I2_O)        0.124     4.855 r  sense/bluec[3]_i_6/O
                         net (fo=1, routed)           0.000     4.855    sense/bluec[3]_i_6_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.387 r  sense/bluec_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.387    sense/bluec_reg[3]_i_1_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.501 r  sense/bluec_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.501    sense/bluec_reg[7]_i_1_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.615 r  sense/bluec_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.615    sense/bluec_reg[11]_i_1_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.729 r  sense/bluec_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.729    sense/bluec_reg[15]_i_1_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.843 r  sense/bluec_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.843    sense/bluec_reg[19]_i_1_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.957 r  sense/bluec_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.957    sense/bluec_reg[23]_i_1_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.071 r  sense/bluec_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.071    sense/bluec_reg[27]_i_1_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.185 r  sense/bluec_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.185    sense/bluec_reg[31]_i_1_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.299 r  sense/bluec_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.308    sense/bluec_reg[35]_i_1_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.422 r  sense/bluec_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.422    sense/bluec_reg[39]_i_1_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.536 r  sense/bluec_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.536    sense/bluec_reg[43]_i_1_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.650 r  sense/bluec_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.650    sense/bluec_reg[47]_i_1_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     6.906 f  sense/bluec_reg[51]_i_1/O[2]
                         net (fo=10, routed)          0.864     7.769    sense/bluec[50]
    SLICE_X4Y30          LUT4 (Prop_lut4_I2_O)        0.302     8.071 f  sense/temp_color[0]_i_37/O
                         net (fo=1, routed)           0.561     8.633    sense/temp_color[0]_i_37_n_0
    SLICE_X6Y29          LUT5 (Prop_lut5_I4_O)        0.124     8.757 f  sense/temp_color[0]_i_28/O
                         net (fo=1, routed)           0.436     9.193    sense/temp_color[0]_i_28_n_0
    SLICE_X4Y30          LUT6 (Prop_lut6_I5_O)        0.124     9.317 f  sense/temp_color[0]_i_13/O
                         net (fo=1, routed)           0.279     9.596    sense/temp_color[0]_i_13_n_0
    SLICE_X4Y30          LUT6 (Prop_lut6_I5_O)        0.124     9.720 r  sense/temp_color[0]_i_4/O
                         net (fo=2, routed)           0.650    10.370    sense/temp_color[0]_i_4_n_0
    SLICE_X4Y28          LUT6 (Prop_lut6_I1_O)        0.124    10.494 r  sense/temp_color[3]_i_6_comp/O
                         net (fo=3, routed)           0.324    10.819    sense/temp_color[3]_i_6_n_0
    SLICE_X4Y27          LUT6 (Prop_lut6_I2_O)        0.124    10.943 r  sense/temp_color[1]_i_1/O
                         net (fo=1, routed)           0.000    10.943    sense/temp_color[1]
    SLICE_X4Y27          FDRE                                         r  sense/temp_color_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock100_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.503     4.844    sense/clock100_IBUF_BUFG
    SLICE_X4Y27          FDRE                                         r  sense/temp_color_reg[1]/C

Slack:                    inf
  Source:                 sensorOUT
                            (input port)
  Destination:            sense/temp_color_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.508ns  (logic 4.755ns (45.251%)  route 5.753ns (54.749%))
  Logic Levels:           22  (CARRY4=14 IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L17                                               0.000     0.000 r  sensorOUT (IN)
                         net (fo=0)                   0.000     0.000    sensorOUT
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sensorOUT_IBUF_inst/O
                         net (fo=2, routed)           1.646     3.123    sense/sensorOUT_IBUF
    SLICE_X5Y15          LUT4 (Prop_lut4_I3_O)        0.124     3.247 f  sense/temp_S[3]_i_14/O
                         net (fo=3, routed)           0.892     4.139    sense/temp_S[3]_i_14_n_0
    SLICE_X1Y14          LUT6 (Prop_lut6_I5_O)        0.124     4.263 r  sense/temp_S[3]_i_3/O
                         net (fo=2, routed)           0.457     4.720    sense/p_2_out
    SLICE_X0Y17          LUT3 (Prop_lut3_I2_O)        0.124     4.844 r  sense/redc[3]_i_6/O
                         net (fo=1, routed)           0.000     4.844    sense/redc[3]_i_6_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.376 r  sense/redc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.376    sense/redc_reg[3]_i_1_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.490 r  sense/redc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.490    sense/redc_reg[7]_i_1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.604 r  sense/redc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.604    sense/redc_reg[11]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.718 r  sense/redc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.718    sense/redc_reg[15]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.832 r  sense/redc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.832    sense/redc_reg[19]_i_1_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.946 r  sense/redc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.946    sense/redc_reg[23]_i_1_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.060 r  sense/redc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.060    sense/redc_reg[27]_i_1_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.174 r  sense/redc_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.183    sense/redc_reg[31]_i_1_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.297 r  sense/redc_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.297    sense/redc_reg[35]_i_1_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.411 r  sense/redc_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.411    sense/redc_reg[39]_i_1_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.525 r  sense/redc_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.525    sense/redc_reg[43]_i_1_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.639 r  sense/redc_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.639    sense/redc_reg[47]_i_1_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.753 r  sense/redc_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.753    sense/redc_reg[51]_i_1_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     7.082 f  sense/redc_reg[55]_i_1/O[3]
                         net (fo=10, routed)          1.134     8.216    sense/redc[55]
    SLICE_X7Y28          LUT6 (Prop_lut6_I4_O)        0.306     8.522 f  sense/temp_color[0]_i_15/O
                         net (fo=1, routed)           0.590     9.113    sense/temp_color[0]_i_15_n_0
    SLICE_X6Y27          LUT6 (Prop_lut6_I0_O)        0.124     9.237 f  sense/temp_color[0]_i_6/O
                         net (fo=2, routed)           0.438     9.675    sense/temp_color[0]_i_6_n_0
    SLICE_X6Y28          LUT6 (Prop_lut6_I4_O)        0.124     9.799 r  sense/temp_color[0]_i_2/O
                         net (fo=1, routed)           0.586    10.384    sense/temp_color[0]_i_2_n_0
    SLICE_X7Y29          LUT5 (Prop_lut5_I0_O)        0.124    10.508 r  sense/temp_color[0]_i_1/O
                         net (fo=1, routed)           0.000    10.508    sense/temp_color[0]_i_1_n_0
    SLICE_X7Y29          FDRE                                         r  sense/temp_color_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock100_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.506     4.847    sense/clock100_IBUF_BUFG
    SLICE_X7Y29          FDRE                                         r  sense/temp_color_reg[0]/C

Slack:                    inf
  Source:                 sensorOUT
                            (input port)
  Destination:            sense/bluec_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.227ns  (logic 4.211ns (58.269%)  route 3.016ns (41.731%))
  Logic Levels:           20  (CARRY4=16 IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L17                                               0.000     0.000 r  sensorOUT (IN)
                         net (fo=0)                   0.000     0.000    sensorOUT
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sensorOUT_IBUF_inst/O
                         net (fo=2, routed)           1.970     3.446    sense/sensorOUT_IBUF
    SLICE_X6Y16          LUT6 (Prop_lut6_I0_O)        0.124     3.570 r  sense/temp_S[3]_i_23_comp_1/O
                         net (fo=1, routed)           0.727     4.297    sense/temp_S[3]_i_23_n_0
    SLICE_X5Y14          LUT6 (Prop_lut6_I4_O)        0.124     4.421 r  sense/temp_S[3]_i_8/O
                         net (fo=3, routed)           0.310     4.731    sense/p_11_out
    SLICE_X5Y16          LUT3 (Prop_lut3_I2_O)        0.124     4.855 r  sense/bluec[3]_i_6/O
                         net (fo=1, routed)           0.000     4.855    sense/bluec[3]_i_6_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.387 r  sense/bluec_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.387    sense/bluec_reg[3]_i_1_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.501 r  sense/bluec_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.501    sense/bluec_reg[7]_i_1_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.615 r  sense/bluec_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.615    sense/bluec_reg[11]_i_1_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.729 r  sense/bluec_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.729    sense/bluec_reg[15]_i_1_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.843 r  sense/bluec_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.843    sense/bluec_reg[19]_i_1_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.957 r  sense/bluec_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.957    sense/bluec_reg[23]_i_1_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.071 r  sense/bluec_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.071    sense/bluec_reg[27]_i_1_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.185 r  sense/bluec_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.185    sense/bluec_reg[31]_i_1_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.299 r  sense/bluec_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.308    sense/bluec_reg[35]_i_1_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.422 r  sense/bluec_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.422    sense/bluec_reg[39]_i_1_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.536 r  sense/bluec_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.536    sense/bluec_reg[43]_i_1_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.650 r  sense/bluec_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.650    sense/bluec_reg[47]_i_1_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.764 r  sense/bluec_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.764    sense/bluec_reg[51]_i_1_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.878 r  sense/bluec_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.878    sense/bluec_reg[55]_i_1_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.992 r  sense/bluec_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.992    sense/bluec_reg[59]_i_1_n_0
    SLICE_X5Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     7.227 r  sense/bluec_reg[60]_i_1/O[0]
                         net (fo=10, routed)          0.000     7.227    sense/bluec[60]
    SLICE_X5Y31          FDRE                                         r  sense/bluec_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock100_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.507     4.848    sense/clock100_IBUF_BUFG
    SLICE_X5Y31          FDRE                                         r  sense/bluec_reg[60]/C

Slack:                    inf
  Source:                 sensorOUT
                            (input port)
  Destination:            sense/bluec_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.226ns  (logic 4.210ns (58.263%)  route 3.016ns (41.737%))
  Logic Levels:           19  (CARRY4=15 IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L17                                               0.000     0.000 r  sensorOUT (IN)
                         net (fo=0)                   0.000     0.000    sensorOUT
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sensorOUT_IBUF_inst/O
                         net (fo=2, routed)           1.970     3.446    sense/sensorOUT_IBUF
    SLICE_X6Y16          LUT6 (Prop_lut6_I0_O)        0.124     3.570 r  sense/temp_S[3]_i_23_comp_1/O
                         net (fo=1, routed)           0.727     4.297    sense/temp_S[3]_i_23_n_0
    SLICE_X5Y14          LUT6 (Prop_lut6_I4_O)        0.124     4.421 r  sense/temp_S[3]_i_8/O
                         net (fo=3, routed)           0.310     4.731    sense/p_11_out
    SLICE_X5Y16          LUT3 (Prop_lut3_I2_O)        0.124     4.855 r  sense/bluec[3]_i_6/O
                         net (fo=1, routed)           0.000     4.855    sense/bluec[3]_i_6_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.387 r  sense/bluec_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.387    sense/bluec_reg[3]_i_1_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.501 r  sense/bluec_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.501    sense/bluec_reg[7]_i_1_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.615 r  sense/bluec_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.615    sense/bluec_reg[11]_i_1_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.729 r  sense/bluec_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.729    sense/bluec_reg[15]_i_1_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.843 r  sense/bluec_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.843    sense/bluec_reg[19]_i_1_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.957 r  sense/bluec_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.957    sense/bluec_reg[23]_i_1_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.071 r  sense/bluec_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.071    sense/bluec_reg[27]_i_1_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.185 r  sense/bluec_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.185    sense/bluec_reg[31]_i_1_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.299 r  sense/bluec_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.308    sense/bluec_reg[35]_i_1_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.422 r  sense/bluec_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.422    sense/bluec_reg[39]_i_1_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.536 r  sense/bluec_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.536    sense/bluec_reg[43]_i_1_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.650 r  sense/bluec_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.650    sense/bluec_reg[47]_i_1_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.764 r  sense/bluec_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.764    sense/bluec_reg[51]_i_1_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.878 r  sense/bluec_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.878    sense/bluec_reg[55]_i_1_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     7.226 r  sense/bluec_reg[59]_i_1/O[1]
                         net (fo=10, routed)          0.000     7.226    sense/bluec[57]
    SLICE_X5Y30          FDRE                                         r  sense/bluec_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock100_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.506     4.847    sense/clock100_IBUF_BUFG
    SLICE_X5Y30          FDRE                                         r  sense/bluec_reg[57]/C

Slack:                    inf
  Source:                 sensorOUT
                            (input port)
  Destination:            sense/greenc_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.219ns  (logic 4.211ns (58.335%)  route 3.008ns (41.665%))
  Logic Levels:           20  (CARRY4=16 IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L17                                               0.000     0.000 r  sensorOUT (IN)
                         net (fo=0)                   0.000     0.000    sensorOUT
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sensorOUT_IBUF_inst/O
                         net (fo=2, routed)           1.646     3.123    sense/sensorOUT_IBUF
    SLICE_X5Y15          LUT4 (Prop_lut4_I3_O)        0.124     3.247 f  sense/temp_S[3]_i_14/O
                         net (fo=3, routed)           0.838     4.085    sense/temp_S[3]_i_14_n_0
    SLICE_X0Y15          LUT6 (Prop_lut6_I4_O)        0.124     4.209 r  sense/temp_S[3]_i_4/O
                         net (fo=4, routed)           0.514     4.723    sense/temp_S[3]_i_4_n_0
    SLICE_X1Y15          LUT6 (Prop_lut6_I5_O)        0.124     4.847 r  sense/greenc[3]_i_6/O
                         net (fo=1, routed)           0.000     4.847    sense/greenc[3]_i_6_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.379 r  sense/greenc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.379    sense/greenc_reg[3]_i_1_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.493 r  sense/greenc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.493    sense/greenc_reg[7]_i_1_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.607 r  sense/greenc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.607    sense/greenc_reg[11]_i_1_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.721 r  sense/greenc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.721    sense/greenc_reg[15]_i_1_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.835 r  sense/greenc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.835    sense/greenc_reg[19]_i_1_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.949 r  sense/greenc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.949    sense/greenc_reg[23]_i_1_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.063 r  sense/greenc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.063    sense/greenc_reg[27]_i_1_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.177 r  sense/greenc_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.177    sense/greenc_reg[31]_i_1_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.291 r  sense/greenc_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.291    sense/greenc_reg[35]_i_1_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.405 r  sense/greenc_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.414    sense/greenc_reg[39]_i_1_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.528 r  sense/greenc_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.528    sense/greenc_reg[43]_i_1_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.642 r  sense/greenc_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.642    sense/greenc_reg[47]_i_1_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.756 r  sense/greenc_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.756    sense/greenc_reg[51]_i_1_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.870 r  sense/greenc_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.870    sense/greenc_reg[55]_i_1_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.984 r  sense/greenc_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.984    sense/greenc_reg[59]_i_1_n_0
    SLICE_X1Y30          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     7.219 r  sense/greenc_reg[60]_i_1/O[0]
                         net (fo=10, routed)          0.000     7.219    sense/greenc[60]
    SLICE_X1Y30          FDRE                                         r  sense/greenc_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock100_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.508     4.849    sense/clock100_IBUF_BUFG
    SLICE_X1Y30          FDRE                                         r  sense/greenc_reg[60]/C

Slack:                    inf
  Source:                 sensorOUT
                            (input port)
  Destination:            sense/greenc_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.218ns  (logic 4.210ns (58.330%)  route 3.008ns (41.670%))
  Logic Levels:           19  (CARRY4=15 IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L17                                               0.000     0.000 r  sensorOUT (IN)
                         net (fo=0)                   0.000     0.000    sensorOUT
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sensorOUT_IBUF_inst/O
                         net (fo=2, routed)           1.646     3.123    sense/sensorOUT_IBUF
    SLICE_X5Y15          LUT4 (Prop_lut4_I3_O)        0.124     3.247 f  sense/temp_S[3]_i_14/O
                         net (fo=3, routed)           0.838     4.085    sense/temp_S[3]_i_14_n_0
    SLICE_X0Y15          LUT6 (Prop_lut6_I4_O)        0.124     4.209 r  sense/temp_S[3]_i_4/O
                         net (fo=4, routed)           0.514     4.723    sense/temp_S[3]_i_4_n_0
    SLICE_X1Y15          LUT6 (Prop_lut6_I5_O)        0.124     4.847 r  sense/greenc[3]_i_6/O
                         net (fo=1, routed)           0.000     4.847    sense/greenc[3]_i_6_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.379 r  sense/greenc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.379    sense/greenc_reg[3]_i_1_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.493 r  sense/greenc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.493    sense/greenc_reg[7]_i_1_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.607 r  sense/greenc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.607    sense/greenc_reg[11]_i_1_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.721 r  sense/greenc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.721    sense/greenc_reg[15]_i_1_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.835 r  sense/greenc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.835    sense/greenc_reg[19]_i_1_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.949 r  sense/greenc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.949    sense/greenc_reg[23]_i_1_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.063 r  sense/greenc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.063    sense/greenc_reg[27]_i_1_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.177 r  sense/greenc_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.177    sense/greenc_reg[31]_i_1_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.291 r  sense/greenc_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.291    sense/greenc_reg[35]_i_1_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.405 r  sense/greenc_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.414    sense/greenc_reg[39]_i_1_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.528 r  sense/greenc_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.528    sense/greenc_reg[43]_i_1_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.642 r  sense/greenc_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.642    sense/greenc_reg[47]_i_1_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.756 r  sense/greenc_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.756    sense/greenc_reg[51]_i_1_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.870 r  sense/greenc_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.870    sense/greenc_reg[55]_i_1_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     7.218 r  sense/greenc_reg[59]_i_1/O[1]
                         net (fo=10, routed)          0.000     7.218    sense/greenc[57]
    SLICE_X1Y29          FDRE                                         r  sense/greenc_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock100_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.508     4.849    sense/clock100_IBUF_BUFG
    SLICE_X1Y29          FDRE                                         r  sense/greenc_reg[57]/C

Slack:                    inf
  Source:                 sensorOUT
                            (input port)
  Destination:            sense/redc_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.216ns  (logic 4.211ns (58.357%)  route 3.005ns (41.643%))
  Logic Levels:           20  (CARRY4=16 IBUF=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L17                                               0.000     0.000 r  sensorOUT (IN)
                         net (fo=0)                   0.000     0.000    sensorOUT
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sensorOUT_IBUF_inst/O
                         net (fo=2, routed)           1.646     3.123    sense/sensorOUT_IBUF
    SLICE_X5Y15          LUT4 (Prop_lut4_I3_O)        0.124     3.247 f  sense/temp_S[3]_i_14/O
                         net (fo=3, routed)           0.892     4.139    sense/temp_S[3]_i_14_n_0
    SLICE_X1Y14          LUT6 (Prop_lut6_I5_O)        0.124     4.263 r  sense/temp_S[3]_i_3/O
                         net (fo=2, routed)           0.457     4.720    sense/p_2_out
    SLICE_X0Y17          LUT3 (Prop_lut3_I2_O)        0.124     4.844 r  sense/redc[3]_i_6/O
                         net (fo=1, routed)           0.000     4.844    sense/redc[3]_i_6_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.376 r  sense/redc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.376    sense/redc_reg[3]_i_1_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.490 r  sense/redc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.490    sense/redc_reg[7]_i_1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.604 r  sense/redc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.604    sense/redc_reg[11]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.718 r  sense/redc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.718    sense/redc_reg[15]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.832 r  sense/redc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.832    sense/redc_reg[19]_i_1_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.946 r  sense/redc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.946    sense/redc_reg[23]_i_1_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.060 r  sense/redc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.060    sense/redc_reg[27]_i_1_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.174 r  sense/redc_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.183    sense/redc_reg[31]_i_1_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.297 r  sense/redc_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.297    sense/redc_reg[35]_i_1_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.411 r  sense/redc_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.411    sense/redc_reg[39]_i_1_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.525 r  sense/redc_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.525    sense/redc_reg[43]_i_1_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.639 r  sense/redc_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.639    sense/redc_reg[47]_i_1_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.753 r  sense/redc_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.753    sense/redc_reg[51]_i_1_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.867 r  sense/redc_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.867    sense/redc_reg[55]_i_1_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.981 r  sense/redc_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.981    sense/redc_reg[59]_i_1_n_0
    SLICE_X0Y32          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     7.216 r  sense/redc_reg[60]_i_1/O[0]
                         net (fo=10, routed)          0.000     7.216    sense/redc[60]
    SLICE_X0Y32          FDRE                                         r  sense/redc_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock100_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.511     4.852    sense/clock100_IBUF_BUFG
    SLICE_X0Y32          FDRE                                         r  sense/redc_reg[60]/C

Slack:                    inf
  Source:                 sensorOUT
                            (input port)
  Destination:            sense/redc_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.215ns  (logic 4.210ns (58.351%)  route 3.005ns (41.649%))
  Logic Levels:           19  (CARRY4=15 IBUF=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L17                                               0.000     0.000 r  sensorOUT (IN)
                         net (fo=0)                   0.000     0.000    sensorOUT
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sensorOUT_IBUF_inst/O
                         net (fo=2, routed)           1.646     3.123    sense/sensorOUT_IBUF
    SLICE_X5Y15          LUT4 (Prop_lut4_I3_O)        0.124     3.247 f  sense/temp_S[3]_i_14/O
                         net (fo=3, routed)           0.892     4.139    sense/temp_S[3]_i_14_n_0
    SLICE_X1Y14          LUT6 (Prop_lut6_I5_O)        0.124     4.263 r  sense/temp_S[3]_i_3/O
                         net (fo=2, routed)           0.457     4.720    sense/p_2_out
    SLICE_X0Y17          LUT3 (Prop_lut3_I2_O)        0.124     4.844 r  sense/redc[3]_i_6/O
                         net (fo=1, routed)           0.000     4.844    sense/redc[3]_i_6_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.376 r  sense/redc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.376    sense/redc_reg[3]_i_1_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.490 r  sense/redc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.490    sense/redc_reg[7]_i_1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.604 r  sense/redc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.604    sense/redc_reg[11]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.718 r  sense/redc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.718    sense/redc_reg[15]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.832 r  sense/redc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.832    sense/redc_reg[19]_i_1_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.946 r  sense/redc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.946    sense/redc_reg[23]_i_1_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.060 r  sense/redc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.060    sense/redc_reg[27]_i_1_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.174 r  sense/redc_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.183    sense/redc_reg[31]_i_1_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.297 r  sense/redc_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.297    sense/redc_reg[35]_i_1_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.411 r  sense/redc_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.411    sense/redc_reg[39]_i_1_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.525 r  sense/redc_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.525    sense/redc_reg[43]_i_1_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.639 r  sense/redc_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.639    sense/redc_reg[47]_i_1_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.753 r  sense/redc_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.753    sense/redc_reg[51]_i_1_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.867 r  sense/redc_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.867    sense/redc_reg[55]_i_1_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     7.215 r  sense/redc_reg[59]_i_1/O[1]
                         net (fo=10, routed)          0.000     7.215    sense/redc[57]
    SLICE_X0Y31          FDRE                                         r  sense/redc_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock100_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.509     4.850    sense/clock100_IBUF_BUFG
    SLICE_X0Y31          FDRE                                         r  sense/redc_reg[57]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sensorOUT
                            (input port)
  Destination:            sense/bluec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.476ns  (logic 0.449ns (30.408%)  route 1.027ns (69.592%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L17                                               0.000     0.000 r  sensorOUT (IN)
                         net (fo=0)                   0.000     0.000    sensorOUT
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sensorOUT_IBUF_inst/O
                         net (fo=2, routed)           0.668     0.912    sense/sensorOUT_IBUF
    SLICE_X5Y15          LUT4 (Prop_lut4_I3_O)        0.045     0.957 f  sense/temp_S[3]_i_14/O
                         net (fo=3, routed)           0.235     1.192    sense/temp_S[3]_i_14_n_0
    SLICE_X5Y14          LUT6 (Prop_lut6_I5_O)        0.045     1.237 r  sense/temp_S[3]_i_8/O
                         net (fo=3, routed)           0.124     1.361    sense/p_11_out
    SLICE_X5Y16          LUT3 (Prop_lut3_I2_O)        0.045     1.406 r  sense/bluec[3]_i_6/O
                         net (fo=1, routed)           0.000     1.406    sense/bluec[3]_i_6_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.476 r  sense/bluec_reg[3]_i_1/O[0]
                         net (fo=9, routed)           0.000     1.476    sense/bluec[0]
    SLICE_X5Y16          FDRE                                         r  sense/bluec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock100_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.857     1.984    sense/clock100_IBUF_BUFG
    SLICE_X5Y16          FDRE                                         r  sense/bluec_reg[0]/C

Slack:                    inf
  Source:                 sensorOUT
                            (input port)
  Destination:            sense/temp_S_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.502ns  (logic 0.379ns (25.230%)  route 1.123ns (74.770%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L17                                               0.000     0.000 r  sensorOUT (IN)
                         net (fo=0)                   0.000     0.000    sensorOUT
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sensorOUT_IBUF_inst/O
                         net (fo=2, routed)           0.668     0.912    sense/sensorOUT_IBUF
    SLICE_X5Y15          LUT4 (Prop_lut4_I3_O)        0.045     0.957 f  sense/temp_S[3]_i_14/O
                         net (fo=3, routed)           0.304     1.262    sense/temp_S[3]_i_14_n_0
    SLICE_X0Y15          LUT6 (Prop_lut6_I4_O)        0.045     1.307 r  sense/temp_S[3]_i_4/O
                         net (fo=4, routed)           0.150     1.457    sense/temp_S[3]_i_4_n_0
    SLICE_X0Y14          LUT6 (Prop_lut6_I5_O)        0.045     1.502 r  sense/temp_S[3]_i_2/O
                         net (fo=1, routed)           0.000     1.502    sense/temp_S[3]
    SLICE_X0Y14          FDRE                                         r  sense/temp_S_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock100_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.861     1.988    sense/clock100_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  sense/temp_S_reg[3]/C

Slack:                    inf
  Source:                 sensorOUT
                            (input port)
  Destination:            sense/bluec_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.512ns  (logic 0.485ns (32.065%)  route 1.027ns (67.935%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L17                                               0.000     0.000 r  sensorOUT (IN)
                         net (fo=0)                   0.000     0.000    sensorOUT
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sensorOUT_IBUF_inst/O
                         net (fo=2, routed)           0.668     0.912    sense/sensorOUT_IBUF
    SLICE_X5Y15          LUT4 (Prop_lut4_I3_O)        0.045     0.957 f  sense/temp_S[3]_i_14/O
                         net (fo=3, routed)           0.235     1.192    sense/temp_S[3]_i_14_n_0
    SLICE_X5Y14          LUT6 (Prop_lut6_I5_O)        0.045     1.237 r  sense/temp_S[3]_i_8/O
                         net (fo=3, routed)           0.124     1.361    sense/p_11_out
    SLICE_X5Y16          LUT3 (Prop_lut3_I2_O)        0.045     1.406 r  sense/bluec[3]_i_6/O
                         net (fo=1, routed)           0.000     1.406    sense/bluec[3]_i_6_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.512 r  sense/bluec_reg[3]_i_1/O[1]
                         net (fo=9, routed)           0.000     1.512    sense/bluec[1]
    SLICE_X5Y16          FDRE                                         r  sense/bluec_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock100_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.857     1.984    sense/clock100_IBUF_BUFG
    SLICE_X5Y16          FDRE                                         r  sense/bluec_reg[1]/C

Slack:                    inf
  Source:                 sensorOUT
                            (input port)
  Destination:            sense/temp_S_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.522ns  (logic 0.379ns (24.891%)  route 1.143ns (75.109%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L17                                               0.000     0.000 r  sensorOUT (IN)
                         net (fo=0)                   0.000     0.000    sensorOUT
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sensorOUT_IBUF_inst/O
                         net (fo=2, routed)           0.668     0.912    sense/sensorOUT_IBUF
    SLICE_X5Y15          LUT4 (Prop_lut4_I3_O)        0.045     0.957 f  sense/temp_S[3]_i_14/O
                         net (fo=3, routed)           0.304     1.262    sense/temp_S[3]_i_14_n_0
    SLICE_X0Y15          LUT6 (Prop_lut6_I4_O)        0.045     1.307 r  sense/temp_S[3]_i_4/O
                         net (fo=4, routed)           0.171     1.477    sense/temp_S[3]_i_4_n_0
    SLICE_X0Y14          LUT5 (Prop_lut5_I0_O)        0.045     1.522 r  sense/temp_S[2]_i_1/O
                         net (fo=1, routed)           0.000     1.522    sense/p_7_out
    SLICE_X0Y14          FDRE                                         r  sense/temp_S_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock100_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.861     1.988    sense/clock100_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  sense/temp_S_reg[2]/C

Slack:                    inf
  Source:                 sensorOUT
                            (input port)
  Destination:            sense/bluec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.552ns  (logic 0.525ns (33.815%)  route 1.027ns (66.185%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L17                                               0.000     0.000 r  sensorOUT (IN)
                         net (fo=0)                   0.000     0.000    sensorOUT
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sensorOUT_IBUF_inst/O
                         net (fo=2, routed)           0.668     0.912    sense/sensorOUT_IBUF
    SLICE_X5Y15          LUT4 (Prop_lut4_I3_O)        0.045     0.957 f  sense/temp_S[3]_i_14/O
                         net (fo=3, routed)           0.235     1.192    sense/temp_S[3]_i_14_n_0
    SLICE_X5Y14          LUT6 (Prop_lut6_I5_O)        0.045     1.237 r  sense/temp_S[3]_i_8/O
                         net (fo=3, routed)           0.124     1.361    sense/p_11_out
    SLICE_X5Y16          LUT3 (Prop_lut3_I2_O)        0.045     1.406 r  sense/bluec[3]_i_6/O
                         net (fo=1, routed)           0.000     1.406    sense/bluec[3]_i_6_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.146     1.552 r  sense/bluec_reg[3]_i_1/O[2]
                         net (fo=9, routed)           0.000     1.552    sense/bluec[2]
    SLICE_X5Y16          FDRE                                         r  sense/bluec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock100_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.857     1.984    sense/clock100_IBUF_BUFG
    SLICE_X5Y16          FDRE                                         r  sense/bluec_reg[2]/C

Slack:                    inf
  Source:                 sensorOUT
                            (input port)
  Destination:            sense/bluec_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.572ns  (logic 0.545ns (34.657%)  route 1.027ns (65.343%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L17                                               0.000     0.000 r  sensorOUT (IN)
                         net (fo=0)                   0.000     0.000    sensorOUT
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sensorOUT_IBUF_inst/O
                         net (fo=2, routed)           0.668     0.912    sense/sensorOUT_IBUF
    SLICE_X5Y15          LUT4 (Prop_lut4_I3_O)        0.045     0.957 f  sense/temp_S[3]_i_14/O
                         net (fo=3, routed)           0.235     1.192    sense/temp_S[3]_i_14_n_0
    SLICE_X5Y14          LUT6 (Prop_lut6_I5_O)        0.045     1.237 r  sense/temp_S[3]_i_8/O
                         net (fo=3, routed)           0.124     1.361    sense/p_11_out
    SLICE_X5Y16          LUT3 (Prop_lut3_I2_O)        0.045     1.406 r  sense/bluec[3]_i_6/O
                         net (fo=1, routed)           0.000     1.406    sense/bluec[3]_i_6_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.166     1.572 r  sense/bluec_reg[3]_i_1/O[3]
                         net (fo=9, routed)           0.000     1.572    sense/bluec[3]
    SLICE_X5Y16          FDRE                                         r  sense/bluec_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock100_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.857     1.984    sense/clock100_IBUF_BUFG
    SLICE_X5Y16          FDRE                                         r  sense/bluec_reg[3]/C

Slack:                    inf
  Source:                 sensorOUT
                            (input port)
  Destination:            sense/temp_S_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.583ns  (logic 0.379ns (23.933%)  route 1.204ns (76.067%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L17                                               0.000     0.000 r  sensorOUT (IN)
                         net (fo=0)                   0.000     0.000    sensorOUT
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sensorOUT_IBUF_inst/O
                         net (fo=2, routed)           0.668     0.912    sense/sensorOUT_IBUF
    SLICE_X5Y15          LUT4 (Prop_lut4_I3_O)        0.045     0.957 f  sense/temp_S[3]_i_14/O
                         net (fo=3, routed)           0.235     1.192    sense/temp_S[3]_i_14_n_0
    SLICE_X5Y14          LUT6 (Prop_lut6_I5_O)        0.045     1.237 r  sense/temp_S[3]_i_8/O
                         net (fo=3, routed)           0.245     1.482    sense/p_11_out
    SLICE_X0Y14          LUT6 (Prop_lut6_I5_O)        0.045     1.527 r  sense/temp_S[3]_i_1/O
                         net (fo=2, routed)           0.056     1.583    sense/temp_S[3]_i_1_n_0
    SLICE_X0Y14          FDRE                                         r  sense/temp_S_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock100_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.861     1.988    sense/clock100_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  sense/temp_S_reg[2]/C

Slack:                    inf
  Source:                 sensorOUT
                            (input port)
  Destination:            sense/temp_S_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.583ns  (logic 0.379ns (23.933%)  route 1.204ns (76.067%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L17                                               0.000     0.000 r  sensorOUT (IN)
                         net (fo=0)                   0.000     0.000    sensorOUT
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sensorOUT_IBUF_inst/O
                         net (fo=2, routed)           0.668     0.912    sense/sensorOUT_IBUF
    SLICE_X5Y15          LUT4 (Prop_lut4_I3_O)        0.045     0.957 f  sense/temp_S[3]_i_14/O
                         net (fo=3, routed)           0.235     1.192    sense/temp_S[3]_i_14_n_0
    SLICE_X5Y14          LUT6 (Prop_lut6_I5_O)        0.045     1.237 r  sense/temp_S[3]_i_8/O
                         net (fo=3, routed)           0.245     1.482    sense/p_11_out
    SLICE_X0Y14          LUT6 (Prop_lut6_I5_O)        0.045     1.527 r  sense/temp_S[3]_i_1/O
                         net (fo=2, routed)           0.056     1.583    sense/temp_S[3]_i_1_n_0
    SLICE_X0Y14          FDRE                                         r  sense/temp_S_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock100_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.861     1.988    sense/clock100_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  sense/temp_S_reg[3]/C

Slack:                    inf
  Source:                 sensorOUT
                            (input port)
  Destination:            sense/greenc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.599ns  (logic 0.449ns (28.084%)  route 1.150ns (71.916%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L17                                               0.000     0.000 r  sensorOUT (IN)
                         net (fo=0)                   0.000     0.000    sensorOUT
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sensorOUT_IBUF_inst/O
                         net (fo=2, routed)           0.668     0.912    sense/sensorOUT_IBUF
    SLICE_X5Y15          LUT4 (Prop_lut4_I3_O)        0.045     0.957 f  sense/temp_S[3]_i_14/O
                         net (fo=3, routed)           0.304     1.262    sense/temp_S[3]_i_14_n_0
    SLICE_X0Y15          LUT6 (Prop_lut6_I4_O)        0.045     1.307 r  sense/temp_S[3]_i_4/O
                         net (fo=4, routed)           0.177     1.484    sense/temp_S[3]_i_4_n_0
    SLICE_X1Y15          LUT6 (Prop_lut6_I5_O)        0.045     1.529 r  sense/greenc[3]_i_6/O
                         net (fo=1, routed)           0.000     1.529    sense/greenc[3]_i_6_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.599 r  sense/greenc_reg[3]_i_1/O[0]
                         net (fo=9, routed)           0.000     1.599    sense/greenc[0]
    SLICE_X1Y15          FDRE                                         r  sense/greenc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock100_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.860     1.987    sense/clock100_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  sense/greenc_reg[0]/C

Slack:                    inf
  Source:                 sensorOUT
                            (input port)
  Destination:            sense/bluec_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.612ns  (logic 0.585ns (36.278%)  route 1.027ns (63.722%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L17                                               0.000     0.000 r  sensorOUT (IN)
                         net (fo=0)                   0.000     0.000    sensorOUT
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sensorOUT_IBUF_inst/O
                         net (fo=2, routed)           0.668     0.912    sense/sensorOUT_IBUF
    SLICE_X5Y15          LUT4 (Prop_lut4_I3_O)        0.045     0.957 f  sense/temp_S[3]_i_14/O
                         net (fo=3, routed)           0.235     1.192    sense/temp_S[3]_i_14_n_0
    SLICE_X5Y14          LUT6 (Prop_lut6_I5_O)        0.045     1.237 r  sense/temp_S[3]_i_8/O
                         net (fo=3, routed)           0.124     1.361    sense/p_11_out
    SLICE_X5Y16          LUT3 (Prop_lut3_I2_O)        0.045     1.406 r  sense/bluec[3]_i_6/O
                         net (fo=1, routed)           0.000     1.406    sense/bluec[3]_i_6_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.558 r  sense/bluec_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.558    sense/bluec_reg[3]_i_1_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.612 r  sense/bluec_reg[7]_i_1/O[0]
                         net (fo=9, routed)           0.000     1.612    sense/bluec[4]
    SLICE_X5Y17          FDRE                                         r  sense/bluec_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock100_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.856     1.983    sense/clock100_IBUF_BUFG
    SLICE_X5Y17          FDRE                                         r  sense/bluec_reg[4]/C





