ARM GAS  /tmp/ccpQQaSN.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32l4xx_hal_i2c.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.I2C_Flush_TXDR,"ax",%progbits
  18              		.align	1
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu fpv4-sp-d16
  24              	I2C_Flush_TXDR:
  25              	.LFB185:
  26              		.file 1 "../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c"
   1:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
   2:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   ******************************************************************************
   3:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @file    stm32l4xx_hal_i2c.c
   4:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @author  MCD Application Team
   5:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief   I2C HAL module driver.
   6:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *          This file provides firmware functions to manage the following
   7:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *          functionalities of the Inter Integrated Circuit (I2C) peripheral:
   8:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *           + Initialization and de-initialization functions
   9:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *           + IO operation functions
  10:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *           + Peripheral State and Errors functions
  11:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *
  12:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   @verbatim
  13:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   ==============================================================================
  14:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****                         ##### How to use this driver #####
  15:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   ==============================================================================
  16:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     [..]
  17:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     The I2C HAL driver can be used as follows:
  18:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
  19:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     (#) Declare a I2C_HandleTypeDef handle structure, for example:
  20:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         I2C_HandleTypeDef  hi2c;
  21:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
  22:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     (#)Initialize the I2C low level resources by implementing the @ref HAL_I2C_MspInit() API:
  23:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         (##) Enable the I2Cx interface clock
  24:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         (##) I2C pins configuration
  25:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****             (+++) Enable the clock for the I2C GPIOs
  26:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****             (+++) Configure I2C pins as alternate function open-drain
  27:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         (##) NVIC configuration if you need to use interrupt process
  28:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****             (+++) Configure the I2Cx interrupt priority
  29:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****             (+++) Enable the NVIC I2C IRQ Channel
  30:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         (##) DMA Configuration if you need to use DMA process
  31:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****             (+++) Declare a DMA_HandleTypeDef handle structure for the transmit or receive channel
  32:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****             (+++) Enable the DMAx interface clock using
ARM GAS  /tmp/ccpQQaSN.s 			page 2


  33:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****             (+++) Configure the DMA handle parameters
  34:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****             (+++) Configure the DMA Tx or Rx channel
  35:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****             (+++) Associate the initialized DMA handle to the hi2c DMA Tx or Rx handle
  36:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****             (+++) Configure the priority and enable the NVIC for the transfer complete interrupt on
  37:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****                   the DMA Tx or Rx channel
  38:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
  39:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     (#) Configure the Communication Clock Timing, Own Address1, Master Addressing mode, Dual Addres
  40:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         Own Address2, Own Address2 Mask, General call and Nostretch mode in the hi2c Init structure
  41:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
  42:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     (#) Initialize the I2C registers by calling the @ref HAL_I2C_Init(), configures also the low le
  43:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         (GPIO, CLOCK, NVIC...etc) by calling the customized @ref HAL_I2C_MspInit(&hi2c) API.
  44:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
  45:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     (#) To check if target device is ready for communication, use the function @ref HAL_I2C_IsDevic
  46:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
  47:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     (#) For I2C IO and IO MEM operations, three operation modes are available within this driver :
  48:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
  49:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     *** Polling mode IO operation ***
  50:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     =================================
  51:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     [..]
  52:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (+) Transmit in master mode an amount of data in blocking mode using @ref HAL_I2C_Master_Tran
  53:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (+) Receive in master mode an amount of data in blocking mode using @ref HAL_I2C_Master_Recei
  54:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (+) Transmit in slave mode an amount of data in blocking mode using @ref HAL_I2C_Slave_Transm
  55:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (+) Receive in slave mode an amount of data in blocking mode using @ref HAL_I2C_Slave_Receive
  56:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
  57:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     *** Polling mode IO MEM operation ***
  58:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     =====================================
  59:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     [..]
  60:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (+) Write an amount of data in blocking mode to a specific memory address using @ref HAL_I2C_
  61:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (+) Read an amount of data in blocking mode from a specific memory address using @ref HAL_I2C
  62:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
  63:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
  64:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     *** Interrupt mode IO operation ***
  65:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     ===================================
  66:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     [..]
  67:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (+) Transmit in master mode an amount of data in non-blocking mode using @ref HAL_I2C_Master_
  68:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (+) At transmission end of transfer, @ref HAL_I2C_MasterTxCpltCallback() is executed and user
  69:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****            add his own code by customization of function pointer @ref HAL_I2C_MasterTxCpltCallback(
  70:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (+) Receive in master mode an amount of data in non-blocking mode using @ref HAL_I2C_Master_R
  71:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (+) At reception end of transfer, @ref HAL_I2C_MasterRxCpltCallback() is executed and user ca
  72:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****            add his own code by customization of function pointer @ref HAL_I2C_MasterRxCpltCallback(
  73:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (+) Transmit in slave mode an amount of data in non-blocking mode using @ref HAL_I2C_Slave_Tr
  74:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (+) At transmission end of transfer, @ref HAL_I2C_SlaveTxCpltCallback() is executed and user 
  75:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****            add his own code by customization of function pointer @ref HAL_I2C_SlaveTxCpltCallback()
  76:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (+) Receive in slave mode an amount of data in non-blocking mode using @ref HAL_I2C_Slave_Rec
  77:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (+) At reception end of transfer, @ref HAL_I2C_SlaveRxCpltCallback() is executed and user can
  78:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****            add his own code by customization of function pointer @ref HAL_I2C_SlaveRxCpltCallback()
  79:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (+) In case of transfer Error, @ref HAL_I2C_ErrorCallback() function is executed and user can
  80:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****            add his own code by customization of function pointer @ref HAL_I2C_ErrorCallback()
  81:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (+) Abort a master I2C process communication with Interrupt using @ref HAL_I2C_Master_Abort_I
  82:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (+) End of abort process, @ref HAL_I2C_AbortCpltCallback() is executed and user can
  83:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****            add his own code by customization of function pointer @ref HAL_I2C_AbortCpltCallback()
  84:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (+) Discard a slave I2C process communication using @ref __HAL_I2C_GENERATE_NACK() macro.
  85:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****            This action will inform Master to generate a Stop condition to discard the communication
  86:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
  87:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
  88:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     *** Interrupt mode or DMA mode IO sequential operation ***
  89:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     ==========================================================
ARM GAS  /tmp/ccpQQaSN.s 			page 3


  90:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     [..]
  91:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (@) These interfaces allow to manage a sequential transfer with a repeated start condition
  92:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           when a direction change during transfer
  93:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     [..]
  94:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (+) A specific option field manage the different steps of a sequential transfer
  95:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (+) Option field values are defined through @ref I2C_XFEROPTIONS and are listed below:
  96:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (++) I2C_FIRST_AND_LAST_FRAME: No sequential usage, functionnal is same as associated interfa
  97:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (++) I2C_FIRST_FRAME: Sequential usage, this option allow to manage a sequence with start con
  98:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****                             and data to transfer without a final stop condition
  99:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (++) I2C_FIRST_AND_NEXT_FRAME: Sequential usage (Master only), this option allow to manage a 
 100:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****                             and data to transfer without a final stop condition, an then permit a c
 101:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****                             several times (like @ref HAL_I2C_Master_Sequential_Transmit_IT() then @
 102:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****                             or @ref HAL_I2C_Master_Sequential_Transmit_DMA() then @ref HAL_I2C_Mast
 103:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (++) I2C_NEXT_FRAME: Sequential usage, this option allow to manage a sequence with a restart 
 104:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****                             and with new data to transfer if the direction change or manage only th
 105:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****                             if no direction change and without a final stop condition in both cases
 106:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (++) I2C_LAST_FRAME: Sequential usage, this option allow to manage a sequance with a restart 
 107:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****                             and with new data to transfer if the direction change or manage only th
 108:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****                             if no direction change and with a final stop condition in both cases
 109:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (++) I2C_LAST_FRAME_NO_STOP: Sequential usage (Master only), this option allow to manage a re
 110:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****                             interface several times (link with option I2C_FIRST_AND_NEXT_FRAME).
 111:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****                             Usage can, transfer several bytes one by one using HAL_I2C_Master_Seque
 112:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****                               or HAL_I2C_Master_Sequential_Receive_IT(option I2C_FIRST_AND_NEXT_FRA
 113:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****                               or HAL_I2C_Master_Sequential_Transmit_DMA(option I2C_FIRST_AND_NEXT_F
 114:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****                               or HAL_I2C_Master_Sequential_Receive_DMA(option I2C_FIRST_AND_NEXT_FR
 115:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****                             Then usage of this option I2C_LAST_FRAME_NO_STOP at the last Transmit o
 116:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****                               without stopping the communication and so generate a restart conditio
 117:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (++) I2C_OTHER_FRAME: Sequential usage (Master only), this option allow to manage a restart c
 118:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****                             interface.
 119:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****                             Usage can, transfer several bytes one by one with a restart with slave 
 120:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****                               or HAL_I2C_Master_Sequential_Receive_IT(option I2C_FIRST_FRAME then I
 121:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****                               or HAL_I2C_Master_Sequential_Transmit_DMA(option I2C_FIRST_FRAME then
 122:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****                               or HAL_I2C_Master_Sequential_Receive_DMA(option I2C_FIRST_FRAME then 
 123:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****                             Then usage of this option I2C_OTHER_AND_LAST_FRAME at the last frame to
 124:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 125:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (+) Differents sequential I2C interfaces are listed below:
 126:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (++) Sequential transmit in master I2C mode an amount of data in non-blocking mode using @ref
 127:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****             or using @ref HAL_I2C_Master_Sequential_Transmit_DMA()
 128:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (+++) At transmission end of current frame transfer, @ref HAL_I2C_MasterTxCpltCallback() is e
 129:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****            add his own code by customization of function pointer @ref HAL_I2C_MasterTxCpltCallback(
 130:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (++) Sequential receive in master I2C mode an amount of data in non-blocking mode using @ref 
 131:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****             or using @ref HAL_I2C_Master_Sequential_Receive_DMA()
 132:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (+++) At reception end of current frame transfer, @ref HAL_I2C_MasterRxCpltCallback() is exec
 133:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****            add his own code by customization of function pointer @ref HAL_I2C_MasterRxCpltCallback(
 134:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (++) Abort a master IT or DMA I2C process communication with Interrupt using @ref HAL_I2C_Mas
 135:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (+++) End of abort process, @ref HAL_I2C_AbortCpltCallback() is executed and user can
 136:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****            add his own code by customization of function pointer @ref HAL_I2C_AbortCpltCallback()
 137:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (++) Enable/disable the Address listen mode in slave I2C mode using @ref HAL_I2C_EnableListen
 138:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (+++) When address slave I2C match, @ref HAL_I2C_AddrCallback() is executed and user can
 139:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****            add his own code to check the Address Match Code and the transmission direction request 
 140:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (+++) At Listen mode end @ref HAL_I2C_ListenCpltCallback() is executed and user can
 141:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****            add his own code by customization of function pointer @ref HAL_I2C_ListenCpltCallback()
 142:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (++) Sequential transmit in slave I2C mode an amount of data in non-blocking mode using @ref 
 143:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****             or using @ref HAL_I2C_Slave_Sequential_Transmit_DMA()
 144:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (+++) At transmission end of current frame transfer, @ref HAL_I2C_SlaveTxCpltCallback() is ex
 145:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****            add his own code by customization of function pointer @ref HAL_I2C_SlaveTxCpltCallback()
 146:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (++) Sequential receive in slave I2C mode an amount of data in non-blocking mode using @ref H
ARM GAS  /tmp/ccpQQaSN.s 			page 4


 147:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****             or using @ref HAL_I2C_Slave_Sequential_Receive_DMA()
 148:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (+++) At reception end of current frame transfer, @ref HAL_I2C_SlaveRxCpltCallback() is execu
 149:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****            add his own code by customization of function pointer @ref HAL_I2C_SlaveRxCpltCallback()
 150:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (++) In case of transfer Error, @ref HAL_I2C_ErrorCallback() function is executed and user ca
 151:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****            add his own code by customization of function pointer @ref HAL_I2C_ErrorCallback()
 152:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (++) Discard a slave I2C process communication using @ref __HAL_I2C_GENERATE_NACK() macro.
 153:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****            This action will inform Master to generate a Stop condition to discard the communication
 154:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 155:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     *** Interrupt mode IO MEM operation ***
 156:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     =======================================
 157:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     [..]
 158:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (+) Write an amount of data in non-blocking mode with Interrupt to a specific memory address 
 159:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           @ref HAL_I2C_Mem_Write_IT()
 160:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (+) At Memory end of write transfer, @ref HAL_I2C_MemTxCpltCallback() is executed and user ca
 161:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****            add his own code by customization of function pointer @ref HAL_I2C_MemTxCpltCallback()
 162:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (+) Read an amount of data in non-blocking mode with Interrupt from a specific memory address
 163:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           @ref HAL_I2C_Mem_Read_IT()
 164:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (+) At Memory end of read transfer, @ref HAL_I2C_MemRxCpltCallback() is executed and user can
 165:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****            add his own code by customization of function pointer @ref HAL_I2C_MemRxCpltCallback()
 166:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (+) In case of transfer Error, @ref HAL_I2C_ErrorCallback() function is executed and user can
 167:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****            add his own code by customization of function pointer @ref HAL_I2C_ErrorCallback()
 168:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 169:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     *** DMA mode IO operation ***
 170:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     ==============================
 171:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     [..]
 172:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (+) Transmit in master mode an amount of data in non-blocking mode (DMA) using
 173:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           @ref HAL_I2C_Master_Transmit_DMA()
 174:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (+) At transmission end of transfer, @ref HAL_I2C_MasterTxCpltCallback() is executed and user
 175:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****            add his own code by customization of function pointer @ref HAL_I2C_MasterTxCpltCallback(
 176:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (+) Receive in master mode an amount of data in non-blocking mode (DMA) using
 177:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           @ref HAL_I2C_Master_Receive_DMA()
 178:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (+) At reception end of transfer, @ref HAL_I2C_MasterRxCpltCallback() is executed and user ca
 179:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****            add his own code by customization of function pointer @ref HAL_I2C_MasterRxCpltCallback(
 180:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (+) Transmit in slave mode an amount of data in non-blocking mode (DMA) using
 181:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           @ref HAL_I2C_Slave_Transmit_DMA()
 182:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (+) At transmission end of transfer, @ref HAL_I2C_SlaveTxCpltCallback() is executed and user 
 183:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****            add his own code by customization of function pointer @ref HAL_I2C_SlaveTxCpltCallback()
 184:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (+) Receive in slave mode an amount of data in non-blocking mode (DMA) using
 185:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           @ref HAL_I2C_Slave_Receive_DMA()
 186:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (+) At reception end of transfer, @ref HAL_I2C_SlaveRxCpltCallback() is executed and user can
 187:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****            add his own code by customization of function pointer @ref HAL_I2C_SlaveRxCpltCallback()
 188:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (+) In case of transfer Error, @ref HAL_I2C_ErrorCallback() function is executed and user can
 189:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****            add his own code by customization of function pointer @ref HAL_I2C_ErrorCallback()
 190:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (+) Abort a master I2C process communication with Interrupt using @ref HAL_I2C_Master_Abort_I
 191:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (+) End of abort process, @ref HAL_I2C_AbortCpltCallback() is executed and user can
 192:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****            add his own code by customization of function pointer @ref HAL_I2C_AbortCpltCallback()
 193:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (+) Discard a slave I2C process communication using @ref __HAL_I2C_GENERATE_NACK() macro.
 194:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****            This action will inform Master to generate a Stop condition to discard the communication
 195:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 196:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     *** DMA mode IO MEM operation ***
 197:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     =================================
 198:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     [..]
 199:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (+) Write an amount of data in non-blocking mode with DMA to a specific memory address using
 200:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           @ref HAL_I2C_Mem_Write_DMA()
 201:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (+) At Memory end of write transfer, @ref HAL_I2C_MemTxCpltCallback() is executed and user ca
 202:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****            add his own code by customization of function pointer @ref HAL_I2C_MemTxCpltCallback()
 203:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (+) Read an amount of data in non-blocking mode with DMA from a specific memory address using
ARM GAS  /tmp/ccpQQaSN.s 			page 5


 204:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           @ref HAL_I2C_Mem_Read_DMA()
 205:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (+) At Memory end of read transfer, @ref HAL_I2C_MemRxCpltCallback() is executed and user can
 206:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****            add his own code by customization of function pointer @ref HAL_I2C_MemRxCpltCallback()
 207:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (+) In case of transfer Error, @ref HAL_I2C_ErrorCallback() function is executed and user can
 208:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****            add his own code by customization of function pointer @ref HAL_I2C_ErrorCallback()
 209:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 210:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 211:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****      *** I2C HAL driver macros list ***
 212:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****      ==================================
 213:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****      [..]
 214:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****        Below the list of most used macros in I2C HAL driver.
 215:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 216:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (+) @ref __HAL_I2C_ENABLE: Enable the I2C peripheral
 217:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (+) @ref __HAL_I2C_DISABLE: Disable the I2C peripheral
 218:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (+) @ref __HAL_I2C_GENERATE_NACK: Generate a Non-Acknowledge I2C peripheral in Slave mode
 219:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (+) @ref __HAL_I2C_GET_FLAG: Check whether the specified I2C flag is set or not
 220:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (+) @ref __HAL_I2C_CLEAR_FLAG: Clear the specified I2C pending flag
 221:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (+) @ref __HAL_I2C_ENABLE_IT: Enable the specified I2C interrupt
 222:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (+) @ref __HAL_I2C_DISABLE_IT: Disable the specified I2C interrupt
 223:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 224:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****      *** Callback registration ***
 225:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****      =============================================
 226:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 227:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****      The compilation flag USE_HAL_I2C_REGISTER_CALLBACKS when set to 1
 228:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****      allows the user to configure dynamically the driver callbacks.
 229:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****      Use Functions @ref HAL_I2C_RegisterCallback() or @ref HAL_I2C_RegisterAddrCallback()
 230:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****      to register an interrupt callback.
 231:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 232:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****      Function @ref HAL_I2C_RegisterCallback() allows to register following callbacks:
 233:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****        (+) MasterTxCpltCallback : callback for Master transmission end of transfer.
 234:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****        (+) MasterRxCpltCallback : callback for Master reception end of transfer.
 235:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****        (+) SlaveTxCpltCallback  : callback for Slave transmission end of transfer.
 236:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****        (+) SlaveRxCpltCallback  : callback for Slave reception end of transfer.
 237:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****        (+) ListenCpltCallback   : callback for end of listen mode.
 238:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****        (+) MemTxCpltCallback    : callback for Memory transmission end of transfer.
 239:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****        (+) MemRxCpltCallback    : callback for Memory reception end of transfer.
 240:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****        (+) ErrorCallback        : callback for error detection.
 241:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****        (+) AbortCpltCallback    : callback for abort completion process.
 242:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****        (+) MspInitCallback      : callback for Msp Init.
 243:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****        (+) MspDeInitCallback    : callback for Msp DeInit.
 244:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****      This function takes as parameters the HAL peripheral handle, the Callback ID
 245:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****      and a pointer to the user callback function.
 246:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 247:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****      For specific callback AddrCallback use dedicated register callbacks : @ref HAL_I2C_RegisterAdd
 248:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 249:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****      Use function @ref HAL_I2C_UnRegisterCallback to reset a callback to the default
 250:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****      weak function.
 251:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****      @ref HAL_I2C_UnRegisterCallback takes as parameters the HAL peripheral handle,
 252:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****      and the Callback ID.
 253:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****      This function allows to reset following callbacks:
 254:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****        (+) MasterTxCpltCallback : callback for Master transmission end of transfer.
 255:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****        (+) MasterRxCpltCallback : callback for Master reception end of transfer.
 256:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****        (+) SlaveTxCpltCallback  : callback for Slave transmission end of transfer.
 257:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****        (+) SlaveRxCpltCallback  : callback for Slave reception end of transfer.
 258:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****        (+) ListenCpltCallback   : callback for end of listen mode.
 259:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****        (+) MemTxCpltCallback    : callback for Memory transmission end of transfer.
 260:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****        (+) MemRxCpltCallback    : callback for Memory reception end of transfer.
ARM GAS  /tmp/ccpQQaSN.s 			page 6


 261:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****        (+) ErrorCallback        : callback for error detection.
 262:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****        (+) AbortCpltCallback    : callback for abort completion process.
 263:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****        (+) MspInitCallback      : callback for Msp Init.
 264:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****        (+) MspDeInitCallback    : callback for Msp DeInit.
 265:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 266:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****      For callback AddrCallback use dedicated register callbacks : @ref HAL_I2C_UnRegisterAddrCallba
 267:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 268:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****      By default, after the @ref HAL_I2C_Init() and when the state is @ref HAL_I2C_STATE_RESET
 269:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****      all callbacks are set to the corresponding weak functions:
 270:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****      examples @ref HAL_I2C_MasterTxCpltCallback(), @ref HAL_I2C_MasterRxCpltCallback().
 271:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****      Exception done for MspInit and MspDeInit functions that are
 272:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****      reset to the legacy weak functions in the @ref HAL_I2C_Init()/ @ref HAL_I2C_DeInit() only when
 273:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****      these callbacks are null (not registered beforehand).
 274:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****      If MspInit or MspDeInit are not null, the @ref HAL_I2C_Init()/ @ref HAL_I2C_DeInit()
 275:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****      keep and use the user MspInit/MspDeInit callbacks (registered beforehand) whatever the state.
 276:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 277:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****      Callbacks can be registered/unregistered in @ref HAL_I2C_STATE_READY state only.
 278:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****      Exception done MspInit/MspDeInit functions that can be registered/unregistered
 279:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****      in @ref HAL_I2C_STATE_READY or @ref HAL_I2C_STATE_RESET state,
 280:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****      thus registered (user) MspInit/DeInit callbacks can be used during the Init/DeInit.
 281:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****      Then, the user first registers the MspInit/MspDeInit user callbacks
 282:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****      using @ref HAL_I2C_RegisterCallback() before calling @ref HAL_I2C_DeInit()
 283:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****      or @ref HAL_I2C_Init() function.
 284:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 285:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****      When the compilation flag USE_HAL_I2C_REGISTER_CALLBACKS is set to 0 or
 286:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****      not defined, the callback registration feature is not available and all callbacks
 287:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****      are set to the corresponding weak functions.
 288:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 289:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****      [..]
 290:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****        (@) You can refer to the I2C HAL driver header file for more useful macros
 291:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 292:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   @endverbatim
 293:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   ******************************************************************************
 294:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @attention
 295:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *
 296:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
 297:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *
 298:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * Redistribution and use in source and binary forms, with or without modification,
 299:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * are permitted provided that the following conditions are met:
 300:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *   1. Redistributions of source code must retain the above copyright notice,
 301:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *      this list of conditions and the following disclaimer.
 302:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
 303:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *      this list of conditions and the following disclaimer in the documentation
 304:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *      and/or other materials provided with the distribution.
 305:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
 306:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *      may be used to endorse or promote products derived from this software
 307:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *      without specific prior written permission.
 308:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *
 309:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
 310:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
 311:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
 312:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
 313:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
 314:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
 315:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
 316:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
 317:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
ARM GAS  /tmp/ccpQQaSN.s 			page 7


 318:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 319:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *
 320:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   ******************************************************************************
 321:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
 322:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 323:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /* Includes ------------------------------------------------------------------*/
 324:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #include "stm32l4xx_hal.h"
 325:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 326:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /** @addtogroup STM32L4xx_HAL_Driver
 327:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @{
 328:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
 329:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 330:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /** @defgroup I2C I2C
 331:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief I2C HAL module driver
 332:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @{
 333:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
 334:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 335:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #ifdef HAL_I2C_MODULE_ENABLED
 336:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 337:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /* Private typedef -----------------------------------------------------------*/
 338:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /* Private define ------------------------------------------------------------*/
 339:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 340:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /** @defgroup I2C_Private_Define I2C Private Define
 341:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @{
 342:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
 343:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #define TIMING_CLEAR_MASK   (0xF0FFFFFFU)  /*!< I2C TIMING clear register Mask */
 344:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #define I2C_TIMEOUT_ADDR    (10000U)       /*!< 10 s  */
 345:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #define I2C_TIMEOUT_BUSY    (25U)          /*!< 25 ms */
 346:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #define I2C_TIMEOUT_DIR     (25U)          /*!< 25 ms */
 347:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #define I2C_TIMEOUT_RXNE    (25U)          /*!< 25 ms */
 348:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #define I2C_TIMEOUT_STOPF   (25U)          /*!< 25 ms */
 349:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #define I2C_TIMEOUT_TC      (25U)          /*!< 25 ms */
 350:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #define I2C_TIMEOUT_TCR     (25U)          /*!< 25 ms */
 351:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #define I2C_TIMEOUT_TXIS    (25U)          /*!< 25 ms */
 352:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #define I2C_TIMEOUT_FLAG    (25U)          /*!< 25 ms */
 353:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 354:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #define MAX_NBYTE_SIZE      255U
 355:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #define SlaveAddr_SHIFT     7U
 356:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #define SlaveAddr_MSK       0x06U
 357:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 358:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /* Private define for @ref PreviousState usage */
 359:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #define I2C_STATE_MSK             ((uint32_t)((uint32_t)((uint32_t)HAL_I2C_STATE_BUSY_TX | (uint32_
 360:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #define I2C_STATE_NONE            ((uint32_t)(HAL_I2C_MODE_NONE))                                  
 361:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #define I2C_STATE_MASTER_BUSY_TX  ((uint32_t)(((uint32_t)HAL_I2C_STATE_BUSY_TX & I2C_STATE_MSK) | (
 362:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #define I2C_STATE_MASTER_BUSY_RX  ((uint32_t)(((uint32_t)HAL_I2C_STATE_BUSY_RX & I2C_STATE_MSK) | (
 363:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #define I2C_STATE_SLAVE_BUSY_TX   ((uint32_t)(((uint32_t)HAL_I2C_STATE_BUSY_TX & I2C_STATE_MSK) | (
 364:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #define I2C_STATE_SLAVE_BUSY_RX   ((uint32_t)(((uint32_t)HAL_I2C_STATE_BUSY_RX & I2C_STATE_MSK) | (
 365:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #define I2C_STATE_MEM_BUSY_TX     ((uint32_t)(((uint32_t)HAL_I2C_STATE_BUSY_TX & I2C_STATE_MSK) | (
 366:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #define I2C_STATE_MEM_BUSY_RX     ((uint32_t)(((uint32_t)HAL_I2C_STATE_BUSY_RX & I2C_STATE_MSK) | (
 367:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 368:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 369:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /* Private define to centralize the enable/disable of Interrupts */
 370:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #define I2C_XFER_TX_IT          (0x00000001U)
 371:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #define I2C_XFER_RX_IT          (0x00000002U)
 372:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #define I2C_XFER_LISTEN_IT      (0x00000004U)
 373:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 374:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #define I2C_XFER_ERROR_IT       (0x00000011U)
ARM GAS  /tmp/ccpQQaSN.s 			page 8


 375:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #define I2C_XFER_CPLT_IT        (0x00000012U)
 376:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #define I2C_XFER_RELOAD_IT      (0x00000012U)
 377:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 378:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /* Private define Sequential Transfer Options default/reset value */
 379:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #define I2C_NO_OPTION_FRAME     (0xFFFF0000U)
 380:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
 381:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @}
 382:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
 383:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 384:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /* Private macro -------------------------------------------------------------*/
 385:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /* Private variables ---------------------------------------------------------*/
 386:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /* Private function prototypes -----------------------------------------------*/
 387:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 388:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /** @defgroup I2C_Private_Functions I2C Private Functions
 389:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @{
 390:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
 391:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /* Private functions to handle DMA transfer */
 392:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** static void I2C_DMAMasterTransmitCplt(DMA_HandleTypeDef *hdma);
 393:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** static void I2C_DMAMasterReceiveCplt(DMA_HandleTypeDef *hdma);
 394:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** static void I2C_DMASlaveTransmitCplt(DMA_HandleTypeDef *hdma);
 395:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** static void I2C_DMASlaveReceiveCplt(DMA_HandleTypeDef *hdma);
 396:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** static void I2C_DMAError(DMA_HandleTypeDef *hdma);
 397:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** static void I2C_DMAAbort(DMA_HandleTypeDef *hdma);
 398:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 399:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /* Private functions to handle IT transfer */
 400:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags);
 401:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** static void I2C_ITMasterSequentialCplt(I2C_HandleTypeDef *hi2c);
 402:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** static void I2C_ITSlaveSequentialCplt(I2C_HandleTypeDef *hi2c);
 403:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags);
 404:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags);
 405:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags);
 406:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode);
 407:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 408:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /* Private functions to handle IT transfer */
 409:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint1
 410:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16
 411:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 412:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /* Private functions for I2C transfer IRQ handler */
 413:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** static HAL_StatusTypeDef I2C_Master_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint
 414:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint3
 415:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uin
 416:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint
 417:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 418:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /* Private functions to handle flags during polling transfer */
 419:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagSta
 420:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, 
 421:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, 
 422:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, 
 423:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_
 424:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 425:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /* Private functions to centralize the enable/disable of Interrupts */
 426:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest);
 427:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest);
 428:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 429:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /* Private function to flush TXDR register */
 430:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c);
 431:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
ARM GAS  /tmp/ccpQQaSN.s 			page 9


 432:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /* Private function to handle  start, restart or stop a transfer */
 433:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t
 434:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 435:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /* Private function to Convert Specific options */
 436:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c);
 437:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
 438:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @}
 439:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
 440:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 441:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /* Exported functions --------------------------------------------------------*/
 442:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 443:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /** @defgroup I2C_Exported_Functions I2C Exported Functions
 444:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @{
 445:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
 446:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 447:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /** @defgroup I2C_Exported_Functions_Group1 Initialization and de-initialization functions
 448:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****  *  @brief    Initialization and Configuration functions
 449:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****  *
 450:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** @verbatim
 451:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****  ===============================================================================
 452:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****               ##### Initialization and de-initialization functions #####
 453:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****  ===============================================================================
 454:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     [..]  This subsection provides a set of functions allowing to initialize and
 455:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           deinitialize the I2Cx peripheral:
 456:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 457:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (+) User must Implement HAL_I2C_MspInit() function in which he configures
 458:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           all related peripherals resources (CLOCK, GPIO, DMA, IT and NVIC ).
 459:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 460:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (+) Call the function HAL_I2C_Init() to configure the selected device with
 461:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           the selected configuration:
 462:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         (++) Clock Timing
 463:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         (++) Own Address 1
 464:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         (++) Addressing mode (Master, Slave)
 465:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         (++) Dual Addressing mode
 466:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         (++) Own Address 2
 467:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         (++) Own Address 2 Mask
 468:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         (++) General call mode
 469:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         (++) Nostretch mode
 470:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 471:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (+) Call the function HAL_I2C_DeInit() to restore the default configuration
 472:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           of the selected I2Cx peripheral.
 473:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 474:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** @endverbatim
 475:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @{
 476:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
 477:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 478:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
 479:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  Initializes the I2C according to the specified parameters
 480:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *         in the I2C_InitTypeDef and initialize the associated handle.
 481:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
 482:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
 483:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval HAL status
 484:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
 485:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
 486:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
 487:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Check the I2C handle allocation */
 488:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (hi2c == NULL)
ARM GAS  /tmp/ccpQQaSN.s 			page 10


 489:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 490:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_ERROR;
 491:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 492:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 493:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Check the parameters */
 494:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 495:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   assert_param(IS_I2C_OWN_ADDRESS1(hi2c->Init.OwnAddress1));
 496:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   assert_param(IS_I2C_ADDRESSING_MODE(hi2c->Init.AddressingMode));
 497:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
 498:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
 499:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
 500:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
 501:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));
 502:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 503:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (hi2c->State == HAL_I2C_STATE_RESET)
 504:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 505:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Allocate lock resource and initialize it */
 506:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Lock = HAL_UNLOCKED;
 507:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 508:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
 509:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Init the I2C Callback settings */
 510:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->MasterTxCpltCallback = HAL_I2C_MasterTxCpltCallback; /* Legacy weak MasterTxCpltCallback 
 511:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->MasterRxCpltCallback = HAL_I2C_MasterRxCpltCallback; /* Legacy weak MasterRxCpltCallback 
 512:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->SlaveTxCpltCallback  = HAL_I2C_SlaveTxCpltCallback;  /* Legacy weak SlaveTxCpltCallback  
 513:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->SlaveRxCpltCallback  = HAL_I2C_SlaveRxCpltCallback;  /* Legacy weak SlaveRxCpltCallback  
 514:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ListenCpltCallback   = HAL_I2C_ListenCpltCallback;   /* Legacy weak ListenCpltCallback   
 515:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->MemTxCpltCallback    = HAL_I2C_MemTxCpltCallback;    /* Legacy weak MemTxCpltCallback    
 516:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->MemRxCpltCallback    = HAL_I2C_MemRxCpltCallback;    /* Legacy weak MemRxCpltCallback    
 517:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCallback        = HAL_I2C_ErrorCallback;        /* Legacy weak ErrorCallback        
 518:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->AbortCpltCallback    = HAL_I2C_AbortCpltCallback;    /* Legacy weak AbortCpltCallback    
 519:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->AddrCallback         = HAL_I2C_AddrCallback;         /* Legacy weak AddrCallback         
 520:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 521:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (hi2c->MspInitCallback == NULL)
 522:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 523:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->MspInitCallback = HAL_I2C_MspInit; /* Legacy weak MspInit  */
 524:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 525:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 526:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
 527:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->MspInitCallback(hi2c);
 528:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #else
 529:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
 530:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     HAL_I2C_MspInit(hi2c);
 531:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
 532:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 533:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 534:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   hi2c->State = HAL_I2C_STATE_BUSY;
 535:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 536:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Disable the selected I2C peripheral */
 537:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   __HAL_I2C_DISABLE(hi2c);
 538:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 539:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
 540:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Configure I2Cx: Frequency range */
 541:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 542:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 543:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
 544:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Disable Own Address1 before set the Own Address1 configuration */
 545:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
ARM GAS  /tmp/ccpQQaSN.s 			page 11


 546:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 547:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Configure I2Cx: Own Address1 and ack own address1 mode */
 548:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 549:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 550:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 551:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 552:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else /* I2C_ADDRESSINGMODE_10BIT */
 553:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 554:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 555:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 556:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 557:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /*---------------------------- I2Cx CR2 Configuration ----------------------*/
 558:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Configure I2Cx: Addressing Master mode */
 559:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 560:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 561:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 562:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 563:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
 564:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 565:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 566:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
 567:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Disable Own Address2 before set the Own Address2 configuration */
 568:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 569:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 570:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Configure I2Cx: Dual mode and Own Address2 */
 571:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddr
 572:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 573:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /*---------------------------- I2Cx CR1 Configuration ----------------------*/
 574:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Configure I2Cx: Generalcall and NoStretch mode */
 575:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 576:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 577:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Enable the selected I2C peripheral */
 578:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   __HAL_I2C_ENABLE(hi2c);
 579:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 580:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 581:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   hi2c->State = HAL_I2C_STATE_READY;
 582:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   hi2c->PreviousState = I2C_STATE_NONE;
 583:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   hi2c->Mode = HAL_I2C_MODE_NONE;
 584:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 585:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   return HAL_OK;
 586:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
 587:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 588:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
 589:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  DeInitialize the I2C peripheral.
 590:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
 591:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
 592:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval HAL status
 593:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
 594:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
 595:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
 596:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Check the I2C handle allocation */
 597:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (hi2c == NULL)
 598:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 599:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_ERROR;
 600:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 601:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 602:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Check the parameters */
ARM GAS  /tmp/ccpQQaSN.s 			page 12


 603:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 604:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 605:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   hi2c->State = HAL_I2C_STATE_BUSY;
 606:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 607:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Disable the I2C Peripheral Clock */
 608:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   __HAL_I2C_DISABLE(hi2c);
 609:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 610:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
 611:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (hi2c->MspDeInitCallback == NULL)
 612:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 613:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->MspDeInitCallback = HAL_I2C_MspDeInit; /* Legacy weak MspDeInit  */
 614:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 615:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 616:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
 617:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   hi2c->MspDeInitCallback(hi2c);
 618:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #else
 619:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
 620:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   HAL_I2C_MspDeInit(hi2c);
 621:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
 622:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 623:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 624:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   hi2c->State = HAL_I2C_STATE_RESET;
 625:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   hi2c->PreviousState = I2C_STATE_NONE;
 626:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   hi2c->Mode = HAL_I2C_MODE_NONE;
 627:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 628:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Release Lock */
 629:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   __HAL_UNLOCK(hi2c);
 630:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 631:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   return HAL_OK;
 632:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
 633:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 634:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
 635:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief Initialize the I2C MSP.
 636:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
 637:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
 638:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval None
 639:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
 640:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** __weak void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c)
 641:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
 642:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Prevent unused argument(s) compilation warning */
 643:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   UNUSED(hi2c);
 644:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 645:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* NOTE : This function should not be modified, when the callback is needed,
 646:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****             the HAL_I2C_MspInit could be implemented in the user file
 647:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****    */
 648:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
 649:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 650:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
 651:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief DeInitialize the I2C MSP.
 652:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
 653:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
 654:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval None
 655:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
 656:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** __weak void HAL_I2C_MspDeInit(I2C_HandleTypeDef *hi2c)
 657:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
 658:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Prevent unused argument(s) compilation warning */
 659:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   UNUSED(hi2c);
ARM GAS  /tmp/ccpQQaSN.s 			page 13


 660:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 661:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* NOTE : This function should not be modified, when the callback is needed,
 662:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****             the HAL_I2C_MspDeInit could be implemented in the user file
 663:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****    */
 664:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
 665:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 666:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
 667:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
 668:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  Register a User I2C Callback
 669:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *         To be used instead of the weak predefined callback
 670:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
 671:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
 672:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  CallbackID ID of the callback to be registered
 673:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *         This parameter can be one of the following values:
 674:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *          @arg @ref HAL_I2C_MASTER_TX_COMPLETE_CB_ID Master Tx Transfer completed callback ID
 675:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *          @arg @ref HAL_I2C_MASTER_RX_COMPLETE_CB_ID Master Rx Transfer completed callback ID
 676:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *          @arg @ref HAL_I2C_SLAVE_TX_COMPLETE_CB_ID Slave Tx Transfer completed callback ID
 677:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *          @arg @ref HAL_I2C_SLAVE_RX_COMPLETE_CB_ID Slave Rx Transfer completed callback ID
 678:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *          @arg @ref HAL_I2C_LISTEN_COMPLETE_CB_ID Listen Complete callback ID
 679:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *          @arg @ref HAL_I2C_MEM_TX_COMPLETE_CB_ID Memory Tx Transfer callback ID
 680:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *          @arg @ref HAL_I2C_MEM_RX_COMPLETE_CB_ID Memory Rx Transfer completed callback ID
 681:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *          @arg @ref HAL_I2C_ERROR_CB_ID Error callback ID
 682:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *          @arg @ref HAL_I2C_ABORT_CB_ID Abort callback ID
 683:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *          @arg @ref HAL_I2C_MSPINIT_CB_ID MspInit callback ID
 684:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *          @arg @ref HAL_I2C_MSPDEINIT_CB_ID MspDeInit callback ID
 685:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  pCallback pointer to the Callback function
 686:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval HAL status
 687:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
 688:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** HAL_StatusTypeDef HAL_I2C_RegisterCallback(I2C_HandleTypeDef *hi2c, HAL_I2C_CallbackIDTypeDef Callb
 689:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
 690:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   HAL_StatusTypeDef status = HAL_OK;
 691:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 692:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (pCallback == NULL)
 693:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 694:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Update the error code */
 695:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode |= HAL_I2C_ERROR_INVALID_CALLBACK;
 696:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 697:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_ERROR;
 698:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 699:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Process locked */
 700:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   __HAL_LOCK(hi2c);
 701:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 702:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (HAL_I2C_STATE_READY == hi2c->State)
 703:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 704:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     switch (CallbackID)
 705:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 706:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       case HAL_I2C_MASTER_TX_COMPLETE_CB_ID :
 707:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->MasterTxCpltCallback = pCallback;
 708:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         break;
 709:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 710:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       case HAL_I2C_MASTER_RX_COMPLETE_CB_ID :
 711:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->MasterRxCpltCallback = pCallback;
 712:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         break;
 713:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 714:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       case HAL_I2C_SLAVE_TX_COMPLETE_CB_ID :
 715:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->SlaveTxCpltCallback = pCallback;
 716:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         break;
ARM GAS  /tmp/ccpQQaSN.s 			page 14


 717:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 718:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       case HAL_I2C_SLAVE_RX_COMPLETE_CB_ID :
 719:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->SlaveRxCpltCallback = pCallback;
 720:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         break;
 721:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 722:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       case HAL_I2C_LISTEN_COMPLETE_CB_ID :
 723:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->ListenCpltCallback = pCallback;
 724:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         break;
 725:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 726:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       case HAL_I2C_MEM_TX_COMPLETE_CB_ID :
 727:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->MemTxCpltCallback = pCallback;
 728:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         break;
 729:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 730:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       case HAL_I2C_MEM_RX_COMPLETE_CB_ID :
 731:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->MemRxCpltCallback = pCallback;
 732:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         break;
 733:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 734:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       case HAL_I2C_ERROR_CB_ID :
 735:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->ErrorCallback = pCallback;
 736:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         break;
 737:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 738:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       case HAL_I2C_ABORT_CB_ID :
 739:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->AbortCpltCallback = pCallback;
 740:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         break;
 741:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 742:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       case HAL_I2C_MSPINIT_CB_ID :
 743:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->MspInitCallback = pCallback;
 744:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         break;
 745:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 746:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       case HAL_I2C_MSPDEINIT_CB_ID :
 747:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->MspDeInitCallback = pCallback;
 748:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         break;
 749:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 750:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       default :
 751:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Update the error code */
 752:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->ErrorCode |= HAL_I2C_ERROR_INVALID_CALLBACK;
 753:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 754:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Return error status */
 755:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         status =  HAL_ERROR;
 756:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         break;
 757:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 758:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 759:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else if (HAL_I2C_STATE_RESET == hi2c->State)
 760:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 761:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     switch (CallbackID)
 762:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 763:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       case HAL_I2C_MSPINIT_CB_ID :
 764:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->MspInitCallback = pCallback;
 765:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         break;
 766:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 767:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       case HAL_I2C_MSPDEINIT_CB_ID :
 768:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->MspDeInitCallback = pCallback;
 769:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         break;
 770:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 771:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       default :
 772:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Update the error code */
 773:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->ErrorCode |= HAL_I2C_ERROR_INVALID_CALLBACK;
ARM GAS  /tmp/ccpQQaSN.s 			page 15


 774:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 775:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Return error status */
 776:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         status =  HAL_ERROR;
 777:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         break;
 778:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 779:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 780:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else
 781:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 782:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Update the error code */
 783:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode |= HAL_I2C_ERROR_INVALID_CALLBACK;
 784:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 785:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Return error status */
 786:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     status =  HAL_ERROR;
 787:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 788:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 789:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Release Lock */
 790:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   __HAL_UNLOCK(hi2c);
 791:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   return status;
 792:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
 793:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 794:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
 795:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  Unregister an I2C Callback
 796:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *         I2C callback is redirected to the weak predefined callback
 797:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
 798:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
 799:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  CallbackID ID of the callback to be unregistered
 800:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *         This parameter can be one of the following values:
 801:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *         This parameter can be one of the following values:
 802:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *          @arg @ref HAL_I2C_MASTER_TX_COMPLETE_CB_ID Master Tx Transfer completed callback ID
 803:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *          @arg @ref HAL_I2C_MASTER_RX_COMPLETE_CB_ID Master Rx Transfer completed callback ID
 804:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *          @arg @ref HAL_I2C_SLAVE_TX_COMPLETE_CB_ID Slave Tx Transfer completed callback ID
 805:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *          @arg @ref HAL_I2C_SLAVE_RX_COMPLETE_CB_ID Slave Rx Transfer completed callback ID
 806:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *          @arg @ref HAL_I2C_LISTEN_COMPLETE_CB_ID Listen Complete callback ID
 807:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *          @arg @ref HAL_I2C_MEM_TX_COMPLETE_CB_ID Memory Tx Transfer callback ID
 808:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *          @arg @ref HAL_I2C_MEM_RX_COMPLETE_CB_ID Memory Rx Transfer completed callback ID
 809:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *          @arg @ref HAL_I2C_ERROR_CB_ID Error callback ID
 810:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *          @arg @ref HAL_I2C_ABORT_CB_ID Abort callback ID
 811:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *          @arg @ref HAL_I2C_MSPINIT_CB_ID MspInit callback ID
 812:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *          @arg @ref HAL_I2C_MSPDEINIT_CB_ID MspDeInit callback ID
 813:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval HAL status
 814:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
 815:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** HAL_StatusTypeDef HAL_I2C_UnRegisterCallback(I2C_HandleTypeDef *hi2c, HAL_I2C_CallbackIDTypeDef Cal
 816:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
 817:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   HAL_StatusTypeDef status = HAL_OK;
 818:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 819:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Process locked */
 820:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   __HAL_LOCK(hi2c);
 821:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 822:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (HAL_I2C_STATE_READY == hi2c->State)
 823:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 824:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     switch (CallbackID)
 825:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 826:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       case HAL_I2C_MASTER_TX_COMPLETE_CB_ID :
 827:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->MasterTxCpltCallback = HAL_I2C_MasterTxCpltCallback; /* Legacy weak MasterTxCpltCallb
 828:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         break;
 829:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 830:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       case HAL_I2C_MASTER_RX_COMPLETE_CB_ID :
ARM GAS  /tmp/ccpQQaSN.s 			page 16


 831:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->MasterRxCpltCallback = HAL_I2C_MasterRxCpltCallback; /* Legacy weak MasterRxCpltCallb
 832:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         break;
 833:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 834:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       case HAL_I2C_SLAVE_TX_COMPLETE_CB_ID :
 835:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->SlaveTxCpltCallback = HAL_I2C_SlaveTxCpltCallback;   /* Legacy weak SlaveTxCpltCallba
 836:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         break;
 837:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 838:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       case HAL_I2C_SLAVE_RX_COMPLETE_CB_ID :
 839:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->SlaveRxCpltCallback = HAL_I2C_SlaveRxCpltCallback;   /* Legacy weak SlaveRxCpltCallba
 840:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         break;
 841:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 842:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       case HAL_I2C_LISTEN_COMPLETE_CB_ID :
 843:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->ListenCpltCallback = HAL_I2C_ListenCpltCallback;     /* Legacy weak ListenCpltCallbac
 844:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         break;
 845:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 846:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       case HAL_I2C_MEM_TX_COMPLETE_CB_ID :
 847:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->MemTxCpltCallback = HAL_I2C_MemTxCpltCallback;       /* Legacy weak MemTxCpltCallback
 848:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         break;
 849:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 850:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       case HAL_I2C_MEM_RX_COMPLETE_CB_ID :
 851:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->MemRxCpltCallback = HAL_I2C_MemRxCpltCallback;       /* Legacy weak MemRxCpltCallback
 852:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         break;
 853:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 854:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       case HAL_I2C_ERROR_CB_ID :
 855:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->ErrorCallback = HAL_I2C_ErrorCallback;               /* Legacy weak ErrorCallback    
 856:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         break;
 857:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 858:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       case HAL_I2C_ABORT_CB_ID :
 859:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->AbortCpltCallback = HAL_I2C_AbortCpltCallback;       /* Legacy weak AbortCpltCallback
 860:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         break;
 861:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 862:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       case HAL_I2C_MSPINIT_CB_ID :
 863:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->MspInitCallback = HAL_I2C_MspInit;                   /* Legacy weak MspInit          
 864:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         break;
 865:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 866:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       case HAL_I2C_MSPDEINIT_CB_ID :
 867:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->MspDeInitCallback = HAL_I2C_MspDeInit;               /* Legacy weak MspDeInit        
 868:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         break;
 869:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 870:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       default :
 871:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Update the error code */
 872:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->ErrorCode |= HAL_I2C_ERROR_INVALID_CALLBACK;
 873:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 874:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Return error status */
 875:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         status =  HAL_ERROR;
 876:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         break;
 877:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 878:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 879:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else if (HAL_I2C_STATE_RESET == hi2c->State)
 880:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 881:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     switch (CallbackID)
 882:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 883:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       case HAL_I2C_MSPINIT_CB_ID :
 884:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->MspInitCallback = HAL_I2C_MspInit;                   /* Legacy weak MspInit          
 885:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         break;
 886:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 887:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       case HAL_I2C_MSPDEINIT_CB_ID :
ARM GAS  /tmp/ccpQQaSN.s 			page 17


 888:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->MspDeInitCallback = HAL_I2C_MspDeInit;               /* Legacy weak MspDeInit        
 889:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         break;
 890:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 891:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       default :
 892:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Update the error code */
 893:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->ErrorCode |= HAL_I2C_ERROR_INVALID_CALLBACK;
 894:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 895:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Return error status */
 896:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         status =  HAL_ERROR;
 897:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         break;
 898:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 899:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 900:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else
 901:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 902:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Update the error code */
 903:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode |= HAL_I2C_ERROR_INVALID_CALLBACK;
 904:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 905:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Return error status */
 906:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     status =  HAL_ERROR;
 907:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 908:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 909:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Release Lock */
 910:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   __HAL_UNLOCK(hi2c);
 911:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   return status;
 912:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
 913:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 914:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
 915:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  Register the Slave Address Match I2C Callback
 916:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *         To be used instead of the weak HAL_I2C_AddrCallback() predefined callback
 917:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
 918:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
 919:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  pCallback pointer to the Address Match Callback function
 920:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval HAL status
 921:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
 922:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** HAL_StatusTypeDef HAL_I2C_RegisterAddrCallback(I2C_HandleTypeDef *hi2c, pI2C_AddrCallbackTypeDef pC
 923:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
 924:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   HAL_StatusTypeDef status = HAL_OK;
 925:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 926:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (pCallback == NULL)
 927:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 928:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Update the error code */
 929:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode |= HAL_I2C_ERROR_INVALID_CALLBACK;
 930:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 931:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_ERROR;
 932:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 933:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Process locked */
 934:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   __HAL_LOCK(hi2c);
 935:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 936:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (HAL_I2C_STATE_READY == hi2c->State)
 937:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 938:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->AddrCallback = pCallback;
 939:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 940:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else
 941:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 942:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Update the error code */
 943:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode |= HAL_I2C_ERROR_INVALID_CALLBACK;
 944:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
ARM GAS  /tmp/ccpQQaSN.s 			page 18


 945:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Return error status */
 946:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     status =  HAL_ERROR;
 947:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 948:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 949:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Release Lock */
 950:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   __HAL_UNLOCK(hi2c);
 951:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   return status;
 952:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
 953:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 954:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
 955:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  UnRegister the Slave Address Match I2C Callback
 956:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *         Info Ready I2C Callback is redirected to the weak HAL_I2C_AddrCallback() predefined cal
 957:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
 958:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
 959:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval HAL status
 960:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
 961:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** HAL_StatusTypeDef HAL_I2C_UnRegisterAddrCallback(I2C_HandleTypeDef *hi2c)
 962:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
 963:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   HAL_StatusTypeDef status = HAL_OK;
 964:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 965:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Process locked */
 966:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   __HAL_LOCK(hi2c);
 967:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 968:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (HAL_I2C_STATE_READY == hi2c->State)
 969:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 970:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->AddrCallback = HAL_I2C_AddrCallback; /* Legacy weak AddrCallback  */
 971:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 972:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else
 973:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 974:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Update the error code */
 975:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode |= HAL_I2C_ERROR_INVALID_CALLBACK;
 976:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 977:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Return error status */
 978:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     status =  HAL_ERROR;
 979:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 980:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 981:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Release Lock */
 982:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   __HAL_UNLOCK(hi2c);
 983:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   return status;
 984:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
 985:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 986:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
 987:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 988:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
 989:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @}
 990:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
 991:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 992:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /** @defgroup I2C_Exported_Functions_Group2 Input and Output operation functions
 993:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****  *  @brief   Data transfers functions
 994:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****  *
 995:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** @verbatim
 996:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****  ===============================================================================
 997:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****                       ##### IO operation functions #####
 998:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****  ===============================================================================
 999:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     [..]
1000:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     This subsection provides a set of functions allowing to manage the I2C data
1001:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     transfers.
ARM GAS  /tmp/ccpQQaSN.s 			page 19


1002:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1003:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     (#) There are two modes of transfer:
1004:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****        (++) Blocking mode : The communication is performed in the polling mode.
1005:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****             The status of all data processing is returned by the same function
1006:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****             after finishing transfer.
1007:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****        (++) No-Blocking mode : The communication is performed using Interrupts
1008:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****             or DMA. These functions return the status of the transfer startup.
1009:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****             The end of the data processing will be indicated through the
1010:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****             dedicated I2C IRQ when using Interrupt mode or the DMA IRQ when
1011:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****             using DMA mode.
1012:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1013:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     (#) Blocking mode functions are :
1014:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         (++) HAL_I2C_Master_Transmit()
1015:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         (++) HAL_I2C_Master_Receive()
1016:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         (++) HAL_I2C_Slave_Transmit()
1017:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         (++) HAL_I2C_Slave_Receive()
1018:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         (++) HAL_I2C_Mem_Write()
1019:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         (++) HAL_I2C_Mem_Read()
1020:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         (++) HAL_I2C_IsDeviceReady()
1021:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1022:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     (#) No-Blocking mode functions with Interrupt are :
1023:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         (++) HAL_I2C_Master_Transmit_IT()
1024:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         (++) HAL_I2C_Master_Receive_IT()
1025:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         (++) HAL_I2C_Slave_Transmit_IT()
1026:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         (++) HAL_I2C_Slave_Receive_IT()
1027:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         (++) HAL_I2C_Mem_Write_IT()
1028:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         (++) HAL_I2C_Mem_Read_IT()
1029:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         (++) HAL_I2C_Master_Sequential_Transmit_IT()
1030:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         (++) HAL_I2C_Master_Sequential_Receive_IT()
1031:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         (++) HAL_I2C_Slave_Sequential_Transmit_IT()
1032:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         (++) HAL_I2C_Slave_Sequential_Receive_IT()
1033:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         (++) HAL_I2C_EnableListen_IT()
1034:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         (++) HAL_I2C_DisableListen_IT()
1035:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         (++) HAL_I2C_Master_Abort_IT()
1036:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1037:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     (#) No-Blocking mode functions with DMA are :
1038:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         (++) HAL_I2C_Master_Transmit_DMA()
1039:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         (++) HAL_I2C_Master_Receive_DMA()
1040:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         (++) HAL_I2C_Slave_Transmit_DMA()
1041:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         (++) HAL_I2C_Slave_Receive_DMA()
1042:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         (++) HAL_I2C_Mem_Write_DMA()
1043:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         (++) HAL_I2C_Mem_Read_DMA()
1044:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         (++) HAL_I2C_Master_Sequential_Transmit_DMA()
1045:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         (++) HAL_I2C_Master_Sequential_Receive_DMA()
1046:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         (++) HAL_I2C_Slave_Sequential_Transmit_DMA()
1047:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         (++) HAL_I2C_Slave_Sequential_Receive_DMA()
1048:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1049:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     (#) A set of Transfer Complete Callbacks are provided in non Blocking mode:
1050:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         (++) HAL_I2C_MasterTxCpltCallback()
1051:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         (++) HAL_I2C_MasterRxCpltCallback()
1052:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         (++) HAL_I2C_SlaveTxCpltCallback()
1053:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         (++) HAL_I2C_SlaveRxCpltCallback()
1054:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         (++) HAL_I2C_MemTxCpltCallback()
1055:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         (++) HAL_I2C_MemRxCpltCallback()
1056:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         (++) HAL_I2C_AddrCallback()
1057:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         (++) HAL_I2C_ListenCpltCallback()
1058:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         (++) HAL_I2C_ErrorCallback()
ARM GAS  /tmp/ccpQQaSN.s 			page 20


1059:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         (++) HAL_I2C_AbortCpltCallback()
1060:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1061:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** @endverbatim
1062:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @{
1063:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
1064:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1065:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
1066:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  Transmits in master mode an amount of data in blocking mode.
1067:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
1068:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
1069:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  DevAddress Target device address: The device 7 bits address value
1070:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *         in datasheet must be shifted to the left before calling the interface
1071:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  pData Pointer to data buffer
1072:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  Size Amount of data to be sent
1073:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  Timeout Timeout duration
1074:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval HAL status
1075:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
1076:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pD
1077:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
1078:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t tickstart;
1079:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1080:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (hi2c->State == HAL_I2C_STATE_READY)
1081:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
1082:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Process Locked */
1083:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_LOCK(hi2c);
1084:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1085:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Init tickstart for timeout management*/
1086:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     tickstart = HAL_GetTick();
1087:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1088:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK
1089:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
1090:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return HAL_ERROR;
1091:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
1092:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1093:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->State     = HAL_I2C_STATE_BUSY_TX;
1094:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode      = HAL_I2C_MODE_MASTER;
1095:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
1096:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1097:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Prepare transfer parameters */
1098:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->pBuffPtr  = pData;
1099:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferCount = Size;
1100:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR   = NULL;
1101:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1102:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Send Slave Address */
1103:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
1104:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (hi2c->XferCount > MAX_NBYTE_SIZE)
1105:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
1106:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferSize = MAX_NBYTE_SIZE;
1107:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_S
1108:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
1109:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     else
1110:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
1111:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferSize = hi2c->XferCount;
1112:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_
1113:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
1114:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1115:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     while (hi2c->XferCount > 0U)
ARM GAS  /tmp/ccpQQaSN.s 			page 21


1116:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
1117:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Wait until TXIS flag is set */
1118:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
1119:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
1120:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         return HAL_ERROR;
1121:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
1122:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Write data to TXDR */
1123:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->Instance->TXDR = *hi2c->pBuffPtr;
1124:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1125:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Increment Buffer pointer */
1126:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->pBuffPtr++;
1127:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1128:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferCount--;
1129:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferSize--;
1130:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1131:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
1132:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
1133:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Wait until TCR flag is set */
1134:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
1135:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
1136:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           return HAL_ERROR;
1137:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
1138:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1139:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         if (hi2c->XferCount > MAX_NBYTE_SIZE)
1140:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
1141:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           hi2c->XferSize = MAX_NBYTE_SIZE;
1142:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STA
1143:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
1144:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         else
1145:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
1146:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           hi2c->XferSize = hi2c->XferCount;
1147:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_ST
1148:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
1149:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
1150:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
1151:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1152:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
1153:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Wait until STOPF flag is set */
1154:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
1155:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
1156:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return HAL_ERROR;
1157:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
1158:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1159:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Clear STOP Flag */
1160:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
1161:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1162:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Clear Configuration Register 2 */
1163:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     I2C_RESET_CR2(hi2c);
1164:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1165:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->State = HAL_I2C_STATE_READY;
1166:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode  = HAL_I2C_MODE_NONE;
1167:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1168:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Process Unlocked */
1169:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_UNLOCK(hi2c);
1170:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1171:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_OK;
1172:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
ARM GAS  /tmp/ccpQQaSN.s 			page 22


1173:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else
1174:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
1175:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_BUSY;
1176:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
1177:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
1178:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1179:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
1180:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  Receives in master mode an amount of data in blocking mode.
1181:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
1182:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
1183:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  DevAddress Target device address: The device 7 bits address value
1184:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *         in datasheet must be shifted to the left before calling the interface
1185:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  pData Pointer to data buffer
1186:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  Size Amount of data to be sent
1187:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  Timeout Timeout duration
1188:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval HAL status
1189:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
1190:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pDa
1191:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
1192:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t tickstart;
1193:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1194:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (hi2c->State == HAL_I2C_STATE_READY)
1195:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
1196:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Process Locked */
1197:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_LOCK(hi2c);
1198:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1199:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Init tickstart for timeout management*/
1200:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     tickstart = HAL_GetTick();
1201:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1202:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK
1203:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
1204:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return HAL_ERROR;
1205:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
1206:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1207:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->State     = HAL_I2C_STATE_BUSY_RX;
1208:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode      = HAL_I2C_MODE_MASTER;
1209:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
1210:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1211:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Prepare transfer parameters */
1212:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->pBuffPtr  = pData;
1213:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferCount = Size;
1214:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR   = NULL;
1215:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1216:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Send Slave Address */
1217:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
1218:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (hi2c->XferCount > MAX_NBYTE_SIZE)
1219:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
1220:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferSize = MAX_NBYTE_SIZE;
1221:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_S
1222:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
1223:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     else
1224:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
1225:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferSize = hi2c->XferCount;
1226:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_
1227:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
1228:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1229:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     while (hi2c->XferCount > 0U)
ARM GAS  /tmp/ccpQQaSN.s 			page 23


1230:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
1231:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Wait until RXNE flag is set */
1232:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
1233:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
1234:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         return HAL_ERROR;
1235:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
1236:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1237:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Read data from RXDR */
1238:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
1239:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1240:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Increment Buffer pointer */
1241:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->pBuffPtr++;
1242:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1243:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferSize--;
1244:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferCount--;
1245:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1246:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
1247:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
1248:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Wait until TCR flag is set */
1249:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
1250:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
1251:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           return HAL_ERROR;
1252:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
1253:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1254:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         if (hi2c->XferCount > MAX_NBYTE_SIZE)
1255:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
1256:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           hi2c->XferSize = MAX_NBYTE_SIZE;
1257:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STA
1258:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
1259:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         else
1260:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
1261:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           hi2c->XferSize = hi2c->XferCount;
1262:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_ST
1263:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
1264:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
1265:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
1266:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1267:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
1268:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Wait until STOPF flag is set */
1269:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
1270:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
1271:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return HAL_ERROR;
1272:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
1273:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1274:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Clear STOP Flag */
1275:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
1276:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1277:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Clear Configuration Register 2 */
1278:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     I2C_RESET_CR2(hi2c);
1279:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1280:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->State = HAL_I2C_STATE_READY;
1281:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode  = HAL_I2C_MODE_NONE;
1282:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1283:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Process Unlocked */
1284:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_UNLOCK(hi2c);
1285:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1286:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_OK;
ARM GAS  /tmp/ccpQQaSN.s 			page 24


1287:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
1288:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else
1289:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
1290:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_BUSY;
1291:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
1292:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
1293:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1294:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
1295:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  Transmits in slave mode an amount of data in blocking mode.
1296:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
1297:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
1298:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  pData Pointer to data buffer
1299:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  Size Amount of data to be sent
1300:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  Timeout Timeout duration
1301:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval HAL status
1302:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
1303:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** HAL_StatusTypeDef HAL_I2C_Slave_Transmit(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size, ui
1304:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
1305:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t tickstart;
1306:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1307:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (hi2c->State == HAL_I2C_STATE_READY)
1308:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
1309:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if ((pData == NULL) || (Size == 0U))
1310:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
1311:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
1312:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return  HAL_ERROR;
1313:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
1314:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Process Locked */
1315:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_LOCK(hi2c);
1316:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1317:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Init tickstart for timeout management*/
1318:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     tickstart = HAL_GetTick();
1319:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1320:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->State     = HAL_I2C_STATE_BUSY_TX;
1321:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode      = HAL_I2C_MODE_SLAVE;
1322:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
1323:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1324:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Prepare transfer parameters */
1325:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->pBuffPtr  = pData;
1326:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferCount = Size;
1327:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR   = NULL;
1328:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1329:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Enable Address Acknowledge */
1330:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Instance->CR2 &= ~I2C_CR2_NACK;
1331:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1332:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Wait until ADDR flag is set */
1333:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, RESET, Timeout, tickstart) != HAL_OK)
1334:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
1335:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Disable Address Acknowledge */
1336:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->Instance->CR2 |= I2C_CR2_NACK;
1337:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return HAL_ERROR;
1338:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
1339:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1340:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Clear ADDR flag */
1341:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
1342:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1343:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* If 10bit addressing mode is selected */
ARM GAS  /tmp/ccpQQaSN.s 			page 25


1344:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
1345:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
1346:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Wait until ADDR flag is set */
1347:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, RESET, Timeout, tickstart) != HAL_OK)
1348:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
1349:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Disable Address Acknowledge */
1350:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->Instance->CR2 |= I2C_CR2_NACK;
1351:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         return HAL_ERROR;
1352:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
1353:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1354:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Clear ADDR flag */
1355:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
1356:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
1357:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1358:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Wait until DIR flag is set Transmitter mode */
1359:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_DIR, RESET, Timeout, tickstart) != HAL_OK)
1360:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
1361:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Disable Address Acknowledge */
1362:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->Instance->CR2 |= I2C_CR2_NACK;
1363:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return HAL_ERROR;
1364:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
1365:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1366:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     while (hi2c->XferCount > 0U)
1367:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
1368:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Wait until TXIS flag is set */
1369:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
1370:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
1371:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Disable Address Acknowledge */
1372:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->Instance->CR2 |= I2C_CR2_NACK;
1373:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         return HAL_ERROR;
1374:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
1375:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1376:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Write data to TXDR */
1377:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->Instance->TXDR = *hi2c->pBuffPtr;
1378:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1379:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Increment Buffer pointer */
1380:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->pBuffPtr++;
1381:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1382:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferCount--;
1383:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
1384:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1385:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Wait until STOP flag is set */
1386:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
1387:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
1388:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Disable Address Acknowledge */
1389:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->Instance->CR2 |= I2C_CR2_NACK;
1390:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1391:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
1392:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
1393:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Normal use case for Transmitter mode */
1394:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* A NACK is generated to confirm the end of transfer */
1395:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
1396:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
1397:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       else
1398:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
1399:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         return HAL_ERROR;
1400:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
ARM GAS  /tmp/ccpQQaSN.s 			page 26


1401:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
1402:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1403:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Clear STOP flag */
1404:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
1405:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1406:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Wait until BUSY flag is reset */
1407:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, Timeout, tickstart) != HAL_OK)
1408:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
1409:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Disable Address Acknowledge */
1410:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->Instance->CR2 |= I2C_CR2_NACK;
1411:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return HAL_ERROR;
1412:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
1413:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1414:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Disable Address Acknowledge */
1415:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Instance->CR2 |= I2C_CR2_NACK;
1416:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1417:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->State = HAL_I2C_STATE_READY;
1418:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode  = HAL_I2C_MODE_NONE;
1419:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1420:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Process Unlocked */
1421:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_UNLOCK(hi2c);
1422:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1423:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_OK;
1424:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
1425:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else
1426:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
1427:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_BUSY;
1428:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
1429:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
1430:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1431:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
1432:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  Receive in slave mode an amount of data in blocking mode
1433:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
1434:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
1435:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  pData Pointer to data buffer
1436:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  Size Amount of data to be sent
1437:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  Timeout Timeout duration
1438:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval HAL status
1439:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
1440:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** HAL_StatusTypeDef HAL_I2C_Slave_Receive(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size, uin
1441:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
1442:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t tickstart;
1443:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1444:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (hi2c->State == HAL_I2C_STATE_READY)
1445:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
1446:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if ((pData == NULL) || (Size == 0U))
1447:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
1448:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
1449:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return  HAL_ERROR;
1450:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
1451:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Process Locked */
1452:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_LOCK(hi2c);
1453:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1454:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Init tickstart for timeout management*/
1455:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     tickstart = HAL_GetTick();
1456:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1457:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->State     = HAL_I2C_STATE_BUSY_RX;
ARM GAS  /tmp/ccpQQaSN.s 			page 27


1458:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode      = HAL_I2C_MODE_SLAVE;
1459:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
1460:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1461:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Prepare transfer parameters */
1462:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->pBuffPtr  = pData;
1463:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferCount = Size;
1464:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR   = NULL;
1465:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1466:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Enable Address Acknowledge */
1467:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Instance->CR2 &= ~I2C_CR2_NACK;
1468:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1469:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Wait until ADDR flag is set */
1470:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, RESET, Timeout, tickstart) != HAL_OK)
1471:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
1472:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Disable Address Acknowledge */
1473:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->Instance->CR2 |= I2C_CR2_NACK;
1474:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return HAL_ERROR;
1475:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
1476:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1477:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Clear ADDR flag */
1478:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
1479:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1480:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Wait until DIR flag is reset Receiver mode */
1481:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_DIR, SET, Timeout, tickstart) != HAL_OK)
1482:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
1483:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Disable Address Acknowledge */
1484:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->Instance->CR2 |= I2C_CR2_NACK;
1485:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return HAL_ERROR;
1486:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
1487:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1488:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     while (hi2c->XferCount > 0U)
1489:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
1490:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Wait until RXNE flag is set */
1491:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
1492:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
1493:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Disable Address Acknowledge */
1494:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->Instance->CR2 |= I2C_CR2_NACK;
1495:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1496:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Store Last receive data if any */
1497:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
1498:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
1499:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           /* Read data from RXDR */
1500:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
1501:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1502:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           /* Increment Buffer pointer */
1503:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           hi2c->pBuffPtr++;
1504:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1505:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           hi2c->XferCount--;
1506:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
1507:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1508:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         return HAL_ERROR;
1509:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
1510:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1511:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Read data from RXDR */
1512:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
1513:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1514:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Increment Buffer pointer */
ARM GAS  /tmp/ccpQQaSN.s 			page 28


1515:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->pBuffPtr++;
1516:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1517:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferCount--;
1518:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
1519:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1520:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Wait until STOP flag is set */
1521:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
1522:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
1523:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Disable Address Acknowledge */
1524:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->Instance->CR2 |= I2C_CR2_NACK;
1525:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return HAL_ERROR;
1526:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
1527:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1528:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Clear STOP flag */
1529:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
1530:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1531:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Wait until BUSY flag is reset */
1532:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, Timeout, tickstart) != HAL_OK)
1533:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
1534:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Disable Address Acknowledge */
1535:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->Instance->CR2 |= I2C_CR2_NACK;
1536:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return HAL_ERROR;
1537:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
1538:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1539:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Disable Address Acknowledge */
1540:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Instance->CR2 |= I2C_CR2_NACK;
1541:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1542:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->State = HAL_I2C_STATE_READY;
1543:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode  = HAL_I2C_MODE_NONE;
1544:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1545:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Process Unlocked */
1546:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_UNLOCK(hi2c);
1547:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1548:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_OK;
1549:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
1550:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else
1551:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
1552:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_BUSY;
1553:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
1554:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
1555:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1556:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
1557:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  Transmit in master mode an amount of data in non-blocking mode with Interrupt
1558:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
1559:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
1560:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  DevAddress Target device address: The device 7 bits address value
1561:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *         in datasheet must be shifted to the left before calling the interface
1562:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  pData Pointer to data buffer
1563:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  Size Amount of data to be sent
1564:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval HAL status
1565:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
1566:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** HAL_StatusTypeDef HAL_I2C_Master_Transmit_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t 
1567:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
1568:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t xfermode;
1569:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1570:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (hi2c->State == HAL_I2C_STATE_READY)
1571:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
ARM GAS  /tmp/ccpQQaSN.s 			page 29


1572:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
1573:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
1574:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return HAL_BUSY;
1575:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
1576:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1577:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Process Locked */
1578:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_LOCK(hi2c);
1579:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1580:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->State       = HAL_I2C_STATE_BUSY_TX;
1581:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode        = HAL_I2C_MODE_MASTER;
1582:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
1583:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1584:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Prepare transfer parameters */
1585:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->pBuffPtr    = pData;
1586:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferCount   = Size;
1587:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferOptions = I2C_NO_OPTION_FRAME;
1588:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR     = I2C_Master_ISR_IT;
1589:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1590:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (hi2c->XferCount > MAX_NBYTE_SIZE)
1591:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
1592:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferSize = MAX_NBYTE_SIZE;
1593:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       xfermode = I2C_RELOAD_MODE;
1594:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
1595:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     else
1596:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
1597:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferSize = hi2c->XferCount;
1598:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       xfermode = I2C_AUTOEND_MODE;
1599:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
1600:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1601:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Send Slave Address */
1602:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
1603:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_WRIT
1604:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1605:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Process Unlocked */
1606:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_UNLOCK(hi2c);
1607:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1608:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Note : The I2C interrupts must be enabled after unlocking current process
1609:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****               to avoid the risk of I2C interrupt handle execution before current
1610:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****               process unlock */
1611:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1612:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Enable ERR, TC, STOP, NACK, TXI interrupt */
1613:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* possible to enable all of these */
1614:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* I2C_IT_ERRI | I2C_IT_TCI| I2C_IT_STOPI| I2C_IT_NACKI | I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TX
1615:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
1616:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1617:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_OK;
1618:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
1619:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else
1620:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
1621:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_BUSY;
1622:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
1623:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
1624:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1625:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
1626:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  Receive in master mode an amount of data in non-blocking mode with Interrupt
1627:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
1628:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
ARM GAS  /tmp/ccpQQaSN.s 			page 30


1629:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  DevAddress Target device address: The device 7 bits address value
1630:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *         in datasheet must be shifted to the left before calling the interface
1631:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  pData Pointer to data buffer
1632:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  Size Amount of data to be sent
1633:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval HAL status
1634:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
1635:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** HAL_StatusTypeDef HAL_I2C_Master_Receive_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *
1636:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
1637:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t xfermode;
1638:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1639:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (hi2c->State == HAL_I2C_STATE_READY)
1640:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
1641:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
1642:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
1643:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return HAL_BUSY;
1644:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
1645:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1646:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Process Locked */
1647:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_LOCK(hi2c);
1648:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1649:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->State       = HAL_I2C_STATE_BUSY_RX;
1650:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode        = HAL_I2C_MODE_MASTER;
1651:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
1652:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1653:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Prepare transfer parameters */
1654:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->pBuffPtr    = pData;
1655:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferCount   = Size;
1656:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferOptions = I2C_NO_OPTION_FRAME;
1657:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR     = I2C_Master_ISR_IT;
1658:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1659:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (hi2c->XferCount > MAX_NBYTE_SIZE)
1660:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
1661:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferSize = MAX_NBYTE_SIZE;
1662:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       xfermode = I2C_RELOAD_MODE;
1663:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
1664:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     else
1665:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
1666:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferSize = hi2c->XferCount;
1667:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       xfermode = I2C_AUTOEND_MODE;
1668:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
1669:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1670:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Send Slave Address */
1671:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
1672:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_READ
1673:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1674:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Process Unlocked */
1675:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_UNLOCK(hi2c);
1676:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1677:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Note : The I2C interrupts must be enabled after unlocking current process
1678:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****               to avoid the risk of I2C interrupt handle execution before current
1679:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****               process unlock */
1680:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1681:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Enable ERR, TC, STOP, NACK, RXI interrupt */
1682:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* possible to enable all of these */
1683:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* I2C_IT_ERRI | I2C_IT_TCI| I2C_IT_STOPI| I2C_IT_NACKI | I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TX
1684:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT);
1685:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
ARM GAS  /tmp/ccpQQaSN.s 			page 31


1686:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_OK;
1687:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
1688:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else
1689:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
1690:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_BUSY;
1691:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
1692:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
1693:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1694:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
1695:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  Transmit in slave mode an amount of data in non-blocking mode with Interrupt
1696:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
1697:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
1698:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  pData Pointer to data buffer
1699:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  Size Amount of data to be sent
1700:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval HAL status
1701:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
1702:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** HAL_StatusTypeDef HAL_I2C_Slave_Transmit_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size)
1703:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
1704:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (hi2c->State == HAL_I2C_STATE_READY)
1705:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
1706:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Process Locked */
1707:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_LOCK(hi2c);
1708:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1709:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->State       = HAL_I2C_STATE_BUSY_TX;
1710:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode        = HAL_I2C_MODE_SLAVE;
1711:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
1712:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1713:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Enable Address Acknowledge */
1714:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Instance->CR2 &= ~I2C_CR2_NACK;
1715:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1716:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Prepare transfer parameters */
1717:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->pBuffPtr    = pData;
1718:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferCount   = Size;
1719:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferSize    = hi2c->XferCount;
1720:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferOptions = I2C_NO_OPTION_FRAME;
1721:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR     = I2C_Slave_ISR_IT;
1722:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1723:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Process Unlocked */
1724:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_UNLOCK(hi2c);
1725:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1726:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Note : The I2C interrupts must be enabled after unlocking current process
1727:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****               to avoid the risk of I2C interrupt handle execution before current
1728:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****               process unlock */
1729:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1730:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Enable ERR, TC, STOP, NACK, TXI interrupt */
1731:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* possible to enable all of these */
1732:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* I2C_IT_ERRI | I2C_IT_TCI| I2C_IT_STOPI| I2C_IT_NACKI | I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TX
1733:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT | I2C_XFER_LISTEN_IT);
1734:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1735:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_OK;
1736:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
1737:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else
1738:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
1739:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_BUSY;
1740:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
1741:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
1742:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
ARM GAS  /tmp/ccpQQaSN.s 			page 32


1743:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
1744:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  Receive in slave mode an amount of data in non-blocking mode with Interrupt
1745:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
1746:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
1747:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  pData Pointer to data buffer
1748:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  Size Amount of data to be sent
1749:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval HAL status
1750:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
1751:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** HAL_StatusTypeDef HAL_I2C_Slave_Receive_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size)
1752:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
1753:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (hi2c->State == HAL_I2C_STATE_READY)
1754:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
1755:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Process Locked */
1756:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_LOCK(hi2c);
1757:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1758:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->State       = HAL_I2C_STATE_BUSY_RX;
1759:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode        = HAL_I2C_MODE_SLAVE;
1760:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
1761:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1762:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Enable Address Acknowledge */
1763:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Instance->CR2 &= ~I2C_CR2_NACK;
1764:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1765:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Prepare transfer parameters */
1766:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->pBuffPtr    = pData;
1767:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferCount   = Size;
1768:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferSize    = hi2c->XferCount;
1769:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferOptions = I2C_NO_OPTION_FRAME;
1770:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR     = I2C_Slave_ISR_IT;
1771:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1772:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Process Unlocked */
1773:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_UNLOCK(hi2c);
1774:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1775:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Note : The I2C interrupts must be enabled after unlocking current process
1776:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****               to avoid the risk of I2C interrupt handle execution before current
1777:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****               process unlock */
1778:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1779:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Enable ERR, TC, STOP, NACK, RXI interrupt */
1780:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* possible to enable all of these */
1781:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* I2C_IT_ERRI | I2C_IT_TCI| I2C_IT_STOPI| I2C_IT_NACKI | I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TX
1782:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_LISTEN_IT);
1783:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1784:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_OK;
1785:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
1786:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else
1787:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
1788:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_BUSY;
1789:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
1790:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
1791:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1792:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
1793:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  Transmit in master mode an amount of data in non-blocking mode with DMA
1794:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
1795:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
1796:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  DevAddress Target device address: The device 7 bits address value
1797:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *         in datasheet must be shifted to the left before calling the interface
1798:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  pData Pointer to data buffer
1799:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  Size Amount of data to be sent
ARM GAS  /tmp/ccpQQaSN.s 			page 33


1800:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval HAL status
1801:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
1802:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** HAL_StatusTypeDef HAL_I2C_Master_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t
1803:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
1804:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t xfermode;
1805:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   HAL_StatusTypeDef dmaxferstatus;
1806:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1807:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (hi2c->State == HAL_I2C_STATE_READY)
1808:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
1809:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
1810:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
1811:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return HAL_BUSY;
1812:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
1813:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1814:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Process Locked */
1815:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_LOCK(hi2c);
1816:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1817:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->State       = HAL_I2C_STATE_BUSY_TX;
1818:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode        = HAL_I2C_MODE_MASTER;
1819:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
1820:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1821:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Prepare transfer parameters */
1822:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->pBuffPtr    = pData;
1823:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferCount   = Size;
1824:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferOptions = I2C_NO_OPTION_FRAME;
1825:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR     = I2C_Master_ISR_DMA;
1826:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1827:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (hi2c->XferCount > MAX_NBYTE_SIZE)
1828:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
1829:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferSize = MAX_NBYTE_SIZE;
1830:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       xfermode = I2C_RELOAD_MODE;
1831:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
1832:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     else
1833:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
1834:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferSize = hi2c->XferCount;
1835:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       xfermode = I2C_AUTOEND_MODE;
1836:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
1837:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1838:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (hi2c->XferSize > 0U)
1839:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
1840:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       if (hi2c->hdmatx != NULL)
1841:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
1842:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Set the I2C DMA transfer complete callback */
1843:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->hdmatx->XferCpltCallback = I2C_DMAMasterTransmitCplt;
1844:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1845:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Set the DMA error callback */
1846:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
1847:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1848:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Set the unused DMA callbacks to NULL */
1849:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->hdmatx->XferHalfCpltCallback = NULL;
1850:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->hdmatx->XferAbortCallback = NULL;
1851:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1852:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Enable the DMA channel */
1853:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)pData, (uint32_t)&hi2c->Instance->
1854:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
1855:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       else
1856:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
ARM GAS  /tmp/ccpQQaSN.s 			page 34


1857:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Update I2C state */
1858:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->State     = HAL_I2C_STATE_READY;
1859:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->Mode      = HAL_I2C_MODE_NONE;
1860:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1861:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Update I2C error code */
1862:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
1863:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1864:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Process Unlocked */
1865:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         __HAL_UNLOCK(hi2c);
1866:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1867:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         return HAL_ERROR;
1868:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
1869:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1870:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       if (dmaxferstatus == HAL_OK)
1871:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
1872:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Send Slave Address */
1873:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART 
1874:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_
1875:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1876:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Update XferCount value */
1877:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->XferCount -= hi2c->XferSize;
1878:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1879:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Process Unlocked */
1880:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         __HAL_UNLOCK(hi2c);
1881:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1882:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Note : The I2C interrupts must be enabled after unlocking current process
1883:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****                   to avoid the risk of I2C interrupt handle execution before current
1884:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****                   process unlock */
1885:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Enable ERR and NACK interrupts */
1886:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
1887:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1888:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Enable DMA Request */
1889:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
1890:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
1891:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       else
1892:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
1893:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Update I2C state */
1894:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->State     = HAL_I2C_STATE_READY;
1895:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->Mode      = HAL_I2C_MODE_NONE;
1896:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1897:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Update I2C error code */
1898:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
1899:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1900:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Process Unlocked */
1901:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         __HAL_UNLOCK(hi2c);
1902:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1903:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         return HAL_ERROR;
1904:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
1905:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
1906:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     else
1907:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
1908:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Update Transfer ISR function pointer */
1909:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferISR = I2C_Master_ISR_IT;
1910:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1911:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Send Slave Address */
1912:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Set NBYTES to write and generate START condition */
1913:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_
ARM GAS  /tmp/ccpQQaSN.s 			page 35


1914:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1915:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Process Unlocked */
1916:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       __HAL_UNLOCK(hi2c);
1917:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1918:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Note : The I2C interrupts must be enabled after unlocking current process
1919:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****                 to avoid the risk of I2C interrupt handle execution before current
1920:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****                 process unlock */
1921:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Enable ERR, TC, STOP, NACK, TXI interrupt */
1922:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* possible to enable all of these */
1923:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* I2C_IT_ERRI | I2C_IT_TCI| I2C_IT_STOPI| I2C_IT_NACKI | I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_
1924:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
1925:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
1926:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1927:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_OK;
1928:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
1929:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else
1930:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
1931:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_BUSY;
1932:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
1933:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
1934:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1935:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
1936:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  Receive in master mode an amount of data in non-blocking mode with DMA
1937:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
1938:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
1939:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  DevAddress Target device address: The device 7 bits address value
1940:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *         in datasheet must be shifted to the left before calling the interface
1941:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  pData Pointer to data buffer
1942:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  Size Amount of data to be sent
1943:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval HAL status
1944:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
1945:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** HAL_StatusTypeDef HAL_I2C_Master_Receive_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t 
1946:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
1947:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t xfermode;
1948:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   HAL_StatusTypeDef dmaxferstatus;
1949:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1950:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (hi2c->State == HAL_I2C_STATE_READY)
1951:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
1952:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
1953:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
1954:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return HAL_BUSY;
1955:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
1956:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1957:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Process Locked */
1958:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_LOCK(hi2c);
1959:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1960:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->State       = HAL_I2C_STATE_BUSY_RX;
1961:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode        = HAL_I2C_MODE_MASTER;
1962:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
1963:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1964:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Prepare transfer parameters */
1965:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->pBuffPtr    = pData;
1966:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferCount   = Size;
1967:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferOptions = I2C_NO_OPTION_FRAME;
1968:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR     = I2C_Master_ISR_DMA;
1969:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1970:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (hi2c->XferCount > MAX_NBYTE_SIZE)
ARM GAS  /tmp/ccpQQaSN.s 			page 36


1971:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
1972:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferSize = MAX_NBYTE_SIZE;
1973:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       xfermode = I2C_RELOAD_MODE;
1974:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
1975:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     else
1976:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
1977:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferSize = hi2c->XferCount;
1978:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       xfermode = I2C_AUTOEND_MODE;
1979:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
1980:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1981:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (hi2c->XferSize > 0U)
1982:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
1983:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       if (hi2c->hdmarx != NULL)
1984:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
1985:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Set the I2C DMA transfer complete callback */
1986:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->hdmarx->XferCpltCallback = I2C_DMAMasterReceiveCplt;
1987:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1988:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Set the DMA error callback */
1989:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
1990:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1991:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Set the unused DMA callbacks to NULL */
1992:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->hdmarx->XferHalfCpltCallback = NULL;
1993:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->hdmarx->XferAbortCallback = NULL;
1994:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1995:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Enable the DMA channel */
1996:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)p
1997:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
1998:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       else
1999:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
2000:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Update I2C state */
2001:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->State     = HAL_I2C_STATE_READY;
2002:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->Mode      = HAL_I2C_MODE_NONE;
2003:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2004:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Update I2C error code */
2005:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
2006:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2007:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Process Unlocked */
2008:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         __HAL_UNLOCK(hi2c);
2009:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2010:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         return HAL_ERROR;
2011:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
2012:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2013:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       if (dmaxferstatus == HAL_OK)
2014:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
2015:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Send Slave Address */
2016:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Set NBYTES to read and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART *
2017:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_
2018:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2019:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Update XferCount value */
2020:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->XferCount -= hi2c->XferSize;
2021:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2022:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Process Unlocked */
2023:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         __HAL_UNLOCK(hi2c);
2024:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2025:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Note : The I2C interrupts must be enabled after unlocking current process
2026:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****                   to avoid the risk of I2C interrupt handle execution before current
2027:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****                   process unlock */
ARM GAS  /tmp/ccpQQaSN.s 			page 37


2028:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Enable ERR and NACK interrupts */
2029:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
2030:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2031:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Enable DMA Request */
2032:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
2033:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
2034:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       else
2035:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
2036:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Update I2C state */
2037:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->State     = HAL_I2C_STATE_READY;
2038:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->Mode      = HAL_I2C_MODE_NONE;
2039:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2040:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Update I2C error code */
2041:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
2042:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2043:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Process Unlocked */
2044:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         __HAL_UNLOCK(hi2c);
2045:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2046:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         return HAL_ERROR;
2047:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
2048:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
2049:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     else
2050:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
2051:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Update Transfer ISR function pointer */
2052:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferISR = I2C_Master_ISR_IT;
2053:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2054:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Send Slave Address */
2055:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Set NBYTES to read and generate START condition */
2056:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_
2057:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2058:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Process Unlocked */
2059:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       __HAL_UNLOCK(hi2c);
2060:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2061:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Note : The I2C interrupts must be enabled after unlocking current process
2062:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****                 to avoid the risk of I2C interrupt handle execution before current
2063:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****                 process unlock */
2064:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Enable ERR, TC, STOP, NACK, TXI interrupt */
2065:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* possible to enable all of these */
2066:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* I2C_IT_ERRI | I2C_IT_TCI| I2C_IT_STOPI| I2C_IT_NACKI | I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_
2067:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
2068:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
2069:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2070:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_OK;
2071:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
2072:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else
2073:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
2074:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_BUSY;
2075:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
2076:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
2077:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2078:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
2079:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  Transmit in slave mode an amount of data in non-blocking mode with DMA
2080:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
2081:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
2082:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  pData Pointer to data buffer
2083:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  Size Amount of data to be sent
2084:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval HAL status
ARM GAS  /tmp/ccpQQaSN.s 			page 38


2085:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
2086:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** HAL_StatusTypeDef HAL_I2C_Slave_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size
2087:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
2088:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   HAL_StatusTypeDef dmaxferstatus;
2089:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2090:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (hi2c->State == HAL_I2C_STATE_READY)
2091:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
2092:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if ((pData == NULL) || (Size == 0U))
2093:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
2094:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
2095:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return  HAL_ERROR;
2096:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
2097:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Process Locked */
2098:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_LOCK(hi2c);
2099:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2100:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->State       = HAL_I2C_STATE_BUSY_TX;
2101:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode        = HAL_I2C_MODE_SLAVE;
2102:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
2103:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2104:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Prepare transfer parameters */
2105:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->pBuffPtr    = pData;
2106:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferCount   = Size;
2107:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferSize    = hi2c->XferCount;
2108:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferOptions = I2C_NO_OPTION_FRAME;
2109:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR     = I2C_Slave_ISR_DMA;
2110:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2111:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (hi2c->hdmatx != NULL)
2112:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
2113:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Set the I2C DMA transfer complete callback */
2114:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->hdmatx->XferCpltCallback = I2C_DMASlaveTransmitCplt;
2115:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2116:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Set the DMA error callback */
2117:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
2118:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2119:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Set the unused DMA callbacks to NULL */
2120:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->hdmatx->XferHalfCpltCallback = NULL;
2121:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->hdmatx->XferAbortCallback = NULL;
2122:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2123:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Enable the DMA channel */
2124:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)pData, (uint32_t)&hi2c->Instance->TX
2125:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
2126:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     else
2127:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
2128:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Update I2C state */
2129:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->State     = HAL_I2C_STATE_LISTEN;
2130:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->Mode      = HAL_I2C_MODE_NONE;
2131:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2132:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Update I2C error code */
2133:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
2134:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2135:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Process Unlocked */
2136:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       __HAL_UNLOCK(hi2c);
2137:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2138:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return HAL_ERROR;
2139:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
2140:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2141:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (dmaxferstatus == HAL_OK)
ARM GAS  /tmp/ccpQQaSN.s 			page 39


2142:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
2143:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Enable Address Acknowledge */
2144:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->Instance->CR2 &= ~I2C_CR2_NACK;
2145:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2146:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Process Unlocked */
2147:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       __HAL_UNLOCK(hi2c);
2148:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2149:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Note : The I2C interrupts must be enabled after unlocking current process
2150:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****                 to avoid the risk of I2C interrupt handle execution before current
2151:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****                 process unlock */
2152:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Enable ERR, STOP, NACK, ADDR interrupts */
2153:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       I2C_Enable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
2154:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2155:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Enable DMA Request */
2156:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
2157:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
2158:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     else
2159:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
2160:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Update I2C state */
2161:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->State     = HAL_I2C_STATE_LISTEN;
2162:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->Mode      = HAL_I2C_MODE_NONE;
2163:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2164:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Update I2C error code */
2165:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
2166:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2167:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Process Unlocked */
2168:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       __HAL_UNLOCK(hi2c);
2169:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2170:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return HAL_ERROR;
2171:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
2172:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2173:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_OK;
2174:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
2175:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else
2176:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
2177:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_BUSY;
2178:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
2179:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
2180:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2181:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
2182:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  Receive in slave mode an amount of data in non-blocking mode with DMA
2183:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
2184:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
2185:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  pData Pointer to data buffer
2186:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  Size Amount of data to be sent
2187:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval HAL status
2188:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
2189:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** HAL_StatusTypeDef HAL_I2C_Slave_Receive_DMA(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size)
2190:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
2191:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   HAL_StatusTypeDef dmaxferstatus;
2192:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2193:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (hi2c->State == HAL_I2C_STATE_READY)
2194:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
2195:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if ((pData == NULL) || (Size == 0U))
2196:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
2197:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
2198:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return  HAL_ERROR;
ARM GAS  /tmp/ccpQQaSN.s 			page 40


2199:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
2200:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Process Locked */
2201:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_LOCK(hi2c);
2202:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2203:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->State       = HAL_I2C_STATE_BUSY_RX;
2204:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode        = HAL_I2C_MODE_SLAVE;
2205:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
2206:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2207:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Prepare transfer parameters */
2208:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->pBuffPtr    = pData;
2209:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferCount   = Size;
2210:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferSize    = hi2c->XferCount;
2211:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferOptions = I2C_NO_OPTION_FRAME;
2212:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR     = I2C_Slave_ISR_DMA;
2213:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2214:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (hi2c->hdmarx != NULL)
2215:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
2216:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Set the I2C DMA transfer complete callback */
2217:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->hdmarx->XferCpltCallback = I2C_DMASlaveReceiveCplt;
2218:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2219:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Set the DMA error callback */
2220:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
2221:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2222:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Set the unused DMA callbacks to NULL */
2223:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->hdmarx->XferHalfCpltCallback = NULL;
2224:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->hdmarx->XferAbortCallback = NULL;
2225:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2226:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Enable the DMA channel */
2227:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pDa
2228:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
2229:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     else
2230:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
2231:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Update I2C state */
2232:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->State     = HAL_I2C_STATE_LISTEN;
2233:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->Mode      = HAL_I2C_MODE_NONE;
2234:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2235:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Update I2C error code */
2236:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
2237:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2238:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Process Unlocked */
2239:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       __HAL_UNLOCK(hi2c);
2240:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2241:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return HAL_ERROR;
2242:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
2243:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2244:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (dmaxferstatus == HAL_OK)
2245:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
2246:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Enable Address Acknowledge */
2247:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->Instance->CR2 &= ~I2C_CR2_NACK;
2248:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2249:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Process Unlocked */
2250:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       __HAL_UNLOCK(hi2c);
2251:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2252:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Note : The I2C interrupts must be enabled after unlocking current process
2253:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****                 to avoid the risk of I2C interrupt handle execution before current
2254:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****                 process unlock */
2255:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Enable ERR, STOP, NACK, ADDR interrupts */
ARM GAS  /tmp/ccpQQaSN.s 			page 41


2256:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       I2C_Enable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
2257:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2258:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Enable DMA Request */
2259:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
2260:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
2261:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     else
2262:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
2263:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Update I2C state */
2264:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->State     = HAL_I2C_STATE_LISTEN;
2265:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->Mode      = HAL_I2C_MODE_NONE;
2266:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2267:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Update I2C error code */
2268:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
2269:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2270:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Process Unlocked */
2271:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       __HAL_UNLOCK(hi2c);
2272:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2273:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return HAL_ERROR;
2274:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
2275:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2276:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_OK;
2277:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
2278:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else
2279:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
2280:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_BUSY;
2281:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
2282:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
2283:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
2284:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  Write an amount of data in blocking mode to a specific memory address
2285:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
2286:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
2287:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  DevAddress Target device address: The device 7 bits address value
2288:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *         in datasheet must be shifted to the left before calling the interface
2289:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  MemAddress Internal memory address
2290:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  MemAddSize Size of internal memory address
2291:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  pData Pointer to data buffer
2292:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  Size Amount of data to be sent
2293:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  Timeout Timeout duration
2294:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval HAL status
2295:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
2296:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddre
2297:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
2298:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t tickstart;
2299:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2300:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Check the parameters */
2301:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
2302:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2303:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (hi2c->State == HAL_I2C_STATE_READY)
2304:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
2305:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if ((pData == NULL) || (Size == 0U))
2306:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
2307:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
2308:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return  HAL_ERROR;
2309:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
2310:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2311:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Process Locked */
2312:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_LOCK(hi2c);
ARM GAS  /tmp/ccpQQaSN.s 			page 42


2313:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2314:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Init tickstart for timeout management*/
2315:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     tickstart = HAL_GetTick();
2316:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2317:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK
2318:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
2319:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return HAL_ERROR;
2320:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
2321:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2322:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->State     = HAL_I2C_STATE_BUSY_TX;
2323:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode      = HAL_I2C_MODE_MEM;
2324:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
2325:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2326:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Prepare transfer parameters */
2327:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->pBuffPtr  = pData;
2328:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferCount = Size;
2329:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR   = NULL;
2330:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2331:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Send Slave Address and Memory Address */
2332:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL
2333:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
2334:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Process Unlocked */
2335:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       __HAL_UNLOCK(hi2c);
2336:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return HAL_ERROR;
2337:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
2338:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2339:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
2340:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (hi2c->XferCount > MAX_NBYTE_SIZE)
2341:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
2342:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferSize = MAX_NBYTE_SIZE;
2343:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTST
2344:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
2345:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     else
2346:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
2347:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferSize = hi2c->XferCount;
2348:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTS
2349:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
2350:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2351:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     do
2352:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
2353:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Wait until TXIS flag is set */
2354:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
2355:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
2356:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         return HAL_ERROR;
2357:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
2358:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2359:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Write data to TXDR */
2360:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->Instance->TXDR = *hi2c->pBuffPtr;
2361:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2362:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Increment Buffer pointer */
2363:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->pBuffPtr++;
2364:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2365:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferCount--;
2366:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferSize--;
2367:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2368:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
2369:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
ARM GAS  /tmp/ccpQQaSN.s 			page 43


2370:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Wait until TCR flag is set */
2371:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
2372:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
2373:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           return HAL_ERROR;
2374:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
2375:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2376:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         if (hi2c->XferCount > MAX_NBYTE_SIZE)
2377:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
2378:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           hi2c->XferSize = MAX_NBYTE_SIZE;
2379:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STA
2380:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
2381:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         else
2382:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
2383:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           hi2c->XferSize = hi2c->XferCount;
2384:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_ST
2385:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
2386:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
2387:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2388:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
2389:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     while (hi2c->XferCount > 0U);
2390:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2391:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
2392:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Wait until STOPF flag is reset */
2393:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
2394:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
2395:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return HAL_ERROR;
2396:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
2397:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2398:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Clear STOP Flag */
2399:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
2400:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2401:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Clear Configuration Register 2 */
2402:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     I2C_RESET_CR2(hi2c);
2403:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2404:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->State = HAL_I2C_STATE_READY;
2405:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode  = HAL_I2C_MODE_NONE;
2406:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2407:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Process Unlocked */
2408:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_UNLOCK(hi2c);
2409:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2410:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_OK;
2411:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
2412:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else
2413:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
2414:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_BUSY;
2415:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
2416:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
2417:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2418:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
2419:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  Read an amount of data in blocking mode from a specific memory address
2420:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
2421:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
2422:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  DevAddress Target device address: The device 7 bits address value
2423:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *         in datasheet must be shifted to the left before calling the interface
2424:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  MemAddress Internal memory address
2425:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  MemAddSize Size of internal memory address
2426:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  pData Pointer to data buffer
ARM GAS  /tmp/ccpQQaSN.s 			page 44


2427:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  Size Amount of data to be sent
2428:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  Timeout Timeout duration
2429:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval HAL status
2430:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
2431:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddres
2432:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
2433:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t tickstart;
2434:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2435:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Check the parameters */
2436:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
2437:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2438:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (hi2c->State == HAL_I2C_STATE_READY)
2439:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
2440:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if ((pData == NULL) || (Size == 0U))
2441:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
2442:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
2443:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return  HAL_ERROR;
2444:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
2445:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2446:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Process Locked */
2447:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_LOCK(hi2c);
2448:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2449:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Init tickstart for timeout management*/
2450:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     tickstart = HAL_GetTick();
2451:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2452:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK
2453:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
2454:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return HAL_ERROR;
2455:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
2456:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2457:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->State     = HAL_I2C_STATE_BUSY_RX;
2458:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode      = HAL_I2C_MODE_MEM;
2459:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
2460:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2461:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Prepare transfer parameters */
2462:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->pBuffPtr  = pData;
2463:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferCount = Size;
2464:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR   = NULL;
2465:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2466:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Send Slave Address and Memory Address */
2467:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_
2468:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
2469:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Process Unlocked */
2470:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       __HAL_UNLOCK(hi2c);
2471:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return HAL_ERROR;
2472:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
2473:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2474:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Send Slave Address */
2475:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
2476:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (hi2c->XferCount > MAX_NBYTE_SIZE)
2477:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
2478:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferSize = MAX_NBYTE_SIZE;
2479:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_S
2480:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
2481:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     else
2482:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
2483:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferSize = hi2c->XferCount;
ARM GAS  /tmp/ccpQQaSN.s 			page 45


2484:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_
2485:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
2486:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2487:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     do
2488:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
2489:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Wait until RXNE flag is set */
2490:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
2491:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
2492:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         return HAL_ERROR;
2493:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
2494:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2495:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Read data from RXDR */
2496:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
2497:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2498:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Increment Buffer pointer */
2499:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->pBuffPtr++;
2500:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2501:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferSize--;
2502:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferCount--;
2503:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2504:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
2505:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
2506:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Wait until TCR flag is set */
2507:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
2508:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
2509:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           return HAL_ERROR;
2510:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
2511:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2512:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         if (hi2c->XferCount > MAX_NBYTE_SIZE)
2513:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
2514:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           hi2c->XferSize = MAX_NBYTE_SIZE;
2515:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_ST
2516:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
2517:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         else
2518:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
2519:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           hi2c->XferSize = hi2c->XferCount;
2520:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_ST
2521:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
2522:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
2523:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
2524:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     while (hi2c->XferCount > 0U);
2525:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2526:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
2527:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Wait until STOPF flag is reset */
2528:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
2529:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
2530:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return HAL_ERROR;
2531:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
2532:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2533:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Clear STOP Flag */
2534:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
2535:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2536:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Clear Configuration Register 2 */
2537:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     I2C_RESET_CR2(hi2c);
2538:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2539:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->State = HAL_I2C_STATE_READY;
2540:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode  = HAL_I2C_MODE_NONE;
ARM GAS  /tmp/ccpQQaSN.s 			page 46


2541:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2542:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Process Unlocked */
2543:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_UNLOCK(hi2c);
2544:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2545:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_OK;
2546:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
2547:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else
2548:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
2549:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_BUSY;
2550:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
2551:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
2552:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
2553:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  Write an amount of data in non-blocking mode with Interrupt to a specific memory addres
2554:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
2555:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
2556:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  DevAddress Target device address: The device 7 bits address value
2557:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *         in datasheet must be shifted to the left before calling the interface
2558:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  MemAddress Internal memory address
2559:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  MemAddSize Size of internal memory address
2560:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  pData Pointer to data buffer
2561:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  Size Amount of data to be sent
2562:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval HAL status
2563:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
2564:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** HAL_StatusTypeDef HAL_I2C_Mem_Write_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAd
2565:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
2566:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t tickstart;
2567:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t xfermode;
2568:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2569:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Check the parameters */
2570:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
2571:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2572:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (hi2c->State == HAL_I2C_STATE_READY)
2573:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
2574:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if ((pData == NULL) || (Size == 0U))
2575:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
2576:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
2577:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return  HAL_ERROR;
2578:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
2579:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2580:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
2581:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
2582:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return HAL_BUSY;
2583:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
2584:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2585:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Process Locked */
2586:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_LOCK(hi2c);
2587:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2588:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Init tickstart for timeout management*/
2589:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     tickstart = HAL_GetTick();
2590:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2591:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->State       = HAL_I2C_STATE_BUSY_TX;
2592:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode        = HAL_I2C_MODE_MEM;
2593:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
2594:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2595:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Prepare transfer parameters */
2596:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->pBuffPtr    = pData;
2597:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferCount   = Size;
ARM GAS  /tmp/ccpQQaSN.s 			page 47


2598:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferOptions = I2C_NO_OPTION_FRAME;
2599:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR     = I2C_Master_ISR_IT;
2600:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2601:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (hi2c->XferCount > MAX_NBYTE_SIZE)
2602:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
2603:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferSize = MAX_NBYTE_SIZE;
2604:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       xfermode = I2C_RELOAD_MODE;
2605:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
2606:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     else
2607:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
2608:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferSize = hi2c->XferCount;
2609:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       xfermode = I2C_AUTOEND_MODE;
2610:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
2611:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2612:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Send Slave Address and Memory Address */
2613:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstar
2614:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
2615:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Process Unlocked */
2616:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       __HAL_UNLOCK(hi2c);
2617:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return HAL_ERROR;
2618:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
2619:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2620:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
2621:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
2622:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2623:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Process Unlocked */
2624:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_UNLOCK(hi2c);
2625:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2626:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Note : The I2C interrupts must be enabled after unlocking current process
2627:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****               to avoid the risk of I2C interrupt handle execution before current
2628:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****               process unlock */
2629:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2630:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Enable ERR, TC, STOP, NACK, TXI interrupt */
2631:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* possible to enable all of these */
2632:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* I2C_IT_ERRI | I2C_IT_TCI| I2C_IT_STOPI| I2C_IT_NACKI | I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TX
2633:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
2634:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2635:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_OK;
2636:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
2637:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else
2638:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
2639:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_BUSY;
2640:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
2641:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
2642:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2643:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
2644:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  Read an amount of data in non-blocking mode with Interrupt from a specific memory addre
2645:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
2646:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
2647:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  DevAddress Target device address: The device 7 bits address value
2648:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *         in datasheet must be shifted to the left before calling the interface
2649:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  MemAddress Internal memory address
2650:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  MemAddSize Size of internal memory address
2651:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  pData Pointer to data buffer
2652:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  Size Amount of data to be sent
2653:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval HAL status
2654:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
ARM GAS  /tmp/ccpQQaSN.s 			page 48


2655:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** HAL_StatusTypeDef HAL_I2C_Mem_Read_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAdd
2656:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
2657:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t tickstart;
2658:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t xfermode;
2659:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2660:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Check the parameters */
2661:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
2662:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2663:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (hi2c->State == HAL_I2C_STATE_READY)
2664:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
2665:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if ((pData == NULL) || (Size == 0U))
2666:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
2667:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
2668:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return  HAL_ERROR;
2669:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
2670:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2671:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
2672:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
2673:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return HAL_BUSY;
2674:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
2675:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2676:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Process Locked */
2677:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_LOCK(hi2c);
2678:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2679:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Init tickstart for timeout management*/
2680:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     tickstart = HAL_GetTick();
2681:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2682:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->State       = HAL_I2C_STATE_BUSY_RX;
2683:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode        = HAL_I2C_MODE_MEM;
2684:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
2685:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2686:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Prepare transfer parameters */
2687:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->pBuffPtr    = pData;
2688:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferCount   = Size;
2689:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferOptions = I2C_NO_OPTION_FRAME;
2690:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR     = I2C_Master_ISR_IT;
2691:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2692:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (hi2c->XferCount > MAX_NBYTE_SIZE)
2693:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
2694:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferSize = MAX_NBYTE_SIZE;
2695:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       xfermode = I2C_RELOAD_MODE;
2696:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
2697:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     else
2698:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
2699:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferSize = hi2c->XferCount;
2700:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       xfermode = I2C_AUTOEND_MODE;
2701:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
2702:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2703:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Send Slave Address and Memory Address */
2704:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart
2705:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
2706:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Process Unlocked */
2707:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       __HAL_UNLOCK(hi2c);
2708:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return HAL_ERROR;
2709:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
2710:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2711:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
ARM GAS  /tmp/ccpQQaSN.s 			page 49


2712:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_READ
2713:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2714:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Process Unlocked */
2715:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_UNLOCK(hi2c);
2716:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2717:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Note : The I2C interrupts must be enabled after unlocking current process
2718:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****               to avoid the risk of I2C interrupt handle execution before current
2719:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****               process unlock */
2720:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2721:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Enable ERR, TC, STOP, NACK, RXI interrupt */
2722:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* possible to enable all of these */
2723:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* I2C_IT_ERRI | I2C_IT_TCI| I2C_IT_STOPI| I2C_IT_NACKI | I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TX
2724:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT);
2725:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2726:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_OK;
2727:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
2728:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else
2729:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
2730:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_BUSY;
2731:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
2732:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
2733:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
2734:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  Write an amount of data in non-blocking mode with DMA to a specific memory address
2735:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
2736:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
2737:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  DevAddress Target device address: The device 7 bits address value
2738:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *         in datasheet must be shifted to the left before calling the interface
2739:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  MemAddress Internal memory address
2740:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  MemAddSize Size of internal memory address
2741:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  pData Pointer to data buffer
2742:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  Size Amount of data to be sent
2743:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval HAL status
2744:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
2745:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** HAL_StatusTypeDef HAL_I2C_Mem_Write_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemA
2746:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
2747:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t tickstart;
2748:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t xfermode;
2749:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   HAL_StatusTypeDef dmaxferstatus;
2750:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2751:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Check the parameters */
2752:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
2753:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2754:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (hi2c->State == HAL_I2C_STATE_READY)
2755:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
2756:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if ((pData == NULL) || (Size == 0U))
2757:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
2758:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
2759:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return  HAL_ERROR;
2760:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
2761:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2762:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
2763:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
2764:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return HAL_BUSY;
2765:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
2766:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2767:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Process Locked */
2768:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_LOCK(hi2c);
ARM GAS  /tmp/ccpQQaSN.s 			page 50


2769:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2770:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Init tickstart for timeout management*/
2771:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     tickstart = HAL_GetTick();
2772:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2773:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->State       = HAL_I2C_STATE_BUSY_TX;
2774:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode        = HAL_I2C_MODE_MEM;
2775:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
2776:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2777:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Prepare transfer parameters */
2778:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->pBuffPtr    = pData;
2779:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferCount   = Size;
2780:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferOptions = I2C_NO_OPTION_FRAME;
2781:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR     = I2C_Master_ISR_DMA;
2782:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2783:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (hi2c->XferCount > MAX_NBYTE_SIZE)
2784:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
2785:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferSize = MAX_NBYTE_SIZE;
2786:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       xfermode = I2C_RELOAD_MODE;
2787:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
2788:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     else
2789:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
2790:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferSize = hi2c->XferCount;
2791:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       xfermode = I2C_AUTOEND_MODE;
2792:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
2793:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2794:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Send Slave Address and Memory Address */
2795:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstar
2796:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
2797:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Process Unlocked */
2798:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       __HAL_UNLOCK(hi2c);
2799:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return HAL_ERROR;
2800:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
2801:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2802:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2803:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (hi2c->hdmatx != NULL)
2804:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
2805:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Set the I2C DMA transfer complete callback */
2806:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->hdmatx->XferCpltCallback = I2C_DMAMasterTransmitCplt;
2807:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2808:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Set the DMA error callback */
2809:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
2810:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2811:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Set the unused DMA callbacks to NULL */
2812:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->hdmatx->XferHalfCpltCallback = NULL;
2813:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->hdmatx->XferAbortCallback = NULL;
2814:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2815:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Enable the DMA channel */
2816:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)pData, (uint32_t)&hi2c->Instance->TX
2817:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
2818:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     else
2819:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
2820:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Update I2C state */
2821:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->State     = HAL_I2C_STATE_READY;
2822:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->Mode      = HAL_I2C_MODE_NONE;
2823:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2824:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Update I2C error code */
2825:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
ARM GAS  /tmp/ccpQQaSN.s 			page 51


2826:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2827:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Process Unlocked */
2828:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       __HAL_UNLOCK(hi2c);
2829:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2830:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return HAL_ERROR;
2831:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
2832:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2833:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (dmaxferstatus == HAL_OK)
2834:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
2835:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Send Slave Address */
2836:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
2837:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
2838:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2839:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Update XferCount value */
2840:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferCount -= hi2c->XferSize;
2841:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2842:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Process Unlocked */
2843:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       __HAL_UNLOCK(hi2c);
2844:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2845:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Note : The I2C interrupts must be enabled after unlocking current process
2846:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****                 to avoid the risk of I2C interrupt handle execution before current
2847:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****                 process unlock */
2848:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Enable ERR and NACK interrupts */
2849:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
2850:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2851:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Enable DMA Request */
2852:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
2853:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
2854:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     else
2855:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
2856:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Update I2C state */
2857:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->State     = HAL_I2C_STATE_READY;
2858:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->Mode      = HAL_I2C_MODE_NONE;
2859:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2860:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Update I2C error code */
2861:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
2862:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2863:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Process Unlocked */
2864:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       __HAL_UNLOCK(hi2c);
2865:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2866:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return HAL_ERROR;
2867:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
2868:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2869:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_OK;
2870:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
2871:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else
2872:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
2873:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_BUSY;
2874:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
2875:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
2876:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2877:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
2878:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  Reads an amount of data in non-blocking mode with DMA from a specific memory address.
2879:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
2880:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
2881:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  DevAddress Target device address: The device 7 bits address value
2882:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *         in datasheet must be shifted to the left before calling the interface
ARM GAS  /tmp/ccpQQaSN.s 			page 52


2883:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  MemAddress Internal memory address
2884:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  MemAddSize Size of internal memory address
2885:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  pData Pointer to data buffer
2886:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  Size Amount of data to be read
2887:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval HAL status
2888:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
2889:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** HAL_StatusTypeDef HAL_I2C_Mem_Read_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAd
2890:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
2891:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t tickstart;
2892:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t xfermode;
2893:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   HAL_StatusTypeDef dmaxferstatus;
2894:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2895:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Check the parameters */
2896:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
2897:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2898:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (hi2c->State == HAL_I2C_STATE_READY)
2899:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
2900:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if ((pData == NULL) || (Size == 0U))
2901:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
2902:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
2903:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return  HAL_ERROR;
2904:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
2905:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2906:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
2907:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
2908:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return HAL_BUSY;
2909:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
2910:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2911:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Process Locked */
2912:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_LOCK(hi2c);
2913:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2914:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Init tickstart for timeout management*/
2915:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     tickstart = HAL_GetTick();
2916:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2917:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->State       = HAL_I2C_STATE_BUSY_RX;
2918:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode        = HAL_I2C_MODE_MEM;
2919:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
2920:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2921:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Prepare transfer parameters */
2922:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->pBuffPtr    = pData;
2923:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferCount   = Size;
2924:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferOptions = I2C_NO_OPTION_FRAME;
2925:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR     = I2C_Master_ISR_DMA;
2926:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2927:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (hi2c->XferCount > MAX_NBYTE_SIZE)
2928:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
2929:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferSize = MAX_NBYTE_SIZE;
2930:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       xfermode = I2C_RELOAD_MODE;
2931:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
2932:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     else
2933:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
2934:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferSize = hi2c->XferCount;
2935:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       xfermode = I2C_AUTOEND_MODE;
2936:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
2937:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2938:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Send Slave Address and Memory Address */
2939:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart
ARM GAS  /tmp/ccpQQaSN.s 			page 53


2940:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
2941:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Process Unlocked */
2942:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       __HAL_UNLOCK(hi2c);
2943:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return HAL_ERROR;
2944:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
2945:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2946:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (hi2c->hdmarx != NULL)
2947:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
2948:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Set the I2C DMA transfer complete callback */
2949:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->hdmarx->XferCpltCallback = I2C_DMAMasterReceiveCplt;
2950:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2951:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Set the DMA error callback */
2952:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
2953:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2954:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Set the unused DMA callbacks to NULL */
2955:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->hdmarx->XferHalfCpltCallback = NULL;
2956:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->hdmarx->XferAbortCallback = NULL;
2957:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2958:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Enable the DMA channel */
2959:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pDa
2960:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
2961:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     else
2962:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
2963:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Update I2C state */
2964:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->State     = HAL_I2C_STATE_READY;
2965:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->Mode      = HAL_I2C_MODE_NONE;
2966:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2967:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Update I2C error code */
2968:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
2969:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2970:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Process Unlocked */
2971:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       __HAL_UNLOCK(hi2c);
2972:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2973:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return HAL_ERROR;
2974:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
2975:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2976:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (dmaxferstatus == HAL_OK)
2977:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
2978:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
2979:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_RE
2980:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2981:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Update XferCount value */
2982:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferCount -= hi2c->XferSize;
2983:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2984:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Process Unlocked */
2985:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       __HAL_UNLOCK(hi2c);
2986:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2987:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Note : The I2C interrupts must be enabled after unlocking current process
2988:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****                 to avoid the risk of I2C interrupt handle execution before current
2989:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****                 process unlock */
2990:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Enable ERR and NACK interrupts */
2991:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
2992:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2993:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Enable DMA Request */
2994:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
2995:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
2996:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     else
ARM GAS  /tmp/ccpQQaSN.s 			page 54


2997:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
2998:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Update I2C state */
2999:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->State     = HAL_I2C_STATE_READY;
3000:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->Mode      = HAL_I2C_MODE_NONE;
3001:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3002:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Update I2C error code */
3003:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
3004:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3005:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Process Unlocked */
3006:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       __HAL_UNLOCK(hi2c);
3007:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3008:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return HAL_ERROR;
3009:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
3010:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3011:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_OK;
3012:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
3013:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else
3014:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
3015:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_BUSY;
3016:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
3017:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
3018:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3019:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
3020:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  Checks if target device is ready for communication.
3021:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @note   This function is used with Memory devices
3022:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
3023:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
3024:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  DevAddress Target device address: The device 7 bits address value
3025:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *         in datasheet must be shifted to the left before calling the interface
3026:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  Trials Number of trials
3027:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  Timeout Timeout duration
3028:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval HAL status
3029:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
3030:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Tria
3031:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
3032:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t tickstart;
3033:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3034:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   __IO uint32_t I2C_Trials = 0UL;
3035:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3036:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   FlagStatus tmp1;
3037:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   FlagStatus tmp2;
3038:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3039:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (hi2c->State == HAL_I2C_STATE_READY)
3040:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
3041:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
3042:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
3043:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return HAL_BUSY;
3044:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
3045:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3046:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Process Locked */
3047:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_LOCK(hi2c);
3048:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3049:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->State = HAL_I2C_STATE_BUSY;
3050:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
3051:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3052:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     do
3053:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
ARM GAS  /tmp/ccpQQaSN.s 			page 55


3054:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Generate Start */
3055:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
3056:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3057:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
3058:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Wait until STOPF flag is set or a NACK flag is set*/
3059:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       tickstart = HAL_GetTick();
3060:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3061:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
3062:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
3063:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3064:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       while ((tmp1 == RESET) && (tmp2 == RESET))
3065:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
3066:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         if (Timeout != HAL_MAX_DELAY)
3067:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
3068:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
3069:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           {
3070:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****             /* Update I2C state */
3071:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****             hi2c->State = HAL_I2C_STATE_READY;
3072:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3073:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****             /* Update I2C error code */
3074:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****             hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
3075:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3076:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****             /* Process Unlocked */
3077:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****             __HAL_UNLOCK(hi2c);
3078:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3079:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****             return HAL_ERROR;
3080:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           }
3081:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
3082:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3083:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
3084:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
3085:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
3086:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3087:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Check if the NACKF flag has not been set */
3088:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
3089:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
3090:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Wait until STOPF flag is reset */
3091:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
3092:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
3093:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           return HAL_ERROR;
3094:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
3095:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3096:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Clear STOP Flag */
3097:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
3098:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3099:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Device is ready */
3100:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->State = HAL_I2C_STATE_READY;
3101:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3102:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Process Unlocked */
3103:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         __HAL_UNLOCK(hi2c);
3104:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3105:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         return HAL_OK;
3106:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
3107:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       else
3108:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
3109:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Wait until STOPF flag is reset */
3110:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
ARM GAS  /tmp/ccpQQaSN.s 			page 56


3111:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
3112:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           return HAL_ERROR;
3113:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
3114:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3115:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Clear NACK Flag */
3116:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
3117:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3118:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Clear STOP Flag, auto generated with autoend*/
3119:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
3120:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
3121:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3122:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Check if the maximum allowed number of trials has been reached */
3123:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       if (I2C_Trials == Trials)
3124:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
3125:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Generate Stop */
3126:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->Instance->CR2 |= I2C_CR2_STOP;
3127:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3128:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Wait until STOPF flag is reset */
3129:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
3130:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
3131:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           return HAL_ERROR;
3132:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
3133:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3134:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Clear STOP Flag */
3135:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
3136:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
3137:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3138:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Increment Trials */
3139:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       I2C_Trials++;
3140:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
3141:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     while (I2C_Trials < Trials);
3142:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3143:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Update I2C state */
3144:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->State = HAL_I2C_STATE_READY;
3145:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3146:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Update I2C error code */
3147:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
3148:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3149:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Process Unlocked */
3150:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_UNLOCK(hi2c);
3151:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3152:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_ERROR;
3153:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
3154:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else
3155:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
3156:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_BUSY;
3157:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
3158:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
3159:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3160:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
3161:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  Sequential transmit in master I2C mode an amount of data in non-blocking mode with Inte
3162:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @note   This interface allow to manage repeated start condition when a direction change during 
3163:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
3164:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
3165:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  DevAddress Target device address: The device 7 bits address value
3166:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *         in datasheet must be shifted to the left before calling the interface
3167:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  pData Pointer to data buffer
ARM GAS  /tmp/ccpQQaSN.s 			page 57


3168:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  Size Amount of data to be sent
3169:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  XferOptions Options of Transfer, value of @ref I2C_XFEROPTIONS
3170:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval HAL status
3171:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
3172:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** HAL_StatusTypeDef HAL_I2C_Master_Sequential_Transmit_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddres
3173:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
3174:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t xfermode;
3175:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t xferrequest = I2C_GENERATE_START_WRITE;
3176:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3177:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Check the parameters */
3178:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));
3179:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3180:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (hi2c->State == HAL_I2C_STATE_READY)
3181:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
3182:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Process Locked */
3183:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_LOCK(hi2c);
3184:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3185:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->State     = HAL_I2C_STATE_BUSY_TX;
3186:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode      = HAL_I2C_MODE_MASTER;
3187:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
3188:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3189:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Prepare transfer parameters */
3190:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->pBuffPtr    = pData;
3191:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferCount   = Size;
3192:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferOptions = XferOptions;
3193:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR     = I2C_Master_ISR_IT;
3194:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3195:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* If hi2c->XferCount > MAX_NBYTE_SIZE, use reload mode */
3196:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (hi2c->XferCount > MAX_NBYTE_SIZE)
3197:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
3198:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferSize = MAX_NBYTE_SIZE;
3199:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       xfermode = I2C_RELOAD_MODE;
3200:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
3201:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     else
3202:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
3203:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferSize = hi2c->XferCount;
3204:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       xfermode = hi2c->XferOptions;
3205:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
3206:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3207:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* If transfer direction not change and there is no request to start another frame, do not gene
3208:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Mean Previous state is same as current state */
3209:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if ((hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST
3210:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
3211:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       xferrequest = I2C_NO_STARTSTOP;
3212:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
3213:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     else
3214:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
3215:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Convert OTHER_xxx XferOptions if any */
3216:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       I2C_ConvertOtherXferOptions(hi2c);
3217:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3218:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Update xfermode accordingly if no reload is necessary */
3219:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       if (hi2c->XferCount < MAX_NBYTE_SIZE)
3220:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
3221:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         xfermode = hi2c->XferOptions;
3222:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
3223:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
3224:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
ARM GAS  /tmp/ccpQQaSN.s 			page 58


3225:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Send Slave Address and set NBYTES to write */
3226:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, xferrequest);
3227:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3228:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Process Unlocked */
3229:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_UNLOCK(hi2c);
3230:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3231:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Note : The I2C interrupts must be enabled after unlocking current process
3232:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****               to avoid the risk of I2C interrupt handle execution before current
3233:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****               process unlock */
3234:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
3235:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3236:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_OK;
3237:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
3238:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else
3239:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
3240:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_BUSY;
3241:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
3242:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
3243:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3244:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
3245:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  Sequential transmit in master I2C mode an amount of data in non-blocking mode with DMA.
3246:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @note   This interface allow to manage repeated start condition when a direction change during 
3247:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
3248:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
3249:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  DevAddress Target device address: The device 7 bits address value
3250:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *         in datasheet must be shifted to the left before calling the interface
3251:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  pData Pointer to data buffer
3252:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  Size Amount of data to be sent
3253:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  XferOptions Options of Transfer, value of @ref I2C_XFEROPTIONS
3254:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval HAL status
3255:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
3256:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** HAL_StatusTypeDef HAL_I2C_Master_Sequential_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddre
3257:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
3258:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t xfermode;
3259:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t xferrequest = I2C_GENERATE_START_WRITE;
3260:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   HAL_StatusTypeDef dmaxferstatus;
3261:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3262:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Check the parameters */
3263:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));
3264:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3265:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (hi2c->State == HAL_I2C_STATE_READY)
3266:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
3267:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Process Locked */
3268:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_LOCK(hi2c);
3269:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3270:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->State     = HAL_I2C_STATE_BUSY_TX;
3271:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode      = HAL_I2C_MODE_MASTER;
3272:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
3273:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3274:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Prepare transfer parameters */
3275:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->pBuffPtr    = pData;
3276:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferCount   = Size;
3277:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferOptions = XferOptions;
3278:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR     = I2C_Master_ISR_DMA;
3279:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3280:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* If hi2c->XferCount > MAX_NBYTE_SIZE, use reload mode */
3281:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (hi2c->XferCount > MAX_NBYTE_SIZE)
ARM GAS  /tmp/ccpQQaSN.s 			page 59


3282:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
3283:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferSize = MAX_NBYTE_SIZE;
3284:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       xfermode = I2C_RELOAD_MODE;
3285:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
3286:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     else
3287:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
3288:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferSize = hi2c->XferCount;
3289:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       xfermode = hi2c->XferOptions;
3290:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
3291:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3292:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* If transfer direction not change and there is no request to start another frame, do not gene
3293:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Mean Previous state is same as current state */
3294:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if ((hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST
3295:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
3296:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       xferrequest = I2C_NO_STARTSTOP;
3297:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
3298:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     else
3299:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
3300:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Convert OTHER_xxx XferOptions if any */
3301:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       I2C_ConvertOtherXferOptions(hi2c);
3302:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3303:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Update xfermode accordingly if no reload is necessary */
3304:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       if (hi2c->XferCount < MAX_NBYTE_SIZE)
3305:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
3306:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         xfermode = hi2c->XferOptions;
3307:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
3308:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
3309:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3310:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (hi2c->XferSize > 0U)
3311:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
3312:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       if (hi2c->hdmatx != NULL)
3313:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
3314:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Set the I2C DMA transfer complete callback */
3315:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->hdmatx->XferCpltCallback = I2C_DMAMasterTransmitCplt;
3316:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3317:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Set the DMA error callback */
3318:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
3319:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3320:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Set the unused DMA callbacks to NULL */
3321:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->hdmatx->XferHalfCpltCallback = NULL;
3322:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->hdmatx->XferAbortCallback = NULL;
3323:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3324:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Enable the DMA channel */
3325:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)pData, (uint32_t)&hi2c->Instance->
3326:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
3327:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       else
3328:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
3329:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Update I2C state */
3330:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->State     = HAL_I2C_STATE_READY;
3331:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->Mode      = HAL_I2C_MODE_NONE;
3332:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3333:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Update I2C error code */
3334:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
3335:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3336:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Process Unlocked */
3337:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         __HAL_UNLOCK(hi2c);
3338:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
ARM GAS  /tmp/ccpQQaSN.s 			page 60


3339:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         return HAL_ERROR;
3340:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
3341:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3342:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       if (dmaxferstatus == HAL_OK)
3343:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
3344:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Send Slave Address and set NBYTES to write */
3345:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, xferrequest);
3346:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3347:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Update XferCount value */
3348:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->XferCount -= hi2c->XferSize;
3349:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3350:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Process Unlocked */
3351:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         __HAL_UNLOCK(hi2c);
3352:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3353:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Note : The I2C interrupts must be enabled after unlocking current process
3354:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****                   to avoid the risk of I2C interrupt handle execution before current
3355:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****                   process unlock */
3356:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Enable ERR and NACK interrupts */
3357:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
3358:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3359:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Enable DMA Request */
3360:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
3361:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
3362:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       else
3363:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
3364:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Update I2C state */
3365:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->State     = HAL_I2C_STATE_READY;
3366:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->Mode      = HAL_I2C_MODE_NONE;
3367:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3368:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Update I2C error code */
3369:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
3370:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3371:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Process Unlocked */
3372:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         __HAL_UNLOCK(hi2c);
3373:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3374:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         return HAL_ERROR;
3375:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
3376:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
3377:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     else
3378:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
3379:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Update Transfer ISR function pointer */
3380:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferISR = I2C_Master_ISR_IT;
3381:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3382:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Send Slave Address */
3383:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Set NBYTES to write and generate START condition */
3384:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_
3385:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3386:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Process Unlocked */
3387:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       __HAL_UNLOCK(hi2c);
3388:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3389:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Note : The I2C interrupts must be enabled after unlocking current process
3390:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****                 to avoid the risk of I2C interrupt handle execution before current
3391:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****                 process unlock */
3392:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Enable ERR, TC, STOP, NACK, TXI interrupt */
3393:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* possible to enable all of these */
3394:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* I2C_IT_ERRI | I2C_IT_TCI| I2C_IT_STOPI| I2C_IT_NACKI | I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_
3395:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
ARM GAS  /tmp/ccpQQaSN.s 			page 61


3396:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
3397:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3398:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_OK;
3399:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
3400:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else
3401:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
3402:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_BUSY;
3403:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
3404:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
3405:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3406:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
3407:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  Sequential receive in master I2C mode an amount of data in non-blocking mode with Inter
3408:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @note   This interface allow to manage repeated start condition when a direction change during 
3409:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
3410:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
3411:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  DevAddress Target device address: The device 7 bits address value
3412:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *         in datasheet must be shifted to the left before calling the interface
3413:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  pData Pointer to data buffer
3414:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  Size Amount of data to be sent
3415:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  XferOptions Options of Transfer, value of @ref I2C_XFEROPTIONS
3416:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval HAL status
3417:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
3418:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** HAL_StatusTypeDef HAL_I2C_Master_Sequential_Receive_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress
3419:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
3420:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t xfermode;
3421:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t xferrequest = I2C_GENERATE_START_READ;
3422:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3423:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Check the parameters */
3424:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));
3425:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3426:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (hi2c->State == HAL_I2C_STATE_READY)
3427:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
3428:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Process Locked */
3429:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_LOCK(hi2c);
3430:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3431:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->State     = HAL_I2C_STATE_BUSY_RX;
3432:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode      = HAL_I2C_MODE_MASTER;
3433:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
3434:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3435:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Prepare transfer parameters */
3436:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->pBuffPtr    = pData;
3437:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferCount   = Size;
3438:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferOptions = XferOptions;
3439:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR     = I2C_Master_ISR_IT;
3440:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3441:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* If hi2c->XferCount > MAX_NBYTE_SIZE, use reload mode */
3442:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (hi2c->XferCount > MAX_NBYTE_SIZE)
3443:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
3444:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferSize = MAX_NBYTE_SIZE;
3445:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       xfermode = I2C_RELOAD_MODE;
3446:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
3447:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     else
3448:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
3449:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferSize = hi2c->XferCount;
3450:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       xfermode = hi2c->XferOptions;
3451:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
3452:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
ARM GAS  /tmp/ccpQQaSN.s 			page 62


3453:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* If transfer direction not change and there is no request to start another frame, do not gene
3454:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Mean Previous state is same as current state */
3455:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if ((hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST
3456:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
3457:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       xferrequest = I2C_NO_STARTSTOP;
3458:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
3459:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     else
3460:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
3461:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Convert OTHER_xxx XferOptions if any */
3462:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       I2C_ConvertOtherXferOptions(hi2c);
3463:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3464:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Update xfermode accordingly if no reload is necessary */
3465:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       if (hi2c->XferCount < MAX_NBYTE_SIZE)
3466:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
3467:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         xfermode = hi2c->XferOptions;
3468:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
3469:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
3470:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3471:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Send Slave Address and set NBYTES to read */
3472:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, xferrequest);
3473:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3474:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Process Unlocked */
3475:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_UNLOCK(hi2c);
3476:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3477:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Note : The I2C interrupts must be enabled after unlocking current process
3478:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****               to avoid the risk of I2C interrupt handle execution before current
3479:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****               process unlock */
3480:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT);
3481:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3482:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_OK;
3483:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
3484:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else
3485:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
3486:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_BUSY;
3487:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
3488:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
3489:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3490:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
3491:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  Sequential receive in master I2C mode an amount of data in non-blocking mode with DMA
3492:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @note   This interface allow to manage repeated start condition when a direction change during 
3493:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
3494:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
3495:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  DevAddress Target device address: The device 7 bits address value
3496:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *         in datasheet must be shifted to the left before calling the interface
3497:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  pData Pointer to data buffer
3498:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  Size Amount of data to be sent
3499:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  XferOptions Options of Transfer, value of @ref I2C_XFEROPTIONS
3500:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval HAL status
3501:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
3502:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** HAL_StatusTypeDef HAL_I2C_Master_Sequential_Receive_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddres
3503:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
3504:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t xfermode;
3505:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t xferrequest = I2C_GENERATE_START_READ;
3506:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   HAL_StatusTypeDef dmaxferstatus;
3507:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3508:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Check the parameters */
3509:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));
ARM GAS  /tmp/ccpQQaSN.s 			page 63


3510:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3511:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (hi2c->State == HAL_I2C_STATE_READY)
3512:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
3513:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Process Locked */
3514:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_LOCK(hi2c);
3515:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3516:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->State     = HAL_I2C_STATE_BUSY_RX;
3517:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode      = HAL_I2C_MODE_MASTER;
3518:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
3519:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3520:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Prepare transfer parameters */
3521:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->pBuffPtr    = pData;
3522:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferCount   = Size;
3523:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferOptions = XferOptions;
3524:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR     = I2C_Master_ISR_DMA;
3525:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3526:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* If hi2c->XferCount > MAX_NBYTE_SIZE, use reload mode */
3527:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (hi2c->XferCount > MAX_NBYTE_SIZE)
3528:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
3529:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferSize = MAX_NBYTE_SIZE;
3530:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       xfermode = I2C_RELOAD_MODE;
3531:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
3532:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     else
3533:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
3534:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferSize = hi2c->XferCount;
3535:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       xfermode = hi2c->XferOptions;
3536:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
3537:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3538:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* If transfer direction not change and there is no request to start another frame, do not gene
3539:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Mean Previous state is same as current state */
3540:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if ((hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST
3541:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
3542:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       xferrequest = I2C_NO_STARTSTOP;
3543:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
3544:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     else
3545:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
3546:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Convert OTHER_xxx XferOptions if any */
3547:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       I2C_ConvertOtherXferOptions(hi2c);
3548:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3549:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Update xfermode accordingly if no reload is necessary */
3550:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       if (hi2c->XferCount < MAX_NBYTE_SIZE)
3551:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
3552:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         xfermode = hi2c->XferOptions;
3553:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
3554:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
3555:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3556:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (hi2c->XferSize > 0U)
3557:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
3558:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       if (hi2c->hdmarx != NULL)
3559:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
3560:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Set the I2C DMA transfer complete callback */
3561:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->hdmarx->XferCpltCallback = I2C_DMAMasterReceiveCplt;
3562:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3563:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Set the DMA error callback */
3564:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
3565:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3566:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Set the unused DMA callbacks to NULL */
ARM GAS  /tmp/ccpQQaSN.s 			page 64


3567:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->hdmarx->XferHalfCpltCallback = NULL;
3568:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->hdmarx->XferAbortCallback = NULL;
3569:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3570:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Enable the DMA channel */
3571:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)p
3572:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
3573:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       else
3574:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
3575:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Update I2C state */
3576:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->State     = HAL_I2C_STATE_READY;
3577:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->Mode      = HAL_I2C_MODE_NONE;
3578:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3579:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Update I2C error code */
3580:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
3581:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3582:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Process Unlocked */
3583:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         __HAL_UNLOCK(hi2c);
3584:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3585:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         return HAL_ERROR;
3586:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
3587:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3588:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       if (dmaxferstatus == HAL_OK)
3589:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
3590:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Send Slave Address and set NBYTES to read */
3591:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, xferrequest);
3592:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3593:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Update XferCount value */
3594:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->XferCount -= hi2c->XferSize;
3595:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3596:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Process Unlocked */
3597:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         __HAL_UNLOCK(hi2c);
3598:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3599:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Note : The I2C interrupts must be enabled after unlocking current process
3600:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****                   to avoid the risk of I2C interrupt handle execution before current
3601:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****                   process unlock */
3602:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Enable ERR and NACK interrupts */
3603:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
3604:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3605:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Enable DMA Request */
3606:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
3607:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
3608:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       else
3609:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
3610:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Update I2C state */
3611:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->State     = HAL_I2C_STATE_READY;
3612:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->Mode      = HAL_I2C_MODE_NONE;
3613:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3614:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Update I2C error code */
3615:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
3616:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3617:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Process Unlocked */
3618:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         __HAL_UNLOCK(hi2c);
3619:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3620:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         return HAL_ERROR;
3621:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
3622:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
3623:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     else
ARM GAS  /tmp/ccpQQaSN.s 			page 65


3624:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
3625:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Update Transfer ISR function pointer */
3626:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferISR = I2C_Master_ISR_IT;
3627:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3628:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Send Slave Address */
3629:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Set NBYTES to read and generate START condition */
3630:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_
3631:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3632:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Process Unlocked */
3633:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       __HAL_UNLOCK(hi2c);
3634:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3635:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Note : The I2C interrupts must be enabled after unlocking current process
3636:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****                 to avoid the risk of I2C interrupt handle execution before current
3637:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****                 process unlock */
3638:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Enable ERR, TC, STOP, NACK, TXI interrupt */
3639:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* possible to enable all of these */
3640:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* I2C_IT_ERRI | I2C_IT_TCI| I2C_IT_STOPI| I2C_IT_NACKI | I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_
3641:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
3642:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
3643:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3644:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_OK;
3645:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
3646:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else
3647:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
3648:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_BUSY;
3649:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
3650:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
3651:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3652:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
3653:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  Sequential transmit in slave/device I2C mode an amount of data in non-blocking mode wit
3654:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @note   This interface allow to manage repeated start condition when a direction change during 
3655:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
3656:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
3657:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  pData Pointer to data buffer
3658:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  Size Amount of data to be sent
3659:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  XferOptions Options of Transfer, value of @ref I2C_XFEROPTIONS
3660:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval HAL status
3661:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
3662:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** HAL_StatusTypeDef HAL_I2C_Slave_Sequential_Transmit_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uin
3663:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
3664:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Check the parameters */
3665:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));
3666:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3667:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
3668:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
3669:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if ((pData == NULL) || (Size == 0U))
3670:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
3671:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
3672:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return  HAL_ERROR;
3673:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
3674:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3675:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Disable Interrupts, to prevent preemption during treatment in case of multicall */
3676:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
3677:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3678:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Process Locked */
3679:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_LOCK(hi2c);
3680:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
ARM GAS  /tmp/ccpQQaSN.s 			page 66


3681:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* I2C cannot manage full duplex exchange so disable previous IT enabled if any */
3682:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* and then toggle the HAL slave RX state to TX state */
3683:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
3684:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
3685:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Disable associated Interrupts */
3686:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
3687:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3688:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Abort DMA Xfer if any */
3689:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
3690:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
3691:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
3692:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3693:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         if (hi2c->hdmarx != NULL)
3694:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
3695:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           /* Set the I2C DMA Abort callback :
3696:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****            will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
3697:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
3698:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3699:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           /* Abort DMA RX */
3700:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
3701:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           {
3702:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****             /* Call Directly XferAbortCallback function in case of error */
3703:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****             hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
3704:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           }
3705:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
3706:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
3707:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
3708:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3709:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->State     = HAL_I2C_STATE_BUSY_TX_LISTEN;
3710:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode      = HAL_I2C_MODE_SLAVE;
3711:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
3712:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3713:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Enable Address Acknowledge */
3714:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Instance->CR2 &= ~I2C_CR2_NACK;
3715:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3716:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Prepare transfer parameters */
3717:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->pBuffPtr    = pData;
3718:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferCount   = Size;
3719:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferSize    = hi2c->XferCount;
3720:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferOptions = XferOptions;
3721:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR     = I2C_Slave_ISR_IT;
3722:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3723:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE)
3724:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
3725:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Clear ADDR flag after prepare the transfer parameters */
3726:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* This action will generate an acknowledge to the Master */
3727:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
3728:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
3729:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3730:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Process Unlocked */
3731:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_UNLOCK(hi2c);
3732:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3733:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Note : The I2C interrupts must be enabled after unlocking current process
3734:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     to avoid the risk of I2C interrupt handle execution before current
3735:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     process unlock */
3736:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* REnable ADDR interrupt */
3737:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT | I2C_XFER_LISTEN_IT);
ARM GAS  /tmp/ccpQQaSN.s 			page 67


3738:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3739:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_OK;
3740:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
3741:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else
3742:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
3743:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_ERROR;
3744:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
3745:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
3746:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3747:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
3748:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  Sequential transmit in slave/device I2C mode an amount of data in non-blocking mode wit
3749:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @note   This interface allow to manage repeated start condition when a direction change during 
3750:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
3751:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
3752:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  pData Pointer to data buffer
3753:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  Size Amount of data to be sent
3754:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  XferOptions Options of Transfer, value of @ref I2C_XFEROPTIONS
3755:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval HAL status
3756:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
3757:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** HAL_StatusTypeDef HAL_I2C_Slave_Sequential_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint8_t *pData, ui
3758:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
3759:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   HAL_StatusTypeDef dmaxferstatus;
3760:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3761:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Check the parameters */
3762:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));
3763:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3764:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
3765:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
3766:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if ((pData == NULL) || (Size == 0U))
3767:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
3768:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
3769:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return  HAL_ERROR;
3770:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
3771:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3772:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Process Locked */
3773:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_LOCK(hi2c);
3774:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3775:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Disable Interrupts, to prevent preemption during treatment in case of multicall */
3776:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
3777:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3778:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* I2C cannot manage full duplex exchange so disable previous IT enabled if any */
3779:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* and then toggle the HAL slave RX state to TX state */
3780:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
3781:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
3782:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Disable associated Interrupts */
3783:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
3784:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3785:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
3786:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
3787:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Abort DMA Xfer if any */
3788:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         if (hi2c->hdmarx != NULL)
3789:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
3790:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
3791:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3792:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           /* Set the I2C DMA Abort callback :
3793:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****            will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
3794:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
ARM GAS  /tmp/ccpQQaSN.s 			page 68


3795:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3796:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           /* Abort DMA RX */
3797:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
3798:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           {
3799:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****             /* Call Directly XferAbortCallback function in case of error */
3800:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****             hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
3801:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           }
3802:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
3803:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
3804:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
3805:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     else if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
3806:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
3807:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
3808:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
3809:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
3810:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3811:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Abort DMA Xfer if any */
3812:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         if (hi2c->hdmatx != NULL)
3813:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
3814:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           /* Set the I2C DMA Abort callback :
3815:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****            will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
3816:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
3817:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3818:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           /* Abort DMA TX */
3819:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
3820:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           {
3821:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****             /* Call Directly XferAbortCallback function in case of error */
3822:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****             hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
3823:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           }
3824:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
3825:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
3826:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
3827:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     else
3828:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
3829:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Nothing to do */
3830:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
3831:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3832:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->State     = HAL_I2C_STATE_BUSY_TX_LISTEN;
3833:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode      = HAL_I2C_MODE_SLAVE;
3834:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
3835:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3836:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Enable Address Acknowledge */
3837:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Instance->CR2 &= ~I2C_CR2_NACK;
3838:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3839:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Prepare transfer parameters */
3840:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->pBuffPtr    = pData;
3841:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferCount   = Size;
3842:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferSize    = hi2c->XferCount;
3843:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferOptions = XferOptions;
3844:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR     = I2C_Slave_ISR_DMA;
3845:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3846:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (hi2c->hdmatx != NULL)
3847:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
3848:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Set the I2C DMA transfer complete callback */
3849:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->hdmatx->XferCpltCallback = I2C_DMASlaveTransmitCplt;
3850:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3851:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Set the DMA error callback */
ARM GAS  /tmp/ccpQQaSN.s 			page 69


3852:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
3853:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3854:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Set the unused DMA callbacks to NULL */
3855:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->hdmatx->XferHalfCpltCallback = NULL;
3856:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->hdmatx->XferAbortCallback = NULL;
3857:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3858:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Enable the DMA channel */
3859:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)pData, (uint32_t)&hi2c->Instance->TX
3860:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
3861:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     else
3862:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
3863:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Update I2C state */
3864:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->State     = HAL_I2C_STATE_LISTEN;
3865:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->Mode      = HAL_I2C_MODE_NONE;
3866:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3867:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Update I2C error code */
3868:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
3869:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3870:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Process Unlocked */
3871:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       __HAL_UNLOCK(hi2c);
3872:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3873:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return HAL_ERROR;
3874:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
3875:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3876:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (dmaxferstatus == HAL_OK)
3877:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
3878:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Update XferCount value */
3879:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferCount -= hi2c->XferSize;
3880:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3881:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Reset XferSize */
3882:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferSize = 0;
3883:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
3884:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     else
3885:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
3886:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Update I2C state */
3887:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->State     = HAL_I2C_STATE_LISTEN;
3888:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->Mode      = HAL_I2C_MODE_NONE;
3889:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3890:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Update I2C error code */
3891:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
3892:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3893:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Process Unlocked */
3894:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       __HAL_UNLOCK(hi2c);
3895:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3896:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return HAL_ERROR;
3897:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
3898:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3899:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE)
3900:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
3901:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Clear ADDR flag after prepare the transfer parameters */
3902:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* This action will generate an acknowledge to the Master */
3903:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
3904:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
3905:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3906:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Process Unlocked */
3907:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_UNLOCK(hi2c);
3908:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
ARM GAS  /tmp/ccpQQaSN.s 			page 70


3909:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Note : The I2C interrupts must be enabled after unlocking current process
3910:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     to avoid the risk of I2C interrupt handle execution before current
3911:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     process unlock */
3912:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Enable ERR, STOP, NACK, ADDR interrupts */
3913:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     I2C_Enable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
3914:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3915:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Enable DMA Request */
3916:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
3917:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3918:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_OK;
3919:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
3920:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else
3921:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
3922:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_ERROR;
3923:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
3924:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
3925:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3926:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
3927:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  Sequential receive in slave/device I2C mode an amount of data in non-blocking mode with
3928:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @note   This interface allow to manage repeated start condition when a direction change during 
3929:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
3930:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
3931:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  pData Pointer to data buffer
3932:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  Size Amount of data to be sent
3933:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  XferOptions Options of Transfer, value of @ref I2C_XFEROPTIONS
3934:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval HAL status
3935:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
3936:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** HAL_StatusTypeDef HAL_I2C_Slave_Sequential_Receive_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint
3937:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
3938:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Check the parameters */
3939:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));
3940:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3941:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
3942:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
3943:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if ((pData == NULL) || (Size == 0U))
3944:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
3945:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
3946:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return  HAL_ERROR;
3947:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
3948:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3949:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Disable Interrupts, to prevent preemption during treatment in case of multicall */
3950:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
3951:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3952:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Process Locked */
3953:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_LOCK(hi2c);
3954:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3955:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* I2C cannot manage full duplex exchange so disable previous IT enabled if any */
3956:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* and then toggle the HAL slave TX state to RX state */
3957:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
3958:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
3959:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Disable associated Interrupts */
3960:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
3961:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3962:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
3963:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
3964:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
3965:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
ARM GAS  /tmp/ccpQQaSN.s 			page 71


3966:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Abort DMA Xfer if any */
3967:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         if (hi2c->hdmatx != NULL)
3968:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
3969:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           /* Set the I2C DMA Abort callback :
3970:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****            will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
3971:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
3972:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3973:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           /* Abort DMA TX */
3974:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
3975:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           {
3976:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****             /* Call Directly XferAbortCallback function in case of error */
3977:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****             hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
3978:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           }
3979:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
3980:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
3981:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
3982:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3983:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->State     = HAL_I2C_STATE_BUSY_RX_LISTEN;
3984:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode      = HAL_I2C_MODE_SLAVE;
3985:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
3986:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3987:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Enable Address Acknowledge */
3988:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Instance->CR2 &= ~I2C_CR2_NACK;
3989:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3990:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Prepare transfer parameters */
3991:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->pBuffPtr    = pData;
3992:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferCount   = Size;
3993:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferSize    = hi2c->XferCount;
3994:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferOptions = XferOptions;
3995:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR     = I2C_Slave_ISR_IT;
3996:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3997:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_TRANSMIT)
3998:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
3999:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Clear ADDR flag after prepare the transfer parameters */
4000:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* This action will generate an acknowledge to the Master */
4001:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
4002:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
4003:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4004:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Process Unlocked */
4005:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_UNLOCK(hi2c);
4006:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4007:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Note : The I2C interrupts must be enabled after unlocking current process
4008:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     to avoid the risk of I2C interrupt handle execution before current
4009:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     process unlock */
4010:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* REnable ADDR interrupt */
4011:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_LISTEN_IT);
4012:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4013:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_OK;
4014:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
4015:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else
4016:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
4017:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_ERROR;
4018:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
4019:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
4020:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4021:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
4022:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  Sequential receive in slave/device I2C mode an amount of data in non-blocking mode with
ARM GAS  /tmp/ccpQQaSN.s 			page 72


4023:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @note   This interface allow to manage repeated start condition when a direction change during 
4024:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
4025:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
4026:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  pData Pointer to data buffer
4027:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  Size Amount of data to be sent
4028:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  XferOptions Options of Transfer, value of @ref I2C_XFEROPTIONS
4029:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval HAL status
4030:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
4031:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** HAL_StatusTypeDef HAL_I2C_Slave_Sequential_Receive_DMA(I2C_HandleTypeDef *hi2c, uint8_t *pData, uin
4032:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
4033:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   HAL_StatusTypeDef dmaxferstatus;
4034:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4035:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Check the parameters */
4036:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));
4037:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4038:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
4039:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
4040:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if ((pData == NULL) || (Size == 0U))
4041:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
4042:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
4043:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return  HAL_ERROR;
4044:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
4045:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4046:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Disable Interrupts, to prevent preemption during treatment in case of multicall */
4047:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
4048:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4049:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Process Locked */
4050:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_LOCK(hi2c);
4051:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4052:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* I2C cannot manage full duplex exchange so disable previous IT enabled if any */
4053:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* and then toggle the HAL slave TX state to RX state */
4054:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
4055:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
4056:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Disable associated Interrupts */
4057:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
4058:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4059:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
4060:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
4061:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Abort DMA Xfer if any */
4062:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         if (hi2c->hdmatx != NULL)
4063:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
4064:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
4065:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4066:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           /* Set the I2C DMA Abort callback :
4067:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****            will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
4068:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
4069:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4070:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           /* Abort DMA TX */
4071:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
4072:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           {
4073:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****             /* Call Directly XferAbortCallback function in case of error */
4074:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****             hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
4075:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           }
4076:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
4077:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
4078:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
4079:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
ARM GAS  /tmp/ccpQQaSN.s 			page 73


4080:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
4081:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
4082:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
4083:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
4084:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4085:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Abort DMA Xfer if any */
4086:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         if (hi2c->hdmarx != NULL)
4087:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
4088:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           /* Set the I2C DMA Abort callback :
4089:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****            will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
4090:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
4091:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4092:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           /* Abort DMA RX */
4093:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
4094:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           {
4095:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****             /* Call Directly XferAbortCallback function in case of error */
4096:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****             hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
4097:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           }
4098:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
4099:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
4100:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
4101:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     else
4102:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
4103:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Nothing to do */
4104:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
4105:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4106:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->State     = HAL_I2C_STATE_BUSY_RX_LISTEN;
4107:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode      = HAL_I2C_MODE_SLAVE;
4108:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
4109:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4110:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Enable Address Acknowledge */
4111:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Instance->CR2 &= ~I2C_CR2_NACK;
4112:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4113:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Prepare transfer parameters */
4114:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->pBuffPtr    = pData;
4115:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferCount   = Size;
4116:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferSize    = hi2c->XferCount;
4117:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferOptions = XferOptions;
4118:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR     = I2C_Slave_ISR_DMA;
4119:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4120:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (hi2c->hdmarx != NULL)
4121:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
4122:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Set the I2C DMA transfer complete callback */
4123:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->hdmarx->XferCpltCallback = I2C_DMASlaveReceiveCplt;
4124:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4125:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Set the DMA error callback */
4126:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
4127:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4128:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Set the unused DMA callbacks to NULL */
4129:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->hdmarx->XferHalfCpltCallback = NULL;
4130:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->hdmarx->XferAbortCallback = NULL;
4131:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4132:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Enable the DMA channel */
4133:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pDa
4134:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
4135:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     else
4136:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
ARM GAS  /tmp/ccpQQaSN.s 			page 74


4137:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Update I2C state */
4138:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->State     = HAL_I2C_STATE_LISTEN;
4139:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->Mode      = HAL_I2C_MODE_NONE;
4140:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4141:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Update I2C error code */
4142:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
4143:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4144:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Process Unlocked */
4145:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       __HAL_UNLOCK(hi2c);
4146:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4147:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return HAL_ERROR;
4148:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
4149:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4150:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (dmaxferstatus == HAL_OK)
4151:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
4152:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Update XferCount value */
4153:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferCount -= hi2c->XferSize;
4154:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4155:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Reset XferSize */
4156:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferSize = 0;
4157:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
4158:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     else
4159:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
4160:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Update I2C state */
4161:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->State     = HAL_I2C_STATE_LISTEN;
4162:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->Mode      = HAL_I2C_MODE_NONE;
4163:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4164:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Update I2C error code */
4165:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
4166:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4167:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Process Unlocked */
4168:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       __HAL_UNLOCK(hi2c);
4169:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4170:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return HAL_ERROR;
4171:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
4172:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4173:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_TRANSMIT)
4174:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
4175:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Clear ADDR flag after prepare the transfer parameters */
4176:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* This action will generate an acknowledge to the Master */
4177:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
4178:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
4179:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4180:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Process Unlocked */
4181:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_UNLOCK(hi2c);
4182:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4183:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Note : The I2C interrupts must be enabled after unlocking current process
4184:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     to avoid the risk of I2C interrupt handle execution before current
4185:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     process unlock */
4186:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* REnable ADDR interrupt */
4187:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_LISTEN_IT);
4188:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4189:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Enable DMA Request */
4190:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
4191:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4192:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_OK;
4193:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
ARM GAS  /tmp/ccpQQaSN.s 			page 75


4194:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else
4195:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
4196:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_ERROR;
4197:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
4198:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
4199:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4200:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
4201:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  Enable the Address listen mode with Interrupt.
4202:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
4203:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
4204:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval HAL status
4205:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
4206:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** HAL_StatusTypeDef HAL_I2C_EnableListen_IT(I2C_HandleTypeDef *hi2c)
4207:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
4208:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (hi2c->State == HAL_I2C_STATE_READY)
4209:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
4210:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->State = HAL_I2C_STATE_LISTEN;
4211:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR = I2C_Slave_ISR_IT;
4212:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4213:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Enable the Address Match interrupt */
4214:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     I2C_Enable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
4215:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4216:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_OK;
4217:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
4218:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else
4219:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
4220:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_BUSY;
4221:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
4222:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
4223:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4224:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
4225:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  Disable the Address listen mode with Interrupt.
4226:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
4227:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C
4228:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval HAL status
4229:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
4230:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** HAL_StatusTypeDef HAL_I2C_DisableListen_IT(I2C_HandleTypeDef *hi2c)
4231:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
4232:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Declaration of tmp to prevent undefined behavior of volatile usage */
4233:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t tmp;
4234:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4235:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Disable Address listen mode only if a transfer is not ongoing */
4236:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (hi2c->State == HAL_I2C_STATE_LISTEN)
4237:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
4238:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     tmp = (uint32_t)(hi2c->State) & I2C_STATE_MSK;
4239:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->PreviousState = tmp | (uint32_t)(hi2c->Mode);
4240:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->State = HAL_I2C_STATE_READY;
4241:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode = HAL_I2C_MODE_NONE;
4242:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR = NULL;
4243:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4244:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Disable the Address Match interrupt */
4245:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
4246:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4247:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_OK;
4248:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
4249:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else
4250:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
ARM GAS  /tmp/ccpQQaSN.s 			page 76


4251:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_BUSY;
4252:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
4253:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
4254:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4255:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
4256:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  Abort a master I2C IT or DMA process communication with Interrupt.
4257:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
4258:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
4259:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  DevAddress Target device address: The device 7 bits address value
4260:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *         in datasheet must be shifted to the left before calling the interface
4261:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval HAL status
4262:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
4263:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** HAL_StatusTypeDef HAL_I2C_Master_Abort_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress)
4264:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
4265:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (hi2c->Mode == HAL_I2C_MODE_MASTER)
4266:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
4267:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Process Locked */
4268:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_LOCK(hi2c);
4269:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4270:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Disable Interrupts */
4271:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
4272:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
4273:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4274:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Set State at HAL_I2C_STATE_ABORT */
4275:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->State = HAL_I2C_STATE_ABORT;
4276:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4277:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Set NBYTES to 1 to generate a dummy read on I2C peripheral */
4278:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Set AUTOEND mode, this will generate a NACK then STOP condition to abort the current transfe
4279:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     I2C_TransferConfig(hi2c, DevAddress, 1, I2C_AUTOEND_MODE, I2C_GENERATE_STOP);
4280:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4281:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Process Unlocked */
4282:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_UNLOCK(hi2c);
4283:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4284:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Note : The I2C interrupts must be enabled after unlocking current process
4285:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****               to avoid the risk of I2C interrupt handle execution before current
4286:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****               process unlock */
4287:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
4288:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4289:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_OK;
4290:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
4291:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else
4292:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
4293:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Wrong usage of abort function */
4294:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* This function should be used only in case of abort monitored by master device */
4295:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_ERROR;
4296:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
4297:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
4298:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4299:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
4300:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @}
4301:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
4302:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4303:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /** @defgroup I2C_IRQ_Handler_and_Callbacks IRQ Handler and Callbacks
4304:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****  * @{
4305:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****  */
4306:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4307:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
ARM GAS  /tmp/ccpQQaSN.s 			page 77


4308:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  This function handles I2C event interrupt request.
4309:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
4310:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
4311:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval None
4312:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
4313:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
4314:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
4315:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Get current IT Flags and IT sources value */
4316:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
4317:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t itsources = READ_REG(hi2c->Instance->CR1);
4318:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4319:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* I2C events treatment -------------------------------------*/
4320:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (hi2c->XferISR != NULL)
4321:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
4322:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR(hi2c, itflags, itsources);
4323:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
4324:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
4325:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4326:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
4327:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  This function handles I2C error interrupt request.
4328:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
4329:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
4330:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval None
4331:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
4332:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
4333:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
4334:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
4335:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t itsources = READ_REG(hi2c->Instance->CR1);
4336:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t tmperror;
4337:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4338:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* I2C Bus error interrupt occurred ------------------------------------*/
4339:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_E
4340:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
4341:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
4342:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4343:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Clear BERR flag */
4344:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
4345:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
4346:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4347:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
4348:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ER
4349:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
4350:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
4351:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4352:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Clear OVR flag */
4353:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
4354:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
4355:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4356:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
4357:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_E
4358:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
4359:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
4360:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4361:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Clear ARLO flag */
4362:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
4363:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
4364:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
ARM GAS  /tmp/ccpQQaSN.s 			page 78


4365:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Store current volatile hi2c->ErrorCode, misra rule */
4366:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   tmperror = hi2c->ErrorCode;
4367:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4368:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Call the Error Callback in case of Error detected */
4369:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_
4370:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
4371:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     I2C_ITError(hi2c, tmperror);
4372:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
4373:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
4374:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4375:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
4376:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  Master Tx Transfer completed callback.
4377:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
4378:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
4379:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval None
4380:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
4381:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** __weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
4382:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
4383:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Prevent unused argument(s) compilation warning */
4384:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   UNUSED(hi2c);
4385:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4386:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* NOTE : This function should not be modified, when the callback is needed,
4387:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****             the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
4388:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****    */
4389:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
4390:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4391:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
4392:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  Master Rx Transfer completed callback.
4393:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
4394:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
4395:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval None
4396:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
4397:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** __weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
4398:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
4399:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Prevent unused argument(s) compilation warning */
4400:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   UNUSED(hi2c);
4401:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4402:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* NOTE : This function should not be modified, when the callback is needed,
4403:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****             the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
4404:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****    */
4405:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
4406:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4407:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /** @brief  Slave Tx Transfer completed callback.
4408:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
4409:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
4410:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval None
4411:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
4412:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** __weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
4413:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
4414:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Prevent unused argument(s) compilation warning */
4415:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   UNUSED(hi2c);
4416:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4417:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* NOTE : This function should not be modified, when the callback is needed,
4418:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****             the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
4419:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****    */
4420:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
4421:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
ARM GAS  /tmp/ccpQQaSN.s 			page 79


4422:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
4423:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  Slave Rx Transfer completed callback.
4424:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
4425:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
4426:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval None
4427:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
4428:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** __weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
4429:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
4430:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Prevent unused argument(s) compilation warning */
4431:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   UNUSED(hi2c);
4432:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4433:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* NOTE : This function should not be modified, when the callback is needed,
4434:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****             the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
4435:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****    */
4436:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
4437:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4438:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
4439:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  Slave Address Match callback.
4440:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
4441:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
4442:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFE
4443:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  AddrMatchCode Address Match Code
4444:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval None
4445:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
4446:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** __weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrM
4447:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
4448:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Prevent unused argument(s) compilation warning */
4449:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   UNUSED(hi2c);
4450:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   UNUSED(TransferDirection);
4451:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   UNUSED(AddrMatchCode);
4452:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4453:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* NOTE : This function should not be modified, when the callback is needed,
4454:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****             the HAL_I2C_AddrCallback() could be implemented in the user file
4455:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****    */
4456:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
4457:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4458:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
4459:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  Listen Complete callback.
4460:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
4461:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
4462:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval None
4463:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
4464:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** __weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
4465:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
4466:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Prevent unused argument(s) compilation warning */
4467:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   UNUSED(hi2c);
4468:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4469:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* NOTE : This function should not be modified, when the callback is needed,
4470:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****             the HAL_I2C_ListenCpltCallback() could be implemented in the user file
4471:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****    */
4472:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
4473:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4474:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
4475:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  Memory Tx Transfer completed callback.
4476:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
4477:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
4478:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval None
ARM GAS  /tmp/ccpQQaSN.s 			page 80


4479:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
4480:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** __weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
4481:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
4482:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Prevent unused argument(s) compilation warning */
4483:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   UNUSED(hi2c);
4484:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4485:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* NOTE : This function should not be modified, when the callback is needed,
4486:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****             the HAL_I2C_MemTxCpltCallback could be implemented in the user file
4487:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****    */
4488:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
4489:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4490:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
4491:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  Memory Rx Transfer completed callback.
4492:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
4493:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
4494:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval None
4495:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
4496:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** __weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
4497:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
4498:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Prevent unused argument(s) compilation warning */
4499:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   UNUSED(hi2c);
4500:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4501:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* NOTE : This function should not be modified, when the callback is needed,
4502:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****             the HAL_I2C_MemRxCpltCallback could be implemented in the user file
4503:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****    */
4504:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
4505:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4506:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
4507:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  I2C error callback.
4508:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
4509:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
4510:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval None
4511:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
4512:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** __weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
4513:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
4514:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Prevent unused argument(s) compilation warning */
4515:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   UNUSED(hi2c);
4516:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4517:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* NOTE : This function should not be modified, when the callback is needed,
4518:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****             the HAL_I2C_ErrorCallback could be implemented in the user file
4519:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****    */
4520:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
4521:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4522:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
4523:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  I2C abort callback.
4524:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
4525:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
4526:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval None
4527:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
4528:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** __weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
4529:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
4530:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Prevent unused argument(s) compilation warning */
4531:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   UNUSED(hi2c);
4532:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4533:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* NOTE : This function should not be modified, when the callback is needed,
4534:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****             the HAL_I2C_AbortCpltCallback could be implemented in the user file
4535:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****    */
ARM GAS  /tmp/ccpQQaSN.s 			page 81


4536:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
4537:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4538:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
4539:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @}
4540:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
4541:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4542:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /** @defgroup I2C_Exported_Functions_Group3 Peripheral State, Mode and Error functions
4543:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****  *  @brief   Peripheral State, Mode and Error functions
4544:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****  *
4545:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** @verbatim
4546:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****  ===============================================================================
4547:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****             ##### Peripheral State, Mode and Error functions #####
4548:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****  ===============================================================================
4549:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     [..]
4550:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     This subsection permit to get in run-time the status of the peripheral
4551:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     and the data flow.
4552:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4553:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** @endverbatim
4554:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @{
4555:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
4556:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4557:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
4558:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  Return the I2C handle state.
4559:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
4560:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
4561:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval HAL state
4562:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
4563:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
4564:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
4565:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Return I2C handle state */
4566:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   return hi2c->State;
4567:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
4568:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4569:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
4570:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  Returns the I2C Master, Slave, Memory or no mode.
4571:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
4572:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *         the configuration information for I2C module
4573:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval HAL mode
4574:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
4575:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** HAL_I2C_ModeTypeDef HAL_I2C_GetMode(I2C_HandleTypeDef *hi2c)
4576:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
4577:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   return hi2c->Mode;
4578:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
4579:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4580:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
4581:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** * @brief  Return the I2C error code.
4582:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
4583:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *              the configuration information for the specified I2C.
4584:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** * @retval I2C Error Code
4585:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** */
4586:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** uint32_t HAL_I2C_GetError(I2C_HandleTypeDef *hi2c)
4587:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
4588:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   return hi2c->ErrorCode;
4589:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
4590:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4591:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
4592:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @}
ARM GAS  /tmp/ccpQQaSN.s 			page 82


4593:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
4594:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4595:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
4596:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @}
4597:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
4598:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4599:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /** @addtogroup I2C_Private_Functions
4600:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @{
4601:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
4602:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4603:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
4604:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  Interrupt Sub-Routine which handle the Interrupt Flags Master Mode with Interrupt.
4605:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
4606:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
4607:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  ITFlags Interrupt flags to handle.
4608:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  ITSources Interrupt sources enabled.
4609:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval HAL status
4610:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
4611:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** static HAL_StatusTypeDef I2C_Master_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint
4612:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
4613:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint16_t devaddress;
4614:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4615:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Process Locked */
4616:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   __HAL_LOCK(hi2c);
4617:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4618:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NAC
4619:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
4620:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Clear NACK Flag */
4621:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
4622:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4623:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Set corresponding Error Code */
4624:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* No need to generate STOP, it is automatically done */
4625:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Error callback will be send during stop flag treatment */
4626:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
4627:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4628:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Flush TX register */
4629:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     I2C_Flush_TXDR(hi2c);
4630:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
4631:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C
4632:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
4633:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Read data from RXDR */
4634:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
4635:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4636:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Increment Buffer pointer */
4637:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->pBuffPtr++;
4638:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4639:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferSize--;
4640:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferCount--;
4641:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
4642:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C
4643:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
4644:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Write data to TXDR */
4645:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Instance->TXDR = *hi2c->pBuffPtr;
4646:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4647:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Increment Buffer pointer */
4648:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->pBuffPtr++;
4649:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
ARM GAS  /tmp/ccpQQaSN.s 			page 83


4650:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferSize--;
4651:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferCount--;
4652:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
4653:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_
4654:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
4655:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
4656:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
4657:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
4658:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4659:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       if (hi2c->XferCount > MAX_NBYTE_SIZE)
4660:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
4661:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->XferSize = MAX_NBYTE_SIZE;
4662:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_START
4663:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
4664:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       else
4665:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
4666:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->XferSize = hi2c->XferCount;
4667:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
4668:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
4669:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, hi2c->XferOptions, I2C_NO_S
4670:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
4671:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         else
4672:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
4673:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_ST
4674:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
4675:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
4676:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
4677:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     else
4678:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
4679:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Call TxCpltCallback() if no stop mode is set */
4680:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
4681:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
4682:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Call I2C Master Sequential complete process */
4683:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         I2C_ITMasterSequentialCplt(hi2c);
4684:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
4685:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       else
4686:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
4687:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Wrong size Status regarding TCR flag event */
4688:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Call the corresponding callback to inform upper layer of End of Transfer */
4689:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
4690:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
4691:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
4692:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
4693:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_I
4694:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
4695:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (hi2c->XferCount == 0U)
4696:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
4697:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
4698:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
4699:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Generate a stop condition in case of no transfer option */
4700:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
4701:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
4702:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           /* Generate Stop */
4703:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           hi2c->Instance->CR2 |= I2C_CR2_STOP;
4704:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
4705:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         else
4706:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
ARM GAS  /tmp/ccpQQaSN.s 			page 84


4707:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           /* Call I2C Master Sequential complete process */
4708:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           I2C_ITMasterSequentialCplt(hi2c);
4709:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
4710:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
4711:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
4712:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     else
4713:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
4714:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Wrong size Status regarding TC flag event */
4715:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Call the corresponding callback to inform upper layer of End of Transfer */
4716:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
4717:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
4718:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
4719:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else
4720:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
4721:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Nothing to do */
4722:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
4723:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4724:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_
4725:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
4726:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Call I2C Master complete process */
4727:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     I2C_ITMasterCplt(hi2c, ITFlags);
4728:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
4729:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4730:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Process Unlocked */
4731:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   __HAL_UNLOCK(hi2c);
4732:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4733:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   return HAL_OK;
4734:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
4735:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4736:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
4737:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  Interrupt Sub-Routine which handle the Interrupt Flags Slave Mode with Interrupt.
4738:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
4739:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
4740:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  ITFlags Interrupt flags to handle.
4741:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  ITSources Interrupt sources enabled.
4742:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval HAL status
4743:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
4744:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint3
4745:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
4746:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t tmpoptions = hi2c->XferOptions;
4747:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4748:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Process locked */
4749:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   __HAL_LOCK(hi2c);
4750:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4751:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NAC
4752:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
4753:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Check that I2C transfer finished */
4754:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
4755:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Mean XferCount == 0*/
4756:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* So clear Flag NACKF only */
4757:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (hi2c->XferCount == 0U)
4758:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
4759:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME)) /* Sam
4760:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
4761:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Call I2C Listen complete process */
4762:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         I2C_ITListenCplt(hi2c, ITFlags);
4763:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
ARM GAS  /tmp/ccpQQaSN.s 			page 85


4764:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME)
4765:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
4766:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Clear NACK Flag */
4767:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
4768:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4769:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Flush TX register */
4770:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         I2C_Flush_TXDR(hi2c);
4771:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4772:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Last Byte is Transmitted */
4773:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Call I2C Slave Sequential complete process */
4774:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         I2C_ITSlaveSequentialCplt(hi2c);
4775:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
4776:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       else
4777:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
4778:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Clear NACK Flag */
4779:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
4780:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
4781:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
4782:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     else
4783:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
4784:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
4785:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Clear NACK Flag */
4786:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
4787:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4788:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Set ErrorCode corresponding to a Non-Acknowledge */
4789:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
4790:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4791:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
4792:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
4793:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Call the corresponding callback to inform upper layer of End of Transfer */
4794:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         I2C_ITError(hi2c, hi2c->ErrorCode);
4795:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
4796:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
4797:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
4798:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C
4799:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
4800:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (hi2c->XferCount > 0U)
4801:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
4802:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Read data from RXDR */
4803:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
4804:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4805:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Increment Buffer pointer */
4806:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->pBuffPtr++;
4807:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4808:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferSize--;
4809:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferCount--;
4810:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
4811:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4812:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if ((hi2c->XferCount == 0U) && \
4813:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         (tmpoptions != I2C_NO_OPTION_FRAME))
4814:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
4815:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Call I2C Slave Sequential complete process */
4816:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       I2C_ITSlaveSequentialCplt(hi2c);
4817:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
4818:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
4819:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C
4820:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
ARM GAS  /tmp/ccpQQaSN.s 			page 86


4821:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     I2C_ITAddrCplt(hi2c, ITFlags);
4822:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
4823:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C
4824:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
4825:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Write data to TXDR only if XferCount not reach "0" */
4826:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* A TXIS flag can be set, during STOP treatment      */
4827:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Check if all Datas have already been sent */
4828:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
4829:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (hi2c->XferCount > 0U)
4830:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
4831:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Write data to TXDR */
4832:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->Instance->TXDR = *hi2c->pBuffPtr;
4833:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4834:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Increment Buffer pointer */
4835:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->pBuffPtr++;
4836:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4837:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferCount--;
4838:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferSize--;
4839:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
4840:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     else
4841:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
4842:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
4843:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
4844:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Last Byte is Transmitted */
4845:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Call I2C Slave Sequential complete process */
4846:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         I2C_ITSlaveSequentialCplt(hi2c);
4847:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
4848:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
4849:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
4850:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else
4851:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
4852:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Nothing to do */
4853:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
4854:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4855:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Check if STOPF is set */
4856:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_
4857:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
4858:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Call I2C Slave complete process */
4859:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     I2C_ITSlaveCplt(hi2c, ITFlags);
4860:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
4861:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4862:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Process Unlocked */
4863:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   __HAL_UNLOCK(hi2c);
4864:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4865:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   return HAL_OK;
4866:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
4867:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4868:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
4869:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  Interrupt Sub-Routine which handle the Interrupt Flags Master Mode with DMA.
4870:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
4871:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
4872:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  ITFlags Interrupt flags to handle.
4873:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  ITSources Interrupt sources enabled.
4874:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval HAL status
4875:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
4876:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uin
4877:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
ARM GAS  /tmp/ccpQQaSN.s 			page 87


4878:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint16_t devaddress;
4879:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t xfermode;
4880:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4881:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Process Locked */
4882:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   __HAL_LOCK(hi2c);
4883:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4884:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NAC
4885:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
4886:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Clear NACK Flag */
4887:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
4888:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4889:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Set corresponding Error Code */
4890:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
4891:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4892:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* No need to generate STOP, it is automatically done */
4893:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* But enable STOP interrupt, to treat it */
4894:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Error callback will be send during stop flag treatment */
4895:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
4896:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4897:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Flush TX register */
4898:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     I2C_Flush_TXDR(hi2c);
4899:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
4900:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_
4901:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
4902:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Disable TC interrupt */
4903:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
4904:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4905:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (hi2c->XferCount != 0U)
4906:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
4907:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Recover Slave address */
4908:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
4909:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4910:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Prepare the new XferSize to transfer */
4911:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       if (hi2c->XferCount > MAX_NBYTE_SIZE)
4912:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
4913:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->XferSize = MAX_NBYTE_SIZE;
4914:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         xfermode = I2C_RELOAD_MODE;
4915:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
4916:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       else
4917:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
4918:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->XferSize = hi2c->XferCount;
4919:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
4920:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
4921:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           xfermode = hi2c->XferOptions;
4922:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
4923:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         else
4924:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
4925:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           xfermode = I2C_AUTOEND_MODE;
4926:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
4927:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
4928:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4929:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Set the new XferSize in Nbytes register */
4930:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
4931:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4932:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Update XferCount value */
4933:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferCount -= hi2c->XferSize;
4934:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
ARM GAS  /tmp/ccpQQaSN.s 			page 88


4935:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Enable DMA Request */
4936:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
4937:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
4938:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
4939:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
4940:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       else
4941:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
4942:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
4943:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
4944:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
4945:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     else
4946:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
4947:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Call TxCpltCallback() if no stop mode is set */
4948:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
4949:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
4950:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Call I2C Master Sequential complete process */
4951:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         I2C_ITMasterSequentialCplt(hi2c);
4952:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
4953:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       else
4954:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
4955:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Wrong size Status regarding TCR flag event */
4956:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Call the corresponding callback to inform upper layer of End of Transfer */
4957:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
4958:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
4959:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
4960:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
4961:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_I
4962:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
4963:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (hi2c->XferCount == 0U)
4964:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
4965:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
4966:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
4967:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Generate a stop condition in case of no transfer option */
4968:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
4969:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
4970:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           /* Generate Stop */
4971:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           hi2c->Instance->CR2 |= I2C_CR2_STOP;
4972:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
4973:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         else
4974:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
4975:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           /* Call I2C Master Sequential complete process */
4976:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           I2C_ITMasterSequentialCplt(hi2c);
4977:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
4978:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
4979:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
4980:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     else
4981:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
4982:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Wrong size Status regarding TC flag event */
4983:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Call the corresponding callback to inform upper layer of End of Transfer */
4984:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
4985:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
4986:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
4987:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2
4988:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
4989:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Call I2C Master complete process */
4990:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     I2C_ITMasterCplt(hi2c, ITFlags);
4991:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
ARM GAS  /tmp/ccpQQaSN.s 			page 89


4992:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else
4993:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
4994:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Nothing to do */
4995:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
4996:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4997:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Process Unlocked */
4998:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   __HAL_UNLOCK(hi2c);
4999:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5000:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   return HAL_OK;
5001:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
5002:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5003:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
5004:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  Interrupt Sub-Routine which handle the Interrupt Flags Slave Mode with DMA.
5005:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
5006:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
5007:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  ITFlags Interrupt flags to handle.
5008:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  ITSources Interrupt sources enabled.
5009:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval HAL status
5010:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
5011:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint
5012:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
5013:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t tmpoptions = hi2c->XferOptions;
5014:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t treatdmanack = 0U;
5015:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5016:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Process locked */
5017:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   __HAL_LOCK(hi2c);
5018:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5019:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NAC
5020:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
5021:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Check that I2C transfer finished */
5022:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
5023:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Mean XferCount == 0 */
5024:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* So clear Flag NACKF only */
5025:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
5026:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
5027:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
5028:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Split check of hdmarx, for MISRA compliance */
5029:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       if (hi2c->hdmarx != NULL)
5030:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
5031:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         if (__HAL_DMA_GET_COUNTER(hi2c->hdmarx) == 0U)
5032:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
5033:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           treatdmanack = 1U;
5034:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
5035:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
5036:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5037:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Split check of hdmatx, for MISRA compliance  */
5038:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       if (hi2c->hdmatx != NULL)
5039:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
5040:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         if (__HAL_DMA_GET_COUNTER(hi2c->hdmatx) == 0U)
5041:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
5042:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           treatdmanack = 1U;
5043:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
5044:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
5045:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5046:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       if (treatdmanack == 1U)
5047:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
5048:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME)) /* S
ARM GAS  /tmp/ccpQQaSN.s 			page 90


5049:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
5050:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           /* Call I2C Listen complete process */
5051:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           I2C_ITListenCplt(hi2c, ITFlags);
5052:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
5053:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAM
5054:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
5055:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           /* Clear NACK Flag */
5056:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
5057:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5058:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           /* Flush TX register */
5059:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           I2C_Flush_TXDR(hi2c);
5060:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5061:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           /* Last Byte is Transmitted */
5062:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           /* Call I2C Slave Sequential complete process */
5063:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           I2C_ITSlaveSequentialCplt(hi2c);
5064:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
5065:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         else
5066:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
5067:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           /* Clear NACK Flag */
5068:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
5069:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
5070:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
5071:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       else
5072:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
5073:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
5074:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Clear NACK Flag */
5075:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
5076:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5077:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Set ErrorCode corresponding to a Non-Acknowledge */
5078:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
5079:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5080:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
5081:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
5082:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           /* Call the corresponding callback to inform upper layer of End of Transfer */
5083:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           I2C_ITError(hi2c, hi2c->ErrorCode);
5084:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
5085:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
5086:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
5087:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     else
5088:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
5089:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Only Clear NACK Flag, no DMA treatment is pending */
5090:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
5091:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
5092:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
5093:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C
5094:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
5095:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     I2C_ITAddrCplt(hi2c, ITFlags);
5096:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
5097:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2
5098:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
5099:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Call I2C Slave complete process */
5100:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     I2C_ITSlaveCplt(hi2c, ITFlags);
5101:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
5102:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else
5103:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
5104:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Nothing to do */
5105:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
ARM GAS  /tmp/ccpQQaSN.s 			page 91


5106:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5107:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Process Unlocked */
5108:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   __HAL_UNLOCK(hi2c);
5109:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5110:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   return HAL_OK;
5111:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
5112:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5113:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
5114:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  Master sends target device address followed by internal memory address for write reques
5115:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
5116:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
5117:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  DevAddress Target device address: The device 7 bits address value
5118:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *         in datasheet must be shifted to the left before calling the interface
5119:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  MemAddress Internal memory address
5120:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  MemAddSize Size of internal memory address
5121:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  Timeout Timeout duration
5122:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  Tickstart Tick start value
5123:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval HAL status
5124:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
5125:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint1
5126:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
5127:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRI
5128:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5129:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Wait until TXIS flag is set */
5130:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
5131:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
5132:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_ERROR;
5133:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
5134:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5135:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* If Memory address size is 8Bit */
5136:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
5137:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
5138:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Send Memory Address */
5139:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
5140:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
5141:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* If Memory address size is 16Bit */
5142:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else
5143:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
5144:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Send MSB of Memory Address */
5145:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
5146:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5147:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Wait until TXIS flag is set */
5148:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
5149:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
5150:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return HAL_ERROR;
5151:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
5152:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5153:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Send LSB of Memory Address */
5154:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
5155:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
5156:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5157:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Wait until TCR flag is set */
5158:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
5159:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
5160:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_ERROR;
5161:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
5162:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
ARM GAS  /tmp/ccpQQaSN.s 			page 92


5163:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   return HAL_OK;
5164:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
5165:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5166:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
5167:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  Master sends target device address followed by internal memory address for read request
5168:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
5169:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
5170:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  DevAddress Target device address: The device 7 bits address value
5171:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *         in datasheet must be shifted to the left before calling the interface
5172:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  MemAddress Internal memory address
5173:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  MemAddSize Size of internal memory address
5174:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  Timeout Timeout duration
5175:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  Tickstart Tick start value
5176:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval HAL status
5177:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
5178:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16
5179:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
5180:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WR
5181:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5182:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Wait until TXIS flag is set */
5183:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
5184:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
5185:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_ERROR;
5186:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
5187:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5188:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* If Memory address size is 8Bit */
5189:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
5190:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
5191:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Send Memory Address */
5192:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
5193:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
5194:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* If Memory address size is 16Bit */
5195:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else
5196:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
5197:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Send MSB of Memory Address */
5198:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
5199:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5200:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Wait until TXIS flag is set */
5201:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
5202:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
5203:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return HAL_ERROR;
5204:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
5205:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5206:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Send LSB of Memory Address */
5207:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
5208:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
5209:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5210:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Wait until TC flag is set */
5211:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
5212:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
5213:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_ERROR;
5214:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
5215:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5216:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   return HAL_OK;
5217:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
5218:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5219:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
ARM GAS  /tmp/ccpQQaSN.s 			page 93


5220:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  I2C Address complete process callback.
5221:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c I2C handle.
5222:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  ITFlags Interrupt flags to handle.
5223:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval None
5224:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
5225:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
5226:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
5227:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint8_t transferdirection;
5228:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint16_t slaveaddrcode;
5229:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint16_t ownadd1code;
5230:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint16_t ownadd2code;
5231:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5232:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Prevent unused argument(s) compilation warning */
5233:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   UNUSED(ITFlags);
5234:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5235:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* In case of Listen state, need to inform upper layer of address match code event */
5236:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
5237:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
5238:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     transferdirection = I2C_GET_DIR(hi2c);
5239:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
5240:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
5241:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
5242:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5243:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* If 10bits addressing mode is selected */
5244:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
5245:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
5246:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       if ((slaveaddrcode & SlaveAddr_MSK) == ((ownadd1code >> SlaveAddr_SHIFT) & SlaveAddr_MSK))
5247:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
5248:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         slaveaddrcode = ownadd1code;
5249:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->AddrEventCount++;
5250:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         if (hi2c->AddrEventCount == 2U)
5251:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
5252:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           /* Reset Address Event counter */
5253:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           hi2c->AddrEventCount = 0U;
5254:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5255:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           /* Clear ADDR flag */
5256:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
5257:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5258:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           /* Process Unlocked */
5259:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           __HAL_UNLOCK(hi2c);
5260:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5261:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           /* Call Slave Addr callback */
5262:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
5263:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
5264:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #else
5265:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
5266:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
5267:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
5268:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
5269:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       else
5270:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
5271:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         slaveaddrcode = ownadd2code;
5272:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5273:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Disable ADDR Interrupts */
5274:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
5275:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5276:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Process Unlocked */
ARM GAS  /tmp/ccpQQaSN.s 			page 94


5277:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         __HAL_UNLOCK(hi2c);
5278:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5279:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Call Slave Addr callback */
5280:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
5281:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
5282:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #else
5283:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
5284:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
5285:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
5286:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
5287:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* else 7 bits addressing mode is selected */
5288:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     else
5289:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
5290:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Disable ADDR Interrupts */
5291:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
5292:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5293:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Process Unlocked */
5294:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       __HAL_UNLOCK(hi2c);
5295:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5296:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Call Slave Addr callback */
5297:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
5298:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
5299:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #else
5300:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
5301:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
5302:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
5303:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
5304:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Else clear address flag only */
5305:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else
5306:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
5307:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Clear ADDR flag */
5308:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
5309:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5310:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Process Unlocked */
5311:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_UNLOCK(hi2c);
5312:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
5313:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
5314:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5315:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
5316:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  I2C Master sequential complete process.
5317:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c I2C handle.
5318:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval None
5319:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
5320:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** static void I2C_ITMasterSequentialCplt(I2C_HandleTypeDef *hi2c)
5321:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
5322:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Reset I2C handle mode */
5323:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   hi2c->Mode = HAL_I2C_MODE_NONE;
5324:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5325:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* No Generate Stop, to permit restart mode */
5326:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
5327:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
5328:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
5329:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->State         = HAL_I2C_STATE_READY;
5330:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
5331:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR       = NULL;
5332:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5333:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Disable Interrupts */
ARM GAS  /tmp/ccpQQaSN.s 			page 95


5334:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
5335:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5336:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Process Unlocked */
5337:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_UNLOCK(hi2c);
5338:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5339:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Call the corresponding callback to inform upper layer of End of Transfer */
5340:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
5341:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->MasterTxCpltCallback(hi2c);
5342:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #else
5343:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     HAL_I2C_MasterTxCpltCallback(hi2c);
5344:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
5345:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
5346:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* hi2c->State == HAL_I2C_STATE_BUSY_RX */
5347:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else
5348:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
5349:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->State         = HAL_I2C_STATE_READY;
5350:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
5351:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR       = NULL;
5352:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5353:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Disable Interrupts */
5354:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
5355:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5356:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Process Unlocked */
5357:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_UNLOCK(hi2c);
5358:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5359:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Call the corresponding callback to inform upper layer of End of Transfer */
5360:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
5361:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->MasterRxCpltCallback(hi2c);
5362:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #else
5363:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     HAL_I2C_MasterRxCpltCallback(hi2c);
5364:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
5365:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
5366:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
5367:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5368:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
5369:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  I2C Slave sequential complete process.
5370:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c I2C handle.
5371:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval None
5372:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
5373:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** static void I2C_ITSlaveSequentialCplt(I2C_HandleTypeDef *hi2c)
5374:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
5375:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Reset I2C handle mode */
5376:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   hi2c->Mode = HAL_I2C_MODE_NONE;
5377:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5378:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
5379:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
5380:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
5381:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->State         = HAL_I2C_STATE_LISTEN;
5382:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
5383:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5384:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Disable Interrupts */
5385:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
5386:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5387:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Process Unlocked */
5388:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_UNLOCK(hi2c);
5389:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5390:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Call the corresponding callback to inform upper layer of End of Transfer */
ARM GAS  /tmp/ccpQQaSN.s 			page 96


5391:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
5392:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->SlaveTxCpltCallback(hi2c);
5393:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #else
5394:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     HAL_I2C_SlaveTxCpltCallback(hi2c);
5395:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
5396:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
5397:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5398:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
5399:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
5400:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Remove HAL_I2C_STATE_SLAVE_BUSY_RX, keep only HAL_I2C_STATE_LISTEN */
5401:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->State         = HAL_I2C_STATE_LISTEN;
5402:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
5403:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5404:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Disable Interrupts */
5405:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
5406:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5407:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Process Unlocked */
5408:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_UNLOCK(hi2c);
5409:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5410:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Call the corresponding callback to inform upper layer of End of Transfer */
5411:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
5412:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->SlaveRxCpltCallback(hi2c);
5413:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #else
5414:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     HAL_I2C_SlaveRxCpltCallback(hi2c);
5415:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
5416:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
5417:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else
5418:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
5419:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Nothing to do */
5420:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
5421:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
5422:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5423:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
5424:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  I2C Master complete process.
5425:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c I2C handle.
5426:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  ITFlags Interrupt flags to handle.
5427:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval None
5428:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
5429:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
5430:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
5431:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t tmperror;
5432:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5433:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Clear STOP Flag */
5434:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
5435:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5436:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Clear Configuration Register 2 */
5437:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   I2C_RESET_CR2(hi2c);
5438:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5439:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Reset handle parameters */
5440:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   hi2c->PreviousState = I2C_STATE_NONE;
5441:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   hi2c->XferISR       = NULL;
5442:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
5443:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5444:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET)
5445:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
5446:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Clear NACK Flag */
5447:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
ARM GAS  /tmp/ccpQQaSN.s 			page 97


5448:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5449:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Set acknowledge error code */
5450:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
5451:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
5452:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5453:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Flush TX register */
5454:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   I2C_Flush_TXDR(hi2c);
5455:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5456:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Disable Interrupts */
5457:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT | I2C_XFER_RX_IT);
5458:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5459:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Store current volatile hi2c->ErrorCode, misra rule */
5460:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   tmperror = hi2c->ErrorCode;
5461:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5462:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Call the corresponding callback to inform upper layer of End of Transfer */
5463:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
5464:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
5465:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Call the corresponding callback to inform upper layer of End of Transfer */
5466:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     I2C_ITError(hi2c, hi2c->ErrorCode);
5467:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
5468:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* hi2c->State == HAL_I2C_STATE_BUSY_TX */
5469:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
5470:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
5471:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->State = HAL_I2C_STATE_READY;
5472:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5473:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (hi2c->Mode == HAL_I2C_MODE_MEM)
5474:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
5475:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->Mode = HAL_I2C_MODE_NONE;
5476:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5477:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Process Unlocked */
5478:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       __HAL_UNLOCK(hi2c);
5479:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5480:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Call the corresponding callback to inform upper layer of End of Transfer */
5481:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
5482:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->MemTxCpltCallback(hi2c);
5483:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #else
5484:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       HAL_I2C_MemTxCpltCallback(hi2c);
5485:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
5486:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
5487:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     else
5488:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
5489:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->Mode = HAL_I2C_MODE_NONE;
5490:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5491:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Process Unlocked */
5492:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       __HAL_UNLOCK(hi2c);
5493:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5494:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Call the corresponding callback to inform upper layer of End of Transfer */
5495:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
5496:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->MasterTxCpltCallback(hi2c);
5497:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #else
5498:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       HAL_I2C_MasterTxCpltCallback(hi2c);
5499:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
5500:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
5501:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
5502:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* hi2c->State == HAL_I2C_STATE_BUSY_RX */
5503:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
5504:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
ARM GAS  /tmp/ccpQQaSN.s 			page 98


5505:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->State = HAL_I2C_STATE_READY;
5506:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5507:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (hi2c->Mode == HAL_I2C_MODE_MEM)
5508:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
5509:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->Mode = HAL_I2C_MODE_NONE;
5510:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5511:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Process Unlocked */
5512:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       __HAL_UNLOCK(hi2c);
5513:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5514:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Call the corresponding callback to inform upper layer of End of Transfer */
5515:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
5516:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->MemRxCpltCallback(hi2c);
5517:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #else
5518:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       HAL_I2C_MemRxCpltCallback(hi2c);
5519:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
5520:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
5521:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     else
5522:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
5523:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->Mode = HAL_I2C_MODE_NONE;
5524:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5525:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Process Unlocked */
5526:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       __HAL_UNLOCK(hi2c);
5527:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5528:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Call the corresponding callback to inform upper layer of End of Transfer */
5529:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
5530:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->MasterRxCpltCallback(hi2c);
5531:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #else
5532:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       HAL_I2C_MasterRxCpltCallback(hi2c);
5533:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
5534:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
5535:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
5536:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else
5537:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
5538:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Nothing to do */
5539:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
5540:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
5541:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5542:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
5543:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  I2C Slave complete process.
5544:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c I2C handle.
5545:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  ITFlags Interrupt flags to handle.
5546:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval None
5547:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
5548:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
5549:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
5550:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
5551:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5552:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Clear STOP Flag */
5553:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
5554:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5555:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Clear ADDR flag */
5556:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
5557:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5558:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Disable all interrupts */
5559:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
5560:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5561:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Disable Address Acknowledge */
ARM GAS  /tmp/ccpQQaSN.s 			page 99


5562:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   hi2c->Instance->CR2 |= I2C_CR2_NACK;
5563:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5564:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Clear Configuration Register 2 */
5565:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   I2C_RESET_CR2(hi2c);
5566:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5567:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Flush TX register */
5568:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   I2C_Flush_TXDR(hi2c);
5569:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5570:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* If a DMA is ongoing, Update handle size context */
5571:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
5572:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
5573:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (hi2c->hdmatx != NULL)
5574:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
5575:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmatx);
5576:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
5577:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
5578:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
5579:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
5580:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (hi2c->hdmarx != NULL)
5581:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
5582:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmarx);
5583:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
5584:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
5585:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else
5586:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
5587:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Do nothing */
5588:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
5589:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5590:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Store Last receive data if any */
5591:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
5592:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
5593:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Read data from RXDR */
5594:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
5595:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5596:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Increment Buffer pointer */
5597:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->pBuffPtr++;
5598:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5599:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if ((hi2c->XferSize > 0U))
5600:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
5601:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferSize--;
5602:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferCount--;
5603:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
5604:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
5605:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5606:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* All data are not transferred, so set error code accordingly */
5607:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (hi2c->XferCount != 0U)
5608:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
5609:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Set ErrorCode corresponding to a Non-Acknowledge */
5610:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
5611:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
5612:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5613:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   hi2c->PreviousState = I2C_STATE_NONE;
5614:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   hi2c->Mode = HAL_I2C_MODE_NONE;
5615:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   hi2c->XferISR = NULL;
5616:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5617:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
5618:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
ARM GAS  /tmp/ccpQQaSN.s 			page 100


5619:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Call the corresponding callback to inform upper layer of End of Transfer */
5620:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     I2C_ITError(hi2c, hi2c->ErrorCode);
5621:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5622:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
5623:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (hi2c->State == HAL_I2C_STATE_LISTEN)
5624:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
5625:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Call I2C Listen complete process */
5626:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       I2C_ITListenCplt(hi2c, ITFlags);
5627:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
5628:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
5629:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
5630:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
5631:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferOptions = I2C_NO_OPTION_FRAME;
5632:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->State = HAL_I2C_STATE_READY;
5633:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5634:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Process Unlocked */
5635:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_UNLOCK(hi2c);
5636:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5637:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
5638:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
5639:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ListenCpltCallback(hi2c);
5640:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #else
5641:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     HAL_I2C_ListenCpltCallback(hi2c);
5642:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
5643:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
5644:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Call the corresponding callback to inform upper layer of End of Transfer */
5645:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
5646:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
5647:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->State = HAL_I2C_STATE_READY;
5648:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5649:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Process Unlocked */
5650:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_UNLOCK(hi2c);
5651:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5652:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Call the corresponding callback to inform upper layer of End of Transfer */
5653:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
5654:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->SlaveRxCpltCallback(hi2c);
5655:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #else
5656:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     HAL_I2C_SlaveRxCpltCallback(hi2c);
5657:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
5658:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
5659:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else
5660:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
5661:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->State = HAL_I2C_STATE_READY;
5662:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5663:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Process Unlocked */
5664:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_UNLOCK(hi2c);
5665:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5666:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Call the corresponding callback to inform upper layer of End of Transfer */
5667:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
5668:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->SlaveTxCpltCallback(hi2c);
5669:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #else
5670:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     HAL_I2C_SlaveTxCpltCallback(hi2c);
5671:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
5672:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
5673:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
5674:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5675:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
ARM GAS  /tmp/ccpQQaSN.s 			page 101


5676:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  I2C Listen complete process.
5677:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c I2C handle.
5678:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  ITFlags Interrupt flags to handle.
5679:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval None
5680:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
5681:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
5682:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
5683:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Reset handle parameters */
5684:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   hi2c->XferOptions = I2C_NO_OPTION_FRAME;
5685:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   hi2c->PreviousState = I2C_STATE_NONE;
5686:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   hi2c->State = HAL_I2C_STATE_READY;
5687:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   hi2c->Mode = HAL_I2C_MODE_NONE;
5688:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   hi2c->XferISR = NULL;
5689:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5690:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Store Last receive data if any */
5691:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
5692:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
5693:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Read data from RXDR */
5694:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
5695:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5696:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Increment Buffer pointer */
5697:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->pBuffPtr++;
5698:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5699:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if ((hi2c->XferSize > 0U))
5700:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
5701:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferSize--;
5702:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferCount--;
5703:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5704:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Set ErrorCode corresponding to a Non-Acknowledge */
5705:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
5706:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
5707:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
5708:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5709:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Disable all Interrupts*/
5710:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
5711:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5712:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Clear NACK Flag */
5713:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
5714:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5715:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Process Unlocked */
5716:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   __HAL_UNLOCK(hi2c);
5717:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5718:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
5719:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
5720:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   hi2c->ListenCpltCallback(hi2c);
5721:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #else
5722:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   HAL_I2C_ListenCpltCallback(hi2c);
5723:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
5724:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
5725:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5726:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
5727:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  I2C interrupts error process.
5728:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c I2C handle.
5729:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  ErrorCode Error code to handle.
5730:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval None
5731:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
5732:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
ARM GAS  /tmp/ccpQQaSN.s 			page 102


5733:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
5734:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   HAL_I2C_StateTypeDef tmpstate = hi2c->State;
5735:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5736:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Reset handle parameters */
5737:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   hi2c->Mode          = HAL_I2C_MODE_NONE;
5738:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
5739:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   hi2c->XferCount     = 0U;
5740:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5741:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Set new error code */
5742:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   hi2c->ErrorCode |= ErrorCode;
5743:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5744:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Disable Interrupts */
5745:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
5746:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
5747:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
5748:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
5749:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Disable all interrupts, except interrupts related to LISTEN state */
5750:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
5751:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5752:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* keep HAL_I2C_STATE_LISTEN if set */
5753:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->State         = HAL_I2C_STATE_LISTEN;
5754:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->PreviousState = I2C_STATE_NONE;
5755:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR       = I2C_Slave_ISR_IT;
5756:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
5757:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else
5758:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
5759:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Disable all interrupts */
5760:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
5761:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5762:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* If state is an abort treatment on goind, don't change state */
5763:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* This change will be do later */
5764:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (hi2c->State != HAL_I2C_STATE_ABORT)
5765:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
5766:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Set HAL_I2C_STATE_READY */
5767:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->State         = HAL_I2C_STATE_READY;
5768:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
5769:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->PreviousState = I2C_STATE_NONE;
5770:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR       = NULL;
5771:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
5772:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5773:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Abort DMA TX transfer if any */
5774:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
5775:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
5776:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
5777:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5778:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (hi2c->hdmatx != NULL)
5779:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
5780:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Set the I2C DMA Abort callback :
5781:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
5782:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
5783:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5784:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Process Unlocked */
5785:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       __HAL_UNLOCK(hi2c);
5786:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5787:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Abort DMA TX */
5788:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
5789:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
ARM GAS  /tmp/ccpQQaSN.s 			page 103


5790:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Call Directly XferAbortCallback function in case of error */
5791:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
5792:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
5793:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
5794:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
5795:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Abort DMA RX transfer if any */
5796:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
5797:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
5798:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
5799:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5800:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (hi2c->hdmarx != NULL)
5801:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
5802:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Set the I2C DMA Abort callback :
5803:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
5804:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
5805:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5806:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Process Unlocked */
5807:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       __HAL_UNLOCK(hi2c);
5808:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5809:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Abort DMA RX */
5810:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
5811:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
5812:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
5813:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
5814:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
5815:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
5816:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
5817:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else if (hi2c->State == HAL_I2C_STATE_ABORT)
5818:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
5819:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->State = HAL_I2C_STATE_READY;
5820:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5821:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Process Unlocked */
5822:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_UNLOCK(hi2c);
5823:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5824:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Call the corresponding callback to inform upper layer of End of Transfer */
5825:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
5826:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->AbortCpltCallback(hi2c);
5827:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #else
5828:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     HAL_I2C_AbortCpltCallback(hi2c);
5829:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
5830:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
5831:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else
5832:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
5833:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Process Unlocked */
5834:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_UNLOCK(hi2c);
5835:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5836:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Call the corresponding callback to inform upper layer of End of Transfer */
5837:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
5838:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCallback(hi2c);
5839:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #else
5840:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     HAL_I2C_ErrorCallback(hi2c);
5841:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
5842:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
5843:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
5844:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5845:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
5846:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  I2C Tx data register flush process.
ARM GAS  /tmp/ccpQQaSN.s 			page 104


5847:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c I2C handle.
5848:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval None
5849:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
5850:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
5851:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
  27              		.loc 1 5851 0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32              	.LVL0:
5852:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* If a pending TXIS flag is set */
5853:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Write a dummy data in TXDR to clear it */
5854:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
  33              		.loc 1 5854 0
  34 0000 0368     		ldr	r3, [r0]
  35 0002 9A69     		ldr	r2, [r3, #24]
  36 0004 12F0020F 		tst	r2, #2
  37 0008 01D0     		beq	.L2
5855:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
5856:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Instance->TXDR = 0x00U;
  38              		.loc 1 5856 0
  39 000a 0022     		movs	r2, #0
  40 000c 9A62     		str	r2, [r3, #40]
  41              	.L2:
5857:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
5858:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5859:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Flush TX register if not empty */
5860:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
  42              		.loc 1 5860 0
  43 000e 0368     		ldr	r3, [r0]
  44 0010 9A69     		ldr	r2, [r3, #24]
  45 0012 12F0010F 		tst	r2, #1
  46 0016 03D1     		bne	.L1
5861:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
5862:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
  47              		.loc 1 5862 0
  48 0018 9A69     		ldr	r2, [r3, #24]
  49 001a 42F00102 		orr	r2, r2, #1
  50 001e 9A61     		str	r2, [r3, #24]
  51              	.L1:
  52 0020 7047     		bx	lr
  53              		.cfi_endproc
  54              	.LFE185:
  56              		.section	.text.I2C_TransferConfig,"ax",%progbits
  57              		.align	1
  58              		.syntax unified
  59              		.thumb
  60              		.thumb_func
  61              		.fpu fpv4-sp-d16
  63              	I2C_TransferConfig:
  64              	.LFB197:
5863:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
5864:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
5865:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5866:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
5867:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  DMA I2C master transmit process complete callback.
ARM GAS  /tmp/ccpQQaSN.s 			page 105


5868:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hdma DMA handle
5869:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval None
5870:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
5871:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** static void I2C_DMAMasterTransmitCplt(DMA_HandleTypeDef *hdma)
5872:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
5873:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogati
5874:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5875:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Disable DMA Request */
5876:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
5877:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5878:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* If last transfer, enable STOP interrupt */
5879:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (hi2c->XferCount == 0U)
5880:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
5881:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Enable STOP interrupt */
5882:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
5883:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
5884:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* else prepare a new DMA transfer and enable TCReload interrupt */
5885:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else
5886:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
5887:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Update Buffer pointer */
5888:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->pBuffPtr += hi2c->XferSize;
5889:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5890:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Set the XferSize to transfer */
5891:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (hi2c->XferCount > MAX_NBYTE_SIZE)
5892:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
5893:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferSize = MAX_NBYTE_SIZE;
5894:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
5895:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     else
5896:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
5897:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferSize = hi2c->XferCount;
5898:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
5899:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5900:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Enable the DMA channel */
5901:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR, h
5902:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
5903:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Call the corresponding callback to inform upper layer of End of Transfer */
5904:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
5905:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
5906:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     else
5907:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
5908:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Enable TC interrupts */
5909:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
5910:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
5911:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
5912:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
5913:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5914:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
5915:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  DMA I2C slave transmit process complete callback.
5916:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hdma DMA handle
5917:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval None
5918:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
5919:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** static void I2C_DMASlaveTransmitCplt(DMA_HandleTypeDef *hdma)
5920:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
5921:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogati
5922:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t tmpoptions = hi2c->XferOptions;
5923:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5924:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
ARM GAS  /tmp/ccpQQaSN.s 			page 106


5925:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
5926:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Disable DMA Request */
5927:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
5928:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5929:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Last Byte is Transmitted */
5930:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Call I2C Slave Sequential complete process */
5931:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     I2C_ITSlaveSequentialCplt(hi2c);
5932:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
5933:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else
5934:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
5935:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* No specific action, Master fully manage the generation of STOP condition */
5936:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Mean that this generation can arrive at any time, at the end or during DMA process */
5937:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* So STOP condition should be manage through Interrupt treatment */
5938:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
5939:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
5940:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5941:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
5942:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief DMA I2C master receive process complete callback.
5943:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hdma DMA handle
5944:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval None
5945:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
5946:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** static void I2C_DMAMasterReceiveCplt(DMA_HandleTypeDef *hdma)
5947:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
5948:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogati
5949:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5950:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Disable DMA Request */
5951:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
5952:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5953:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* If last transfer, enable STOP interrupt */
5954:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (hi2c->XferCount == 0U)
5955:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
5956:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Enable STOP interrupt */
5957:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
5958:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
5959:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* else prepare a new DMA transfer and enable TCReload interrupt */
5960:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else
5961:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
5962:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Update Buffer pointer */
5963:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->pBuffPtr += hi2c->XferSize;
5964:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5965:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Set the XferSize to transfer */
5966:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (hi2c->XferCount > MAX_NBYTE_SIZE)
5967:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
5968:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferSize = MAX_NBYTE_SIZE;
5969:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
5970:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     else
5971:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
5972:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferSize = hi2c->XferCount;
5973:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
5974:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5975:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Enable the DMA channel */
5976:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)hi2c->pBuffPtr, h
5977:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
5978:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Call the corresponding callback to inform upper layer of End of Transfer */
5979:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
5980:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
5981:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     else
ARM GAS  /tmp/ccpQQaSN.s 			page 107


5982:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
5983:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Enable TC interrupts */
5984:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
5985:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
5986:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
5987:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
5988:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5989:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
5990:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  DMA I2C slave receive process complete callback.
5991:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hdma DMA handle
5992:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval None
5993:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
5994:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** static void I2C_DMASlaveReceiveCplt(DMA_HandleTypeDef *hdma)
5995:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
5996:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogati
5997:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t tmpoptions = hi2c->XferOptions;
5998:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5999:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if ((__HAL_DMA_GET_COUNTER(hi2c->hdmarx) == 0U) && \
6000:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (tmpoptions != I2C_NO_OPTION_FRAME))
6001:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
6002:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Disable DMA Request */
6003:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
6004:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
6005:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Call I2C Slave Sequential complete process */
6006:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     I2C_ITSlaveSequentialCplt(hi2c);
6007:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
6008:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else
6009:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
6010:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* No specific action, Master fully manage the generation of STOP condition */
6011:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Mean that this generation can arrive at any time, at the end or during DMA process */
6012:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* So STOP condition should be manage through Interrupt treatment */
6013:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
6014:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
6015:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
6016:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
6017:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  DMA I2C communication error callback.
6018:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param hdma DMA handle
6019:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval None
6020:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
6021:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** static void I2C_DMAError(DMA_HandleTypeDef *hdma)
6022:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
6023:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogati
6024:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
6025:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Disable Acknowledge */
6026:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   hi2c->Instance->CR2 |= I2C_CR2_NACK;
6027:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
6028:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Call the corresponding callback to inform upper layer of End of Transfer */
6029:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
6030:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
6031:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
6032:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
6033:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief DMA I2C communication abort callback
6034:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *        (To be called at end of DMA Abort procedure).
6035:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param hdma DMA handle.
6036:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval None
6037:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
6038:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
ARM GAS  /tmp/ccpQQaSN.s 			page 108


6039:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
6040:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogati
6041:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
6042:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Reset AbortCpltCallback */
6043:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   hi2c->hdmatx->XferAbortCallback = NULL;
6044:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   hi2c->hdmarx->XferAbortCallback = NULL;
6045:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
6046:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Check if come from abort from user */
6047:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (hi2c->State == HAL_I2C_STATE_ABORT)
6048:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
6049:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->State = HAL_I2C_STATE_READY;
6050:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
6051:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Call the corresponding callback to inform upper layer of End of Transfer */
6052:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
6053:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->AbortCpltCallback(hi2c);
6054:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #else
6055:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     HAL_I2C_AbortCpltCallback(hi2c);
6056:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
6057:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
6058:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else
6059:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
6060:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Call the corresponding callback to inform upper layer of End of Transfer */
6061:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
6062:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCallback(hi2c);
6063:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #else
6064:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     HAL_I2C_ErrorCallback(hi2c);
6065:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
6066:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
6067:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
6068:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
6069:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
6070:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  This function handles I2C Communication Timeout.
6071:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
6072:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
6073:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  Flag Specifies the I2C flag to check.
6074:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  Status The new Flag status (SET or RESET).
6075:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  Timeout Timeout duration
6076:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  Tickstart Tick start value
6077:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval HAL status
6078:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
6079:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagSta
6080:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
6081:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
6082:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
6083:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Check for the Timeout */
6084:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (Timeout != HAL_MAX_DELAY)
6085:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
6086:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
6087:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
6088:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
6089:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->State = HAL_I2C_STATE_READY;
6090:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->Mode = HAL_I2C_MODE_NONE;
6091:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
6092:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Process Unlocked */
6093:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         __HAL_UNLOCK(hi2c);
6094:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         return HAL_ERROR;
6095:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
ARM GAS  /tmp/ccpQQaSN.s 			page 109


6096:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
6097:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
6098:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   return HAL_OK;
6099:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
6100:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
6101:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
6102:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  This function handles I2C Communication Timeout for specific usage of TXIS flag.
6103:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
6104:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
6105:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  Timeout Timeout duration
6106:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  Tickstart Tick start value
6107:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval HAL status
6108:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
6109:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, 
6110:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
6111:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
6112:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
6113:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Check if a NACK is detected */
6114:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
6115:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
6116:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return HAL_ERROR;
6117:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
6118:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
6119:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Check for the Timeout */
6120:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (Timeout != HAL_MAX_DELAY)
6121:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
6122:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
6123:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
6124:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
6125:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->State = HAL_I2C_STATE_READY;
6126:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->Mode = HAL_I2C_MODE_NONE;
6127:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
6128:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Process Unlocked */
6129:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         __HAL_UNLOCK(hi2c);
6130:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
6131:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         return HAL_ERROR;
6132:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
6133:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
6134:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
6135:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   return HAL_OK;
6136:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
6137:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
6138:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
6139:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  This function handles I2C Communication Timeout for specific usage of STOP flag.
6140:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
6141:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
6142:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  Timeout Timeout duration
6143:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  Tickstart Tick start value
6144:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval HAL status
6145:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
6146:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, 
6147:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
6148:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
6149:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
6150:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Check if a NACK is detected */
6151:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
6152:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
ARM GAS  /tmp/ccpQQaSN.s 			page 110


6153:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return HAL_ERROR;
6154:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
6155:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
6156:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Check for the Timeout */
6157:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
6158:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
6159:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
6160:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->State = HAL_I2C_STATE_READY;
6161:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->Mode = HAL_I2C_MODE_NONE;
6162:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
6163:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Process Unlocked */
6164:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       __HAL_UNLOCK(hi2c);
6165:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
6166:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return HAL_ERROR;
6167:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
6168:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
6169:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   return HAL_OK;
6170:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
6171:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
6172:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
6173:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  This function handles I2C Communication Timeout for specific usage of RXNE flag.
6174:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
6175:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
6176:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  Timeout Timeout duration
6177:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  Tickstart Tick start value
6178:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval HAL status
6179:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
6180:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, 
6181:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
6182:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
6183:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
6184:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Check if a NACK is detected */
6185:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
6186:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
6187:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return HAL_ERROR;
6188:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
6189:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
6190:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Check if a STOPF is detected */
6191:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
6192:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
6193:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Check if an RXNE is pending */
6194:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Store Last receive data if any */
6195:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
6196:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
6197:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Return HAL_OK */
6198:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* The Reading of data from RXDR will be done in caller function */
6199:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         return HAL_OK;
6200:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
6201:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       else
6202:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
6203:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Clear STOP Flag */
6204:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
6205:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
6206:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Clear Configuration Register 2 */
6207:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         I2C_RESET_CR2(hi2c);
6208:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
6209:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
ARM GAS  /tmp/ccpQQaSN.s 			page 111


6210:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->State = HAL_I2C_STATE_READY;
6211:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->Mode = HAL_I2C_MODE_NONE;
6212:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
6213:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Process Unlocked */
6214:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         __HAL_UNLOCK(hi2c);
6215:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
6216:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         return HAL_ERROR;
6217:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
6218:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
6219:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
6220:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Check for the Timeout */
6221:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
6222:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
6223:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
6224:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->State = HAL_I2C_STATE_READY;
6225:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
6226:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Process Unlocked */
6227:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       __HAL_UNLOCK(hi2c);
6228:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
6229:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return HAL_ERROR;
6230:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
6231:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
6232:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   return HAL_OK;
6233:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
6234:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
6235:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
6236:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  This function handles Acknowledge failed detection during an I2C Communication.
6237:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
6238:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
6239:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  Timeout Timeout duration
6240:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  Tickstart Tick start value
6241:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval HAL status
6242:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
6243:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_
6244:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
6245:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
6246:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
6247:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Wait until STOP Flag is reset */
6248:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* AutoEnd should be initiate after AF */
6249:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
6250:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
6251:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Check for the Timeout */
6252:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       if (Timeout != HAL_MAX_DELAY)
6253:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
6254:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
6255:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
6256:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
6257:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           hi2c->State = HAL_I2C_STATE_READY;
6258:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           hi2c->Mode = HAL_I2C_MODE_NONE;
6259:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
6260:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           /* Process Unlocked */
6261:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           __HAL_UNLOCK(hi2c);
6262:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
6263:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           return HAL_ERROR;
6264:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
6265:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
6266:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
ARM GAS  /tmp/ccpQQaSN.s 			page 112


6267:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
6268:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Clear NACKF Flag */
6269:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
6270:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
6271:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Clear STOP Flag */
6272:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
6273:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
6274:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Flush TX register */
6275:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     I2C_Flush_TXDR(hi2c);
6276:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
6277:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Clear Configuration Register 2 */
6278:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     I2C_RESET_CR2(hi2c);
6279:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
6280:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
6281:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->State = HAL_I2C_STATE_READY;
6282:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode = HAL_I2C_MODE_NONE;
6283:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
6284:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Process Unlocked */
6285:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_UNLOCK(hi2c);
6286:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
6287:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_ERROR;
6288:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
6289:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   return HAL_OK;
6290:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
6291:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
6292:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
6293:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  Handles I2Cx communication when starting transfer or during transfer (TC or TCR flag ar
6294:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c I2C handle.
6295:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  DevAddress Specifies the slave address to be programmed.
6296:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  Size Specifies the number of bytes to be programmed.
6297:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *   This parameter must be a value between 0 and 255.
6298:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  Mode New state of the I2C START condition generation.
6299:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *   This parameter can be one of the following values:
6300:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *     @arg @ref I2C_RELOAD_MODE Enable Reload mode .
6301:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *     @arg @ref I2C_AUTOEND_MODE Enable Automatic end mode.
6302:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *     @arg @ref I2C_SOFTEND_MODE Enable Software end mode.
6303:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  Request New state of the I2C START condition generation.
6304:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *   This parameter can be one of the following values:
6305:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *     @arg @ref I2C_NO_STARTSTOP Don't Generate stop and start condition.
6306:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *     @arg @ref I2C_GENERATE_STOP Generate stop condition (Size should be set to 0).
6307:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
6308:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
6309:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval None
6310:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
6311:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t
6312:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
  65              		.loc 1 6312 0
  66              		.cfi_startproc
  67              		@ args = 4, pretend = 0, frame = 0
  68              		@ frame_needed = 0, uses_anonymous_args = 0
  69              		@ link register save eliminated.
  70              	.LVL1:
  71 0000 70B4     		push	{r4, r5, r6}
  72              	.LCFI0:
  73              		.cfi_def_cfa_offset 12
  74              		.cfi_offset 4, -12
  75              		.cfi_offset 5, -8
ARM GAS  /tmp/ccpQQaSN.s 			page 113


  76              		.cfi_offset 6, -4
  77 0002 039D     		ldr	r5, [sp, #12]
6313:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Check the parameters */
6314:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
6315:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   assert_param(IS_TRANSFER_MODE(Mode));
6316:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   assert_param(IS_TRANSFER_REQUEST(Request));
6317:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
6318:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* update CR2 register */
6319:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEN
  78              		.loc 1 6319 0
  79 0004 0668     		ldr	r6, [r0]
  80 0006 7068     		ldr	r0, [r6, #4]
  81              	.LVL2:
  82 0008 6C0D     		lsrs	r4, r5, #21
  83 000a 04F48064 		and	r4, r4, #1024
  84 000e 44F07F74 		orr	r4, r4, #66846720
  85 0012 44F45834 		orr	r4, r4, #221184
  86 0016 44F47F74 		orr	r4, r4, #1020
  87 001a 44F00304 		orr	r4, r4, #3
  88 001e 20EA0400 		bic	r0, r0, r4
  89 0022 C1F30901 		ubfx	r1, r1, #0, #10
  90              	.LVL3:
  91 0026 41EA0241 		orr	r1, r1, r2, lsl #16
  92 002a 1943     		orrs	r1, r1, r3
  93 002c 2943     		orrs	r1, r1, r5
  94 002e 0843     		orrs	r0, r0, r1
  95 0030 7060     		str	r0, [r6, #4]
6320:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****              (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << I2C_CR2_NBYTES_
6321:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
  96              		.loc 1 6321 0
  97 0032 70BC     		pop	{r4, r5, r6}
  98              	.LCFI1:
  99              		.cfi_restore 6
 100              		.cfi_restore 5
 101              		.cfi_restore 4
 102              		.cfi_def_cfa_offset 0
 103              	.LVL4:
 104 0034 7047     		bx	lr
 105              		.cfi_endproc
 106              	.LFE197:
 108              		.section	.text.I2C_Enable_IRQ,"ax",%progbits
 109              		.align	1
 110              		.syntax unified
 111              		.thumb
 112              		.thumb_func
 113              		.fpu fpv4-sp-d16
 115              	I2C_Enable_IRQ:
 116              	.LFB198:
6322:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
6323:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
6324:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  Manage the enabling of Interrupts.
6325:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
6326:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
6327:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
6328:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval None
6329:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
6330:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
ARM GAS  /tmp/ccpQQaSN.s 			page 114


6331:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
 117              		.loc 1 6331 0
 118              		.cfi_startproc
 119              		@ args = 0, pretend = 0, frame = 0
 120              		@ frame_needed = 0, uses_anonymous_args = 0
 121              		@ link register save eliminated.
 122              	.LVL5:
6332:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t tmpisr = 0U;
6333:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
6334:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if ((hi2c->XferISR == I2C_Master_ISR_DMA) || \
 123              		.loc 1 6334 0
 124 0000 436B     		ldr	r3, [r0, #52]
 125 0002 1D4A     		ldr	r2, .L21
 126 0004 9342     		cmp	r3, r2
 127 0006 19D0     		beq	.L7
 128              		.loc 1 6334 0 is_stmt 0 discriminator 1
 129 0008 1C4A     		ldr	r2, .L21+4
 130 000a 9342     		cmp	r3, r2
 131 000c 16D0     		beq	.L7
6335:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (hi2c->XferISR == I2C_Slave_ISR_DMA))
6336:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
6337:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
6338:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
6339:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Enable ERR, STOP, NACK and ADDR interrupts */
6340:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
6341:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
6342:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
6343:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if ((InterruptRequest & I2C_XFER_ERROR_IT) == I2C_XFER_ERROR_IT)
6344:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
6345:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Enable ERR and NACK interrupts */
6346:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
6347:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
6348:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
6349:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if ((InterruptRequest & I2C_XFER_CPLT_IT) == I2C_XFER_CPLT_IT)
6350:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
6351:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Enable STOP interrupts */
6352:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       tmpisr |= I2C_IT_STOPI;
6353:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
6354:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
6355:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if ((InterruptRequest & I2C_XFER_RELOAD_IT) == I2C_XFER_RELOAD_IT)
6356:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
6357:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Enable TC interrupts */
6358:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       tmpisr |= I2C_IT_TCI;
6359:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
6360:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
6361:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else
6362:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
6363:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 132              		.loc 1 6363 0 is_stmt 1
 133 000e 11F0040F 		tst	r1, #4
 134 0012 2CD1     		bne	.L17
6332:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t tmpisr = 0U;
 135              		.loc 1 6332 0
 136 0014 0023     		movs	r3, #0
 137              	.L13:
 138              	.LVL6:
6364:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
ARM GAS  /tmp/ccpQQaSN.s 			page 115


6365:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Enable ERR, STOP, NACK, and ADDR interrupts */
6366:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
6367:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
6368:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
6369:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 139              		.loc 1 6369 0
 140 0016 11F0010F 		tst	r1, #1
 141 001a 01D0     		beq	.L14
6370:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
6371:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Enable ERR, TC, STOP, NACK and RXI interrupts */
6372:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 142              		.loc 1 6372 0
 143 001c 43F0F203 		orr	r3, r3, #242
 144              	.LVL7:
 145              	.L14:
6373:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
6374:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
6375:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 146              		.loc 1 6375 0
 147 0020 11F0020F 		tst	r1, #2
 148 0024 01D0     		beq	.L15
6376:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
6377:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Enable ERR, TC, STOP, NACK and TXI interrupts */
6378:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 149              		.loc 1 6378 0
 150 0026 43F0F403 		orr	r3, r3, #244
 151              	.LVL8:
 152              	.L15:
6379:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
6380:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
6381:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if ((InterruptRequest & I2C_XFER_CPLT_IT) == I2C_XFER_CPLT_IT)
 153              		.loc 1 6381 0
 154 002a 01F01201 		and	r1, r1, #18
 155              	.LVL9:
 156 002e 1229     		cmp	r1, #18
 157 0030 1FD0     		beq	.L18
 158              	.L12:
6382:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
6383:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Enable STOP interrupts */
6384:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       tmpisr |= I2C_IT_STOPI;
6385:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
6386:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
6387:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
6388:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Enable interrupts only at the end */
6389:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* to avoid the risk of I2C interrupt handle execution before */
6390:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* all interrupts requested done */
6391:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 159              		.loc 1 6391 0
 160 0032 0268     		ldr	r2, [r0]
 161 0034 1168     		ldr	r1, [r2]
 162 0036 0B43     		orrs	r3, r3, r1
 163              	.LVL10:
 164 0038 1360     		str	r3, [r2]
 165 003a 7047     		bx	lr
 166              	.LVL11:
 167              	.L7:
6337:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
ARM GAS  /tmp/ccpQQaSN.s 			page 116


 168              		.loc 1 6337 0
 169 003c 11F0040F 		tst	r1, #4
 170 0040 0DD1     		bne	.L16
6332:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 171              		.loc 1 6332 0
 172 0042 0023     		movs	r3, #0
 173              	.L9:
 174              	.LVL12:
6343:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 175              		.loc 1 6343 0
 176 0044 01F01102 		and	r2, r1, #17
 177 0048 112A     		cmp	r2, #17
 178 004a 0AD0     		beq	.L19
 179              	.L10:
 180 004c 01F01201 		and	r1, r1, #18
 181              	.LVL13:
6349:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 182              		.loc 1 6349 0
 183 0050 1229     		cmp	r1, #18
 184 0052 09D0     		beq	.L20
 185              	.L11:
6355:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 186              		.loc 1 6355 0
 187 0054 1229     		cmp	r1, #18
 188 0056 ECD1     		bne	.L12
6358:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 189              		.loc 1 6358 0
 190 0058 43F04003 		orr	r3, r3, #64
 191              	.LVL14:
 192 005c E9E7     		b	.L12
 193              	.LVL15:
 194              	.L16:
6340:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 195              		.loc 1 6340 0
 196 005e B823     		movs	r3, #184
 197 0060 F0E7     		b	.L9
 198              	.LVL16:
 199              	.L19:
6346:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 200              		.loc 1 6346 0
 201 0062 43F09003 		orr	r3, r3, #144
 202              	.LVL17:
 203 0066 F1E7     		b	.L10
 204              	.LVL18:
 205              	.L20:
6352:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 206              		.loc 1 6352 0
 207 0068 43F02003 		orr	r3, r3, #32
 208              	.LVL19:
 209 006c F2E7     		b	.L11
 210              	.LVL20:
 211              	.L17:
6366:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 212              		.loc 1 6366 0
 213 006e B823     		movs	r3, #184
 214 0070 D1E7     		b	.L13
 215              	.LVL21:
ARM GAS  /tmp/ccpQQaSN.s 			page 117


 216              	.L18:
6384:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 217              		.loc 1 6384 0
 218 0072 43F02003 		orr	r3, r3, #32
 219              	.LVL22:
 220 0076 DCE7     		b	.L12
 221              	.L22:
 222              		.align	2
 223              	.L21:
 224 0078 00000000 		.word	I2C_Master_ISR_DMA
 225 007c 00000000 		.word	I2C_Slave_ISR_DMA
 226              		.cfi_endproc
 227              	.LFE198:
 229              		.section	.text.I2C_Disable_IRQ,"ax",%progbits
 230              		.align	1
 231              		.syntax unified
 232              		.thumb
 233              		.thumb_func
 234              		.fpu fpv4-sp-d16
 236              	I2C_Disable_IRQ:
 237              	.LFB199:
6392:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
6393:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
6394:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
6395:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  Manage the disabling of Interrupts.
6396:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
6397:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
6398:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
6399:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval None
6400:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
6401:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
6402:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
 238              		.loc 1 6402 0
 239              		.cfi_startproc
 240              		@ args = 0, pretend = 0, frame = 0
 241              		@ frame_needed = 0, uses_anonymous_args = 0
 242              		@ link register save eliminated.
 243              	.LVL23:
6403:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t tmpisr = 0U;
6404:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
6405:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 244              		.loc 1 6405 0
 245 0000 11F0010F 		tst	r1, #1
 246 0004 09D0     		beq	.L30
 247              	.LVL24:
6406:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
6407:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Disable TC and TXI interrupts */
6408:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
6409:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
6410:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 248              		.loc 1 6410 0
 249 0006 90F84130 		ldrb	r3, [r0, #65]	@ zero_extendqisi2
 250 000a 03F02803 		and	r3, r3, #40
 251 000e 282B     		cmp	r3, #40
 252 0010 01D0     		beq	.L45
6411:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
6412:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Disable NACK and STOP interrupts */
ARM GAS  /tmp/ccpQQaSN.s 			page 118


6413:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 253              		.loc 1 6413 0
 254 0012 F223     		movs	r3, #242
 255 0014 02E0     		b	.L24
 256              	.L45:
6408:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 257              		.loc 1 6408 0
 258 0016 4223     		movs	r3, #66
 259 0018 00E0     		b	.L24
 260              	.LVL25:
 261              	.L30:
6403:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 262              		.loc 1 6403 0
 263 001a 0023     		movs	r3, #0
 264              	.LVL26:
 265              	.L24:
6414:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
6415:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
6416:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
6417:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 266              		.loc 1 6417 0
 267 001c 11F0020F 		tst	r1, #2
 268 0020 2CD0     		beq	.L34
6402:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t tmpisr = 0U;
 269              		.loc 1 6402 0
 270 0022 10B4     		push	{r4}
 271              	.LCFI2:
 272              		.cfi_def_cfa_offset 4
 273              		.cfi_offset 4, -4
6418:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
6419:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Disable TC and RXI interrupts */
6420:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 274              		.loc 1 6420 0
 275 0024 43F04404 		orr	r4, r3, #68
 276              	.LVL27:
6421:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
6422:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 277              		.loc 1 6422 0
 278 0028 90F84120 		ldrb	r2, [r0, #65]	@ zero_extendqisi2
 279 002c 02F02802 		and	r2, r2, #40
 280 0030 282A     		cmp	r2, #40
 281 0032 18D0     		beq	.L32
6423:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
6424:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Disable NACK and STOP interrupts */
6425:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 282              		.loc 1 6425 0
 283 0034 43F0F403 		orr	r3, r3, #244
 284              	.LVL28:
 285              	.L25:
6426:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
6427:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
6428:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
6429:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 286              		.loc 1 6429 0
 287 0038 11F0040F 		tst	r1, #4
 288 003c 01D0     		beq	.L26
6430:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
ARM GAS  /tmp/ccpQQaSN.s 			page 119


6431:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Disable ADDR, NACK and STOP interrupts */
6432:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 289              		.loc 1 6432 0
 290 003e 43F0B803 		orr	r3, r3, #184
 291              	.LVL29:
 292              	.L26:
6433:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
6434:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
6435:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if ((InterruptRequest & I2C_XFER_ERROR_IT) == I2C_XFER_ERROR_IT)
 293              		.loc 1 6435 0
 294 0042 01F01102 		and	r2, r1, #17
 295 0046 112A     		cmp	r2, #17
 296 0048 0FD0     		beq	.L46
 297              	.L27:
 298 004a 01F01201 		and	r1, r1, #18
 299              	.LVL30:
6436:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
6437:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Enable ERR and NACK interrupts */
6438:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
6439:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
6440:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
6441:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if ((InterruptRequest & I2C_XFER_CPLT_IT) == I2C_XFER_CPLT_IT)
 300              		.loc 1 6441 0
 301 004e 1229     		cmp	r1, #18
 302 0050 0ED0     		beq	.L47
 303              	.L28:
6442:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
6443:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Enable STOP interrupts */
6444:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     tmpisr |= I2C_IT_STOPI;
6445:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
6446:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
6447:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if ((InterruptRequest & I2C_XFER_RELOAD_IT) == I2C_XFER_RELOAD_IT)
 304              		.loc 1 6447 0
 305 0052 1229     		cmp	r1, #18
 306 0054 0FD0     		beq	.L48
 307              	.L29:
6448:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
6449:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Enable TC interrupts */
6450:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     tmpisr |= I2C_IT_TCI;
6451:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
6452:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
6453:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Disable interrupts only at the end */
6454:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* to avoid a breaking situation like at "t" time */
6455:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* all disable interrupts request are not done */
6456:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 308              		.loc 1 6456 0
 309 0056 0168     		ldr	r1, [r0]
 310 0058 0A68     		ldr	r2, [r1]
 311 005a 22EA0303 		bic	r3, r2, r3
 312              	.LVL31:
 313 005e 0B60     		str	r3, [r1]
6457:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
 314              		.loc 1 6457 0
 315 0060 5DF8044B 		ldr	r4, [sp], #4
 316              	.LCFI3:
 317              		.cfi_remember_state
 318              		.cfi_restore 4
ARM GAS  /tmp/ccpQQaSN.s 			page 120


 319              		.cfi_def_cfa_offset 0
 320 0064 7047     		bx	lr
 321              	.LVL32:
 322              	.L32:
 323              	.LCFI4:
 324              		.cfi_restore_state
6420:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 325              		.loc 1 6420 0
 326 0066 2346     		mov	r3, r4
 327 0068 E6E7     		b	.L25
 328              	.LVL33:
 329              	.L46:
6438:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 330              		.loc 1 6438 0
 331 006a 43F09003 		orr	r3, r3, #144
 332              	.LVL34:
 333 006e ECE7     		b	.L27
 334              	.LVL35:
 335              	.L47:
6444:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 336              		.loc 1 6444 0
 337 0070 43F02003 		orr	r3, r3, #32
 338              	.LVL36:
 339 0074 EDE7     		b	.L28
 340              	.L48:
6450:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 341              		.loc 1 6450 0
 342 0076 43F04003 		orr	r3, r3, #64
 343              	.LVL37:
 344 007a ECE7     		b	.L29
 345              	.LVL38:
 346              	.L34:
 347              	.LCFI5:
 348              		.cfi_def_cfa_offset 0
 349              		.cfi_restore 4
6429:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 350              		.loc 1 6429 0
 351 007c 11F0040F 		tst	r1, #4
 352 0080 01D0     		beq	.L36
6432:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 353              		.loc 1 6432 0
 354 0082 43F0B803 		orr	r3, r3, #184
 355              	.LVL39:
 356              	.L36:
6435:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 357              		.loc 1 6435 0
 358 0086 01F01102 		and	r2, r1, #17
 359 008a 112A     		cmp	r2, #17
 360 008c 0BD0     		beq	.L49
 361              	.L38:
 362 008e 01F01201 		and	r1, r1, #18
 363              	.LVL40:
6441:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 364              		.loc 1 6441 0
 365 0092 1229     		cmp	r1, #18
 366 0094 0AD0     		beq	.L50
 367              	.L40:
ARM GAS  /tmp/ccpQQaSN.s 			page 121


6447:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 368              		.loc 1 6447 0
 369 0096 1229     		cmp	r1, #18
 370 0098 0BD0     		beq	.L51
 371              	.L42:
6456:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
 372              		.loc 1 6456 0
 373 009a 0168     		ldr	r1, [r0]
 374 009c 0A68     		ldr	r2, [r1]
 375 009e 22EA0303 		bic	r3, r2, r3
 376              	.LVL41:
 377 00a2 0B60     		str	r3, [r1]
 378 00a4 7047     		bx	lr
 379              	.LVL42:
 380              	.L49:
6438:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 381              		.loc 1 6438 0
 382 00a6 43F09003 		orr	r3, r3, #144
 383              	.LVL43:
 384 00aa F0E7     		b	.L38
 385              	.LVL44:
 386              	.L50:
6444:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 387              		.loc 1 6444 0
 388 00ac 43F02003 		orr	r3, r3, #32
 389              	.LVL45:
 390 00b0 F1E7     		b	.L40
 391              	.L51:
6450:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 392              		.loc 1 6450 0
 393 00b2 43F04003 		orr	r3, r3, #64
 394              	.LVL46:
 395 00b6 F0E7     		b	.L42
 396              		.cfi_endproc
 397              	.LFE199:
 399              		.section	.text.I2C_ConvertOtherXferOptions,"ax",%progbits
 400              		.align	1
 401              		.syntax unified
 402              		.thumb
 403              		.thumb_func
 404              		.fpu fpv4-sp-d16
 406              	I2C_ConvertOtherXferOptions:
 407              	.LFB200:
6458:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
6459:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
6460:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  Convert I2Cx OTHER_xxx XferOptions to functionnal XferOptions.
6461:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c I2C handle.
6462:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval None
6463:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
6464:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
6465:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
 408              		.loc 1 6465 0
 409              		.cfi_startproc
 410              		@ args = 0, pretend = 0, frame = 0
 411              		@ frame_needed = 0, uses_anonymous_args = 0
 412              		@ link register save eliminated.
 413              	.LVL47:
ARM GAS  /tmp/ccpQQaSN.s 			page 122


6466:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* if user set XferOptions to I2C_OTHER_FRAME            */
6467:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* it request implicitly to generate a restart condition */
6468:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* set XferOptions to I2C_FIRST_FRAME                    */
6469:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (hi2c->XferOptions == I2C_OTHER_FRAME)
 414              		.loc 1 6469 0
 415 0000 C36A     		ldr	r3, [r0, #44]
 416 0002 AA2B     		cmp	r3, #170
 417 0004 04D0     		beq	.L55
6470:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
6471:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferOptions = I2C_FIRST_FRAME;
6472:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
6473:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* else if user set XferOptions to I2C_OTHER_AND_LAST_FRAME */
6474:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* it request implicitly to generate a restart condition    */
6475:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* then generate a stop condition at the end of transfer    */
6476:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* set XferOptions to I2C_FIRST_AND_LAST_FRAME              */
6477:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 418              		.loc 1 6477 0
 419 0006 C36A     		ldr	r3, [r0, #44]
 420 0008 B3F52A4F 		cmp	r3, #43520
 421 000c 03D0     		beq	.L56
 422              	.L52:
 423 000e 7047     		bx	lr
 424              	.L55:
6471:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 425              		.loc 1 6471 0
 426 0010 0023     		movs	r3, #0
 427 0012 C362     		str	r3, [r0, #44]
 428 0014 7047     		bx	lr
 429              	.L56:
6478:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
6479:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 430              		.loc 1 6479 0
 431 0016 4FF00073 		mov	r3, #33554432
 432 001a C362     		str	r3, [r0, #44]
6480:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
6481:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else
6482:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
6483:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Nothing to do */
6484:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
6485:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
 433              		.loc 1 6485 0
 434 001c F7E7     		b	.L52
 435              		.cfi_endproc
 436              	.LFE200:
 438              		.section	.text.I2C_IsAcknowledgeFailed,"ax",%progbits
 439              		.align	1
 440              		.syntax unified
 441              		.thumb
 442              		.thumb_func
 443              		.fpu fpv4-sp-d16
 445              	I2C_IsAcknowledgeFailed:
 446              	.LFB196:
6244:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 447              		.loc 1 6244 0
 448              		.cfi_startproc
 449              		@ args = 0, pretend = 0, frame = 0
 450              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccpQQaSN.s 			page 123


 451              	.LVL48:
 452 0000 70B5     		push	{r4, r5, r6, lr}
 453              	.LCFI6:
 454              		.cfi_def_cfa_offset 16
 455              		.cfi_offset 4, -16
 456              		.cfi_offset 5, -12
 457              		.cfi_offset 6, -8
 458              		.cfi_offset 14, -4
 459 0002 0446     		mov	r4, r0
 460 0004 0D46     		mov	r5, r1
 461 0006 1646     		mov	r6, r2
6245:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 462              		.loc 1 6245 0
 463 0008 0368     		ldr	r3, [r0]
 464 000a 9B69     		ldr	r3, [r3, #24]
 465 000c 13F0100F 		tst	r3, #16
 466 0010 1CD0     		beq	.L64
 467              	.LVL49:
 468              	.L60:
6249:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 469              		.loc 1 6249 0
 470 0012 2368     		ldr	r3, [r4]
 471 0014 9A69     		ldr	r2, [r3, #24]
 472 0016 12F0200F 		tst	r2, #32
 473 001a 19D1     		bne	.L65
6252:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 474              		.loc 1 6252 0
 475 001c B5F1FF3F 		cmp	r5, #-1
 476 0020 F7D0     		beq	.L60
6254:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
 477              		.loc 1 6254 0
 478 0022 FFF7FEFF 		bl	HAL_GetTick
 479              	.LVL50:
 480 0026 801B     		subs	r0, r0, r6
 481 0028 8542     		cmp	r5, r0
 482 002a 01D3     		bcc	.L61
6254:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
 483              		.loc 1 6254 0 is_stmt 0 discriminator 1
 484 002c 002D     		cmp	r5, #0
 485 002e F0D1     		bne	.L60
 486              	.L61:
6256:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           hi2c->State = HAL_I2C_STATE_READY;
 487              		.loc 1 6256 0 is_stmt 1
 488 0030 636C     		ldr	r3, [r4, #68]
 489 0032 43F02003 		orr	r3, r3, #32
 490 0036 6364     		str	r3, [r4, #68]
6257:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           hi2c->Mode = HAL_I2C_MODE_NONE;
 491              		.loc 1 6257 0
 492 0038 2023     		movs	r3, #32
 493 003a 84F84130 		strb	r3, [r4, #65]
6258:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 494              		.loc 1 6258 0
 495 003e 0023     		movs	r3, #0
 496 0040 84F84230 		strb	r3, [r4, #66]
6261:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 497              		.loc 1 6261 0
 498 0044 84F84030 		strb	r3, [r4, #64]
ARM GAS  /tmp/ccpQQaSN.s 			page 124


6263:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
 499              		.loc 1 6263 0
 500 0048 0120     		movs	r0, #1
 501 004a 70BD     		pop	{r4, r5, r6, pc}
 502              	.LVL51:
 503              	.L64:
6289:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
 504              		.loc 1 6289 0
 505 004c 0020     		movs	r0, #0
 506              	.LVL52:
 507 004e 70BD     		pop	{r4, r5, r6, pc}
 508              	.LVL53:
 509              	.L65:
6269:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 510              		.loc 1 6269 0
 511 0050 1022     		movs	r2, #16
 512 0052 DA61     		str	r2, [r3, #28]
6272:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 513              		.loc 1 6272 0
 514 0054 2368     		ldr	r3, [r4]
 515 0056 2025     		movs	r5, #32
 516              	.LVL54:
 517 0058 DD61     		str	r5, [r3, #28]
6275:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 518              		.loc 1 6275 0
 519 005a 2046     		mov	r0, r4
 520 005c FFF7FEFF 		bl	I2C_Flush_TXDR
 521              	.LVL55:
6278:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 522              		.loc 1 6278 0
 523 0060 2268     		ldr	r2, [r4]
 524 0062 5368     		ldr	r3, [r2, #4]
 525 0064 23F0FF73 		bic	r3, r3, #33423360
 526 0068 23F48B33 		bic	r3, r3, #71168
 527 006c 23F4FF73 		bic	r3, r3, #510
 528 0070 23F00103 		bic	r3, r3, #1
 529 0074 5360     		str	r3, [r2, #4]
6280:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->State = HAL_I2C_STATE_READY;
 530              		.loc 1 6280 0
 531 0076 636C     		ldr	r3, [r4, #68]
 532 0078 43F00403 		orr	r3, r3, #4
 533 007c 6364     		str	r3, [r4, #68]
6281:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode = HAL_I2C_MODE_NONE;
 534              		.loc 1 6281 0
 535 007e 84F84150 		strb	r5, [r4, #65]
6282:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 536              		.loc 1 6282 0
 537 0082 0023     		movs	r3, #0
 538 0084 84F84230 		strb	r3, [r4, #66]
6285:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 539              		.loc 1 6285 0
 540 0088 84F84030 		strb	r3, [r4, #64]
6287:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 541              		.loc 1 6287 0
 542 008c 0120     		movs	r0, #1
6290:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 543              		.loc 1 6290 0
ARM GAS  /tmp/ccpQQaSN.s 			page 125


 544 008e 70BD     		pop	{r4, r5, r6, pc}
 545              		.cfi_endproc
 546              	.LFE196:
 548              		.section	.text.I2C_WaitOnTXISFlagUntilTimeout,"ax",%progbits
 549              		.align	1
 550              		.syntax unified
 551              		.thumb
 552              		.thumb_func
 553              		.fpu fpv4-sp-d16
 555              	I2C_WaitOnTXISFlagUntilTimeout:
 556              	.LFB193:
6110:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 557              		.loc 1 6110 0
 558              		.cfi_startproc
 559              		@ args = 0, pretend = 0, frame = 0
 560              		@ frame_needed = 0, uses_anonymous_args = 0
 561              	.LVL56:
 562 0000 70B5     		push	{r4, r5, r6, lr}
 563              	.LCFI7:
 564              		.cfi_def_cfa_offset 16
 565              		.cfi_offset 4, -16
 566              		.cfi_offset 5, -12
 567              		.cfi_offset 6, -8
 568              		.cfi_offset 14, -4
 569 0002 0446     		mov	r4, r0
 570 0004 0D46     		mov	r5, r1
 571 0006 1646     		mov	r6, r2
 572              	.LVL57:
 573              	.L69:
6111:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 574              		.loc 1 6111 0
 575 0008 2368     		ldr	r3, [r4]
 576 000a 9B69     		ldr	r3, [r3, #24]
 577 000c 13F0020F 		tst	r3, #2
 578 0010 1DD1     		bne	.L74
6114:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 579              		.loc 1 6114 0
 580 0012 3246     		mov	r2, r6
 581 0014 2946     		mov	r1, r5
 582 0016 2046     		mov	r0, r4
 583 0018 FFF7FEFF 		bl	I2C_IsAcknowledgeFailed
 584              	.LVL58:
 585 001c C8B9     		cbnz	r0, .L72
6120:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 586              		.loc 1 6120 0
 587 001e B5F1FF3F 		cmp	r5, #-1
 588 0022 F1D0     		beq	.L69
6122:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 589              		.loc 1 6122 0
 590 0024 FFF7FEFF 		bl	HAL_GetTick
 591              	.LVL59:
 592 0028 801B     		subs	r0, r0, r6
 593 002a 8542     		cmp	r5, r0
 594 002c 01D3     		bcc	.L70
6122:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 595              		.loc 1 6122 0 is_stmt 0 discriminator 1
 596 002e 002D     		cmp	r5, #0
ARM GAS  /tmp/ccpQQaSN.s 			page 126


 597 0030 EAD1     		bne	.L69
 598              	.L70:
6124:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->State = HAL_I2C_STATE_READY;
 599              		.loc 1 6124 0 is_stmt 1
 600 0032 636C     		ldr	r3, [r4, #68]
 601 0034 43F02003 		orr	r3, r3, #32
 602 0038 6364     		str	r3, [r4, #68]
6125:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->Mode = HAL_I2C_MODE_NONE;
 603              		.loc 1 6125 0
 604 003a 2023     		movs	r3, #32
 605 003c 84F84130 		strb	r3, [r4, #65]
6126:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 606              		.loc 1 6126 0
 607 0040 0023     		movs	r3, #0
 608 0042 84F84230 		strb	r3, [r4, #66]
6129:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 609              		.loc 1 6129 0
 610 0046 84F84030 		strb	r3, [r4, #64]
6131:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
 611              		.loc 1 6131 0
 612 004a 0120     		movs	r0, #1
 613 004c 70BD     		pop	{r4, r5, r6, pc}
 614              	.LVL60:
 615              	.L74:
6135:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
 616              		.loc 1 6135 0
 617 004e 0020     		movs	r0, #0
 618 0050 70BD     		pop	{r4, r5, r6, pc}
 619              	.LVL61:
 620              	.L72:
6116:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 621              		.loc 1 6116 0
 622 0052 0120     		movs	r0, #1
6136:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 623              		.loc 1 6136 0
 624 0054 70BD     		pop	{r4, r5, r6, pc}
 625              		.cfi_endproc
 626              	.LFE193:
 628              		.section	.text.I2C_WaitOnFlagUntilTimeout,"ax",%progbits
 629              		.align	1
 630              		.syntax unified
 631              		.thumb
 632              		.thumb_func
 633              		.fpu fpv4-sp-d16
 635              	I2C_WaitOnFlagUntilTimeout:
 636              	.LFB192:
6080:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 637              		.loc 1 6080 0
 638              		.cfi_startproc
 639              		@ args = 4, pretend = 0, frame = 0
 640              		@ frame_needed = 0, uses_anonymous_args = 0
 641              	.LVL62:
 642 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 643              	.LCFI8:
 644              		.cfi_def_cfa_offset 24
 645              		.cfi_offset 3, -24
 646              		.cfi_offset 4, -20
ARM GAS  /tmp/ccpQQaSN.s 			page 127


 647              		.cfi_offset 5, -16
 648              		.cfi_offset 6, -12
 649              		.cfi_offset 7, -8
 650              		.cfi_offset 14, -4
 651 0002 0546     		mov	r5, r0
 652 0004 0F46     		mov	r7, r1
 653 0006 1646     		mov	r6, r2
 654 0008 1C46     		mov	r4, r3
 655              	.LVL63:
 656              	.L77:
6081:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 657              		.loc 1 6081 0
 658 000a 2B68     		ldr	r3, [r5]
 659 000c 9B69     		ldr	r3, [r3, #24]
 660 000e 37EA0303 		bics	r3, r7, r3
 661 0012 0CBF     		ite	eq
 662 0014 0123     		moveq	r3, #1
 663 0016 0023     		movne	r3, #0
 664 0018 B342     		cmp	r3, r6
 665 001a 18D1     		bne	.L82
6084:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 666              		.loc 1 6084 0
 667 001c B4F1FF3F 		cmp	r4, #-1
 668 0020 F3D0     		beq	.L77
6086:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 669              		.loc 1 6086 0
 670 0022 FFF7FEFF 		bl	HAL_GetTick
 671              	.LVL64:
 672 0026 069B     		ldr	r3, [sp, #24]
 673 0028 C01A     		subs	r0, r0, r3
 674 002a 8442     		cmp	r4, r0
 675 002c 01D3     		bcc	.L78
6086:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 676              		.loc 1 6086 0 is_stmt 0 discriminator 1
 677 002e 002C     		cmp	r4, #0
 678 0030 EBD1     		bne	.L77
 679              	.L78:
6088:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->State = HAL_I2C_STATE_READY;
 680              		.loc 1 6088 0 is_stmt 1
 681 0032 6B6C     		ldr	r3, [r5, #68]
 682 0034 43F02003 		orr	r3, r3, #32
 683 0038 6B64     		str	r3, [r5, #68]
6089:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->Mode = HAL_I2C_MODE_NONE;
 684              		.loc 1 6089 0
 685 003a 2023     		movs	r3, #32
 686 003c 85F84130 		strb	r3, [r5, #65]
6090:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 687              		.loc 1 6090 0
 688 0040 0023     		movs	r3, #0
 689 0042 85F84230 		strb	r3, [r5, #66]
6093:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         return HAL_ERROR;
 690              		.loc 1 6093 0
 691 0046 85F84030 		strb	r3, [r5, #64]
6094:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
 692              		.loc 1 6094 0
 693 004a 0120     		movs	r0, #1
 694 004c F8BD     		pop	{r3, r4, r5, r6, r7, pc}
ARM GAS  /tmp/ccpQQaSN.s 			page 128


 695              	.LVL65:
 696              	.L82:
6098:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
 697              		.loc 1 6098 0
 698 004e 0020     		movs	r0, #0
6099:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 699              		.loc 1 6099 0
 700 0050 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 701              		.cfi_endproc
 702              	.LFE192:
 704              		.section	.text.I2C_RequestMemoryWrite,"ax",%progbits
 705              		.align	1
 706              		.syntax unified
 707              		.thumb
 708              		.thumb_func
 709              		.fpu fpv4-sp-d16
 711              	I2C_RequestMemoryWrite:
 712              	.LFB176:
5126:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRI
 713              		.loc 1 5126 0
 714              		.cfi_startproc
 715              		@ args = 8, pretend = 0, frame = 0
 716              		@ frame_needed = 0, uses_anonymous_args = 0
 717              	.LVL66:
 718 0000 70B5     		push	{r4, r5, r6, lr}
 719              	.LCFI9:
 720              		.cfi_def_cfa_offset 16
 721              		.cfi_offset 4, -16
 722              		.cfi_offset 5, -12
 723              		.cfi_offset 6, -8
 724              		.cfi_offset 14, -4
 725 0002 82B0     		sub	sp, sp, #8
 726              	.LCFI10:
 727              		.cfi_def_cfa_offset 24
 728 0004 0446     		mov	r4, r0
 729 0006 1546     		mov	r5, r2
 730 0008 1E46     		mov	r6, r3
5127:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 731              		.loc 1 5127 0
 732 000a 184B     		ldr	r3, .L91
 733              	.LVL67:
 734 000c 0093     		str	r3, [sp]
 735 000e 4FF08073 		mov	r3, #16777216
 736 0012 F2B2     		uxtb	r2, r6
 737              	.LVL68:
 738 0014 FFF7FEFF 		bl	I2C_TransferConfig
 739              	.LVL69:
5130:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 740              		.loc 1 5130 0
 741 0018 079A     		ldr	r2, [sp, #28]
 742 001a 0699     		ldr	r1, [sp, #24]
 743 001c 2046     		mov	r0, r4
 744 001e FFF7FEFF 		bl	I2C_WaitOnTXISFlagUntilTimeout
 745              	.LVL70:
 746 0022 E8B9     		cbnz	r0, .L87
5136:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 747              		.loc 1 5136 0
ARM GAS  /tmp/ccpQQaSN.s 			page 129


 748 0024 012E     		cmp	r6, #1
 749 0026 0CD0     		beq	.L90
5145:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 750              		.loc 1 5145 0
 751 0028 2368     		ldr	r3, [r4]
 752 002a 2A0A     		lsrs	r2, r5, #8
 753 002c 9A62     		str	r2, [r3, #40]
5148:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 754              		.loc 1 5148 0
 755 002e 079A     		ldr	r2, [sp, #28]
 756 0030 0699     		ldr	r1, [sp, #24]
 757 0032 2046     		mov	r0, r4
 758 0034 FFF7FEFF 		bl	I2C_WaitOnTXISFlagUntilTimeout
 759              	.LVL71:
 760 0038 B0B9     		cbnz	r0, .L88
5154:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 761              		.loc 1 5154 0
 762 003a 2368     		ldr	r3, [r4]
 763 003c EDB2     		uxtb	r5, r5
 764 003e 9D62     		str	r5, [r3, #40]
 765 0040 02E0     		b	.L86
 766              	.L90:
5139:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 767              		.loc 1 5139 0
 768 0042 2368     		ldr	r3, [r4]
 769 0044 EDB2     		uxtb	r5, r5
 770 0046 9D62     		str	r5, [r3, #40]
 771              	.L86:
5158:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 772              		.loc 1 5158 0
 773 0048 079B     		ldr	r3, [sp, #28]
 774 004a 0093     		str	r3, [sp]
 775 004c 069B     		ldr	r3, [sp, #24]
 776 004e 0022     		movs	r2, #0
 777 0050 8021     		movs	r1, #128
 778 0052 2046     		mov	r0, r4
 779 0054 FFF7FEFF 		bl	I2C_WaitOnFlagUntilTimeout
 780              	.LVL72:
 781 0058 0346     		mov	r3, r0
 782 005a 10B1     		cbz	r0, .L84
5160:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 783              		.loc 1 5160 0
 784 005c 0123     		movs	r3, #1
 785 005e 00E0     		b	.L84
 786              	.L87:
5132:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 787              		.loc 1 5132 0
 788 0060 0123     		movs	r3, #1
 789              	.L84:
5164:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 790              		.loc 1 5164 0
 791 0062 1846     		mov	r0, r3
 792 0064 02B0     		add	sp, sp, #8
 793              	.LCFI11:
 794              		.cfi_remember_state
 795              		.cfi_def_cfa_offset 16
 796              		@ sp needed
ARM GAS  /tmp/ccpQQaSN.s 			page 130


 797 0066 70BD     		pop	{r4, r5, r6, pc}
 798              	.LVL73:
 799              	.L88:
 800              	.LCFI12:
 801              		.cfi_restore_state
5150:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 802              		.loc 1 5150 0
 803 0068 0123     		movs	r3, #1
 804 006a FAE7     		b	.L84
 805              	.L92:
 806              		.align	2
 807              	.L91:
 808 006c 00200080 		.word	-2147475456
 809              		.cfi_endproc
 810              	.LFE176:
 812              		.section	.text.I2C_RequestMemoryRead,"ax",%progbits
 813              		.align	1
 814              		.syntax unified
 815              		.thumb
 816              		.thumb_func
 817              		.fpu fpv4-sp-d16
 819              	I2C_RequestMemoryRead:
 820              	.LFB177:
5179:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WR
 821              		.loc 1 5179 0
 822              		.cfi_startproc
 823              		@ args = 8, pretend = 0, frame = 0
 824              		@ frame_needed = 0, uses_anonymous_args = 0
 825              	.LVL74:
 826 0000 70B5     		push	{r4, r5, r6, lr}
 827              	.LCFI13:
 828              		.cfi_def_cfa_offset 16
 829              		.cfi_offset 4, -16
 830              		.cfi_offset 5, -12
 831              		.cfi_offset 6, -8
 832              		.cfi_offset 14, -4
 833 0002 82B0     		sub	sp, sp, #8
 834              	.LCFI14:
 835              		.cfi_def_cfa_offset 24
 836 0004 0446     		mov	r4, r0
 837 0006 1546     		mov	r5, r2
 838 0008 1E46     		mov	r6, r3
5180:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 839              		.loc 1 5180 0
 840 000a 184B     		ldr	r3, .L101
 841              	.LVL75:
 842 000c 0093     		str	r3, [sp]
 843 000e 0023     		movs	r3, #0
 844 0010 F2B2     		uxtb	r2, r6
 845              	.LVL76:
 846 0012 FFF7FEFF 		bl	I2C_TransferConfig
 847              	.LVL77:
5183:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 848              		.loc 1 5183 0
 849 0016 079A     		ldr	r2, [sp, #28]
 850 0018 0699     		ldr	r1, [sp, #24]
 851 001a 2046     		mov	r0, r4
ARM GAS  /tmp/ccpQQaSN.s 			page 131


 852 001c FFF7FEFF 		bl	I2C_WaitOnTXISFlagUntilTimeout
 853              	.LVL78:
 854 0020 E8B9     		cbnz	r0, .L97
5189:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 855              		.loc 1 5189 0
 856 0022 012E     		cmp	r6, #1
 857 0024 0CD0     		beq	.L100
5198:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 858              		.loc 1 5198 0
 859 0026 2368     		ldr	r3, [r4]
 860 0028 2A0A     		lsrs	r2, r5, #8
 861 002a 9A62     		str	r2, [r3, #40]
5201:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 862              		.loc 1 5201 0
 863 002c 079A     		ldr	r2, [sp, #28]
 864 002e 0699     		ldr	r1, [sp, #24]
 865 0030 2046     		mov	r0, r4
 866 0032 FFF7FEFF 		bl	I2C_WaitOnTXISFlagUntilTimeout
 867              	.LVL79:
 868 0036 B0B9     		cbnz	r0, .L98
5207:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 869              		.loc 1 5207 0
 870 0038 2368     		ldr	r3, [r4]
 871 003a EDB2     		uxtb	r5, r5
 872 003c 9D62     		str	r5, [r3, #40]
 873 003e 02E0     		b	.L96
 874              	.L100:
5192:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 875              		.loc 1 5192 0
 876 0040 2368     		ldr	r3, [r4]
 877 0042 EDB2     		uxtb	r5, r5
 878 0044 9D62     		str	r5, [r3, #40]
 879              	.L96:
5211:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 880              		.loc 1 5211 0
 881 0046 079B     		ldr	r3, [sp, #28]
 882 0048 0093     		str	r3, [sp]
 883 004a 069B     		ldr	r3, [sp, #24]
 884 004c 0022     		movs	r2, #0
 885 004e 4021     		movs	r1, #64
 886 0050 2046     		mov	r0, r4
 887 0052 FFF7FEFF 		bl	I2C_WaitOnFlagUntilTimeout
 888              	.LVL80:
 889 0056 0346     		mov	r3, r0
 890 0058 10B1     		cbz	r0, .L94
5213:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 891              		.loc 1 5213 0
 892 005a 0123     		movs	r3, #1
 893 005c 00E0     		b	.L94
 894              	.L97:
5185:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 895              		.loc 1 5185 0
 896 005e 0123     		movs	r3, #1
 897              	.L94:
5217:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 898              		.loc 1 5217 0
 899 0060 1846     		mov	r0, r3
ARM GAS  /tmp/ccpQQaSN.s 			page 132


 900 0062 02B0     		add	sp, sp, #8
 901              	.LCFI15:
 902              		.cfi_remember_state
 903              		.cfi_def_cfa_offset 16
 904              		@ sp needed
 905 0064 70BD     		pop	{r4, r5, r6, pc}
 906              	.LVL81:
 907              	.L98:
 908              	.LCFI16:
 909              		.cfi_restore_state
5203:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 910              		.loc 1 5203 0
 911 0066 0123     		movs	r3, #1
 912 0068 FAE7     		b	.L94
 913              	.L102:
 914 006a 00BF     		.align	2
 915              	.L101:
 916 006c 00200080 		.word	-2147475456
 917              		.cfi_endproc
 918              	.LFE177:
 920              		.section	.text.I2C_WaitOnSTOPFlagUntilTimeout,"ax",%progbits
 921              		.align	1
 922              		.syntax unified
 923              		.thumb
 924              		.thumb_func
 925              		.fpu fpv4-sp-d16
 927              	I2C_WaitOnSTOPFlagUntilTimeout:
 928              	.LFB194:
6147:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 929              		.loc 1 6147 0
 930              		.cfi_startproc
 931              		@ args = 0, pretend = 0, frame = 0
 932              		@ frame_needed = 0, uses_anonymous_args = 0
 933              	.LVL82:
 934 0000 70B5     		push	{r4, r5, r6, lr}
 935              	.LCFI17:
 936              		.cfi_def_cfa_offset 16
 937              		.cfi_offset 4, -16
 938              		.cfi_offset 5, -12
 939              		.cfi_offset 6, -8
 940              		.cfi_offset 14, -4
 941 0002 0546     		mov	r5, r0
 942 0004 0C46     		mov	r4, r1
 943 0006 1646     		mov	r6, r2
 944              	.LVL83:
 945              	.L104:
6148:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 946              		.loc 1 6148 0
 947 0008 2B68     		ldr	r3, [r5]
 948 000a 9B69     		ldr	r3, [r3, #24]
 949 000c 13F0200F 		tst	r3, #32
 950 0010 1AD1     		bne	.L110
6151:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 951              		.loc 1 6151 0
 952 0012 3246     		mov	r2, r6
 953 0014 2146     		mov	r1, r4
 954 0016 2846     		mov	r0, r5
ARM GAS  /tmp/ccpQQaSN.s 			page 133


 955 0018 FFF7FEFF 		bl	I2C_IsAcknowledgeFailed
 956              	.LVL84:
 957 001c B0B9     		cbnz	r0, .L108
6157:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 958              		.loc 1 6157 0
 959 001e FFF7FEFF 		bl	HAL_GetTick
 960              	.LVL85:
 961 0022 801B     		subs	r0, r0, r6
 962 0024 8442     		cmp	r4, r0
 963 0026 01D3     		bcc	.L106
6157:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 964              		.loc 1 6157 0 is_stmt 0 discriminator 1
 965 0028 002C     		cmp	r4, #0
 966 002a EDD1     		bne	.L104
 967              	.L106:
6159:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->State = HAL_I2C_STATE_READY;
 968              		.loc 1 6159 0 is_stmt 1
 969 002c 6B6C     		ldr	r3, [r5, #68]
 970 002e 43F02003 		orr	r3, r3, #32
 971 0032 6B64     		str	r3, [r5, #68]
6160:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->Mode = HAL_I2C_MODE_NONE;
 972              		.loc 1 6160 0
 973 0034 2023     		movs	r3, #32
 974 0036 85F84130 		strb	r3, [r5, #65]
6161:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 975              		.loc 1 6161 0
 976 003a 0023     		movs	r3, #0
 977 003c 85F84230 		strb	r3, [r5, #66]
6164:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 978              		.loc 1 6164 0
 979 0040 85F84030 		strb	r3, [r5, #64]
6166:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 980              		.loc 1 6166 0
 981 0044 0120     		movs	r0, #1
 982 0046 70BD     		pop	{r4, r5, r6, pc}
 983              	.LVL86:
 984              	.L110:
6169:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
 985              		.loc 1 6169 0
 986 0048 0020     		movs	r0, #0
 987 004a 70BD     		pop	{r4, r5, r6, pc}
 988              	.LVL87:
 989              	.L108:
6153:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 990              		.loc 1 6153 0
 991 004c 0120     		movs	r0, #1
6170:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 992              		.loc 1 6170 0
 993 004e 70BD     		pop	{r4, r5, r6, pc}
 994              		.cfi_endproc
 995              	.LFE194:
 997              		.section	.text.I2C_WaitOnRXNEFlagUntilTimeout,"ax",%progbits
 998              		.align	1
 999              		.syntax unified
 1000              		.thumb
 1001              		.thumb_func
 1002              		.fpu fpv4-sp-d16
ARM GAS  /tmp/ccpQQaSN.s 			page 134


 1004              	I2C_WaitOnRXNEFlagUntilTimeout:
 1005              	.LFB195:
6181:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 1006              		.loc 1 6181 0
 1007              		.cfi_startproc
 1008              		@ args = 0, pretend = 0, frame = 0
 1009              		@ frame_needed = 0, uses_anonymous_args = 0
 1010              	.LVL88:
 1011 0000 70B5     		push	{r4, r5, r6, lr}
 1012              	.LCFI18:
 1013              		.cfi_def_cfa_offset 16
 1014              		.cfi_offset 4, -16
 1015              		.cfi_offset 5, -12
 1016              		.cfi_offset 6, -8
 1017              		.cfi_offset 14, -4
 1018 0002 0446     		mov	r4, r0
 1019 0004 0D46     		mov	r5, r1
 1020 0006 1646     		mov	r6, r2
 1021              	.LVL89:
 1022              	.L112:
6182:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 1023              		.loc 1 6182 0
 1024 0008 2368     		ldr	r3, [r4]
 1025 000a 9B69     		ldr	r3, [r3, #24]
 1026 000c 13F0040F 		tst	r3, #4
 1027 0010 3ED1     		bne	.L120
6185:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 1028              		.loc 1 6185 0
 1029 0012 3246     		mov	r2, r6
 1030 0014 2946     		mov	r1, r5
 1031 0016 2046     		mov	r0, r4
 1032 0018 FFF7FEFF 		bl	I2C_IsAcknowledgeFailed
 1033              	.LVL90:
 1034 001c 0146     		mov	r1, r0
 1035 001e 0028     		cmp	r0, #0
 1036 0020 38D1     		bne	.L118
6191:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 1037              		.loc 1 6191 0
 1038 0022 2368     		ldr	r3, [r4]
 1039 0024 9A69     		ldr	r2, [r3, #24]
 1040 0026 12F0200F 		tst	r2, #32
 1041 002a 13D1     		bne	.L121
6221:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 1042              		.loc 1 6221 0
 1043 002c FFF7FEFF 		bl	HAL_GetTick
 1044              	.LVL91:
 1045 0030 801B     		subs	r0, r0, r6
 1046 0032 8542     		cmp	r5, r0
 1047 0034 01D3     		bcc	.L116
6221:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 1048              		.loc 1 6221 0 is_stmt 0 discriminator 1
 1049 0036 002D     		cmp	r5, #0
 1050 0038 E6D1     		bne	.L112
 1051              	.L116:
6223:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->State = HAL_I2C_STATE_READY;
 1052              		.loc 1 6223 0 is_stmt 1
 1053 003a 636C     		ldr	r3, [r4, #68]
ARM GAS  /tmp/ccpQQaSN.s 			page 135


 1054 003c 43F02003 		orr	r3, r3, #32
 1055 0040 6364     		str	r3, [r4, #68]
6224:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 1056              		.loc 1 6224 0
 1057 0042 2023     		movs	r3, #32
 1058 0044 84F84130 		strb	r3, [r4, #65]
6227:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 1059              		.loc 1 6227 0
 1060 0048 0023     		movs	r3, #0
 1061 004a 84F84030 		strb	r3, [r4, #64]
6229:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 1062              		.loc 1 6229 0
 1063 004e 0121     		movs	r1, #1
 1064              	.L113:
6233:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 1065              		.loc 1 6233 0
 1066 0050 0846     		mov	r0, r1
 1067 0052 70BD     		pop	{r4, r5, r6, pc}
 1068              	.LVL92:
 1069              	.L121:
6195:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 1070              		.loc 1 6195 0
 1071 0054 9A69     		ldr	r2, [r3, #24]
 1072 0056 12F0040F 		tst	r2, #4
 1073 005a 02D0     		beq	.L115
6195:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 1074              		.loc 1 6195 0 is_stmt 0 discriminator 1
 1075 005c 228D     		ldrh	r2, [r4, #40]
 1076 005e 002A     		cmp	r2, #0
 1077 0060 F6D1     		bne	.L113
 1078              	.L115:
6204:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 1079              		.loc 1 6204 0 is_stmt 1
 1080 0062 2022     		movs	r2, #32
 1081 0064 DA61     		str	r2, [r3, #28]
6207:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 1082              		.loc 1 6207 0
 1083 0066 2168     		ldr	r1, [r4]
 1084 0068 4B68     		ldr	r3, [r1, #4]
 1085 006a 23F0FF73 		bic	r3, r3, #33423360
 1086 006e 23F48B33 		bic	r3, r3, #71168
 1087 0072 23F4FF73 		bic	r3, r3, #510
 1088 0076 23F00103 		bic	r3, r3, #1
 1089 007a 4B60     		str	r3, [r1, #4]
6209:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->State = HAL_I2C_STATE_READY;
 1090              		.loc 1 6209 0
 1091 007c 0023     		movs	r3, #0
 1092 007e 6364     		str	r3, [r4, #68]
6210:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->Mode = HAL_I2C_MODE_NONE;
 1093              		.loc 1 6210 0
 1094 0080 84F84120 		strb	r2, [r4, #65]
6211:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 1095              		.loc 1 6211 0
 1096 0084 84F84230 		strb	r3, [r4, #66]
6214:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 1097              		.loc 1 6214 0
 1098 0088 84F84030 		strb	r3, [r4, #64]
ARM GAS  /tmp/ccpQQaSN.s 			page 136


6216:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
 1099              		.loc 1 6216 0
 1100 008c 0121     		movs	r1, #1
 1101 008e DFE7     		b	.L113
 1102              	.L120:
6232:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
 1103              		.loc 1 6232 0
 1104 0090 0021     		movs	r1, #0
 1105 0092 DDE7     		b	.L113
 1106              	.L118:
6187:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 1107              		.loc 1 6187 0
 1108 0094 0121     		movs	r1, #1
 1109 0096 DBE7     		b	.L113
 1110              		.cfi_endproc
 1111              	.LFE195:
 1113              		.section	.text.HAL_I2C_MspInit,"ax",%progbits
 1114              		.align	1
 1115              		.weak	HAL_I2C_MspInit
 1116              		.syntax unified
 1117              		.thumb
 1118              		.thumb_func
 1119              		.fpu fpv4-sp-d16
 1121              	HAL_I2C_MspInit:
 1122              	.LFB125:
 641:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Prevent unused argument(s) compilation warning */
 1123              		.loc 1 641 0
 1124              		.cfi_startproc
 1125              		@ args = 0, pretend = 0, frame = 0
 1126              		@ frame_needed = 0, uses_anonymous_args = 0
 1127              		@ link register save eliminated.
 1128              	.LVL93:
 1129 0000 7047     		bx	lr
 1130              		.cfi_endproc
 1131              	.LFE125:
 1133              		.section	.text.HAL_I2C_Init,"ax",%progbits
 1134              		.align	1
 1135              		.global	HAL_I2C_Init
 1136              		.syntax unified
 1137              		.thumb
 1138              		.thumb_func
 1139              		.fpu fpv4-sp-d16
 1141              	HAL_I2C_Init:
 1142              	.LFB123:
 486:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Check the I2C handle allocation */
 1143              		.loc 1 486 0
 1144              		.cfi_startproc
 1145              		@ args = 0, pretend = 0, frame = 0
 1146              		@ frame_needed = 0, uses_anonymous_args = 0
 1147              	.LVL94:
 488:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 1148              		.loc 1 488 0
 1149 0000 0028     		cmp	r0, #0
 1150 0002 59D0     		beq	.L129
 486:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Check the I2C handle allocation */
 1151              		.loc 1 486 0
 1152 0004 10B5     		push	{r4, lr}
ARM GAS  /tmp/ccpQQaSN.s 			page 137


 1153              	.LCFI19:
 1154              		.cfi_def_cfa_offset 8
 1155              		.cfi_offset 4, -8
 1156              		.cfi_offset 14, -4
 1157 0006 0446     		mov	r4, r0
 503:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 1158              		.loc 1 503 0
 1159 0008 90F84130 		ldrb	r3, [r0, #65]	@ zero_extendqisi2
 1160 000c 002B     		cmp	r3, #0
 1161 000e 43D0     		beq	.L134
 1162              	.LVL95:
 1163              	.L125:
 534:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 1164              		.loc 1 534 0
 1165 0010 2423     		movs	r3, #36
 1166 0012 84F84130 		strb	r3, [r4, #65]
 537:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 1167              		.loc 1 537 0
 1168 0016 2268     		ldr	r2, [r4]
 1169 0018 1368     		ldr	r3, [r2]
 1170 001a 23F00103 		bic	r3, r3, #1
 1171 001e 1360     		str	r3, [r2]
 541:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 1172              		.loc 1 541 0
 1173 0020 2268     		ldr	r2, [r4]
 1174 0022 6368     		ldr	r3, [r4, #4]
 1175 0024 23F07063 		bic	r3, r3, #251658240
 1176 0028 1361     		str	r3, [r2, #16]
 545:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 1177              		.loc 1 545 0
 1178 002a 2268     		ldr	r2, [r4]
 1179 002c 9368     		ldr	r3, [r2, #8]
 1180 002e 23F40043 		bic	r3, r3, #32768
 1181 0032 9360     		str	r3, [r2, #8]
 548:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 1182              		.loc 1 548 0
 1183 0034 E368     		ldr	r3, [r4, #12]
 1184 0036 012B     		cmp	r3, #1
 1185 0038 33D0     		beq	.L135
 554:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 1186              		.loc 1 554 0
 1187 003a 2268     		ldr	r2, [r4]
 1188 003c A368     		ldr	r3, [r4, #8]
 1189 003e 43F40443 		orr	r3, r3, #33792
 1190 0042 9360     		str	r3, [r2, #8]
 1191              	.L127:
 559:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 1192              		.loc 1 559 0
 1193 0044 E368     		ldr	r3, [r4, #12]
 1194 0046 022B     		cmp	r3, #2
 1195 0048 31D0     		beq	.L136
 1196              	.L128:
 564:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 1197              		.loc 1 564 0
 1198 004a 2268     		ldr	r2, [r4]
 1199 004c 5368     		ldr	r3, [r2, #4]
 1200 004e 43F00073 		orr	r3, r3, #33554432
ARM GAS  /tmp/ccpQQaSN.s 			page 138


 1201 0052 43F40043 		orr	r3, r3, #32768
 1202 0056 5360     		str	r3, [r2, #4]
 568:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 1203              		.loc 1 568 0
 1204 0058 2268     		ldr	r2, [r4]
 1205 005a D368     		ldr	r3, [r2, #12]
 1206 005c 23F40043 		bic	r3, r3, #32768
 1207 0060 D360     		str	r3, [r2, #12]
 571:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 1208              		.loc 1 571 0
 1209 0062 2268     		ldr	r2, [r4]
 1210 0064 2369     		ldr	r3, [r4, #16]
 1211 0066 6169     		ldr	r1, [r4, #20]
 1212 0068 0B43     		orrs	r3, r3, r1
 1213 006a A169     		ldr	r1, [r4, #24]
 1214 006c 43EA0123 		orr	r3, r3, r1, lsl #8
 1215 0070 D360     		str	r3, [r2, #12]
 575:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 1216              		.loc 1 575 0
 1217 0072 2268     		ldr	r2, [r4]
 1218 0074 E369     		ldr	r3, [r4, #28]
 1219 0076 216A     		ldr	r1, [r4, #32]
 1220 0078 0B43     		orrs	r3, r3, r1
 1221 007a 1360     		str	r3, [r2]
 578:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 1222              		.loc 1 578 0
 1223 007c 2268     		ldr	r2, [r4]
 1224 007e 1368     		ldr	r3, [r2]
 1225 0080 43F00103 		orr	r3, r3, #1
 1226 0084 1360     		str	r3, [r2]
 580:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   hi2c->State = HAL_I2C_STATE_READY;
 1227              		.loc 1 580 0
 1228 0086 0020     		movs	r0, #0
 1229 0088 6064     		str	r0, [r4, #68]
 581:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   hi2c->PreviousState = I2C_STATE_NONE;
 1230              		.loc 1 581 0
 1231 008a 2023     		movs	r3, #32
 1232 008c 84F84130 		strb	r3, [r4, #65]
 582:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   hi2c->Mode = HAL_I2C_MODE_NONE;
 1233              		.loc 1 582 0
 1234 0090 2063     		str	r0, [r4, #48]
 583:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 1235              		.loc 1 583 0
 1236 0092 84F84200 		strb	r0, [r4, #66]
 585:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
 1237              		.loc 1 585 0
 1238 0096 10BD     		pop	{r4, pc}
 1239              	.LVL96:
 1240              	.L134:
 506:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 1241              		.loc 1 506 0
 1242 0098 80F84030 		strb	r3, [r0, #64]
 530:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
 1243              		.loc 1 530 0
 1244 009c FFF7FEFF 		bl	HAL_I2C_MspInit
 1245              	.LVL97:
 1246 00a0 B6E7     		b	.L125
ARM GAS  /tmp/ccpQQaSN.s 			page 139


 1247              	.L135:
 550:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 1248              		.loc 1 550 0
 1249 00a2 2268     		ldr	r2, [r4]
 1250 00a4 A368     		ldr	r3, [r4, #8]
 1251 00a6 43F40043 		orr	r3, r3, #32768
 1252 00aa 9360     		str	r3, [r2, #8]
 1253 00ac CAE7     		b	.L127
 1254              	.L136:
 561:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 1255              		.loc 1 561 0
 1256 00ae 2368     		ldr	r3, [r4]
 1257 00b0 4FF40062 		mov	r2, #2048
 1258 00b4 5A60     		str	r2, [r3, #4]
 1259 00b6 C8E7     		b	.L128
 1260              	.LVL98:
 1261              	.L129:
 1262              	.LCFI20:
 1263              		.cfi_def_cfa_offset 0
 1264              		.cfi_restore 4
 1265              		.cfi_restore 14
 490:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 1266              		.loc 1 490 0
 1267 00b8 0120     		movs	r0, #1
 1268              	.LVL99:
 1269 00ba 7047     		bx	lr
 1270              		.cfi_endproc
 1271              	.LFE123:
 1273              		.section	.text.HAL_I2C_MspDeInit,"ax",%progbits
 1274              		.align	1
 1275              		.weak	HAL_I2C_MspDeInit
 1276              		.syntax unified
 1277              		.thumb
 1278              		.thumb_func
 1279              		.fpu fpv4-sp-d16
 1281              	HAL_I2C_MspDeInit:
 1282              	.LFB126:
 657:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Prevent unused argument(s) compilation warning */
 1283              		.loc 1 657 0
 1284              		.cfi_startproc
 1285              		@ args = 0, pretend = 0, frame = 0
 1286              		@ frame_needed = 0, uses_anonymous_args = 0
 1287              		@ link register save eliminated.
 1288              	.LVL100:
 1289 0000 7047     		bx	lr
 1290              		.cfi_endproc
 1291              	.LFE126:
 1293              		.section	.text.HAL_I2C_DeInit,"ax",%progbits
 1294              		.align	1
 1295              		.global	HAL_I2C_DeInit
 1296              		.syntax unified
 1297              		.thumb
 1298              		.thumb_func
 1299              		.fpu fpv4-sp-d16
 1301              	HAL_I2C_DeInit:
 1302              	.LFB124:
 595:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Check the I2C handle allocation */
ARM GAS  /tmp/ccpQQaSN.s 			page 140


 1303              		.loc 1 595 0
 1304              		.cfi_startproc
 1305              		@ args = 0, pretend = 0, frame = 0
 1306              		@ frame_needed = 0, uses_anonymous_args = 0
 1307              	.LVL101:
 597:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 1308              		.loc 1 597 0
 1309 0000 A8B1     		cbz	r0, .L140
 595:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Check the I2C handle allocation */
 1310              		.loc 1 595 0
 1311 0002 10B5     		push	{r4, lr}
 1312              	.LCFI21:
 1313              		.cfi_def_cfa_offset 8
 1314              		.cfi_offset 4, -8
 1315              		.cfi_offset 14, -4
 1316 0004 0446     		mov	r4, r0
 605:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 1317              		.loc 1 605 0
 1318 0006 2423     		movs	r3, #36
 1319 0008 80F84130 		strb	r3, [r0, #65]
 608:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 1320              		.loc 1 608 0
 1321 000c 0268     		ldr	r2, [r0]
 1322 000e 1368     		ldr	r3, [r2]
 1323 0010 23F00103 		bic	r3, r3, #1
 1324 0014 1360     		str	r3, [r2]
 620:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
 1325              		.loc 1 620 0
 1326 0016 FFF7FEFF 		bl	HAL_I2C_MspDeInit
 1327              	.LVL102:
 623:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   hi2c->State = HAL_I2C_STATE_RESET;
 1328              		.loc 1 623 0
 1329 001a 0020     		movs	r0, #0
 1330 001c 6064     		str	r0, [r4, #68]
 624:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   hi2c->PreviousState = I2C_STATE_NONE;
 1331              		.loc 1 624 0
 1332 001e 84F84100 		strb	r0, [r4, #65]
 625:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   hi2c->Mode = HAL_I2C_MODE_NONE;
 1333              		.loc 1 625 0
 1334 0022 2063     		str	r0, [r4, #48]
 626:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 1335              		.loc 1 626 0
 1336 0024 84F84200 		strb	r0, [r4, #66]
 629:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 1337              		.loc 1 629 0
 1338 0028 84F84000 		strb	r0, [r4, #64]
 631:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
 1339              		.loc 1 631 0
 1340 002c 10BD     		pop	{r4, pc}
 1341              	.LVL103:
 1342              	.L140:
 1343              	.LCFI22:
 1344              		.cfi_def_cfa_offset 0
 1345              		.cfi_restore 4
 1346              		.cfi_restore 14
 599:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 1347              		.loc 1 599 0
ARM GAS  /tmp/ccpQQaSN.s 			page 141


 1348 002e 0120     		movs	r0, #1
 1349              	.LVL104:
 1350 0030 7047     		bx	lr
 1351              		.cfi_endproc
 1352              	.LFE124:
 1354              		.section	.text.HAL_I2C_Master_Transmit,"ax",%progbits
 1355              		.align	1
 1356              		.global	HAL_I2C_Master_Transmit
 1357              		.syntax unified
 1358              		.thumb
 1359              		.thumb_func
 1360              		.fpu fpv4-sp-d16
 1362              	HAL_I2C_Master_Transmit:
 1363              	.LFB127:
1077:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t tickstart;
 1364              		.loc 1 1077 0
 1365              		.cfi_startproc
 1366              		@ args = 4, pretend = 0, frame = 0
 1367              		@ frame_needed = 0, uses_anonymous_args = 0
 1368              	.LVL105:
 1369 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
 1370              	.LCFI23:
 1371              		.cfi_def_cfa_offset 28
 1372              		.cfi_offset 4, -28
 1373              		.cfi_offset 5, -24
 1374              		.cfi_offset 6, -20
 1375              		.cfi_offset 7, -16
 1376              		.cfi_offset 8, -12
 1377              		.cfi_offset 9, -8
 1378              		.cfi_offset 14, -4
 1379 0004 83B0     		sub	sp, sp, #12
 1380              	.LCFI24:
 1381              		.cfi_def_cfa_offset 40
1080:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 1382              		.loc 1 1080 0
 1383 0006 90F84150 		ldrb	r5, [r0, #65]	@ zero_extendqisi2
 1384 000a EDB2     		uxtb	r5, r5
 1385 000c 202D     		cmp	r5, #32
 1386 000e 04D0     		beq	.L160
1175:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 1387              		.loc 1 1175 0
 1388 0010 0223     		movs	r3, #2
 1389              	.LVL106:
 1390              	.L146:
1177:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 1391              		.loc 1 1177 0
 1392 0012 1846     		mov	r0, r3
 1393 0014 03B0     		add	sp, sp, #12
 1394              	.LCFI25:
 1395              		.cfi_remember_state
 1396              		.cfi_def_cfa_offset 28
 1397              		@ sp needed
 1398 0016 BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 1399              	.LVL107:
 1400              	.L160:
 1401              	.LCFI26:
 1402              		.cfi_restore_state
ARM GAS  /tmp/ccpQQaSN.s 			page 142


1083:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 1403              		.loc 1 1083 0
 1404 001a 90F84040 		ldrb	r4, [r0, #64]	@ zero_extendqisi2
 1405 001e 012C     		cmp	r4, #1
 1406 0020 01D1     		bne	.L161
 1407 0022 0223     		movs	r3, #2
 1408              	.LVL108:
 1409 0024 F5E7     		b	.L146
 1410              	.LVL109:
 1411              	.L161:
 1412 0026 9846     		mov	r8, r3
 1413 0028 1746     		mov	r7, r2
 1414 002a 0D46     		mov	r5, r1
 1415 002c 0446     		mov	r4, r0
1083:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 1416              		.loc 1 1083 0 is_stmt 0 discriminator 2
 1417 002e 4FF00109 		mov	r9, #1
 1418 0032 80F84090 		strb	r9, [r0, #64]
1086:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 1419              		.loc 1 1086 0 is_stmt 1 discriminator 2
 1420 0036 FFF7FEFF 		bl	HAL_GetTick
 1421              	.LVL110:
 1422 003a 0646     		mov	r6, r0
 1423              	.LVL111:
1088:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 1424              		.loc 1 1088 0 discriminator 2
 1425 003c 0090     		str	r0, [sp]
 1426 003e 1923     		movs	r3, #25
 1427 0040 4A46     		mov	r2, r9
 1428 0042 4FF40041 		mov	r1, #32768
 1429 0046 2046     		mov	r0, r4
 1430              	.LVL112:
 1431 0048 FFF7FEFF 		bl	I2C_WaitOnFlagUntilTimeout
 1432              	.LVL113:
 1433 004c 0028     		cmp	r0, #0
 1434 004e 40F08980 		bne	.L155
1093:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode      = HAL_I2C_MODE_MASTER;
 1435              		.loc 1 1093 0
 1436 0052 2123     		movs	r3, #33
 1437 0054 84F84130 		strb	r3, [r4, #65]
1094:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 1438              		.loc 1 1094 0
 1439 0058 1023     		movs	r3, #16
 1440 005a 84F84230 		strb	r3, [r4, #66]
1095:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 1441              		.loc 1 1095 0
 1442 005e 0023     		movs	r3, #0
 1443 0060 6364     		str	r3, [r4, #68]
1098:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferCount = Size;
 1444              		.loc 1 1098 0
 1445 0062 6762     		str	r7, [r4, #36]
1099:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR   = NULL;
 1446              		.loc 1 1099 0
 1447 0064 A4F82A80 		strh	r8, [r4, #42]	@ movhi
1100:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 1448              		.loc 1 1100 0
 1449 0068 6363     		str	r3, [r4, #52]
ARM GAS  /tmp/ccpQQaSN.s 			page 143


1104:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 1450              		.loc 1 1104 0
 1451 006a 638D     		ldrh	r3, [r4, #42]
 1452 006c 9BB2     		uxth	r3, r3
 1453 006e FF2B     		cmp	r3, #255
 1454 0070 0AD9     		bls	.L147
1106:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_S
 1455              		.loc 1 1106 0
 1456 0072 FF22     		movs	r2, #255
 1457 0074 2285     		strh	r2, [r4, #40]	@ movhi
1107:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 1458              		.loc 1 1107 0
 1459 0076 3F4B     		ldr	r3, .L163
 1460 0078 0093     		str	r3, [sp]
 1461 007a 4FF08073 		mov	r3, #16777216
 1462 007e 2946     		mov	r1, r5
 1463 0080 2046     		mov	r0, r4
 1464 0082 FFF7FEFF 		bl	I2C_TransferConfig
 1465              	.LVL114:
 1466 0086 18E0     		b	.L148
 1467              	.L147:
1111:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_
 1468              		.loc 1 1111 0
 1469 0088 628D     		ldrh	r2, [r4, #42]
 1470 008a 92B2     		uxth	r2, r2
 1471 008c 2285     		strh	r2, [r4, #40]	@ movhi
1112:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 1472              		.loc 1 1112 0
 1473 008e 394B     		ldr	r3, .L163
 1474 0090 0093     		str	r3, [sp]
 1475 0092 4FF00073 		mov	r3, #33554432
 1476 0096 D2B2     		uxtb	r2, r2
 1477 0098 2946     		mov	r1, r5
 1478 009a 2046     		mov	r0, r4
 1479 009c FFF7FEFF 		bl	I2C_TransferConfig
 1480              	.LVL115:
 1481 00a0 0BE0     		b	.L148
 1482              	.L151:
1146:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_ST
 1483              		.loc 1 1146 0
 1484 00a2 628D     		ldrh	r2, [r4, #42]
 1485 00a4 92B2     		uxth	r2, r2
 1486 00a6 2285     		strh	r2, [r4, #40]	@ movhi
1147:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
 1487              		.loc 1 1147 0
 1488 00a8 0023     		movs	r3, #0
 1489 00aa 0093     		str	r3, [sp]
 1490 00ac 4FF00073 		mov	r3, #33554432
 1491 00b0 D2B2     		uxtb	r2, r2
 1492 00b2 2946     		mov	r1, r5
 1493 00b4 2046     		mov	r0, r4
 1494 00b6 FFF7FEFF 		bl	I2C_TransferConfig
 1495              	.LVL116:
 1496              	.L148:
1115:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 1497              		.loc 1 1115 0
 1498 00ba 638D     		ldrh	r3, [r4, #42]
ARM GAS  /tmp/ccpQQaSN.s 			page 144


 1499 00bc 9BB2     		uxth	r3, r3
 1500 00be 002B     		cmp	r3, #0
 1501 00c0 33D0     		beq	.L162
1118:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 1502              		.loc 1 1118 0
 1503 00c2 3246     		mov	r2, r6
 1504 00c4 0A99     		ldr	r1, [sp, #40]
 1505 00c6 2046     		mov	r0, r4
 1506 00c8 FFF7FEFF 		bl	I2C_WaitOnTXISFlagUntilTimeout
 1507              	.LVL117:
 1508 00cc 0028     		cmp	r0, #0
 1509 00ce 4BD1     		bne	.L156
1123:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 1510              		.loc 1 1123 0
 1511 00d0 2368     		ldr	r3, [r4]
 1512 00d2 626A     		ldr	r2, [r4, #36]
 1513 00d4 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 1514 00d6 9A62     		str	r2, [r3, #40]
1126:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 1515              		.loc 1 1126 0
 1516 00d8 636A     		ldr	r3, [r4, #36]
 1517 00da 0133     		adds	r3, r3, #1
 1518 00dc 6362     		str	r3, [r4, #36]
1128:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferSize--;
 1519              		.loc 1 1128 0
 1520 00de 638D     		ldrh	r3, [r4, #42]
 1521 00e0 9BB2     		uxth	r3, r3
 1522 00e2 013B     		subs	r3, r3, #1
 1523 00e4 9BB2     		uxth	r3, r3
 1524 00e6 6385     		strh	r3, [r4, #42]	@ movhi
1129:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 1525              		.loc 1 1129 0
 1526 00e8 238D     		ldrh	r3, [r4, #40]
 1527 00ea 013B     		subs	r3, r3, #1
 1528 00ec 9BB2     		uxth	r3, r3
 1529 00ee 2385     		strh	r3, [r4, #40]	@ movhi
1131:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 1530              		.loc 1 1131 0
 1531 00f0 628D     		ldrh	r2, [r4, #42]
 1532 00f2 92B2     		uxth	r2, r2
 1533 00f4 002A     		cmp	r2, #0
 1534 00f6 E0D0     		beq	.L148
1131:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 1535              		.loc 1 1131 0 is_stmt 0 discriminator 1
 1536 00f8 002B     		cmp	r3, #0
 1537 00fa DED1     		bne	.L148
1134:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
 1538              		.loc 1 1134 0 is_stmt 1
 1539 00fc 0096     		str	r6, [sp]
 1540 00fe 0A9B     		ldr	r3, [sp, #40]
 1541 0100 0022     		movs	r2, #0
 1542 0102 8021     		movs	r1, #128
 1543 0104 2046     		mov	r0, r4
 1544 0106 FFF7FEFF 		bl	I2C_WaitOnFlagUntilTimeout
 1545              	.LVL118:
 1546 010a 78BB     		cbnz	r0, .L157
1139:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
ARM GAS  /tmp/ccpQQaSN.s 			page 145


 1547              		.loc 1 1139 0
 1548 010c 638D     		ldrh	r3, [r4, #42]
 1549 010e 9BB2     		uxth	r3, r3
 1550 0110 FF2B     		cmp	r3, #255
 1551 0112 C6D9     		bls	.L151
1141:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STA
 1552              		.loc 1 1141 0
 1553 0114 FF22     		movs	r2, #255
 1554 0116 2285     		strh	r2, [r4, #40]	@ movhi
1142:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
 1555              		.loc 1 1142 0
 1556 0118 0023     		movs	r3, #0
 1557 011a 0093     		str	r3, [sp]
 1558 011c 4FF08073 		mov	r3, #16777216
 1559 0120 2946     		mov	r1, r5
 1560 0122 2046     		mov	r0, r4
 1561 0124 FFF7FEFF 		bl	I2C_TransferConfig
 1562              	.LVL119:
 1563 0128 C7E7     		b	.L148
 1564              	.L162:
1154:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 1565              		.loc 1 1154 0
 1566 012a 3246     		mov	r2, r6
 1567 012c 0A99     		ldr	r1, [sp, #40]
 1568 012e 2046     		mov	r0, r4
 1569 0130 FFF7FEFF 		bl	I2C_WaitOnSTOPFlagUntilTimeout
 1570              	.LVL120:
 1571 0134 0346     		mov	r3, r0
 1572 0136 D8B9     		cbnz	r0, .L158
1160:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 1573              		.loc 1 1160 0
 1574 0138 2268     		ldr	r2, [r4]
 1575 013a 2021     		movs	r1, #32
 1576 013c D161     		str	r1, [r2, #28]
1163:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 1577              		.loc 1 1163 0
 1578 013e 2068     		ldr	r0, [r4]
 1579 0140 4268     		ldr	r2, [r0, #4]
 1580 0142 22F0FF72 		bic	r2, r2, #33423360
 1581 0146 22F48B32 		bic	r2, r2, #71168
 1582 014a 22F4FF72 		bic	r2, r2, #510
 1583 014e 22F00102 		bic	r2, r2, #1
 1584 0152 4260     		str	r2, [r0, #4]
1165:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode  = HAL_I2C_MODE_NONE;
 1585              		.loc 1 1165 0
 1586 0154 84F84110 		strb	r1, [r4, #65]
1166:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 1587              		.loc 1 1166 0
 1588 0158 0022     		movs	r2, #0
 1589 015a 84F84220 		strb	r2, [r4, #66]
1169:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 1590              		.loc 1 1169 0
 1591 015e 84F84020 		strb	r2, [r4, #64]
1171:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 1592              		.loc 1 1171 0
 1593 0162 56E7     		b	.L146
 1594              	.L155:
ARM GAS  /tmp/ccpQQaSN.s 			page 146


1090:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 1595              		.loc 1 1090 0
 1596 0164 0123     		movs	r3, #1
 1597 0166 54E7     		b	.L146
 1598              	.L156:
1120:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
 1599              		.loc 1 1120 0
 1600 0168 0123     		movs	r3, #1
 1601 016a 52E7     		b	.L146
 1602              	.L157:
1136:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
 1603              		.loc 1 1136 0
 1604 016c 0123     		movs	r3, #1
 1605 016e 50E7     		b	.L146
 1606              	.L158:
1156:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 1607              		.loc 1 1156 0
 1608 0170 0123     		movs	r3, #1
 1609 0172 4EE7     		b	.L146
 1610              	.L164:
 1611              		.align	2
 1612              	.L163:
 1613 0174 00200080 		.word	-2147475456
 1614              		.cfi_endproc
 1615              	.LFE127:
 1617              		.section	.text.HAL_I2C_Master_Receive,"ax",%progbits
 1618              		.align	1
 1619              		.global	HAL_I2C_Master_Receive
 1620              		.syntax unified
 1621              		.thumb
 1622              		.thumb_func
 1623              		.fpu fpv4-sp-d16
 1625              	HAL_I2C_Master_Receive:
 1626              	.LFB128:
1191:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t tickstart;
 1627              		.loc 1 1191 0
 1628              		.cfi_startproc
 1629              		@ args = 4, pretend = 0, frame = 0
 1630              		@ frame_needed = 0, uses_anonymous_args = 0
 1631              	.LVL121:
 1632 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
 1633              	.LCFI27:
 1634              		.cfi_def_cfa_offset 28
 1635              		.cfi_offset 4, -28
 1636              		.cfi_offset 5, -24
 1637              		.cfi_offset 6, -20
 1638              		.cfi_offset 7, -16
 1639              		.cfi_offset 8, -12
 1640              		.cfi_offset 9, -8
 1641              		.cfi_offset 14, -4
 1642 0004 83B0     		sub	sp, sp, #12
 1643              	.LCFI28:
 1644              		.cfi_def_cfa_offset 40
1194:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 1645              		.loc 1 1194 0
 1646 0006 90F84150 		ldrb	r5, [r0, #65]	@ zero_extendqisi2
 1647 000a EDB2     		uxtb	r5, r5
ARM GAS  /tmp/ccpQQaSN.s 			page 147


 1648 000c 202D     		cmp	r5, #32
 1649 000e 04D0     		beq	.L180
1290:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 1650              		.loc 1 1290 0
 1651 0010 0223     		movs	r3, #2
 1652              	.LVL122:
 1653              	.L166:
1292:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 1654              		.loc 1 1292 0
 1655 0012 1846     		mov	r0, r3
 1656 0014 03B0     		add	sp, sp, #12
 1657              	.LCFI29:
 1658              		.cfi_remember_state
 1659              		.cfi_def_cfa_offset 28
 1660              		@ sp needed
 1661 0016 BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 1662              	.LVL123:
 1663              	.L180:
 1664              	.LCFI30:
 1665              		.cfi_restore_state
1197:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 1666              		.loc 1 1197 0
 1667 001a 90F84040 		ldrb	r4, [r0, #64]	@ zero_extendqisi2
 1668 001e 012C     		cmp	r4, #1
 1669 0020 01D1     		bne	.L181
 1670 0022 0223     		movs	r3, #2
 1671              	.LVL124:
 1672 0024 F5E7     		b	.L166
 1673              	.LVL125:
 1674              	.L181:
 1675 0026 9846     		mov	r8, r3
 1676 0028 1746     		mov	r7, r2
 1677 002a 0D46     		mov	r5, r1
 1678 002c 0446     		mov	r4, r0
1197:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 1679              		.loc 1 1197 0 is_stmt 0 discriminator 2
 1680 002e 4FF00109 		mov	r9, #1
 1681 0032 80F84090 		strb	r9, [r0, #64]
1200:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 1682              		.loc 1 1200 0 is_stmt 1 discriminator 2
 1683 0036 FFF7FEFF 		bl	HAL_GetTick
 1684              	.LVL126:
 1685 003a 0646     		mov	r6, r0
 1686              	.LVL127:
1202:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 1687              		.loc 1 1202 0 discriminator 2
 1688 003c 0090     		str	r0, [sp]
 1689 003e 1923     		movs	r3, #25
 1690 0040 4A46     		mov	r2, r9
 1691 0042 4FF40041 		mov	r1, #32768
 1692 0046 2046     		mov	r0, r4
 1693              	.LVL128:
 1694 0048 FFF7FEFF 		bl	I2C_WaitOnFlagUntilTimeout
 1695              	.LVL129:
 1696 004c 0028     		cmp	r0, #0
 1697 004e 40F08880 		bne	.L175
1207:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode      = HAL_I2C_MODE_MASTER;
ARM GAS  /tmp/ccpQQaSN.s 			page 148


 1698              		.loc 1 1207 0
 1699 0052 2223     		movs	r3, #34
 1700 0054 84F84130 		strb	r3, [r4, #65]
1208:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 1701              		.loc 1 1208 0
 1702 0058 1023     		movs	r3, #16
 1703 005a 84F84230 		strb	r3, [r4, #66]
1209:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 1704              		.loc 1 1209 0
 1705 005e 0023     		movs	r3, #0
 1706 0060 6364     		str	r3, [r4, #68]
1212:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferCount = Size;
 1707              		.loc 1 1212 0
 1708 0062 6762     		str	r7, [r4, #36]
1213:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR   = NULL;
 1709              		.loc 1 1213 0
 1710 0064 A4F82A80 		strh	r8, [r4, #42]	@ movhi
1214:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 1711              		.loc 1 1214 0
 1712 0068 6363     		str	r3, [r4, #52]
1218:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 1713              		.loc 1 1218 0
 1714 006a 638D     		ldrh	r3, [r4, #42]
 1715 006c 9BB2     		uxth	r3, r3
 1716 006e FF2B     		cmp	r3, #255
 1717 0070 0AD9     		bls	.L167
1220:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_S
 1718              		.loc 1 1220 0
 1719 0072 FF22     		movs	r2, #255
 1720 0074 2285     		strh	r2, [r4, #40]	@ movhi
1221:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 1721              		.loc 1 1221 0
 1722 0076 3F4B     		ldr	r3, .L183
 1723 0078 0093     		str	r3, [sp]
 1724 007a 4FF08073 		mov	r3, #16777216
 1725 007e 2946     		mov	r1, r5
 1726 0080 2046     		mov	r0, r4
 1727 0082 FFF7FEFF 		bl	I2C_TransferConfig
 1728              	.LVL130:
 1729 0086 18E0     		b	.L168
 1730              	.L167:
1225:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_
 1731              		.loc 1 1225 0
 1732 0088 628D     		ldrh	r2, [r4, #42]
 1733 008a 92B2     		uxth	r2, r2
 1734 008c 2285     		strh	r2, [r4, #40]	@ movhi
1226:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 1735              		.loc 1 1226 0
 1736 008e 394B     		ldr	r3, .L183
 1737 0090 0093     		str	r3, [sp]
 1738 0092 4FF00073 		mov	r3, #33554432
 1739 0096 D2B2     		uxtb	r2, r2
 1740 0098 2946     		mov	r1, r5
 1741 009a 2046     		mov	r0, r4
 1742 009c FFF7FEFF 		bl	I2C_TransferConfig
 1743              	.LVL131:
 1744 00a0 0BE0     		b	.L168
ARM GAS  /tmp/ccpQQaSN.s 			page 149


 1745              	.L171:
1261:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_ST
 1746              		.loc 1 1261 0
 1747 00a2 628D     		ldrh	r2, [r4, #42]
 1748 00a4 92B2     		uxth	r2, r2
 1749 00a6 2285     		strh	r2, [r4, #40]	@ movhi
1262:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
 1750              		.loc 1 1262 0
 1751 00a8 0023     		movs	r3, #0
 1752 00aa 0093     		str	r3, [sp]
 1753 00ac 4FF00073 		mov	r3, #33554432
 1754 00b0 D2B2     		uxtb	r2, r2
 1755 00b2 2946     		mov	r1, r5
 1756 00b4 2046     		mov	r0, r4
 1757 00b6 FFF7FEFF 		bl	I2C_TransferConfig
 1758              	.LVL132:
 1759              	.L168:
1229:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 1760              		.loc 1 1229 0
 1761 00ba 638D     		ldrh	r3, [r4, #42]
 1762 00bc 9BB2     		uxth	r3, r3
 1763 00be 002B     		cmp	r3, #0
 1764 00c0 32D0     		beq	.L182
1232:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 1765              		.loc 1 1232 0
 1766 00c2 3246     		mov	r2, r6
 1767 00c4 0A99     		ldr	r1, [sp, #40]
 1768 00c6 2046     		mov	r0, r4
 1769 00c8 FFF7FEFF 		bl	I2C_WaitOnRXNEFlagUntilTimeout
 1770              	.LVL133:
 1771 00cc 0028     		cmp	r0, #0
 1772 00ce 4AD1     		bne	.L176
1238:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 1773              		.loc 1 1238 0
 1774 00d0 636A     		ldr	r3, [r4, #36]
 1775 00d2 2268     		ldr	r2, [r4]
 1776 00d4 526A     		ldr	r2, [r2, #36]
 1777 00d6 1A70     		strb	r2, [r3]
1241:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 1778              		.loc 1 1241 0
 1779 00d8 636A     		ldr	r3, [r4, #36]
 1780 00da 0133     		adds	r3, r3, #1
 1781 00dc 6362     		str	r3, [r4, #36]
1243:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferCount--;
 1782              		.loc 1 1243 0
 1783 00de 228D     		ldrh	r2, [r4, #40]
 1784 00e0 013A     		subs	r2, r2, #1
 1785 00e2 92B2     		uxth	r2, r2
 1786 00e4 2285     		strh	r2, [r4, #40]	@ movhi
1244:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 1787              		.loc 1 1244 0
 1788 00e6 638D     		ldrh	r3, [r4, #42]
 1789 00e8 9BB2     		uxth	r3, r3
 1790 00ea 013B     		subs	r3, r3, #1
 1791 00ec 9BB2     		uxth	r3, r3
 1792 00ee 6385     		strh	r3, [r4, #42]	@ movhi
1246:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
ARM GAS  /tmp/ccpQQaSN.s 			page 150


 1793              		.loc 1 1246 0
 1794 00f0 638D     		ldrh	r3, [r4, #42]
 1795 00f2 9BB2     		uxth	r3, r3
 1796 00f4 002B     		cmp	r3, #0
 1797 00f6 E0D0     		beq	.L168
1246:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 1798              		.loc 1 1246 0 is_stmt 0 discriminator 1
 1799 00f8 002A     		cmp	r2, #0
 1800 00fa DED1     		bne	.L168
1249:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
 1801              		.loc 1 1249 0 is_stmt 1
 1802 00fc 0096     		str	r6, [sp]
 1803 00fe 0A9B     		ldr	r3, [sp, #40]
 1804 0100 8021     		movs	r1, #128
 1805 0102 2046     		mov	r0, r4
 1806 0104 FFF7FEFF 		bl	I2C_WaitOnFlagUntilTimeout
 1807              	.LVL134:
 1808 0108 78BB     		cbnz	r0, .L177
1254:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
 1809              		.loc 1 1254 0
 1810 010a 638D     		ldrh	r3, [r4, #42]
 1811 010c 9BB2     		uxth	r3, r3
 1812 010e FF2B     		cmp	r3, #255
 1813 0110 C7D9     		bls	.L171
1256:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STA
 1814              		.loc 1 1256 0
 1815 0112 FF22     		movs	r2, #255
 1816 0114 2285     		strh	r2, [r4, #40]	@ movhi
1257:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
 1817              		.loc 1 1257 0
 1818 0116 0023     		movs	r3, #0
 1819 0118 0093     		str	r3, [sp]
 1820 011a 4FF08073 		mov	r3, #16777216
 1821 011e 2946     		mov	r1, r5
 1822 0120 2046     		mov	r0, r4
 1823 0122 FFF7FEFF 		bl	I2C_TransferConfig
 1824              	.LVL135:
 1825 0126 C8E7     		b	.L168
 1826              	.L182:
1269:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 1827              		.loc 1 1269 0
 1828 0128 3246     		mov	r2, r6
 1829 012a 0A99     		ldr	r1, [sp, #40]
 1830 012c 2046     		mov	r0, r4
 1831 012e FFF7FEFF 		bl	I2C_WaitOnSTOPFlagUntilTimeout
 1832              	.LVL136:
 1833 0132 0346     		mov	r3, r0
 1834 0134 D8B9     		cbnz	r0, .L178
1275:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 1835              		.loc 1 1275 0
 1836 0136 2268     		ldr	r2, [r4]
 1837 0138 2021     		movs	r1, #32
 1838 013a D161     		str	r1, [r2, #28]
1278:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 1839              		.loc 1 1278 0
 1840 013c 2068     		ldr	r0, [r4]
 1841 013e 4268     		ldr	r2, [r0, #4]
ARM GAS  /tmp/ccpQQaSN.s 			page 151


 1842 0140 22F0FF72 		bic	r2, r2, #33423360
 1843 0144 22F48B32 		bic	r2, r2, #71168
 1844 0148 22F4FF72 		bic	r2, r2, #510
 1845 014c 22F00102 		bic	r2, r2, #1
 1846 0150 4260     		str	r2, [r0, #4]
1280:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode  = HAL_I2C_MODE_NONE;
 1847              		.loc 1 1280 0
 1848 0152 84F84110 		strb	r1, [r4, #65]
1281:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 1849              		.loc 1 1281 0
 1850 0156 0022     		movs	r2, #0
 1851 0158 84F84220 		strb	r2, [r4, #66]
1284:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 1852              		.loc 1 1284 0
 1853 015c 84F84020 		strb	r2, [r4, #64]
1286:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 1854              		.loc 1 1286 0
 1855 0160 57E7     		b	.L166
 1856              	.L175:
1204:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 1857              		.loc 1 1204 0
 1858 0162 0123     		movs	r3, #1
 1859 0164 55E7     		b	.L166
 1860              	.L176:
1234:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
 1861              		.loc 1 1234 0
 1862 0166 0123     		movs	r3, #1
 1863 0168 53E7     		b	.L166
 1864              	.L177:
1251:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
 1865              		.loc 1 1251 0
 1866 016a 0123     		movs	r3, #1
 1867 016c 51E7     		b	.L166
 1868              	.L178:
1271:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 1869              		.loc 1 1271 0
 1870 016e 0123     		movs	r3, #1
 1871 0170 4FE7     		b	.L166
 1872              	.L184:
 1873 0172 00BF     		.align	2
 1874              	.L183:
 1875 0174 00240080 		.word	-2147474432
 1876              		.cfi_endproc
 1877              	.LFE128:
 1879              		.section	.text.HAL_I2C_Slave_Transmit,"ax",%progbits
 1880              		.align	1
 1881              		.global	HAL_I2C_Slave_Transmit
 1882              		.syntax unified
 1883              		.thumb
 1884              		.thumb_func
 1885              		.fpu fpv4-sp-d16
 1887              	HAL_I2C_Slave_Transmit:
 1888              	.LFB129:
1304:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t tickstart;
 1889              		.loc 1 1304 0
 1890              		.cfi_startproc
 1891              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/ccpQQaSN.s 			page 152


 1892              		@ frame_needed = 0, uses_anonymous_args = 0
 1893              	.LVL137:
 1894 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 1895              	.LCFI31:
 1896              		.cfi_def_cfa_offset 24
 1897              		.cfi_offset 4, -24
 1898              		.cfi_offset 5, -20
 1899              		.cfi_offset 6, -16
 1900              		.cfi_offset 7, -12
 1901              		.cfi_offset 8, -8
 1902              		.cfi_offset 14, -4
 1903 0004 82B0     		sub	sp, sp, #8
 1904              	.LCFI32:
 1905              		.cfi_def_cfa_offset 32
1307:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 1906              		.loc 1 1307 0
 1907 0006 90F84140 		ldrb	r4, [r0, #65]	@ zero_extendqisi2
 1908 000a E4B2     		uxtb	r4, r4
 1909 000c 202C     		cmp	r4, #32
 1910 000e 04D0     		beq	.L201
1427:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 1911              		.loc 1 1427 0
 1912 0010 0223     		movs	r3, #2
 1913              	.LVL138:
 1914              	.L186:
1429:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 1915              		.loc 1 1429 0
 1916 0012 1846     		mov	r0, r3
 1917 0014 02B0     		add	sp, sp, #8
 1918              	.LCFI33:
 1919              		.cfi_remember_state
 1920              		.cfi_def_cfa_offset 24
 1921              		@ sp needed
 1922 0016 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 1923              	.LVL139:
 1924              	.L201:
 1925              	.LCFI34:
 1926              		.cfi_restore_state
1309:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 1927              		.loc 1 1309 0
 1928 001a 31B1     		cbz	r1, .L187
1309:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 1929              		.loc 1 1309 0 is_stmt 0 discriminator 1
 1930 001c 2AB1     		cbz	r2, .L187
1315:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 1931              		.loc 1 1315 0 is_stmt 1
 1932 001e 90F84040 		ldrb	r4, [r0, #64]	@ zero_extendqisi2
 1933 0022 012C     		cmp	r4, #1
 1934 0024 06D1     		bne	.L202
 1935 0026 0223     		movs	r3, #2
 1936              	.LVL140:
 1937 0028 F3E7     		b	.L186
 1938              	.LVL141:
 1939              	.L187:
1311:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return  HAL_ERROR;
 1940              		.loc 1 1311 0
 1941 002a 4FF40073 		mov	r3, #512
ARM GAS  /tmp/ccpQQaSN.s 			page 153


 1942              	.LVL142:
 1943 002e 4364     		str	r3, [r0, #68]
1312:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 1944              		.loc 1 1312 0
 1945 0030 0123     		movs	r3, #1
 1946 0032 EEE7     		b	.L186
 1947              	.LVL143:
 1948              	.L202:
 1949 0034 1F46     		mov	r7, r3
 1950 0036 1646     		mov	r6, r2
 1951 0038 0D46     		mov	r5, r1
 1952 003a 0446     		mov	r4, r0
1315:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 1953              		.loc 1 1315 0 discriminator 2
 1954 003c 0123     		movs	r3, #1
 1955              	.LVL144:
 1956 003e 80F84030 		strb	r3, [r0, #64]
1318:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 1957              		.loc 1 1318 0 discriminator 2
 1958 0042 FFF7FEFF 		bl	HAL_GetTick
 1959              	.LVL145:
 1960 0046 8046     		mov	r8, r0
 1961              	.LVL146:
1320:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode      = HAL_I2C_MODE_SLAVE;
 1962              		.loc 1 1320 0 discriminator 2
 1963 0048 2123     		movs	r3, #33
 1964 004a 84F84130 		strb	r3, [r4, #65]
1321:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 1965              		.loc 1 1321 0 discriminator 2
 1966 004e 2023     		movs	r3, #32
 1967 0050 84F84230 		strb	r3, [r4, #66]
1322:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 1968              		.loc 1 1322 0 discriminator 2
 1969 0054 0022     		movs	r2, #0
 1970 0056 6264     		str	r2, [r4, #68]
1325:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferCount = Size;
 1971              		.loc 1 1325 0 discriminator 2
 1972 0058 6562     		str	r5, [r4, #36]
1326:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR   = NULL;
 1973              		.loc 1 1326 0 discriminator 2
 1974 005a 6685     		strh	r6, [r4, #42]	@ movhi
1327:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 1975              		.loc 1 1327 0 discriminator 2
 1976 005c 6263     		str	r2, [r4, #52]
1330:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 1977              		.loc 1 1330 0 discriminator 2
 1978 005e 2168     		ldr	r1, [r4]
 1979 0060 4B68     		ldr	r3, [r1, #4]
 1980 0062 23F40043 		bic	r3, r3, #32768
 1981 0066 4B60     		str	r3, [r1, #4]
1333:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 1982              		.loc 1 1333 0 discriminator 2
 1983 0068 0090     		str	r0, [sp]
 1984 006a 3B46     		mov	r3, r7
 1985 006c 0821     		movs	r1, #8
 1986 006e 2046     		mov	r0, r4
 1987              	.LVL147:
ARM GAS  /tmp/ccpQQaSN.s 			page 154


 1988 0070 FFF7FEFF 		bl	I2C_WaitOnFlagUntilTimeout
 1989              	.LVL148:
 1990 0074 B8B9     		cbnz	r0, .L203
1341:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 1991              		.loc 1 1341 0
 1992 0076 2368     		ldr	r3, [r4]
 1993 0078 0822     		movs	r2, #8
 1994 007a DA61     		str	r2, [r3, #28]
1344:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 1995              		.loc 1 1344 0
 1996 007c E368     		ldr	r3, [r4, #12]
 1997 007e 022B     		cmp	r3, #2
 1998 0080 18D0     		beq	.L204
 1999              	.L190:
1359:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 2000              		.loc 1 1359 0
 2001 0082 CDF80080 		str	r8, [sp]
 2002 0086 3B46     		mov	r3, r7
 2003 0088 0022     		movs	r2, #0
 2004 008a 4FF48031 		mov	r1, #65536
 2005 008e 2046     		mov	r0, r4
 2006 0090 FFF7FEFF 		bl	I2C_WaitOnFlagUntilTimeout
 2007              	.LVL149:
 2008 0094 0028     		cmp	r0, #0
 2009 0096 2DD0     		beq	.L192
1362:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return HAL_ERROR;
 2010              		.loc 1 1362 0
 2011 0098 2268     		ldr	r2, [r4]
 2012 009a 5368     		ldr	r3, [r2, #4]
 2013 009c 43F40043 		orr	r3, r3, #32768
 2014 00a0 5360     		str	r3, [r2, #4]
1363:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 2015              		.loc 1 1363 0
 2016 00a2 0123     		movs	r3, #1
 2017 00a4 B5E7     		b	.L186
 2018              	.L203:
1336:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return HAL_ERROR;
 2019              		.loc 1 1336 0
 2020 00a6 2268     		ldr	r2, [r4]
 2021 00a8 5368     		ldr	r3, [r2, #4]
 2022 00aa 43F40043 		orr	r3, r3, #32768
 2023 00ae 5360     		str	r3, [r2, #4]
1337:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 2024              		.loc 1 1337 0
 2025 00b0 0123     		movs	r3, #1
 2026 00b2 AEE7     		b	.L186
 2027              	.L204:
1347:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 2028              		.loc 1 1347 0
 2029 00b4 CDF80080 		str	r8, [sp]
 2030 00b8 3B46     		mov	r3, r7
 2031 00ba 0022     		movs	r2, #0
 2032 00bc 0821     		movs	r1, #8
 2033 00be 2046     		mov	r0, r4
 2034 00c0 FFF7FEFF 		bl	I2C_WaitOnFlagUntilTimeout
 2035              	.LVL150:
 2036 00c4 18B9     		cbnz	r0, .L205
ARM GAS  /tmp/ccpQQaSN.s 			page 155


1355:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 2037              		.loc 1 1355 0
 2038 00c6 2368     		ldr	r3, [r4]
 2039 00c8 0822     		movs	r2, #8
 2040 00ca DA61     		str	r2, [r3, #28]
 2041 00cc D9E7     		b	.L190
 2042              	.L205:
1350:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         return HAL_ERROR;
 2043              		.loc 1 1350 0
 2044 00ce 2268     		ldr	r2, [r4]
 2045 00d0 5368     		ldr	r3, [r2, #4]
 2046 00d2 43F40043 		orr	r3, r3, #32768
 2047 00d6 5360     		str	r3, [r2, #4]
1351:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
 2048              		.loc 1 1351 0
 2049 00d8 0123     		movs	r3, #1
 2050 00da 9AE7     		b	.L186
 2051              	.L193:
1377:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2052              		.loc 1 1377 0
 2053 00dc 2368     		ldr	r3, [r4]
 2054 00de 626A     		ldr	r2, [r4, #36]
 2055 00e0 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 2056 00e2 9A62     		str	r2, [r3, #40]
1380:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2057              		.loc 1 1380 0
 2058 00e4 636A     		ldr	r3, [r4, #36]
 2059 00e6 0133     		adds	r3, r3, #1
 2060 00e8 6362     		str	r3, [r4, #36]
1382:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 2061              		.loc 1 1382 0
 2062 00ea 638D     		ldrh	r3, [r4, #42]
 2063 00ec 9BB2     		uxth	r3, r3
 2064 00ee 013B     		subs	r3, r3, #1
 2065 00f0 9BB2     		uxth	r3, r3
 2066 00f2 6385     		strh	r3, [r4, #42]	@ movhi
 2067              	.L192:
1366:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 2068              		.loc 1 1366 0
 2069 00f4 638D     		ldrh	r3, [r4, #42]
 2070 00f6 9BB2     		uxth	r3, r3
 2071 00f8 6BB1     		cbz	r3, .L206
1369:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 2072              		.loc 1 1369 0
 2073 00fa 4246     		mov	r2, r8
 2074 00fc 3946     		mov	r1, r7
 2075 00fe 2046     		mov	r0, r4
 2076 0100 FFF7FEFF 		bl	I2C_WaitOnTXISFlagUntilTimeout
 2077              	.LVL151:
 2078 0104 0028     		cmp	r0, #0
 2079 0106 E9D0     		beq	.L193
1372:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         return HAL_ERROR;
 2080              		.loc 1 1372 0
 2081 0108 2268     		ldr	r2, [r4]
 2082 010a 5368     		ldr	r3, [r2, #4]
 2083 010c 43F40043 		orr	r3, r3, #32768
 2084 0110 5360     		str	r3, [r2, #4]
ARM GAS  /tmp/ccpQQaSN.s 			page 156


1373:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
 2085              		.loc 1 1373 0
 2086 0112 0123     		movs	r3, #1
 2087 0114 7DE7     		b	.L186
 2088              	.L206:
1386:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 2089              		.loc 1 1386 0
 2090 0116 4246     		mov	r2, r8
 2091 0118 3946     		mov	r1, r7
 2092 011a 2046     		mov	r0, r4
 2093 011c FFF7FEFF 		bl	I2C_WaitOnSTOPFlagUntilTimeout
 2094              	.LVL152:
 2095 0120 58B1     		cbz	r0, .L195
1389:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2096              		.loc 1 1389 0
 2097 0122 2268     		ldr	r2, [r4]
 2098 0124 5368     		ldr	r3, [r2, #4]
 2099 0126 43F40043 		orr	r3, r3, #32768
 2100 012a 5360     		str	r3, [r2, #4]
1391:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 2101              		.loc 1 1391 0
 2102 012c 636C     		ldr	r3, [r4, #68]
 2103 012e 042B     		cmp	r3, #4
 2104 0130 01D0     		beq	.L207
1399:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
 2105              		.loc 1 1399 0
 2106 0132 0123     		movs	r3, #1
 2107 0134 6DE7     		b	.L186
 2108              	.L207:
1395:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
 2109              		.loc 1 1395 0
 2110 0136 0023     		movs	r3, #0
 2111 0138 6364     		str	r3, [r4, #68]
 2112              	.L195:
1404:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2113              		.loc 1 1404 0
 2114 013a 2368     		ldr	r3, [r4]
 2115 013c 2022     		movs	r2, #32
 2116 013e DA61     		str	r2, [r3, #28]
1407:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 2117              		.loc 1 1407 0
 2118 0140 CDF80080 		str	r8, [sp]
 2119 0144 3B46     		mov	r3, r7
 2120 0146 0122     		movs	r2, #1
 2121 0148 4FF40041 		mov	r1, #32768
 2122 014c 2046     		mov	r0, r4
 2123 014e FFF7FEFF 		bl	I2C_WaitOnFlagUntilTimeout
 2124              	.LVL153:
 2125 0152 0346     		mov	r3, r0
 2126 0154 68B9     		cbnz	r0, .L208
1415:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2127              		.loc 1 1415 0
 2128 0156 2168     		ldr	r1, [r4]
 2129 0158 4A68     		ldr	r2, [r1, #4]
 2130 015a 42F40042 		orr	r2, r2, #32768
 2131 015e 4A60     		str	r2, [r1, #4]
1417:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode  = HAL_I2C_MODE_NONE;
ARM GAS  /tmp/ccpQQaSN.s 			page 157


 2132              		.loc 1 1417 0
 2133 0160 2022     		movs	r2, #32
 2134 0162 84F84120 		strb	r2, [r4, #65]
1418:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2135              		.loc 1 1418 0
 2136 0166 0022     		movs	r2, #0
 2137 0168 84F84220 		strb	r2, [r4, #66]
1421:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2138              		.loc 1 1421 0
 2139 016c 84F84020 		strb	r2, [r4, #64]
1423:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 2140              		.loc 1 1423 0
 2141 0170 4FE7     		b	.L186
 2142              	.L208:
1410:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return HAL_ERROR;
 2143              		.loc 1 1410 0
 2144 0172 2268     		ldr	r2, [r4]
 2145 0174 5368     		ldr	r3, [r2, #4]
 2146 0176 43F40043 		orr	r3, r3, #32768
 2147 017a 5360     		str	r3, [r2, #4]
1411:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 2148              		.loc 1 1411 0
 2149 017c 0123     		movs	r3, #1
 2150 017e 48E7     		b	.L186
 2151              		.cfi_endproc
 2152              	.LFE129:
 2154              		.section	.text.HAL_I2C_Slave_Receive,"ax",%progbits
 2155              		.align	1
 2156              		.global	HAL_I2C_Slave_Receive
 2157              		.syntax unified
 2158              		.thumb
 2159              		.thumb_func
 2160              		.fpu fpv4-sp-d16
 2162              	HAL_I2C_Slave_Receive:
 2163              	.LFB130:
1441:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t tickstart;
 2164              		.loc 1 1441 0
 2165              		.cfi_startproc
 2166              		@ args = 0, pretend = 0, frame = 0
 2167              		@ frame_needed = 0, uses_anonymous_args = 0
 2168              	.LVL154:
 2169 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 2170              	.LCFI35:
 2171              		.cfi_def_cfa_offset 24
 2172              		.cfi_offset 4, -24
 2173              		.cfi_offset 5, -20
 2174              		.cfi_offset 6, -16
 2175              		.cfi_offset 7, -12
 2176              		.cfi_offset 8, -8
 2177              		.cfi_offset 14, -4
 2178 0004 82B0     		sub	sp, sp, #8
 2179              	.LCFI36:
 2180              		.cfi_def_cfa_offset 32
1444:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 2181              		.loc 1 1444 0
 2182 0006 90F84140 		ldrb	r4, [r0, #65]	@ zero_extendqisi2
 2183 000a E4B2     		uxtb	r4, r4
ARM GAS  /tmp/ccpQQaSN.s 			page 158


 2184 000c 202C     		cmp	r4, #32
 2185 000e 04D0     		beq	.L223
1552:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 2186              		.loc 1 1552 0
 2187 0010 0223     		movs	r3, #2
 2188              	.LVL155:
 2189              	.L210:
1554:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2190              		.loc 1 1554 0
 2191 0012 1846     		mov	r0, r3
 2192 0014 02B0     		add	sp, sp, #8
 2193              	.LCFI37:
 2194              		.cfi_remember_state
 2195              		.cfi_def_cfa_offset 24
 2196              		@ sp needed
 2197 0016 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 2198              	.LVL156:
 2199              	.L223:
 2200              	.LCFI38:
 2201              		.cfi_restore_state
1446:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 2202              		.loc 1 1446 0
 2203 001a 31B1     		cbz	r1, .L211
1446:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 2204              		.loc 1 1446 0 is_stmt 0 discriminator 1
 2205 001c 2AB1     		cbz	r2, .L211
1452:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2206              		.loc 1 1452 0 is_stmt 1
 2207 001e 90F84040 		ldrb	r4, [r0, #64]	@ zero_extendqisi2
 2208 0022 012C     		cmp	r4, #1
 2209 0024 06D1     		bne	.L224
 2210 0026 0223     		movs	r3, #2
 2211              	.LVL157:
 2212 0028 F3E7     		b	.L210
 2213              	.LVL158:
 2214              	.L211:
1448:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return  HAL_ERROR;
 2215              		.loc 1 1448 0
 2216 002a 4FF40073 		mov	r3, #512
 2217              	.LVL159:
 2218 002e 4364     		str	r3, [r0, #68]
1449:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 2219              		.loc 1 1449 0
 2220 0030 0123     		movs	r3, #1
 2221 0032 EEE7     		b	.L210
 2222              	.LVL160:
 2223              	.L224:
 2224 0034 1F46     		mov	r7, r3
 2225 0036 1646     		mov	r6, r2
 2226 0038 0D46     		mov	r5, r1
 2227 003a 0446     		mov	r4, r0
1452:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2228              		.loc 1 1452 0 discriminator 2
 2229 003c 0123     		movs	r3, #1
 2230              	.LVL161:
 2231 003e 80F84030 		strb	r3, [r0, #64]
1455:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
ARM GAS  /tmp/ccpQQaSN.s 			page 159


 2232              		.loc 1 1455 0 discriminator 2
 2233 0042 FFF7FEFF 		bl	HAL_GetTick
 2234              	.LVL162:
 2235 0046 8046     		mov	r8, r0
 2236              	.LVL163:
1457:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode      = HAL_I2C_MODE_SLAVE;
 2237              		.loc 1 1457 0 discriminator 2
 2238 0048 2223     		movs	r3, #34
 2239 004a 84F84130 		strb	r3, [r4, #65]
1458:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 2240              		.loc 1 1458 0 discriminator 2
 2241 004e 2023     		movs	r3, #32
 2242 0050 84F84230 		strb	r3, [r4, #66]
1459:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2243              		.loc 1 1459 0 discriminator 2
 2244 0054 0022     		movs	r2, #0
 2245 0056 6264     		str	r2, [r4, #68]
1462:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferCount = Size;
 2246              		.loc 1 1462 0 discriminator 2
 2247 0058 6562     		str	r5, [r4, #36]
1463:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR   = NULL;
 2248              		.loc 1 1463 0 discriminator 2
 2249 005a 6685     		strh	r6, [r4, #42]	@ movhi
1464:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2250              		.loc 1 1464 0 discriminator 2
 2251 005c 6263     		str	r2, [r4, #52]
1467:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2252              		.loc 1 1467 0 discriminator 2
 2253 005e 2168     		ldr	r1, [r4]
 2254 0060 4B68     		ldr	r3, [r1, #4]
 2255 0062 23F40043 		bic	r3, r3, #32768
 2256 0066 4B60     		str	r3, [r1, #4]
1470:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 2257              		.loc 1 1470 0 discriminator 2
 2258 0068 0090     		str	r0, [sp]
 2259 006a 3B46     		mov	r3, r7
 2260 006c 0821     		movs	r1, #8
 2261 006e 2046     		mov	r0, r4
 2262              	.LVL164:
 2263 0070 FFF7FEFF 		bl	I2C_WaitOnFlagUntilTimeout
 2264              	.LVL165:
 2265 0074 30B1     		cbz	r0, .L213
1473:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return HAL_ERROR;
 2266              		.loc 1 1473 0
 2267 0076 2268     		ldr	r2, [r4]
 2268 0078 5368     		ldr	r3, [r2, #4]
 2269 007a 43F40043 		orr	r3, r3, #32768
 2270 007e 5360     		str	r3, [r2, #4]
1474:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 2271              		.loc 1 1474 0
 2272 0080 0123     		movs	r3, #1
 2273 0082 C6E7     		b	.L210
 2274              	.L213:
1478:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2275              		.loc 1 1478 0
 2276 0084 2368     		ldr	r3, [r4]
 2277 0086 0822     		movs	r2, #8
ARM GAS  /tmp/ccpQQaSN.s 			page 160


 2278 0088 DA61     		str	r2, [r3, #28]
1481:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 2279              		.loc 1 1481 0
 2280 008a CDF80080 		str	r8, [sp]
 2281 008e 3B46     		mov	r3, r7
 2282 0090 0122     		movs	r2, #1
 2283 0092 4FF48031 		mov	r1, #65536
 2284 0096 2046     		mov	r0, r4
 2285 0098 FFF7FEFF 		bl	I2C_WaitOnFlagUntilTimeout
 2286              	.LVL166:
 2287 009c B0B9     		cbnz	r0, .L225
 2288              	.L214:
1488:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 2289              		.loc 1 1488 0
 2290 009e 638D     		ldrh	r3, [r4, #42]
 2291 00a0 9BB2     		uxth	r3, r3
 2292 00a2 002B     		cmp	r3, #0
 2293 00a4 30D0     		beq	.L226
1491:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 2294              		.loc 1 1491 0
 2295 00a6 4246     		mov	r2, r8
 2296 00a8 3946     		mov	r1, r7
 2297 00aa 2046     		mov	r0, r4
 2298 00ac FFF7FEFF 		bl	I2C_WaitOnRXNEFlagUntilTimeout
 2299              	.LVL167:
 2300 00b0 98B9     		cbnz	r0, .L227
1512:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2301              		.loc 1 1512 0
 2302 00b2 636A     		ldr	r3, [r4, #36]
 2303 00b4 2268     		ldr	r2, [r4]
 2304 00b6 526A     		ldr	r2, [r2, #36]
 2305 00b8 1A70     		strb	r2, [r3]
1515:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2306              		.loc 1 1515 0
 2307 00ba 636A     		ldr	r3, [r4, #36]
 2308 00bc 0133     		adds	r3, r3, #1
 2309 00be 6362     		str	r3, [r4, #36]
1517:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 2310              		.loc 1 1517 0
 2311 00c0 638D     		ldrh	r3, [r4, #42]
 2312 00c2 9BB2     		uxth	r3, r3
 2313 00c4 013B     		subs	r3, r3, #1
 2314 00c6 9BB2     		uxth	r3, r3
 2315 00c8 6385     		strh	r3, [r4, #42]	@ movhi
 2316 00ca E8E7     		b	.L214
 2317              	.L225:
1484:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return HAL_ERROR;
 2318              		.loc 1 1484 0
 2319 00cc 2268     		ldr	r2, [r4]
 2320 00ce 5368     		ldr	r3, [r2, #4]
 2321 00d0 43F40043 		orr	r3, r3, #32768
 2322 00d4 5360     		str	r3, [r2, #4]
1485:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 2323              		.loc 1 1485 0
 2324 00d6 0123     		movs	r3, #1
 2325 00d8 9BE7     		b	.L210
 2326              	.L227:
ARM GAS  /tmp/ccpQQaSN.s 			page 161


1494:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2327              		.loc 1 1494 0
 2328 00da 2268     		ldr	r2, [r4]
 2329 00dc 5368     		ldr	r3, [r2, #4]
 2330 00de 43F40043 		orr	r3, r3, #32768
 2331 00e2 5360     		str	r3, [r2, #4]
1497:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
 2332              		.loc 1 1497 0
 2333 00e4 2368     		ldr	r3, [r4]
 2334 00e6 9A69     		ldr	r2, [r3, #24]
 2335 00e8 12F0040F 		tst	r2, #4
 2336 00ec 3CD0     		beq	.L221
1500:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2337              		.loc 1 1500 0
 2338 00ee 626A     		ldr	r2, [r4, #36]
 2339 00f0 5B6A     		ldr	r3, [r3, #36]
 2340 00f2 1370     		strb	r3, [r2]
1503:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2341              		.loc 1 1503 0
 2342 00f4 636A     		ldr	r3, [r4, #36]
 2343 00f6 0133     		adds	r3, r3, #1
 2344 00f8 6362     		str	r3, [r4, #36]
1505:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
 2345              		.loc 1 1505 0
 2346 00fa 638D     		ldrh	r3, [r4, #42]
 2347 00fc 9BB2     		uxth	r3, r3
 2348 00fe 013B     		subs	r3, r3, #1
 2349 0100 9BB2     		uxth	r3, r3
 2350 0102 6385     		strh	r3, [r4, #42]	@ movhi
1508:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
 2351              		.loc 1 1508 0
 2352 0104 0123     		movs	r3, #1
 2353 0106 84E7     		b	.L210
 2354              	.L226:
1521:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 2355              		.loc 1 1521 0
 2356 0108 4246     		mov	r2, r8
 2357 010a 3946     		mov	r1, r7
 2358 010c 2046     		mov	r0, r4
 2359 010e FFF7FEFF 		bl	I2C_WaitOnSTOPFlagUntilTimeout
 2360              	.LVL168:
 2361 0112 30B1     		cbz	r0, .L217
1524:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return HAL_ERROR;
 2362              		.loc 1 1524 0
 2363 0114 2268     		ldr	r2, [r4]
 2364 0116 5368     		ldr	r3, [r2, #4]
 2365 0118 43F40043 		orr	r3, r3, #32768
 2366 011c 5360     		str	r3, [r2, #4]
1525:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 2367              		.loc 1 1525 0
 2368 011e 0123     		movs	r3, #1
 2369 0120 77E7     		b	.L210
 2370              	.L217:
1529:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2371              		.loc 1 1529 0
 2372 0122 2368     		ldr	r3, [r4]
 2373 0124 2022     		movs	r2, #32
ARM GAS  /tmp/ccpQQaSN.s 			page 162


 2374 0126 DA61     		str	r2, [r3, #28]
1532:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 2375              		.loc 1 1532 0
 2376 0128 CDF80080 		str	r8, [sp]
 2377 012c 3B46     		mov	r3, r7
 2378 012e 0122     		movs	r2, #1
 2379 0130 4FF40041 		mov	r1, #32768
 2380 0134 2046     		mov	r0, r4
 2381 0136 FFF7FEFF 		bl	I2C_WaitOnFlagUntilTimeout
 2382              	.LVL169:
 2383 013a 0346     		mov	r3, r0
 2384 013c 68B9     		cbnz	r0, .L228
1540:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2385              		.loc 1 1540 0
 2386 013e 2168     		ldr	r1, [r4]
 2387 0140 4A68     		ldr	r2, [r1, #4]
 2388 0142 42F40042 		orr	r2, r2, #32768
 2389 0146 4A60     		str	r2, [r1, #4]
1542:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode  = HAL_I2C_MODE_NONE;
 2390              		.loc 1 1542 0
 2391 0148 2022     		movs	r2, #32
 2392 014a 84F84120 		strb	r2, [r4, #65]
1543:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2393              		.loc 1 1543 0
 2394 014e 0022     		movs	r2, #0
 2395 0150 84F84220 		strb	r2, [r4, #66]
1546:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2396              		.loc 1 1546 0
 2397 0154 84F84020 		strb	r2, [r4, #64]
1548:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 2398              		.loc 1 1548 0
 2399 0158 5BE7     		b	.L210
 2400              	.L228:
1535:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return HAL_ERROR;
 2401              		.loc 1 1535 0
 2402 015a 2268     		ldr	r2, [r4]
 2403 015c 5368     		ldr	r3, [r2, #4]
 2404 015e 43F40043 		orr	r3, r3, #32768
 2405 0162 5360     		str	r3, [r2, #4]
1536:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 2406              		.loc 1 1536 0
 2407 0164 0123     		movs	r3, #1
 2408 0166 54E7     		b	.L210
 2409              	.L221:
1508:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
 2410              		.loc 1 1508 0
 2411 0168 0123     		movs	r3, #1
 2412 016a 52E7     		b	.L210
 2413              		.cfi_endproc
 2414              	.LFE130:
 2416              		.section	.text.HAL_I2C_Master_Transmit_IT,"ax",%progbits
 2417              		.align	1
 2418              		.global	HAL_I2C_Master_Transmit_IT
 2419              		.syntax unified
 2420              		.thumb
 2421              		.thumb_func
 2422              		.fpu fpv4-sp-d16
ARM GAS  /tmp/ccpQQaSN.s 			page 163


 2424              	HAL_I2C_Master_Transmit_IT:
 2425              	.LFB131:
1567:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t xfermode;
 2426              		.loc 1 1567 0
 2427              		.cfi_startproc
 2428              		@ args = 0, pretend = 0, frame = 0
 2429              		@ frame_needed = 0, uses_anonymous_args = 0
 2430              	.LVL170:
 2431 0000 30B5     		push	{r4, r5, lr}
 2432              	.LCFI39:
 2433              		.cfi_def_cfa_offset 12
 2434              		.cfi_offset 4, -12
 2435              		.cfi_offset 5, -8
 2436              		.cfi_offset 14, -4
 2437 0002 83B0     		sub	sp, sp, #12
 2438              	.LCFI40:
 2439              		.cfi_def_cfa_offset 24
1570:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 2440              		.loc 1 1570 0
 2441 0004 90F84140 		ldrb	r4, [r0, #65]	@ zero_extendqisi2
 2442 0008 E4B2     		uxtb	r4, r4
 2443 000a 202C     		cmp	r4, #32
 2444 000c 02D0     		beq	.L237
1621:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 2445              		.loc 1 1621 0
 2446 000e 0220     		movs	r0, #2
 2447              	.LVL171:
 2448              	.L230:
1623:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2449              		.loc 1 1623 0
 2450 0010 03B0     		add	sp, sp, #12
 2451              	.LCFI41:
 2452              		.cfi_remember_state
 2453              		.cfi_def_cfa_offset 12
 2454              		@ sp needed
 2455 0012 30BD     		pop	{r4, r5, pc}
 2456              	.LVL172:
 2457              	.L237:
 2458              	.LCFI42:
 2459              		.cfi_restore_state
1572:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 2460              		.loc 1 1572 0
 2461 0014 0468     		ldr	r4, [r0]
 2462 0016 A469     		ldr	r4, [r4, #24]
 2463 0018 14F4004F 		tst	r4, #32768
 2464 001c 01D0     		beq	.L238
1574:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 2465              		.loc 1 1574 0
 2466 001e 0220     		movs	r0, #2
 2467              	.LVL173:
 2468 0020 F6E7     		b	.L230
 2469              	.LVL174:
 2470              	.L238:
1578:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2471              		.loc 1 1578 0
 2472 0022 90F84040 		ldrb	r4, [r0, #64]	@ zero_extendqisi2
 2473 0026 012C     		cmp	r4, #1
ARM GAS  /tmp/ccpQQaSN.s 			page 164


 2474 0028 2ED0     		beq	.L235
1578:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2475              		.loc 1 1578 0 is_stmt 0 discriminator 2
 2476 002a 0124     		movs	r4, #1
 2477 002c 80F84040 		strb	r4, [r0, #64]
1580:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode        = HAL_I2C_MODE_MASTER;
 2478              		.loc 1 1580 0 is_stmt 1 discriminator 2
 2479 0030 2124     		movs	r4, #33
 2480 0032 80F84140 		strb	r4, [r0, #65]
1581:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 2481              		.loc 1 1581 0 discriminator 2
 2482 0036 1024     		movs	r4, #16
 2483 0038 80F84240 		strb	r4, [r0, #66]
1582:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2484              		.loc 1 1582 0 discriminator 2
 2485 003c 0024     		movs	r4, #0
 2486 003e 4464     		str	r4, [r0, #68]
1585:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferCount   = Size;
 2487              		.loc 1 1585 0 discriminator 2
 2488 0040 4262     		str	r2, [r0, #36]
1586:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 2489              		.loc 1 1586 0 discriminator 2
 2490 0042 4385     		strh	r3, [r0, #42]	@ movhi
1587:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR     = I2C_Master_ISR_IT;
 2491              		.loc 1 1587 0 discriminator 2
 2492 0044 114B     		ldr	r3, .L239
 2493              	.LVL175:
 2494 0046 C362     		str	r3, [r0, #44]
 2495              	.LVL176:
1588:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2496              		.loc 1 1588 0 discriminator 2
 2497 0048 114B     		ldr	r3, .L239+4
 2498 004a 4363     		str	r3, [r0, #52]
1590:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 2499              		.loc 1 1590 0 discriminator 2
 2500 004c 438D     		ldrh	r3, [r0, #42]
 2501 004e 9BB2     		uxth	r3, r3
 2502 0050 FF2B     		cmp	r3, #255
 2503 0052 14D9     		bls	.L231
1592:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       xfermode = I2C_RELOAD_MODE;
 2504              		.loc 1 1592 0
 2505 0054 FF23     		movs	r3, #255
 2506 0056 0385     		strh	r3, [r0, #40]	@ movhi
 2507              	.LVL177:
1593:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 2508              		.loc 1 1593 0
 2509 0058 4FF08073 		mov	r3, #16777216
 2510              	.LVL178:
 2511              	.L232:
 2512 005c 0446     		mov	r4, r0
 2513              	.LVL179:
1603:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2514              		.loc 1 1603 0
 2515 005e 90F82820 		ldrb	r2, [r0, #40]	@ zero_extendqisi2
 2516              	.LVL180:
 2517 0062 0C48     		ldr	r0, .L239+8
 2518              	.LVL181:
ARM GAS  /tmp/ccpQQaSN.s 			page 165


 2519 0064 0090     		str	r0, [sp]
 2520              	.LVL182:
 2521 0066 2046     		mov	r0, r4
 2522 0068 FFF7FEFF 		bl	I2C_TransferConfig
 2523              	.LVL183:
1606:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2524              		.loc 1 1606 0
 2525 006c 0025     		movs	r5, #0
 2526 006e 84F84050 		strb	r5, [r4, #64]
1615:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2527              		.loc 1 1615 0
 2528 0072 0121     		movs	r1, #1
 2529 0074 2046     		mov	r0, r4
 2530 0076 FFF7FEFF 		bl	I2C_Enable_IRQ
 2531              	.LVL184:
1617:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 2532              		.loc 1 1617 0
 2533 007a 2846     		mov	r0, r5
 2534 007c C8E7     		b	.L230
 2535              	.LVL185:
 2536              	.L231:
1597:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       xfermode = I2C_AUTOEND_MODE;
 2537              		.loc 1 1597 0
 2538 007e 438D     		ldrh	r3, [r0, #42]
 2539 0080 0385     		strh	r3, [r0, #40]	@ movhi
 2540              	.LVL186:
1598:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 2541              		.loc 1 1598 0
 2542 0082 4FF00073 		mov	r3, #33554432
 2543 0086 E9E7     		b	.L232
 2544              	.LVL187:
 2545              	.L235:
1578:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2546              		.loc 1 1578 0
 2547 0088 0220     		movs	r0, #2
 2548              	.LVL188:
 2549 008a C1E7     		b	.L230
 2550              	.L240:
 2551              		.align	2
 2552              	.L239:
 2553 008c 0000FFFF 		.word	-65536
 2554 0090 00000000 		.word	I2C_Master_ISR_IT
 2555 0094 00200080 		.word	-2147475456
 2556              		.cfi_endproc
 2557              	.LFE131:
 2559              		.section	.text.HAL_I2C_Master_Receive_IT,"ax",%progbits
 2560              		.align	1
 2561              		.global	HAL_I2C_Master_Receive_IT
 2562              		.syntax unified
 2563              		.thumb
 2564              		.thumb_func
 2565              		.fpu fpv4-sp-d16
 2567              	HAL_I2C_Master_Receive_IT:
 2568              	.LFB132:
1636:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t xfermode;
 2569              		.loc 1 1636 0
 2570              		.cfi_startproc
ARM GAS  /tmp/ccpQQaSN.s 			page 166


 2571              		@ args = 0, pretend = 0, frame = 0
 2572              		@ frame_needed = 0, uses_anonymous_args = 0
 2573              	.LVL189:
 2574 0000 30B5     		push	{r4, r5, lr}
 2575              	.LCFI43:
 2576              		.cfi_def_cfa_offset 12
 2577              		.cfi_offset 4, -12
 2578              		.cfi_offset 5, -8
 2579              		.cfi_offset 14, -4
 2580 0002 83B0     		sub	sp, sp, #12
 2581              	.LCFI44:
 2582              		.cfi_def_cfa_offset 24
1639:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 2583              		.loc 1 1639 0
 2584 0004 90F84140 		ldrb	r4, [r0, #65]	@ zero_extendqisi2
 2585 0008 E4B2     		uxtb	r4, r4
 2586 000a 202C     		cmp	r4, #32
 2587 000c 02D0     		beq	.L249
1690:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 2588              		.loc 1 1690 0
 2589 000e 0220     		movs	r0, #2
 2590              	.LVL190:
 2591              	.L242:
1692:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2592              		.loc 1 1692 0
 2593 0010 03B0     		add	sp, sp, #12
 2594              	.LCFI45:
 2595              		.cfi_remember_state
 2596              		.cfi_def_cfa_offset 12
 2597              		@ sp needed
 2598 0012 30BD     		pop	{r4, r5, pc}
 2599              	.LVL191:
 2600              	.L249:
 2601              	.LCFI46:
 2602              		.cfi_restore_state
1641:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 2603              		.loc 1 1641 0
 2604 0014 0468     		ldr	r4, [r0]
 2605 0016 A469     		ldr	r4, [r4, #24]
 2606 0018 14F4004F 		tst	r4, #32768
 2607 001c 01D0     		beq	.L250
1643:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 2608              		.loc 1 1643 0
 2609 001e 0220     		movs	r0, #2
 2610              	.LVL192:
 2611 0020 F6E7     		b	.L242
 2612              	.LVL193:
 2613              	.L250:
1647:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2614              		.loc 1 1647 0
 2615 0022 90F84040 		ldrb	r4, [r0, #64]	@ zero_extendqisi2
 2616 0026 012C     		cmp	r4, #1
 2617 0028 2ED0     		beq	.L247
1647:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2618              		.loc 1 1647 0 is_stmt 0 discriminator 2
 2619 002a 0124     		movs	r4, #1
 2620 002c 80F84040 		strb	r4, [r0, #64]
ARM GAS  /tmp/ccpQQaSN.s 			page 167


1649:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode        = HAL_I2C_MODE_MASTER;
 2621              		.loc 1 1649 0 is_stmt 1 discriminator 2
 2622 0030 2224     		movs	r4, #34
 2623 0032 80F84140 		strb	r4, [r0, #65]
1650:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 2624              		.loc 1 1650 0 discriminator 2
 2625 0036 1024     		movs	r4, #16
 2626 0038 80F84240 		strb	r4, [r0, #66]
1651:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2627              		.loc 1 1651 0 discriminator 2
 2628 003c 0024     		movs	r4, #0
 2629 003e 4464     		str	r4, [r0, #68]
1654:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferCount   = Size;
 2630              		.loc 1 1654 0 discriminator 2
 2631 0040 4262     		str	r2, [r0, #36]
1655:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 2632              		.loc 1 1655 0 discriminator 2
 2633 0042 4385     		strh	r3, [r0, #42]	@ movhi
1656:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR     = I2C_Master_ISR_IT;
 2634              		.loc 1 1656 0 discriminator 2
 2635 0044 114B     		ldr	r3, .L251
 2636              	.LVL194:
 2637 0046 C362     		str	r3, [r0, #44]
 2638              	.LVL195:
1657:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2639              		.loc 1 1657 0 discriminator 2
 2640 0048 114B     		ldr	r3, .L251+4
 2641 004a 4363     		str	r3, [r0, #52]
1659:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 2642              		.loc 1 1659 0 discriminator 2
 2643 004c 438D     		ldrh	r3, [r0, #42]
 2644 004e 9BB2     		uxth	r3, r3
 2645 0050 FF2B     		cmp	r3, #255
 2646 0052 14D9     		bls	.L243
1661:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       xfermode = I2C_RELOAD_MODE;
 2647              		.loc 1 1661 0
 2648 0054 FF23     		movs	r3, #255
 2649 0056 0385     		strh	r3, [r0, #40]	@ movhi
 2650              	.LVL196:
1662:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 2651              		.loc 1 1662 0
 2652 0058 4FF08073 		mov	r3, #16777216
 2653              	.LVL197:
 2654              	.L244:
 2655 005c 0446     		mov	r4, r0
 2656              	.LVL198:
1672:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2657              		.loc 1 1672 0
 2658 005e 90F82820 		ldrb	r2, [r0, #40]	@ zero_extendqisi2
 2659              	.LVL199:
 2660 0062 0C48     		ldr	r0, .L251+8
 2661              	.LVL200:
 2662 0064 0090     		str	r0, [sp]
 2663              	.LVL201:
 2664 0066 2046     		mov	r0, r4
 2665 0068 FFF7FEFF 		bl	I2C_TransferConfig
 2666              	.LVL202:
ARM GAS  /tmp/ccpQQaSN.s 			page 168


1675:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2667              		.loc 1 1675 0
 2668 006c 0025     		movs	r5, #0
 2669 006e 84F84050 		strb	r5, [r4, #64]
1684:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2670              		.loc 1 1684 0
 2671 0072 0221     		movs	r1, #2
 2672 0074 2046     		mov	r0, r4
 2673 0076 FFF7FEFF 		bl	I2C_Enable_IRQ
 2674              	.LVL203:
1686:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 2675              		.loc 1 1686 0
 2676 007a 2846     		mov	r0, r5
 2677 007c C8E7     		b	.L242
 2678              	.LVL204:
 2679              	.L243:
1666:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       xfermode = I2C_AUTOEND_MODE;
 2680              		.loc 1 1666 0
 2681 007e 438D     		ldrh	r3, [r0, #42]
 2682 0080 0385     		strh	r3, [r0, #40]	@ movhi
 2683              	.LVL205:
1667:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 2684              		.loc 1 1667 0
 2685 0082 4FF00073 		mov	r3, #33554432
 2686 0086 E9E7     		b	.L244
 2687              	.LVL206:
 2688              	.L247:
1647:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2689              		.loc 1 1647 0
 2690 0088 0220     		movs	r0, #2
 2691              	.LVL207:
 2692 008a C1E7     		b	.L242
 2693              	.L252:
 2694              		.align	2
 2695              	.L251:
 2696 008c 0000FFFF 		.word	-65536
 2697 0090 00000000 		.word	I2C_Master_ISR_IT
 2698 0094 00240080 		.word	-2147474432
 2699              		.cfi_endproc
 2700              	.LFE132:
 2702              		.section	.text.HAL_I2C_Slave_Transmit_IT,"ax",%progbits
 2703              		.align	1
 2704              		.global	HAL_I2C_Slave_Transmit_IT
 2705              		.syntax unified
 2706              		.thumb
 2707              		.thumb_func
 2708              		.fpu fpv4-sp-d16
 2710              	HAL_I2C_Slave_Transmit_IT:
 2711              	.LFB133:
1703:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (hi2c->State == HAL_I2C_STATE_READY)
 2712              		.loc 1 1703 0
 2713              		.cfi_startproc
 2714              		@ args = 0, pretend = 0, frame = 0
 2715              		@ frame_needed = 0, uses_anonymous_args = 0
 2716              	.LVL208:
 2717 0000 38B5     		push	{r3, r4, r5, lr}
 2718              	.LCFI47:
ARM GAS  /tmp/ccpQQaSN.s 			page 169


 2719              		.cfi_def_cfa_offset 16
 2720              		.cfi_offset 3, -16
 2721              		.cfi_offset 4, -12
 2722              		.cfi_offset 5, -8
 2723              		.cfi_offset 14, -4
1704:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 2724              		.loc 1 1704 0
 2725 0002 90F84130 		ldrb	r3, [r0, #65]	@ zero_extendqisi2
 2726 0006 DBB2     		uxtb	r3, r3
 2727 0008 202B     		cmp	r3, #32
 2728 000a 01D0     		beq	.L258
1739:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 2729              		.loc 1 1739 0
 2730 000c 0220     		movs	r0, #2
 2731              	.LVL209:
 2732 000e 38BD     		pop	{r3, r4, r5, pc}
 2733              	.LVL210:
 2734              	.L258:
1707:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2735              		.loc 1 1707 0
 2736 0010 90F84030 		ldrb	r3, [r0, #64]	@ zero_extendqisi2
 2737 0014 012B     		cmp	r3, #1
 2738 0016 01D1     		bne	.L259
 2739 0018 0220     		movs	r0, #2
 2740              	.LVL211:
1741:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2741              		.loc 1 1741 0
 2742 001a 38BD     		pop	{r3, r4, r5, pc}
 2743              	.LVL212:
 2744              	.L259:
1707:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2745              		.loc 1 1707 0 discriminator 2
 2746 001c 0123     		movs	r3, #1
 2747 001e 80F84030 		strb	r3, [r0, #64]
1709:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode        = HAL_I2C_MODE_SLAVE;
 2748              		.loc 1 1709 0 discriminator 2
 2749 0022 2123     		movs	r3, #33
 2750 0024 80F84130 		strb	r3, [r0, #65]
1710:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 2751              		.loc 1 1710 0 discriminator 2
 2752 0028 2023     		movs	r3, #32
 2753 002a 80F84230 		strb	r3, [r0, #66]
1711:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2754              		.loc 1 1711 0 discriminator 2
 2755 002e 0024     		movs	r4, #0
 2756 0030 4464     		str	r4, [r0, #68]
1714:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2757              		.loc 1 1714 0 discriminator 2
 2758 0032 0568     		ldr	r5, [r0]
 2759 0034 6B68     		ldr	r3, [r5, #4]
 2760 0036 23F40043 		bic	r3, r3, #32768
 2761 003a 6B60     		str	r3, [r5, #4]
1717:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferCount   = Size;
 2762              		.loc 1 1717 0 discriminator 2
 2763 003c 4162     		str	r1, [r0, #36]
1718:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferSize    = hi2c->XferCount;
 2764              		.loc 1 1718 0 discriminator 2
ARM GAS  /tmp/ccpQQaSN.s 			page 170


 2765 003e 4285     		strh	r2, [r0, #42]	@ movhi
1719:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 2766              		.loc 1 1719 0 discriminator 2
 2767 0040 438D     		ldrh	r3, [r0, #42]
 2768 0042 0385     		strh	r3, [r0, #40]	@ movhi
1720:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR     = I2C_Slave_ISR_IT;
 2769              		.loc 1 1720 0 discriminator 2
 2770 0044 054B     		ldr	r3, .L260
 2771 0046 C362     		str	r3, [r0, #44]
1721:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2772              		.loc 1 1721 0 discriminator 2
 2773 0048 054B     		ldr	r3, .L260+4
 2774 004a 4363     		str	r3, [r0, #52]
1724:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2775              		.loc 1 1724 0 discriminator 2
 2776 004c 80F84040 		strb	r4, [r0, #64]
1733:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2777              		.loc 1 1733 0 discriminator 2
 2778 0050 0521     		movs	r1, #5
 2779              	.LVL213:
 2780 0052 FFF7FEFF 		bl	I2C_Enable_IRQ
 2781              	.LVL214:
1735:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 2782              		.loc 1 1735 0 discriminator 2
 2783 0056 2046     		mov	r0, r4
 2784 0058 38BD     		pop	{r3, r4, r5, pc}
 2785              	.L261:
 2786 005a 00BF     		.align	2
 2787              	.L260:
 2788 005c 0000FFFF 		.word	-65536
 2789 0060 00000000 		.word	I2C_Slave_ISR_IT
 2790              		.cfi_endproc
 2791              	.LFE133:
 2793              		.section	.text.HAL_I2C_Slave_Receive_IT,"ax",%progbits
 2794              		.align	1
 2795              		.global	HAL_I2C_Slave_Receive_IT
 2796              		.syntax unified
 2797              		.thumb
 2798              		.thumb_func
 2799              		.fpu fpv4-sp-d16
 2801              	HAL_I2C_Slave_Receive_IT:
 2802              	.LFB134:
1752:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (hi2c->State == HAL_I2C_STATE_READY)
 2803              		.loc 1 1752 0
 2804              		.cfi_startproc
 2805              		@ args = 0, pretend = 0, frame = 0
 2806              		@ frame_needed = 0, uses_anonymous_args = 0
 2807              	.LVL215:
 2808 0000 38B5     		push	{r3, r4, r5, lr}
 2809              	.LCFI48:
 2810              		.cfi_def_cfa_offset 16
 2811              		.cfi_offset 3, -16
 2812              		.cfi_offset 4, -12
 2813              		.cfi_offset 5, -8
 2814              		.cfi_offset 14, -4
1753:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 2815              		.loc 1 1753 0
ARM GAS  /tmp/ccpQQaSN.s 			page 171


 2816 0002 90F84130 		ldrb	r3, [r0, #65]	@ zero_extendqisi2
 2817 0006 DBB2     		uxtb	r3, r3
 2818 0008 202B     		cmp	r3, #32
 2819 000a 01D0     		beq	.L267
1788:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 2820              		.loc 1 1788 0
 2821 000c 0220     		movs	r0, #2
 2822              	.LVL216:
 2823 000e 38BD     		pop	{r3, r4, r5, pc}
 2824              	.LVL217:
 2825              	.L267:
1756:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2826              		.loc 1 1756 0
 2827 0010 90F84030 		ldrb	r3, [r0, #64]	@ zero_extendqisi2
 2828 0014 012B     		cmp	r3, #1
 2829 0016 01D1     		bne	.L268
 2830 0018 0220     		movs	r0, #2
 2831              	.LVL218:
1790:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2832              		.loc 1 1790 0
 2833 001a 38BD     		pop	{r3, r4, r5, pc}
 2834              	.LVL219:
 2835              	.L268:
1756:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2836              		.loc 1 1756 0 discriminator 2
 2837 001c 0123     		movs	r3, #1
 2838 001e 80F84030 		strb	r3, [r0, #64]
1758:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode        = HAL_I2C_MODE_SLAVE;
 2839              		.loc 1 1758 0 discriminator 2
 2840 0022 2223     		movs	r3, #34
 2841 0024 80F84130 		strb	r3, [r0, #65]
1759:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 2842              		.loc 1 1759 0 discriminator 2
 2843 0028 2023     		movs	r3, #32
 2844 002a 80F84230 		strb	r3, [r0, #66]
1760:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2845              		.loc 1 1760 0 discriminator 2
 2846 002e 0024     		movs	r4, #0
 2847 0030 4464     		str	r4, [r0, #68]
1763:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2848              		.loc 1 1763 0 discriminator 2
 2849 0032 0568     		ldr	r5, [r0]
 2850 0034 6B68     		ldr	r3, [r5, #4]
 2851 0036 23F40043 		bic	r3, r3, #32768
 2852 003a 6B60     		str	r3, [r5, #4]
1766:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferCount   = Size;
 2853              		.loc 1 1766 0 discriminator 2
 2854 003c 4162     		str	r1, [r0, #36]
1767:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferSize    = hi2c->XferCount;
 2855              		.loc 1 1767 0 discriminator 2
 2856 003e 4285     		strh	r2, [r0, #42]	@ movhi
1768:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 2857              		.loc 1 1768 0 discriminator 2
 2858 0040 438D     		ldrh	r3, [r0, #42]
 2859 0042 0385     		strh	r3, [r0, #40]	@ movhi
1769:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR     = I2C_Slave_ISR_IT;
 2860              		.loc 1 1769 0 discriminator 2
ARM GAS  /tmp/ccpQQaSN.s 			page 172


 2861 0044 054B     		ldr	r3, .L269
 2862 0046 C362     		str	r3, [r0, #44]
1770:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2863              		.loc 1 1770 0 discriminator 2
 2864 0048 054B     		ldr	r3, .L269+4
 2865 004a 4363     		str	r3, [r0, #52]
1773:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2866              		.loc 1 1773 0 discriminator 2
 2867 004c 80F84040 		strb	r4, [r0, #64]
1782:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2868              		.loc 1 1782 0 discriminator 2
 2869 0050 0621     		movs	r1, #6
 2870              	.LVL220:
 2871 0052 FFF7FEFF 		bl	I2C_Enable_IRQ
 2872              	.LVL221:
1784:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 2873              		.loc 1 1784 0 discriminator 2
 2874 0056 2046     		mov	r0, r4
 2875 0058 38BD     		pop	{r3, r4, r5, pc}
 2876              	.L270:
 2877 005a 00BF     		.align	2
 2878              	.L269:
 2879 005c 0000FFFF 		.word	-65536
 2880 0060 00000000 		.word	I2C_Slave_ISR_IT
 2881              		.cfi_endproc
 2882              	.LFE134:
 2884              		.section	.text.HAL_I2C_Master_Transmit_DMA,"ax",%progbits
 2885              		.align	1
 2886              		.global	HAL_I2C_Master_Transmit_DMA
 2887              		.syntax unified
 2888              		.thumb
 2889              		.thumb_func
 2890              		.fpu fpv4-sp-d16
 2892              	HAL_I2C_Master_Transmit_DMA:
 2893              	.LFB135:
1803:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t xfermode;
 2894              		.loc 1 1803 0
 2895              		.cfi_startproc
 2896              		@ args = 0, pretend = 0, frame = 0
 2897              		@ frame_needed = 0, uses_anonymous_args = 0
 2898              	.LVL222:
 2899 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 2900              	.LCFI49:
 2901              		.cfi_def_cfa_offset 20
 2902              		.cfi_offset 4, -20
 2903              		.cfi_offset 5, -16
 2904              		.cfi_offset 6, -12
 2905              		.cfi_offset 7, -8
 2906              		.cfi_offset 14, -4
 2907 0002 83B0     		sub	sp, sp, #12
 2908              	.LCFI50:
 2909              		.cfi_def_cfa_offset 32
1807:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 2910              		.loc 1 1807 0
 2911 0004 90F84140 		ldrb	r4, [r0, #65]	@ zero_extendqisi2
 2912 0008 E4B2     		uxtb	r4, r4
 2913 000a 202C     		cmp	r4, #32
ARM GAS  /tmp/ccpQQaSN.s 			page 173


 2914 000c 03D0     		beq	.L284
1931:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 2915              		.loc 1 1931 0
 2916 000e 0224     		movs	r4, #2
 2917              	.LVL223:
 2918              	.L272:
1933:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2919              		.loc 1 1933 0
 2920 0010 2046     		mov	r0, r4
 2921 0012 03B0     		add	sp, sp, #12
 2922              	.LCFI51:
 2923              		.cfi_remember_state
 2924              		.cfi_def_cfa_offset 20
 2925              		@ sp needed
 2926 0014 F0BD     		pop	{r4, r5, r6, r7, pc}
 2927              	.LVL224:
 2928              	.L284:
 2929              	.LCFI52:
 2930              		.cfi_restore_state
1809:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 2931              		.loc 1 1809 0
 2932 0016 0468     		ldr	r4, [r0]
 2933 0018 A469     		ldr	r4, [r4, #24]
 2934 001a 14F4004F 		tst	r4, #32768
 2935 001e 01D0     		beq	.L285
1811:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 2936              		.loc 1 1811 0
 2937 0020 0224     		movs	r4, #2
 2938 0022 F5E7     		b	.L272
 2939              	.L285:
1815:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2940              		.loc 1 1815 0
 2941 0024 90F84040 		ldrb	r4, [r0, #64]	@ zero_extendqisi2
 2942 0028 012C     		cmp	r4, #1
 2943 002a 00F08280 		beq	.L281
1815:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2944              		.loc 1 1815 0 is_stmt 0 discriminator 2
 2945 002e 0124     		movs	r4, #1
 2946 0030 80F84040 		strb	r4, [r0, #64]
1817:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode        = HAL_I2C_MODE_MASTER;
 2947              		.loc 1 1817 0 is_stmt 1 discriminator 2
 2948 0034 2124     		movs	r4, #33
 2949 0036 80F84140 		strb	r4, [r0, #65]
1818:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 2950              		.loc 1 1818 0 discriminator 2
 2951 003a 1024     		movs	r4, #16
 2952 003c 80F84240 		strb	r4, [r0, #66]
1819:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2953              		.loc 1 1819 0 discriminator 2
 2954 0040 0024     		movs	r4, #0
 2955 0042 4464     		str	r4, [r0, #68]
1822:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferCount   = Size;
 2956              		.loc 1 1822 0 discriminator 2
 2957 0044 4262     		str	r2, [r0, #36]
1823:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 2958              		.loc 1 1823 0 discriminator 2
 2959 0046 4385     		strh	r3, [r0, #42]	@ movhi
ARM GAS  /tmp/ccpQQaSN.s 			page 174


1824:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR     = I2C_Master_ISR_DMA;
 2960              		.loc 1 1824 0 discriminator 2
 2961 0048 3B4B     		ldr	r3, .L287
 2962              	.LVL225:
 2963 004a C362     		str	r3, [r0, #44]
 2964              	.LVL226:
1825:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2965              		.loc 1 1825 0 discriminator 2
 2966 004c 3B4B     		ldr	r3, .L287+4
 2967 004e 4363     		str	r3, [r0, #52]
1827:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 2968              		.loc 1 1827 0 discriminator 2
 2969 0050 438D     		ldrh	r3, [r0, #42]
 2970 0052 9BB2     		uxth	r3, r3
 2971 0054 FF2B     		cmp	r3, #255
 2972 0056 2CD9     		bls	.L273
1829:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       xfermode = I2C_RELOAD_MODE;
 2973              		.loc 1 1829 0
 2974 0058 FF23     		movs	r3, #255
 2975 005a 0385     		strh	r3, [r0, #40]	@ movhi
 2976              	.LVL227:
1830:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 2977              		.loc 1 1830 0
 2978 005c 4FF08076 		mov	r6, #16777216
 2979              	.LVL228:
 2980              	.L274:
 2981 0060 1446     		mov	r4, r2
 2982 0062 0F46     		mov	r7, r1
 2983 0064 0546     		mov	r5, r0
 2984              	.LVL229:
1838:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 2985              		.loc 1 1838 0
 2986 0066 028D     		ldrh	r2, [r0, #40]
 2987              	.LVL230:
 2988 0068 002A     		cmp	r2, #0
 2989 006a 51D0     		beq	.L275
 2990              	.LVL231:
1840:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 2991              		.loc 1 1840 0
 2992 006c 836B     		ldr	r3, [r0, #56]
 2993 006e 2BB3     		cbz	r3, .L276
1843:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2994              		.loc 1 1843 0
 2995 0070 334A     		ldr	r2, .L287+8
 2996 0072 DA62     		str	r2, [r3, #44]
1846:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2997              		.loc 1 1846 0
 2998 0074 836B     		ldr	r3, [r0, #56]
 2999 0076 334A     		ldr	r2, .L287+12
 3000 0078 5A63     		str	r2, [r3, #52]
1849:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->hdmatx->XferAbortCallback = NULL;
 3001              		.loc 1 1849 0
 3002 007a 826B     		ldr	r2, [r0, #56]
 3003 007c 0023     		movs	r3, #0
 3004 007e 1363     		str	r3, [r2, #48]
1850:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3005              		.loc 1 1850 0
ARM GAS  /tmp/ccpQQaSN.s 			page 175


 3006 0080 826B     		ldr	r2, [r0, #56]
 3007 0082 9363     		str	r3, [r2, #56]
1853:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
 3008              		.loc 1 1853 0
 3009 0084 0268     		ldr	r2, [r0]
 3010 0086 038D     		ldrh	r3, [r0, #40]
 3011 0088 2832     		adds	r2, r2, #40
 3012 008a 2146     		mov	r1, r4
 3013              	.LVL232:
 3014 008c 806B     		ldr	r0, [r0, #56]
 3015              	.LVL233:
 3016 008e FFF7FEFF 		bl	HAL_DMA_Start_IT
 3017              	.LVL234:
1870:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 3018              		.loc 1 1870 0
 3019 0092 0446     		mov	r4, r0
 3020              	.LVL235:
 3021 0094 00B3     		cbz	r0, .L286
1894:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->Mode      = HAL_I2C_MODE_NONE;
 3022              		.loc 1 1894 0
 3023 0096 2023     		movs	r3, #32
 3024 0098 85F84130 		strb	r3, [r5, #65]
1895:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3025              		.loc 1 1895 0
 3026 009c 0022     		movs	r2, #0
 3027 009e 85F84220 		strb	r2, [r5, #66]
1898:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3028              		.loc 1 1898 0
 3029 00a2 6B6C     		ldr	r3, [r5, #68]
 3030 00a4 43F01003 		orr	r3, r3, #16
 3031 00a8 6B64     		str	r3, [r5, #68]
1901:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3032              		.loc 1 1901 0
 3033 00aa 85F84020 		strb	r2, [r5, #64]
1903:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
 3034              		.loc 1 1903 0
 3035 00ae 0124     		movs	r4, #1
 3036 00b0 AEE7     		b	.L272
 3037              	.LVL236:
 3038              	.L273:
1834:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       xfermode = I2C_AUTOEND_MODE;
 3039              		.loc 1 1834 0
 3040 00b2 438D     		ldrh	r3, [r0, #42]
 3041 00b4 0385     		strh	r3, [r0, #40]	@ movhi
 3042              	.LVL237:
1835:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 3043              		.loc 1 1835 0
 3044 00b6 4FF00076 		mov	r6, #33554432
 3045 00ba D1E7     		b	.L274
 3046              	.LVL238:
 3047              	.L276:
1858:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->Mode      = HAL_I2C_MODE_NONE;
 3048              		.loc 1 1858 0
 3049 00bc 2023     		movs	r3, #32
 3050 00be 80F84130 		strb	r3, [r0, #65]
1859:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3051              		.loc 1 1859 0
ARM GAS  /tmp/ccpQQaSN.s 			page 176


 3052 00c2 0022     		movs	r2, #0
 3053 00c4 80F84220 		strb	r2, [r0, #66]
1862:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3054              		.loc 1 1862 0
 3055 00c8 436C     		ldr	r3, [r0, #68]
 3056 00ca 43F08003 		orr	r3, r3, #128
 3057 00ce 4364     		str	r3, [r0, #68]
1865:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3058              		.loc 1 1865 0
 3059 00d0 80F84020 		strb	r2, [r0, #64]
1867:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
 3060              		.loc 1 1867 0
 3061 00d4 0124     		movs	r4, #1
 3062              	.LVL239:
 3063 00d6 9BE7     		b	.L272
 3064              	.LVL240:
 3065              	.L286:
1874:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3066              		.loc 1 1874 0
 3067 00d8 95F82820 		ldrb	r2, [r5, #40]	@ zero_extendqisi2
 3068 00dc 1A4B     		ldr	r3, .L287+16
 3069 00de 0093     		str	r3, [sp]
 3070 00e0 3346     		mov	r3, r6
 3071 00e2 3946     		mov	r1, r7
 3072 00e4 2846     		mov	r0, r5
 3073              	.LVL241:
 3074 00e6 FFF7FEFF 		bl	I2C_TransferConfig
 3075              	.LVL242:
1877:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3076              		.loc 1 1877 0
 3077 00ea 6B8D     		ldrh	r3, [r5, #42]
 3078 00ec 9BB2     		uxth	r3, r3
 3079 00ee 2A8D     		ldrh	r2, [r5, #40]
 3080 00f0 9B1A     		subs	r3, r3, r2
 3081 00f2 9BB2     		uxth	r3, r3
 3082 00f4 6B85     		strh	r3, [r5, #42]	@ movhi
1880:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3083              		.loc 1 1880 0
 3084 00f6 0023     		movs	r3, #0
 3085 00f8 85F84030 		strb	r3, [r5, #64]
1886:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3086              		.loc 1 1886 0
 3087 00fc 1121     		movs	r1, #17
 3088 00fe 2846     		mov	r0, r5
 3089 0100 FFF7FEFF 		bl	I2C_Enable_IRQ
 3090              	.LVL243:
1889:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
 3091              		.loc 1 1889 0
 3092 0104 2A68     		ldr	r2, [r5]
 3093 0106 1368     		ldr	r3, [r2]
 3094 0108 43F48043 		orr	r3, r3, #16384
 3095 010c 1360     		str	r3, [r2]
 3096 010e 7FE7     		b	.L272
 3097              	.LVL244:
 3098              	.L275:
1909:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3099              		.loc 1 1909 0
ARM GAS  /tmp/ccpQQaSN.s 			page 177


 3100 0110 0E4B     		ldr	r3, .L287+20
 3101 0112 4363     		str	r3, [r0, #52]
1913:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3102              		.loc 1 1913 0
 3103 0114 0C4B     		ldr	r3, .L287+16
 3104 0116 0093     		str	r3, [sp]
 3105 0118 4FF00073 		mov	r3, #33554432
 3106 011c D2B2     		uxtb	r2, r2
 3107 011e FFF7FEFF 		bl	I2C_TransferConfig
 3108              	.LVL245:
1916:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3109              		.loc 1 1916 0
 3110 0122 0024     		movs	r4, #0
 3111              	.LVL246:
 3112 0124 85F84040 		strb	r4, [r5, #64]
1924:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 3113              		.loc 1 1924 0
 3114 0128 0121     		movs	r1, #1
 3115 012a 2846     		mov	r0, r5
 3116 012c FFF7FEFF 		bl	I2C_Enable_IRQ
 3117              	.LVL247:
 3118 0130 6EE7     		b	.L272
 3119              	.LVL248:
 3120              	.L281:
1815:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3121              		.loc 1 1815 0
 3122 0132 0224     		movs	r4, #2
 3123 0134 6CE7     		b	.L272
 3124              	.L288:
 3125 0136 00BF     		.align	2
 3126              	.L287:
 3127 0138 0000FFFF 		.word	-65536
 3128 013c 00000000 		.word	I2C_Master_ISR_DMA
 3129 0140 00000000 		.word	I2C_DMAMasterTransmitCplt
 3130 0144 00000000 		.word	I2C_DMAError
 3131 0148 00200080 		.word	-2147475456
 3132 014c 00000000 		.word	I2C_Master_ISR_IT
 3133              		.cfi_endproc
 3134              	.LFE135:
 3136              		.section	.text.HAL_I2C_Master_Receive_DMA,"ax",%progbits
 3137              		.align	1
 3138              		.global	HAL_I2C_Master_Receive_DMA
 3139              		.syntax unified
 3140              		.thumb
 3141              		.thumb_func
 3142              		.fpu fpv4-sp-d16
 3144              	HAL_I2C_Master_Receive_DMA:
 3145              	.LFB136:
1946:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t xfermode;
 3146              		.loc 1 1946 0
 3147              		.cfi_startproc
 3148              		@ args = 0, pretend = 0, frame = 0
 3149              		@ frame_needed = 0, uses_anonymous_args = 0
 3150              	.LVL249:
 3151 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 3152              	.LCFI53:
 3153              		.cfi_def_cfa_offset 20
ARM GAS  /tmp/ccpQQaSN.s 			page 178


 3154              		.cfi_offset 4, -20
 3155              		.cfi_offset 5, -16
 3156              		.cfi_offset 6, -12
 3157              		.cfi_offset 7, -8
 3158              		.cfi_offset 14, -4
 3159 0002 83B0     		sub	sp, sp, #12
 3160              	.LCFI54:
 3161              		.cfi_def_cfa_offset 32
1950:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 3162              		.loc 1 1950 0
 3163 0004 90F84140 		ldrb	r4, [r0, #65]	@ zero_extendqisi2
 3164 0008 E4B2     		uxtb	r4, r4
 3165 000a 202C     		cmp	r4, #32
 3166 000c 03D0     		beq	.L302
2074:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 3167              		.loc 1 2074 0
 3168 000e 0224     		movs	r4, #2
 3169              	.LVL250:
 3170              	.L290:
2076:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3171              		.loc 1 2076 0
 3172 0010 2046     		mov	r0, r4
 3173 0012 03B0     		add	sp, sp, #12
 3174              	.LCFI55:
 3175              		.cfi_remember_state
 3176              		.cfi_def_cfa_offset 20
 3177              		@ sp needed
 3178 0014 F0BD     		pop	{r4, r5, r6, r7, pc}
 3179              	.LVL251:
 3180              	.L302:
 3181              	.LCFI56:
 3182              		.cfi_restore_state
1952:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 3183              		.loc 1 1952 0
 3184 0016 0468     		ldr	r4, [r0]
 3185 0018 A469     		ldr	r4, [r4, #24]
 3186 001a 14F4004F 		tst	r4, #32768
 3187 001e 01D0     		beq	.L303
1954:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 3188              		.loc 1 1954 0
 3189 0020 0224     		movs	r4, #2
 3190 0022 F5E7     		b	.L290
 3191              	.L303:
1958:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3192              		.loc 1 1958 0
 3193 0024 90F84040 		ldrb	r4, [r0, #64]	@ zero_extendqisi2
 3194 0028 012C     		cmp	r4, #1
 3195 002a 00F08180 		beq	.L299
1958:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3196              		.loc 1 1958 0 is_stmt 0 discriminator 2
 3197 002e 0124     		movs	r4, #1
 3198 0030 80F84040 		strb	r4, [r0, #64]
1960:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode        = HAL_I2C_MODE_MASTER;
 3199              		.loc 1 1960 0 is_stmt 1 discriminator 2
 3200 0034 2224     		movs	r4, #34
 3201 0036 80F84140 		strb	r4, [r0, #65]
1961:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
ARM GAS  /tmp/ccpQQaSN.s 			page 179


 3202              		.loc 1 1961 0 discriminator 2
 3203 003a 1024     		movs	r4, #16
 3204 003c 80F84240 		strb	r4, [r0, #66]
1962:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3205              		.loc 1 1962 0 discriminator 2
 3206 0040 0024     		movs	r4, #0
 3207 0042 4464     		str	r4, [r0, #68]
1965:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferCount   = Size;
 3208              		.loc 1 1965 0 discriminator 2
 3209 0044 4262     		str	r2, [r0, #36]
1966:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 3210              		.loc 1 1966 0 discriminator 2
 3211 0046 4385     		strh	r3, [r0, #42]	@ movhi
1967:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR     = I2C_Master_ISR_DMA;
 3212              		.loc 1 1967 0 discriminator 2
 3213 0048 3A4B     		ldr	r3, .L305
 3214              	.LVL252:
 3215 004a C362     		str	r3, [r0, #44]
 3216              	.LVL253:
1968:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3217              		.loc 1 1968 0 discriminator 2
 3218 004c 3A4B     		ldr	r3, .L305+4
 3219 004e 4363     		str	r3, [r0, #52]
1970:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 3220              		.loc 1 1970 0 discriminator 2
 3221 0050 438D     		ldrh	r3, [r0, #42]
 3222 0052 9BB2     		uxth	r3, r3
 3223 0054 FF2B     		cmp	r3, #255
 3224 0056 2AD9     		bls	.L291
1972:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       xfermode = I2C_RELOAD_MODE;
 3225              		.loc 1 1972 0
 3226 0058 FF23     		movs	r3, #255
 3227 005a 0385     		strh	r3, [r0, #40]	@ movhi
 3228              	.LVL254:
1973:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 3229              		.loc 1 1973 0
 3230 005c 4FF08076 		mov	r6, #16777216
 3231              	.LVL255:
 3232              	.L292:
 3233 0060 0F46     		mov	r7, r1
 3234 0062 0546     		mov	r5, r0
 3235              	.LVL256:
1981:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 3236              		.loc 1 1981 0
 3237 0064 018D     		ldrh	r1, [r0, #40]
 3238              	.LVL257:
 3239 0066 0029     		cmp	r1, #0
 3240 0068 50D0     		beq	.L293
1983:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 3241              		.loc 1 1983 0
 3242 006a C36B     		ldr	r3, [r0, #60]
 3243 006c 23B3     		cbz	r3, .L294
1986:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3244              		.loc 1 1986 0
 3245 006e 3349     		ldr	r1, .L305+8
 3246 0070 D962     		str	r1, [r3, #44]
1989:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
ARM GAS  /tmp/ccpQQaSN.s 			page 180


 3247              		.loc 1 1989 0
 3248 0072 C36B     		ldr	r3, [r0, #60]
 3249 0074 3249     		ldr	r1, .L305+12
 3250 0076 5963     		str	r1, [r3, #52]
1992:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->hdmarx->XferAbortCallback = NULL;
 3251              		.loc 1 1992 0
 3252 0078 C16B     		ldr	r1, [r0, #60]
 3253 007a 0023     		movs	r3, #0
 3254 007c 0B63     		str	r3, [r1, #48]
1993:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3255              		.loc 1 1993 0
 3256 007e C16B     		ldr	r1, [r0, #60]
 3257 0080 8B63     		str	r3, [r1, #56]
1996:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
 3258              		.loc 1 1996 0
 3259 0082 0168     		ldr	r1, [r0]
 3260 0084 038D     		ldrh	r3, [r0, #40]
 3261 0086 2431     		adds	r1, r1, #36
 3262 0088 C06B     		ldr	r0, [r0, #60]
 3263              	.LVL258:
 3264 008a FFF7FEFF 		bl	HAL_DMA_Start_IT
 3265              	.LVL259:
2013:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 3266              		.loc 1 2013 0
 3267 008e 0446     		mov	r4, r0
 3268 0090 00B3     		cbz	r0, .L304
2037:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->Mode      = HAL_I2C_MODE_NONE;
 3269              		.loc 1 2037 0
 3270 0092 2023     		movs	r3, #32
 3271 0094 85F84130 		strb	r3, [r5, #65]
2038:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3272              		.loc 1 2038 0
 3273 0098 0022     		movs	r2, #0
 3274 009a 85F84220 		strb	r2, [r5, #66]
2041:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3275              		.loc 1 2041 0
 3276 009e 6B6C     		ldr	r3, [r5, #68]
 3277 00a0 43F01003 		orr	r3, r3, #16
 3278 00a4 6B64     		str	r3, [r5, #68]
2044:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3279              		.loc 1 2044 0
 3280 00a6 85F84020 		strb	r2, [r5, #64]
2046:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
 3281              		.loc 1 2046 0
 3282 00aa 0124     		movs	r4, #1
 3283 00ac B0E7     		b	.L290
 3284              	.LVL260:
 3285              	.L291:
1977:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       xfermode = I2C_AUTOEND_MODE;
 3286              		.loc 1 1977 0
 3287 00ae 438D     		ldrh	r3, [r0, #42]
 3288 00b0 0385     		strh	r3, [r0, #40]	@ movhi
 3289              	.LVL261:
1978:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 3290              		.loc 1 1978 0
 3291 00b2 4FF00076 		mov	r6, #33554432
 3292 00b6 D3E7     		b	.L292
ARM GAS  /tmp/ccpQQaSN.s 			page 181


 3293              	.LVL262:
 3294              	.L294:
2001:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->Mode      = HAL_I2C_MODE_NONE;
 3295              		.loc 1 2001 0
 3296 00b8 2023     		movs	r3, #32
 3297 00ba 80F84130 		strb	r3, [r0, #65]
2002:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3298              		.loc 1 2002 0
 3299 00be 0022     		movs	r2, #0
 3300              	.LVL263:
 3301 00c0 80F84220 		strb	r2, [r0, #66]
2005:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3302              		.loc 1 2005 0
 3303 00c4 436C     		ldr	r3, [r0, #68]
 3304 00c6 43F08003 		orr	r3, r3, #128
 3305 00ca 4364     		str	r3, [r0, #68]
2008:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3306              		.loc 1 2008 0
 3307 00cc 80F84020 		strb	r2, [r0, #64]
2010:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
 3308              		.loc 1 2010 0
 3309 00d0 0124     		movs	r4, #1
 3310 00d2 9DE7     		b	.L290
 3311              	.LVL264:
 3312              	.L304:
2017:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3313              		.loc 1 2017 0
 3314 00d4 95F82820 		ldrb	r2, [r5, #40]	@ zero_extendqisi2
 3315 00d8 1A4B     		ldr	r3, .L305+16
 3316 00da 0093     		str	r3, [sp]
 3317 00dc 3346     		mov	r3, r6
 3318 00de 3946     		mov	r1, r7
 3319 00e0 2846     		mov	r0, r5
 3320              	.LVL265:
 3321 00e2 FFF7FEFF 		bl	I2C_TransferConfig
 3322              	.LVL266:
2020:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3323              		.loc 1 2020 0
 3324 00e6 6B8D     		ldrh	r3, [r5, #42]
 3325 00e8 9BB2     		uxth	r3, r3
 3326 00ea 2A8D     		ldrh	r2, [r5, #40]
 3327 00ec 9B1A     		subs	r3, r3, r2
 3328 00ee 9BB2     		uxth	r3, r3
 3329 00f0 6B85     		strh	r3, [r5, #42]	@ movhi
2023:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3330              		.loc 1 2023 0
 3331 00f2 0023     		movs	r3, #0
 3332 00f4 85F84030 		strb	r3, [r5, #64]
2029:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3333              		.loc 1 2029 0
 3334 00f8 1121     		movs	r1, #17
 3335 00fa 2846     		mov	r0, r5
 3336 00fc FFF7FEFF 		bl	I2C_Enable_IRQ
 3337              	.LVL267:
2032:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
 3338              		.loc 1 2032 0
 3339 0100 2A68     		ldr	r2, [r5]
ARM GAS  /tmp/ccpQQaSN.s 			page 182


 3340 0102 1368     		ldr	r3, [r2]
 3341 0104 43F40043 		orr	r3, r3, #32768
 3342 0108 1360     		str	r3, [r2]
 3343 010a 81E7     		b	.L290
 3344              	.LVL268:
 3345              	.L293:
2052:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3346              		.loc 1 2052 0
 3347 010c 0E4B     		ldr	r3, .L305+20
 3348 010e 4363     		str	r3, [r0, #52]
2056:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3349              		.loc 1 2056 0
 3350 0110 0C4B     		ldr	r3, .L305+16
 3351 0112 0093     		str	r3, [sp]
 3352 0114 4FF00073 		mov	r3, #33554432
 3353 0118 CAB2     		uxtb	r2, r1
 3354              	.LVL269:
 3355 011a 3946     		mov	r1, r7
 3356 011c FFF7FEFF 		bl	I2C_TransferConfig
 3357              	.LVL270:
2059:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3358              		.loc 1 2059 0
 3359 0120 0024     		movs	r4, #0
 3360 0122 85F84040 		strb	r4, [r5, #64]
2067:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 3361              		.loc 1 2067 0
 3362 0126 0121     		movs	r1, #1
 3363 0128 2846     		mov	r0, r5
 3364 012a FFF7FEFF 		bl	I2C_Enable_IRQ
 3365              	.LVL271:
 3366 012e 6FE7     		b	.L290
 3367              	.LVL272:
 3368              	.L299:
1958:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3369              		.loc 1 1958 0
 3370 0130 0224     		movs	r4, #2
 3371 0132 6DE7     		b	.L290
 3372              	.L306:
 3373              		.align	2
 3374              	.L305:
 3375 0134 0000FFFF 		.word	-65536
 3376 0138 00000000 		.word	I2C_Master_ISR_DMA
 3377 013c 00000000 		.word	I2C_DMAMasterReceiveCplt
 3378 0140 00000000 		.word	I2C_DMAError
 3379 0144 00240080 		.word	-2147474432
 3380 0148 00000000 		.word	I2C_Master_ISR_IT
 3381              		.cfi_endproc
 3382              	.LFE136:
 3384              		.section	.text.HAL_I2C_Slave_Transmit_DMA,"ax",%progbits
 3385              		.align	1
 3386              		.global	HAL_I2C_Slave_Transmit_DMA
 3387              		.syntax unified
 3388              		.thumb
 3389              		.thumb_func
 3390              		.fpu fpv4-sp-d16
 3392              	HAL_I2C_Slave_Transmit_DMA:
 3393              	.LFB137:
ARM GAS  /tmp/ccpQQaSN.s 			page 183


2087:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   HAL_StatusTypeDef dmaxferstatus;
 3394              		.loc 1 2087 0
 3395              		.cfi_startproc
 3396              		@ args = 0, pretend = 0, frame = 0
 3397              		@ frame_needed = 0, uses_anonymous_args = 0
 3398              	.LVL273:
 3399 0000 38B5     		push	{r3, r4, r5, lr}
 3400              	.LCFI57:
 3401              		.cfi_def_cfa_offset 16
 3402              		.cfi_offset 3, -16
 3403              		.cfi_offset 4, -12
 3404              		.cfi_offset 5, -8
 3405              		.cfi_offset 14, -4
2090:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 3406              		.loc 1 2090 0
 3407 0002 90F84130 		ldrb	r3, [r0, #65]	@ zero_extendqisi2
 3408 0006 DBB2     		uxtb	r3, r3
 3409 0008 202B     		cmp	r3, #32
 3410 000a 02D0     		beq	.L318
2177:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 3411              		.loc 1 2177 0
 3412 000c 0224     		movs	r4, #2
 3413              	.LVL274:
 3414              	.L308:
2179:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3415              		.loc 1 2179 0
 3416 000e 2046     		mov	r0, r4
 3417 0010 38BD     		pop	{r3, r4, r5, pc}
 3418              	.LVL275:
 3419              	.L318:
2092:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 3420              		.loc 1 2092 0
 3421 0012 0029     		cmp	r1, #0
 3422 0014 3BD0     		beq	.L309
2092:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 3423              		.loc 1 2092 0 is_stmt 0 discriminator 1
 3424 0016 002A     		cmp	r2, #0
 3425 0018 39D0     		beq	.L309
2098:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3426              		.loc 1 2098 0 is_stmt 1
 3427 001a 90F84030 		ldrb	r3, [r0, #64]	@ zero_extendqisi2
 3428 001e 012B     		cmp	r3, #1
 3429 0020 5AD0     		beq	.L315
2098:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3430              		.loc 1 2098 0 is_stmt 0 discriminator 2
 3431 0022 0123     		movs	r3, #1
 3432 0024 80F84030 		strb	r3, [r0, #64]
2100:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode        = HAL_I2C_MODE_SLAVE;
 3433              		.loc 1 2100 0 is_stmt 1 discriminator 2
 3434 0028 2123     		movs	r3, #33
 3435 002a 80F84130 		strb	r3, [r0, #65]
2101:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 3436              		.loc 1 2101 0 discriminator 2
 3437 002e 2023     		movs	r3, #32
 3438 0030 80F84230 		strb	r3, [r0, #66]
2102:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3439              		.loc 1 2102 0 discriminator 2
ARM GAS  /tmp/ccpQQaSN.s 			page 184


 3440 0034 0023     		movs	r3, #0
 3441 0036 4364     		str	r3, [r0, #68]
2105:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferCount   = Size;
 3442              		.loc 1 2105 0 discriminator 2
 3443 0038 4162     		str	r1, [r0, #36]
2106:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferSize    = hi2c->XferCount;
 3444              		.loc 1 2106 0 discriminator 2
 3445 003a 4285     		strh	r2, [r0, #42]	@ movhi
2107:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 3446              		.loc 1 2107 0 discriminator 2
 3447 003c 438D     		ldrh	r3, [r0, #42]
 3448 003e 0385     		strh	r3, [r0, #40]	@ movhi
2108:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR     = I2C_Slave_ISR_DMA;
 3449              		.loc 1 2108 0 discriminator 2
 3450 0040 264B     		ldr	r3, .L320
 3451 0042 C362     		str	r3, [r0, #44]
2109:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3452              		.loc 1 2109 0 discriminator 2
 3453 0044 264B     		ldr	r3, .L320+4
 3454 0046 4363     		str	r3, [r0, #52]
2111:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 3455              		.loc 1 2111 0 discriminator 2
 3456 0048 836B     		ldr	r3, [r0, #56]
 3457 004a 2BB3     		cbz	r3, .L311
 3458 004c 0546     		mov	r5, r0
2114:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3459              		.loc 1 2114 0
 3460 004e 254A     		ldr	r2, .L320+8
 3461              	.LVL276:
 3462 0050 DA62     		str	r2, [r3, #44]
2117:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3463              		.loc 1 2117 0
 3464 0052 836B     		ldr	r3, [r0, #56]
 3465 0054 244A     		ldr	r2, .L320+12
 3466 0056 5A63     		str	r2, [r3, #52]
2120:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->hdmatx->XferAbortCallback = NULL;
 3467              		.loc 1 2120 0
 3468 0058 826B     		ldr	r2, [r0, #56]
 3469 005a 0023     		movs	r3, #0
 3470 005c 1363     		str	r3, [r2, #48]
2121:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3471              		.loc 1 2121 0
 3472 005e 826B     		ldr	r2, [r0, #56]
 3473 0060 9363     		str	r3, [r2, #56]
2124:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 3474              		.loc 1 2124 0
 3475 0062 0268     		ldr	r2, [r0]
 3476 0064 038D     		ldrh	r3, [r0, #40]
 3477 0066 2832     		adds	r2, r2, #40
 3478 0068 806B     		ldr	r0, [r0, #56]
 3479              	.LVL277:
 3480 006a FFF7FEFF 		bl	HAL_DMA_Start_IT
 3481              	.LVL278:
2141:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 3482              		.loc 1 2141 0
 3483 006e 0446     		mov	r4, r0
 3484 0070 00B3     		cbz	r0, .L319
ARM GAS  /tmp/ccpQQaSN.s 			page 185


2161:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->Mode      = HAL_I2C_MODE_NONE;
 3485              		.loc 1 2161 0
 3486 0072 2823     		movs	r3, #40
 3487 0074 85F84130 		strb	r3, [r5, #65]
2162:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3488              		.loc 1 2162 0
 3489 0078 0022     		movs	r2, #0
 3490 007a 85F84220 		strb	r2, [r5, #66]
2165:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3491              		.loc 1 2165 0
 3492 007e 6B6C     		ldr	r3, [r5, #68]
 3493 0080 43F01003 		orr	r3, r3, #16
 3494 0084 6B64     		str	r3, [r5, #68]
2168:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3495              		.loc 1 2168 0
 3496 0086 85F84020 		strb	r2, [r5, #64]
2170:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 3497              		.loc 1 2170 0
 3498 008a 0124     		movs	r4, #1
 3499 008c BFE7     		b	.L308
 3500              	.LVL279:
 3501              	.L309:
2094:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return  HAL_ERROR;
 3502              		.loc 1 2094 0
 3503 008e 4FF40073 		mov	r3, #512
 3504 0092 4364     		str	r3, [r0, #68]
2095:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 3505              		.loc 1 2095 0
 3506 0094 0124     		movs	r4, #1
 3507 0096 BAE7     		b	.L308
 3508              	.L311:
2129:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->Mode      = HAL_I2C_MODE_NONE;
 3509              		.loc 1 2129 0
 3510 0098 2823     		movs	r3, #40
 3511 009a 80F84130 		strb	r3, [r0, #65]
2130:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3512              		.loc 1 2130 0
 3513 009e 0022     		movs	r2, #0
 3514              	.LVL280:
 3515 00a0 80F84220 		strb	r2, [r0, #66]
2133:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3516              		.loc 1 2133 0
 3517 00a4 436C     		ldr	r3, [r0, #68]
 3518 00a6 43F08003 		orr	r3, r3, #128
 3519 00aa 4364     		str	r3, [r0, #68]
2136:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3520              		.loc 1 2136 0
 3521 00ac 80F84020 		strb	r2, [r0, #64]
2138:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 3522              		.loc 1 2138 0
 3523 00b0 0124     		movs	r4, #1
 3524 00b2 ACE7     		b	.L308
 3525              	.LVL281:
 3526              	.L319:
2144:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3527              		.loc 1 2144 0
 3528 00b4 2A68     		ldr	r2, [r5]
ARM GAS  /tmp/ccpQQaSN.s 			page 186


 3529 00b6 5368     		ldr	r3, [r2, #4]
 3530 00b8 23F40043 		bic	r3, r3, #32768
 3531 00bc 5360     		str	r3, [r2, #4]
2147:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3532              		.loc 1 2147 0
 3533 00be 0023     		movs	r3, #0
 3534 00c0 85F84030 		strb	r3, [r5, #64]
2153:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3535              		.loc 1 2153 0
 3536 00c4 0421     		movs	r1, #4
 3537 00c6 2846     		mov	r0, r5
 3538              	.LVL282:
 3539 00c8 FFF7FEFF 		bl	I2C_Enable_IRQ
 3540              	.LVL283:
2156:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 3541              		.loc 1 2156 0
 3542 00cc 2A68     		ldr	r2, [r5]
 3543 00ce 1368     		ldr	r3, [r2]
 3544 00d0 43F48043 		orr	r3, r3, #16384
 3545 00d4 1360     		str	r3, [r2]
2173:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 3546              		.loc 1 2173 0
 3547 00d6 9AE7     		b	.L308
 3548              	.LVL284:
 3549              	.L315:
2098:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3550              		.loc 1 2098 0
 3551 00d8 0224     		movs	r4, #2
 3552 00da 98E7     		b	.L308
 3553              	.L321:
 3554              		.align	2
 3555              	.L320:
 3556 00dc 0000FFFF 		.word	-65536
 3557 00e0 00000000 		.word	I2C_Slave_ISR_DMA
 3558 00e4 00000000 		.word	I2C_DMASlaveTransmitCplt
 3559 00e8 00000000 		.word	I2C_DMAError
 3560              		.cfi_endproc
 3561              	.LFE137:
 3563              		.section	.text.HAL_I2C_Slave_Receive_DMA,"ax",%progbits
 3564              		.align	1
 3565              		.global	HAL_I2C_Slave_Receive_DMA
 3566              		.syntax unified
 3567              		.thumb
 3568              		.thumb_func
 3569              		.fpu fpv4-sp-d16
 3571              	HAL_I2C_Slave_Receive_DMA:
 3572              	.LFB138:
2190:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   HAL_StatusTypeDef dmaxferstatus;
 3573              		.loc 1 2190 0
 3574              		.cfi_startproc
 3575              		@ args = 0, pretend = 0, frame = 0
 3576              		@ frame_needed = 0, uses_anonymous_args = 0
 3577              	.LVL285:
 3578 0000 38B5     		push	{r3, r4, r5, lr}
 3579              	.LCFI58:
 3580              		.cfi_def_cfa_offset 16
 3581              		.cfi_offset 3, -16
ARM GAS  /tmp/ccpQQaSN.s 			page 187


 3582              		.cfi_offset 4, -12
 3583              		.cfi_offset 5, -8
 3584              		.cfi_offset 14, -4
2193:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 3585              		.loc 1 2193 0
 3586 0002 90F84130 		ldrb	r3, [r0, #65]	@ zero_extendqisi2
 3587 0006 DBB2     		uxtb	r3, r3
 3588 0008 202B     		cmp	r3, #32
 3589 000a 02D0     		beq	.L333
2280:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 3590              		.loc 1 2280 0
 3591 000c 0224     		movs	r4, #2
 3592              	.LVL286:
 3593              	.L323:
2282:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
 3594              		.loc 1 2282 0
 3595 000e 2046     		mov	r0, r4
 3596 0010 38BD     		pop	{r3, r4, r5, pc}
 3597              	.LVL287:
 3598              	.L333:
2195:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 3599              		.loc 1 2195 0
 3600 0012 0029     		cmp	r1, #0
 3601 0014 3CD0     		beq	.L324
2195:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 3602              		.loc 1 2195 0 is_stmt 0 discriminator 1
 3603 0016 002A     		cmp	r2, #0
 3604 0018 3AD0     		beq	.L324
2201:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3605              		.loc 1 2201 0 is_stmt 1
 3606 001a 90F84030 		ldrb	r3, [r0, #64]	@ zero_extendqisi2
 3607 001e 012B     		cmp	r3, #1
 3608 0020 5BD0     		beq	.L330
2201:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3609              		.loc 1 2201 0 is_stmt 0 discriminator 2
 3610 0022 0123     		movs	r3, #1
 3611 0024 80F84030 		strb	r3, [r0, #64]
2203:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode        = HAL_I2C_MODE_SLAVE;
 3612              		.loc 1 2203 0 is_stmt 1 discriminator 2
 3613 0028 2223     		movs	r3, #34
 3614 002a 80F84130 		strb	r3, [r0, #65]
2204:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 3615              		.loc 1 2204 0 discriminator 2
 3616 002e 2023     		movs	r3, #32
 3617 0030 80F84230 		strb	r3, [r0, #66]
2205:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3618              		.loc 1 2205 0 discriminator 2
 3619 0034 0023     		movs	r3, #0
 3620 0036 4364     		str	r3, [r0, #68]
2208:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferCount   = Size;
 3621              		.loc 1 2208 0 discriminator 2
 3622 0038 4162     		str	r1, [r0, #36]
2209:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferSize    = hi2c->XferCount;
 3623              		.loc 1 2209 0 discriminator 2
 3624 003a 4285     		strh	r2, [r0, #42]	@ movhi
2210:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 3625              		.loc 1 2210 0 discriminator 2
ARM GAS  /tmp/ccpQQaSN.s 			page 188


 3626 003c 438D     		ldrh	r3, [r0, #42]
 3627 003e 0385     		strh	r3, [r0, #40]	@ movhi
2211:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR     = I2C_Slave_ISR_DMA;
 3628              		.loc 1 2211 0 discriminator 2
 3629 0040 274B     		ldr	r3, .L335
 3630 0042 C362     		str	r3, [r0, #44]
2212:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3631              		.loc 1 2212 0 discriminator 2
 3632 0044 274B     		ldr	r3, .L335+4
 3633 0046 4363     		str	r3, [r0, #52]
2214:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 3634              		.loc 1 2214 0 discriminator 2
 3635 0048 C36B     		ldr	r3, [r0, #60]
 3636 004a 33B3     		cbz	r3, .L326
 3637 004c 0A46     		mov	r2, r1
 3638              	.LVL288:
 3639 004e 0546     		mov	r5, r0
2217:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3640              		.loc 1 2217 0
 3641 0050 2549     		ldr	r1, .L335+8
 3642              	.LVL289:
 3643 0052 D962     		str	r1, [r3, #44]
 3644              	.LVL290:
2220:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3645              		.loc 1 2220 0
 3646 0054 C36B     		ldr	r3, [r0, #60]
 3647 0056 2549     		ldr	r1, .L335+12
 3648 0058 5963     		str	r1, [r3, #52]
2223:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->hdmarx->XferAbortCallback = NULL;
 3649              		.loc 1 2223 0
 3650 005a C16B     		ldr	r1, [r0, #60]
 3651 005c 0023     		movs	r3, #0
 3652 005e 0B63     		str	r3, [r1, #48]
2224:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3653              		.loc 1 2224 0
 3654 0060 C16B     		ldr	r1, [r0, #60]
 3655 0062 8B63     		str	r3, [r1, #56]
2227:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 3656              		.loc 1 2227 0
 3657 0064 0168     		ldr	r1, [r0]
 3658 0066 038D     		ldrh	r3, [r0, #40]
 3659 0068 2431     		adds	r1, r1, #36
 3660 006a C06B     		ldr	r0, [r0, #60]
 3661              	.LVL291:
 3662 006c FFF7FEFF 		bl	HAL_DMA_Start_IT
 3663              	.LVL292:
2244:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 3664              		.loc 1 2244 0
 3665 0070 0446     		mov	r4, r0
 3666 0072 00B3     		cbz	r0, .L334
2264:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->Mode      = HAL_I2C_MODE_NONE;
 3667              		.loc 1 2264 0
 3668 0074 2823     		movs	r3, #40
 3669 0076 85F84130 		strb	r3, [r5, #65]
2265:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3670              		.loc 1 2265 0
 3671 007a 0022     		movs	r2, #0
ARM GAS  /tmp/ccpQQaSN.s 			page 189


 3672 007c 85F84220 		strb	r2, [r5, #66]
2268:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3673              		.loc 1 2268 0
 3674 0080 6B6C     		ldr	r3, [r5, #68]
 3675 0082 43F01003 		orr	r3, r3, #16
 3676 0086 6B64     		str	r3, [r5, #68]
2271:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3677              		.loc 1 2271 0
 3678 0088 85F84020 		strb	r2, [r5, #64]
2273:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 3679              		.loc 1 2273 0
 3680 008c 0124     		movs	r4, #1
 3681 008e BEE7     		b	.L323
 3682              	.LVL293:
 3683              	.L324:
2197:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return  HAL_ERROR;
 3684              		.loc 1 2197 0
 3685 0090 4FF40073 		mov	r3, #512
 3686 0094 4364     		str	r3, [r0, #68]
2198:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 3687              		.loc 1 2198 0
 3688 0096 0124     		movs	r4, #1
 3689 0098 B9E7     		b	.L323
 3690              	.L326:
2232:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->Mode      = HAL_I2C_MODE_NONE;
 3691              		.loc 1 2232 0
 3692 009a 2823     		movs	r3, #40
 3693 009c 80F84130 		strb	r3, [r0, #65]
2233:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3694              		.loc 1 2233 0
 3695 00a0 0022     		movs	r2, #0
 3696              	.LVL294:
 3697 00a2 80F84220 		strb	r2, [r0, #66]
2236:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3698              		.loc 1 2236 0
 3699 00a6 436C     		ldr	r3, [r0, #68]
 3700 00a8 43F08003 		orr	r3, r3, #128
 3701 00ac 4364     		str	r3, [r0, #68]
2239:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3702              		.loc 1 2239 0
 3703 00ae 80F84020 		strb	r2, [r0, #64]
2241:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 3704              		.loc 1 2241 0
 3705 00b2 0124     		movs	r4, #1
 3706 00b4 ABE7     		b	.L323
 3707              	.LVL295:
 3708              	.L334:
2247:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3709              		.loc 1 2247 0
 3710 00b6 2A68     		ldr	r2, [r5]
 3711 00b8 5368     		ldr	r3, [r2, #4]
 3712 00ba 23F40043 		bic	r3, r3, #32768
 3713 00be 5360     		str	r3, [r2, #4]
2250:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3714              		.loc 1 2250 0
 3715 00c0 0023     		movs	r3, #0
 3716 00c2 85F84030 		strb	r3, [r5, #64]
ARM GAS  /tmp/ccpQQaSN.s 			page 190


2256:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3717              		.loc 1 2256 0
 3718 00c6 0421     		movs	r1, #4
 3719 00c8 2846     		mov	r0, r5
 3720              	.LVL296:
 3721 00ca FFF7FEFF 		bl	I2C_Enable_IRQ
 3722              	.LVL297:
2259:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 3723              		.loc 1 2259 0
 3724 00ce 2A68     		ldr	r2, [r5]
 3725 00d0 1368     		ldr	r3, [r2]
 3726 00d2 43F40043 		orr	r3, r3, #32768
 3727 00d6 1360     		str	r3, [r2]
2276:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 3728              		.loc 1 2276 0
 3729 00d8 99E7     		b	.L323
 3730              	.LVL298:
 3731              	.L330:
2201:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3732              		.loc 1 2201 0
 3733 00da 0224     		movs	r4, #2
 3734 00dc 97E7     		b	.L323
 3735              	.L336:
 3736 00de 00BF     		.align	2
 3737              	.L335:
 3738 00e0 0000FFFF 		.word	-65536
 3739 00e4 00000000 		.word	I2C_Slave_ISR_DMA
 3740 00e8 00000000 		.word	I2C_DMASlaveReceiveCplt
 3741 00ec 00000000 		.word	I2C_DMAError
 3742              		.cfi_endproc
 3743              	.LFE138:
 3745              		.section	.text.HAL_I2C_Mem_Write,"ax",%progbits
 3746              		.align	1
 3747              		.global	HAL_I2C_Mem_Write
 3748              		.syntax unified
 3749              		.thumb
 3750              		.thumb_func
 3751              		.fpu fpv4-sp-d16
 3753              	HAL_I2C_Mem_Write:
 3754              	.LFB139:
2297:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t tickstart;
 3755              		.loc 1 2297 0
 3756              		.cfi_startproc
 3757              		@ args = 12, pretend = 0, frame = 0
 3758              		@ frame_needed = 0, uses_anonymous_args = 0
 3759              	.LVL299:
 3760 0000 2DE9F047 		push	{r4, r5, r6, r7, r8, r9, r10, lr}
 3761              	.LCFI59:
 3762              		.cfi_def_cfa_offset 32
 3763              		.cfi_offset 4, -32
 3764              		.cfi_offset 5, -28
 3765              		.cfi_offset 6, -24
 3766              		.cfi_offset 7, -20
 3767              		.cfi_offset 8, -16
 3768              		.cfi_offset 9, -12
 3769              		.cfi_offset 10, -8
 3770              		.cfi_offset 14, -4
ARM GAS  /tmp/ccpQQaSN.s 			page 191


 3771 0004 82B0     		sub	sp, sp, #8
 3772              	.LCFI60:
 3773              		.cfi_def_cfa_offset 40
 3774 0006 BDF82C50 		ldrh	r5, [sp, #44]
2303:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 3775              		.loc 1 2303 0
 3776 000a 90F84140 		ldrb	r4, [r0, #65]	@ zero_extendqisi2
 3777 000e E4B2     		uxtb	r4, r4
 3778 0010 202C     		cmp	r4, #32
 3779 0012 04D0     		beq	.L354
2414:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 3780              		.loc 1 2414 0
 3781 0014 0223     		movs	r3, #2
 3782              	.LVL300:
 3783              	.L338:
2416:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3784              		.loc 1 2416 0
 3785 0016 1846     		mov	r0, r3
 3786 0018 02B0     		add	sp, sp, #8
 3787              	.LCFI61:
 3788              		.cfi_remember_state
 3789              		.cfi_def_cfa_offset 32
 3790              		@ sp needed
 3791 001a BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 3792              	.LVL301:
 3793              	.L354:
 3794              	.LCFI62:
 3795              		.cfi_restore_state
2305:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 3796              		.loc 1 2305 0
 3797 001e 0A9C     		ldr	r4, [sp, #40]
 3798 0020 34B1     		cbz	r4, .L339
2305:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 3799              		.loc 1 2305 0 is_stmt 0 discriminator 1
 3800 0022 2DB1     		cbz	r5, .L339
2312:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3801              		.loc 1 2312 0 is_stmt 1
 3802 0024 90F84040 		ldrb	r4, [r0, #64]	@ zero_extendqisi2
 3803 0028 012C     		cmp	r4, #1
 3804 002a 06D1     		bne	.L355
 3805 002c 0223     		movs	r3, #2
 3806              	.LVL302:
 3807 002e F2E7     		b	.L338
 3808              	.LVL303:
 3809              	.L339:
2307:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return  HAL_ERROR;
 3810              		.loc 1 2307 0
 3811 0030 4FF40073 		mov	r3, #512
 3812              	.LVL304:
 3813 0034 4364     		str	r3, [r0, #68]
2308:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 3814              		.loc 1 2308 0
 3815 0036 0123     		movs	r3, #1
 3816 0038 EDE7     		b	.L338
 3817              	.LVL305:
 3818              	.L355:
 3819 003a 9846     		mov	r8, r3
ARM GAS  /tmp/ccpQQaSN.s 			page 192


 3820 003c 9146     		mov	r9, r2
 3821 003e 0E46     		mov	r6, r1
 3822 0040 0446     		mov	r4, r0
2312:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3823              		.loc 1 2312 0 discriminator 2
 3824 0042 4FF0010A 		mov	r10, #1
 3825 0046 80F840A0 		strb	r10, [r0, #64]
2315:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3826              		.loc 1 2315 0 discriminator 2
 3827 004a FFF7FEFF 		bl	HAL_GetTick
 3828              	.LVL306:
 3829 004e 0746     		mov	r7, r0
 3830              	.LVL307:
2317:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 3831              		.loc 1 2317 0 discriminator 2
 3832 0050 0090     		str	r0, [sp]
 3833 0052 1923     		movs	r3, #25
 3834 0054 5246     		mov	r2, r10
 3835 0056 4FF40041 		mov	r1, #32768
 3836 005a 2046     		mov	r0, r4
 3837              	.LVL308:
 3838 005c FFF7FEFF 		bl	I2C_WaitOnFlagUntilTimeout
 3839              	.LVL309:
 3840 0060 08B1     		cbz	r0, .L356
2319:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 3841              		.loc 1 2319 0
 3842 0062 0123     		movs	r3, #1
 3843 0064 D7E7     		b	.L338
 3844              	.L356:
2322:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode      = HAL_I2C_MODE_MEM;
 3845              		.loc 1 2322 0
 3846 0066 2123     		movs	r3, #33
 3847 0068 84F84130 		strb	r3, [r4, #65]
2323:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 3848              		.loc 1 2323 0
 3849 006c 4023     		movs	r3, #64
 3850 006e 84F84230 		strb	r3, [r4, #66]
2324:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3851              		.loc 1 2324 0
 3852 0072 0023     		movs	r3, #0
 3853 0074 6364     		str	r3, [r4, #68]
2327:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferCount = Size;
 3854              		.loc 1 2327 0
 3855 0076 0A9A     		ldr	r2, [sp, #40]
 3856 0078 6262     		str	r2, [r4, #36]
2328:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR   = NULL;
 3857              		.loc 1 2328 0
 3858 007a 6585     		strh	r5, [r4, #42]	@ movhi
2329:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3859              		.loc 1 2329 0
 3860 007c 6363     		str	r3, [r4, #52]
2332:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 3861              		.loc 1 2332 0
 3862 007e 0197     		str	r7, [sp, #4]
 3863 0080 0C9B     		ldr	r3, [sp, #48]
 3864 0082 0093     		str	r3, [sp]
 3865 0084 4346     		mov	r3, r8
ARM GAS  /tmp/ccpQQaSN.s 			page 193


 3866 0086 4A46     		mov	r2, r9
 3867 0088 3146     		mov	r1, r6
 3868 008a 2046     		mov	r0, r4
 3869 008c FFF7FEFF 		bl	I2C_RequestMemoryWrite
 3870              	.LVL310:
 3871 0090 70B9     		cbnz	r0, .L357
2340:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 3872              		.loc 1 2340 0
 3873 0092 638D     		ldrh	r3, [r4, #42]
 3874 0094 9BB2     		uxth	r3, r3
 3875 0096 FF2B     		cmp	r3, #255
 3876 0098 0FD9     		bls	.L342
2342:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTST
 3877              		.loc 1 2342 0
 3878 009a FF22     		movs	r2, #255
 3879 009c 2285     		strh	r2, [r4, #40]	@ movhi
2343:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 3880              		.loc 1 2343 0
 3881 009e 0023     		movs	r3, #0
 3882 00a0 0093     		str	r3, [sp]
 3883 00a2 4FF08073 		mov	r3, #16777216
 3884 00a6 3146     		mov	r1, r6
 3885 00a8 2046     		mov	r0, r4
 3886 00aa FFF7FEFF 		bl	I2C_TransferConfig
 3887              	.LVL311:
 3888 00ae 21E0     		b	.L346
 3889              	.L357:
2335:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return HAL_ERROR;
 3890              		.loc 1 2335 0
 3891 00b0 0023     		movs	r3, #0
 3892 00b2 84F84030 		strb	r3, [r4, #64]
2336:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 3893              		.loc 1 2336 0
 3894 00b6 5346     		mov	r3, r10
 3895 00b8 ADE7     		b	.L338
 3896              	.L342:
2347:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTS
 3897              		.loc 1 2347 0
 3898 00ba 628D     		ldrh	r2, [r4, #42]
 3899 00bc 92B2     		uxth	r2, r2
 3900 00be 2285     		strh	r2, [r4, #40]	@ movhi
2348:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 3901              		.loc 1 2348 0
 3902 00c0 0023     		movs	r3, #0
 3903 00c2 0093     		str	r3, [sp]
 3904 00c4 4FF00073 		mov	r3, #33554432
 3905 00c8 D2B2     		uxtb	r2, r2
 3906 00ca 3146     		mov	r1, r6
 3907 00cc 2046     		mov	r0, r4
 3908 00ce FFF7FEFF 		bl	I2C_TransferConfig
 3909              	.LVL312:
 3910 00d2 0FE0     		b	.L346
 3911              	.L345:
2383:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_ST
 3912              		.loc 1 2383 0
 3913 00d4 628D     		ldrh	r2, [r4, #42]
 3914 00d6 92B2     		uxth	r2, r2
ARM GAS  /tmp/ccpQQaSN.s 			page 194


 3915 00d8 2285     		strh	r2, [r4, #40]	@ movhi
2384:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
 3916              		.loc 1 2384 0
 3917 00da 0023     		movs	r3, #0
 3918 00dc 0093     		str	r3, [sp]
 3919 00de 4FF00073 		mov	r3, #33554432
 3920 00e2 D2B2     		uxtb	r2, r2
 3921 00e4 3146     		mov	r1, r6
 3922 00e6 2046     		mov	r0, r4
 3923 00e8 FFF7FEFF 		bl	I2C_TransferConfig
 3924              	.LVL313:
 3925              	.L344:
2389:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3926              		.loc 1 2389 0
 3927 00ec 638D     		ldrh	r3, [r4, #42]
 3928 00ee 9BB2     		uxth	r3, r3
 3929 00f0 002B     		cmp	r3, #0
 3930 00f2 33D0     		beq	.L358
 3931              	.L346:
2354:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 3932              		.loc 1 2354 0
 3933 00f4 3A46     		mov	r2, r7
 3934 00f6 0C99     		ldr	r1, [sp, #48]
 3935 00f8 2046     		mov	r0, r4
 3936 00fa FFF7FEFF 		bl	I2C_WaitOnTXISFlagUntilTimeout
 3937              	.LVL314:
 3938 00fe 0028     		cmp	r0, #0
 3939 0100 49D1     		bne	.L350
2360:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3940              		.loc 1 2360 0
 3941 0102 2368     		ldr	r3, [r4]
 3942 0104 626A     		ldr	r2, [r4, #36]
 3943 0106 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 3944 0108 9A62     		str	r2, [r3, #40]
2363:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3945              		.loc 1 2363 0
 3946 010a 636A     		ldr	r3, [r4, #36]
 3947 010c 0133     		adds	r3, r3, #1
 3948 010e 6362     		str	r3, [r4, #36]
2365:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferSize--;
 3949              		.loc 1 2365 0
 3950 0110 638D     		ldrh	r3, [r4, #42]
 3951 0112 9BB2     		uxth	r3, r3
 3952 0114 013B     		subs	r3, r3, #1
 3953 0116 9BB2     		uxth	r3, r3
 3954 0118 6385     		strh	r3, [r4, #42]	@ movhi
2366:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3955              		.loc 1 2366 0
 3956 011a 238D     		ldrh	r3, [r4, #40]
 3957 011c 013B     		subs	r3, r3, #1
 3958 011e 9BB2     		uxth	r3, r3
 3959 0120 2385     		strh	r3, [r4, #40]	@ movhi
2368:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 3960              		.loc 1 2368 0
 3961 0122 628D     		ldrh	r2, [r4, #42]
 3962 0124 92B2     		uxth	r2, r2
 3963 0126 002A     		cmp	r2, #0
ARM GAS  /tmp/ccpQQaSN.s 			page 195


 3964 0128 E0D0     		beq	.L344
2368:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 3965              		.loc 1 2368 0 is_stmt 0 discriminator 1
 3966 012a 002B     		cmp	r3, #0
 3967 012c DED1     		bne	.L344
2371:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
 3968              		.loc 1 2371 0 is_stmt 1
 3969 012e 0097     		str	r7, [sp]
 3970 0130 0C9B     		ldr	r3, [sp, #48]
 3971 0132 0022     		movs	r2, #0
 3972 0134 8021     		movs	r1, #128
 3973 0136 2046     		mov	r0, r4
 3974 0138 FFF7FEFF 		bl	I2C_WaitOnFlagUntilTimeout
 3975              	.LVL315:
 3976 013c 68BB     		cbnz	r0, .L351
2376:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
 3977              		.loc 1 2376 0
 3978 013e 638D     		ldrh	r3, [r4, #42]
 3979 0140 9BB2     		uxth	r3, r3
 3980 0142 FF2B     		cmp	r3, #255
 3981 0144 C6D9     		bls	.L345
2378:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STA
 3982              		.loc 1 2378 0
 3983 0146 FF22     		movs	r2, #255
 3984 0148 2285     		strh	r2, [r4, #40]	@ movhi
2379:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
 3985              		.loc 1 2379 0
 3986 014a 0023     		movs	r3, #0
 3987 014c 0093     		str	r3, [sp]
 3988 014e 4FF08073 		mov	r3, #16777216
 3989 0152 3146     		mov	r1, r6
 3990 0154 2046     		mov	r0, r4
 3991 0156 FFF7FEFF 		bl	I2C_TransferConfig
 3992              	.LVL316:
 3993 015a C7E7     		b	.L344
 3994              	.L358:
2393:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 3995              		.loc 1 2393 0
 3996 015c 3A46     		mov	r2, r7
 3997 015e 0C99     		ldr	r1, [sp, #48]
 3998 0160 2046     		mov	r0, r4
 3999 0162 FFF7FEFF 		bl	I2C_WaitOnSTOPFlagUntilTimeout
 4000              	.LVL317:
 4001 0166 0346     		mov	r3, r0
 4002 0168 C8B9     		cbnz	r0, .L352
2399:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 4003              		.loc 1 2399 0
 4004 016a 2268     		ldr	r2, [r4]
 4005 016c 2021     		movs	r1, #32
 4006 016e D161     		str	r1, [r2, #28]
2402:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 4007              		.loc 1 2402 0
 4008 0170 2068     		ldr	r0, [r4]
 4009 0172 4268     		ldr	r2, [r0, #4]
 4010 0174 22F0FF72 		bic	r2, r2, #33423360
 4011 0178 22F48B32 		bic	r2, r2, #71168
 4012 017c 22F4FF72 		bic	r2, r2, #510
ARM GAS  /tmp/ccpQQaSN.s 			page 196


 4013 0180 22F00102 		bic	r2, r2, #1
 4014 0184 4260     		str	r2, [r0, #4]
2404:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode  = HAL_I2C_MODE_NONE;
 4015              		.loc 1 2404 0
 4016 0186 84F84110 		strb	r1, [r4, #65]
2405:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 4017              		.loc 1 2405 0
 4018 018a 0022     		movs	r2, #0
 4019 018c 84F84220 		strb	r2, [r4, #66]
2408:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 4020              		.loc 1 2408 0
 4021 0190 84F84020 		strb	r2, [r4, #64]
2410:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 4022              		.loc 1 2410 0
 4023 0194 3FE7     		b	.L338
 4024              	.L350:
2356:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
 4025              		.loc 1 2356 0
 4026 0196 0123     		movs	r3, #1
 4027 0198 3DE7     		b	.L338
 4028              	.L351:
2373:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
 4029              		.loc 1 2373 0
 4030 019a 0123     		movs	r3, #1
 4031 019c 3BE7     		b	.L338
 4032              	.L352:
2395:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 4033              		.loc 1 2395 0
 4034 019e 0123     		movs	r3, #1
 4035 01a0 39E7     		b	.L338
 4036              		.cfi_endproc
 4037              	.LFE139:
 4039              		.section	.text.HAL_I2C_Mem_Read,"ax",%progbits
 4040              		.align	1
 4041              		.global	HAL_I2C_Mem_Read
 4042              		.syntax unified
 4043              		.thumb
 4044              		.thumb_func
 4045              		.fpu fpv4-sp-d16
 4047              	HAL_I2C_Mem_Read:
 4048              	.LFB140:
2432:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t tickstart;
 4049              		.loc 1 2432 0
 4050              		.cfi_startproc
 4051              		@ args = 12, pretend = 0, frame = 0
 4052              		@ frame_needed = 0, uses_anonymous_args = 0
 4053              	.LVL318:
 4054 0000 2DE9F047 		push	{r4, r5, r6, r7, r8, r9, r10, lr}
 4055              	.LCFI63:
 4056              		.cfi_def_cfa_offset 32
 4057              		.cfi_offset 4, -32
 4058              		.cfi_offset 5, -28
 4059              		.cfi_offset 6, -24
 4060              		.cfi_offset 7, -20
 4061              		.cfi_offset 8, -16
 4062              		.cfi_offset 9, -12
 4063              		.cfi_offset 10, -8
ARM GAS  /tmp/ccpQQaSN.s 			page 197


 4064              		.cfi_offset 14, -4
 4065 0004 82B0     		sub	sp, sp, #8
 4066              	.LCFI64:
 4067              		.cfi_def_cfa_offset 40
 4068 0006 BDF82C50 		ldrh	r5, [sp, #44]
2438:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 4069              		.loc 1 2438 0
 4070 000a 90F84140 		ldrb	r4, [r0, #65]	@ zero_extendqisi2
 4071 000e E4B2     		uxtb	r4, r4
 4072 0010 202C     		cmp	r4, #32
 4073 0012 04D0     		beq	.L376
2549:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 4074              		.loc 1 2549 0
 4075 0014 0223     		movs	r3, #2
 4076              	.LVL319:
 4077              	.L360:
2551:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
 4078              		.loc 1 2551 0
 4079 0016 1846     		mov	r0, r3
 4080 0018 02B0     		add	sp, sp, #8
 4081              	.LCFI65:
 4082              		.cfi_remember_state
 4083              		.cfi_def_cfa_offset 32
 4084              		@ sp needed
 4085 001a BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 4086              	.LVL320:
 4087              	.L376:
 4088              	.LCFI66:
 4089              		.cfi_restore_state
2440:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 4090              		.loc 1 2440 0
 4091 001e 0A9C     		ldr	r4, [sp, #40]
 4092 0020 34B1     		cbz	r4, .L361
2440:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 4093              		.loc 1 2440 0 is_stmt 0 discriminator 1
 4094 0022 2DB1     		cbz	r5, .L361
2447:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 4095              		.loc 1 2447 0 is_stmt 1
 4096 0024 90F84040 		ldrb	r4, [r0, #64]	@ zero_extendqisi2
 4097 0028 012C     		cmp	r4, #1
 4098 002a 06D1     		bne	.L377
 4099 002c 0223     		movs	r3, #2
 4100              	.LVL321:
 4101 002e F2E7     		b	.L360
 4102              	.LVL322:
 4103              	.L361:
2442:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return  HAL_ERROR;
 4104              		.loc 1 2442 0
 4105 0030 4FF40073 		mov	r3, #512
 4106              	.LVL323:
 4107 0034 4364     		str	r3, [r0, #68]
2443:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 4108              		.loc 1 2443 0
 4109 0036 0123     		movs	r3, #1
 4110 0038 EDE7     		b	.L360
 4111              	.LVL324:
 4112              	.L377:
ARM GAS  /tmp/ccpQQaSN.s 			page 198


 4113 003a 9846     		mov	r8, r3
 4114 003c 9146     		mov	r9, r2
 4115 003e 0E46     		mov	r6, r1
 4116 0040 0446     		mov	r4, r0
2447:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 4117              		.loc 1 2447 0 discriminator 2
 4118 0042 4FF0010A 		mov	r10, #1
 4119 0046 80F840A0 		strb	r10, [r0, #64]
2450:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 4120              		.loc 1 2450 0 discriminator 2
 4121 004a FFF7FEFF 		bl	HAL_GetTick
 4122              	.LVL325:
 4123 004e 0746     		mov	r7, r0
 4124              	.LVL326:
2452:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 4125              		.loc 1 2452 0 discriminator 2
 4126 0050 0090     		str	r0, [sp]
 4127 0052 1923     		movs	r3, #25
 4128 0054 5246     		mov	r2, r10
 4129 0056 4FF40041 		mov	r1, #32768
 4130 005a 2046     		mov	r0, r4
 4131              	.LVL327:
 4132 005c FFF7FEFF 		bl	I2C_WaitOnFlagUntilTimeout
 4133              	.LVL328:
 4134 0060 08B1     		cbz	r0, .L378
2454:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 4135              		.loc 1 2454 0
 4136 0062 0123     		movs	r3, #1
 4137 0064 D7E7     		b	.L360
 4138              	.L378:
2457:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode      = HAL_I2C_MODE_MEM;
 4139              		.loc 1 2457 0
 4140 0066 2223     		movs	r3, #34
 4141 0068 84F84130 		strb	r3, [r4, #65]
2458:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 4142              		.loc 1 2458 0
 4143 006c 4023     		movs	r3, #64
 4144 006e 84F84230 		strb	r3, [r4, #66]
2459:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 4145              		.loc 1 2459 0
 4146 0072 0023     		movs	r3, #0
 4147 0074 6364     		str	r3, [r4, #68]
2462:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferCount = Size;
 4148              		.loc 1 2462 0
 4149 0076 0A9A     		ldr	r2, [sp, #40]
 4150 0078 6262     		str	r2, [r4, #36]
2463:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR   = NULL;
 4151              		.loc 1 2463 0
 4152 007a 6585     		strh	r5, [r4, #42]	@ movhi
2464:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 4153              		.loc 1 2464 0
 4154 007c 6363     		str	r3, [r4, #52]
2467:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 4155              		.loc 1 2467 0
 4156 007e 0197     		str	r7, [sp, #4]
 4157 0080 0C9B     		ldr	r3, [sp, #48]
 4158 0082 0093     		str	r3, [sp]
ARM GAS  /tmp/ccpQQaSN.s 			page 199


 4159 0084 4346     		mov	r3, r8
 4160 0086 4A46     		mov	r2, r9
 4161 0088 3146     		mov	r1, r6
 4162 008a 2046     		mov	r0, r4
 4163 008c FFF7FEFF 		bl	I2C_RequestMemoryRead
 4164              	.LVL329:
 4165 0090 70B9     		cbnz	r0, .L379
2476:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 4166              		.loc 1 2476 0
 4167 0092 638D     		ldrh	r3, [r4, #42]
 4168 0094 9BB2     		uxth	r3, r3
 4169 0096 FF2B     		cmp	r3, #255
 4170 0098 0FD9     		bls	.L364
2478:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_S
 4171              		.loc 1 2478 0
 4172 009a FF22     		movs	r2, #255
 4173 009c 2285     		strh	r2, [r4, #40]	@ movhi
2479:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 4174              		.loc 1 2479 0
 4175 009e 414B     		ldr	r3, .L381
 4176 00a0 0093     		str	r3, [sp]
 4177 00a2 4FF08073 		mov	r3, #16777216
 4178 00a6 3146     		mov	r1, r6
 4179 00a8 2046     		mov	r0, r4
 4180 00aa FFF7FEFF 		bl	I2C_TransferConfig
 4181              	.LVL330:
 4182 00ae 21E0     		b	.L368
 4183              	.L379:
2470:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return HAL_ERROR;
 4184              		.loc 1 2470 0
 4185 00b0 0023     		movs	r3, #0
 4186 00b2 84F84030 		strb	r3, [r4, #64]
2471:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 4187              		.loc 1 2471 0
 4188 00b6 5346     		mov	r3, r10
 4189 00b8 ADE7     		b	.L360
 4190              	.L364:
2483:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_
 4191              		.loc 1 2483 0
 4192 00ba 628D     		ldrh	r2, [r4, #42]
 4193 00bc 92B2     		uxth	r2, r2
 4194 00be 2285     		strh	r2, [r4, #40]	@ movhi
2484:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 4195              		.loc 1 2484 0
 4196 00c0 384B     		ldr	r3, .L381
 4197 00c2 0093     		str	r3, [sp]
 4198 00c4 4FF00073 		mov	r3, #33554432
 4199 00c8 D2B2     		uxtb	r2, r2
 4200 00ca 3146     		mov	r1, r6
 4201 00cc 2046     		mov	r0, r4
 4202 00ce FFF7FEFF 		bl	I2C_TransferConfig
 4203              	.LVL331:
 4204 00d2 0FE0     		b	.L368
 4205              	.L367:
2519:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_ST
 4206              		.loc 1 2519 0
 4207 00d4 628D     		ldrh	r2, [r4, #42]
ARM GAS  /tmp/ccpQQaSN.s 			page 200


 4208 00d6 92B2     		uxth	r2, r2
 4209 00d8 2285     		strh	r2, [r4, #40]	@ movhi
2520:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
 4210              		.loc 1 2520 0
 4211 00da 0023     		movs	r3, #0
 4212 00dc 0093     		str	r3, [sp]
 4213 00de 4FF00073 		mov	r3, #33554432
 4214 00e2 D2B2     		uxtb	r2, r2
 4215 00e4 3146     		mov	r1, r6
 4216 00e6 2046     		mov	r0, r4
 4217 00e8 FFF7FEFF 		bl	I2C_TransferConfig
 4218              	.LVL332:
 4219              	.L366:
2524:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 4220              		.loc 1 2524 0
 4221 00ec 638D     		ldrh	r3, [r4, #42]
 4222 00ee 9BB2     		uxth	r3, r3
 4223 00f0 002B     		cmp	r3, #0
 4224 00f2 34D0     		beq	.L380
 4225              	.L368:
2490:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 4226              		.loc 1 2490 0
 4227 00f4 0097     		str	r7, [sp]
 4228 00f6 0C9B     		ldr	r3, [sp, #48]
 4229 00f8 0022     		movs	r2, #0
 4230 00fa 0421     		movs	r1, #4
 4231 00fc 2046     		mov	r0, r4
 4232 00fe FFF7FEFF 		bl	I2C_WaitOnFlagUntilTimeout
 4233              	.LVL333:
 4234 0102 0028     		cmp	r0, #0
 4235 0104 48D1     		bne	.L372
2496:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 4236              		.loc 1 2496 0
 4237 0106 636A     		ldr	r3, [r4, #36]
 4238 0108 2268     		ldr	r2, [r4]
 4239 010a 526A     		ldr	r2, [r2, #36]
 4240 010c 1A70     		strb	r2, [r3]
2499:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 4241              		.loc 1 2499 0
 4242 010e 636A     		ldr	r3, [r4, #36]
 4243 0110 0133     		adds	r3, r3, #1
 4244 0112 6362     		str	r3, [r4, #36]
2501:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferCount--;
 4245              		.loc 1 2501 0
 4246 0114 228D     		ldrh	r2, [r4, #40]
 4247 0116 013A     		subs	r2, r2, #1
 4248 0118 92B2     		uxth	r2, r2
 4249 011a 2285     		strh	r2, [r4, #40]	@ movhi
2502:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 4250              		.loc 1 2502 0
 4251 011c 638D     		ldrh	r3, [r4, #42]
 4252 011e 9BB2     		uxth	r3, r3
 4253 0120 013B     		subs	r3, r3, #1
 4254 0122 9BB2     		uxth	r3, r3
 4255 0124 6385     		strh	r3, [r4, #42]	@ movhi
2504:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 4256              		.loc 1 2504 0
ARM GAS  /tmp/ccpQQaSN.s 			page 201


 4257 0126 638D     		ldrh	r3, [r4, #42]
 4258 0128 9BB2     		uxth	r3, r3
 4259 012a 002B     		cmp	r3, #0
 4260 012c DED0     		beq	.L366
2504:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 4261              		.loc 1 2504 0 is_stmt 0 discriminator 1
 4262 012e 002A     		cmp	r2, #0
 4263 0130 DCD1     		bne	.L366
2507:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
 4264              		.loc 1 2507 0 is_stmt 1
 4265 0132 0097     		str	r7, [sp]
 4266 0134 0C9B     		ldr	r3, [sp, #48]
 4267 0136 8021     		movs	r1, #128
 4268 0138 2046     		mov	r0, r4
 4269 013a FFF7FEFF 		bl	I2C_WaitOnFlagUntilTimeout
 4270              	.LVL334:
 4271 013e 68BB     		cbnz	r0, .L373
2512:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
 4272              		.loc 1 2512 0
 4273 0140 638D     		ldrh	r3, [r4, #42]
 4274 0142 9BB2     		uxth	r3, r3
 4275 0144 FF2B     		cmp	r3, #255
 4276 0146 C5D9     		bls	.L367
2514:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_ST
 4277              		.loc 1 2514 0
 4278 0148 FF22     		movs	r2, #255
 4279 014a 2285     		strh	r2, [r4, #40]	@ movhi
2515:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
 4280              		.loc 1 2515 0
 4281 014c 0023     		movs	r3, #0
 4282 014e 0093     		str	r3, [sp]
 4283 0150 4FF08073 		mov	r3, #16777216
 4284 0154 3146     		mov	r1, r6
 4285 0156 2046     		mov	r0, r4
 4286 0158 FFF7FEFF 		bl	I2C_TransferConfig
 4287              	.LVL335:
 4288 015c C6E7     		b	.L366
 4289              	.L380:
2528:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 4290              		.loc 1 2528 0
 4291 015e 3A46     		mov	r2, r7
 4292 0160 0C99     		ldr	r1, [sp, #48]
 4293 0162 2046     		mov	r0, r4
 4294 0164 FFF7FEFF 		bl	I2C_WaitOnSTOPFlagUntilTimeout
 4295              	.LVL336:
 4296 0168 0346     		mov	r3, r0
 4297 016a C8B9     		cbnz	r0, .L374
2534:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 4298              		.loc 1 2534 0
 4299 016c 2268     		ldr	r2, [r4]
 4300 016e 2021     		movs	r1, #32
 4301 0170 D161     		str	r1, [r2, #28]
2537:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 4302              		.loc 1 2537 0
 4303 0172 2068     		ldr	r0, [r4]
 4304 0174 4268     		ldr	r2, [r0, #4]
 4305 0176 22F0FF72 		bic	r2, r2, #33423360
ARM GAS  /tmp/ccpQQaSN.s 			page 202


 4306 017a 22F48B32 		bic	r2, r2, #71168
 4307 017e 22F4FF72 		bic	r2, r2, #510
 4308 0182 22F00102 		bic	r2, r2, #1
 4309 0186 4260     		str	r2, [r0, #4]
2539:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode  = HAL_I2C_MODE_NONE;
 4310              		.loc 1 2539 0
 4311 0188 84F84110 		strb	r1, [r4, #65]
2540:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 4312              		.loc 1 2540 0
 4313 018c 0022     		movs	r2, #0
 4314 018e 84F84220 		strb	r2, [r4, #66]
2543:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 4315              		.loc 1 2543 0
 4316 0192 84F84020 		strb	r2, [r4, #64]
2545:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 4317              		.loc 1 2545 0
 4318 0196 3EE7     		b	.L360
 4319              	.L372:
2492:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
 4320              		.loc 1 2492 0
 4321 0198 0123     		movs	r3, #1
 4322 019a 3CE7     		b	.L360
 4323              	.L373:
2509:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
 4324              		.loc 1 2509 0
 4325 019c 0123     		movs	r3, #1
 4326 019e 3AE7     		b	.L360
 4327              	.L374:
2530:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 4328              		.loc 1 2530 0
 4329 01a0 0123     		movs	r3, #1
 4330 01a2 38E7     		b	.L360
 4331              	.L382:
 4332              		.align	2
 4333              	.L381:
 4334 01a4 00240080 		.word	-2147474432
 4335              		.cfi_endproc
 4336              	.LFE140:
 4338              		.section	.text.HAL_I2C_Mem_Write_IT,"ax",%progbits
 4339              		.align	1
 4340              		.global	HAL_I2C_Mem_Write_IT
 4341              		.syntax unified
 4342              		.thumb
 4343              		.thumb_func
 4344              		.fpu fpv4-sp-d16
 4346              	HAL_I2C_Mem_Write_IT:
 4347              	.LFB141:
2565:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t tickstart;
 4348              		.loc 1 2565 0
 4349              		.cfi_startproc
 4350              		@ args = 8, pretend = 0, frame = 0
 4351              		@ frame_needed = 0, uses_anonymous_args = 0
 4352              	.LVL337:
 4353 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 4354              	.LCFI67:
 4355              		.cfi_def_cfa_offset 24
 4356              		.cfi_offset 4, -24
ARM GAS  /tmp/ccpQQaSN.s 			page 203


 4357              		.cfi_offset 5, -20
 4358              		.cfi_offset 6, -16
 4359              		.cfi_offset 7, -12
 4360              		.cfi_offset 8, -8
 4361              		.cfi_offset 14, -4
 4362 0004 82B0     		sub	sp, sp, #8
 4363              	.LCFI68:
 4364              		.cfi_def_cfa_offset 32
 4365 0006 BDF82450 		ldrh	r5, [sp, #36]
2572:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 4366              		.loc 1 2572 0
 4367 000a 90F84140 		ldrb	r4, [r0, #65]	@ zero_extendqisi2
 4368 000e E4B2     		uxtb	r4, r4
 4369 0010 202C     		cmp	r4, #32
 4370 0012 04D0     		beq	.L394
2639:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 4371              		.loc 1 2639 0
 4372 0014 0224     		movs	r4, #2
 4373              	.LVL338:
 4374              	.L384:
2641:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 4375              		.loc 1 2641 0
 4376 0016 2046     		mov	r0, r4
 4377 0018 02B0     		add	sp, sp, #8
 4378              	.LCFI69:
 4379              		.cfi_remember_state
 4380              		.cfi_def_cfa_offset 24
 4381              		@ sp needed
 4382 001a BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 4383              	.LVL339:
 4384              	.L394:
 4385              	.LCFI70:
 4386              		.cfi_restore_state
2574:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 4387              		.loc 1 2574 0
 4388 001e 089C     		ldr	r4, [sp, #32]
 4389 0020 3CB1     		cbz	r4, .L385
2574:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 4390              		.loc 1 2574 0 is_stmt 0 discriminator 1
 4391 0022 35B1     		cbz	r5, .L385
2580:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 4392              		.loc 1 2580 0 is_stmt 1
 4393 0024 0468     		ldr	r4, [r0]
 4394 0026 A469     		ldr	r4, [r4, #24]
 4395 0028 14F4004F 		tst	r4, #32768
 4396 002c 06D0     		beq	.L395
2582:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 4397              		.loc 1 2582 0
 4398 002e 0224     		movs	r4, #2
 4399 0030 F1E7     		b	.L384
 4400              	.L385:
2576:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return  HAL_ERROR;
 4401              		.loc 1 2576 0
 4402 0032 4FF40073 		mov	r3, #512
 4403              	.LVL340:
 4404 0036 4364     		str	r3, [r0, #68]
2577:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
ARM GAS  /tmp/ccpQQaSN.s 			page 204


 4405              		.loc 1 2577 0
 4406 0038 0124     		movs	r4, #1
 4407 003a ECE7     		b	.L384
 4408              	.LVL341:
 4409              	.L395:
2586:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 4410              		.loc 1 2586 0
 4411 003c 90F84040 		ldrb	r4, [r0, #64]	@ zero_extendqisi2
 4412 0040 012C     		cmp	r4, #1
 4413 0042 01D1     		bne	.L396
 4414 0044 0224     		movs	r4, #2
 4415 0046 E6E7     		b	.L384
 4416              	.L396:
 4417 0048 1F46     		mov	r7, r3
 4418 004a 1446     		mov	r4, r2
 4419 004c 0E46     		mov	r6, r1
 4420 004e 8046     		mov	r8, r0
2586:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 4421              		.loc 1 2586 0 is_stmt 0 discriminator 2
 4422 0050 0123     		movs	r3, #1
 4423              	.LVL342:
 4424 0052 80F84030 		strb	r3, [r0, #64]
2589:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 4425              		.loc 1 2589 0 is_stmt 1 discriminator 2
 4426 0056 FFF7FEFF 		bl	HAL_GetTick
 4427              	.LVL343:
2591:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode        = HAL_I2C_MODE_MEM;
 4428              		.loc 1 2591 0 discriminator 2
 4429 005a 2123     		movs	r3, #33
 4430 005c 88F84130 		strb	r3, [r8, #65]
2592:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 4431              		.loc 1 2592 0 discriminator 2
 4432 0060 4023     		movs	r3, #64
 4433 0062 88F84230 		strb	r3, [r8, #66]
2593:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 4434              		.loc 1 2593 0 discriminator 2
 4435 0066 0023     		movs	r3, #0
 4436 0068 C8F84430 		str	r3, [r8, #68]
2596:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferCount   = Size;
 4437              		.loc 1 2596 0 discriminator 2
 4438 006c 089B     		ldr	r3, [sp, #32]
 4439 006e C8F82430 		str	r3, [r8, #36]
2597:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 4440              		.loc 1 2597 0 discriminator 2
 4441 0072 A8F82A50 		strh	r5, [r8, #42]	@ movhi
2598:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR     = I2C_Master_ISR_IT;
 4442              		.loc 1 2598 0 discriminator 2
 4443 0076 1B4B     		ldr	r3, .L397
 4444 0078 C8F82C30 		str	r3, [r8, #44]
2599:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 4445              		.loc 1 2599 0 discriminator 2
 4446 007c 1A4B     		ldr	r3, .L397+4
 4447 007e C8F83430 		str	r3, [r8, #52]
2601:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 4448              		.loc 1 2601 0 discriminator 2
 4449 0082 B8F82A30 		ldrh	r3, [r8, #42]
 4450 0086 9BB2     		uxth	r3, r3
ARM GAS  /tmp/ccpQQaSN.s 			page 205


 4451 0088 FF2B     		cmp	r3, #255
 4452 008a 14D9     		bls	.L387
2603:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       xfermode = I2C_RELOAD_MODE;
 4453              		.loc 1 2603 0
 4454 008c FF23     		movs	r3, #255
 4455 008e A8F82830 		strh	r3, [r8, #40]	@ movhi
 4456              	.LVL344:
2604:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 4457              		.loc 1 2604 0
 4458 0092 4FF08075 		mov	r5, #16777216
 4459              	.LVL345:
 4460              	.L388:
2613:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 4461              		.loc 1 2613 0
 4462 0096 0190     		str	r0, [sp, #4]
 4463 0098 1923     		movs	r3, #25
 4464 009a 0093     		str	r3, [sp]
 4465 009c 3B46     		mov	r3, r7
 4466 009e 2246     		mov	r2, r4
 4467 00a0 3146     		mov	r1, r6
 4468 00a2 4046     		mov	r0, r8
 4469              	.LVL346:
 4470 00a4 FFF7FEFF 		bl	I2C_RequestMemoryWrite
 4471              	.LVL347:
 4472 00a8 0446     		mov	r4, r0
 4473 00aa 58B1     		cbz	r0, .L389
2616:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return HAL_ERROR;
 4474              		.loc 1 2616 0
 4475 00ac 0023     		movs	r3, #0
 4476 00ae 88F84030 		strb	r3, [r8, #64]
2617:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 4477              		.loc 1 2617 0
 4478 00b2 0124     		movs	r4, #1
 4479 00b4 AFE7     		b	.L384
 4480              	.LVL348:
 4481              	.L387:
2608:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       xfermode = I2C_AUTOEND_MODE;
 4482              		.loc 1 2608 0
 4483 00b6 B8F82A30 		ldrh	r3, [r8, #42]
 4484 00ba A8F82830 		strh	r3, [r8, #40]	@ movhi
 4485              	.LVL349:
2609:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 4486              		.loc 1 2609 0
 4487 00be 4FF00075 		mov	r5, #33554432
 4488 00c2 E8E7     		b	.L388
 4489              	.LVL350:
 4490              	.L389:
2621:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 4491              		.loc 1 2621 0
 4492 00c4 98F82820 		ldrb	r2, [r8, #40]	@ zero_extendqisi2
 4493 00c8 0027     		movs	r7, #0
 4494 00ca 0097     		str	r7, [sp]
 4495 00cc 2B46     		mov	r3, r5
 4496 00ce 3146     		mov	r1, r6
 4497 00d0 4046     		mov	r0, r8
 4498 00d2 FFF7FEFF 		bl	I2C_TransferConfig
 4499              	.LVL351:
ARM GAS  /tmp/ccpQQaSN.s 			page 206


2624:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 4500              		.loc 1 2624 0
 4501 00d6 88F84070 		strb	r7, [r8, #64]
2633:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 4502              		.loc 1 2633 0
 4503 00da 0121     		movs	r1, #1
 4504 00dc 4046     		mov	r0, r8
 4505 00de FFF7FEFF 		bl	I2C_Enable_IRQ
 4506              	.LVL352:
2635:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 4507              		.loc 1 2635 0
 4508 00e2 98E7     		b	.L384
 4509              	.L398:
 4510              		.align	2
 4511              	.L397:
 4512 00e4 0000FFFF 		.word	-65536
 4513 00e8 00000000 		.word	I2C_Master_ISR_IT
 4514              		.cfi_endproc
 4515              	.LFE141:
 4517              		.section	.text.HAL_I2C_Mem_Read_IT,"ax",%progbits
 4518              		.align	1
 4519              		.global	HAL_I2C_Mem_Read_IT
 4520              		.syntax unified
 4521              		.thumb
 4522              		.thumb_func
 4523              		.fpu fpv4-sp-d16
 4525              	HAL_I2C_Mem_Read_IT:
 4526              	.LFB142:
2656:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t tickstart;
 4527              		.loc 1 2656 0
 4528              		.cfi_startproc
 4529              		@ args = 8, pretend = 0, frame = 0
 4530              		@ frame_needed = 0, uses_anonymous_args = 0
 4531              	.LVL353:
 4532 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 4533              	.LCFI71:
 4534              		.cfi_def_cfa_offset 24
 4535              		.cfi_offset 4, -24
 4536              		.cfi_offset 5, -20
 4537              		.cfi_offset 6, -16
 4538              		.cfi_offset 7, -12
 4539              		.cfi_offset 8, -8
 4540              		.cfi_offset 14, -4
 4541 0004 82B0     		sub	sp, sp, #8
 4542              	.LCFI72:
 4543              		.cfi_def_cfa_offset 32
 4544 0006 BDF82450 		ldrh	r5, [sp, #36]
2663:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 4545              		.loc 1 2663 0
 4546 000a 90F84140 		ldrb	r4, [r0, #65]	@ zero_extendqisi2
 4547 000e E4B2     		uxtb	r4, r4
 4548 0010 202C     		cmp	r4, #32
 4549 0012 04D0     		beq	.L410
2730:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 4550              		.loc 1 2730 0
 4551 0014 0224     		movs	r4, #2
 4552              	.LVL354:
ARM GAS  /tmp/ccpQQaSN.s 			page 207


 4553              	.L400:
2732:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
 4554              		.loc 1 2732 0
 4555 0016 2046     		mov	r0, r4
 4556 0018 02B0     		add	sp, sp, #8
 4557              	.LCFI73:
 4558              		.cfi_remember_state
 4559              		.cfi_def_cfa_offset 24
 4560              		@ sp needed
 4561 001a BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 4562              	.LVL355:
 4563              	.L410:
 4564              	.LCFI74:
 4565              		.cfi_restore_state
2665:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 4566              		.loc 1 2665 0
 4567 001e 089C     		ldr	r4, [sp, #32]
 4568 0020 3CB1     		cbz	r4, .L401
2665:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 4569              		.loc 1 2665 0 is_stmt 0 discriminator 1
 4570 0022 35B1     		cbz	r5, .L401
2671:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 4571              		.loc 1 2671 0 is_stmt 1
 4572 0024 0468     		ldr	r4, [r0]
 4573 0026 A469     		ldr	r4, [r4, #24]
 4574 0028 14F4004F 		tst	r4, #32768
 4575 002c 06D0     		beq	.L411
2673:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 4576              		.loc 1 2673 0
 4577 002e 0224     		movs	r4, #2
 4578 0030 F1E7     		b	.L400
 4579              	.L401:
2667:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return  HAL_ERROR;
 4580              		.loc 1 2667 0
 4581 0032 4FF40073 		mov	r3, #512
 4582              	.LVL356:
 4583 0036 4364     		str	r3, [r0, #68]
2668:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 4584              		.loc 1 2668 0
 4585 0038 0124     		movs	r4, #1
 4586 003a ECE7     		b	.L400
 4587              	.LVL357:
 4588              	.L411:
2677:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 4589              		.loc 1 2677 0
 4590 003c 90F84040 		ldrb	r4, [r0, #64]	@ zero_extendqisi2
 4591 0040 012C     		cmp	r4, #1
 4592 0042 01D1     		bne	.L412
 4593 0044 0224     		movs	r4, #2
 4594 0046 E6E7     		b	.L400
 4595              	.L412:
 4596 0048 1F46     		mov	r7, r3
 4597 004a 1446     		mov	r4, r2
 4598 004c 0E46     		mov	r6, r1
 4599 004e 8046     		mov	r8, r0
2677:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 4600              		.loc 1 2677 0 is_stmt 0 discriminator 2
ARM GAS  /tmp/ccpQQaSN.s 			page 208


 4601 0050 0123     		movs	r3, #1
 4602              	.LVL358:
 4603 0052 80F84030 		strb	r3, [r0, #64]
2680:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 4604              		.loc 1 2680 0 is_stmt 1 discriminator 2
 4605 0056 FFF7FEFF 		bl	HAL_GetTick
 4606              	.LVL359:
2682:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode        = HAL_I2C_MODE_MEM;
 4607              		.loc 1 2682 0 discriminator 2
 4608 005a 2223     		movs	r3, #34
 4609 005c 88F84130 		strb	r3, [r8, #65]
2683:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 4610              		.loc 1 2683 0 discriminator 2
 4611 0060 4023     		movs	r3, #64
 4612 0062 88F84230 		strb	r3, [r8, #66]
2684:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 4613              		.loc 1 2684 0 discriminator 2
 4614 0066 0023     		movs	r3, #0
 4615 0068 C8F84430 		str	r3, [r8, #68]
2687:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferCount   = Size;
 4616              		.loc 1 2687 0 discriminator 2
 4617 006c 089B     		ldr	r3, [sp, #32]
 4618 006e C8F82430 		str	r3, [r8, #36]
2688:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 4619              		.loc 1 2688 0 discriminator 2
 4620 0072 A8F82A50 		strh	r5, [r8, #42]	@ movhi
2689:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR     = I2C_Master_ISR_IT;
 4621              		.loc 1 2689 0 discriminator 2
 4622 0076 1C4B     		ldr	r3, .L413
 4623 0078 C8F82C30 		str	r3, [r8, #44]
2690:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 4624              		.loc 1 2690 0 discriminator 2
 4625 007c 1B4B     		ldr	r3, .L413+4
 4626 007e C8F83430 		str	r3, [r8, #52]
2692:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 4627              		.loc 1 2692 0 discriminator 2
 4628 0082 B8F82A30 		ldrh	r3, [r8, #42]
 4629 0086 9BB2     		uxth	r3, r3
 4630 0088 FF2B     		cmp	r3, #255
 4631 008a 14D9     		bls	.L403
2694:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       xfermode = I2C_RELOAD_MODE;
 4632              		.loc 1 2694 0
 4633 008c FF23     		movs	r3, #255
 4634 008e A8F82830 		strh	r3, [r8, #40]	@ movhi
 4635              	.LVL360:
2695:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 4636              		.loc 1 2695 0
 4637 0092 4FF08075 		mov	r5, #16777216
 4638              	.LVL361:
 4639              	.L404:
2704:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 4640              		.loc 1 2704 0
 4641 0096 0190     		str	r0, [sp, #4]
 4642 0098 1923     		movs	r3, #25
 4643 009a 0093     		str	r3, [sp]
 4644 009c 3B46     		mov	r3, r7
 4645 009e 2246     		mov	r2, r4
ARM GAS  /tmp/ccpQQaSN.s 			page 209


 4646 00a0 3146     		mov	r1, r6
 4647 00a2 4046     		mov	r0, r8
 4648              	.LVL362:
 4649 00a4 FFF7FEFF 		bl	I2C_RequestMemoryRead
 4650              	.LVL363:
 4651 00a8 0446     		mov	r4, r0
 4652 00aa 58B1     		cbz	r0, .L405
2707:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return HAL_ERROR;
 4653              		.loc 1 2707 0
 4654 00ac 0023     		movs	r3, #0
 4655 00ae 88F84030 		strb	r3, [r8, #64]
2708:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 4656              		.loc 1 2708 0
 4657 00b2 0124     		movs	r4, #1
 4658 00b4 AFE7     		b	.L400
 4659              	.LVL364:
 4660              	.L403:
2699:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       xfermode = I2C_AUTOEND_MODE;
 4661              		.loc 1 2699 0
 4662 00b6 B8F82A30 		ldrh	r3, [r8, #42]
 4663 00ba A8F82830 		strh	r3, [r8, #40]	@ movhi
 4664              	.LVL365:
2700:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 4665              		.loc 1 2700 0
 4666 00be 4FF00075 		mov	r5, #33554432
 4667 00c2 E8E7     		b	.L404
 4668              	.LVL366:
 4669              	.L405:
2712:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 4670              		.loc 1 2712 0
 4671 00c4 98F82820 		ldrb	r2, [r8, #40]	@ zero_extendqisi2
 4672 00c8 094B     		ldr	r3, .L413+8
 4673 00ca 0093     		str	r3, [sp]
 4674 00cc 2B46     		mov	r3, r5
 4675 00ce 3146     		mov	r1, r6
 4676 00d0 4046     		mov	r0, r8
 4677 00d2 FFF7FEFF 		bl	I2C_TransferConfig
 4678              	.LVL367:
2715:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 4679              		.loc 1 2715 0
 4680 00d6 0023     		movs	r3, #0
 4681 00d8 88F84030 		strb	r3, [r8, #64]
2724:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 4682              		.loc 1 2724 0
 4683 00dc 0221     		movs	r1, #2
 4684 00de 4046     		mov	r0, r8
 4685 00e0 FFF7FEFF 		bl	I2C_Enable_IRQ
 4686              	.LVL368:
2726:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 4687              		.loc 1 2726 0
 4688 00e4 97E7     		b	.L400
 4689              	.L414:
 4690 00e6 00BF     		.align	2
 4691              	.L413:
 4692 00e8 0000FFFF 		.word	-65536
 4693 00ec 00000000 		.word	I2C_Master_ISR_IT
 4694 00f0 00240080 		.word	-2147474432
ARM GAS  /tmp/ccpQQaSN.s 			page 210


 4695              		.cfi_endproc
 4696              	.LFE142:
 4698              		.section	.text.HAL_I2C_Mem_Write_DMA,"ax",%progbits
 4699              		.align	1
 4700              		.global	HAL_I2C_Mem_Write_DMA
 4701              		.syntax unified
 4702              		.thumb
 4703              		.thumb_func
 4704              		.fpu fpv4-sp-d16
 4706              	HAL_I2C_Mem_Write_DMA:
 4707              	.LFB143:
2746:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t tickstart;
 4708              		.loc 1 2746 0
 4709              		.cfi_startproc
 4710              		@ args = 8, pretend = 0, frame = 0
 4711              		@ frame_needed = 0, uses_anonymous_args = 0
 4712              	.LVL369:
 4713 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 4714              	.LCFI75:
 4715              		.cfi_def_cfa_offset 24
 4716              		.cfi_offset 4, -24
 4717              		.cfi_offset 5, -20
 4718              		.cfi_offset 6, -16
 4719              		.cfi_offset 7, -12
 4720              		.cfi_offset 8, -8
 4721              		.cfi_offset 14, -4
 4722 0004 82B0     		sub	sp, sp, #8
 4723              	.LCFI76:
 4724              		.cfi_def_cfa_offset 32
 4725 0006 BDF82450 		ldrh	r5, [sp, #36]
2754:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 4726              		.loc 1 2754 0
 4727 000a 90F84140 		ldrb	r4, [r0, #65]	@ zero_extendqisi2
 4728 000e E4B2     		uxtb	r4, r4
 4729 0010 202C     		cmp	r4, #32
 4730 0012 04D0     		beq	.L430
2873:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 4731              		.loc 1 2873 0
 4732 0014 0224     		movs	r4, #2
 4733              	.LVL370:
 4734              	.L416:
2875:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 4735              		.loc 1 2875 0
 4736 0016 2046     		mov	r0, r4
 4737 0018 02B0     		add	sp, sp, #8
 4738              	.LCFI77:
 4739              		.cfi_remember_state
 4740              		.cfi_def_cfa_offset 24
 4741              		@ sp needed
 4742 001a BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 4743              	.LVL371:
 4744              	.L430:
 4745              	.LCFI78:
 4746              		.cfi_restore_state
2756:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 4747              		.loc 1 2756 0
 4748 001e 089C     		ldr	r4, [sp, #32]
ARM GAS  /tmp/ccpQQaSN.s 			page 211


 4749 0020 3CB1     		cbz	r4, .L417
2756:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 4750              		.loc 1 2756 0 is_stmt 0 discriminator 1
 4751 0022 35B1     		cbz	r5, .L417
2762:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 4752              		.loc 1 2762 0 is_stmt 1
 4753 0024 0468     		ldr	r4, [r0]
 4754 0026 A469     		ldr	r4, [r4, #24]
 4755 0028 14F4004F 		tst	r4, #32768
 4756 002c 06D0     		beq	.L431
2764:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 4757              		.loc 1 2764 0
 4758 002e 0224     		movs	r4, #2
 4759 0030 F1E7     		b	.L416
 4760              	.L417:
2758:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return  HAL_ERROR;
 4761              		.loc 1 2758 0
 4762 0032 4FF40073 		mov	r3, #512
 4763              	.LVL372:
 4764 0036 4364     		str	r3, [r0, #68]
2759:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 4765              		.loc 1 2759 0
 4766 0038 0124     		movs	r4, #1
 4767 003a ECE7     		b	.L416
 4768              	.LVL373:
 4769              	.L431:
2768:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 4770              		.loc 1 2768 0
 4771 003c 90F84040 		ldrb	r4, [r0, #64]	@ zero_extendqisi2
 4772 0040 012C     		cmp	r4, #1
 4773 0042 01D1     		bne	.L432
 4774 0044 0224     		movs	r4, #2
 4775 0046 E6E7     		b	.L416
 4776              	.L432:
 4777 0048 1F46     		mov	r7, r3
 4778 004a 1446     		mov	r4, r2
 4779 004c 0E46     		mov	r6, r1
 4780 004e 8046     		mov	r8, r0
2768:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 4781              		.loc 1 2768 0 is_stmt 0 discriminator 2
 4782 0050 0123     		movs	r3, #1
 4783              	.LVL374:
 4784 0052 80F84030 		strb	r3, [r0, #64]
2771:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 4785              		.loc 1 2771 0 is_stmt 1 discriminator 2
 4786 0056 FFF7FEFF 		bl	HAL_GetTick
 4787              	.LVL375:
2773:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode        = HAL_I2C_MODE_MEM;
 4788              		.loc 1 2773 0 discriminator 2
 4789 005a 2123     		movs	r3, #33
 4790 005c 88F84130 		strb	r3, [r8, #65]
2774:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 4791              		.loc 1 2774 0 discriminator 2
 4792 0060 4023     		movs	r3, #64
 4793 0062 88F84230 		strb	r3, [r8, #66]
2775:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 4794              		.loc 1 2775 0 discriminator 2
ARM GAS  /tmp/ccpQQaSN.s 			page 212


 4795 0066 0023     		movs	r3, #0
 4796 0068 C8F84430 		str	r3, [r8, #68]
2778:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferCount   = Size;
 4797              		.loc 1 2778 0 discriminator 2
 4798 006c 089B     		ldr	r3, [sp, #32]
 4799 006e C8F82430 		str	r3, [r8, #36]
2779:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 4800              		.loc 1 2779 0 discriminator 2
 4801 0072 A8F82A50 		strh	r5, [r8, #42]	@ movhi
2780:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR     = I2C_Master_ISR_DMA;
 4802              		.loc 1 2780 0 discriminator 2
 4803 0076 404B     		ldr	r3, .L435
 4804 0078 C8F82C30 		str	r3, [r8, #44]
2781:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 4805              		.loc 1 2781 0 discriminator 2
 4806 007c 3F4B     		ldr	r3, .L435+4
 4807 007e C8F83430 		str	r3, [r8, #52]
2783:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 4808              		.loc 1 2783 0 discriminator 2
 4809 0082 B8F82A30 		ldrh	r3, [r8, #42]
 4810 0086 9BB2     		uxth	r3, r3
 4811 0088 FF2B     		cmp	r3, #255
 4812 008a 3AD9     		bls	.L419
2785:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       xfermode = I2C_RELOAD_MODE;
 4813              		.loc 1 2785 0
 4814 008c FF23     		movs	r3, #255
 4815 008e A8F82830 		strh	r3, [r8, #40]	@ movhi
 4816              	.LVL376:
2786:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 4817              		.loc 1 2786 0
 4818 0092 4FF08075 		mov	r5, #16777216
 4819              	.LVL377:
 4820              	.L420:
2795:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 4821              		.loc 1 2795 0
 4822 0096 0190     		str	r0, [sp, #4]
 4823 0098 1923     		movs	r3, #25
 4824 009a 0093     		str	r3, [sp]
 4825 009c 3B46     		mov	r3, r7
 4826 009e 2246     		mov	r2, r4
 4827 00a0 3146     		mov	r1, r6
 4828 00a2 4046     		mov	r0, r8
 4829              	.LVL378:
 4830 00a4 FFF7FEFF 		bl	I2C_RequestMemoryWrite
 4831              	.LVL379:
 4832 00a8 90BB     		cbnz	r0, .L433
2803:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 4833              		.loc 1 2803 0
 4834 00aa D8F83830 		ldr	r3, [r8, #56]
 4835 00ae A3B3     		cbz	r3, .L422
2806:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 4836              		.loc 1 2806 0
 4837 00b0 334A     		ldr	r2, .L435+8
 4838 00b2 DA62     		str	r2, [r3, #44]
2809:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 4839              		.loc 1 2809 0
 4840 00b4 D8F83830 		ldr	r3, [r8, #56]
ARM GAS  /tmp/ccpQQaSN.s 			page 213


 4841 00b8 324A     		ldr	r2, .L435+12
 4842 00ba 5A63     		str	r2, [r3, #52]
2812:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->hdmatx->XferAbortCallback = NULL;
 4843              		.loc 1 2812 0
 4844 00bc D8F83820 		ldr	r2, [r8, #56]
 4845 00c0 0023     		movs	r3, #0
 4846 00c2 1363     		str	r3, [r2, #48]
2813:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 4847              		.loc 1 2813 0
 4848 00c4 D8F83820 		ldr	r2, [r8, #56]
 4849 00c8 9363     		str	r3, [r2, #56]
2816:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 4850              		.loc 1 2816 0
 4851 00ca D8F80020 		ldr	r2, [r8]
 4852 00ce B8F82830 		ldrh	r3, [r8, #40]
 4853 00d2 2832     		adds	r2, r2, #40
 4854 00d4 0899     		ldr	r1, [sp, #32]
 4855 00d6 D8F83800 		ldr	r0, [r8, #56]
 4856 00da FFF7FEFF 		bl	HAL_DMA_Start_IT
 4857              	.LVL380:
2833:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 4858              		.loc 1 2833 0
 4859 00de 0446     		mov	r4, r0
 4860 00e0 58B3     		cbz	r0, .L434
2857:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->Mode      = HAL_I2C_MODE_NONE;
 4861              		.loc 1 2857 0
 4862 00e2 2023     		movs	r3, #32
 4863 00e4 88F84130 		strb	r3, [r8, #65]
2858:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 4864              		.loc 1 2858 0
 4865 00e8 0022     		movs	r2, #0
 4866 00ea 88F84220 		strb	r2, [r8, #66]
2861:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 4867              		.loc 1 2861 0
 4868 00ee D8F84430 		ldr	r3, [r8, #68]
 4869 00f2 43F01003 		orr	r3, r3, #16
 4870 00f6 C8F84430 		str	r3, [r8, #68]
2864:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 4871              		.loc 1 2864 0
 4872 00fa 88F84020 		strb	r2, [r8, #64]
2866:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 4873              		.loc 1 2866 0
 4874 00fe 0124     		movs	r4, #1
 4875 0100 89E7     		b	.L416
 4876              	.LVL381:
 4877              	.L419:
2790:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       xfermode = I2C_AUTOEND_MODE;
 4878              		.loc 1 2790 0
 4879 0102 B8F82A30 		ldrh	r3, [r8, #42]
 4880 0106 A8F82830 		strh	r3, [r8, #40]	@ movhi
 4881              	.LVL382:
2791:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 4882              		.loc 1 2791 0
 4883 010a 4FF00075 		mov	r5, #33554432
 4884 010e C2E7     		b	.L420
 4885              	.LVL383:
 4886              	.L433:
ARM GAS  /tmp/ccpQQaSN.s 			page 214


2798:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return HAL_ERROR;
 4887              		.loc 1 2798 0
 4888 0110 0023     		movs	r3, #0
 4889 0112 88F84030 		strb	r3, [r8, #64]
2799:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 4890              		.loc 1 2799 0
 4891 0116 0124     		movs	r4, #1
 4892 0118 7DE7     		b	.L416
 4893              	.L422:
2821:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->Mode      = HAL_I2C_MODE_NONE;
 4894              		.loc 1 2821 0
 4895 011a 2023     		movs	r3, #32
 4896 011c 88F84130 		strb	r3, [r8, #65]
2822:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 4897              		.loc 1 2822 0
 4898 0120 0022     		movs	r2, #0
 4899 0122 88F84220 		strb	r2, [r8, #66]
2825:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 4900              		.loc 1 2825 0
 4901 0126 D8F84430 		ldr	r3, [r8, #68]
 4902 012a 43F08003 		orr	r3, r3, #128
 4903 012e C8F84430 		str	r3, [r8, #68]
2828:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 4904              		.loc 1 2828 0
 4905 0132 88F84020 		strb	r2, [r8, #64]
2830:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 4906              		.loc 1 2830 0
 4907 0136 0124     		movs	r4, #1
 4908 0138 6DE7     		b	.L416
 4909              	.LVL384:
 4910              	.L434:
2837:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 4911              		.loc 1 2837 0
 4912 013a 98F82820 		ldrb	r2, [r8, #40]	@ zero_extendqisi2
 4913 013e 0027     		movs	r7, #0
 4914 0140 0097     		str	r7, [sp]
 4915 0142 2B46     		mov	r3, r5
 4916 0144 3146     		mov	r1, r6
 4917 0146 4046     		mov	r0, r8
 4918              	.LVL385:
 4919 0148 FFF7FEFF 		bl	I2C_TransferConfig
 4920              	.LVL386:
2840:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 4921              		.loc 1 2840 0
 4922 014c B8F82A30 		ldrh	r3, [r8, #42]
 4923 0150 9BB2     		uxth	r3, r3
 4924 0152 B8F82820 		ldrh	r2, [r8, #40]
 4925 0156 9B1A     		subs	r3, r3, r2
 4926 0158 9BB2     		uxth	r3, r3
 4927 015a A8F82A30 		strh	r3, [r8, #42]	@ movhi
2843:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 4928              		.loc 1 2843 0
 4929 015e 88F84070 		strb	r7, [r8, #64]
2849:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 4930              		.loc 1 2849 0
 4931 0162 1121     		movs	r1, #17
 4932 0164 4046     		mov	r0, r8
ARM GAS  /tmp/ccpQQaSN.s 			page 215


 4933 0166 FFF7FEFF 		bl	I2C_Enable_IRQ
 4934              	.LVL387:
2852:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 4935              		.loc 1 2852 0
 4936 016a D8F80020 		ldr	r2, [r8]
 4937 016e 1368     		ldr	r3, [r2]
 4938 0170 43F48043 		orr	r3, r3, #16384
 4939 0174 1360     		str	r3, [r2]
2869:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 4940              		.loc 1 2869 0
 4941 0176 4EE7     		b	.L416
 4942              	.L436:
 4943              		.align	2
 4944              	.L435:
 4945 0178 0000FFFF 		.word	-65536
 4946 017c 00000000 		.word	I2C_Master_ISR_DMA
 4947 0180 00000000 		.word	I2C_DMAMasterTransmitCplt
 4948 0184 00000000 		.word	I2C_DMAError
 4949              		.cfi_endproc
 4950              	.LFE143:
 4952              		.section	.text.HAL_I2C_Mem_Read_DMA,"ax",%progbits
 4953              		.align	1
 4954              		.global	HAL_I2C_Mem_Read_DMA
 4955              		.syntax unified
 4956              		.thumb
 4957              		.thumb_func
 4958              		.fpu fpv4-sp-d16
 4960              	HAL_I2C_Mem_Read_DMA:
 4961              	.LFB144:
2890:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t tickstart;
 4962              		.loc 1 2890 0
 4963              		.cfi_startproc
 4964              		@ args = 8, pretend = 0, frame = 0
 4965              		@ frame_needed = 0, uses_anonymous_args = 0
 4966              	.LVL388:
 4967 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 4968              	.LCFI79:
 4969              		.cfi_def_cfa_offset 24
 4970              		.cfi_offset 4, -24
 4971              		.cfi_offset 5, -20
 4972              		.cfi_offset 6, -16
 4973              		.cfi_offset 7, -12
 4974              		.cfi_offset 8, -8
 4975              		.cfi_offset 14, -4
 4976 0004 82B0     		sub	sp, sp, #8
 4977              	.LCFI80:
 4978              		.cfi_def_cfa_offset 32
 4979 0006 BDF82450 		ldrh	r5, [sp, #36]
2898:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 4980              		.loc 1 2898 0
 4981 000a 90F84140 		ldrb	r4, [r0, #65]	@ zero_extendqisi2
 4982 000e E4B2     		uxtb	r4, r4
 4983 0010 202C     		cmp	r4, #32
 4984 0012 04D0     		beq	.L452
3015:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 4985              		.loc 1 3015 0
 4986 0014 0224     		movs	r4, #2
ARM GAS  /tmp/ccpQQaSN.s 			page 216


 4987              	.LVL389:
 4988              	.L438:
3017:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 4989              		.loc 1 3017 0
 4990 0016 2046     		mov	r0, r4
 4991 0018 02B0     		add	sp, sp, #8
 4992              	.LCFI81:
 4993              		.cfi_remember_state
 4994              		.cfi_def_cfa_offset 24
 4995              		@ sp needed
 4996 001a BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 4997              	.LVL390:
 4998              	.L452:
 4999              	.LCFI82:
 5000              		.cfi_restore_state
2900:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 5001              		.loc 1 2900 0
 5002 001e 089C     		ldr	r4, [sp, #32]
 5003 0020 3CB1     		cbz	r4, .L439
2900:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 5004              		.loc 1 2900 0 is_stmt 0 discriminator 1
 5005 0022 35B1     		cbz	r5, .L439
2906:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 5006              		.loc 1 2906 0 is_stmt 1
 5007 0024 0468     		ldr	r4, [r0]
 5008 0026 A469     		ldr	r4, [r4, #24]
 5009 0028 14F4004F 		tst	r4, #32768
 5010 002c 06D0     		beq	.L453
2908:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 5011              		.loc 1 2908 0
 5012 002e 0224     		movs	r4, #2
 5013 0030 F1E7     		b	.L438
 5014              	.L439:
2902:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return  HAL_ERROR;
 5015              		.loc 1 2902 0
 5016 0032 4FF40073 		mov	r3, #512
 5017              	.LVL391:
 5018 0036 4364     		str	r3, [r0, #68]
2903:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 5019              		.loc 1 2903 0
 5020 0038 0124     		movs	r4, #1
 5021 003a ECE7     		b	.L438
 5022              	.LVL392:
 5023              	.L453:
2912:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5024              		.loc 1 2912 0
 5025 003c 90F84040 		ldrb	r4, [r0, #64]	@ zero_extendqisi2
 5026 0040 012C     		cmp	r4, #1
 5027 0042 01D1     		bne	.L454
 5028 0044 0224     		movs	r4, #2
 5029 0046 E6E7     		b	.L438
 5030              	.L454:
 5031 0048 1F46     		mov	r7, r3
 5032 004a 1446     		mov	r4, r2
 5033 004c 0E46     		mov	r6, r1
 5034 004e 8046     		mov	r8, r0
2912:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
ARM GAS  /tmp/ccpQQaSN.s 			page 217


 5035              		.loc 1 2912 0 is_stmt 0 discriminator 2
 5036 0050 0123     		movs	r3, #1
 5037              	.LVL393:
 5038 0052 80F84030 		strb	r3, [r0, #64]
2915:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5039              		.loc 1 2915 0 is_stmt 1 discriminator 2
 5040 0056 FFF7FEFF 		bl	HAL_GetTick
 5041              	.LVL394:
2917:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode        = HAL_I2C_MODE_MEM;
 5042              		.loc 1 2917 0 discriminator 2
 5043 005a 2223     		movs	r3, #34
 5044 005c 88F84130 		strb	r3, [r8, #65]
2918:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 5045              		.loc 1 2918 0 discriminator 2
 5046 0060 4023     		movs	r3, #64
 5047 0062 88F84230 		strb	r3, [r8, #66]
2919:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5048              		.loc 1 2919 0 discriminator 2
 5049 0066 0023     		movs	r3, #0
 5050 0068 C8F84430 		str	r3, [r8, #68]
2922:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferCount   = Size;
 5051              		.loc 1 2922 0 discriminator 2
 5052 006c 089B     		ldr	r3, [sp, #32]
 5053 006e C8F82430 		str	r3, [r8, #36]
2923:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 5054              		.loc 1 2923 0 discriminator 2
 5055 0072 A8F82A50 		strh	r5, [r8, #42]	@ movhi
2924:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR     = I2C_Master_ISR_DMA;
 5056              		.loc 1 2924 0 discriminator 2
 5057 0076 414B     		ldr	r3, .L457
 5058 0078 C8F82C30 		str	r3, [r8, #44]
2925:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5059              		.loc 1 2925 0 discriminator 2
 5060 007c 404B     		ldr	r3, .L457+4
 5061 007e C8F83430 		str	r3, [r8, #52]
2927:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 5062              		.loc 1 2927 0 discriminator 2
 5063 0082 B8F82A30 		ldrh	r3, [r8, #42]
 5064 0086 9BB2     		uxth	r3, r3
 5065 0088 FF2B     		cmp	r3, #255
 5066 008a 3AD9     		bls	.L441
2929:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       xfermode = I2C_RELOAD_MODE;
 5067              		.loc 1 2929 0
 5068 008c FF23     		movs	r3, #255
 5069 008e A8F82830 		strh	r3, [r8, #40]	@ movhi
 5070              	.LVL395:
2930:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 5071              		.loc 1 2930 0
 5072 0092 4FF08075 		mov	r5, #16777216
 5073              	.LVL396:
 5074              	.L442:
2939:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 5075              		.loc 1 2939 0
 5076 0096 0190     		str	r0, [sp, #4]
 5077 0098 1923     		movs	r3, #25
 5078 009a 0093     		str	r3, [sp]
 5079 009c 3B46     		mov	r3, r7
ARM GAS  /tmp/ccpQQaSN.s 			page 218


 5080 009e 2246     		mov	r2, r4
 5081 00a0 3146     		mov	r1, r6
 5082 00a2 4046     		mov	r0, r8
 5083              	.LVL397:
 5084 00a4 FFF7FEFF 		bl	I2C_RequestMemoryRead
 5085              	.LVL398:
 5086 00a8 90BB     		cbnz	r0, .L455
2946:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 5087              		.loc 1 2946 0
 5088 00aa D8F83C30 		ldr	r3, [r8, #60]
 5089 00ae A3B3     		cbz	r3, .L444
2949:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5090              		.loc 1 2949 0
 5091 00b0 344A     		ldr	r2, .L457+8
 5092 00b2 DA62     		str	r2, [r3, #44]
2952:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5093              		.loc 1 2952 0
 5094 00b4 D8F83C30 		ldr	r3, [r8, #60]
 5095 00b8 334A     		ldr	r2, .L457+12
 5096 00ba 5A63     		str	r2, [r3, #52]
2955:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->hdmarx->XferAbortCallback = NULL;
 5097              		.loc 1 2955 0
 5098 00bc D8F83C20 		ldr	r2, [r8, #60]
 5099 00c0 0023     		movs	r3, #0
 5100 00c2 1363     		str	r3, [r2, #48]
2956:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5101              		.loc 1 2956 0
 5102 00c4 D8F83C20 		ldr	r2, [r8, #60]
 5103 00c8 9363     		str	r3, [r2, #56]
2959:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 5104              		.loc 1 2959 0
 5105 00ca D8F80010 		ldr	r1, [r8]
 5106 00ce B8F82830 		ldrh	r3, [r8, #40]
 5107 00d2 089A     		ldr	r2, [sp, #32]
 5108 00d4 2431     		adds	r1, r1, #36
 5109 00d6 D8F83C00 		ldr	r0, [r8, #60]
 5110 00da FFF7FEFF 		bl	HAL_DMA_Start_IT
 5111              	.LVL399:
2976:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 5112              		.loc 1 2976 0
 5113 00de 0446     		mov	r4, r0
 5114 00e0 58B3     		cbz	r0, .L456
2999:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->Mode      = HAL_I2C_MODE_NONE;
 5115              		.loc 1 2999 0
 5116 00e2 2023     		movs	r3, #32
 5117 00e4 88F84130 		strb	r3, [r8, #65]
3000:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5118              		.loc 1 3000 0
 5119 00e8 0022     		movs	r2, #0
 5120 00ea 88F84220 		strb	r2, [r8, #66]
3003:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5121              		.loc 1 3003 0
 5122 00ee D8F84430 		ldr	r3, [r8, #68]
 5123 00f2 43F01003 		orr	r3, r3, #16
 5124 00f6 C8F84430 		str	r3, [r8, #68]
3006:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5125              		.loc 1 3006 0
ARM GAS  /tmp/ccpQQaSN.s 			page 219


 5126 00fa 88F84020 		strb	r2, [r8, #64]
3008:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 5127              		.loc 1 3008 0
 5128 00fe 0124     		movs	r4, #1
 5129 0100 89E7     		b	.L438
 5130              	.LVL400:
 5131              	.L441:
2934:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       xfermode = I2C_AUTOEND_MODE;
 5132              		.loc 1 2934 0
 5133 0102 B8F82A30 		ldrh	r3, [r8, #42]
 5134 0106 A8F82830 		strh	r3, [r8, #40]	@ movhi
 5135              	.LVL401:
2935:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 5136              		.loc 1 2935 0
 5137 010a 4FF00075 		mov	r5, #33554432
 5138 010e C2E7     		b	.L442
 5139              	.LVL402:
 5140              	.L455:
2942:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return HAL_ERROR;
 5141              		.loc 1 2942 0
 5142 0110 0023     		movs	r3, #0
 5143 0112 88F84030 		strb	r3, [r8, #64]
2943:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 5144              		.loc 1 2943 0
 5145 0116 0124     		movs	r4, #1
 5146 0118 7DE7     		b	.L438
 5147              	.L444:
2964:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->Mode      = HAL_I2C_MODE_NONE;
 5148              		.loc 1 2964 0
 5149 011a 2023     		movs	r3, #32
 5150 011c 88F84130 		strb	r3, [r8, #65]
2965:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5151              		.loc 1 2965 0
 5152 0120 0022     		movs	r2, #0
 5153 0122 88F84220 		strb	r2, [r8, #66]
2968:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5154              		.loc 1 2968 0
 5155 0126 D8F84430 		ldr	r3, [r8, #68]
 5156 012a 43F08003 		orr	r3, r3, #128
 5157 012e C8F84430 		str	r3, [r8, #68]
2971:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5158              		.loc 1 2971 0
 5159 0132 88F84020 		strb	r2, [r8, #64]
2973:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 5160              		.loc 1 2973 0
 5161 0136 0124     		movs	r4, #1
 5162 0138 6DE7     		b	.L438
 5163              	.LVL403:
 5164              	.L456:
2979:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5165              		.loc 1 2979 0
 5166 013a 98F82820 		ldrb	r2, [r8, #40]	@ zero_extendqisi2
 5167 013e 134B     		ldr	r3, .L457+16
 5168 0140 0093     		str	r3, [sp]
 5169 0142 2B46     		mov	r3, r5
 5170 0144 3146     		mov	r1, r6
 5171 0146 4046     		mov	r0, r8
ARM GAS  /tmp/ccpQQaSN.s 			page 220


 5172              	.LVL404:
 5173 0148 FFF7FEFF 		bl	I2C_TransferConfig
 5174              	.LVL405:
2982:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5175              		.loc 1 2982 0
 5176 014c B8F82A30 		ldrh	r3, [r8, #42]
 5177 0150 9BB2     		uxth	r3, r3
 5178 0152 B8F82820 		ldrh	r2, [r8, #40]
 5179 0156 9B1A     		subs	r3, r3, r2
 5180 0158 9BB2     		uxth	r3, r3
 5181 015a A8F82A30 		strh	r3, [r8, #42]	@ movhi
2985:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5182              		.loc 1 2985 0
 5183 015e 0023     		movs	r3, #0
 5184 0160 88F84030 		strb	r3, [r8, #64]
2991:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5185              		.loc 1 2991 0
 5186 0164 1121     		movs	r1, #17
 5187 0166 4046     		mov	r0, r8
 5188 0168 FFF7FEFF 		bl	I2C_Enable_IRQ
 5189              	.LVL406:
2994:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 5190              		.loc 1 2994 0
 5191 016c D8F80020 		ldr	r2, [r8]
 5192 0170 1368     		ldr	r3, [r2]
 5193 0172 43F40043 		orr	r3, r3, #32768
 5194 0176 1360     		str	r3, [r2]
3011:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 5195              		.loc 1 3011 0
 5196 0178 4DE7     		b	.L438
 5197              	.L458:
 5198 017a 00BF     		.align	2
 5199              	.L457:
 5200 017c 0000FFFF 		.word	-65536
 5201 0180 00000000 		.word	I2C_Master_ISR_DMA
 5202 0184 00000000 		.word	I2C_DMAMasterReceiveCplt
 5203 0188 00000000 		.word	I2C_DMAError
 5204 018c 00240080 		.word	-2147474432
 5205              		.cfi_endproc
 5206              	.LFE144:
 5208              		.section	.text.HAL_I2C_IsDeviceReady,"ax",%progbits
 5209              		.align	1
 5210              		.global	HAL_I2C_IsDeviceReady
 5211              		.syntax unified
 5212              		.thumb
 5213              		.thumb_func
 5214              		.fpu fpv4-sp-d16
 5216              	HAL_I2C_IsDeviceReady:
 5217              	.LFB145:
3031:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t tickstart;
 5218              		.loc 1 3031 0
 5219              		.cfi_startproc
 5220              		@ args = 0, pretend = 0, frame = 8
 5221              		@ frame_needed = 0, uses_anonymous_args = 0
 5222              	.LVL407:
 5223 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
 5224              	.LCFI83:
ARM GAS  /tmp/ccpQQaSN.s 			page 221


 5225              		.cfi_def_cfa_offset 28
 5226              		.cfi_offset 4, -28
 5227              		.cfi_offset 5, -24
 5228              		.cfi_offset 6, -20
 5229              		.cfi_offset 7, -16
 5230              		.cfi_offset 8, -12
 5231              		.cfi_offset 9, -8
 5232              		.cfi_offset 14, -4
 5233 0004 85B0     		sub	sp, sp, #20
 5234              	.LCFI84:
 5235              		.cfi_def_cfa_offset 48
3034:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5236              		.loc 1 3034 0
 5237 0006 0024     		movs	r4, #0
 5238 0008 0394     		str	r4, [sp, #12]
3039:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 5239              		.loc 1 3039 0
 5240 000a 90F84140 		ldrb	r4, [r0, #65]	@ zero_extendqisi2
 5241 000e E4B2     		uxtb	r4, r4
 5242 0010 202C     		cmp	r4, #32
 5243 0012 04D0     		beq	.L478
3156:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 5244              		.loc 1 3156 0
 5245 0014 0223     		movs	r3, #2
 5246              	.LVL408:
 5247              	.L460:
3158:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5248              		.loc 1 3158 0
 5249 0016 1846     		mov	r0, r3
 5250 0018 05B0     		add	sp, sp, #20
 5251              	.LCFI85:
 5252              		.cfi_remember_state
 5253              		.cfi_def_cfa_offset 28
 5254              		@ sp needed
 5255 001a BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 5256              	.LVL409:
 5257              	.L478:
 5258              	.LCFI86:
 5259              		.cfi_restore_state
3041:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 5260              		.loc 1 3041 0
 5261 001e 0468     		ldr	r4, [r0]
 5262 0020 A469     		ldr	r4, [r4, #24]
 5263 0022 14F4004F 		tst	r4, #32768
 5264 0026 01D0     		beq	.L479
3043:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 5265              		.loc 1 3043 0
 5266 0028 0223     		movs	r3, #2
 5267              	.LVL410:
 5268 002a F4E7     		b	.L460
 5269              	.LVL411:
 5270              	.L479:
3047:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5271              		.loc 1 3047 0
 5272 002c 90F84040 		ldrb	r4, [r0, #64]	@ zero_extendqisi2
 5273 0030 012C     		cmp	r4, #1
 5274 0032 00F09780 		beq	.L473
ARM GAS  /tmp/ccpQQaSN.s 			page 222


 5275 0036 1E46     		mov	r6, r3
 5276 0038 1746     		mov	r7, r2
 5277 003a 8846     		mov	r8, r1
 5278 003c 0546     		mov	r5, r0
3047:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5279              		.loc 1 3047 0 is_stmt 0 discriminator 2
 5280 003e 0123     		movs	r3, #1
 5281              	.LVL412:
 5282 0040 80F84030 		strb	r3, [r0, #64]
3049:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 5283              		.loc 1 3049 0 is_stmt 1 discriminator 2
 5284 0044 2423     		movs	r3, #36
 5285 0046 80F84130 		strb	r3, [r0, #65]
3050:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5286              		.loc 1 3050 0 discriminator 2
 5287 004a 0023     		movs	r3, #0
 5288 004c 4364     		str	r3, [r0, #68]
 5289 004e 44E0     		b	.L470
 5290              	.LVL413:
 5291              	.L483:
3055:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5292              		.loc 1 3055 0 discriminator 1
 5293 0050 C8F30903 		ubfx	r3, r8, #0, #10
 5294 0054 43F00073 		orr	r3, r3, #33554432
 5295 0058 43F40053 		orr	r3, r3, #8192
 5296 005c 45E0     		b	.L462
 5297              	.LVL414:
 5298              	.L464:
3083:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 5299              		.loc 1 3083 0
 5300 005e 2B68     		ldr	r3, [r5]
 5301 0060 9C69     		ldr	r4, [r3, #24]
 5302              	.LVL415:
 5303 0062 C4F34014 		ubfx	r4, r4, #5, #1
 5304              	.LVL416:
3084:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
 5305              		.loc 1 3084 0
 5306 0066 9B69     		ldr	r3, [r3, #24]
 5307 0068 C3F30013 		ubfx	r3, r3, #4, #1
 5308              	.LVL417:
 5309              	.L463:
3064:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 5310              		.loc 1 3064 0
 5311 006c BCB9     		cbnz	r4, .L466
3064:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 5312              		.loc 1 3064 0 is_stmt 0 discriminator 1
 5313 006e B3B9     		cbnz	r3, .L466
3066:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
 5314              		.loc 1 3066 0 is_stmt 1
 5315 0070 B6F1FF3F 		cmp	r6, #-1
 5316 0074 F3D0     		beq	.L464
3068:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           {
 5317              		.loc 1 3068 0
 5318 0076 FFF7FEFF 		bl	HAL_GetTick
 5319              	.LVL418:
 5320 007a A0EB0900 		sub	r0, r0, r9
 5321 007e 8642     		cmp	r6, r0
ARM GAS  /tmp/ccpQQaSN.s 			page 223


 5322 0080 01D3     		bcc	.L465
3068:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           {
 5323              		.loc 1 3068 0 is_stmt 0 discriminator 1
 5324 0082 002E     		cmp	r6, #0
 5325 0084 EBD1     		bne	.L464
 5326              	.L465:
3071:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5327              		.loc 1 3071 0 is_stmt 1
 5328 0086 2023     		movs	r3, #32
 5329 0088 85F84130 		strb	r3, [r5, #65]
3074:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5330              		.loc 1 3074 0
 5331 008c 6B6C     		ldr	r3, [r5, #68]
 5332 008e 43F02003 		orr	r3, r3, #32
 5333 0092 6B64     		str	r3, [r5, #68]
3077:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5334              		.loc 1 3077 0
 5335 0094 0023     		movs	r3, #0
 5336 0096 85F84030 		strb	r3, [r5, #64]
3079:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           }
 5337              		.loc 1 3079 0
 5338 009a 0123     		movs	r3, #1
 5339 009c BBE7     		b	.L460
 5340              	.LVL419:
 5341              	.L466:
3088:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 5342              		.loc 1 3088 0
 5343 009e 2B68     		ldr	r3, [r5]
 5344              	.LVL420:
 5345 00a0 9B69     		ldr	r3, [r3, #24]
 5346 00a2 13F0100F 		tst	r3, #16
 5347 00a6 2CD0     		beq	.L480
3110:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
 5348              		.loc 1 3110 0
 5349 00a8 CDF80090 		str	r9, [sp]
 5350 00ac 3346     		mov	r3, r6
 5351 00ae 0022     		movs	r2, #0
 5352 00b0 2021     		movs	r1, #32
 5353 00b2 2846     		mov	r0, r5
 5354 00b4 FFF7FEFF 		bl	I2C_WaitOnFlagUntilTimeout
 5355              	.LVL421:
 5356 00b8 0028     		cmp	r0, #0
 5357 00ba 57D1     		bne	.L475
3116:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5358              		.loc 1 3116 0
 5359 00bc 2B68     		ldr	r3, [r5]
 5360 00be 1022     		movs	r2, #16
 5361 00c0 DA61     		str	r2, [r3, #28]
3119:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
 5362              		.loc 1 3119 0
 5363 00c2 2B68     		ldr	r3, [r5]
 5364 00c4 2022     		movs	r2, #32
 5365 00c6 DA61     		str	r2, [r3, #28]
3123:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 5366              		.loc 1 3123 0
 5367 00c8 039B     		ldr	r3, [sp, #12]
 5368 00ca BB42     		cmp	r3, r7
ARM GAS  /tmp/ccpQQaSN.s 			page 224


 5369 00cc 2CD0     		beq	.L481
 5370              	.L469:
3139:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 5371              		.loc 1 3139 0
 5372 00ce 039B     		ldr	r3, [sp, #12]
 5373 00d0 0133     		adds	r3, r3, #1
 5374 00d2 0393     		str	r3, [sp, #12]
3141:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5375              		.loc 1 3141 0
 5376 00d4 039B     		ldr	r3, [sp, #12]
 5377 00d6 9F42     		cmp	r7, r3
 5378 00d8 38D9     		bls	.L482
 5379              	.LVL422:
 5380              	.L470:
3055:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5381              		.loc 1 3055 0
 5382 00da 2A68     		ldr	r2, [r5]
 5383 00dc EB68     		ldr	r3, [r5, #12]
 5384 00de 012B     		cmp	r3, #1
 5385 00e0 B6D0     		beq	.L483
3055:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5386              		.loc 1 3055 0 is_stmt 0 discriminator 2
 5387 00e2 C8F30903 		ubfx	r3, r8, #0, #10
 5388 00e6 43F42053 		orr	r3, r3, #10240
 5389              	.L462:
3055:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5390              		.loc 1 3055 0 discriminator 4
 5391 00ea 5360     		str	r3, [r2, #4]
3059:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5392              		.loc 1 3059 0 is_stmt 1 discriminator 4
 5393 00ec FFF7FEFF 		bl	HAL_GetTick
 5394              	.LVL423:
 5395 00f0 8146     		mov	r9, r0
 5396              	.LVL424:
3061:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 5397              		.loc 1 3061 0 discriminator 4
 5398 00f2 2B68     		ldr	r3, [r5]
 5399 00f4 9C69     		ldr	r4, [r3, #24]
 5400 00f6 C4F34014 		ubfx	r4, r4, #5, #1
 5401              	.LVL425:
3062:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5402              		.loc 1 3062 0 discriminator 4
 5403 00fa 9B69     		ldr	r3, [r3, #24]
 5404 00fc C3F30013 		ubfx	r3, r3, #4, #1
 5405              	.LVL426:
3064:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 5406              		.loc 1 3064 0 discriminator 4
 5407 0100 B4E7     		b	.L463
 5408              	.LVL427:
 5409              	.L480:
3091:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
 5410              		.loc 1 3091 0
 5411 0102 CDF80090 		str	r9, [sp]
 5412 0106 3346     		mov	r3, r6
 5413 0108 0022     		movs	r2, #0
 5414 010a 2021     		movs	r1, #32
 5415 010c 2846     		mov	r0, r5
ARM GAS  /tmp/ccpQQaSN.s 			page 225


 5416 010e FFF7FEFF 		bl	I2C_WaitOnFlagUntilTimeout
 5417              	.LVL428:
 5418 0112 0346     		mov	r3, r0
 5419 0114 40BB     		cbnz	r0, .L474
3097:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5420              		.loc 1 3097 0
 5421 0116 2968     		ldr	r1, [r5]
 5422 0118 2022     		movs	r2, #32
 5423 011a CA61     		str	r2, [r1, #28]
3100:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5424              		.loc 1 3100 0
 5425 011c 85F84120 		strb	r2, [r5, #65]
3103:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5426              		.loc 1 3103 0
 5427 0120 0022     		movs	r2, #0
 5428 0122 85F84020 		strb	r2, [r5, #64]
3105:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
 5429              		.loc 1 3105 0
 5430 0126 76E7     		b	.L460
 5431              	.L481:
3126:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5432              		.loc 1 3126 0
 5433 0128 2A68     		ldr	r2, [r5]
 5434 012a 5368     		ldr	r3, [r2, #4]
 5435 012c 43F48043 		orr	r3, r3, #16384
 5436 0130 5360     		str	r3, [r2, #4]
3129:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
 5437              		.loc 1 3129 0
 5438 0132 CDF80090 		str	r9, [sp]
 5439 0136 3346     		mov	r3, r6
 5440 0138 0022     		movs	r2, #0
 5441 013a 2021     		movs	r1, #32
 5442 013c 2846     		mov	r0, r5
 5443 013e FFF7FEFF 		bl	I2C_WaitOnFlagUntilTimeout
 5444              	.LVL429:
 5445 0142 A8B9     		cbnz	r0, .L476
3135:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
 5446              		.loc 1 3135 0
 5447 0144 2B68     		ldr	r3, [r5]
 5448 0146 2022     		movs	r2, #32
 5449 0148 DA61     		str	r2, [r3, #28]
 5450 014a C0E7     		b	.L469
 5451              	.L482:
3144:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5452              		.loc 1 3144 0
 5453 014c 2023     		movs	r3, #32
 5454 014e 85F84130 		strb	r3, [r5, #65]
3147:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5455              		.loc 1 3147 0
 5456 0152 6B6C     		ldr	r3, [r5, #68]
 5457 0154 43F02003 		orr	r3, r3, #32
 5458 0158 6B64     		str	r3, [r5, #68]
3150:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5459              		.loc 1 3150 0
 5460 015a 0023     		movs	r3, #0
 5461 015c 85F84030 		strb	r3, [r5, #64]
3152:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
ARM GAS  /tmp/ccpQQaSN.s 			page 226


 5462              		.loc 1 3152 0
 5463 0160 0123     		movs	r3, #1
 5464 0162 58E7     		b	.L460
 5465              	.LVL430:
 5466              	.L473:
3047:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5467              		.loc 1 3047 0
 5468 0164 0223     		movs	r3, #2
 5469              	.LVL431:
 5470 0166 56E7     		b	.L460
 5471              	.LVL432:
 5472              	.L474:
3093:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
 5473              		.loc 1 3093 0
 5474 0168 0123     		movs	r3, #1
 5475 016a 54E7     		b	.L460
 5476              	.L475:
3112:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
 5477              		.loc 1 3112 0
 5478 016c 0123     		movs	r3, #1
 5479 016e 52E7     		b	.L460
 5480              	.L476:
3131:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
 5481              		.loc 1 3131 0
 5482 0170 0123     		movs	r3, #1
 5483 0172 50E7     		b	.L460
 5484              		.cfi_endproc
 5485              	.LFE145:
 5487              		.section	.text.HAL_I2C_Master_Sequential_Transmit_IT,"ax",%progbits
 5488              		.align	1
 5489              		.global	HAL_I2C_Master_Sequential_Transmit_IT
 5490              		.syntax unified
 5491              		.thumb
 5492              		.thumb_func
 5493              		.fpu fpv4-sp-d16
 5495              	HAL_I2C_Master_Sequential_Transmit_IT:
 5496              	.LFB146:
3173:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t xfermode;
 5497              		.loc 1 3173 0
 5498              		.cfi_startproc
 5499              		@ args = 4, pretend = 0, frame = 0
 5500              		@ frame_needed = 0, uses_anonymous_args = 0
 5501              	.LVL433:
 5502 0000 70B5     		push	{r4, r5, r6, lr}
 5503              	.LCFI87:
 5504              		.cfi_def_cfa_offset 16
 5505              		.cfi_offset 4, -16
 5506              		.cfi_offset 5, -12
 5507              		.cfi_offset 6, -8
 5508              		.cfi_offset 14, -4
 5509 0002 82B0     		sub	sp, sp, #8
 5510              	.LCFI88:
 5511              		.cfi_def_cfa_offset 24
 5512              	.LVL434:
3180:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 5513              		.loc 1 3180 0
 5514 0004 90F84140 		ldrb	r4, [r0, #65]	@ zero_extendqisi2
ARM GAS  /tmp/ccpQQaSN.s 			page 227


 5515 0008 E4B2     		uxtb	r4, r4
 5516 000a 202C     		cmp	r4, #32
 5517 000c 02D0     		beq	.L498
3240:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 5518              		.loc 1 3240 0
 5519 000e 0220     		movs	r0, #2
 5520              	.LVL435:
 5521              	.L485:
3242:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5522              		.loc 1 3242 0
 5523 0010 02B0     		add	sp, sp, #8
 5524              	.LCFI89:
 5525              		.cfi_remember_state
 5526              		.cfi_def_cfa_offset 16
 5527              		@ sp needed
 5528 0012 70BD     		pop	{r4, r5, r6, pc}
 5529              	.LVL436:
 5530              	.L498:
 5531              	.LCFI90:
 5532              		.cfi_restore_state
3183:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5533              		.loc 1 3183 0
 5534 0014 90F84040 		ldrb	r4, [r0, #64]	@ zero_extendqisi2
 5535 0018 012C     		cmp	r4, #1
 5536 001a 4CD0     		beq	.L492
3183:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5537              		.loc 1 3183 0 is_stmt 0 discriminator 2
 5538 001c 0124     		movs	r4, #1
 5539 001e 80F84040 		strb	r4, [r0, #64]
3185:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode      = HAL_I2C_MODE_MASTER;
 5540              		.loc 1 3185 0 is_stmt 1 discriminator 2
 5541 0022 2124     		movs	r4, #33
 5542 0024 80F84140 		strb	r4, [r0, #65]
3186:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 5543              		.loc 1 3186 0 discriminator 2
 5544 0028 1024     		movs	r4, #16
 5545 002a 80F84240 		strb	r4, [r0, #66]
3187:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5546              		.loc 1 3187 0 discriminator 2
 5547 002e 0024     		movs	r4, #0
 5548 0030 4464     		str	r4, [r0, #68]
3190:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferCount   = Size;
 5549              		.loc 1 3190 0 discriminator 2
 5550 0032 4262     		str	r2, [r0, #36]
3191:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferOptions = XferOptions;
 5551              		.loc 1 3191 0 discriminator 2
 5552 0034 4385     		strh	r3, [r0, #42]	@ movhi
3192:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR     = I2C_Master_ISR_IT;
 5553              		.loc 1 3192 0 discriminator 2
 5554 0036 069B     		ldr	r3, [sp, #24]
 5555              	.LVL437:
 5556 0038 C362     		str	r3, [r0, #44]
 5557              	.LVL438:
3193:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5558              		.loc 1 3193 0 discriminator 2
 5559 003a 204B     		ldr	r3, .L501
 5560 003c 4363     		str	r3, [r0, #52]
ARM GAS  /tmp/ccpQQaSN.s 			page 228


3196:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 5561              		.loc 1 3196 0 discriminator 2
 5562 003e 438D     		ldrh	r3, [r0, #42]
 5563 0040 9BB2     		uxth	r3, r3
 5564 0042 FF2B     		cmp	r3, #255
 5565 0044 22D9     		bls	.L486
3198:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       xfermode = I2C_RELOAD_MODE;
 5566              		.loc 1 3198 0
 5567 0046 FF23     		movs	r3, #255
 5568 0048 0385     		strh	r3, [r0, #40]	@ movhi
 5569              	.LVL439:
3199:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 5570              		.loc 1 3199 0
 5571 004a 4FF08076 		mov	r6, #16777216
 5572              	.LVL440:
 5573              	.L487:
 5574 004e 0D46     		mov	r5, r1
 5575 0050 0446     		mov	r4, r0
 5576              	.LVL441:
3209:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 5577              		.loc 1 3209 0
 5578 0052 036B     		ldr	r3, [r0, #48]
 5579 0054 112B     		cmp	r3, #17
 5580 0056 1DD0     		beq	.L499
 5581              	.L488:
3216:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5582              		.loc 1 3216 0
 5583 0058 2046     		mov	r0, r4
 5584              	.LVL442:
 5585 005a FFF7FEFF 		bl	I2C_ConvertOtherXferOptions
 5586              	.LVL443:
3219:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 5587              		.loc 1 3219 0
 5588 005e 638D     		ldrh	r3, [r4, #42]
 5589 0060 9BB2     		uxth	r3, r3
 5590 0062 FE2B     		cmp	r3, #254
 5591 0064 25D8     		bhi	.L496
3221:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
 5592              		.loc 1 3221 0
 5593 0066 E66A     		ldr	r6, [r4, #44]
 5594              	.LVL444:
3175:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5595              		.loc 1 3175 0
 5596 0068 154B     		ldr	r3, .L501+4
 5597              	.L490:
 5598              	.LVL445:
3226:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5599              		.loc 1 3226 0
 5600 006a 94F82820 		ldrb	r2, [r4, #40]	@ zero_extendqisi2
 5601 006e 0093     		str	r3, [sp]
 5602 0070 3346     		mov	r3, r6
 5603              	.LVL446:
 5604 0072 2946     		mov	r1, r5
 5605 0074 2046     		mov	r0, r4
 5606 0076 FFF7FEFF 		bl	I2C_TransferConfig
 5607              	.LVL447:
3229:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
ARM GAS  /tmp/ccpQQaSN.s 			page 229


 5608              		.loc 1 3229 0
 5609 007a 0025     		movs	r5, #0
 5610 007c 84F84050 		strb	r5, [r4, #64]
3234:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5611              		.loc 1 3234 0
 5612 0080 0121     		movs	r1, #1
 5613 0082 2046     		mov	r0, r4
 5614 0084 FFF7FEFF 		bl	I2C_Enable_IRQ
 5615              	.LVL448:
3236:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 5616              		.loc 1 3236 0
 5617 0088 2846     		mov	r0, r5
 5618 008a C1E7     		b	.L485
 5619              	.LVL449:
 5620              	.L486:
3203:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       xfermode = hi2c->XferOptions;
 5621              		.loc 1 3203 0
 5622 008c 438D     		ldrh	r3, [r0, #42]
 5623 008e 0385     		strh	r3, [r0, #40]	@ movhi
3204:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 5624              		.loc 1 3204 0
 5625 0090 C66A     		ldr	r6, [r0, #44]
 5626              	.LVL450:
 5627 0092 DCE7     		b	.L487
 5628              	.L499:
3209:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 5629              		.loc 1 3209 0 discriminator 1
 5630 0094 069B     		ldr	r3, [sp, #24]
 5631 0096 AA2B     		cmp	r3, #170
 5632 0098 09D0     		beq	.L493
3209:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 5633              		.loc 1 3209 0 is_stmt 0 discriminator 3
 5634 009a B3F52A4F 		cmp	r3, #43520
 5635 009e 04D0     		beq	.L500
3209:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 5636              		.loc 1 3209 0
 5637 00a0 0023     		movs	r3, #0
 5638              	.L489:
3209:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 5639              		.loc 1 3209 0 discriminator 7
 5640 00a2 002B     		cmp	r3, #0
 5641 00a4 D8D1     		bne	.L488
3211:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 5642              		.loc 1 3211 0 is_stmt 1
 5643 00a6 0023     		movs	r3, #0
 5644 00a8 DFE7     		b	.L490
 5645              	.L500:
3209:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 5646              		.loc 1 3209 0
 5647 00aa 0123     		movs	r3, #1
 5648 00ac F9E7     		b	.L489
 5649              	.L493:
 5650 00ae 0123     		movs	r3, #1
 5651 00b0 F7E7     		b	.L489
 5652              	.LVL451:
 5653              	.L496:
3175:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
ARM GAS  /tmp/ccpQQaSN.s 			page 230


 5654              		.loc 1 3175 0
 5655 00b2 034B     		ldr	r3, .L501+4
 5656 00b4 D9E7     		b	.L490
 5657              	.LVL452:
 5658              	.L492:
3183:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5659              		.loc 1 3183 0
 5660 00b6 0220     		movs	r0, #2
 5661              	.LVL453:
 5662 00b8 AAE7     		b	.L485
 5663              	.L502:
 5664 00ba 00BF     		.align	2
 5665              	.L501:
 5666 00bc 00000000 		.word	I2C_Master_ISR_IT
 5667 00c0 00200080 		.word	-2147475456
 5668              		.cfi_endproc
 5669              	.LFE146:
 5671              		.section	.text.HAL_I2C_Master_Sequential_Transmit_DMA,"ax",%progbits
 5672              		.align	1
 5673              		.global	HAL_I2C_Master_Sequential_Transmit_DMA
 5674              		.syntax unified
 5675              		.thumb
 5676              		.thumb_func
 5677              		.fpu fpv4-sp-d16
 5679              	HAL_I2C_Master_Sequential_Transmit_DMA:
 5680              	.LFB147:
3257:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t xfermode;
 5681              		.loc 1 3257 0
 5682              		.cfi_startproc
 5683              		@ args = 4, pretend = 0, frame = 0
 5684              		@ frame_needed = 0, uses_anonymous_args = 0
 5685              	.LVL454:
 5686 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 5687              	.LCFI91:
 5688              		.cfi_def_cfa_offset 24
 5689              		.cfi_offset 4, -24
 5690              		.cfi_offset 5, -20
 5691              		.cfi_offset 6, -16
 5692              		.cfi_offset 7, -12
 5693              		.cfi_offset 8, -8
 5694              		.cfi_offset 14, -4
 5695 0004 82B0     		sub	sp, sp, #8
 5696              	.LCFI92:
 5697              		.cfi_def_cfa_offset 32
 5698              	.LVL455:
3265:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 5699              		.loc 1 3265 0
 5700 0006 90F84140 		ldrb	r4, [r0, #65]	@ zero_extendqisi2
 5701 000a E4B2     		uxtb	r4, r4
 5702 000c 202C     		cmp	r4, #32
 5703 000e 04D0     		beq	.L522
3402:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 5704              		.loc 1 3402 0
 5705 0010 0224     		movs	r4, #2
 5706              	.LVL456:
 5707              	.L504:
3404:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
ARM GAS  /tmp/ccpQQaSN.s 			page 231


 5708              		.loc 1 3404 0
 5709 0012 2046     		mov	r0, r4
 5710 0014 02B0     		add	sp, sp, #8
 5711              	.LCFI93:
 5712              		.cfi_remember_state
 5713              		.cfi_def_cfa_offset 24
 5714              		@ sp needed
 5715 0016 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 5716              	.LVL457:
 5717              	.L522:
 5718              	.LCFI94:
 5719              		.cfi_restore_state
3268:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5720              		.loc 1 3268 0
 5721 001a 90F84040 		ldrb	r4, [r0, #64]	@ zero_extendqisi2
 5722 001e 012C     		cmp	r4, #1
 5723 0020 00F0A080 		beq	.L515
3268:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5724              		.loc 1 3268 0 is_stmt 0 discriminator 2
 5725 0024 0124     		movs	r4, #1
 5726 0026 80F84040 		strb	r4, [r0, #64]
3270:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode      = HAL_I2C_MODE_MASTER;
 5727              		.loc 1 3270 0 is_stmt 1 discriminator 2
 5728 002a 2124     		movs	r4, #33
 5729 002c 80F84140 		strb	r4, [r0, #65]
3271:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 5730              		.loc 1 3271 0 discriminator 2
 5731 0030 1024     		movs	r4, #16
 5732 0032 80F84240 		strb	r4, [r0, #66]
3272:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5733              		.loc 1 3272 0 discriminator 2
 5734 0036 0024     		movs	r4, #0
 5735 0038 4464     		str	r4, [r0, #68]
3275:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferCount   = Size;
 5736              		.loc 1 3275 0 discriminator 2
 5737 003a 4262     		str	r2, [r0, #36]
3276:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferOptions = XferOptions;
 5738              		.loc 1 3276 0 discriminator 2
 5739 003c 4385     		strh	r3, [r0, #42]	@ movhi
3277:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR     = I2C_Master_ISR_DMA;
 5740              		.loc 1 3277 0 discriminator 2
 5741 003e 089B     		ldr	r3, [sp, #32]
 5742              	.LVL458:
 5743 0040 C362     		str	r3, [r0, #44]
 5744              	.LVL459:
3278:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5745              		.loc 1 3278 0 discriminator 2
 5746 0042 494B     		ldr	r3, .L526
 5747 0044 4363     		str	r3, [r0, #52]
3281:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 5748              		.loc 1 3281 0 discriminator 2
 5749 0046 438D     		ldrh	r3, [r0, #42]
 5750 0048 9BB2     		uxth	r3, r3
 5751 004a FF2B     		cmp	r3, #255
 5752 004c 39D9     		bls	.L505
3283:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       xfermode = I2C_RELOAD_MODE;
 5753              		.loc 1 3283 0
ARM GAS  /tmp/ccpQQaSN.s 			page 232


 5754 004e FF23     		movs	r3, #255
 5755 0050 0385     		strh	r3, [r0, #40]	@ movhi
 5756              	.LVL460:
3284:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 5757              		.loc 1 3284 0
 5758 0052 4FF08077 		mov	r7, #16777216
 5759              	.LVL461:
 5760              	.L506:
 5761 0056 1446     		mov	r4, r2
 5762 0058 8846     		mov	r8, r1
 5763 005a 0546     		mov	r5, r0
 5764              	.LVL462:
3294:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 5765              		.loc 1 3294 0
 5766 005c 036B     		ldr	r3, [r0, #48]
 5767 005e 112B     		cmp	r3, #17
 5768 0060 33D0     		beq	.L523
 5769              	.L507:
3301:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5770              		.loc 1 3301 0
 5771 0062 2846     		mov	r0, r5
 5772              	.LVL463:
 5773 0064 FFF7FEFF 		bl	I2C_ConvertOtherXferOptions
 5774              	.LVL464:
3304:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 5775              		.loc 1 3304 0
 5776 0068 6B8D     		ldrh	r3, [r5, #42]
 5777 006a 9BB2     		uxth	r3, r3
 5778 006c FE2B     		cmp	r3, #254
 5779 006e 3BD8     		bhi	.L519
3306:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
 5780              		.loc 1 3306 0
 5781 0070 EF6A     		ldr	r7, [r5, #44]
 5782              	.LVL465:
3259:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   HAL_StatusTypeDef dmaxferstatus;
 5783              		.loc 1 3259 0
 5784 0072 3E4E     		ldr	r6, .L526+4
 5785              	.L509:
 5786              	.LVL466:
3310:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 5787              		.loc 1 3310 0
 5788 0074 2A8D     		ldrh	r2, [r5, #40]
 5789 0076 002A     		cmp	r2, #0
 5790 0078 61D0     		beq	.L510
3312:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 5791              		.loc 1 3312 0
 5792 007a AB6B     		ldr	r3, [r5, #56]
 5793 007c 002B     		cmp	r3, #0
 5794 007e 35D0     		beq	.L511
3315:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5795              		.loc 1 3315 0
 5796 0080 3B4A     		ldr	r2, .L526+8
 5797 0082 DA62     		str	r2, [r3, #44]
3318:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5798              		.loc 1 3318 0
 5799 0084 AB6B     		ldr	r3, [r5, #56]
 5800 0086 3B4A     		ldr	r2, .L526+12
ARM GAS  /tmp/ccpQQaSN.s 			page 233


 5801 0088 5A63     		str	r2, [r3, #52]
3321:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->hdmatx->XferAbortCallback = NULL;
 5802              		.loc 1 3321 0
 5803 008a AA6B     		ldr	r2, [r5, #56]
 5804 008c 0023     		movs	r3, #0
 5805 008e 1363     		str	r3, [r2, #48]
3322:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5806              		.loc 1 3322 0
 5807 0090 AA6B     		ldr	r2, [r5, #56]
 5808 0092 9363     		str	r3, [r2, #56]
3325:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
 5809              		.loc 1 3325 0
 5810 0094 2A68     		ldr	r2, [r5]
 5811 0096 2B8D     		ldrh	r3, [r5, #40]
 5812 0098 2832     		adds	r2, r2, #40
 5813 009a 2146     		mov	r1, r4
 5814 009c A86B     		ldr	r0, [r5, #56]
 5815 009e FFF7FEFF 		bl	HAL_DMA_Start_IT
 5816              	.LVL467:
3342:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 5817              		.loc 1 3342 0
 5818 00a2 0446     		mov	r4, r0
 5819              	.LVL468:
 5820 00a4 80B3     		cbz	r0, .L524
3365:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->Mode      = HAL_I2C_MODE_NONE;
 5821              		.loc 1 3365 0
 5822 00a6 2023     		movs	r3, #32
 5823 00a8 85F84130 		strb	r3, [r5, #65]
3366:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5824              		.loc 1 3366 0
 5825 00ac 0022     		movs	r2, #0
 5826 00ae 85F84220 		strb	r2, [r5, #66]
3369:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5827              		.loc 1 3369 0
 5828 00b2 6B6C     		ldr	r3, [r5, #68]
 5829 00b4 43F01003 		orr	r3, r3, #16
 5830 00b8 6B64     		str	r3, [r5, #68]
3372:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5831              		.loc 1 3372 0
 5832 00ba 85F84020 		strb	r2, [r5, #64]
3374:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
 5833              		.loc 1 3374 0
 5834 00be 0124     		movs	r4, #1
 5835 00c0 A7E7     		b	.L504
 5836              	.LVL469:
 5837              	.L505:
3288:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       xfermode = hi2c->XferOptions;
 5838              		.loc 1 3288 0
 5839 00c2 438D     		ldrh	r3, [r0, #42]
 5840 00c4 0385     		strh	r3, [r0, #40]	@ movhi
3289:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 5841              		.loc 1 3289 0
 5842 00c6 C76A     		ldr	r7, [r0, #44]
 5843              	.LVL470:
 5844 00c8 C5E7     		b	.L506
 5845              	.L523:
3294:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
ARM GAS  /tmp/ccpQQaSN.s 			page 234


 5846              		.loc 1 3294 0 discriminator 1
 5847 00ca 089B     		ldr	r3, [sp, #32]
 5848 00cc AA2B     		cmp	r3, #170
 5849 00ce 09D0     		beq	.L516
3294:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 5850              		.loc 1 3294 0 is_stmt 0 discriminator 3
 5851 00d0 B3F52A4F 		cmp	r3, #43520
 5852 00d4 04D0     		beq	.L525
3294:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 5853              		.loc 1 3294 0
 5854 00d6 0023     		movs	r3, #0
 5855              	.L508:
3294:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 5856              		.loc 1 3294 0 discriminator 7
 5857 00d8 002B     		cmp	r3, #0
 5858 00da C2D1     		bne	.L507
3296:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 5859              		.loc 1 3296 0 is_stmt 1
 5860 00dc 0026     		movs	r6, #0
 5861 00de C9E7     		b	.L509
 5862              	.L525:
3294:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 5863              		.loc 1 3294 0
 5864 00e0 0123     		movs	r3, #1
 5865 00e2 F9E7     		b	.L508
 5866              	.L516:
 5867 00e4 0123     		movs	r3, #1
 5868 00e6 F7E7     		b	.L508
 5869              	.LVL471:
 5870              	.L519:
3259:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   HAL_StatusTypeDef dmaxferstatus;
 5871              		.loc 1 3259 0
 5872 00e8 204E     		ldr	r6, .L526+4
 5873 00ea C3E7     		b	.L509
 5874              	.LVL472:
 5875              	.L511:
3330:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->Mode      = HAL_I2C_MODE_NONE;
 5876              		.loc 1 3330 0
 5877 00ec 2023     		movs	r3, #32
 5878 00ee 85F84130 		strb	r3, [r5, #65]
3331:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5879              		.loc 1 3331 0
 5880 00f2 0022     		movs	r2, #0
 5881 00f4 85F84220 		strb	r2, [r5, #66]
3334:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5882              		.loc 1 3334 0
 5883 00f8 6B6C     		ldr	r3, [r5, #68]
 5884 00fa 43F08003 		orr	r3, r3, #128
 5885 00fe 6B64     		str	r3, [r5, #68]
3337:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5886              		.loc 1 3337 0
 5887 0100 85F84020 		strb	r2, [r5, #64]
3339:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
 5888              		.loc 1 3339 0
 5889 0104 0124     		movs	r4, #1
 5890              	.LVL473:
 5891 0106 84E7     		b	.L504
ARM GAS  /tmp/ccpQQaSN.s 			page 235


 5892              	.LVL474:
 5893              	.L524:
3345:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5894              		.loc 1 3345 0
 5895 0108 95F82820 		ldrb	r2, [r5, #40]	@ zero_extendqisi2
 5896 010c 0096     		str	r6, [sp]
 5897 010e 3B46     		mov	r3, r7
 5898 0110 4146     		mov	r1, r8
 5899 0112 2846     		mov	r0, r5
 5900              	.LVL475:
 5901 0114 FFF7FEFF 		bl	I2C_TransferConfig
 5902              	.LVL476:
3348:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5903              		.loc 1 3348 0
 5904 0118 6B8D     		ldrh	r3, [r5, #42]
 5905 011a 9BB2     		uxth	r3, r3
 5906 011c 2A8D     		ldrh	r2, [r5, #40]
 5907 011e 9B1A     		subs	r3, r3, r2
 5908 0120 9BB2     		uxth	r3, r3
 5909 0122 6B85     		strh	r3, [r5, #42]	@ movhi
3351:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5910              		.loc 1 3351 0
 5911 0124 0023     		movs	r3, #0
 5912 0126 85F84030 		strb	r3, [r5, #64]
3357:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5913              		.loc 1 3357 0
 5914 012a 1121     		movs	r1, #17
 5915 012c 2846     		mov	r0, r5
 5916 012e FFF7FEFF 		bl	I2C_Enable_IRQ
 5917              	.LVL477:
3360:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
 5918              		.loc 1 3360 0
 5919 0132 2A68     		ldr	r2, [r5]
 5920 0134 1368     		ldr	r3, [r2]
 5921 0136 43F48043 		orr	r3, r3, #16384
 5922 013a 1360     		str	r3, [r2]
 5923 013c 69E7     		b	.L504
 5924              	.LVL478:
 5925              	.L510:
3380:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5926              		.loc 1 3380 0
 5927 013e 0E4B     		ldr	r3, .L526+16
 5928 0140 6B63     		str	r3, [r5, #52]
3384:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5929              		.loc 1 3384 0
 5930 0142 0A4B     		ldr	r3, .L526+4
 5931 0144 0093     		str	r3, [sp]
 5932 0146 4FF00073 		mov	r3, #33554432
 5933 014a D2B2     		uxtb	r2, r2
 5934 014c 4146     		mov	r1, r8
 5935 014e 2846     		mov	r0, r5
 5936 0150 FFF7FEFF 		bl	I2C_TransferConfig
 5937              	.LVL479:
3387:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5938              		.loc 1 3387 0
 5939 0154 0024     		movs	r4, #0
 5940              	.LVL480:
ARM GAS  /tmp/ccpQQaSN.s 			page 236


 5941 0156 85F84040 		strb	r4, [r5, #64]
3395:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 5942              		.loc 1 3395 0
 5943 015a 0121     		movs	r1, #1
 5944 015c 2846     		mov	r0, r5
 5945 015e FFF7FEFF 		bl	I2C_Enable_IRQ
 5946              	.LVL481:
 5947 0162 56E7     		b	.L504
 5948              	.LVL482:
 5949              	.L515:
3268:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5950              		.loc 1 3268 0
 5951 0164 0224     		movs	r4, #2
 5952 0166 54E7     		b	.L504
 5953              	.L527:
 5954              		.align	2
 5955              	.L526:
 5956 0168 00000000 		.word	I2C_Master_ISR_DMA
 5957 016c 00200080 		.word	-2147475456
 5958 0170 00000000 		.word	I2C_DMAMasterTransmitCplt
 5959 0174 00000000 		.word	I2C_DMAError
 5960 0178 00000000 		.word	I2C_Master_ISR_IT
 5961              		.cfi_endproc
 5962              	.LFE147:
 5964              		.section	.text.HAL_I2C_Master_Sequential_Receive_IT,"ax",%progbits
 5965              		.align	1
 5966              		.global	HAL_I2C_Master_Sequential_Receive_IT
 5967              		.syntax unified
 5968              		.thumb
 5969              		.thumb_func
 5970              		.fpu fpv4-sp-d16
 5972              	HAL_I2C_Master_Sequential_Receive_IT:
 5973              	.LFB148:
3419:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t xfermode;
 5974              		.loc 1 3419 0
 5975              		.cfi_startproc
 5976              		@ args = 4, pretend = 0, frame = 0
 5977              		@ frame_needed = 0, uses_anonymous_args = 0
 5978              	.LVL483:
 5979 0000 70B5     		push	{r4, r5, r6, lr}
 5980              	.LCFI95:
 5981              		.cfi_def_cfa_offset 16
 5982              		.cfi_offset 4, -16
 5983              		.cfi_offset 5, -12
 5984              		.cfi_offset 6, -8
 5985              		.cfi_offset 14, -4
 5986 0002 82B0     		sub	sp, sp, #8
 5987              	.LCFI96:
 5988              		.cfi_def_cfa_offset 24
 5989              	.LVL484:
3426:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 5990              		.loc 1 3426 0
 5991 0004 90F84140 		ldrb	r4, [r0, #65]	@ zero_extendqisi2
 5992 0008 E4B2     		uxtb	r4, r4
 5993 000a 202C     		cmp	r4, #32
 5994 000c 02D0     		beq	.L542
3486:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
ARM GAS  /tmp/ccpQQaSN.s 			page 237


 5995              		.loc 1 3486 0
 5996 000e 0220     		movs	r0, #2
 5997              	.LVL485:
 5998              	.L529:
3488:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5999              		.loc 1 3488 0
 6000 0010 02B0     		add	sp, sp, #8
 6001              	.LCFI97:
 6002              		.cfi_remember_state
 6003              		.cfi_def_cfa_offset 16
 6004              		@ sp needed
 6005 0012 70BD     		pop	{r4, r5, r6, pc}
 6006              	.LVL486:
 6007              	.L542:
 6008              	.LCFI98:
 6009              		.cfi_restore_state
3429:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6010              		.loc 1 3429 0
 6011 0014 90F84040 		ldrb	r4, [r0, #64]	@ zero_extendqisi2
 6012 0018 012C     		cmp	r4, #1
 6013 001a 4CD0     		beq	.L536
3429:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6014              		.loc 1 3429 0 is_stmt 0 discriminator 2
 6015 001c 0124     		movs	r4, #1
 6016 001e 80F84040 		strb	r4, [r0, #64]
3431:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode      = HAL_I2C_MODE_MASTER;
 6017              		.loc 1 3431 0 is_stmt 1 discriminator 2
 6018 0022 2224     		movs	r4, #34
 6019 0024 80F84140 		strb	r4, [r0, #65]
3432:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 6020              		.loc 1 3432 0 discriminator 2
 6021 0028 1024     		movs	r4, #16
 6022 002a 80F84240 		strb	r4, [r0, #66]
3433:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6023              		.loc 1 3433 0 discriminator 2
 6024 002e 0024     		movs	r4, #0
 6025 0030 4464     		str	r4, [r0, #68]
3436:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferCount   = Size;
 6026              		.loc 1 3436 0 discriminator 2
 6027 0032 4262     		str	r2, [r0, #36]
3437:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferOptions = XferOptions;
 6028              		.loc 1 3437 0 discriminator 2
 6029 0034 4385     		strh	r3, [r0, #42]	@ movhi
3438:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR     = I2C_Master_ISR_IT;
 6030              		.loc 1 3438 0 discriminator 2
 6031 0036 069B     		ldr	r3, [sp, #24]
 6032              	.LVL487:
 6033 0038 C362     		str	r3, [r0, #44]
 6034              	.LVL488:
3439:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6035              		.loc 1 3439 0 discriminator 2
 6036 003a 204B     		ldr	r3, .L545
 6037 003c 4363     		str	r3, [r0, #52]
3442:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 6038              		.loc 1 3442 0 discriminator 2
 6039 003e 438D     		ldrh	r3, [r0, #42]
 6040 0040 9BB2     		uxth	r3, r3
ARM GAS  /tmp/ccpQQaSN.s 			page 238


 6041 0042 FF2B     		cmp	r3, #255
 6042 0044 22D9     		bls	.L530
3444:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       xfermode = I2C_RELOAD_MODE;
 6043              		.loc 1 3444 0
 6044 0046 FF23     		movs	r3, #255
 6045 0048 0385     		strh	r3, [r0, #40]	@ movhi
 6046              	.LVL489:
3445:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 6047              		.loc 1 3445 0
 6048 004a 4FF08076 		mov	r6, #16777216
 6049              	.LVL490:
 6050              	.L531:
 6051 004e 0D46     		mov	r5, r1
 6052 0050 0446     		mov	r4, r0
 6053              	.LVL491:
3455:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 6054              		.loc 1 3455 0
 6055 0052 036B     		ldr	r3, [r0, #48]
 6056 0054 122B     		cmp	r3, #18
 6057 0056 1DD0     		beq	.L543
 6058              	.L532:
3462:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6059              		.loc 1 3462 0
 6060 0058 2046     		mov	r0, r4
 6061              	.LVL492:
 6062 005a FFF7FEFF 		bl	I2C_ConvertOtherXferOptions
 6063              	.LVL493:
3465:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 6064              		.loc 1 3465 0
 6065 005e 638D     		ldrh	r3, [r4, #42]
 6066 0060 9BB2     		uxth	r3, r3
 6067 0062 FE2B     		cmp	r3, #254
 6068 0064 25D8     		bhi	.L540
3467:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
 6069              		.loc 1 3467 0
 6070 0066 E66A     		ldr	r6, [r4, #44]
 6071              	.LVL494:
3421:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6072              		.loc 1 3421 0
 6073 0068 154B     		ldr	r3, .L545+4
 6074              	.L534:
 6075              	.LVL495:
3472:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6076              		.loc 1 3472 0
 6077 006a 94F82820 		ldrb	r2, [r4, #40]	@ zero_extendqisi2
 6078 006e 0093     		str	r3, [sp]
 6079 0070 3346     		mov	r3, r6
 6080              	.LVL496:
 6081 0072 2946     		mov	r1, r5
 6082 0074 2046     		mov	r0, r4
 6083 0076 FFF7FEFF 		bl	I2C_TransferConfig
 6084              	.LVL497:
3475:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6085              		.loc 1 3475 0
 6086 007a 0025     		movs	r5, #0
 6087 007c 84F84050 		strb	r5, [r4, #64]
3480:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
ARM GAS  /tmp/ccpQQaSN.s 			page 239


 6088              		.loc 1 3480 0
 6089 0080 0221     		movs	r1, #2
 6090 0082 2046     		mov	r0, r4
 6091 0084 FFF7FEFF 		bl	I2C_Enable_IRQ
 6092              	.LVL498:
3482:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 6093              		.loc 1 3482 0
 6094 0088 2846     		mov	r0, r5
 6095 008a C1E7     		b	.L529
 6096              	.LVL499:
 6097              	.L530:
3449:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       xfermode = hi2c->XferOptions;
 6098              		.loc 1 3449 0
 6099 008c 438D     		ldrh	r3, [r0, #42]
 6100 008e 0385     		strh	r3, [r0, #40]	@ movhi
3450:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 6101              		.loc 1 3450 0
 6102 0090 C66A     		ldr	r6, [r0, #44]
 6103              	.LVL500:
 6104 0092 DCE7     		b	.L531
 6105              	.L543:
3455:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 6106              		.loc 1 3455 0 discriminator 1
 6107 0094 069B     		ldr	r3, [sp, #24]
 6108 0096 AA2B     		cmp	r3, #170
 6109 0098 09D0     		beq	.L537
3455:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 6110              		.loc 1 3455 0 is_stmt 0 discriminator 3
 6111 009a B3F52A4F 		cmp	r3, #43520
 6112 009e 04D0     		beq	.L544
3455:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 6113              		.loc 1 3455 0
 6114 00a0 0023     		movs	r3, #0
 6115              	.L533:
3455:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 6116              		.loc 1 3455 0 discriminator 7
 6117 00a2 002B     		cmp	r3, #0
 6118 00a4 D8D1     		bne	.L532
3457:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 6119              		.loc 1 3457 0 is_stmt 1
 6120 00a6 0023     		movs	r3, #0
 6121 00a8 DFE7     		b	.L534
 6122              	.L544:
3455:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 6123              		.loc 1 3455 0
 6124 00aa 0123     		movs	r3, #1
 6125 00ac F9E7     		b	.L533
 6126              	.L537:
 6127 00ae 0123     		movs	r3, #1
 6128 00b0 F7E7     		b	.L533
 6129              	.LVL501:
 6130              	.L540:
3421:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6131              		.loc 1 3421 0
 6132 00b2 034B     		ldr	r3, .L545+4
 6133 00b4 D9E7     		b	.L534
 6134              	.LVL502:
ARM GAS  /tmp/ccpQQaSN.s 			page 240


 6135              	.L536:
3429:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6136              		.loc 1 3429 0
 6137 00b6 0220     		movs	r0, #2
 6138              	.LVL503:
 6139 00b8 AAE7     		b	.L529
 6140              	.L546:
 6141 00ba 00BF     		.align	2
 6142              	.L545:
 6143 00bc 00000000 		.word	I2C_Master_ISR_IT
 6144 00c0 00240080 		.word	-2147474432
 6145              		.cfi_endproc
 6146              	.LFE148:
 6148              		.section	.text.HAL_I2C_Master_Sequential_Receive_DMA,"ax",%progbits
 6149              		.align	1
 6150              		.global	HAL_I2C_Master_Sequential_Receive_DMA
 6151              		.syntax unified
 6152              		.thumb
 6153              		.thumb_func
 6154              		.fpu fpv4-sp-d16
 6156              	HAL_I2C_Master_Sequential_Receive_DMA:
 6157              	.LFB149:
3503:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t xfermode;
 6158              		.loc 1 3503 0
 6159              		.cfi_startproc
 6160              		@ args = 4, pretend = 0, frame = 0
 6161              		@ frame_needed = 0, uses_anonymous_args = 0
 6162              	.LVL504:
 6163 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 6164              	.LCFI99:
 6165              		.cfi_def_cfa_offset 24
 6166              		.cfi_offset 4, -24
 6167              		.cfi_offset 5, -20
 6168              		.cfi_offset 6, -16
 6169              		.cfi_offset 7, -12
 6170              		.cfi_offset 8, -8
 6171              		.cfi_offset 14, -4
 6172 0004 82B0     		sub	sp, sp, #8
 6173              	.LCFI100:
 6174              		.cfi_def_cfa_offset 32
 6175              	.LVL505:
3511:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 6176              		.loc 1 3511 0
 6177 0006 90F84140 		ldrb	r4, [r0, #65]	@ zero_extendqisi2
 6178 000a E4B2     		uxtb	r4, r4
 6179 000c 202C     		cmp	r4, #32
 6180 000e 04D0     		beq	.L566
3648:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 6181              		.loc 1 3648 0
 6182 0010 0224     		movs	r4, #2
 6183              	.LVL506:
 6184              	.L548:
3650:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6185              		.loc 1 3650 0
 6186 0012 2046     		mov	r0, r4
 6187 0014 02B0     		add	sp, sp, #8
 6188              	.LCFI101:
ARM GAS  /tmp/ccpQQaSN.s 			page 241


 6189              		.cfi_remember_state
 6190              		.cfi_def_cfa_offset 24
 6191              		@ sp needed
 6192 0016 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 6193              	.LVL507:
 6194              	.L566:
 6195              	.LCFI102:
 6196              		.cfi_restore_state
3514:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6197              		.loc 1 3514 0
 6198 001a 90F84040 		ldrb	r4, [r0, #64]	@ zero_extendqisi2
 6199 001e 012C     		cmp	r4, #1
 6200 0020 00F0A080 		beq	.L559
3514:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6201              		.loc 1 3514 0 is_stmt 0 discriminator 2
 6202 0024 0124     		movs	r4, #1
 6203 0026 80F84040 		strb	r4, [r0, #64]
3516:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode      = HAL_I2C_MODE_MASTER;
 6204              		.loc 1 3516 0 is_stmt 1 discriminator 2
 6205 002a 2224     		movs	r4, #34
 6206 002c 80F84140 		strb	r4, [r0, #65]
3517:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 6207              		.loc 1 3517 0 discriminator 2
 6208 0030 1024     		movs	r4, #16
 6209 0032 80F84240 		strb	r4, [r0, #66]
3518:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6210              		.loc 1 3518 0 discriminator 2
 6211 0036 0024     		movs	r4, #0
 6212 0038 4464     		str	r4, [r0, #68]
3521:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferCount   = Size;
 6213              		.loc 1 3521 0 discriminator 2
 6214 003a 4262     		str	r2, [r0, #36]
3522:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferOptions = XferOptions;
 6215              		.loc 1 3522 0 discriminator 2
 6216 003c 4385     		strh	r3, [r0, #42]	@ movhi
3523:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR     = I2C_Master_ISR_DMA;
 6217              		.loc 1 3523 0 discriminator 2
 6218 003e 089B     		ldr	r3, [sp, #32]
 6219              	.LVL508:
 6220 0040 C362     		str	r3, [r0, #44]
 6221              	.LVL509:
3524:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6222              		.loc 1 3524 0 discriminator 2
 6223 0042 494B     		ldr	r3, .L570
 6224 0044 4363     		str	r3, [r0, #52]
3527:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 6225              		.loc 1 3527 0 discriminator 2
 6226 0046 438D     		ldrh	r3, [r0, #42]
 6227 0048 9BB2     		uxth	r3, r3
 6228 004a FF2B     		cmp	r3, #255
 6229 004c 39D9     		bls	.L549
3529:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       xfermode = I2C_RELOAD_MODE;
 6230              		.loc 1 3529 0
 6231 004e FF23     		movs	r3, #255
 6232 0050 0385     		strh	r3, [r0, #40]	@ movhi
 6233              	.LVL510:
3530:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
ARM GAS  /tmp/ccpQQaSN.s 			page 242


 6234              		.loc 1 3530 0
 6235 0052 4FF08077 		mov	r7, #16777216
 6236              	.LVL511:
 6237              	.L550:
 6238 0056 1446     		mov	r4, r2
 6239 0058 8846     		mov	r8, r1
 6240 005a 0546     		mov	r5, r0
 6241              	.LVL512:
3540:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 6242              		.loc 1 3540 0
 6243 005c 036B     		ldr	r3, [r0, #48]
 6244 005e 122B     		cmp	r3, #18
 6245 0060 33D0     		beq	.L567
 6246              	.L551:
3547:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6247              		.loc 1 3547 0
 6248 0062 2846     		mov	r0, r5
 6249              	.LVL513:
 6250 0064 FFF7FEFF 		bl	I2C_ConvertOtherXferOptions
 6251              	.LVL514:
3550:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 6252              		.loc 1 3550 0
 6253 0068 6B8D     		ldrh	r3, [r5, #42]
 6254 006a 9BB2     		uxth	r3, r3
 6255 006c FE2B     		cmp	r3, #254
 6256 006e 3BD8     		bhi	.L563
3552:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
 6257              		.loc 1 3552 0
 6258 0070 EF6A     		ldr	r7, [r5, #44]
 6259              	.LVL515:
3505:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   HAL_StatusTypeDef dmaxferstatus;
 6260              		.loc 1 3505 0
 6261 0072 3E4E     		ldr	r6, .L570+4
 6262              	.L553:
 6263              	.LVL516:
3556:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 6264              		.loc 1 3556 0
 6265 0074 2A8D     		ldrh	r2, [r5, #40]
 6266 0076 002A     		cmp	r2, #0
 6267 0078 61D0     		beq	.L554
3558:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 6268              		.loc 1 3558 0
 6269 007a EB6B     		ldr	r3, [r5, #60]
 6270 007c 002B     		cmp	r3, #0
 6271 007e 35D0     		beq	.L555
3561:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6272              		.loc 1 3561 0
 6273 0080 3B4A     		ldr	r2, .L570+8
 6274 0082 DA62     		str	r2, [r3, #44]
3564:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6275              		.loc 1 3564 0
 6276 0084 EB6B     		ldr	r3, [r5, #60]
 6277 0086 3B4A     		ldr	r2, .L570+12
 6278 0088 5A63     		str	r2, [r3, #52]
3567:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->hdmarx->XferAbortCallback = NULL;
 6279              		.loc 1 3567 0
 6280 008a EA6B     		ldr	r2, [r5, #60]
ARM GAS  /tmp/ccpQQaSN.s 			page 243


 6281 008c 0023     		movs	r3, #0
 6282 008e 1363     		str	r3, [r2, #48]
3568:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6283              		.loc 1 3568 0
 6284 0090 EA6B     		ldr	r2, [r5, #60]
 6285 0092 9363     		str	r3, [r2, #56]
3571:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
 6286              		.loc 1 3571 0
 6287 0094 2968     		ldr	r1, [r5]
 6288 0096 2B8D     		ldrh	r3, [r5, #40]
 6289 0098 2246     		mov	r2, r4
 6290 009a 2431     		adds	r1, r1, #36
 6291 009c E86B     		ldr	r0, [r5, #60]
 6292 009e FFF7FEFF 		bl	HAL_DMA_Start_IT
 6293              	.LVL517:
3588:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 6294              		.loc 1 3588 0
 6295 00a2 0446     		mov	r4, r0
 6296              	.LVL518:
 6297 00a4 80B3     		cbz	r0, .L568
3611:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->Mode      = HAL_I2C_MODE_NONE;
 6298              		.loc 1 3611 0
 6299 00a6 2023     		movs	r3, #32
 6300 00a8 85F84130 		strb	r3, [r5, #65]
3612:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6301              		.loc 1 3612 0
 6302 00ac 0022     		movs	r2, #0
 6303 00ae 85F84220 		strb	r2, [r5, #66]
3615:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6304              		.loc 1 3615 0
 6305 00b2 6B6C     		ldr	r3, [r5, #68]
 6306 00b4 43F01003 		orr	r3, r3, #16
 6307 00b8 6B64     		str	r3, [r5, #68]
3618:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6308              		.loc 1 3618 0
 6309 00ba 85F84020 		strb	r2, [r5, #64]
3620:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
 6310              		.loc 1 3620 0
 6311 00be 0124     		movs	r4, #1
 6312 00c0 A7E7     		b	.L548
 6313              	.LVL519:
 6314              	.L549:
3534:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       xfermode = hi2c->XferOptions;
 6315              		.loc 1 3534 0
 6316 00c2 438D     		ldrh	r3, [r0, #42]
 6317 00c4 0385     		strh	r3, [r0, #40]	@ movhi
3535:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 6318              		.loc 1 3535 0
 6319 00c6 C76A     		ldr	r7, [r0, #44]
 6320              	.LVL520:
 6321 00c8 C5E7     		b	.L550
 6322              	.L567:
3540:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 6323              		.loc 1 3540 0 discriminator 1
 6324 00ca 089B     		ldr	r3, [sp, #32]
 6325 00cc AA2B     		cmp	r3, #170
 6326 00ce 09D0     		beq	.L560
ARM GAS  /tmp/ccpQQaSN.s 			page 244


3540:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 6327              		.loc 1 3540 0 is_stmt 0 discriminator 3
 6328 00d0 B3F52A4F 		cmp	r3, #43520
 6329 00d4 04D0     		beq	.L569
3540:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 6330              		.loc 1 3540 0
 6331 00d6 0023     		movs	r3, #0
 6332              	.L552:
3540:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 6333              		.loc 1 3540 0 discriminator 7
 6334 00d8 002B     		cmp	r3, #0
 6335 00da C2D1     		bne	.L551
3542:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 6336              		.loc 1 3542 0 is_stmt 1
 6337 00dc 0026     		movs	r6, #0
 6338 00de C9E7     		b	.L553
 6339              	.L569:
3540:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 6340              		.loc 1 3540 0
 6341 00e0 0123     		movs	r3, #1
 6342 00e2 F9E7     		b	.L552
 6343              	.L560:
 6344 00e4 0123     		movs	r3, #1
 6345 00e6 F7E7     		b	.L552
 6346              	.LVL521:
 6347              	.L563:
3505:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   HAL_StatusTypeDef dmaxferstatus;
 6348              		.loc 1 3505 0
 6349 00e8 204E     		ldr	r6, .L570+4
 6350 00ea C3E7     		b	.L553
 6351              	.LVL522:
 6352              	.L555:
3576:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->Mode      = HAL_I2C_MODE_NONE;
 6353              		.loc 1 3576 0
 6354 00ec 2023     		movs	r3, #32
 6355 00ee 85F84130 		strb	r3, [r5, #65]
3577:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6356              		.loc 1 3577 0
 6357 00f2 0022     		movs	r2, #0
 6358 00f4 85F84220 		strb	r2, [r5, #66]
3580:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6359              		.loc 1 3580 0
 6360 00f8 6B6C     		ldr	r3, [r5, #68]
 6361 00fa 43F08003 		orr	r3, r3, #128
 6362 00fe 6B64     		str	r3, [r5, #68]
3583:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6363              		.loc 1 3583 0
 6364 0100 85F84020 		strb	r2, [r5, #64]
3585:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
 6365              		.loc 1 3585 0
 6366 0104 0124     		movs	r4, #1
 6367              	.LVL523:
 6368 0106 84E7     		b	.L548
 6369              	.LVL524:
 6370              	.L568:
3591:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6371              		.loc 1 3591 0
ARM GAS  /tmp/ccpQQaSN.s 			page 245


 6372 0108 95F82820 		ldrb	r2, [r5, #40]	@ zero_extendqisi2
 6373 010c 0096     		str	r6, [sp]
 6374 010e 3B46     		mov	r3, r7
 6375 0110 4146     		mov	r1, r8
 6376 0112 2846     		mov	r0, r5
 6377              	.LVL525:
 6378 0114 FFF7FEFF 		bl	I2C_TransferConfig
 6379              	.LVL526:
3594:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6380              		.loc 1 3594 0
 6381 0118 6B8D     		ldrh	r3, [r5, #42]
 6382 011a 9BB2     		uxth	r3, r3
 6383 011c 2A8D     		ldrh	r2, [r5, #40]
 6384 011e 9B1A     		subs	r3, r3, r2
 6385 0120 9BB2     		uxth	r3, r3
 6386 0122 6B85     		strh	r3, [r5, #42]	@ movhi
3597:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6387              		.loc 1 3597 0
 6388 0124 0023     		movs	r3, #0
 6389 0126 85F84030 		strb	r3, [r5, #64]
3603:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6390              		.loc 1 3603 0
 6391 012a 1121     		movs	r1, #17
 6392 012c 2846     		mov	r0, r5
 6393 012e FFF7FEFF 		bl	I2C_Enable_IRQ
 6394              	.LVL527:
3606:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
 6395              		.loc 1 3606 0
 6396 0132 2A68     		ldr	r2, [r5]
 6397 0134 1368     		ldr	r3, [r2]
 6398 0136 43F40043 		orr	r3, r3, #32768
 6399 013a 1360     		str	r3, [r2]
 6400 013c 69E7     		b	.L548
 6401              	.LVL528:
 6402              	.L554:
3626:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6403              		.loc 1 3626 0
 6404 013e 0E4B     		ldr	r3, .L570+16
 6405 0140 6B63     		str	r3, [r5, #52]
3630:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6406              		.loc 1 3630 0
 6407 0142 0A4B     		ldr	r3, .L570+4
 6408 0144 0093     		str	r3, [sp]
 6409 0146 4FF00073 		mov	r3, #33554432
 6410 014a D2B2     		uxtb	r2, r2
 6411 014c 4146     		mov	r1, r8
 6412 014e 2846     		mov	r0, r5
 6413 0150 FFF7FEFF 		bl	I2C_TransferConfig
 6414              	.LVL529:
3633:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6415              		.loc 1 3633 0
 6416 0154 0024     		movs	r4, #0
 6417              	.LVL530:
 6418 0156 85F84040 		strb	r4, [r5, #64]
3641:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 6419              		.loc 1 3641 0
 6420 015a 0121     		movs	r1, #1
ARM GAS  /tmp/ccpQQaSN.s 			page 246


 6421 015c 2846     		mov	r0, r5
 6422 015e FFF7FEFF 		bl	I2C_Enable_IRQ
 6423              	.LVL531:
 6424 0162 56E7     		b	.L548
 6425              	.LVL532:
 6426              	.L559:
3514:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6427              		.loc 1 3514 0
 6428 0164 0224     		movs	r4, #2
 6429 0166 54E7     		b	.L548
 6430              	.L571:
 6431              		.align	2
 6432              	.L570:
 6433 0168 00000000 		.word	I2C_Master_ISR_DMA
 6434 016c 00240080 		.word	-2147474432
 6435 0170 00000000 		.word	I2C_DMAMasterReceiveCplt
 6436 0174 00000000 		.word	I2C_DMAError
 6437 0178 00000000 		.word	I2C_Master_ISR_IT
 6438              		.cfi_endproc
 6439              	.LFE149:
 6441              		.section	.text.HAL_I2C_Slave_Sequential_Transmit_IT,"ax",%progbits
 6442              		.align	1
 6443              		.global	HAL_I2C_Slave_Sequential_Transmit_IT
 6444              		.syntax unified
 6445              		.thumb
 6446              		.thumb_func
 6447              		.fpu fpv4-sp-d16
 6449              	HAL_I2C_Slave_Sequential_Transmit_IT:
 6450              	.LFB150:
3663:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Check the parameters */
 6451              		.loc 1 3663 0
 6452              		.cfi_startproc
 6453              		@ args = 0, pretend = 0, frame = 0
 6454              		@ frame_needed = 0, uses_anonymous_args = 0
 6455              	.LVL533:
 6456 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 6457              	.LCFI103:
 6458              		.cfi_def_cfa_offset 24
 6459              		.cfi_offset 3, -24
 6460              		.cfi_offset 4, -20
 6461              		.cfi_offset 5, -16
 6462              		.cfi_offset 6, -12
 6463              		.cfi_offset 7, -8
 6464              		.cfi_offset 14, -4
3667:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 6465              		.loc 1 3667 0
 6466 0002 90F84140 		ldrb	r4, [r0, #65]	@ zero_extendqisi2
 6467 0006 04F02804 		and	r4, r4, #40
 6468 000a 282C     		cmp	r4, #40
 6469 000c 01D0     		beq	.L581
3743:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 6470              		.loc 1 3743 0
 6471 000e 0120     		movs	r0, #1
 6472              	.LVL534:
 6473 0010 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 6474              	.LVL535:
 6475              	.L581:
ARM GAS  /tmp/ccpQQaSN.s 			page 247


3669:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 6476              		.loc 1 3669 0
 6477 0012 01B1     		cbz	r1, .L574
3669:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 6478              		.loc 1 3669 0 is_stmt 0 discriminator 1
 6479 0014 22B9     		cbnz	r2, .L575
 6480              	.L574:
3671:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return  HAL_ERROR;
 6481              		.loc 1 3671 0 is_stmt 1
 6482 0016 4FF40073 		mov	r3, #512
 6483              	.LVL536:
 6484 001a 4364     		str	r3, [r0, #68]
3672:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 6485              		.loc 1 3672 0
 6486 001c 0120     		movs	r0, #1
 6487              	.LVL537:
 6488 001e F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 6489              	.LVL538:
 6490              	.L575:
 6491 0020 1F46     		mov	r7, r3
 6492 0022 1646     		mov	r6, r2
 6493 0024 0D46     		mov	r5, r1
 6494 0026 0446     		mov	r4, r0
3676:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6495              		.loc 1 3676 0
 6496 0028 0521     		movs	r1, #5
 6497              	.LVL539:
 6498 002a FFF7FEFF 		bl	I2C_Disable_IRQ
 6499              	.LVL540:
3679:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6500              		.loc 1 3679 0
 6501 002e 94F84030 		ldrb	r3, [r4, #64]	@ zero_extendqisi2
 6502 0032 012B     		cmp	r3, #1
 6503 0034 46D0     		beq	.L579
3679:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6504              		.loc 1 3679 0 is_stmt 0 discriminator 2
 6505 0036 0123     		movs	r3, #1
 6506 0038 84F84030 		strb	r3, [r4, #64]
3683:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 6507              		.loc 1 3683 0 is_stmt 1 discriminator 2
 6508 003c 94F84130 		ldrb	r3, [r4, #65]	@ zero_extendqisi2
 6509 0040 DBB2     		uxtb	r3, r3
 6510 0042 2A2B     		cmp	r3, #42
 6511 0044 23D0     		beq	.L582
 6512              	.L576:
3709:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode      = HAL_I2C_MODE_SLAVE;
 6513              		.loc 1 3709 0
 6514 0046 2923     		movs	r3, #41
 6515 0048 84F84130 		strb	r3, [r4, #65]
3710:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 6516              		.loc 1 3710 0
 6517 004c 2023     		movs	r3, #32
 6518 004e 84F84230 		strb	r3, [r4, #66]
3711:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6519              		.loc 1 3711 0
 6520 0052 0023     		movs	r3, #0
 6521 0054 6364     		str	r3, [r4, #68]
ARM GAS  /tmp/ccpQQaSN.s 			page 248


3714:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6522              		.loc 1 3714 0
 6523 0056 2268     		ldr	r2, [r4]
 6524 0058 5368     		ldr	r3, [r2, #4]
 6525 005a 23F40043 		bic	r3, r3, #32768
 6526 005e 5360     		str	r3, [r2, #4]
3717:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferCount   = Size;
 6527              		.loc 1 3717 0
 6528 0060 6562     		str	r5, [r4, #36]
3718:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferSize    = hi2c->XferCount;
 6529              		.loc 1 3718 0
 6530 0062 6685     		strh	r6, [r4, #42]	@ movhi
3719:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferOptions = XferOptions;
 6531              		.loc 1 3719 0
 6532 0064 638D     		ldrh	r3, [r4, #42]
 6533 0066 2385     		strh	r3, [r4, #40]	@ movhi
3720:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR     = I2C_Slave_ISR_IT;
 6534              		.loc 1 3720 0
 6535 0068 E762     		str	r7, [r4, #44]
3721:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6536              		.loc 1 3721 0
 6537 006a 174B     		ldr	r3, .L583
 6538 006c 6363     		str	r3, [r4, #52]
3723:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 6539              		.loc 1 3723 0
 6540 006e 2368     		ldr	r3, [r4]
 6541 0070 9A69     		ldr	r2, [r3, #24]
 6542 0072 12F4803F 		tst	r2, #65536
 6543 0076 01D0     		beq	.L577
3727:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 6544              		.loc 1 3727 0
 6545 0078 0822     		movs	r2, #8
 6546 007a DA61     		str	r2, [r3, #28]
 6547              	.L577:
3731:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6548              		.loc 1 3731 0
 6549 007c 0025     		movs	r5, #0
 6550              	.LVL541:
 6551 007e 84F84050 		strb	r5, [r4, #64]
3737:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6552              		.loc 1 3737 0
 6553 0082 0521     		movs	r1, #5
 6554 0084 2046     		mov	r0, r4
 6555 0086 FFF7FEFF 		bl	I2C_Enable_IRQ
 6556              	.LVL542:
3739:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 6557              		.loc 1 3739 0
 6558 008a 2846     		mov	r0, r5
 6559 008c F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 6560              	.LVL543:
 6561              	.L582:
3686:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6562              		.loc 1 3686 0
 6563 008e 0221     		movs	r1, #2
 6564 0090 2046     		mov	r0, r4
 6565 0092 FFF7FEFF 		bl	I2C_Disable_IRQ
 6566              	.LVL544:
ARM GAS  /tmp/ccpQQaSN.s 			page 249


3689:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 6567              		.loc 1 3689 0
 6568 0096 2368     		ldr	r3, [r4]
 6569 0098 1A68     		ldr	r2, [r3]
 6570 009a 12F4004F 		tst	r2, #32768
 6571 009e D2D0     		beq	.L576
3691:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6572              		.loc 1 3691 0
 6573 00a0 1A68     		ldr	r2, [r3]
 6574 00a2 22F40042 		bic	r2, r2, #32768
 6575 00a6 1A60     		str	r2, [r3]
3693:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
 6576              		.loc 1 3693 0
 6577 00a8 E36B     		ldr	r3, [r4, #60]
 6578 00aa 002B     		cmp	r3, #0
 6579 00ac CBD0     		beq	.L576
3697:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6580              		.loc 1 3697 0
 6581 00ae 074A     		ldr	r2, .L583+4
 6582 00b0 9A63     		str	r2, [r3, #56]
3700:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           {
 6583              		.loc 1 3700 0
 6584 00b2 E06B     		ldr	r0, [r4, #60]
 6585 00b4 FFF7FEFF 		bl	HAL_DMA_Abort_IT
 6586              	.LVL545:
 6587 00b8 0028     		cmp	r0, #0
 6588 00ba C4D0     		beq	.L576
3703:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           }
 6589              		.loc 1 3703 0
 6590 00bc E06B     		ldr	r0, [r4, #60]
 6591 00be 836B     		ldr	r3, [r0, #56]
 6592 00c0 9847     		blx	r3
 6593              	.LVL546:
 6594 00c2 C0E7     		b	.L576
 6595              	.L579:
3679:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6596              		.loc 1 3679 0
 6597 00c4 0220     		movs	r0, #2
3745:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6598              		.loc 1 3745 0
 6599 00c6 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 6600              	.LVL547:
 6601              	.L584:
 6602              		.align	2
 6603              	.L583:
 6604 00c8 00000000 		.word	I2C_Slave_ISR_IT
 6605 00cc 00000000 		.word	I2C_DMAAbort
 6606              		.cfi_endproc
 6607              	.LFE150:
 6609              		.section	.text.HAL_I2C_Slave_Sequential_Transmit_DMA,"ax",%progbits
 6610              		.align	1
 6611              		.global	HAL_I2C_Slave_Sequential_Transmit_DMA
 6612              		.syntax unified
 6613              		.thumb
 6614              		.thumb_func
 6615              		.fpu fpv4-sp-d16
 6617              	HAL_I2C_Slave_Sequential_Transmit_DMA:
ARM GAS  /tmp/ccpQQaSN.s 			page 250


 6618              	.LFB151:
3758:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   HAL_StatusTypeDef dmaxferstatus;
 6619              		.loc 1 3758 0
 6620              		.cfi_startproc
 6621              		@ args = 0, pretend = 0, frame = 0
 6622              		@ frame_needed = 0, uses_anonymous_args = 0
 6623              	.LVL548:
 6624 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 6625              	.LCFI104:
 6626              		.cfi_def_cfa_offset 24
 6627              		.cfi_offset 3, -24
 6628              		.cfi_offset 4, -20
 6629              		.cfi_offset 5, -16
 6630              		.cfi_offset 6, -12
 6631              		.cfi_offset 7, -8
 6632              		.cfi_offset 14, -4
3764:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 6633              		.loc 1 3764 0
 6634 0002 90F84140 		ldrb	r4, [r0, #65]	@ zero_extendqisi2
 6635 0006 04F02804 		and	r4, r4, #40
 6636 000a 282C     		cmp	r4, #40
 6637 000c 02D0     		beq	.L600
3922:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 6638              		.loc 1 3922 0
 6639 000e 0125     		movs	r5, #1
 6640              	.LVL549:
 6641              	.L586:
3924:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6642              		.loc 1 3924 0
 6643 0010 2846     		mov	r0, r5
 6644 0012 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 6645              	.LVL550:
 6646              	.L600:
3766:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 6647              		.loc 1 3766 0
 6648 0014 31B1     		cbz	r1, .L587
3766:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 6649              		.loc 1 3766 0 is_stmt 0 discriminator 1
 6650 0016 2AB1     		cbz	r2, .L587
3773:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6651              		.loc 1 3773 0 is_stmt 1
 6652 0018 90F84040 		ldrb	r4, [r0, #64]	@ zero_extendqisi2
 6653 001c 012C     		cmp	r4, #1
 6654 001e 06D1     		bne	.L601
 6655 0020 0225     		movs	r5, #2
 6656 0022 F5E7     		b	.L586
 6657              	.L587:
3768:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return  HAL_ERROR;
 6658              		.loc 1 3768 0
 6659 0024 4FF40073 		mov	r3, #512
 6660              	.LVL551:
 6661 0028 4364     		str	r3, [r0, #68]
3769:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 6662              		.loc 1 3769 0
 6663 002a 0125     		movs	r5, #1
 6664 002c F0E7     		b	.L586
 6665              	.LVL552:
ARM GAS  /tmp/ccpQQaSN.s 			page 251


 6666              	.L601:
 6667 002e 1F46     		mov	r7, r3
 6668 0030 1646     		mov	r6, r2
 6669 0032 0D46     		mov	r5, r1
 6670 0034 0446     		mov	r4, r0
3773:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6671              		.loc 1 3773 0 discriminator 2
 6672 0036 0123     		movs	r3, #1
 6673              	.LVL553:
 6674 0038 80F84030 		strb	r3, [r0, #64]
3776:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6675              		.loc 1 3776 0 discriminator 2
 6676 003c 0521     		movs	r1, #5
 6677              	.LVL554:
 6678 003e FFF7FEFF 		bl	I2C_Disable_IRQ
 6679              	.LVL555:
3780:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 6680              		.loc 1 3780 0 discriminator 2
 6681 0042 94F84130 		ldrb	r3, [r4, #65]	@ zero_extendqisi2
 6682 0046 DBB2     		uxtb	r3, r3
 6683 0048 2A2B     		cmp	r3, #42
 6684 004a 49D0     		beq	.L602
3805:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 6685              		.loc 1 3805 0
 6686 004c 94F84130 		ldrb	r3, [r4, #65]	@ zero_extendqisi2
 6687 0050 DBB2     		uxtb	r3, r3
 6688 0052 292B     		cmp	r3, #41
 6689 0054 60D0     		beq	.L603
 6690              	.L590:
3832:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode      = HAL_I2C_MODE_SLAVE;
 6691              		.loc 1 3832 0
 6692 0056 2923     		movs	r3, #41
 6693 0058 84F84130 		strb	r3, [r4, #65]
3833:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 6694              		.loc 1 3833 0
 6695 005c 2023     		movs	r3, #32
 6696 005e 84F84230 		strb	r3, [r4, #66]
3834:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6697              		.loc 1 3834 0
 6698 0062 0023     		movs	r3, #0
 6699 0064 6364     		str	r3, [r4, #68]
3837:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6700              		.loc 1 3837 0
 6701 0066 2268     		ldr	r2, [r4]
 6702 0068 5368     		ldr	r3, [r2, #4]
 6703 006a 23F40043 		bic	r3, r3, #32768
 6704 006e 5360     		str	r3, [r2, #4]
3840:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferCount   = Size;
 6705              		.loc 1 3840 0
 6706 0070 6562     		str	r5, [r4, #36]
3841:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferSize    = hi2c->XferCount;
 6707              		.loc 1 3841 0
 6708 0072 6685     		strh	r6, [r4, #42]	@ movhi
3842:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferOptions = XferOptions;
 6709              		.loc 1 3842 0
 6710 0074 638D     		ldrh	r3, [r4, #42]
 6711 0076 2385     		strh	r3, [r4, #40]	@ movhi
ARM GAS  /tmp/ccpQQaSN.s 			page 252


3843:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR     = I2C_Slave_ISR_DMA;
 6712              		.loc 1 3843 0
 6713 0078 E762     		str	r7, [r4, #44]
3844:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6714              		.loc 1 3844 0
 6715 007a 424B     		ldr	r3, .L605
 6716 007c 6363     		str	r3, [r4, #52]
3846:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 6717              		.loc 1 3846 0
 6718 007e A36B     		ldr	r3, [r4, #56]
 6719 0080 002B     		cmp	r3, #0
 6720 0082 60D0     		beq	.L591
3849:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6721              		.loc 1 3849 0
 6722 0084 404A     		ldr	r2, .L605+4
 6723 0086 DA62     		str	r2, [r3, #44]
3852:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6724              		.loc 1 3852 0
 6725 0088 A36B     		ldr	r3, [r4, #56]
 6726 008a 404A     		ldr	r2, .L605+8
 6727 008c 5A63     		str	r2, [r3, #52]
3855:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->hdmatx->XferAbortCallback = NULL;
 6728              		.loc 1 3855 0
 6729 008e A26B     		ldr	r2, [r4, #56]
 6730 0090 0023     		movs	r3, #0
 6731 0092 1363     		str	r3, [r2, #48]
3856:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6732              		.loc 1 3856 0
 6733 0094 A26B     		ldr	r2, [r4, #56]
 6734 0096 9363     		str	r3, [r2, #56]
3859:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 6735              		.loc 1 3859 0
 6736 0098 2268     		ldr	r2, [r4]
 6737 009a 238D     		ldrh	r3, [r4, #40]
 6738 009c 2832     		adds	r2, r2, #40
 6739 009e 2946     		mov	r1, r5
 6740 00a0 A06B     		ldr	r0, [r4, #56]
 6741 00a2 FFF7FEFF 		bl	HAL_DMA_Start_IT
 6742              	.LVL556:
3876:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 6743              		.loc 1 3876 0
 6744 00a6 0546     		mov	r5, r0
 6745              	.LVL557:
 6746 00a8 0028     		cmp	r0, #0
 6747 00aa 5AD1     		bne	.L604
3879:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6748              		.loc 1 3879 0
 6749 00ac 638D     		ldrh	r3, [r4, #42]
 6750 00ae 9BB2     		uxth	r3, r3
 6751 00b0 228D     		ldrh	r2, [r4, #40]
 6752 00b2 9B1A     		subs	r3, r3, r2
 6753 00b4 9BB2     		uxth	r3, r3
 6754 00b6 6385     		strh	r3, [r4, #42]	@ movhi
3882:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 6755              		.loc 1 3882 0
 6756 00b8 0023     		movs	r3, #0
 6757 00ba 2385     		strh	r3, [r4, #40]	@ movhi
ARM GAS  /tmp/ccpQQaSN.s 			page 253


3899:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 6758              		.loc 1 3899 0
 6759 00bc 2368     		ldr	r3, [r4]
 6760 00be 9A69     		ldr	r2, [r3, #24]
 6761 00c0 12F4803F 		tst	r2, #65536
 6762 00c4 5BD1     		bne	.L594
 6763              	.L595:
3907:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6764              		.loc 1 3907 0
 6765 00c6 0023     		movs	r3, #0
 6766 00c8 84F84030 		strb	r3, [r4, #64]
3913:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6767              		.loc 1 3913 0
 6768 00cc 0421     		movs	r1, #4
 6769 00ce 2046     		mov	r0, r4
 6770              	.LVL558:
 6771 00d0 FFF7FEFF 		bl	I2C_Enable_IRQ
 6772              	.LVL559:
3916:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6773              		.loc 1 3916 0
 6774 00d4 2268     		ldr	r2, [r4]
 6775 00d6 1368     		ldr	r3, [r2]
 6776 00d8 43F48043 		orr	r3, r3, #16384
 6777 00dc 1360     		str	r3, [r2]
3918:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 6778              		.loc 1 3918 0
 6779 00de 97E7     		b	.L586
 6780              	.LVL560:
 6781              	.L602:
3783:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6782              		.loc 1 3783 0
 6783 00e0 0221     		movs	r1, #2
 6784 00e2 2046     		mov	r0, r4
 6785 00e4 FFF7FEFF 		bl	I2C_Disable_IRQ
 6786              	.LVL561:
3785:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 6787              		.loc 1 3785 0
 6788 00e8 2368     		ldr	r3, [r4]
 6789 00ea 1A68     		ldr	r2, [r3]
 6790 00ec 12F4004F 		tst	r2, #32768
 6791 00f0 B1D0     		beq	.L590
3788:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
 6792              		.loc 1 3788 0
 6793 00f2 E26B     		ldr	r2, [r4, #60]
 6794 00f4 002A     		cmp	r2, #0
 6795 00f6 AED0     		beq	.L590
3790:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6796              		.loc 1 3790 0
 6797 00f8 1A68     		ldr	r2, [r3]
 6798 00fa 22F40042 		bic	r2, r2, #32768
 6799 00fe 1A60     		str	r2, [r3]
3794:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6800              		.loc 1 3794 0
 6801 0100 E36B     		ldr	r3, [r4, #60]
 6802 0102 234A     		ldr	r2, .L605+12
 6803 0104 9A63     		str	r2, [r3, #56]
3797:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           {
ARM GAS  /tmp/ccpQQaSN.s 			page 254


 6804              		.loc 1 3797 0
 6805 0106 E06B     		ldr	r0, [r4, #60]
 6806 0108 FFF7FEFF 		bl	HAL_DMA_Abort_IT
 6807              	.LVL562:
 6808 010c 0028     		cmp	r0, #0
 6809 010e A2D0     		beq	.L590
3800:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           }
 6810              		.loc 1 3800 0
 6811 0110 E06B     		ldr	r0, [r4, #60]
 6812 0112 836B     		ldr	r3, [r0, #56]
 6813 0114 9847     		blx	r3
 6814              	.LVL563:
 6815 0116 9EE7     		b	.L590
 6816              	.L603:
3807:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 6817              		.loc 1 3807 0
 6818 0118 2368     		ldr	r3, [r4]
 6819 011a 1A68     		ldr	r2, [r3]
 6820 011c 12F4804F 		tst	r2, #16384
 6821 0120 99D0     		beq	.L590
3809:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6822              		.loc 1 3809 0
 6823 0122 1A68     		ldr	r2, [r3]
 6824 0124 22F48042 		bic	r2, r2, #16384
 6825 0128 1A60     		str	r2, [r3]
3812:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
 6826              		.loc 1 3812 0
 6827 012a A36B     		ldr	r3, [r4, #56]
 6828 012c 002B     		cmp	r3, #0
 6829 012e 92D0     		beq	.L590
3816:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6830              		.loc 1 3816 0
 6831 0130 174A     		ldr	r2, .L605+12
 6832 0132 9A63     		str	r2, [r3, #56]
3819:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           {
 6833              		.loc 1 3819 0
 6834 0134 A06B     		ldr	r0, [r4, #56]
 6835 0136 FFF7FEFF 		bl	HAL_DMA_Abort_IT
 6836              	.LVL564:
 6837 013a 0028     		cmp	r0, #0
 6838 013c 8BD0     		beq	.L590
3822:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           }
 6839              		.loc 1 3822 0
 6840 013e A06B     		ldr	r0, [r4, #56]
 6841 0140 836B     		ldr	r3, [r0, #56]
 6842 0142 9847     		blx	r3
 6843              	.LVL565:
 6844 0144 87E7     		b	.L590
 6845              	.L591:
3864:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->Mode      = HAL_I2C_MODE_NONE;
 6846              		.loc 1 3864 0
 6847 0146 2823     		movs	r3, #40
 6848 0148 84F84130 		strb	r3, [r4, #65]
3865:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6849              		.loc 1 3865 0
 6850 014c 0022     		movs	r2, #0
 6851 014e 84F84220 		strb	r2, [r4, #66]
ARM GAS  /tmp/ccpQQaSN.s 			page 255


3868:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6852              		.loc 1 3868 0
 6853 0152 636C     		ldr	r3, [r4, #68]
 6854 0154 43F08003 		orr	r3, r3, #128
 6855 0158 6364     		str	r3, [r4, #68]
3871:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6856              		.loc 1 3871 0
 6857 015a 84F84020 		strb	r2, [r4, #64]
3873:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 6858              		.loc 1 3873 0
 6859 015e 0125     		movs	r5, #1
 6860              	.LVL566:
 6861 0160 56E7     		b	.L586
 6862              	.LVL567:
 6863              	.L604:
3887:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->Mode      = HAL_I2C_MODE_NONE;
 6864              		.loc 1 3887 0
 6865 0162 2823     		movs	r3, #40
 6866 0164 84F84130 		strb	r3, [r4, #65]
3888:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6867              		.loc 1 3888 0
 6868 0168 0022     		movs	r2, #0
 6869 016a 84F84220 		strb	r2, [r4, #66]
3891:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6870              		.loc 1 3891 0
 6871 016e 636C     		ldr	r3, [r4, #68]
 6872 0170 43F01003 		orr	r3, r3, #16
 6873 0174 6364     		str	r3, [r4, #68]
3894:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6874              		.loc 1 3894 0
 6875 0176 84F84020 		strb	r2, [r4, #64]
3896:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 6876              		.loc 1 3896 0
 6877 017a 0125     		movs	r5, #1
 6878 017c 48E7     		b	.L586
 6879              	.L594:
3903:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 6880              		.loc 1 3903 0
 6881 017e 0822     		movs	r2, #8
 6882 0180 DA61     		str	r2, [r3, #28]
 6883 0182 A0E7     		b	.L595
 6884              	.L606:
 6885              		.align	2
 6886              	.L605:
 6887 0184 00000000 		.word	I2C_Slave_ISR_DMA
 6888 0188 00000000 		.word	I2C_DMASlaveTransmitCplt
 6889 018c 00000000 		.word	I2C_DMAError
 6890 0190 00000000 		.word	I2C_DMAAbort
 6891              		.cfi_endproc
 6892              	.LFE151:
 6894              		.section	.text.HAL_I2C_Slave_Sequential_Receive_IT,"ax",%progbits
 6895              		.align	1
 6896              		.global	HAL_I2C_Slave_Sequential_Receive_IT
 6897              		.syntax unified
 6898              		.thumb
 6899              		.thumb_func
 6900              		.fpu fpv4-sp-d16
ARM GAS  /tmp/ccpQQaSN.s 			page 256


 6902              	HAL_I2C_Slave_Sequential_Receive_IT:
 6903              	.LFB152:
3937:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Check the parameters */
 6904              		.loc 1 3937 0
 6905              		.cfi_startproc
 6906              		@ args = 0, pretend = 0, frame = 0
 6907              		@ frame_needed = 0, uses_anonymous_args = 0
 6908              	.LVL568:
 6909 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 6910              	.LCFI105:
 6911              		.cfi_def_cfa_offset 24
 6912              		.cfi_offset 3, -24
 6913              		.cfi_offset 4, -20
 6914              		.cfi_offset 5, -16
 6915              		.cfi_offset 6, -12
 6916              		.cfi_offset 7, -8
 6917              		.cfi_offset 14, -4
3941:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 6918              		.loc 1 3941 0
 6919 0002 90F84140 		ldrb	r4, [r0, #65]	@ zero_extendqisi2
 6920 0006 04F02804 		and	r4, r4, #40
 6921 000a 282C     		cmp	r4, #40
 6922 000c 01D0     		beq	.L616
4017:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 6923              		.loc 1 4017 0
 6924 000e 0120     		movs	r0, #1
 6925              	.LVL569:
 6926 0010 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 6927              	.LVL570:
 6928              	.L616:
3943:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 6929              		.loc 1 3943 0
 6930 0012 01B1     		cbz	r1, .L609
3943:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 6931              		.loc 1 3943 0 is_stmt 0 discriminator 1
 6932 0014 22B9     		cbnz	r2, .L610
 6933              	.L609:
3945:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return  HAL_ERROR;
 6934              		.loc 1 3945 0 is_stmt 1
 6935 0016 4FF40073 		mov	r3, #512
 6936              	.LVL571:
 6937 001a 4364     		str	r3, [r0, #68]
3946:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 6938              		.loc 1 3946 0
 6939 001c 0120     		movs	r0, #1
 6940              	.LVL572:
 6941 001e F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 6942              	.LVL573:
 6943              	.L610:
 6944 0020 1F46     		mov	r7, r3
 6945 0022 1646     		mov	r6, r2
 6946 0024 0D46     		mov	r5, r1
 6947 0026 0446     		mov	r4, r0
3950:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6948              		.loc 1 3950 0
 6949 0028 0621     		movs	r1, #6
 6950              	.LVL574:
ARM GAS  /tmp/ccpQQaSN.s 			page 257


 6951 002a FFF7FEFF 		bl	I2C_Disable_IRQ
 6952              	.LVL575:
3953:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6953              		.loc 1 3953 0
 6954 002e 94F84030 		ldrb	r3, [r4, #64]	@ zero_extendqisi2
 6955 0032 012B     		cmp	r3, #1
 6956 0034 46D0     		beq	.L614
3953:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6957              		.loc 1 3953 0 is_stmt 0 discriminator 2
 6958 0036 0123     		movs	r3, #1
 6959 0038 84F84030 		strb	r3, [r4, #64]
3957:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 6960              		.loc 1 3957 0 is_stmt 1 discriminator 2
 6961 003c 94F84130 		ldrb	r3, [r4, #65]	@ zero_extendqisi2
 6962 0040 DBB2     		uxtb	r3, r3
 6963 0042 292B     		cmp	r3, #41
 6964 0044 23D0     		beq	.L617
 6965              	.L611:
3983:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode      = HAL_I2C_MODE_SLAVE;
 6966              		.loc 1 3983 0
 6967 0046 2A23     		movs	r3, #42
 6968 0048 84F84130 		strb	r3, [r4, #65]
3984:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 6969              		.loc 1 3984 0
 6970 004c 2023     		movs	r3, #32
 6971 004e 84F84230 		strb	r3, [r4, #66]
3985:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6972              		.loc 1 3985 0
 6973 0052 0023     		movs	r3, #0
 6974 0054 6364     		str	r3, [r4, #68]
3988:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6975              		.loc 1 3988 0
 6976 0056 2268     		ldr	r2, [r4]
 6977 0058 5368     		ldr	r3, [r2, #4]
 6978 005a 23F40043 		bic	r3, r3, #32768
 6979 005e 5360     		str	r3, [r2, #4]
3991:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferCount   = Size;
 6980              		.loc 1 3991 0
 6981 0060 6562     		str	r5, [r4, #36]
3992:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferSize    = hi2c->XferCount;
 6982              		.loc 1 3992 0
 6983 0062 6685     		strh	r6, [r4, #42]	@ movhi
3993:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferOptions = XferOptions;
 6984              		.loc 1 3993 0
 6985 0064 638D     		ldrh	r3, [r4, #42]
 6986 0066 2385     		strh	r3, [r4, #40]	@ movhi
3994:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR     = I2C_Slave_ISR_IT;
 6987              		.loc 1 3994 0
 6988 0068 E762     		str	r7, [r4, #44]
3995:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6989              		.loc 1 3995 0
 6990 006a 174B     		ldr	r3, .L618
 6991 006c 6363     		str	r3, [r4, #52]
3997:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 6992              		.loc 1 3997 0
 6993 006e 2368     		ldr	r3, [r4]
 6994 0070 9A69     		ldr	r2, [r3, #24]
ARM GAS  /tmp/ccpQQaSN.s 			page 258


 6995 0072 12F4803F 		tst	r2, #65536
 6996 0076 01D1     		bne	.L612
4001:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 6997              		.loc 1 4001 0
 6998 0078 0822     		movs	r2, #8
 6999 007a DA61     		str	r2, [r3, #28]
 7000              	.L612:
4005:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7001              		.loc 1 4005 0
 7002 007c 0025     		movs	r5, #0
 7003              	.LVL576:
 7004 007e 84F84050 		strb	r5, [r4, #64]
4011:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7005              		.loc 1 4011 0
 7006 0082 0621     		movs	r1, #6
 7007 0084 2046     		mov	r0, r4
 7008 0086 FFF7FEFF 		bl	I2C_Enable_IRQ
 7009              	.LVL577:
4013:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 7010              		.loc 1 4013 0
 7011 008a 2846     		mov	r0, r5
 7012 008c F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 7013              	.LVL578:
 7014              	.L617:
3960:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7015              		.loc 1 3960 0
 7016 008e 0121     		movs	r1, #1
 7017 0090 2046     		mov	r0, r4
 7018 0092 FFF7FEFF 		bl	I2C_Disable_IRQ
 7019              	.LVL579:
3962:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 7020              		.loc 1 3962 0
 7021 0096 2368     		ldr	r3, [r4]
 7022 0098 1A68     		ldr	r2, [r3]
 7023 009a 12F4804F 		tst	r2, #16384
 7024 009e D2D0     		beq	.L611
3964:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7025              		.loc 1 3964 0
 7026 00a0 1A68     		ldr	r2, [r3]
 7027 00a2 22F48042 		bic	r2, r2, #16384
 7028 00a6 1A60     		str	r2, [r3]
3967:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
 7029              		.loc 1 3967 0
 7030 00a8 A36B     		ldr	r3, [r4, #56]
 7031 00aa 002B     		cmp	r3, #0
 7032 00ac CBD0     		beq	.L611
3971:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7033              		.loc 1 3971 0
 7034 00ae 074A     		ldr	r2, .L618+4
 7035 00b0 9A63     		str	r2, [r3, #56]
3974:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           {
 7036              		.loc 1 3974 0
 7037 00b2 A06B     		ldr	r0, [r4, #56]
 7038 00b4 FFF7FEFF 		bl	HAL_DMA_Abort_IT
 7039              	.LVL580:
 7040 00b8 0028     		cmp	r0, #0
 7041 00ba C4D0     		beq	.L611
ARM GAS  /tmp/ccpQQaSN.s 			page 259


3977:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           }
 7042              		.loc 1 3977 0
 7043 00bc A06B     		ldr	r0, [r4, #56]
 7044 00be 836B     		ldr	r3, [r0, #56]
 7045 00c0 9847     		blx	r3
 7046              	.LVL581:
 7047 00c2 C0E7     		b	.L611
 7048              	.L614:
3953:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7049              		.loc 1 3953 0
 7050 00c4 0220     		movs	r0, #2
4019:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7051              		.loc 1 4019 0
 7052 00c6 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 7053              	.LVL582:
 7054              	.L619:
 7055              		.align	2
 7056              	.L618:
 7057 00c8 00000000 		.word	I2C_Slave_ISR_IT
 7058 00cc 00000000 		.word	I2C_DMAAbort
 7059              		.cfi_endproc
 7060              	.LFE152:
 7062              		.section	.text.HAL_I2C_Slave_Sequential_Receive_DMA,"ax",%progbits
 7063              		.align	1
 7064              		.global	HAL_I2C_Slave_Sequential_Receive_DMA
 7065              		.syntax unified
 7066              		.thumb
 7067              		.thumb_func
 7068              		.fpu fpv4-sp-d16
 7070              	HAL_I2C_Slave_Sequential_Receive_DMA:
 7071              	.LFB153:
4032:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   HAL_StatusTypeDef dmaxferstatus;
 7072              		.loc 1 4032 0
 7073              		.cfi_startproc
 7074              		@ args = 0, pretend = 0, frame = 0
 7075              		@ frame_needed = 0, uses_anonymous_args = 0
 7076              	.LVL583:
 7077 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 7078              	.LCFI106:
 7079              		.cfi_def_cfa_offset 24
 7080              		.cfi_offset 3, -24
 7081              		.cfi_offset 4, -20
 7082              		.cfi_offset 5, -16
 7083              		.cfi_offset 6, -12
 7084              		.cfi_offset 7, -8
 7085              		.cfi_offset 14, -4
4038:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 7086              		.loc 1 4038 0
 7087 0002 90F84140 		ldrb	r4, [r0, #65]	@ zero_extendqisi2
 7088 0006 04F02804 		and	r4, r4, #40
 7089 000a 282C     		cmp	r4, #40
 7090 000c 02D0     		beq	.L635
4196:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 7091              		.loc 1 4196 0
 7092 000e 0125     		movs	r5, #1
 7093              	.LVL584:
 7094              	.L621:
ARM GAS  /tmp/ccpQQaSN.s 			page 260


4198:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7095              		.loc 1 4198 0
 7096 0010 2846     		mov	r0, r5
 7097 0012 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 7098              	.LVL585:
 7099              	.L635:
4040:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 7100              		.loc 1 4040 0
 7101 0014 01B1     		cbz	r1, .L622
4040:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 7102              		.loc 1 4040 0 is_stmt 0 discriminator 1
 7103 0016 22B9     		cbnz	r2, .L623
 7104              	.L622:
4042:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return  HAL_ERROR;
 7105              		.loc 1 4042 0 is_stmt 1
 7106 0018 4FF40073 		mov	r3, #512
 7107              	.LVL586:
 7108 001c 4364     		str	r3, [r0, #68]
4043:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 7109              		.loc 1 4043 0
 7110 001e 0125     		movs	r5, #1
 7111 0020 F6E7     		b	.L621
 7112              	.LVL587:
 7113              	.L623:
 7114 0022 1F46     		mov	r7, r3
 7115 0024 1646     		mov	r6, r2
 7116 0026 0D46     		mov	r5, r1
 7117 0028 0446     		mov	r4, r0
4047:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7118              		.loc 1 4047 0
 7119 002a 0621     		movs	r1, #6
 7120              	.LVL588:
 7121 002c FFF7FEFF 		bl	I2C_Disable_IRQ
 7122              	.LVL589:
4050:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7123              		.loc 1 4050 0
 7124 0030 94F84030 		ldrb	r3, [r4, #64]	@ zero_extendqisi2
 7125 0034 012B     		cmp	r3, #1
 7126 0036 00F0A480 		beq	.L632
4050:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7127              		.loc 1 4050 0 is_stmt 0 discriminator 2
 7128 003a 0123     		movs	r3, #1
 7129 003c 84F84030 		strb	r3, [r4, #64]
4054:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 7130              		.loc 1 4054 0 is_stmt 1 discriminator 2
 7131 0040 94F84130 		ldrb	r3, [r4, #65]	@ zero_extendqisi2
 7132 0044 DBB2     		uxtb	r3, r3
 7133 0046 292B     		cmp	r3, #41
 7134 0048 49D0     		beq	.L636
4079:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 7135              		.loc 1 4079 0
 7136 004a 94F84130 		ldrb	r3, [r4, #65]	@ zero_extendqisi2
 7137 004e DBB2     		uxtb	r3, r3
 7138 0050 2A2B     		cmp	r3, #42
 7139 0052 60D0     		beq	.L637
 7140              	.L625:
4106:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode      = HAL_I2C_MODE_SLAVE;
ARM GAS  /tmp/ccpQQaSN.s 			page 261


 7141              		.loc 1 4106 0
 7142 0054 2A23     		movs	r3, #42
 7143 0056 84F84130 		strb	r3, [r4, #65]
4107:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 7144              		.loc 1 4107 0
 7145 005a 2023     		movs	r3, #32
 7146 005c 84F84230 		strb	r3, [r4, #66]
4108:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7147              		.loc 1 4108 0
 7148 0060 0023     		movs	r3, #0
 7149 0062 6364     		str	r3, [r4, #68]
4111:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7150              		.loc 1 4111 0
 7151 0064 2268     		ldr	r2, [r4]
 7152 0066 5368     		ldr	r3, [r2, #4]
 7153 0068 23F40043 		bic	r3, r3, #32768
 7154 006c 5360     		str	r3, [r2, #4]
4114:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferCount   = Size;
 7155              		.loc 1 4114 0
 7156 006e 6562     		str	r5, [r4, #36]
4115:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferSize    = hi2c->XferCount;
 7157              		.loc 1 4115 0
 7158 0070 6685     		strh	r6, [r4, #42]	@ movhi
4116:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferOptions = XferOptions;
 7159              		.loc 1 4116 0
 7160 0072 638D     		ldrh	r3, [r4, #42]
 7161 0074 2385     		strh	r3, [r4, #40]	@ movhi
4117:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR     = I2C_Slave_ISR_DMA;
 7162              		.loc 1 4117 0
 7163 0076 E762     		str	r7, [r4, #44]
4118:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7164              		.loc 1 4118 0
 7165 0078 434B     		ldr	r3, .L639
 7166 007a 6363     		str	r3, [r4, #52]
4120:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 7167              		.loc 1 4120 0
 7168 007c E36B     		ldr	r3, [r4, #60]
 7169 007e 002B     		cmp	r3, #0
 7170 0080 60D0     		beq	.L626
4123:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7171              		.loc 1 4123 0
 7172 0082 424A     		ldr	r2, .L639+4
 7173 0084 DA62     		str	r2, [r3, #44]
4126:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7174              		.loc 1 4126 0
 7175 0086 E36B     		ldr	r3, [r4, #60]
 7176 0088 414A     		ldr	r2, .L639+8
 7177 008a 5A63     		str	r2, [r3, #52]
4129:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->hdmarx->XferAbortCallback = NULL;
 7178              		.loc 1 4129 0
 7179 008c E26B     		ldr	r2, [r4, #60]
 7180 008e 0023     		movs	r3, #0
 7181 0090 1363     		str	r3, [r2, #48]
4130:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7182              		.loc 1 4130 0
 7183 0092 E26B     		ldr	r2, [r4, #60]
 7184 0094 9363     		str	r3, [r2, #56]
ARM GAS  /tmp/ccpQQaSN.s 			page 262


4133:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 7185              		.loc 1 4133 0
 7186 0096 2168     		ldr	r1, [r4]
 7187 0098 238D     		ldrh	r3, [r4, #40]
 7188 009a 2A46     		mov	r2, r5
 7189 009c 2431     		adds	r1, r1, #36
 7190 009e E06B     		ldr	r0, [r4, #60]
 7191 00a0 FFF7FEFF 		bl	HAL_DMA_Start_IT
 7192              	.LVL590:
4150:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 7193              		.loc 1 4150 0
 7194 00a4 0546     		mov	r5, r0
 7195              	.LVL591:
 7196 00a6 0028     		cmp	r0, #0
 7197 00a8 5AD1     		bne	.L638
4153:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7198              		.loc 1 4153 0
 7199 00aa 638D     		ldrh	r3, [r4, #42]
 7200 00ac 9BB2     		uxth	r3, r3
 7201 00ae 228D     		ldrh	r2, [r4, #40]
 7202 00b0 9B1A     		subs	r3, r3, r2
 7203 00b2 9BB2     		uxth	r3, r3
 7204 00b4 6385     		strh	r3, [r4, #42]	@ movhi
4156:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 7205              		.loc 1 4156 0
 7206 00b6 0023     		movs	r3, #0
 7207 00b8 2385     		strh	r3, [r4, #40]	@ movhi
4173:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 7208              		.loc 1 4173 0
 7209 00ba 2368     		ldr	r3, [r4]
 7210 00bc 9A69     		ldr	r2, [r3, #24]
 7211 00be 12F4803F 		tst	r2, #65536
 7212 00c2 5BD0     		beq	.L629
 7213              	.L630:
4181:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7214              		.loc 1 4181 0
 7215 00c4 0023     		movs	r3, #0
 7216 00c6 84F84030 		strb	r3, [r4, #64]
4187:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7217              		.loc 1 4187 0
 7218 00ca 0621     		movs	r1, #6
 7219 00cc 2046     		mov	r0, r4
 7220              	.LVL592:
 7221 00ce FFF7FEFF 		bl	I2C_Enable_IRQ
 7222              	.LVL593:
4190:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7223              		.loc 1 4190 0
 7224 00d2 2268     		ldr	r2, [r4]
 7225 00d4 1368     		ldr	r3, [r2]
 7226 00d6 43F40043 		orr	r3, r3, #32768
 7227 00da 1360     		str	r3, [r2]
4192:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 7228              		.loc 1 4192 0
 7229 00dc 98E7     		b	.L621
 7230              	.LVL594:
 7231              	.L636:
4057:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
ARM GAS  /tmp/ccpQQaSN.s 			page 263


 7232              		.loc 1 4057 0
 7233 00de 0121     		movs	r1, #1
 7234 00e0 2046     		mov	r0, r4
 7235 00e2 FFF7FEFF 		bl	I2C_Disable_IRQ
 7236              	.LVL595:
4059:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 7237              		.loc 1 4059 0
 7238 00e6 2368     		ldr	r3, [r4]
 7239 00e8 1A68     		ldr	r2, [r3]
 7240 00ea 12F4804F 		tst	r2, #16384
 7241 00ee B1D0     		beq	.L625
4062:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
 7242              		.loc 1 4062 0
 7243 00f0 A26B     		ldr	r2, [r4, #56]
 7244 00f2 002A     		cmp	r2, #0
 7245 00f4 AED0     		beq	.L625
4064:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7246              		.loc 1 4064 0
 7247 00f6 1A68     		ldr	r2, [r3]
 7248 00f8 22F48042 		bic	r2, r2, #16384
 7249 00fc 1A60     		str	r2, [r3]
4068:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7250              		.loc 1 4068 0
 7251 00fe A36B     		ldr	r3, [r4, #56]
 7252 0100 244A     		ldr	r2, .L639+12
 7253 0102 9A63     		str	r2, [r3, #56]
4071:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           {
 7254              		.loc 1 4071 0
 7255 0104 A06B     		ldr	r0, [r4, #56]
 7256 0106 FFF7FEFF 		bl	HAL_DMA_Abort_IT
 7257              	.LVL596:
 7258 010a 0028     		cmp	r0, #0
 7259 010c A2D0     		beq	.L625
4074:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           }
 7260              		.loc 1 4074 0
 7261 010e A06B     		ldr	r0, [r4, #56]
 7262 0110 836B     		ldr	r3, [r0, #56]
 7263 0112 9847     		blx	r3
 7264              	.LVL597:
 7265 0114 9EE7     		b	.L625
 7266              	.L637:
4081:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 7267              		.loc 1 4081 0
 7268 0116 2368     		ldr	r3, [r4]
 7269 0118 1A68     		ldr	r2, [r3]
 7270 011a 12F4004F 		tst	r2, #32768
 7271 011e 99D0     		beq	.L625
4083:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7272              		.loc 1 4083 0
 7273 0120 1A68     		ldr	r2, [r3]
 7274 0122 22F40042 		bic	r2, r2, #32768
 7275 0126 1A60     		str	r2, [r3]
4086:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
 7276              		.loc 1 4086 0
 7277 0128 E36B     		ldr	r3, [r4, #60]
 7278 012a 002B     		cmp	r3, #0
 7279 012c 92D0     		beq	.L625
ARM GAS  /tmp/ccpQQaSN.s 			page 264


4090:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7280              		.loc 1 4090 0
 7281 012e 194A     		ldr	r2, .L639+12
 7282 0130 9A63     		str	r2, [r3, #56]
4093:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           {
 7283              		.loc 1 4093 0
 7284 0132 E06B     		ldr	r0, [r4, #60]
 7285 0134 FFF7FEFF 		bl	HAL_DMA_Abort_IT
 7286              	.LVL598:
 7287 0138 0028     		cmp	r0, #0
 7288 013a 8BD0     		beq	.L625
4096:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           }
 7289              		.loc 1 4096 0
 7290 013c E06B     		ldr	r0, [r4, #60]
 7291 013e 836B     		ldr	r3, [r0, #56]
 7292 0140 9847     		blx	r3
 7293              	.LVL599:
 7294 0142 87E7     		b	.L625
 7295              	.L626:
4138:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->Mode      = HAL_I2C_MODE_NONE;
 7296              		.loc 1 4138 0
 7297 0144 2823     		movs	r3, #40
 7298 0146 84F84130 		strb	r3, [r4, #65]
4139:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7299              		.loc 1 4139 0
 7300 014a 0022     		movs	r2, #0
 7301 014c 84F84220 		strb	r2, [r4, #66]
4142:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7302              		.loc 1 4142 0
 7303 0150 636C     		ldr	r3, [r4, #68]
 7304 0152 43F08003 		orr	r3, r3, #128
 7305 0156 6364     		str	r3, [r4, #68]
4145:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7306              		.loc 1 4145 0
 7307 0158 84F84020 		strb	r2, [r4, #64]
4147:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 7308              		.loc 1 4147 0
 7309 015c 0125     		movs	r5, #1
 7310              	.LVL600:
 7311 015e 57E7     		b	.L621
 7312              	.LVL601:
 7313              	.L638:
4161:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->Mode      = HAL_I2C_MODE_NONE;
 7314              		.loc 1 4161 0
 7315 0160 2823     		movs	r3, #40
 7316 0162 84F84130 		strb	r3, [r4, #65]
4162:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7317              		.loc 1 4162 0
 7318 0166 0022     		movs	r2, #0
 7319 0168 84F84220 		strb	r2, [r4, #66]
4165:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7320              		.loc 1 4165 0
 7321 016c 636C     		ldr	r3, [r4, #68]
 7322 016e 43F01003 		orr	r3, r3, #16
 7323 0172 6364     		str	r3, [r4, #68]
4168:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7324              		.loc 1 4168 0
ARM GAS  /tmp/ccpQQaSN.s 			page 265


 7325 0174 84F84020 		strb	r2, [r4, #64]
4170:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 7326              		.loc 1 4170 0
 7327 0178 0125     		movs	r5, #1
 7328 017a 49E7     		b	.L621
 7329              	.L629:
4177:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 7330              		.loc 1 4177 0
 7331 017c 0822     		movs	r2, #8
 7332 017e DA61     		str	r2, [r3, #28]
 7333 0180 A0E7     		b	.L630
 7334              	.LVL602:
 7335              	.L632:
4050:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7336              		.loc 1 4050 0
 7337 0182 0225     		movs	r5, #2
 7338              	.LVL603:
 7339 0184 44E7     		b	.L621
 7340              	.L640:
 7341 0186 00BF     		.align	2
 7342              	.L639:
 7343 0188 00000000 		.word	I2C_Slave_ISR_DMA
 7344 018c 00000000 		.word	I2C_DMASlaveReceiveCplt
 7345 0190 00000000 		.word	I2C_DMAError
 7346 0194 00000000 		.word	I2C_DMAAbort
 7347              		.cfi_endproc
 7348              	.LFE153:
 7350              		.section	.text.HAL_I2C_EnableListen_IT,"ax",%progbits
 7351              		.align	1
 7352              		.global	HAL_I2C_EnableListen_IT
 7353              		.syntax unified
 7354              		.thumb
 7355              		.thumb_func
 7356              		.fpu fpv4-sp-d16
 7358              	HAL_I2C_EnableListen_IT:
 7359              	.LFB154:
4207:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (hi2c->State == HAL_I2C_STATE_READY)
 7360              		.loc 1 4207 0
 7361              		.cfi_startproc
 7362              		@ args = 0, pretend = 0, frame = 0
 7363              		@ frame_needed = 0, uses_anonymous_args = 0
 7364              	.LVL604:
 7365 0000 08B5     		push	{r3, lr}
 7366              	.LCFI107:
 7367              		.cfi_def_cfa_offset 8
 7368              		.cfi_offset 3, -8
 7369              		.cfi_offset 14, -4
4208:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 7370              		.loc 1 4208 0
 7371 0002 90F84130 		ldrb	r3, [r0, #65]	@ zero_extendqisi2
 7372 0006 DBB2     		uxtb	r3, r3
 7373 0008 202B     		cmp	r3, #32
 7374 000a 01D0     		beq	.L645
4220:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 7375              		.loc 1 4220 0
 7376 000c 0220     		movs	r0, #2
 7377              	.LVL605:
ARM GAS  /tmp/ccpQQaSN.s 			page 266


4222:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7378              		.loc 1 4222 0
 7379 000e 08BD     		pop	{r3, pc}
 7380              	.LVL606:
 7381              	.L645:
4210:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR = I2C_Slave_ISR_IT;
 7382              		.loc 1 4210 0
 7383 0010 2823     		movs	r3, #40
 7384 0012 80F84130 		strb	r3, [r0, #65]
4211:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7385              		.loc 1 4211 0
 7386 0016 034B     		ldr	r3, .L646
 7387 0018 4363     		str	r3, [r0, #52]
4214:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7388              		.loc 1 4214 0
 7389 001a 0421     		movs	r1, #4
 7390 001c FFF7FEFF 		bl	I2C_Enable_IRQ
 7391              	.LVL607:
4216:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 7392              		.loc 1 4216 0
 7393 0020 0020     		movs	r0, #0
 7394 0022 08BD     		pop	{r3, pc}
 7395              	.L647:
 7396              		.align	2
 7397              	.L646:
 7398 0024 00000000 		.word	I2C_Slave_ISR_IT
 7399              		.cfi_endproc
 7400              	.LFE154:
 7402              		.section	.text.HAL_I2C_DisableListen_IT,"ax",%progbits
 7403              		.align	1
 7404              		.global	HAL_I2C_DisableListen_IT
 7405              		.syntax unified
 7406              		.thumb
 7407              		.thumb_func
 7408              		.fpu fpv4-sp-d16
 7410              	HAL_I2C_DisableListen_IT:
 7411              	.LFB155:
4231:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Declaration of tmp to prevent undefined behavior of volatile usage */
 7412              		.loc 1 4231 0
 7413              		.cfi_startproc
 7414              		@ args = 0, pretend = 0, frame = 0
 7415              		@ frame_needed = 0, uses_anonymous_args = 0
 7416              	.LVL608:
4236:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 7417              		.loc 1 4236 0
 7418 0000 90F84130 		ldrb	r3, [r0, #65]	@ zero_extendqisi2
 7419 0004 DBB2     		uxtb	r3, r3
 7420 0006 282B     		cmp	r3, #40
 7421 0008 01D0     		beq	.L655
4251:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 7422              		.loc 1 4251 0
 7423 000a 0220     		movs	r0, #2
 7424              	.LVL609:
 7425 000c 7047     		bx	lr
 7426              	.LVL610:
 7427              	.L655:
4231:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Declaration of tmp to prevent undefined behavior of volatile usage */
ARM GAS  /tmp/ccpQQaSN.s 			page 267


 7428              		.loc 1 4231 0
 7429 000e 10B5     		push	{r4, lr}
 7430              	.LCFI108:
 7431              		.cfi_def_cfa_offset 8
 7432              		.cfi_offset 4, -8
 7433              		.cfi_offset 14, -4
4238:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->PreviousState = tmp | (uint32_t)(hi2c->Mode);
 7434              		.loc 1 4238 0
 7435 0010 90F84120 		ldrb	r2, [r0, #65]	@ zero_extendqisi2
 7436              	.LVL611:
4239:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->State = HAL_I2C_STATE_READY;
 7437              		.loc 1 4239 0
 7438 0014 90F84230 		ldrb	r3, [r0, #66]	@ zero_extendqisi2
 7439 0018 02F00302 		and	r2, r2, #3
 7440              	.LVL612:
 7441 001c 1343     		orrs	r3, r3, r2
 7442 001e 0363     		str	r3, [r0, #48]
4240:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode = HAL_I2C_MODE_NONE;
 7443              		.loc 1 4240 0
 7444 0020 2023     		movs	r3, #32
 7445 0022 80F84130 		strb	r3, [r0, #65]
4241:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR = NULL;
 7446              		.loc 1 4241 0
 7447 0026 0024     		movs	r4, #0
 7448 0028 80F84240 		strb	r4, [r0, #66]
4242:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7449              		.loc 1 4242 0
 7450 002c 4463     		str	r4, [r0, #52]
4245:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7451              		.loc 1 4245 0
 7452 002e 0421     		movs	r1, #4
 7453 0030 FFF7FEFF 		bl	I2C_Disable_IRQ
 7454              	.LVL613:
4247:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 7455              		.loc 1 4247 0
 7456 0034 2046     		mov	r0, r4
 7457 0036 10BD     		pop	{r4, pc}
 7458              		.cfi_endproc
 7459              	.LFE155:
 7461              		.section	.text.HAL_I2C_Master_Abort_IT,"ax",%progbits
 7462              		.align	1
 7463              		.global	HAL_I2C_Master_Abort_IT
 7464              		.syntax unified
 7465              		.thumb
 7466              		.thumb_func
 7467              		.fpu fpv4-sp-d16
 7469              	HAL_I2C_Master_Abort_IT:
 7470              	.LFB156:
4264:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (hi2c->Mode == HAL_I2C_MODE_MASTER)
 7471              		.loc 1 4264 0
 7472              		.cfi_startproc
 7473              		@ args = 0, pretend = 0, frame = 0
 7474              		@ frame_needed = 0, uses_anonymous_args = 0
 7475              	.LVL614:
4265:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 7476              		.loc 1 4265 0
 7477 0000 90F84230 		ldrb	r3, [r0, #66]	@ zero_extendqisi2
ARM GAS  /tmp/ccpQQaSN.s 			page 268


 7478 0004 DBB2     		uxtb	r3, r3
 7479 0006 102B     		cmp	r3, #16
 7480 0008 01D0     		beq	.L664
4295:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 7481              		.loc 1 4295 0
 7482 000a 0120     		movs	r0, #1
 7483              	.LVL615:
 7484 000c 7047     		bx	lr
 7485              	.LVL616:
 7486              	.L664:
4268:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7487              		.loc 1 4268 0
 7488 000e 90F84030 		ldrb	r3, [r0, #64]	@ zero_extendqisi2
 7489 0012 012B     		cmp	r3, #1
 7490 0014 01D1     		bne	.L665
 7491 0016 0220     		movs	r0, #2
 7492              	.LVL617:
 7493 0018 7047     		bx	lr
 7494              	.LVL618:
 7495              	.L665:
4264:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (hi2c->Mode == HAL_I2C_MODE_MASTER)
 7496              		.loc 1 4264 0 discriminator 2
 7497 001a 70B5     		push	{r4, r5, r6, lr}
 7498              	.LCFI109:
 7499              		.cfi_def_cfa_offset 16
 7500              		.cfi_offset 4, -16
 7501              		.cfi_offset 5, -12
 7502              		.cfi_offset 6, -8
 7503              		.cfi_offset 14, -4
 7504 001c 82B0     		sub	sp, sp, #8
 7505              	.LCFI110:
 7506              		.cfi_def_cfa_offset 24
 7507 001e 0D46     		mov	r5, r1
 7508 0020 0446     		mov	r4, r0
4268:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7509              		.loc 1 4268 0 discriminator 2
 7510 0022 0126     		movs	r6, #1
 7511 0024 80F84060 		strb	r6, [r0, #64]
4271:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 7512              		.loc 1 4271 0 discriminator 2
 7513 0028 0221     		movs	r1, #2
 7514              	.LVL619:
 7515 002a FFF7FEFF 		bl	I2C_Disable_IRQ
 7516              	.LVL620:
4272:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7517              		.loc 1 4272 0 discriminator 2
 7518 002e 3146     		mov	r1, r6
 7519 0030 2046     		mov	r0, r4
 7520 0032 FFF7FEFF 		bl	I2C_Disable_IRQ
 7521              	.LVL621:
4275:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7522              		.loc 1 4275 0 discriminator 2
 7523 0036 6023     		movs	r3, #96
 7524 0038 84F84130 		strb	r3, [r4, #65]
4279:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7525              		.loc 1 4279 0 discriminator 2
 7526 003c 094B     		ldr	r3, .L666
ARM GAS  /tmp/ccpQQaSN.s 			page 269


 7527 003e 0093     		str	r3, [sp]
 7528 0040 4FF00073 		mov	r3, #33554432
 7529 0044 3246     		mov	r2, r6
 7530 0046 2946     		mov	r1, r5
 7531 0048 2046     		mov	r0, r4
 7532 004a FFF7FEFF 		bl	I2C_TransferConfig
 7533              	.LVL622:
4282:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7534              		.loc 1 4282 0 discriminator 2
 7535 004e 0025     		movs	r5, #0
 7536 0050 84F84050 		strb	r5, [r4, #64]
4287:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7537              		.loc 1 4287 0 discriminator 2
 7538 0054 1221     		movs	r1, #18
 7539 0056 2046     		mov	r0, r4
 7540 0058 FFF7FEFF 		bl	I2C_Enable_IRQ
 7541              	.LVL623:
4289:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 7542              		.loc 1 4289 0 discriminator 2
 7543 005c 2846     		mov	r0, r5
4297:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7544              		.loc 1 4297 0 discriminator 2
 7545 005e 02B0     		add	sp, sp, #8
 7546              	.LCFI111:
 7547              		.cfi_def_cfa_offset 16
 7548              		@ sp needed
 7549 0060 70BD     		pop	{r4, r5, r6, pc}
 7550              	.LVL624:
 7551              	.L667:
 7552 0062 00BF     		.align	2
 7553              	.L666:
 7554 0064 00400080 		.word	-2147467264
 7555              		.cfi_endproc
 7556              	.LFE156:
 7558              		.section	.text.HAL_I2C_EV_IRQHandler,"ax",%progbits
 7559              		.align	1
 7560              		.global	HAL_I2C_EV_IRQHandler
 7561              		.syntax unified
 7562              		.thumb
 7563              		.thumb_func
 7564              		.fpu fpv4-sp-d16
 7566              	HAL_I2C_EV_IRQHandler:
 7567              	.LFB157:
4314:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Get current IT Flags and IT sources value */
 7568              		.loc 1 4314 0
 7569              		.cfi_startproc
 7570              		@ args = 0, pretend = 0, frame = 0
 7571              		@ frame_needed = 0, uses_anonymous_args = 0
 7572              	.LVL625:
 7573 0000 08B5     		push	{r3, lr}
 7574              	.LCFI112:
 7575              		.cfi_def_cfa_offset 8
 7576              		.cfi_offset 3, -8
 7577              		.cfi_offset 14, -4
4316:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 7578              		.loc 1 4316 0
 7579 0002 0368     		ldr	r3, [r0]
ARM GAS  /tmp/ccpQQaSN.s 			page 270


 7580 0004 9969     		ldr	r1, [r3, #24]
 7581              	.LVL626:
4317:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7582              		.loc 1 4317 0
 7583 0006 1A68     		ldr	r2, [r3]
 7584              	.LVL627:
4320:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 7585              		.loc 1 4320 0
 7586 0008 436B     		ldr	r3, [r0, #52]
 7587 000a 03B1     		cbz	r3, .L668
4322:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 7588              		.loc 1 4322 0
 7589 000c 9847     		blx	r3
 7590              	.LVL628:
 7591              	.L668:
 7592 000e 08BD     		pop	{r3, pc}
 7593              		.cfi_endproc
 7594              	.LFE157:
 7596              		.section	.text.HAL_I2C_MasterTxCpltCallback,"ax",%progbits
 7597              		.align	1
 7598              		.weak	HAL_I2C_MasterTxCpltCallback
 7599              		.syntax unified
 7600              		.thumb
 7601              		.thumb_func
 7602              		.fpu fpv4-sp-d16
 7604              	HAL_I2C_MasterTxCpltCallback:
 7605              	.LFB159:
4382:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Prevent unused argument(s) compilation warning */
 7606              		.loc 1 4382 0
 7607              		.cfi_startproc
 7608              		@ args = 0, pretend = 0, frame = 0
 7609              		@ frame_needed = 0, uses_anonymous_args = 0
 7610              		@ link register save eliminated.
 7611              	.LVL629:
 7612 0000 7047     		bx	lr
 7613              		.cfi_endproc
 7614              	.LFE159:
 7616              		.section	.text.HAL_I2C_MasterRxCpltCallback,"ax",%progbits
 7617              		.align	1
 7618              		.weak	HAL_I2C_MasterRxCpltCallback
 7619              		.syntax unified
 7620              		.thumb
 7621              		.thumb_func
 7622              		.fpu fpv4-sp-d16
 7624              	HAL_I2C_MasterRxCpltCallback:
 7625              	.LFB160:
4398:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Prevent unused argument(s) compilation warning */
 7626              		.loc 1 4398 0
 7627              		.cfi_startproc
 7628              		@ args = 0, pretend = 0, frame = 0
 7629              		@ frame_needed = 0, uses_anonymous_args = 0
 7630              		@ link register save eliminated.
 7631              	.LVL630:
 7632 0000 7047     		bx	lr
 7633              		.cfi_endproc
 7634              	.LFE160:
 7636              		.section	.text.I2C_ITMasterSequentialCplt,"ax",%progbits
ARM GAS  /tmp/ccpQQaSN.s 			page 271


 7637              		.align	1
 7638              		.syntax unified
 7639              		.thumb
 7640              		.thumb_func
 7641              		.fpu fpv4-sp-d16
 7643              	I2C_ITMasterSequentialCplt:
 7644              	.LFB179:
5321:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Reset I2C handle mode */
 7645              		.loc 1 5321 0
 7646              		.cfi_startproc
 7647              		@ args = 0, pretend = 0, frame = 0
 7648              		@ frame_needed = 0, uses_anonymous_args = 0
 7649              	.LVL631:
5321:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Reset I2C handle mode */
 7650              		.loc 1 5321 0
 7651 0000 38B5     		push	{r3, r4, r5, lr}
 7652              	.LCFI113:
 7653              		.cfi_def_cfa_offset 16
 7654              		.cfi_offset 3, -16
 7655              		.cfi_offset 4, -12
 7656              		.cfi_offset 5, -8
 7657              		.cfi_offset 14, -4
 7658 0002 0446     		mov	r4, r0
5323:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7659              		.loc 1 5323 0
 7660 0004 0023     		movs	r3, #0
 7661 0006 80F84230 		strb	r3, [r0, #66]
5327:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 7662              		.loc 1 5327 0
 7663 000a 90F84130 		ldrb	r3, [r0, #65]	@ zero_extendqisi2
 7664 000e DBB2     		uxtb	r3, r3
 7665 0010 212B     		cmp	r3, #33
 7666 0012 0FD0     		beq	.L677
5349:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 7667              		.loc 1 5349 0
 7668 0014 2023     		movs	r3, #32
 7669 0016 80F84130 		strb	r3, [r0, #65]
5350:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR       = NULL;
 7670              		.loc 1 5350 0
 7671 001a 1223     		movs	r3, #18
 7672 001c 0363     		str	r3, [r0, #48]
5351:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7673              		.loc 1 5351 0
 7674 001e 0025     		movs	r5, #0
 7675 0020 4563     		str	r5, [r0, #52]
5354:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7676              		.loc 1 5354 0
 7677 0022 0221     		movs	r1, #2
 7678 0024 FFF7FEFF 		bl	I2C_Disable_IRQ
 7679              	.LVL632:
5357:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7680              		.loc 1 5357 0
 7681 0028 84F84050 		strb	r5, [r4, #64]
5363:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
 7682              		.loc 1 5363 0
 7683 002c 2046     		mov	r0, r4
 7684 002e FFF7FEFF 		bl	HAL_I2C_MasterRxCpltCallback
ARM GAS  /tmp/ccpQQaSN.s 			page 272


 7685              	.LVL633:
 7686 0032 38BD     		pop	{r3, r4, r5, pc}
 7687              	.LVL634:
 7688              	.L677:
5329:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 7689              		.loc 1 5329 0
 7690 0034 2023     		movs	r3, #32
 7691 0036 80F84130 		strb	r3, [r0, #65]
5330:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR       = NULL;
 7692              		.loc 1 5330 0
 7693 003a 1123     		movs	r3, #17
 7694 003c 0363     		str	r3, [r0, #48]
5331:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7695              		.loc 1 5331 0
 7696 003e 0025     		movs	r5, #0
 7697 0040 4563     		str	r5, [r0, #52]
5334:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7698              		.loc 1 5334 0
 7699 0042 0121     		movs	r1, #1
 7700 0044 FFF7FEFF 		bl	I2C_Disable_IRQ
 7701              	.LVL635:
5337:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7702              		.loc 1 5337 0
 7703 0048 84F84050 		strb	r5, [r4, #64]
5343:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
 7704              		.loc 1 5343 0
 7705 004c 2046     		mov	r0, r4
 7706 004e FFF7FEFF 		bl	HAL_I2C_MasterTxCpltCallback
 7707              	.LVL636:
 7708 0052 38BD     		pop	{r3, r4, r5, pc}
 7709              		.cfi_endproc
 7710              	.LFE179:
 7712              		.section	.text.HAL_I2C_SlaveTxCpltCallback,"ax",%progbits
 7713              		.align	1
 7714              		.weak	HAL_I2C_SlaveTxCpltCallback
 7715              		.syntax unified
 7716              		.thumb
 7717              		.thumb_func
 7718              		.fpu fpv4-sp-d16
 7720              	HAL_I2C_SlaveTxCpltCallback:
 7721              	.LFB161:
4413:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Prevent unused argument(s) compilation warning */
 7722              		.loc 1 4413 0
 7723              		.cfi_startproc
 7724              		@ args = 0, pretend = 0, frame = 0
 7725              		@ frame_needed = 0, uses_anonymous_args = 0
 7726              		@ link register save eliminated.
 7727              	.LVL637:
 7728 0000 7047     		bx	lr
 7729              		.cfi_endproc
 7730              	.LFE161:
 7732              		.section	.text.HAL_I2C_SlaveRxCpltCallback,"ax",%progbits
 7733              		.align	1
 7734              		.weak	HAL_I2C_SlaveRxCpltCallback
 7735              		.syntax unified
 7736              		.thumb
 7737              		.thumb_func
ARM GAS  /tmp/ccpQQaSN.s 			page 273


 7738              		.fpu fpv4-sp-d16
 7740              	HAL_I2C_SlaveRxCpltCallback:
 7741              	.LFB162:
4429:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Prevent unused argument(s) compilation warning */
 7742              		.loc 1 4429 0
 7743              		.cfi_startproc
 7744              		@ args = 0, pretend = 0, frame = 0
 7745              		@ frame_needed = 0, uses_anonymous_args = 0
 7746              		@ link register save eliminated.
 7747              	.LVL638:
 7748 0000 7047     		bx	lr
 7749              		.cfi_endproc
 7750              	.LFE162:
 7752              		.section	.text.I2C_ITSlaveSequentialCplt,"ax",%progbits
 7753              		.align	1
 7754              		.syntax unified
 7755              		.thumb
 7756              		.thumb_func
 7757              		.fpu fpv4-sp-d16
 7759              	I2C_ITSlaveSequentialCplt:
 7760              	.LFB180:
5374:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Reset I2C handle mode */
 7761              		.loc 1 5374 0
 7762              		.cfi_startproc
 7763              		@ args = 0, pretend = 0, frame = 0
 7764              		@ frame_needed = 0, uses_anonymous_args = 0
 7765              	.LVL639:
5374:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Reset I2C handle mode */
 7766              		.loc 1 5374 0
 7767 0000 10B5     		push	{r4, lr}
 7768              	.LCFI114:
 7769              		.cfi_def_cfa_offset 8
 7770              		.cfi_offset 4, -8
 7771              		.cfi_offset 14, -4
 7772 0002 0446     		mov	r4, r0
5376:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7773              		.loc 1 5376 0
 7774 0004 0023     		movs	r3, #0
 7775 0006 80F84230 		strb	r3, [r0, #66]
5378:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 7776              		.loc 1 5378 0
 7777 000a 90F84130 		ldrb	r3, [r0, #65]	@ zero_extendqisi2
 7778 000e DBB2     		uxtb	r3, r3
 7779 0010 292B     		cmp	r3, #41
 7780 0012 05D0     		beq	.L684
5398:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 7781              		.loc 1 5398 0
 7782 0014 90F84130 		ldrb	r3, [r0, #65]	@ zero_extendqisi2
 7783 0018 DBB2     		uxtb	r3, r3
 7784 001a 2A2B     		cmp	r3, #42
 7785 001c 0FD0     		beq	.L685
 7786              	.LVL640:
 7787              	.L680:
 7788 001e 10BD     		pop	{r4, pc}
 7789              	.LVL641:
 7790              	.L684:
5381:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
ARM GAS  /tmp/ccpQQaSN.s 			page 274


 7791              		.loc 1 5381 0
 7792 0020 2823     		movs	r3, #40
 7793 0022 80F84130 		strb	r3, [r0, #65]
5382:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7794              		.loc 1 5382 0
 7795 0026 2123     		movs	r3, #33
 7796 0028 0363     		str	r3, [r0, #48]
5385:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7797              		.loc 1 5385 0
 7798 002a 0121     		movs	r1, #1
 7799 002c FFF7FEFF 		bl	I2C_Disable_IRQ
 7800              	.LVL642:
5388:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7801              		.loc 1 5388 0
 7802 0030 0023     		movs	r3, #0
 7803 0032 84F84030 		strb	r3, [r4, #64]
5394:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
 7804              		.loc 1 5394 0
 7805 0036 2046     		mov	r0, r4
 7806 0038 FFF7FEFF 		bl	HAL_I2C_SlaveTxCpltCallback
 7807              	.LVL643:
 7808 003c 10BD     		pop	{r4, pc}
 7809              	.LVL644:
 7810              	.L685:
5401:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 7811              		.loc 1 5401 0
 7812 003e 2823     		movs	r3, #40
 7813 0040 80F84130 		strb	r3, [r0, #65]
5402:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7814              		.loc 1 5402 0
 7815 0044 2223     		movs	r3, #34
 7816 0046 0363     		str	r3, [r0, #48]
5405:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7817              		.loc 1 5405 0
 7818 0048 0221     		movs	r1, #2
 7819 004a FFF7FEFF 		bl	I2C_Disable_IRQ
 7820              	.LVL645:
5408:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7821              		.loc 1 5408 0
 7822 004e 0023     		movs	r3, #0
 7823 0050 84F84030 		strb	r3, [r4, #64]
5414:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
 7824              		.loc 1 5414 0
 7825 0054 2046     		mov	r0, r4
 7826 0056 FFF7FEFF 		bl	HAL_I2C_SlaveRxCpltCallback
 7827              	.LVL646:
5421:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7828              		.loc 1 5421 0
 7829 005a E0E7     		b	.L680
 7830              		.cfi_endproc
 7831              	.LFE180:
 7833              		.section	.text.I2C_DMASlaveTransmitCplt,"ax",%progbits
 7834              		.align	1
 7835              		.syntax unified
 7836              		.thumb
 7837              		.thumb_func
 7838              		.fpu fpv4-sp-d16
ARM GAS  /tmp/ccpQQaSN.s 			page 275


 7840              	I2C_DMASlaveTransmitCplt:
 7841              	.LFB187:
5920:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogati
 7842              		.loc 1 5920 0
 7843              		.cfi_startproc
 7844              		@ args = 0, pretend = 0, frame = 0
 7845              		@ frame_needed = 0, uses_anonymous_args = 0
 7846              	.LVL647:
 7847 0000 08B5     		push	{r3, lr}
 7848              	.LCFI115:
 7849              		.cfi_def_cfa_offset 8
 7850              		.cfi_offset 3, -8
 7851              		.cfi_offset 14, -4
5921:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t tmpoptions = hi2c->XferOptions;
 7852              		.loc 1 5921 0
 7853 0002 806A     		ldr	r0, [r0, #40]
 7854              	.LVL648:
5922:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7855              		.loc 1 5922 0
 7856 0004 C36A     		ldr	r3, [r0, #44]
 7857              	.LVL649:
5924:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 7858              		.loc 1 5924 0
 7859 0006 B3F1807F 		cmp	r3, #16777216
 7860 000a 00D0     		beq	.L687
5924:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 7861              		.loc 1 5924 0 is_stmt 0 discriminator 1
 7862 000c 33B9     		cbnz	r3, .L686
 7863              	.L687:
5927:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7864              		.loc 1 5927 0 is_stmt 1
 7865 000e 0268     		ldr	r2, [r0]
 7866 0010 1368     		ldr	r3, [r2]
 7867              	.LVL650:
 7868 0012 23F48043 		bic	r3, r3, #16384
 7869 0016 1360     		str	r3, [r2]
5931:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 7870              		.loc 1 5931 0
 7871 0018 FFF7FEFF 		bl	I2C_ITSlaveSequentialCplt
 7872              	.LVL651:
 7873              	.L686:
 7874 001c 08BD     		pop	{r3, pc}
 7875              		.cfi_endproc
 7876              	.LFE187:
 7878              		.section	.text.I2C_DMASlaveReceiveCplt,"ax",%progbits
 7879              		.align	1
 7880              		.syntax unified
 7881              		.thumb
 7882              		.thumb_func
 7883              		.fpu fpv4-sp-d16
 7885              	I2C_DMASlaveReceiveCplt:
 7886              	.LFB189:
5995:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogati
 7887              		.loc 1 5995 0
 7888              		.cfi_startproc
 7889              		@ args = 0, pretend = 0, frame = 0
 7890              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccpQQaSN.s 			page 276


 7891              	.LVL652:
 7892 0000 08B5     		push	{r3, lr}
 7893              	.LCFI116:
 7894              		.cfi_def_cfa_offset 8
 7895              		.cfi_offset 3, -8
 7896              		.cfi_offset 14, -4
5996:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t tmpoptions = hi2c->XferOptions;
 7897              		.loc 1 5996 0
 7898 0002 806A     		ldr	r0, [r0, #40]
 7899              	.LVL653:
5997:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7900              		.loc 1 5997 0
 7901 0004 C26A     		ldr	r2, [r0, #44]
 7902              	.LVL654:
5999:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (tmpoptions != I2C_NO_OPTION_FRAME))
 7903              		.loc 1 5999 0
 7904 0006 C36B     		ldr	r3, [r0, #60]
 7905 0008 1B68     		ldr	r3, [r3]
 7906 000a 5B68     		ldr	r3, [r3, #4]
 7907 000c 4BB9     		cbnz	r3, .L690
5999:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (tmpoptions != I2C_NO_OPTION_FRAME))
 7908              		.loc 1 5999 0 is_stmt 0 discriminator 1
 7909 000e 12F5803F 		cmn	r2, #65536
 7910 0012 06D0     		beq	.L690
6003:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7911              		.loc 1 6003 0 is_stmt 1
 7912 0014 0268     		ldr	r2, [r0]
 7913              	.LVL655:
 7914 0016 1368     		ldr	r3, [r2]
 7915 0018 23F40043 		bic	r3, r3, #32768
 7916 001c 1360     		str	r3, [r2]
6006:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 7917              		.loc 1 6006 0
 7918 001e FFF7FEFF 		bl	I2C_ITSlaveSequentialCplt
 7919              	.LVL656:
 7920              	.L690:
 7921 0022 08BD     		pop	{r3, pc}
 7922              		.cfi_endproc
 7923              	.LFE189:
 7925              		.section	.text.HAL_I2C_AddrCallback,"ax",%progbits
 7926              		.align	1
 7927              		.weak	HAL_I2C_AddrCallback
 7928              		.syntax unified
 7929              		.thumb
 7930              		.thumb_func
 7931              		.fpu fpv4-sp-d16
 7933              	HAL_I2C_AddrCallback:
 7934              	.LFB163:
4447:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Prevent unused argument(s) compilation warning */
 7935              		.loc 1 4447 0
 7936              		.cfi_startproc
 7937              		@ args = 0, pretend = 0, frame = 0
 7938              		@ frame_needed = 0, uses_anonymous_args = 0
 7939              		@ link register save eliminated.
 7940              	.LVL657:
 7941 0000 7047     		bx	lr
 7942              		.cfi_endproc
ARM GAS  /tmp/ccpQQaSN.s 			page 277


 7943              	.LFE163:
 7945              		.section	.text.I2C_ITAddrCplt,"ax",%progbits
 7946              		.align	1
 7947              		.syntax unified
 7948              		.thumb
 7949              		.thumb_func
 7950              		.fpu fpv4-sp-d16
 7952              	I2C_ITAddrCplt:
 7953              	.LFB178:
5226:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint8_t transferdirection;
 7954              		.loc 1 5226 0
 7955              		.cfi_startproc
 7956              		@ args = 0, pretend = 0, frame = 0
 7957              		@ frame_needed = 0, uses_anonymous_args = 0
 7958              	.LVL658:
5226:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint8_t transferdirection;
 7959              		.loc 1 5226 0
 7960 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 7961              	.LCFI117:
 7962              		.cfi_def_cfa_offset 24
 7963              		.cfi_offset 3, -24
 7964              		.cfi_offset 4, -20
 7965              		.cfi_offset 5, -16
 7966              		.cfi_offset 6, -12
 7967              		.cfi_offset 7, -8
 7968              		.cfi_offset 14, -4
5236:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 7969              		.loc 1 5236 0
 7970 0002 90F84130 		ldrb	r3, [r0, #65]	@ zero_extendqisi2
 7971 0006 03F02803 		and	r3, r3, #40
 7972 000a 282B     		cmp	r3, #40
 7973 000c 06D0     		beq	.L700
5308:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7974              		.loc 1 5308 0
 7975 000e 0368     		ldr	r3, [r0]
 7976 0010 0822     		movs	r2, #8
 7977 0012 DA61     		str	r2, [r3, #28]
5311:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 7978              		.loc 1 5311 0
 7979 0014 0023     		movs	r3, #0
 7980 0016 80F84030 		strb	r3, [r0, #64]
 7981              	.LVL659:
 7982              	.L694:
 7983 001a F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 7984              	.LVL660:
 7985              	.L700:
 7986 001c 0446     		mov	r4, r0
5238:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 7987              		.loc 1 5238 0
 7988 001e 0368     		ldr	r3, [r0]
 7989 0020 9E69     		ldr	r6, [r3, #24]
 7990 0022 C6F30046 		ubfx	r6, r6, #16, #1
 7991              	.LVL661:
5239:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 7992              		.loc 1 5239 0
 7993 0026 9A69     		ldr	r2, [r3, #24]
 7994 0028 120C     		lsrs	r2, r2, #16
ARM GAS  /tmp/ccpQQaSN.s 			page 278


 7995 002a 02F0FE05 		and	r5, r2, #254
 7996              	.LVL662:
5240:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 7997              		.loc 1 5240 0
 7998 002e 9A68     		ldr	r2, [r3, #8]
 7999 0030 C2F30902 		ubfx	r2, r2, #0, #10
 8000              	.LVL663:
5241:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8001              		.loc 1 5241 0
 8002 0034 DF68     		ldr	r7, [r3, #12]
 8003 0036 07F0FE07 		and	r7, r7, #254
 8004              	.LVL664:
5244:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 8005              		.loc 1 5244 0
 8006 003a C168     		ldr	r1, [r0, #12]
 8007              	.LVL665:
 8008 003c 0229     		cmp	r1, #2
 8009 003e 21D1     		bne	.L696
5246:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 8010              		.loc 1 5246 0
 8011 0040 85EAD215 		eor	r5, r5, r2, lsr #7
 8012              	.LVL666:
 8013 0044 15F0060F 		tst	r5, #6
 8014 0048 10D1     		bne	.L697
 8015              	.LVL667:
5249:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         if (hi2c->AddrEventCount == 2U)
 8016              		.loc 1 5249 0
 8017 004a 816C     		ldr	r1, [r0, #72]
 8018 004c 0131     		adds	r1, r1, #1
 8019 004e 8164     		str	r1, [r0, #72]
5250:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
 8020              		.loc 1 5250 0
 8021 0050 816C     		ldr	r1, [r0, #72]
 8022 0052 0229     		cmp	r1, #2
 8023 0054 E1D1     		bne	.L694
5253:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8024              		.loc 1 5253 0
 8025 0056 0021     		movs	r1, #0
 8026 0058 8164     		str	r1, [r0, #72]
5256:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8027              		.loc 1 5256 0
 8028 005a 0820     		movs	r0, #8
 8029              	.LVL668:
 8030 005c D861     		str	r0, [r3, #28]
5259:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8031              		.loc 1 5259 0
 8032 005e 84F84010 		strb	r1, [r4, #64]
5265:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
 8033              		.loc 1 5265 0
 8034 0062 3146     		mov	r1, r6
 8035 0064 2046     		mov	r0, r4
 8036 0066 FFF7FEFF 		bl	HAL_I2C_AddrCallback
 8037              	.LVL669:
 8038 006a F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 8039              	.LVL670:
 8040              	.L697:
5274:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
ARM GAS  /tmp/ccpQQaSN.s 			page 279


 8041              		.loc 1 5274 0
 8042 006c 0421     		movs	r1, #4
 8043 006e FFF7FEFF 		bl	I2C_Disable_IRQ
 8044              	.LVL671:
5277:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8045              		.loc 1 5277 0
 8046 0072 0023     		movs	r3, #0
 8047 0074 84F84030 		strb	r3, [r4, #64]
5283:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
 8048              		.loc 1 5283 0
 8049 0078 3A46     		mov	r2, r7
 8050 007a 3146     		mov	r1, r6
 8051 007c 2046     		mov	r0, r4
 8052 007e FFF7FEFF 		bl	HAL_I2C_AddrCallback
 8053              	.LVL672:
 8054 0082 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 8055              	.LVL673:
 8056              	.L696:
5291:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8057              		.loc 1 5291 0
 8058 0084 0421     		movs	r1, #4
 8059 0086 FFF7FEFF 		bl	I2C_Disable_IRQ
 8060              	.LVL674:
5294:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8061              		.loc 1 5294 0
 8062 008a 0023     		movs	r3, #0
 8063 008c 84F84030 		strb	r3, [r4, #64]
5300:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
 8064              		.loc 1 5300 0
 8065 0090 2A46     		mov	r2, r5
 8066 0092 3146     		mov	r1, r6
 8067 0094 2046     		mov	r0, r4
 8068 0096 FFF7FEFF 		bl	HAL_I2C_AddrCallback
 8069              	.LVL675:
 8070 009a F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 8071              		.cfi_endproc
 8072              	.LFE178:
 8074              		.section	.text.HAL_I2C_ListenCpltCallback,"ax",%progbits
 8075              		.align	1
 8076              		.weak	HAL_I2C_ListenCpltCallback
 8077              		.syntax unified
 8078              		.thumb
 8079              		.thumb_func
 8080              		.fpu fpv4-sp-d16
 8082              	HAL_I2C_ListenCpltCallback:
 8083              	.LFB164:
4465:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Prevent unused argument(s) compilation warning */
 8084              		.loc 1 4465 0
 8085              		.cfi_startproc
 8086              		@ args = 0, pretend = 0, frame = 0
 8087              		@ frame_needed = 0, uses_anonymous_args = 0
 8088              		@ link register save eliminated.
 8089              	.LVL676:
 8090 0000 7047     		bx	lr
 8091              		.cfi_endproc
 8092              	.LFE164:
 8094              		.section	.text.I2C_ITListenCplt,"ax",%progbits
ARM GAS  /tmp/ccpQQaSN.s 			page 280


 8095              		.align	1
 8096              		.syntax unified
 8097              		.thumb
 8098              		.thumb_func
 8099              		.fpu fpv4-sp-d16
 8101              	I2C_ITListenCplt:
 8102              	.LFB183:
5682:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Reset handle parameters */
 8103              		.loc 1 5682 0
 8104              		.cfi_startproc
 8105              		@ args = 0, pretend = 0, frame = 0
 8106              		@ frame_needed = 0, uses_anonymous_args = 0
 8107              	.LVL677:
5682:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Reset handle parameters */
 8108              		.loc 1 5682 0
 8109 0000 10B5     		push	{r4, lr}
 8110              	.LCFI118:
 8111              		.cfi_def_cfa_offset 8
 8112              		.cfi_offset 4, -8
 8113              		.cfi_offset 14, -4
 8114 0002 0446     		mov	r4, r0
5684:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   hi2c->PreviousState = I2C_STATE_NONE;
 8115              		.loc 1 5684 0
 8116 0004 174B     		ldr	r3, .L705
 8117 0006 C362     		str	r3, [r0, #44]
5685:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   hi2c->State = HAL_I2C_STATE_READY;
 8118              		.loc 1 5685 0
 8119 0008 0023     		movs	r3, #0
 8120 000a 0363     		str	r3, [r0, #48]
5686:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   hi2c->Mode = HAL_I2C_MODE_NONE;
 8121              		.loc 1 5686 0
 8122 000c 2022     		movs	r2, #32
 8123 000e 80F84120 		strb	r2, [r0, #65]
5687:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   hi2c->XferISR = NULL;
 8124              		.loc 1 5687 0
 8125 0012 80F84230 		strb	r3, [r0, #66]
5688:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8126              		.loc 1 5688 0
 8127 0016 4363     		str	r3, [r0, #52]
5691:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 8128              		.loc 1 5691 0
 8129 0018 11F0040F 		tst	r1, #4
 8130 001c 13D0     		beq	.L703
5694:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8131              		.loc 1 5694 0
 8132 001e 436A     		ldr	r3, [r0, #36]
 8133 0020 0268     		ldr	r2, [r0]
 8134 0022 526A     		ldr	r2, [r2, #36]
 8135 0024 1A70     		strb	r2, [r3]
5697:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8136              		.loc 1 5697 0
 8137 0026 436A     		ldr	r3, [r0, #36]
 8138 0028 0133     		adds	r3, r3, #1
 8139 002a 4362     		str	r3, [r0, #36]
5699:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 8140              		.loc 1 5699 0
 8141 002c 038D     		ldrh	r3, [r0, #40]
ARM GAS  /tmp/ccpQQaSN.s 			page 281


 8142 002e 53B1     		cbz	r3, .L703
5701:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferCount--;
 8143              		.loc 1 5701 0
 8144 0030 013B     		subs	r3, r3, #1
 8145 0032 0385     		strh	r3, [r0, #40]	@ movhi
5702:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8146              		.loc 1 5702 0
 8147 0034 438D     		ldrh	r3, [r0, #42]
 8148 0036 9BB2     		uxth	r3, r3
 8149 0038 013B     		subs	r3, r3, #1
 8150 003a 9BB2     		uxth	r3, r3
 8151 003c 4385     		strh	r3, [r0, #42]	@ movhi
5705:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 8152              		.loc 1 5705 0
 8153 003e 436C     		ldr	r3, [r0, #68]
 8154 0040 43F00403 		orr	r3, r3, #4
 8155 0044 4364     		str	r3, [r0, #68]
 8156              	.L703:
5710:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8157              		.loc 1 5710 0
 8158 0046 0721     		movs	r1, #7
 8159              	.LVL678:
 8160 0048 2046     		mov	r0, r4
 8161              	.LVL679:
 8162 004a FFF7FEFF 		bl	I2C_Disable_IRQ
 8163              	.LVL680:
5713:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8164              		.loc 1 5713 0
 8165 004e 2368     		ldr	r3, [r4]
 8166 0050 1022     		movs	r2, #16
 8167 0052 DA61     		str	r2, [r3, #28]
5716:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8168              		.loc 1 5716 0
 8169 0054 0023     		movs	r3, #0
 8170 0056 84F84030 		strb	r3, [r4, #64]
5722:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
 8171              		.loc 1 5722 0
 8172 005a 2046     		mov	r0, r4
 8173 005c FFF7FEFF 		bl	HAL_I2C_ListenCpltCallback
 8174              	.LVL681:
 8175 0060 10BD     		pop	{r4, pc}
 8176              	.LVL682:
 8177              	.L706:
 8178 0062 00BF     		.align	2
 8179              	.L705:
 8180 0064 0000FFFF 		.word	-65536
 8181              		.cfi_endproc
 8182              	.LFE183:
 8184              		.section	.text.HAL_I2C_MemTxCpltCallback,"ax",%progbits
 8185              		.align	1
 8186              		.weak	HAL_I2C_MemTxCpltCallback
 8187              		.syntax unified
 8188              		.thumb
 8189              		.thumb_func
 8190              		.fpu fpv4-sp-d16
 8192              	HAL_I2C_MemTxCpltCallback:
 8193              	.LFB165:
ARM GAS  /tmp/ccpQQaSN.s 			page 282


4481:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Prevent unused argument(s) compilation warning */
 8194              		.loc 1 4481 0
 8195              		.cfi_startproc
 8196              		@ args = 0, pretend = 0, frame = 0
 8197              		@ frame_needed = 0, uses_anonymous_args = 0
 8198              		@ link register save eliminated.
 8199              	.LVL683:
 8200 0000 7047     		bx	lr
 8201              		.cfi_endproc
 8202              	.LFE165:
 8204              		.section	.text.HAL_I2C_MemRxCpltCallback,"ax",%progbits
 8205              		.align	1
 8206              		.weak	HAL_I2C_MemRxCpltCallback
 8207              		.syntax unified
 8208              		.thumb
 8209              		.thumb_func
 8210              		.fpu fpv4-sp-d16
 8212              	HAL_I2C_MemRxCpltCallback:
 8213              	.LFB166:
4497:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Prevent unused argument(s) compilation warning */
 8214              		.loc 1 4497 0
 8215              		.cfi_startproc
 8216              		@ args = 0, pretend = 0, frame = 0
 8217              		@ frame_needed = 0, uses_anonymous_args = 0
 8218              		@ link register save eliminated.
 8219              	.LVL684:
 8220 0000 7047     		bx	lr
 8221              		.cfi_endproc
 8222              	.LFE166:
 8224              		.section	.text.HAL_I2C_ErrorCallback,"ax",%progbits
 8225              		.align	1
 8226              		.weak	HAL_I2C_ErrorCallback
 8227              		.syntax unified
 8228              		.thumb
 8229              		.thumb_func
 8230              		.fpu fpv4-sp-d16
 8232              	HAL_I2C_ErrorCallback:
 8233              	.LFB167:
4513:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Prevent unused argument(s) compilation warning */
 8234              		.loc 1 4513 0
 8235              		.cfi_startproc
 8236              		@ args = 0, pretend = 0, frame = 0
 8237              		@ frame_needed = 0, uses_anonymous_args = 0
 8238              		@ link register save eliminated.
 8239              	.LVL685:
 8240 0000 7047     		bx	lr
 8241              		.cfi_endproc
 8242              	.LFE167:
 8244              		.section	.text.HAL_I2C_AbortCpltCallback,"ax",%progbits
 8245              		.align	1
 8246              		.weak	HAL_I2C_AbortCpltCallback
 8247              		.syntax unified
 8248              		.thumb
 8249              		.thumb_func
 8250              		.fpu fpv4-sp-d16
 8252              	HAL_I2C_AbortCpltCallback:
 8253              	.LFB168:
ARM GAS  /tmp/ccpQQaSN.s 			page 283


4529:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Prevent unused argument(s) compilation warning */
 8254              		.loc 1 4529 0
 8255              		.cfi_startproc
 8256              		@ args = 0, pretend = 0, frame = 0
 8257              		@ frame_needed = 0, uses_anonymous_args = 0
 8258              		@ link register save eliminated.
 8259              	.LVL686:
 8260 0000 7047     		bx	lr
 8261              		.cfi_endproc
 8262              	.LFE168:
 8264              		.section	.text.I2C_ITError,"ax",%progbits
 8265              		.align	1
 8266              		.syntax unified
 8267              		.thumb
 8268              		.thumb_func
 8269              		.fpu fpv4-sp-d16
 8271              	I2C_ITError:
 8272              	.LFB184:
5733:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8273              		.loc 1 5733 0
 8274              		.cfi_startproc
 8275              		@ args = 0, pretend = 0, frame = 0
 8276              		@ frame_needed = 0, uses_anonymous_args = 0
 8277              	.LVL687:
5733:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8278              		.loc 1 5733 0
 8279 0000 10B5     		push	{r4, lr}
 8280              	.LCFI119:
 8281              		.cfi_def_cfa_offset 8
 8282              		.cfi_offset 4, -8
 8283              		.cfi_offset 14, -4
 8284 0002 0446     		mov	r4, r0
5734:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8285              		.loc 1 5734 0
 8286 0004 90F84130 		ldrb	r3, [r0, #65]	@ zero_extendqisi2
 8287              	.LVL688:
5737:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8288              		.loc 1 5737 0
 8289 0008 0022     		movs	r2, #0
 8290 000a 80F84220 		strb	r2, [r0, #66]
5738:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   hi2c->XferCount     = 0U;
 8291              		.loc 1 5738 0
 8292 000e 3648     		ldr	r0, .L722
 8293              	.LVL689:
 8294 0010 E062     		str	r0, [r4, #44]
5739:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8295              		.loc 1 5739 0
 8296 0012 6285     		strh	r2, [r4, #42]	@ movhi
5742:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8297              		.loc 1 5742 0
 8298 0014 626C     		ldr	r2, [r4, #68]
 8299 0016 1143     		orrs	r1, r1, r2
 8300              	.LVL690:
 8301 0018 6164     		str	r1, [r4, #68]
5746:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8302              		.loc 1 5746 0
 8303 001a 283B     		subs	r3, r3, #40
ARM GAS  /tmp/ccpQQaSN.s 			page 284


 8304              	.LVL691:
 8305 001c DBB2     		uxtb	r3, r3
5745:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8306              		.loc 1 5745 0
 8307 001e 022B     		cmp	r3, #2
 8308 0020 1FD8     		bhi	.L712
5750:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8309              		.loc 1 5750 0
 8310 0022 0321     		movs	r1, #3
 8311 0024 2046     		mov	r0, r4
 8312 0026 FFF7FEFF 		bl	I2C_Disable_IRQ
 8313              	.LVL692:
5753:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->PreviousState = I2C_STATE_NONE;
 8314              		.loc 1 5753 0
 8315 002a 2823     		movs	r3, #40
 8316 002c 84F84130 		strb	r3, [r4, #65]
5754:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR       = I2C_Slave_ISR_IT;
 8317              		.loc 1 5754 0
 8318 0030 0023     		movs	r3, #0
 8319 0032 2363     		str	r3, [r4, #48]
5755:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 8320              		.loc 1 5755 0
 8321 0034 2D4B     		ldr	r3, .L722+4
 8322 0036 6363     		str	r3, [r4, #52]
 8323              	.L713:
5774:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 8324              		.loc 1 5774 0
 8325 0038 2368     		ldr	r3, [r4]
 8326 003a 1A68     		ldr	r2, [r3]
 8327 003c 12F4804F 		tst	r2, #16384
 8328 0040 23D0     		beq	.L715
5776:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8329              		.loc 1 5776 0
 8330 0042 1A68     		ldr	r2, [r3]
 8331 0044 22F48042 		bic	r2, r2, #16384
 8332 0048 1A60     		str	r2, [r3]
5778:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 8333              		.loc 1 5778 0
 8334 004a A36B     		ldr	r3, [r4, #56]
 8335 004c 43B1     		cbz	r3, .L711
5782:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8336              		.loc 1 5782 0
 8337 004e 284A     		ldr	r2, .L722+8
 8338 0050 9A63     		str	r2, [r3, #56]
5785:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8339              		.loc 1 5785 0
 8340 0052 0023     		movs	r3, #0
 8341 0054 84F84030 		strb	r3, [r4, #64]
5788:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 8342              		.loc 1 5788 0
 8343 0058 A06B     		ldr	r0, [r4, #56]
 8344 005a FFF7FEFF 		bl	HAL_DMA_Abort_IT
 8345              	.LVL693:
 8346 005e 80B9     		cbnz	r0, .L720
 8347              	.L711:
 8348 0060 10BD     		pop	{r4, pc}
 8349              	.LVL694:
ARM GAS  /tmp/ccpQQaSN.s 			page 285


 8350              	.L712:
5760:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8351              		.loc 1 5760 0
 8352 0062 0721     		movs	r1, #7
 8353 0064 2046     		mov	r0, r4
 8354 0066 FFF7FEFF 		bl	I2C_Disable_IRQ
 8355              	.LVL695:
5764:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 8356              		.loc 1 5764 0
 8357 006a 94F84130 		ldrb	r3, [r4, #65]	@ zero_extendqisi2
 8358 006e DBB2     		uxtb	r3, r3
 8359 0070 602B     		cmp	r3, #96
 8360 0072 02D0     		beq	.L714
5767:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 8361              		.loc 1 5767 0
 8362 0074 2023     		movs	r3, #32
 8363 0076 84F84130 		strb	r3, [r4, #65]
 8364              	.L714:
5769:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR       = NULL;
 8365              		.loc 1 5769 0
 8366 007a 0023     		movs	r3, #0
 8367 007c 2363     		str	r3, [r4, #48]
5770:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 8368              		.loc 1 5770 0
 8369 007e 6363     		str	r3, [r4, #52]
 8370 0080 DAE7     		b	.L713
 8371              	.L720:
5791:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
 8372              		.loc 1 5791 0
 8373 0082 A06B     		ldr	r0, [r4, #56]
 8374 0084 836B     		ldr	r3, [r0, #56]
 8375 0086 9847     		blx	r3
 8376              	.LVL696:
 8377 0088 10BD     		pop	{r4, pc}
 8378              	.LVL697:
 8379              	.L715:
5796:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 8380              		.loc 1 5796 0
 8381 008a 1A68     		ldr	r2, [r3]
 8382 008c 12F4004F 		tst	r2, #32768
 8383 0090 14D0     		beq	.L717
5798:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8384              		.loc 1 5798 0
 8385 0092 1A68     		ldr	r2, [r3]
 8386 0094 22F40042 		bic	r2, r2, #32768
 8387 0098 1A60     		str	r2, [r3]
5800:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 8388              		.loc 1 5800 0
 8389 009a E36B     		ldr	r3, [r4, #60]
 8390 009c 002B     		cmp	r3, #0
 8391 009e DFD0     		beq	.L711
5804:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8392              		.loc 1 5804 0
 8393 00a0 134A     		ldr	r2, .L722+8
 8394 00a2 9A63     		str	r2, [r3, #56]
5807:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8395              		.loc 1 5807 0
ARM GAS  /tmp/ccpQQaSN.s 			page 286


 8396 00a4 0023     		movs	r3, #0
 8397 00a6 84F84030 		strb	r3, [r4, #64]
5810:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 8398              		.loc 1 5810 0
 8399 00aa E06B     		ldr	r0, [r4, #60]
 8400 00ac FFF7FEFF 		bl	HAL_DMA_Abort_IT
 8401              	.LVL698:
 8402 00b0 0028     		cmp	r0, #0
 8403 00b2 D5D0     		beq	.L711
5813:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
 8404              		.loc 1 5813 0
 8405 00b4 E06B     		ldr	r0, [r4, #60]
 8406 00b6 836B     		ldr	r3, [r0, #56]
 8407 00b8 9847     		blx	r3
 8408              	.LVL699:
 8409 00ba 10BD     		pop	{r4, pc}
 8410              	.LVL700:
 8411              	.L717:
5817:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 8412              		.loc 1 5817 0
 8413 00bc 94F84130 		ldrb	r3, [r4, #65]	@ zero_extendqisi2
 8414 00c0 DBB2     		uxtb	r3, r3
 8415 00c2 602B     		cmp	r3, #96
 8416 00c4 06D0     		beq	.L721
5834:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8417              		.loc 1 5834 0
 8418 00c6 0023     		movs	r3, #0
 8419 00c8 84F84030 		strb	r3, [r4, #64]
5840:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
 8420              		.loc 1 5840 0
 8421 00cc 2046     		mov	r0, r4
 8422 00ce FFF7FEFF 		bl	HAL_I2C_ErrorCallback
 8423              	.LVL701:
5843:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8424              		.loc 1 5843 0
 8425 00d2 C5E7     		b	.L711
 8426              	.L721:
5819:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8427              		.loc 1 5819 0
 8428 00d4 2023     		movs	r3, #32
 8429 00d6 84F84130 		strb	r3, [r4, #65]
5822:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8430              		.loc 1 5822 0
 8431 00da 0023     		movs	r3, #0
 8432 00dc 84F84030 		strb	r3, [r4, #64]
5828:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
 8433              		.loc 1 5828 0
 8434 00e0 2046     		mov	r0, r4
 8435 00e2 FFF7FEFF 		bl	HAL_I2C_AbortCpltCallback
 8436              	.LVL702:
 8437 00e6 10BD     		pop	{r4, pc}
 8438              	.LVL703:
 8439              	.L723:
 8440              		.align	2
 8441              	.L722:
 8442 00e8 0000FFFF 		.word	-65536
 8443 00ec 00000000 		.word	I2C_Slave_ISR_IT
ARM GAS  /tmp/ccpQQaSN.s 			page 287


 8444 00f0 00000000 		.word	I2C_DMAAbort
 8445              		.cfi_endproc
 8446              	.LFE184:
 8448              		.section	.text.I2C_ITSlaveCplt,"ax",%progbits
 8449              		.align	1
 8450              		.syntax unified
 8451              		.thumb
 8452              		.thumb_func
 8453              		.fpu fpv4-sp-d16
 8455              	I2C_ITSlaveCplt:
 8456              	.LFB182:
5549:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8457              		.loc 1 5549 0
 8458              		.cfi_startproc
 8459              		@ args = 0, pretend = 0, frame = 0
 8460              		@ frame_needed = 0, uses_anonymous_args = 0
 8461              	.LVL704:
 8462 0000 70B5     		push	{r4, r5, r6, lr}
 8463              	.LCFI120:
 8464              		.cfi_def_cfa_offset 16
 8465              		.cfi_offset 4, -16
 8466              		.cfi_offset 5, -12
 8467              		.cfi_offset 6, -8
 8468              		.cfi_offset 14, -4
 8469 0002 0446     		mov	r4, r0
 8470 0004 0D46     		mov	r5, r1
5550:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8471              		.loc 1 5550 0
 8472 0006 0368     		ldr	r3, [r0]
 8473 0008 1E68     		ldr	r6, [r3]
 8474              	.LVL705:
5553:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8475              		.loc 1 5553 0
 8476 000a 2022     		movs	r2, #32
 8477 000c DA61     		str	r2, [r3, #28]
5556:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8478              		.loc 1 5556 0
 8479 000e 0368     		ldr	r3, [r0]
 8480 0010 0822     		movs	r2, #8
 8481 0012 DA61     		str	r2, [r3, #28]
5559:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8482              		.loc 1 5559 0
 8483 0014 0721     		movs	r1, #7
 8484              	.LVL706:
 8485 0016 FFF7FEFF 		bl	I2C_Disable_IRQ
 8486              	.LVL707:
5562:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8487              		.loc 1 5562 0
 8488 001a 2268     		ldr	r2, [r4]
 8489 001c 5368     		ldr	r3, [r2, #4]
 8490 001e 43F40043 		orr	r3, r3, #32768
 8491 0022 5360     		str	r3, [r2, #4]
5565:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8492              		.loc 1 5565 0
 8493 0024 2268     		ldr	r2, [r4]
 8494 0026 5368     		ldr	r3, [r2, #4]
 8495 0028 23F0FF73 		bic	r3, r3, #33423360
ARM GAS  /tmp/ccpQQaSN.s 			page 288


 8496 002c 23F48B33 		bic	r3, r3, #71168
 8497 0030 23F4FF73 		bic	r3, r3, #510
 8498 0034 23F00103 		bic	r3, r3, #1
 8499 0038 5360     		str	r3, [r2, #4]
5568:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8500              		.loc 1 5568 0
 8501 003a 2046     		mov	r0, r4
 8502 003c FFF7FEFF 		bl	I2C_Flush_TXDR
 8503              	.LVL708:
5571:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 8504              		.loc 1 5571 0
 8505 0040 16F4804F 		tst	r6, #16384
 8506 0044 39D0     		beq	.L725
5573:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 8507              		.loc 1 5573 0
 8508 0046 A36B     		ldr	r3, [r4, #56]
 8509 0048 1BB1     		cbz	r3, .L726
5575:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 8510              		.loc 1 5575 0
 8511 004a 1B68     		ldr	r3, [r3]
 8512 004c 5B68     		ldr	r3, [r3, #4]
 8513 004e 9BB2     		uxth	r3, r3
 8514 0050 6385     		strh	r3, [r4, #42]	@ movhi
 8515              	.L726:
5591:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 8516              		.loc 1 5591 0
 8517 0052 15F0040F 		tst	r5, #4
 8518 0056 0FD0     		beq	.L727
5594:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8519              		.loc 1 5594 0
 8520 0058 636A     		ldr	r3, [r4, #36]
 8521 005a 2268     		ldr	r2, [r4]
 8522 005c 526A     		ldr	r2, [r2, #36]
 8523 005e 1A70     		strb	r2, [r3]
5597:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8524              		.loc 1 5597 0
 8525 0060 636A     		ldr	r3, [r4, #36]
 8526 0062 0133     		adds	r3, r3, #1
 8527 0064 6362     		str	r3, [r4, #36]
5599:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 8528              		.loc 1 5599 0
 8529 0066 238D     		ldrh	r3, [r4, #40]
 8530 0068 33B1     		cbz	r3, .L727
5601:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferCount--;
 8531              		.loc 1 5601 0
 8532 006a 013B     		subs	r3, r3, #1
 8533 006c 2385     		strh	r3, [r4, #40]	@ movhi
5602:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 8534              		.loc 1 5602 0
 8535 006e 638D     		ldrh	r3, [r4, #42]
 8536 0070 9BB2     		uxth	r3, r3
 8537 0072 013B     		subs	r3, r3, #1
 8538 0074 9BB2     		uxth	r3, r3
 8539 0076 6385     		strh	r3, [r4, #42]	@ movhi
 8540              	.L727:
5607:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 8541              		.loc 1 5607 0
ARM GAS  /tmp/ccpQQaSN.s 			page 289


 8542 0078 638D     		ldrh	r3, [r4, #42]
 8543 007a 9BB2     		uxth	r3, r3
 8544 007c 1BB1     		cbz	r3, .L728
5610:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 8545              		.loc 1 5610 0
 8546 007e 636C     		ldr	r3, [r4, #68]
 8547 0080 43F00403 		orr	r3, r3, #4
 8548 0084 6364     		str	r3, [r4, #68]
 8549              	.L728:
5613:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   hi2c->Mode = HAL_I2C_MODE_NONE;
 8550              		.loc 1 5613 0
 8551 0086 0023     		movs	r3, #0
 8552 0088 2363     		str	r3, [r4, #48]
5614:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   hi2c->XferISR = NULL;
 8553              		.loc 1 5614 0
 8554 008a 84F84230 		strb	r3, [r4, #66]
5615:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8555              		.loc 1 5615 0
 8556 008e 6363     		str	r3, [r4, #52]
5617:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 8557              		.loc 1 5617 0
 8558 0090 636C     		ldr	r3, [r4, #68]
 8559 0092 EBB9     		cbnz	r3, .L734
5629:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 8560              		.loc 1 5629 0
 8561 0094 E36A     		ldr	r3, [r4, #44]
 8562 0096 13F5803F 		cmn	r3, #65536
 8563 009a 27D1     		bne	.L735
5645:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 8564              		.loc 1 5645 0
 8565 009c 94F84130 		ldrb	r3, [r4, #65]	@ zero_extendqisi2
 8566 00a0 DBB2     		uxtb	r3, r3
 8567 00a2 222B     		cmp	r3, #34
 8568 00a4 2ED0     		beq	.L736
5661:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8569              		.loc 1 5661 0
 8570 00a6 2023     		movs	r3, #32
 8571 00a8 84F84130 		strb	r3, [r4, #65]
5664:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8572              		.loc 1 5664 0
 8573 00ac 0023     		movs	r3, #0
 8574 00ae 84F84030 		strb	r3, [r4, #64]
5670:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
 8575              		.loc 1 5670 0
 8576 00b2 2046     		mov	r0, r4
 8577 00b4 FFF7FEFF 		bl	HAL_I2C_SlaveTxCpltCallback
 8578              	.LVL709:
 8579              	.L724:
 8580 00b8 70BD     		pop	{r4, r5, r6, pc}
 8581              	.LVL710:
 8582              	.L725:
5578:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 8583              		.loc 1 5578 0
 8584 00ba 16F4004F 		tst	r6, #32768
 8585 00be C8D0     		beq	.L726
5580:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 8586              		.loc 1 5580 0
ARM GAS  /tmp/ccpQQaSN.s 			page 290


 8587 00c0 E36B     		ldr	r3, [r4, #60]
 8588 00c2 002B     		cmp	r3, #0
 8589 00c4 C5D0     		beq	.L726
5582:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 8590              		.loc 1 5582 0
 8591 00c6 1B68     		ldr	r3, [r3]
 8592 00c8 5B68     		ldr	r3, [r3, #4]
 8593 00ca 9BB2     		uxth	r3, r3
 8594 00cc 6385     		strh	r3, [r4, #42]	@ movhi
 8595 00ce C0E7     		b	.L726
 8596              	.L734:
5620:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8597              		.loc 1 5620 0
 8598 00d0 616C     		ldr	r1, [r4, #68]
 8599 00d2 2046     		mov	r0, r4
 8600 00d4 FFF7FEFF 		bl	I2C_ITError
 8601              	.LVL711:
5623:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 8602              		.loc 1 5623 0
 8603 00d8 94F84130 		ldrb	r3, [r4, #65]	@ zero_extendqisi2
 8604 00dc DBB2     		uxtb	r3, r3
 8605 00de 282B     		cmp	r3, #40
 8606 00e0 EAD1     		bne	.L724
5626:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 8607              		.loc 1 5626 0
 8608 00e2 2946     		mov	r1, r5
 8609 00e4 2046     		mov	r0, r4
 8610 00e6 FFF7FEFF 		bl	I2C_ITListenCplt
 8611              	.LVL712:
 8612 00ea 70BD     		pop	{r4, r5, r6, pc}
 8613              	.LVL713:
 8614              	.L735:
5631:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->State = HAL_I2C_STATE_READY;
 8615              		.loc 1 5631 0
 8616 00ec 0A4B     		ldr	r3, .L737
 8617 00ee E362     		str	r3, [r4, #44]
5632:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8618              		.loc 1 5632 0
 8619 00f0 2023     		movs	r3, #32
 8620 00f2 84F84130 		strb	r3, [r4, #65]
5635:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8621              		.loc 1 5635 0
 8622 00f6 0023     		movs	r3, #0
 8623 00f8 84F84030 		strb	r3, [r4, #64]
5641:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
 8624              		.loc 1 5641 0
 8625 00fc 2046     		mov	r0, r4
 8626 00fe FFF7FEFF 		bl	HAL_I2C_ListenCpltCallback
 8627              	.LVL714:
 8628 0102 70BD     		pop	{r4, r5, r6, pc}
 8629              	.LVL715:
 8630              	.L736:
5647:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8631              		.loc 1 5647 0
 8632 0104 2023     		movs	r3, #32
 8633 0106 84F84130 		strb	r3, [r4, #65]
5650:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
ARM GAS  /tmp/ccpQQaSN.s 			page 291


 8634              		.loc 1 5650 0
 8635 010a 0023     		movs	r3, #0
 8636 010c 84F84030 		strb	r3, [r4, #64]
5656:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
 8637              		.loc 1 5656 0
 8638 0110 2046     		mov	r0, r4
 8639 0112 FFF7FEFF 		bl	HAL_I2C_SlaveRxCpltCallback
 8640              	.LVL716:
 8641 0116 70BD     		pop	{r4, r5, r6, pc}
 8642              	.LVL717:
 8643              	.L738:
 8644              		.align	2
 8645              	.L737:
 8646 0118 0000FFFF 		.word	-65536
 8647              		.cfi_endproc
 8648              	.LFE182:
 8650              		.section	.text.I2C_Slave_ISR_IT,"ax",%progbits
 8651              		.align	1
 8652              		.syntax unified
 8653              		.thumb
 8654              		.thumb_func
 8655              		.fpu fpv4-sp-d16
 8657              	I2C_Slave_ISR_IT:
 8658              	.LFB173:
4745:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t tmpoptions = hi2c->XferOptions;
 8659              		.loc 1 4745 0
 8660              		.cfi_startproc
 8661              		@ args = 0, pretend = 0, frame = 0
 8662              		@ frame_needed = 0, uses_anonymous_args = 0
 8663              	.LVL718:
 8664 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 8665              	.LCFI121:
 8666              		.cfi_def_cfa_offset 24
 8667              		.cfi_offset 3, -24
 8668              		.cfi_offset 4, -20
 8669              		.cfi_offset 5, -16
 8670              		.cfi_offset 6, -12
 8671              		.cfi_offset 7, -8
 8672              		.cfi_offset 14, -4
4746:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8673              		.loc 1 4746 0
 8674 0002 C76A     		ldr	r7, [r0, #44]
 8675              	.LVL719:
4749:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8676              		.loc 1 4749 0
 8677 0004 90F84030 		ldrb	r3, [r0, #64]	@ zero_extendqisi2
 8678 0008 012B     		cmp	r3, #1
 8679 000a 00F09E80 		beq	.L753
 8680 000e 1646     		mov	r6, r2
 8681 0010 0D46     		mov	r5, r1
 8682 0012 0446     		mov	r4, r0
4749:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8683              		.loc 1 4749 0 is_stmt 0 discriminator 2
 8684 0014 0123     		movs	r3, #1
 8685 0016 80F84030 		strb	r3, [r0, #64]
4751:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 8686              		.loc 1 4751 0 is_stmt 1 discriminator 2
ARM GAS  /tmp/ccpQQaSN.s 			page 292


 8687 001a 11F0100F 		tst	r1, #16
 8688 001e 3FD0     		beq	.L741
4751:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 8689              		.loc 1 4751 0 is_stmt 0 discriminator 1
 8690 0020 12F0100F 		tst	r2, #16
 8691 0024 3CD0     		beq	.L741
4757:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 8692              		.loc 1 4757 0 is_stmt 1
 8693 0026 438D     		ldrh	r3, [r0, #42]
 8694 0028 9BB2     		uxth	r3, r3
 8695 002a 4BBB     		cbnz	r3, .L742
4759:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 8696              		.loc 1 4759 0
 8697 002c 90F84130 		ldrb	r3, [r0, #65]	@ zero_extendqisi2
 8698 0030 DBB2     		uxtb	r3, r3
 8699 0032 282B     		cmp	r3, #40
 8700 0034 11D0     		beq	.L755
 8701              	.L743:
4764:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 8702              		.loc 1 4764 0
 8703 0036 94F84130 		ldrb	r3, [r4, #65]	@ zero_extendqisi2
 8704 003a DBB2     		uxtb	r3, r3
 8705 003c 292B     		cmp	r3, #41
 8706 003e 12D0     		beq	.L756
 8707              	.L745:
4779:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
 8708              		.loc 1 4779 0
 8709 0040 2368     		ldr	r3, [r4]
 8710 0042 1022     		movs	r2, #16
 8711              	.LVL720:
 8712 0044 DA61     		str	r2, [r3, #28]
 8713              	.LVL721:
 8714              	.L744:
4856:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 8715              		.loc 1 4856 0
 8716 0046 15F0200F 		tst	r5, #32
 8717 004a 02D0     		beq	.L752
4856:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 8718              		.loc 1 4856 0 is_stmt 0 discriminator 1
 8719 004c 16F0200F 		tst	r6, #32
 8720 0050 76D1     		bne	.L757
 8721              	.L752:
4863:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8722              		.loc 1 4863 0 is_stmt 1
 8723 0052 0020     		movs	r0, #0
 8724 0054 84F84000 		strb	r0, [r4, #64]
4865:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
 8725              		.loc 1 4865 0
 8726 0058 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 8727              	.LVL722:
 8728              	.L755:
4759:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 8729              		.loc 1 4759 0 discriminator 1
 8730 005a B7F1007F 		cmp	r7, #33554432
 8731 005e EAD1     		bne	.L743
4762:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
 8732              		.loc 1 4762 0
ARM GAS  /tmp/ccpQQaSN.s 			page 293


 8733 0060 FFF7FEFF 		bl	I2C_ITListenCplt
 8734              	.LVL723:
 8735 0064 EFE7     		b	.L744
 8736              	.LVL724:
 8737              	.L756:
4764:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 8738              		.loc 1 4764 0 discriminator 1
 8739 0066 17F5803F 		cmn	r7, #65536
 8740 006a E9D0     		beq	.L745
4767:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8741              		.loc 1 4767 0
 8742 006c 2368     		ldr	r3, [r4]
 8743 006e 1022     		movs	r2, #16
 8744              	.LVL725:
 8745 0070 DA61     		str	r2, [r3, #28]
4770:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8746              		.loc 1 4770 0
 8747 0072 2046     		mov	r0, r4
 8748              	.LVL726:
 8749 0074 FFF7FEFF 		bl	I2C_Flush_TXDR
 8750              	.LVL727:
4774:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
 8751              		.loc 1 4774 0
 8752 0078 2046     		mov	r0, r4
 8753 007a FFF7FEFF 		bl	I2C_ITSlaveSequentialCplt
 8754              	.LVL728:
 8755 007e E2E7     		b	.L744
 8756              	.LVL729:
 8757              	.L742:
4786:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8758              		.loc 1 4786 0
 8759 0080 0368     		ldr	r3, [r0]
 8760 0082 1022     		movs	r2, #16
 8761              	.LVL730:
 8762 0084 DA61     		str	r2, [r3, #28]
4789:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8763              		.loc 1 4789 0
 8764 0086 436C     		ldr	r3, [r0, #68]
 8765 0088 43F00403 		orr	r3, r3, #4
 8766 008c 4364     		str	r3, [r0, #68]
4791:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 8767              		.loc 1 4791 0
 8768 008e 17B1     		cbz	r7, .L746
4791:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 8769              		.loc 1 4791 0 is_stmt 0 discriminator 1
 8770 0090 B7F1807F 		cmp	r7, #16777216
 8771 0094 D7D1     		bne	.L744
 8772              	.L746:
4794:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
 8773              		.loc 1 4794 0 is_stmt 1
 8774 0096 616C     		ldr	r1, [r4, #68]
 8775              	.LVL731:
 8776 0098 2046     		mov	r0, r4
 8777              	.LVL732:
 8778 009a FFF7FEFF 		bl	I2C_ITError
 8779              	.LVL733:
 8780 009e D2E7     		b	.L744
ARM GAS  /tmp/ccpQQaSN.s 			page 294


 8781              	.LVL734:
 8782              	.L741:
4798:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 8783              		.loc 1 4798 0
 8784 00a0 15F0040F 		tst	r5, #4
 8785 00a4 1FD0     		beq	.L747
4798:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 8786              		.loc 1 4798 0 is_stmt 0 discriminator 1
 8787 00a6 16F0040F 		tst	r6, #4
 8788 00aa 1CD0     		beq	.L747
4800:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 8789              		.loc 1 4800 0 is_stmt 1
 8790 00ac 638D     		ldrh	r3, [r4, #42]
 8791 00ae 9BB2     		uxth	r3, r3
 8792 00b0 73B1     		cbz	r3, .L748
4803:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8793              		.loc 1 4803 0
 8794 00b2 636A     		ldr	r3, [r4, #36]
 8795 00b4 2268     		ldr	r2, [r4]
 8796              	.LVL735:
 8797 00b6 526A     		ldr	r2, [r2, #36]
 8798 00b8 1A70     		strb	r2, [r3]
4806:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8799              		.loc 1 4806 0
 8800 00ba 636A     		ldr	r3, [r4, #36]
 8801 00bc 0133     		adds	r3, r3, #1
 8802 00be 6362     		str	r3, [r4, #36]
4808:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferCount--;
 8803              		.loc 1 4808 0
 8804 00c0 238D     		ldrh	r3, [r4, #40]
 8805 00c2 013B     		subs	r3, r3, #1
 8806 00c4 2385     		strh	r3, [r4, #40]	@ movhi
4809:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 8807              		.loc 1 4809 0
 8808 00c6 638D     		ldrh	r3, [r4, #42]
 8809 00c8 9BB2     		uxth	r3, r3
 8810 00ca 013B     		subs	r3, r3, #1
 8811 00cc 9BB2     		uxth	r3, r3
 8812 00ce 6385     		strh	r3, [r4, #42]	@ movhi
 8813              	.L748:
4812:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         (tmpoptions != I2C_NO_OPTION_FRAME))
 8814              		.loc 1 4812 0
 8815 00d0 638D     		ldrh	r3, [r4, #42]
 8816 00d2 9BB2     		uxth	r3, r3
 8817 00d4 002B     		cmp	r3, #0
 8818 00d6 B6D1     		bne	.L744
4812:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         (tmpoptions != I2C_NO_OPTION_FRAME))
 8819              		.loc 1 4812 0 is_stmt 0 discriminator 1
 8820 00d8 17F5803F 		cmn	r7, #65536
 8821 00dc B3D0     		beq	.L744
4816:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 8822              		.loc 1 4816 0 is_stmt 1
 8823 00de 2046     		mov	r0, r4
 8824              	.LVL736:
 8825 00e0 FFF7FEFF 		bl	I2C_ITSlaveSequentialCplt
 8826              	.LVL737:
 8827 00e4 AFE7     		b	.L744
ARM GAS  /tmp/ccpQQaSN.s 			page 295


 8828              	.LVL738:
 8829              	.L747:
4819:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 8830              		.loc 1 4819 0
 8831 00e6 15F0080F 		tst	r5, #8
 8832 00ea 02D0     		beq	.L749
4819:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 8833              		.loc 1 4819 0 is_stmt 0 discriminator 1
 8834 00ec 16F0080F 		tst	r6, #8
 8835 00f0 18D1     		bne	.L758
 8836              	.L749:
4823:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 8837              		.loc 1 4823 0 is_stmt 1
 8838 00f2 15F0020F 		tst	r5, #2
 8839 00f6 A6D0     		beq	.L744
4823:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 8840              		.loc 1 4823 0 is_stmt 0 discriminator 1
 8841 00f8 16F0020F 		tst	r6, #2
 8842 00fc A3D0     		beq	.L744
4829:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 8843              		.loc 1 4829 0 is_stmt 1
 8844 00fe 638D     		ldrh	r3, [r4, #42]
 8845 0100 9BB2     		uxth	r3, r3
 8846 0102 A3B1     		cbz	r3, .L750
4832:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8847              		.loc 1 4832 0
 8848 0104 2368     		ldr	r3, [r4]
 8849 0106 626A     		ldr	r2, [r4, #36]
 8850              	.LVL739:
 8851 0108 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 8852 010a 9A62     		str	r2, [r3, #40]
4835:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8853              		.loc 1 4835 0
 8854 010c 636A     		ldr	r3, [r4, #36]
 8855 010e 0133     		adds	r3, r3, #1
 8856 0110 6362     		str	r3, [r4, #36]
4837:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferSize--;
 8857              		.loc 1 4837 0
 8858 0112 638D     		ldrh	r3, [r4, #42]
 8859 0114 9BB2     		uxth	r3, r3
 8860 0116 013B     		subs	r3, r3, #1
 8861 0118 9BB2     		uxth	r3, r3
 8862 011a 6385     		strh	r3, [r4, #42]	@ movhi
4838:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 8863              		.loc 1 4838 0
 8864 011c 238D     		ldrh	r3, [r4, #40]
 8865 011e 013B     		subs	r3, r3, #1
 8866 0120 2385     		strh	r3, [r4, #40]	@ movhi
 8867 0122 90E7     		b	.L744
 8868              	.LVL740:
 8869              	.L758:
4821:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 8870              		.loc 1 4821 0
 8871 0124 2946     		mov	r1, r5
 8872              	.LVL741:
 8873 0126 2046     		mov	r0, r4
 8874              	.LVL742:
ARM GAS  /tmp/ccpQQaSN.s 			page 296


 8875 0128 FFF7FEFF 		bl	I2C_ITAddrCplt
 8876              	.LVL743:
 8877 012c 8BE7     		b	.L744
 8878              	.LVL744:
 8879              	.L750:
4842:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 8880              		.loc 1 4842 0
 8881 012e B7F1807F 		cmp	r7, #16777216
 8882 0132 01D0     		beq	.L751
4842:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 8883              		.loc 1 4842 0 is_stmt 0 discriminator 1
 8884 0134 002F     		cmp	r7, #0
 8885 0136 86D1     		bne	.L744
 8886              	.L751:
4846:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
 8887              		.loc 1 4846 0 is_stmt 1
 8888 0138 2046     		mov	r0, r4
 8889              	.LVL745:
 8890 013a FFF7FEFF 		bl	I2C_ITSlaveSequentialCplt
 8891              	.LVL746:
 8892 013e 82E7     		b	.L744
 8893              	.L757:
4859:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 8894              		.loc 1 4859 0
 8895 0140 2946     		mov	r1, r5
 8896 0142 2046     		mov	r0, r4
 8897 0144 FFF7FEFF 		bl	I2C_ITSlaveCplt
 8898              	.LVL747:
 8899 0148 83E7     		b	.L752
 8900              	.LVL748:
 8901              	.L753:
4749:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8902              		.loc 1 4749 0
 8903 014a 0220     		movs	r0, #2
 8904              	.LVL749:
4866:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8905              		.loc 1 4866 0
 8906 014c F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 8907              		.cfi_endproc
 8908              	.LFE173:
 8910              		.section	.text.I2C_ITMasterCplt,"ax",%progbits
 8911              		.align	1
 8912              		.syntax unified
 8913              		.thumb
 8914              		.thumb_func
 8915              		.fpu fpv4-sp-d16
 8917              	I2C_ITMasterCplt:
 8918              	.LFB181:
5430:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t tmperror;
 8919              		.loc 1 5430 0
 8920              		.cfi_startproc
 8921              		@ args = 0, pretend = 0, frame = 0
 8922              		@ frame_needed = 0, uses_anonymous_args = 0
 8923              	.LVL750:
 8924 0000 10B5     		push	{r4, lr}
 8925              	.LCFI122:
 8926              		.cfi_def_cfa_offset 8
ARM GAS  /tmp/ccpQQaSN.s 			page 297


 8927              		.cfi_offset 4, -8
 8928              		.cfi_offset 14, -4
 8929 0002 0446     		mov	r4, r0
5434:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8930              		.loc 1 5434 0
 8931 0004 0368     		ldr	r3, [r0]
 8932 0006 2022     		movs	r2, #32
 8933 0008 DA61     		str	r2, [r3, #28]
5437:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8934              		.loc 1 5437 0
 8935 000a 0268     		ldr	r2, [r0]
 8936 000c 5368     		ldr	r3, [r2, #4]
 8937 000e 23F0FF73 		bic	r3, r3, #33423360
 8938 0012 23F48B33 		bic	r3, r3, #71168
 8939 0016 23F4FF73 		bic	r3, r3, #510
 8940 001a 23F00103 		bic	r3, r3, #1
 8941 001e 5360     		str	r3, [r2, #4]
5440:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   hi2c->XferISR       = NULL;
 8942              		.loc 1 5440 0
 8943 0020 0023     		movs	r3, #0
 8944 0022 0363     		str	r3, [r0, #48]
5441:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8945              		.loc 1 5441 0
 8946 0024 4363     		str	r3, [r0, #52]
5442:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8947              		.loc 1 5442 0
 8948 0026 A3F58033 		sub	r3, r3, #65536
 8949 002a C362     		str	r3, [r0, #44]
5444:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 8950              		.loc 1 5444 0
 8951 002c 11F0100F 		tst	r1, #16
 8952 0030 06D0     		beq	.L760
5447:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8953              		.loc 1 5447 0
 8954 0032 0368     		ldr	r3, [r0]
 8955 0034 1022     		movs	r2, #16
 8956 0036 DA61     		str	r2, [r3, #28]
5450:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 8957              		.loc 1 5450 0
 8958 0038 436C     		ldr	r3, [r0, #68]
 8959 003a 43F00403 		orr	r3, r3, #4
 8960 003e 4364     		str	r3, [r0, #68]
 8961              	.L760:
5454:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8962              		.loc 1 5454 0
 8963 0040 2046     		mov	r0, r4
 8964              	.LVL751:
 8965 0042 FFF7FEFF 		bl	I2C_Flush_TXDR
 8966              	.LVL752:
5457:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8967              		.loc 1 5457 0
 8968 0046 0321     		movs	r1, #3
 8969 0048 2046     		mov	r0, r4
 8970 004a FFF7FEFF 		bl	I2C_Disable_IRQ
 8971              	.LVL753:
5460:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8972              		.loc 1 5460 0
ARM GAS  /tmp/ccpQQaSN.s 			page 298


 8973 004e 626C     		ldr	r2, [r4, #68]
 8974              	.LVL754:
5463:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 8975              		.loc 1 5463 0
 8976 0050 94F84130 		ldrb	r3, [r4, #65]	@ zero_extendqisi2
 8977 0054 DBB2     		uxtb	r3, r3
 8978 0056 602B     		cmp	r3, #96
 8979 0058 0BD0     		beq	.L761
5463:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 8980              		.loc 1 5463 0 is_stmt 0 discriminator 1
 8981 005a 52B9     		cbnz	r2, .L761
5469:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 8982              		.loc 1 5469 0 is_stmt 1
 8983 005c 94F84130 		ldrb	r3, [r4, #65]	@ zero_extendqisi2
 8984 0060 DBB2     		uxtb	r3, r3
 8985 0062 212B     		cmp	r3, #33
 8986 0064 0AD0     		beq	.L768
5503:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 8987              		.loc 1 5503 0
 8988 0066 94F84130 		ldrb	r3, [r4, #65]	@ zero_extendqisi2
 8989 006a DBB2     		uxtb	r3, r3
 8990 006c 222B     		cmp	r3, #34
 8991 006e 1FD0     		beq	.L769
 8992              	.LVL755:
 8993              	.L759:
 8994 0070 10BD     		pop	{r4, pc}
 8995              	.LVL756:
 8996              	.L761:
5466:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 8997              		.loc 1 5466 0
 8998 0072 616C     		ldr	r1, [r4, #68]
 8999 0074 2046     		mov	r0, r4
 9000 0076 FFF7FEFF 		bl	I2C_ITError
 9001              	.LVL757:
 9002 007a 10BD     		pop	{r4, pc}
 9003              	.LVL758:
 9004              	.L768:
5471:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 9005              		.loc 1 5471 0
 9006 007c 2023     		movs	r3, #32
 9007 007e 84F84130 		strb	r3, [r4, #65]
5473:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 9008              		.loc 1 5473 0
 9009 0082 94F84230 		ldrb	r3, [r4, #66]	@ zero_extendqisi2
 9010 0086 DBB2     		uxtb	r3, r3
 9011 0088 402B     		cmp	r3, #64
 9012 008a 08D0     		beq	.L770
5489:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 9013              		.loc 1 5489 0
 9014 008c 0023     		movs	r3, #0
 9015 008e 84F84230 		strb	r3, [r4, #66]
5492:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 9016              		.loc 1 5492 0
 9017 0092 84F84030 		strb	r3, [r4, #64]
5498:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
 9018              		.loc 1 5498 0
 9019 0096 2046     		mov	r0, r4
ARM GAS  /tmp/ccpQQaSN.s 			page 299


 9020 0098 FFF7FEFF 		bl	HAL_I2C_MasterTxCpltCallback
 9021              	.LVL759:
 9022 009c 10BD     		pop	{r4, pc}
 9023              	.LVL760:
 9024              	.L770:
5475:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 9025              		.loc 1 5475 0
 9026 009e 0023     		movs	r3, #0
 9027 00a0 84F84230 		strb	r3, [r4, #66]
5478:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 9028              		.loc 1 5478 0
 9029 00a4 84F84030 		strb	r3, [r4, #64]
5484:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
 9030              		.loc 1 5484 0
 9031 00a8 2046     		mov	r0, r4
 9032 00aa FFF7FEFF 		bl	HAL_I2C_MemTxCpltCallback
 9033              	.LVL761:
 9034 00ae 10BD     		pop	{r4, pc}
 9035              	.LVL762:
 9036              	.L769:
5505:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 9037              		.loc 1 5505 0
 9038 00b0 2023     		movs	r3, #32
 9039 00b2 84F84130 		strb	r3, [r4, #65]
5507:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 9040              		.loc 1 5507 0
 9041 00b6 94F84230 		ldrb	r3, [r4, #66]	@ zero_extendqisi2
 9042 00ba DBB2     		uxtb	r3, r3
 9043 00bc 402B     		cmp	r3, #64
 9044 00be 08D0     		beq	.L771
5523:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 9045              		.loc 1 5523 0
 9046 00c0 0023     		movs	r3, #0
 9047 00c2 84F84230 		strb	r3, [r4, #66]
5526:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 9048              		.loc 1 5526 0
 9049 00c6 84F84030 		strb	r3, [r4, #64]
5532:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
 9050              		.loc 1 5532 0
 9051 00ca 2046     		mov	r0, r4
 9052 00cc FFF7FEFF 		bl	HAL_I2C_MasterRxCpltCallback
 9053              	.LVL763:
5540:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 9054              		.loc 1 5540 0
 9055 00d0 CEE7     		b	.L759
 9056              	.LVL764:
 9057              	.L771:
5509:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 9058              		.loc 1 5509 0
 9059 00d2 0023     		movs	r3, #0
 9060 00d4 84F84230 		strb	r3, [r4, #66]
5512:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 9061              		.loc 1 5512 0
 9062 00d8 84F84030 		strb	r3, [r4, #64]
5518:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
 9063              		.loc 1 5518 0
 9064 00dc 2046     		mov	r0, r4
ARM GAS  /tmp/ccpQQaSN.s 			page 300


 9065 00de FFF7FEFF 		bl	HAL_I2C_MemRxCpltCallback
 9066              	.LVL765:
 9067 00e2 10BD     		pop	{r4, pc}
 9068              		.cfi_endproc
 9069              	.LFE181:
 9071              		.section	.text.I2C_Master_ISR_IT,"ax",%progbits
 9072              		.align	1
 9073              		.syntax unified
 9074              		.thumb
 9075              		.thumb_func
 9076              		.fpu fpv4-sp-d16
 9078              	I2C_Master_ISR_IT:
 9079              	.LFB172:
4612:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint16_t devaddress;
 9080              		.loc 1 4612 0
 9081              		.cfi_startproc
 9082              		@ args = 0, pretend = 0, frame = 0
 9083              		@ frame_needed = 0, uses_anonymous_args = 0
 9084              	.LVL766:
4616:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 9085              		.loc 1 4616 0
 9086 0000 90F84030 		ldrb	r3, [r0, #64]	@ zero_extendqisi2
 9087 0004 012B     		cmp	r3, #1
 9088 0006 00F0B780 		beq	.L786
4612:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint16_t devaddress;
 9089              		.loc 1 4612 0 discriminator 2
 9090 000a 70B5     		push	{r4, r5, r6, lr}
 9091              	.LCFI123:
 9092              		.cfi_def_cfa_offset 16
 9093              		.cfi_offset 4, -16
 9094              		.cfi_offset 5, -12
 9095              		.cfi_offset 6, -8
 9096              		.cfi_offset 14, -4
 9097 000c 82B0     		sub	sp, sp, #8
 9098              	.LCFI124:
 9099              		.cfi_def_cfa_offset 24
 9100 000e 1646     		mov	r6, r2
 9101 0010 0D46     		mov	r5, r1
 9102 0012 0446     		mov	r4, r0
4616:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 9103              		.loc 1 4616 0 discriminator 2
 9104 0014 0123     		movs	r3, #1
 9105 0016 80F84030 		strb	r3, [r0, #64]
4618:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 9106              		.loc 1 4618 0 discriminator 2
 9107 001a 11F0100F 		tst	r1, #16
 9108 001e 02D0     		beq	.L774
4618:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 9109              		.loc 1 4618 0 is_stmt 0 discriminator 1
 9110 0020 12F0100F 		tst	r2, #16
 9111 0024 20D1     		bne	.L791
 9112              	.L774:
4631:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 9113              		.loc 1 4631 0 is_stmt 1
 9114 0026 15F0040F 		tst	r5, #4
 9115 002a 27D0     		beq	.L776
4631:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
ARM GAS  /tmp/ccpQQaSN.s 			page 301


 9116              		.loc 1 4631 0 is_stmt 0 discriminator 1
 9117 002c 16F0040F 		tst	r6, #4
 9118 0030 24D0     		beq	.L776
4634:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 9119              		.loc 1 4634 0 is_stmt 1
 9120 0032 636A     		ldr	r3, [r4, #36]
 9121 0034 2268     		ldr	r2, [r4]
 9122              	.LVL767:
 9123 0036 526A     		ldr	r2, [r2, #36]
 9124 0038 1A70     		strb	r2, [r3]
4637:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 9125              		.loc 1 4637 0
 9126 003a 636A     		ldr	r3, [r4, #36]
 9127 003c 0133     		adds	r3, r3, #1
 9128 003e 6362     		str	r3, [r4, #36]
4639:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferCount--;
 9129              		.loc 1 4639 0
 9130 0040 238D     		ldrh	r3, [r4, #40]
 9131 0042 013B     		subs	r3, r3, #1
 9132 0044 2385     		strh	r3, [r4, #40]	@ movhi
4640:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 9133              		.loc 1 4640 0
 9134 0046 638D     		ldrh	r3, [r4, #42]
 9135 0048 9BB2     		uxth	r3, r3
 9136 004a 013B     		subs	r3, r3, #1
 9137 004c 9BB2     		uxth	r3, r3
 9138 004e 6385     		strh	r3, [r4, #42]	@ movhi
 9139              	.LVL768:
 9140              	.L775:
4724:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 9141              		.loc 1 4724 0
 9142 0050 15F0200F 		tst	r5, #32
 9143 0054 03D0     		beq	.L785
4724:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 9144              		.loc 1 4724 0 is_stmt 0 discriminator 1
 9145 0056 16F0200F 		tst	r6, #32
 9146 005a 40F08880 		bne	.L792
 9147              	.L785:
4731:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 9148              		.loc 1 4731 0 is_stmt 1
 9149 005e 0020     		movs	r0, #0
 9150 0060 84F84000 		strb	r0, [r4, #64]
4734:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 9151              		.loc 1 4734 0
 9152 0064 02B0     		add	sp, sp, #8
 9153              	.LCFI125:
 9154              		.cfi_remember_state
 9155              		.cfi_def_cfa_offset 16
 9156              		@ sp needed
 9157 0066 70BD     		pop	{r4, r5, r6, pc}
 9158              	.LVL769:
 9159              	.L791:
 9160              	.LCFI126:
 9161              		.cfi_restore_state
4621:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 9162              		.loc 1 4621 0
 9163 0068 0368     		ldr	r3, [r0]
ARM GAS  /tmp/ccpQQaSN.s 			page 302


 9164 006a 1022     		movs	r2, #16
 9165              	.LVL770:
 9166 006c DA61     		str	r2, [r3, #28]
4626:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 9167              		.loc 1 4626 0
 9168 006e 436C     		ldr	r3, [r0, #68]
 9169 0070 43F00403 		orr	r3, r3, #4
 9170 0074 4364     		str	r3, [r0, #68]
4629:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 9171              		.loc 1 4629 0
 9172 0076 FFF7FEFF 		bl	I2C_Flush_TXDR
 9173              	.LVL771:
 9174 007a E9E7     		b	.L775
 9175              	.LVL772:
 9176              	.L776:
4642:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 9177              		.loc 1 4642 0
 9178 007c 15F0020F 		tst	r5, #2
 9179 0080 12D0     		beq	.L777
4642:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 9180              		.loc 1 4642 0 is_stmt 0 discriminator 1
 9181 0082 16F0020F 		tst	r6, #2
 9182 0086 0FD0     		beq	.L777
4645:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 9183              		.loc 1 4645 0 is_stmt 1
 9184 0088 2368     		ldr	r3, [r4]
 9185 008a 626A     		ldr	r2, [r4, #36]
 9186              	.LVL773:
 9187 008c 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 9188 008e 9A62     		str	r2, [r3, #40]
4648:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 9189              		.loc 1 4648 0
 9190 0090 636A     		ldr	r3, [r4, #36]
 9191 0092 0133     		adds	r3, r3, #1
 9192 0094 6362     		str	r3, [r4, #36]
4650:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferCount--;
 9193              		.loc 1 4650 0
 9194 0096 238D     		ldrh	r3, [r4, #40]
 9195 0098 013B     		subs	r3, r3, #1
 9196 009a 2385     		strh	r3, [r4, #40]	@ movhi
4651:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 9197              		.loc 1 4651 0
 9198 009c 638D     		ldrh	r3, [r4, #42]
 9199 009e 9BB2     		uxth	r3, r3
 9200 00a0 013B     		subs	r3, r3, #1
 9201 00a2 9BB2     		uxth	r3, r3
 9202 00a4 6385     		strh	r3, [r4, #42]	@ movhi
 9203 00a6 D3E7     		b	.L775
 9204              	.LVL774:
 9205              	.L777:
4653:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 9206              		.loc 1 4653 0
 9207 00a8 15F0800F 		tst	r5, #128
 9208 00ac 3FD0     		beq	.L778
4653:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 9209              		.loc 1 4653 0 is_stmt 0 discriminator 1
 9210 00ae 16F0400F 		tst	r6, #64
ARM GAS  /tmp/ccpQQaSN.s 			page 303


 9211 00b2 3CD0     		beq	.L778
4655:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 9212              		.loc 1 4655 0 is_stmt 1
 9213 00b4 638D     		ldrh	r3, [r4, #42]
 9214 00b6 9BB2     		uxth	r3, r3
 9215 00b8 5BB3     		cbz	r3, .L779
4655:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 9216              		.loc 1 4655 0 is_stmt 0 discriminator 1
 9217 00ba 238D     		ldrh	r3, [r4, #40]
 9218 00bc 4BBB     		cbnz	r3, .L779
4657:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 9219              		.loc 1 4657 0 is_stmt 1
 9220 00be 2368     		ldr	r3, [r4]
 9221 00c0 5968     		ldr	r1, [r3, #4]
 9222              	.LVL775:
 9223 00c2 C1F30901 		ubfx	r1, r1, #0, #10
 9224              	.LVL776:
4659:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 9225              		.loc 1 4659 0
 9226 00c6 638D     		ldrh	r3, [r4, #42]
 9227 00c8 9BB2     		uxth	r3, r3
 9228 00ca FF2B     		cmp	r3, #255
 9229 00cc 0ED8     		bhi	.L793
4666:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 9230              		.loc 1 4666 0
 9231 00ce 628D     		ldrh	r2, [r4, #42]
 9232              	.LVL777:
 9233 00d0 92B2     		uxth	r2, r2
 9234 00d2 2285     		strh	r2, [r4, #40]	@ movhi
4667:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
 9235              		.loc 1 4667 0
 9236 00d4 E36A     		ldr	r3, [r4, #44]
 9237 00d6 13F5803F 		cmn	r3, #65536
 9238 00da 11D0     		beq	.L781
4669:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
 9239              		.loc 1 4669 0
 9240 00dc E36A     		ldr	r3, [r4, #44]
 9241 00de 0020     		movs	r0, #0
 9242              	.LVL778:
 9243 00e0 0090     		str	r0, [sp]
 9244 00e2 D2B2     		uxtb	r2, r2
 9245 00e4 2046     		mov	r0, r4
 9246 00e6 FFF7FEFF 		bl	I2C_TransferConfig
 9247              	.LVL779:
 9248 00ea B1E7     		b	.L775
 9249              	.LVL780:
 9250              	.L793:
4661:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_START
 9251              		.loc 1 4661 0
 9252 00ec FF22     		movs	r2, #255
 9253              	.LVL781:
 9254 00ee 2285     		strh	r2, [r4, #40]	@ movhi
4662:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
 9255              		.loc 1 4662 0
 9256 00f0 0023     		movs	r3, #0
 9257 00f2 0093     		str	r3, [sp]
 9258 00f4 4FF08073 		mov	r3, #16777216
ARM GAS  /tmp/ccpQQaSN.s 			page 304


 9259 00f8 2046     		mov	r0, r4
 9260              	.LVL782:
 9261 00fa FFF7FEFF 		bl	I2C_TransferConfig
 9262              	.LVL783:
 9263 00fe A7E7     		b	.L775
 9264              	.LVL784:
 9265              	.L781:
4673:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
 9266              		.loc 1 4673 0
 9267 0100 0023     		movs	r3, #0
 9268 0102 0093     		str	r3, [sp]
 9269 0104 4FF00073 		mov	r3, #33554432
 9270 0108 D2B2     		uxtb	r2, r2
 9271 010a 2046     		mov	r0, r4
 9272              	.LVL785:
 9273 010c FFF7FEFF 		bl	I2C_TransferConfig
 9274              	.LVL786:
 9275 0110 9EE7     		b	.L775
 9276              	.LVL787:
 9277              	.L779:
4680:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 9278              		.loc 1 4680 0
 9279 0112 2368     		ldr	r3, [r4]
 9280 0114 5B68     		ldr	r3, [r3, #4]
 9281 0116 13F0007F 		tst	r3, #33554432
 9282 011a 03D1     		bne	.L782
4683:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
 9283              		.loc 1 4683 0
 9284 011c 2046     		mov	r0, r4
 9285              	.LVL788:
 9286 011e FFF7FEFF 		bl	I2C_ITMasterSequentialCplt
 9287              	.LVL789:
 9288 0122 95E7     		b	.L775
 9289              	.LVL790:
 9290              	.L782:
4689:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
 9291              		.loc 1 4689 0
 9292 0124 4021     		movs	r1, #64
 9293              	.LVL791:
 9294 0126 2046     		mov	r0, r4
 9295              	.LVL792:
 9296 0128 FFF7FEFF 		bl	I2C_ITError
 9297              	.LVL793:
 9298 012c 90E7     		b	.L775
 9299              	.LVL794:
 9300              	.L778:
4693:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 9301              		.loc 1 4693 0
 9302 012e 15F0400F 		tst	r5, #64
 9303 0132 8DD0     		beq	.L775
4693:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 9304              		.loc 1 4693 0 is_stmt 0 discriminator 1
 9305 0134 16F0400F 		tst	r6, #64
 9306 0138 8AD0     		beq	.L775
4695:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 9307              		.loc 1 4695 0 is_stmt 1
 9308 013a 638D     		ldrh	r3, [r4, #42]
ARM GAS  /tmp/ccpQQaSN.s 			page 305


 9309 013c 9BB2     		uxth	r3, r3
 9310 013e 8BB9     		cbnz	r3, .L783
4697:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 9311              		.loc 1 4697 0
 9312 0140 2368     		ldr	r3, [r4]
 9313 0142 5A68     		ldr	r2, [r3, #4]
 9314              	.LVL795:
 9315 0144 12F0007F 		tst	r2, #33554432
 9316 0148 82D1     		bne	.L775
4700:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
 9317              		.loc 1 4700 0
 9318 014a E26A     		ldr	r2, [r4, #44]
 9319 014c 12F5803F 		cmn	r2, #65536
 9320 0150 03D0     		beq	.L794
4708:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
 9321              		.loc 1 4708 0
 9322 0152 2046     		mov	r0, r4
 9323              	.LVL796:
 9324 0154 FFF7FEFF 		bl	I2C_ITMasterSequentialCplt
 9325              	.LVL797:
 9326 0158 7AE7     		b	.L775
 9327              	.LVL798:
 9328              	.L794:
4703:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
 9329              		.loc 1 4703 0
 9330 015a 5A68     		ldr	r2, [r3, #4]
 9331 015c 42F48042 		orr	r2, r2, #16384
 9332 0160 5A60     		str	r2, [r3, #4]
 9333 0162 75E7     		b	.L775
 9334              	.LVL799:
 9335              	.L783:
4716:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 9336              		.loc 1 4716 0
 9337 0164 4021     		movs	r1, #64
 9338              	.LVL800:
 9339 0166 2046     		mov	r0, r4
 9340              	.LVL801:
 9341 0168 FFF7FEFF 		bl	I2C_ITError
 9342              	.LVL802:
 9343 016c 70E7     		b	.L775
 9344              	.L792:
4727:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 9345              		.loc 1 4727 0
 9346 016e 2946     		mov	r1, r5
 9347 0170 2046     		mov	r0, r4
 9348 0172 FFF7FEFF 		bl	I2C_ITMasterCplt
 9349              	.LVL803:
 9350 0176 72E7     		b	.L785
 9351              	.LVL804:
 9352              	.L786:
 9353              	.LCFI127:
 9354              		.cfi_def_cfa_offset 0
 9355              		.cfi_restore 4
 9356              		.cfi_restore 5
 9357              		.cfi_restore 6
 9358              		.cfi_restore 14
4616:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
ARM GAS  /tmp/ccpQQaSN.s 			page 306


 9359              		.loc 1 4616 0
 9360 0178 0220     		movs	r0, #2
 9361              	.LVL805:
 9362 017a 7047     		bx	lr
 9363              		.cfi_endproc
 9364              	.LFE172:
 9366              		.section	.text.I2C_Slave_ISR_DMA,"ax",%progbits
 9367              		.align	1
 9368              		.syntax unified
 9369              		.thumb
 9370              		.thumb_func
 9371              		.fpu fpv4-sp-d16
 9373              	I2C_Slave_ISR_DMA:
 9374              	.LFB175:
5012:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t tmpoptions = hi2c->XferOptions;
 9375              		.loc 1 5012 0
 9376              		.cfi_startproc
 9377              		@ args = 0, pretend = 0, frame = 0
 9378              		@ frame_needed = 0, uses_anonymous_args = 0
 9379              	.LVL806:
 9380 0000 38B5     		push	{r3, r4, r5, lr}
 9381              	.LCFI128:
 9382              		.cfi_def_cfa_offset 16
 9383              		.cfi_offset 3, -16
 9384              		.cfi_offset 4, -12
 9385              		.cfi_offset 5, -8
 9386              		.cfi_offset 14, -4
5013:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t treatdmanack = 0U;
 9387              		.loc 1 5013 0
 9388 0002 C56A     		ldr	r5, [r0, #44]
 9389              	.LVL807:
5017:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 9390              		.loc 1 5017 0
 9391 0004 90F84030 		ldrb	r3, [r0, #64]	@ zero_extendqisi2
 9392 0008 012B     		cmp	r3, #1
 9393 000a 6BD0     		beq	.L807
 9394 000c 0446     		mov	r4, r0
5017:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 9395              		.loc 1 5017 0 is_stmt 0 discriminator 2
 9396 000e 0123     		movs	r3, #1
 9397 0010 80F84030 		strb	r3, [r0, #64]
5019:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 9398              		.loc 1 5019 0 is_stmt 1 discriminator 2
 9399 0014 11F0100F 		tst	r1, #16
 9400 0018 4CD0     		beq	.L797
5019:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 9401              		.loc 1 5019 0 is_stmt 0 discriminator 1
 9402 001a 12F0100F 		tst	r2, #16
 9403 001e 49D0     		beq	.L797
5025:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 9404              		.loc 1 5025 0 is_stmt 1
 9405 0020 12F4404F 		tst	r2, #49152
 9406 0024 42D0     		beq	.L798
5029:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 9407              		.loc 1 5029 0
 9408 0026 C36B     		ldr	r3, [r0, #60]
 9409 0028 D3B1     		cbz	r3, .L808
ARM GAS  /tmp/ccpQQaSN.s 			page 307


5031:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
 9410              		.loc 1 5031 0
 9411 002a 1B68     		ldr	r3, [r3]
 9412 002c 5B68     		ldr	r3, [r3, #4]
 9413 002e CBB1     		cbz	r3, .L809
5014:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 9414              		.loc 1 5014 0
 9415 0030 0022     		movs	r2, #0
 9416              	.LVL808:
 9417              	.L799:
5038:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 9418              		.loc 1 5038 0
 9419 0032 A36B     		ldr	r3, [r4, #56]
 9420 0034 1BB1     		cbz	r3, .L800
5040:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
 9421              		.loc 1 5040 0
 9422 0036 1B68     		ldr	r3, [r3]
 9423 0038 5B68     		ldr	r3, [r3, #4]
 9424 003a 03B9     		cbnz	r3, .L800
5042:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
 9425              		.loc 1 5042 0
 9426 003c 0122     		movs	r2, #1
 9427              	.LVL809:
 9428              	.L800:
5046:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 9429              		.loc 1 5046 0
 9430 003e 9AB9     		cbnz	r2, .L812
5075:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 9431              		.loc 1 5075 0
 9432 0040 2368     		ldr	r3, [r4]
 9433 0042 1022     		movs	r2, #16
 9434              	.LVL810:
 9435 0044 DA61     		str	r2, [r3, #28]
5078:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 9436              		.loc 1 5078 0
 9437 0046 636C     		ldr	r3, [r4, #68]
 9438 0048 43F00403 		orr	r3, r3, #4
 9439 004c 6364     		str	r3, [r4, #68]
5080:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
 9440              		.loc 1 5080 0
 9441 004e 15B1     		cbz	r5, .L805
5080:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
 9442              		.loc 1 5080 0 is_stmt 0 discriminator 1
 9443 0050 B5F1807F 		cmp	r5, #16777216
 9444 0054 3AD1     		bne	.L803
 9445              	.L805:
5083:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
 9446              		.loc 1 5083 0 is_stmt 1
 9447 0056 616C     		ldr	r1, [r4, #68]
 9448              	.LVL811:
 9449 0058 2046     		mov	r0, r4
 9450              	.LVL812:
 9451 005a FFF7FEFF 		bl	I2C_ITError
 9452              	.LVL813:
 9453 005e 35E0     		b	.L803
 9454              	.LVL814:
 9455              	.L808:
ARM GAS  /tmp/ccpQQaSN.s 			page 308


5014:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 9456              		.loc 1 5014 0
 9457 0060 0022     		movs	r2, #0
 9458              	.LVL815:
 9459 0062 E6E7     		b	.L799
 9460              	.LVL816:
 9461              	.L809:
5033:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
 9462              		.loc 1 5033 0
 9463 0064 0122     		movs	r2, #1
 9464              	.LVL817:
 9465 0066 E4E7     		b	.L799
 9466              	.LVL818:
 9467              	.L812:
5048:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
 9468              		.loc 1 5048 0
 9469 0068 94F84130 		ldrb	r3, [r4, #65]	@ zero_extendqisi2
 9470 006c DBB2     		uxtb	r3, r3
 9471 006e 282B     		cmp	r3, #40
 9472 0070 08D0     		beq	.L813
 9473              	.L802:
5053:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
 9474              		.loc 1 5053 0
 9475 0072 94F84130 		ldrb	r3, [r4, #65]	@ zero_extendqisi2
 9476 0076 DBB2     		uxtb	r3, r3
 9477 0078 292B     		cmp	r3, #41
 9478 007a 0AD0     		beq	.L814
 9479              	.L804:
5068:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
 9480              		.loc 1 5068 0
 9481 007c 2368     		ldr	r3, [r4]
 9482 007e 1022     		movs	r2, #16
 9483              	.LVL819:
 9484 0080 DA61     		str	r2, [r3, #28]
 9485 0082 23E0     		b	.L803
 9486              	.LVL820:
 9487              	.L813:
5048:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
 9488              		.loc 1 5048 0 discriminator 1
 9489 0084 B5F1007F 		cmp	r5, #33554432
 9490 0088 F3D1     		bne	.L802
5051:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
 9491              		.loc 1 5051 0
 9492 008a 2046     		mov	r0, r4
 9493              	.LVL821:
 9494 008c FFF7FEFF 		bl	I2C_ITListenCplt
 9495              	.LVL822:
 9496 0090 1CE0     		b	.L803
 9497              	.LVL823:
 9498              	.L814:
5053:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
 9499              		.loc 1 5053 0 discriminator 1
 9500 0092 15F5803F 		cmn	r5, #65536
 9501 0096 F1D0     		beq	.L804
5056:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 9502              		.loc 1 5056 0
 9503 0098 2368     		ldr	r3, [r4]
ARM GAS  /tmp/ccpQQaSN.s 			page 309


 9504 009a 1022     		movs	r2, #16
 9505              	.LVL824:
 9506 009c DA61     		str	r2, [r3, #28]
5059:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 9507              		.loc 1 5059 0
 9508 009e 2046     		mov	r0, r4
 9509              	.LVL825:
 9510 00a0 FFF7FEFF 		bl	I2C_Flush_TXDR
 9511              	.LVL826:
5063:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
 9512              		.loc 1 5063 0
 9513 00a4 2046     		mov	r0, r4
 9514 00a6 FFF7FEFF 		bl	I2C_ITSlaveSequentialCplt
 9515              	.LVL827:
 9516 00aa 0FE0     		b	.L803
 9517              	.LVL828:
 9518              	.L798:
5090:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 9519              		.loc 1 5090 0
 9520 00ac 0368     		ldr	r3, [r0]
 9521 00ae 1022     		movs	r2, #16
 9522              	.LVL829:
 9523 00b0 DA61     		str	r2, [r3, #28]
 9524 00b2 0BE0     		b	.L803
 9525              	.LVL830:
 9526              	.L797:
5093:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 9527              		.loc 1 5093 0
 9528 00b4 11F0080F 		tst	r1, #8
 9529 00b8 02D0     		beq	.L806
5093:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 9530              		.loc 1 5093 0 is_stmt 0 discriminator 1
 9531 00ba 12F0080F 		tst	r2, #8
 9532 00be 09D1     		bne	.L815
 9533              	.L806:
5097:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 9534              		.loc 1 5097 0 is_stmt 1
 9535 00c0 11F0200F 		tst	r1, #32
 9536 00c4 02D0     		beq	.L803
5097:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 9537              		.loc 1 5097 0 is_stmt 0 discriminator 1
 9538 00c6 12F0200F 		tst	r2, #32
 9539 00ca 07D1     		bne	.L816
 9540              	.LVL831:
 9541              	.L803:
5108:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 9542              		.loc 1 5108 0 is_stmt 1
 9543 00cc 0020     		movs	r0, #0
 9544 00ce 84F84000 		strb	r0, [r4, #64]
5110:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
 9545              		.loc 1 5110 0
 9546 00d2 38BD     		pop	{r3, r4, r5, pc}
 9547              	.LVL832:
 9548              	.L815:
5095:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 9549              		.loc 1 5095 0
 9550 00d4 2046     		mov	r0, r4
ARM GAS  /tmp/ccpQQaSN.s 			page 310


 9551              	.LVL833:
 9552 00d6 FFF7FEFF 		bl	I2C_ITAddrCplt
 9553              	.LVL834:
 9554 00da F7E7     		b	.L803
 9555              	.LVL835:
 9556              	.L816:
5100:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 9557              		.loc 1 5100 0
 9558 00dc 2046     		mov	r0, r4
 9559              	.LVL836:
 9560 00de FFF7FEFF 		bl	I2C_ITSlaveCplt
 9561              	.LVL837:
 9562 00e2 F3E7     		b	.L803
 9563              	.LVL838:
 9564              	.L807:
5017:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 9565              		.loc 1 5017 0
 9566 00e4 0220     		movs	r0, #2
 9567              	.LVL839:
5111:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 9568              		.loc 1 5111 0
 9569 00e6 38BD     		pop	{r3, r4, r5, pc}
 9570              		.cfi_endproc
 9571              	.LFE175:
 9573              		.section	.text.I2C_Master_ISR_DMA,"ax",%progbits
 9574              		.align	1
 9575              		.syntax unified
 9576              		.thumb
 9577              		.thumb_func
 9578              		.fpu fpv4-sp-d16
 9580              	I2C_Master_ISR_DMA:
 9581              	.LFB174:
4877:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint16_t devaddress;
 9582              		.loc 1 4877 0
 9583              		.cfi_startproc
 9584              		@ args = 0, pretend = 0, frame = 0
 9585              		@ frame_needed = 0, uses_anonymous_args = 0
 9586              	.LVL840:
4882:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 9587              		.loc 1 4882 0
 9588 0000 90F84030 		ldrb	r3, [r0, #64]	@ zero_extendqisi2
 9589 0004 012B     		cmp	r3, #1
 9590 0006 00F09B80 		beq	.L830
4877:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint16_t devaddress;
 9591              		.loc 1 4877 0 discriminator 2
 9592 000a 10B5     		push	{r4, lr}
 9593              	.LCFI129:
 9594              		.cfi_def_cfa_offset 8
 9595              		.cfi_offset 4, -8
 9596              		.cfi_offset 14, -4
 9597 000c 82B0     		sub	sp, sp, #8
 9598              	.LCFI130:
 9599              		.cfi_def_cfa_offset 16
 9600 000e 0446     		mov	r4, r0
4882:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 9601              		.loc 1 4882 0 discriminator 2
 9602 0010 0123     		movs	r3, #1
ARM GAS  /tmp/ccpQQaSN.s 			page 311


 9603 0012 80F84030 		strb	r3, [r0, #64]
4884:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 9604              		.loc 1 4884 0 discriminator 2
 9605 0016 11F0100F 		tst	r1, #16
 9606 001a 02D0     		beq	.L819
4884:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 9607              		.loc 1 4884 0 is_stmt 0 discriminator 1
 9608 001c 12F0100F 		tst	r2, #16
 9609 0020 32D1     		bne	.L836
 9610              	.L819:
4900:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 9611              		.loc 1 4900 0 is_stmt 1
 9612 0022 11F0800F 		tst	r1, #128
 9613 0026 5CD0     		beq	.L821
4900:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 9614              		.loc 1 4900 0 is_stmt 0 discriminator 1
 9615 0028 12F0400F 		tst	r2, #64
 9616 002c 59D0     		beq	.L821
4903:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 9617              		.loc 1 4903 0 is_stmt 1
 9618 002e 2268     		ldr	r2, [r4]
 9619              	.LVL841:
 9620 0030 1368     		ldr	r3, [r2]
 9621 0032 23F04003 		bic	r3, r3, #64
 9622 0036 1360     		str	r3, [r2]
4905:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 9623              		.loc 1 4905 0
 9624 0038 638D     		ldrh	r3, [r4, #42]
 9625 003a 9BB2     		uxth	r3, r3
 9626 003c 002B     		cmp	r3, #0
 9627 003e 42D0     		beq	.L822
4908:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 9628              		.loc 1 4908 0
 9629 0040 2368     		ldr	r3, [r4]
 9630 0042 5968     		ldr	r1, [r3, #4]
 9631              	.LVL842:
 9632 0044 C1F30901 		ubfx	r1, r1, #0, #10
 9633              	.LVL843:
4911:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 9634              		.loc 1 4911 0
 9635 0048 638D     		ldrh	r3, [r4, #42]
 9636 004a 9BB2     		uxth	r3, r3
 9637 004c FF2B     		cmp	r3, #255
 9638 004e 29D9     		bls	.L823
4913:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         xfermode = I2C_RELOAD_MODE;
 9639              		.loc 1 4913 0
 9640 0050 FF23     		movs	r3, #255
 9641 0052 2385     		strh	r3, [r4, #40]	@ movhi
 9642              	.LVL844:
4914:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
 9643              		.loc 1 4914 0
 9644 0054 4FF08073 		mov	r3, #16777216
 9645              	.LVL845:
 9646              	.L824:
4930:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 9647              		.loc 1 4930 0
 9648 0058 94F82820 		ldrb	r2, [r4, #40]	@ zero_extendqisi2
ARM GAS  /tmp/ccpQQaSN.s 			page 312


 9649 005c 0020     		movs	r0, #0
 9650              	.LVL846:
 9651 005e 0090     		str	r0, [sp]
 9652 0060 2046     		mov	r0, r4
 9653 0062 FFF7FEFF 		bl	I2C_TransferConfig
 9654              	.LVL847:
4933:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 9655              		.loc 1 4933 0
 9656 0066 638D     		ldrh	r3, [r4, #42]
 9657 0068 9BB2     		uxth	r3, r3
 9658 006a 228D     		ldrh	r2, [r4, #40]
 9659 006c 9B1A     		subs	r3, r3, r2
 9660 006e 9BB2     		uxth	r3, r3
 9661 0070 6385     		strh	r3, [r4, #42]	@ movhi
4936:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 9662              		.loc 1 4936 0
 9663 0072 94F84130 		ldrb	r3, [r4, #65]	@ zero_extendqisi2
 9664 0076 DBB2     		uxtb	r3, r3
 9665 0078 222B     		cmp	r3, #34
 9666 007a 1ED0     		beq	.L837
4942:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
 9667              		.loc 1 4942 0
 9668 007c 2268     		ldr	r2, [r4]
 9669 007e 1368     		ldr	r3, [r2]
 9670 0080 43F48043 		orr	r3, r3, #16384
 9671 0084 1360     		str	r3, [r2]
 9672 0086 52E0     		b	.L820
 9673              	.LVL848:
 9674              	.L836:
4887:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 9675              		.loc 1 4887 0
 9676 0088 0368     		ldr	r3, [r0]
 9677 008a 1022     		movs	r2, #16
 9678              	.LVL849:
 9679 008c DA61     		str	r2, [r3, #28]
4890:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 9680              		.loc 1 4890 0
 9681 008e 436C     		ldr	r3, [r0, #68]
 9682 0090 43F00403 		orr	r3, r3, #4
 9683 0094 4364     		str	r3, [r0, #68]
4895:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 9684              		.loc 1 4895 0
 9685 0096 1221     		movs	r1, #18
 9686              	.LVL850:
 9687 0098 FFF7FEFF 		bl	I2C_Enable_IRQ
 9688              	.LVL851:
4898:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 9689              		.loc 1 4898 0
 9690 009c 2046     		mov	r0, r4
 9691 009e FFF7FEFF 		bl	I2C_Flush_TXDR
 9692              	.LVL852:
 9693 00a2 44E0     		b	.L820
 9694              	.LVL853:
 9695              	.L823:
4918:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 9696              		.loc 1 4918 0
 9697 00a4 638D     		ldrh	r3, [r4, #42]
ARM GAS  /tmp/ccpQQaSN.s 			page 313


 9698 00a6 2385     		strh	r3, [r4, #40]	@ movhi
4919:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
 9699              		.loc 1 4919 0
 9700 00a8 E36A     		ldr	r3, [r4, #44]
 9701 00aa 13F5803F 		cmn	r3, #65536
 9702 00ae 01D0     		beq	.L831
4921:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
 9703              		.loc 1 4921 0
 9704 00b0 E36A     		ldr	r3, [r4, #44]
 9705              	.LVL854:
 9706 00b2 D1E7     		b	.L824
 9707              	.LVL855:
 9708              	.L831:
4925:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
 9709              		.loc 1 4925 0
 9710 00b4 4FF00073 		mov	r3, #33554432
 9711 00b8 CEE7     		b	.L824
 9712              	.LVL856:
 9713              	.L837:
4938:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
 9714              		.loc 1 4938 0
 9715 00ba 2268     		ldr	r2, [r4]
 9716 00bc 1368     		ldr	r3, [r2]
 9717 00be 43F40043 		orr	r3, r3, #32768
 9718 00c2 1360     		str	r3, [r2]
 9719 00c4 33E0     		b	.L820
 9720              	.LVL857:
 9721              	.L822:
4948:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 9722              		.loc 1 4948 0
 9723 00c6 2368     		ldr	r3, [r4]
 9724 00c8 5B68     		ldr	r3, [r3, #4]
 9725 00ca 13F0007F 		tst	r3, #33554432
 9726 00ce 03D1     		bne	.L826
4951:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
 9727              		.loc 1 4951 0
 9728 00d0 2046     		mov	r0, r4
 9729              	.LVL858:
 9730 00d2 FFF7FEFF 		bl	I2C_ITMasterSequentialCplt
 9731              	.LVL859:
 9732 00d6 2AE0     		b	.L820
 9733              	.LVL860:
 9734              	.L826:
4957:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
 9735              		.loc 1 4957 0
 9736 00d8 4021     		movs	r1, #64
 9737              	.LVL861:
 9738 00da 2046     		mov	r0, r4
 9739              	.LVL862:
 9740 00dc FFF7FEFF 		bl	I2C_ITError
 9741              	.LVL863:
 9742 00e0 25E0     		b	.L820
 9743              	.LVL864:
 9744              	.L821:
4961:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 9745              		.loc 1 4961 0
 9746 00e2 11F0400F 		tst	r1, #64
ARM GAS  /tmp/ccpQQaSN.s 			page 314


 9747 00e6 1CD0     		beq	.L827
4961:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 9748              		.loc 1 4961 0 is_stmt 0 discriminator 1
 9749 00e8 12F0400F 		tst	r2, #64
 9750 00ec 19D0     		beq	.L827
4963:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 9751              		.loc 1 4963 0 is_stmt 1
 9752 00ee 638D     		ldrh	r3, [r4, #42]
 9753 00f0 9BB2     		uxth	r3, r3
 9754 00f2 8BB9     		cbnz	r3, .L828
4965:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 9755              		.loc 1 4965 0
 9756 00f4 2368     		ldr	r3, [r4]
 9757 00f6 5A68     		ldr	r2, [r3, #4]
 9758              	.LVL865:
 9759 00f8 12F0007F 		tst	r2, #33554432
 9760 00fc 17D1     		bne	.L820
4968:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
 9761              		.loc 1 4968 0
 9762 00fe E26A     		ldr	r2, [r4, #44]
 9763 0100 12F5803F 		cmn	r2, #65536
 9764 0104 03D0     		beq	.L838
4976:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
 9765              		.loc 1 4976 0
 9766 0106 2046     		mov	r0, r4
 9767              	.LVL866:
 9768 0108 FFF7FEFF 		bl	I2C_ITMasterSequentialCplt
 9769              	.LVL867:
 9770 010c 0FE0     		b	.L820
 9771              	.LVL868:
 9772              	.L838:
4971:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
 9773              		.loc 1 4971 0
 9774 010e 5A68     		ldr	r2, [r3, #4]
 9775 0110 42F48042 		orr	r2, r2, #16384
 9776 0114 5A60     		str	r2, [r3, #4]
 9777 0116 0AE0     		b	.L820
 9778              	.LVL869:
 9779              	.L828:
4984:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 9780              		.loc 1 4984 0
 9781 0118 4021     		movs	r1, #64
 9782              	.LVL870:
 9783 011a 2046     		mov	r0, r4
 9784              	.LVL871:
 9785 011c FFF7FEFF 		bl	I2C_ITError
 9786              	.LVL872:
 9787 0120 05E0     		b	.L820
 9788              	.LVL873:
 9789              	.L827:
4987:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 9790              		.loc 1 4987 0
 9791 0122 11F0200F 		tst	r1, #32
 9792 0126 02D0     		beq	.L820
4987:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 9793              		.loc 1 4987 0 is_stmt 0 discriminator 1
 9794 0128 12F0200F 		tst	r2, #32
ARM GAS  /tmp/ccpQQaSN.s 			page 315


 9795 012c 04D1     		bne	.L839
 9796              	.LVL874:
 9797              	.L820:
4998:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 9798              		.loc 1 4998 0 is_stmt 1
 9799 012e 0020     		movs	r0, #0
 9800 0130 84F84000 		strb	r0, [r4, #64]
5001:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 9801              		.loc 1 5001 0
 9802 0134 02B0     		add	sp, sp, #8
 9803              	.LCFI131:
 9804              		.cfi_remember_state
 9805              		.cfi_def_cfa_offset 8
 9806              		@ sp needed
 9807 0136 10BD     		pop	{r4, pc}
 9808              	.LVL875:
 9809              	.L839:
 9810              	.LCFI132:
 9811              		.cfi_restore_state
4990:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 9812              		.loc 1 4990 0
 9813 0138 2046     		mov	r0, r4
 9814              	.LVL876:
 9815 013a FFF7FEFF 		bl	I2C_ITMasterCplt
 9816              	.LVL877:
 9817 013e F6E7     		b	.L820
 9818              	.LVL878:
 9819              	.L830:
 9820              	.LCFI133:
 9821              		.cfi_def_cfa_offset 0
 9822              		.cfi_restore 4
 9823              		.cfi_restore 14
4882:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 9824              		.loc 1 4882 0
 9825 0140 0220     		movs	r0, #2
 9826              	.LVL879:
 9827 0142 7047     		bx	lr
 9828              		.cfi_endproc
 9829              	.LFE174:
 9831              		.section	.text.I2C_DMAError,"ax",%progbits
 9832              		.align	1
 9833              		.syntax unified
 9834              		.thumb
 9835              		.thumb_func
 9836              		.fpu fpv4-sp-d16
 9838              	I2C_DMAError:
 9839              	.LFB190:
6022:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogati
 9840              		.loc 1 6022 0
 9841              		.cfi_startproc
 9842              		@ args = 0, pretend = 0, frame = 0
 9843              		@ frame_needed = 0, uses_anonymous_args = 0
 9844              	.LVL880:
 9845 0000 08B5     		push	{r3, lr}
 9846              	.LCFI134:
 9847              		.cfi_def_cfa_offset 8
 9848              		.cfi_offset 3, -8
ARM GAS  /tmp/ccpQQaSN.s 			page 316


 9849              		.cfi_offset 14, -4
6023:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 9850              		.loc 1 6023 0
 9851 0002 806A     		ldr	r0, [r0, #40]
 9852              	.LVL881:
6026:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 9853              		.loc 1 6026 0
 9854 0004 0268     		ldr	r2, [r0]
 9855 0006 5368     		ldr	r3, [r2, #4]
 9856 0008 43F40043 		orr	r3, r3, #32768
 9857 000c 5360     		str	r3, [r2, #4]
6029:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
 9858              		.loc 1 6029 0
 9859 000e 1021     		movs	r1, #16
 9860 0010 FFF7FEFF 		bl	I2C_ITError
 9861              	.LVL882:
 9862 0014 08BD     		pop	{r3, pc}
 9863              		.cfi_endproc
 9864              	.LFE190:
 9866              		.section	.text.I2C_DMAMasterTransmitCplt,"ax",%progbits
 9867              		.align	1
 9868              		.syntax unified
 9869              		.thumb
 9870              		.thumb_func
 9871              		.fpu fpv4-sp-d16
 9873              	I2C_DMAMasterTransmitCplt:
 9874              	.LFB186:
5872:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogati
 9875              		.loc 1 5872 0
 9876              		.cfi_startproc
 9877              		@ args = 0, pretend = 0, frame = 0
 9878              		@ frame_needed = 0, uses_anonymous_args = 0
 9879              	.LVL883:
 9880 0000 10B5     		push	{r4, lr}
 9881              	.LCFI135:
 9882              		.cfi_def_cfa_offset 8
 9883              		.cfi_offset 4, -8
 9884              		.cfi_offset 14, -4
5873:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 9885              		.loc 1 5873 0
 9886 0002 846A     		ldr	r4, [r0, #40]
 9887              	.LVL884:
5876:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 9888              		.loc 1 5876 0
 9889 0004 2268     		ldr	r2, [r4]
 9890 0006 1368     		ldr	r3, [r2]
 9891 0008 23F48043 		bic	r3, r3, #16384
 9892 000c 1360     		str	r3, [r2]
5879:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 9893              		.loc 1 5879 0
 9894 000e 638D     		ldrh	r3, [r4, #42]
 9895 0010 9BB2     		uxth	r3, r3
 9896 0012 ABB1     		cbz	r3, .L849
5888:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 9897              		.loc 1 5888 0
 9898 0014 238D     		ldrh	r3, [r4, #40]
 9899 0016 616A     		ldr	r1, [r4, #36]
ARM GAS  /tmp/ccpQQaSN.s 			page 317


 9900 0018 1944     		add	r1, r1, r3
 9901 001a 6162     		str	r1, [r4, #36]
5891:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 9902              		.loc 1 5891 0
 9903 001c 638D     		ldrh	r3, [r4, #42]
 9904 001e 9BB2     		uxth	r3, r3
 9905 0020 FF2B     		cmp	r3, #255
 9906 0022 12D9     		bls	.L845
5893:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 9907              		.loc 1 5893 0
 9908 0024 FF23     		movs	r3, #255
 9909 0026 2385     		strh	r3, [r4, #40]	@ movhi
 9910              	.L846:
5901:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 9911              		.loc 1 5901 0
 9912 0028 2268     		ldr	r2, [r4]
 9913 002a 238D     		ldrh	r3, [r4, #40]
 9914 002c 2832     		adds	r2, r2, #40
 9915 002e A06B     		ldr	r0, [r4, #56]
 9916              	.LVL885:
 9917 0030 FFF7FEFF 		bl	HAL_DMA_Start_IT
 9918              	.LVL886:
 9919 0034 60B9     		cbnz	r0, .L850
5909:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 9920              		.loc 1 5909 0
 9921 0036 1221     		movs	r1, #18
 9922 0038 2046     		mov	r0, r4
 9923 003a FFF7FEFF 		bl	I2C_Enable_IRQ
 9924              	.LVL887:
 9925 003e 10BD     		pop	{r4, pc}
 9926              	.LVL888:
 9927              	.L849:
5882:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 9928              		.loc 1 5882 0
 9929 0040 1221     		movs	r1, #18
 9930 0042 2046     		mov	r0, r4
 9931              	.LVL889:
 9932 0044 FFF7FEFF 		bl	I2C_Enable_IRQ
 9933              	.LVL890:
 9934 0048 10BD     		pop	{r4, pc}
 9935              	.LVL891:
 9936              	.L845:
5897:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 9937              		.loc 1 5897 0
 9938 004a 638D     		ldrh	r3, [r4, #42]
 9939 004c 2385     		strh	r3, [r4, #40]	@ movhi
 9940 004e EBE7     		b	.L846
 9941              	.LVL892:
 9942              	.L850:
5904:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 9943              		.loc 1 5904 0
 9944 0050 1021     		movs	r1, #16
 9945 0052 2046     		mov	r0, r4
 9946 0054 FFF7FEFF 		bl	I2C_ITError
 9947              	.LVL893:
 9948 0058 10BD     		pop	{r4, pc}
 9949              		.cfi_endproc
ARM GAS  /tmp/ccpQQaSN.s 			page 318


 9950              	.LFE186:
 9952              		.section	.text.I2C_DMAMasterReceiveCplt,"ax",%progbits
 9953              		.align	1
 9954              		.syntax unified
 9955              		.thumb
 9956              		.thumb_func
 9957              		.fpu fpv4-sp-d16
 9959              	I2C_DMAMasterReceiveCplt:
 9960              	.LFB188:
5947:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogati
 9961              		.loc 1 5947 0
 9962              		.cfi_startproc
 9963              		@ args = 0, pretend = 0, frame = 0
 9964              		@ frame_needed = 0, uses_anonymous_args = 0
 9965              	.LVL894:
 9966 0000 10B5     		push	{r4, lr}
 9967              	.LCFI136:
 9968              		.cfi_def_cfa_offset 8
 9969              		.cfi_offset 4, -8
 9970              		.cfi_offset 14, -4
5948:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 9971              		.loc 1 5948 0
 9972 0002 846A     		ldr	r4, [r0, #40]
 9973              	.LVL895:
5951:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 9974              		.loc 1 5951 0
 9975 0004 2268     		ldr	r2, [r4]
 9976 0006 1368     		ldr	r3, [r2]
 9977 0008 23F40043 		bic	r3, r3, #32768
 9978 000c 1360     		str	r3, [r2]
5954:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 9979              		.loc 1 5954 0
 9980 000e 638D     		ldrh	r3, [r4, #42]
 9981 0010 9BB2     		uxth	r3, r3
 9982 0012 ABB1     		cbz	r3, .L858
5963:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 9983              		.loc 1 5963 0
 9984 0014 238D     		ldrh	r3, [r4, #40]
 9985 0016 626A     		ldr	r2, [r4, #36]
 9986 0018 1A44     		add	r2, r2, r3
 9987 001a 6262     		str	r2, [r4, #36]
5966:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 9988              		.loc 1 5966 0
 9989 001c 638D     		ldrh	r3, [r4, #42]
 9990 001e 9BB2     		uxth	r3, r3
 9991 0020 FF2B     		cmp	r3, #255
 9992 0022 12D9     		bls	.L854
5968:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 9993              		.loc 1 5968 0
 9994 0024 FF23     		movs	r3, #255
 9995 0026 2385     		strh	r3, [r4, #40]	@ movhi
 9996              	.L855:
5976:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 9997              		.loc 1 5976 0
 9998 0028 2168     		ldr	r1, [r4]
 9999 002a 238D     		ldrh	r3, [r4, #40]
 10000 002c 2431     		adds	r1, r1, #36
ARM GAS  /tmp/ccpQQaSN.s 			page 319


 10001 002e E06B     		ldr	r0, [r4, #60]
 10002              	.LVL896:
 10003 0030 FFF7FEFF 		bl	HAL_DMA_Start_IT
 10004              	.LVL897:
 10005 0034 60B9     		cbnz	r0, .L859
5984:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 10006              		.loc 1 5984 0
 10007 0036 1221     		movs	r1, #18
 10008 0038 2046     		mov	r0, r4
 10009 003a FFF7FEFF 		bl	I2C_Enable_IRQ
 10010              	.LVL898:
 10011 003e 10BD     		pop	{r4, pc}
 10012              	.LVL899:
 10013              	.L858:
5957:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 10014              		.loc 1 5957 0
 10015 0040 1221     		movs	r1, #18
 10016 0042 2046     		mov	r0, r4
 10017              	.LVL900:
 10018 0044 FFF7FEFF 		bl	I2C_Enable_IRQ
 10019              	.LVL901:
 10020 0048 10BD     		pop	{r4, pc}
 10021              	.LVL902:
 10022              	.L854:
5972:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 10023              		.loc 1 5972 0
 10024 004a 638D     		ldrh	r3, [r4, #42]
 10025 004c 2385     		strh	r3, [r4, #40]	@ movhi
 10026 004e EBE7     		b	.L855
 10027              	.LVL903:
 10028              	.L859:
5979:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 10029              		.loc 1 5979 0
 10030 0050 1021     		movs	r1, #16
 10031 0052 2046     		mov	r0, r4
 10032 0054 FFF7FEFF 		bl	I2C_ITError
 10033              	.LVL904:
 10034 0058 10BD     		pop	{r4, pc}
 10035              		.cfi_endproc
 10036              	.LFE188:
 10038              		.section	.text.HAL_I2C_ER_IRQHandler,"ax",%progbits
 10039              		.align	1
 10040              		.global	HAL_I2C_ER_IRQHandler
 10041              		.syntax unified
 10042              		.thumb
 10043              		.thumb_func
 10044              		.fpu fpv4-sp-d16
 10046              	HAL_I2C_ER_IRQHandler:
 10047              	.LFB158:
4333:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 10048              		.loc 1 4333 0
 10049              		.cfi_startproc
 10050              		@ args = 0, pretend = 0, frame = 0
 10051              		@ frame_needed = 0, uses_anonymous_args = 0
 10052              	.LVL905:
 10053 0000 10B5     		push	{r4, lr}
 10054              	.LCFI137:
ARM GAS  /tmp/ccpQQaSN.s 			page 320


 10055              		.cfi_def_cfa_offset 8
 10056              		.cfi_offset 4, -8
 10057              		.cfi_offset 14, -4
4334:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 10058              		.loc 1 4334 0
 10059 0002 0268     		ldr	r2, [r0]
 10060 0004 9369     		ldr	r3, [r2, #24]
 10061              	.LVL906:
4335:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t tmperror;
 10062              		.loc 1 4335 0
 10063 0006 1168     		ldr	r1, [r2]
 10064              	.LVL907:
4339:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 10065              		.loc 1 4339 0
 10066 0008 13F4807F 		tst	r3, #256
 10067 000c 09D0     		beq	.L861
4339:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 10068              		.loc 1 4339 0 is_stmt 0 discriminator 1
 10069 000e 11F0800F 		tst	r1, #128
 10070 0012 06D0     		beq	.L861
4341:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 10071              		.loc 1 4341 0 is_stmt 1
 10072 0014 446C     		ldr	r4, [r0, #68]
 10073 0016 44F00104 		orr	r4, r4, #1
 10074 001a 4464     		str	r4, [r0, #68]
4344:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 10075              		.loc 1 4344 0
 10076 001c 4FF48074 		mov	r4, #256
 10077 0020 D461     		str	r4, [r2, #28]
 10078              	.L861:
4348:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 10079              		.loc 1 4348 0
 10080 0022 13F4806F 		tst	r3, #1024
 10081 0026 0AD0     		beq	.L862
4348:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 10082              		.loc 1 4348 0 is_stmt 0 discriminator 1
 10083 0028 11F0800F 		tst	r1, #128
 10084 002c 07D0     		beq	.L862
4350:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 10085              		.loc 1 4350 0 is_stmt 1
 10086 002e 426C     		ldr	r2, [r0, #68]
 10087 0030 42F00802 		orr	r2, r2, #8
 10088 0034 4264     		str	r2, [r0, #68]
4353:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 10089              		.loc 1 4353 0
 10090 0036 0268     		ldr	r2, [r0]
 10091 0038 4FF48064 		mov	r4, #1024
 10092 003c D461     		str	r4, [r2, #28]
 10093              	.L862:
4357:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 10094              		.loc 1 4357 0
 10095 003e 13F4007F 		tst	r3, #512
 10096 0042 0AD0     		beq	.L863
4357:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 10097              		.loc 1 4357 0 is_stmt 0 discriminator 1
 10098 0044 11F0800F 		tst	r1, #128
 10099 0048 07D0     		beq	.L863
ARM GAS  /tmp/ccpQQaSN.s 			page 321


4359:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 10100              		.loc 1 4359 0 is_stmt 1
 10101 004a 436C     		ldr	r3, [r0, #68]
 10102              	.LVL908:
 10103 004c 43F00203 		orr	r3, r3, #2
 10104 0050 4364     		str	r3, [r0, #68]
4362:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 10105              		.loc 1 4362 0
 10106 0052 0368     		ldr	r3, [r0]
 10107 0054 4FF40072 		mov	r2, #512
 10108 0058 DA61     		str	r2, [r3, #28]
 10109              	.L863:
4366:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 10110              		.loc 1 4366 0
 10111 005a 416C     		ldr	r1, [r0, #68]
 10112              	.LVL909:
4369:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 10113              		.loc 1 4369 0
 10114 005c 11F00B0F 		tst	r1, #11
 10115 0060 00D1     		bne	.L866
 10116              	.LVL910:
 10117              	.L860:
 10118 0062 10BD     		pop	{r4, pc}
 10119              	.LVL911:
 10120              	.L866:
4371:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 10121              		.loc 1 4371 0
 10122 0064 FFF7FEFF 		bl	I2C_ITError
 10123              	.LVL912:
4373:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 10124              		.loc 1 4373 0
 10125 0068 FBE7     		b	.L860
 10126              		.cfi_endproc
 10127              	.LFE158:
 10129              		.section	.text.I2C_DMAAbort,"ax",%progbits
 10130              		.align	1
 10131              		.syntax unified
 10132              		.thumb
 10133              		.thumb_func
 10134              		.fpu fpv4-sp-d16
 10136              	I2C_DMAAbort:
 10137              	.LFB191:
6039:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogati
 10138              		.loc 1 6039 0
 10139              		.cfi_startproc
 10140              		@ args = 0, pretend = 0, frame = 0
 10141              		@ frame_needed = 0, uses_anonymous_args = 0
 10142              	.LVL913:
 10143 0000 08B5     		push	{r3, lr}
 10144              	.LCFI138:
 10145              		.cfi_def_cfa_offset 8
 10146              		.cfi_offset 3, -8
 10147              		.cfi_offset 14, -4
6040:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 10148              		.loc 1 6040 0
 10149 0002 806A     		ldr	r0, [r0, #40]
 10150              	.LVL914:
ARM GAS  /tmp/ccpQQaSN.s 			page 322


6043:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   hi2c->hdmarx->XferAbortCallback = NULL;
 10151              		.loc 1 6043 0
 10152 0004 826B     		ldr	r2, [r0, #56]
 10153 0006 0023     		movs	r3, #0
 10154 0008 9363     		str	r3, [r2, #56]
6044:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 10155              		.loc 1 6044 0
 10156 000a C26B     		ldr	r2, [r0, #60]
 10157 000c 9363     		str	r3, [r2, #56]
6047:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 10158              		.loc 1 6047 0
 10159 000e 90F84130 		ldrb	r3, [r0, #65]	@ zero_extendqisi2
 10160 0012 DBB2     		uxtb	r3, r3
 10161 0014 602B     		cmp	r3, #96
 10162 0016 02D0     		beq	.L871
6064:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
 10163              		.loc 1 6064 0
 10164 0018 FFF7FEFF 		bl	HAL_I2C_ErrorCallback
 10165              	.LVL915:
 10166 001c 08BD     		pop	{r3, pc}
 10167              	.LVL916:
 10168              	.L871:
6049:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 10169              		.loc 1 6049 0
 10170 001e 2023     		movs	r3, #32
 10171 0020 80F84130 		strb	r3, [r0, #65]
6055:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
 10172              		.loc 1 6055 0
 10173 0024 FFF7FEFF 		bl	HAL_I2C_AbortCpltCallback
 10174              	.LVL917:
 10175 0028 08BD     		pop	{r3, pc}
 10176              		.cfi_endproc
 10177              	.LFE191:
 10179              		.section	.text.HAL_I2C_GetState,"ax",%progbits
 10180              		.align	1
 10181              		.global	HAL_I2C_GetState
 10182              		.syntax unified
 10183              		.thumb
 10184              		.thumb_func
 10185              		.fpu fpv4-sp-d16
 10187              	HAL_I2C_GetState:
 10188              	.LFB169:
4564:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Return I2C handle state */
 10189              		.loc 1 4564 0
 10190              		.cfi_startproc
 10191              		@ args = 0, pretend = 0, frame = 0
 10192              		@ frame_needed = 0, uses_anonymous_args = 0
 10193              		@ link register save eliminated.
 10194              	.LVL918:
4566:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
 10195              		.loc 1 4566 0
 10196 0000 90F84100 		ldrb	r0, [r0, #65]	@ zero_extendqisi2
 10197              	.LVL919:
4567:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 10198              		.loc 1 4567 0
 10199 0004 7047     		bx	lr
 10200              		.cfi_endproc
ARM GAS  /tmp/ccpQQaSN.s 			page 323


 10201              	.LFE169:
 10203              		.section	.text.HAL_I2C_GetMode,"ax",%progbits
 10204              		.align	1
 10205              		.global	HAL_I2C_GetMode
 10206              		.syntax unified
 10207              		.thumb
 10208              		.thumb_func
 10209              		.fpu fpv4-sp-d16
 10211              	HAL_I2C_GetMode:
 10212              	.LFB170:
4576:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   return hi2c->Mode;
 10213              		.loc 1 4576 0
 10214              		.cfi_startproc
 10215              		@ args = 0, pretend = 0, frame = 0
 10216              		@ frame_needed = 0, uses_anonymous_args = 0
 10217              		@ link register save eliminated.
 10218              	.LVL920:
4577:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
 10219              		.loc 1 4577 0
 10220 0000 90F84200 		ldrb	r0, [r0, #66]	@ zero_extendqisi2
 10221              	.LVL921:
4578:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 10222              		.loc 1 4578 0
 10223 0004 7047     		bx	lr
 10224              		.cfi_endproc
 10225              	.LFE170:
 10227              		.section	.text.HAL_I2C_GetError,"ax",%progbits
 10228              		.align	1
 10229              		.global	HAL_I2C_GetError
 10230              		.syntax unified
 10231              		.thumb
 10232              		.thumb_func
 10233              		.fpu fpv4-sp-d16
 10235              	HAL_I2C_GetError:
 10236              	.LFB171:
4587:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   return hi2c->ErrorCode;
 10237              		.loc 1 4587 0
 10238              		.cfi_startproc
 10239              		@ args = 0, pretend = 0, frame = 0
 10240              		@ frame_needed = 0, uses_anonymous_args = 0
 10241              		@ link register save eliminated.
 10242              	.LVL922:
4588:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
 10243              		.loc 1 4588 0
 10244 0000 406C     		ldr	r0, [r0, #68]
 10245              	.LVL923:
4589:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 10246              		.loc 1 4589 0
 10247 0002 7047     		bx	lr
 10248              		.cfi_endproc
 10249              	.LFE171:
 10251              		.text
 10252              	.Letext0:
 10253              		.file 2 "/usr/include/newlib/machine/_default_types.h"
 10254              		.file 3 "/usr/include/newlib/sys/_stdint.h"
 10255              		.file 4 "../../core/ST/CMSIS/Include/core_cm4.h"
 10256              		.file 5 "../../core/ST/CMSIS/Device/ST/STM32L4xx/Include/system_stm32l4xx.h"
ARM GAS  /tmp/ccpQQaSN.s 			page 324


 10257              		.file 6 "../../core/ST/CMSIS/Device/ST/STM32L4xx/Include/stm32l496xx.h"
 10258              		.file 7 "../../core/ST/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h"
 10259              		.file 8 "../../core/ST/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 10260              		.file 9 "../../core/ST/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma.h"
 10261              		.file 10 "../../core/ST/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_i2c.h"
 10262              		.file 11 "../../core/ST/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal.h"
ARM GAS  /tmp/ccpQQaSN.s 			page 325


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32l4xx_hal_i2c.c
     /tmp/ccpQQaSN.s:18     .text.I2C_Flush_TXDR:0000000000000000 $t
     /tmp/ccpQQaSN.s:24     .text.I2C_Flush_TXDR:0000000000000000 I2C_Flush_TXDR
     /tmp/ccpQQaSN.s:57     .text.I2C_TransferConfig:0000000000000000 $t
     /tmp/ccpQQaSN.s:63     .text.I2C_TransferConfig:0000000000000000 I2C_TransferConfig
     /tmp/ccpQQaSN.s:109    .text.I2C_Enable_IRQ:0000000000000000 $t
     /tmp/ccpQQaSN.s:115    .text.I2C_Enable_IRQ:0000000000000000 I2C_Enable_IRQ
     /tmp/ccpQQaSN.s:224    .text.I2C_Enable_IRQ:0000000000000078 $d
     /tmp/ccpQQaSN.s:9580   .text.I2C_Master_ISR_DMA:0000000000000000 I2C_Master_ISR_DMA
     /tmp/ccpQQaSN.s:9373   .text.I2C_Slave_ISR_DMA:0000000000000000 I2C_Slave_ISR_DMA
     /tmp/ccpQQaSN.s:230    .text.I2C_Disable_IRQ:0000000000000000 $t
     /tmp/ccpQQaSN.s:236    .text.I2C_Disable_IRQ:0000000000000000 I2C_Disable_IRQ
     /tmp/ccpQQaSN.s:400    .text.I2C_ConvertOtherXferOptions:0000000000000000 $t
     /tmp/ccpQQaSN.s:406    .text.I2C_ConvertOtherXferOptions:0000000000000000 I2C_ConvertOtherXferOptions
     /tmp/ccpQQaSN.s:439    .text.I2C_IsAcknowledgeFailed:0000000000000000 $t
     /tmp/ccpQQaSN.s:445    .text.I2C_IsAcknowledgeFailed:0000000000000000 I2C_IsAcknowledgeFailed
     /tmp/ccpQQaSN.s:549    .text.I2C_WaitOnTXISFlagUntilTimeout:0000000000000000 $t
     /tmp/ccpQQaSN.s:555    .text.I2C_WaitOnTXISFlagUntilTimeout:0000000000000000 I2C_WaitOnTXISFlagUntilTimeout
     /tmp/ccpQQaSN.s:629    .text.I2C_WaitOnFlagUntilTimeout:0000000000000000 $t
     /tmp/ccpQQaSN.s:635    .text.I2C_WaitOnFlagUntilTimeout:0000000000000000 I2C_WaitOnFlagUntilTimeout
     /tmp/ccpQQaSN.s:705    .text.I2C_RequestMemoryWrite:0000000000000000 $t
     /tmp/ccpQQaSN.s:711    .text.I2C_RequestMemoryWrite:0000000000000000 I2C_RequestMemoryWrite
     /tmp/ccpQQaSN.s:808    .text.I2C_RequestMemoryWrite:000000000000006c $d
     /tmp/ccpQQaSN.s:813    .text.I2C_RequestMemoryRead:0000000000000000 $t
     /tmp/ccpQQaSN.s:819    .text.I2C_RequestMemoryRead:0000000000000000 I2C_RequestMemoryRead
     /tmp/ccpQQaSN.s:916    .text.I2C_RequestMemoryRead:000000000000006c $d
     /tmp/ccpQQaSN.s:921    .text.I2C_WaitOnSTOPFlagUntilTimeout:0000000000000000 $t
     /tmp/ccpQQaSN.s:927    .text.I2C_WaitOnSTOPFlagUntilTimeout:0000000000000000 I2C_WaitOnSTOPFlagUntilTimeout
     /tmp/ccpQQaSN.s:998    .text.I2C_WaitOnRXNEFlagUntilTimeout:0000000000000000 $t
     /tmp/ccpQQaSN.s:1004   .text.I2C_WaitOnRXNEFlagUntilTimeout:0000000000000000 I2C_WaitOnRXNEFlagUntilTimeout
     /tmp/ccpQQaSN.s:1114   .text.HAL_I2C_MspInit:0000000000000000 $t
     /tmp/ccpQQaSN.s:1121   .text.HAL_I2C_MspInit:0000000000000000 HAL_I2C_MspInit
     /tmp/ccpQQaSN.s:1134   .text.HAL_I2C_Init:0000000000000000 $t
     /tmp/ccpQQaSN.s:1141   .text.HAL_I2C_Init:0000000000000000 HAL_I2C_Init
     /tmp/ccpQQaSN.s:1274   .text.HAL_I2C_MspDeInit:0000000000000000 $t
     /tmp/ccpQQaSN.s:1281   .text.HAL_I2C_MspDeInit:0000000000000000 HAL_I2C_MspDeInit
     /tmp/ccpQQaSN.s:1294   .text.HAL_I2C_DeInit:0000000000000000 $t
     /tmp/ccpQQaSN.s:1301   .text.HAL_I2C_DeInit:0000000000000000 HAL_I2C_DeInit
     /tmp/ccpQQaSN.s:1355   .text.HAL_I2C_Master_Transmit:0000000000000000 $t
     /tmp/ccpQQaSN.s:1362   .text.HAL_I2C_Master_Transmit:0000000000000000 HAL_I2C_Master_Transmit
     /tmp/ccpQQaSN.s:1613   .text.HAL_I2C_Master_Transmit:0000000000000174 $d
     /tmp/ccpQQaSN.s:1618   .text.HAL_I2C_Master_Receive:0000000000000000 $t
     /tmp/ccpQQaSN.s:1625   .text.HAL_I2C_Master_Receive:0000000000000000 HAL_I2C_Master_Receive
     /tmp/ccpQQaSN.s:1875   .text.HAL_I2C_Master_Receive:0000000000000174 $d
     /tmp/ccpQQaSN.s:1880   .text.HAL_I2C_Slave_Transmit:0000000000000000 $t
     /tmp/ccpQQaSN.s:1887   .text.HAL_I2C_Slave_Transmit:0000000000000000 HAL_I2C_Slave_Transmit
     /tmp/ccpQQaSN.s:2155   .text.HAL_I2C_Slave_Receive:0000000000000000 $t
     /tmp/ccpQQaSN.s:2162   .text.HAL_I2C_Slave_Receive:0000000000000000 HAL_I2C_Slave_Receive
     /tmp/ccpQQaSN.s:2417   .text.HAL_I2C_Master_Transmit_IT:0000000000000000 $t
     /tmp/ccpQQaSN.s:2424   .text.HAL_I2C_Master_Transmit_IT:0000000000000000 HAL_I2C_Master_Transmit_IT
     /tmp/ccpQQaSN.s:2553   .text.HAL_I2C_Master_Transmit_IT:000000000000008c $d
     /tmp/ccpQQaSN.s:9078   .text.I2C_Master_ISR_IT:0000000000000000 I2C_Master_ISR_IT
     /tmp/ccpQQaSN.s:2560   .text.HAL_I2C_Master_Receive_IT:0000000000000000 $t
     /tmp/ccpQQaSN.s:2567   .text.HAL_I2C_Master_Receive_IT:0000000000000000 HAL_I2C_Master_Receive_IT
     /tmp/ccpQQaSN.s:2696   .text.HAL_I2C_Master_Receive_IT:000000000000008c $d
     /tmp/ccpQQaSN.s:2703   .text.HAL_I2C_Slave_Transmit_IT:0000000000000000 $t
ARM GAS  /tmp/ccpQQaSN.s 			page 326


     /tmp/ccpQQaSN.s:2710   .text.HAL_I2C_Slave_Transmit_IT:0000000000000000 HAL_I2C_Slave_Transmit_IT
     /tmp/ccpQQaSN.s:2788   .text.HAL_I2C_Slave_Transmit_IT:000000000000005c $d
     /tmp/ccpQQaSN.s:8657   .text.I2C_Slave_ISR_IT:0000000000000000 I2C_Slave_ISR_IT
     /tmp/ccpQQaSN.s:2794   .text.HAL_I2C_Slave_Receive_IT:0000000000000000 $t
     /tmp/ccpQQaSN.s:2801   .text.HAL_I2C_Slave_Receive_IT:0000000000000000 HAL_I2C_Slave_Receive_IT
     /tmp/ccpQQaSN.s:2879   .text.HAL_I2C_Slave_Receive_IT:000000000000005c $d
     /tmp/ccpQQaSN.s:2885   .text.HAL_I2C_Master_Transmit_DMA:0000000000000000 $t
     /tmp/ccpQQaSN.s:2892   .text.HAL_I2C_Master_Transmit_DMA:0000000000000000 HAL_I2C_Master_Transmit_DMA
     /tmp/ccpQQaSN.s:3127   .text.HAL_I2C_Master_Transmit_DMA:0000000000000138 $d
     /tmp/ccpQQaSN.s:9873   .text.I2C_DMAMasterTransmitCplt:0000000000000000 I2C_DMAMasterTransmitCplt
     /tmp/ccpQQaSN.s:9838   .text.I2C_DMAError:0000000000000000 I2C_DMAError
     /tmp/ccpQQaSN.s:3137   .text.HAL_I2C_Master_Receive_DMA:0000000000000000 $t
     /tmp/ccpQQaSN.s:3144   .text.HAL_I2C_Master_Receive_DMA:0000000000000000 HAL_I2C_Master_Receive_DMA
     /tmp/ccpQQaSN.s:3375   .text.HAL_I2C_Master_Receive_DMA:0000000000000134 $d
     /tmp/ccpQQaSN.s:9959   .text.I2C_DMAMasterReceiveCplt:0000000000000000 I2C_DMAMasterReceiveCplt
     /tmp/ccpQQaSN.s:3385   .text.HAL_I2C_Slave_Transmit_DMA:0000000000000000 $t
     /tmp/ccpQQaSN.s:3392   .text.HAL_I2C_Slave_Transmit_DMA:0000000000000000 HAL_I2C_Slave_Transmit_DMA
     /tmp/ccpQQaSN.s:3556   .text.HAL_I2C_Slave_Transmit_DMA:00000000000000dc $d
     /tmp/ccpQQaSN.s:7840   .text.I2C_DMASlaveTransmitCplt:0000000000000000 I2C_DMASlaveTransmitCplt
     /tmp/ccpQQaSN.s:3564   .text.HAL_I2C_Slave_Receive_DMA:0000000000000000 $t
     /tmp/ccpQQaSN.s:3571   .text.HAL_I2C_Slave_Receive_DMA:0000000000000000 HAL_I2C_Slave_Receive_DMA
     /tmp/ccpQQaSN.s:3738   .text.HAL_I2C_Slave_Receive_DMA:00000000000000e0 $d
     /tmp/ccpQQaSN.s:7885   .text.I2C_DMASlaveReceiveCplt:0000000000000000 I2C_DMASlaveReceiveCplt
     /tmp/ccpQQaSN.s:3746   .text.HAL_I2C_Mem_Write:0000000000000000 $t
     /tmp/ccpQQaSN.s:3753   .text.HAL_I2C_Mem_Write:0000000000000000 HAL_I2C_Mem_Write
     /tmp/ccpQQaSN.s:4040   .text.HAL_I2C_Mem_Read:0000000000000000 $t
     /tmp/ccpQQaSN.s:4047   .text.HAL_I2C_Mem_Read:0000000000000000 HAL_I2C_Mem_Read
     /tmp/ccpQQaSN.s:4334   .text.HAL_I2C_Mem_Read:00000000000001a4 $d
     /tmp/ccpQQaSN.s:4339   .text.HAL_I2C_Mem_Write_IT:0000000000000000 $t
     /tmp/ccpQQaSN.s:4346   .text.HAL_I2C_Mem_Write_IT:0000000000000000 HAL_I2C_Mem_Write_IT
     /tmp/ccpQQaSN.s:4512   .text.HAL_I2C_Mem_Write_IT:00000000000000e4 $d
     /tmp/ccpQQaSN.s:4518   .text.HAL_I2C_Mem_Read_IT:0000000000000000 $t
     /tmp/ccpQQaSN.s:4525   .text.HAL_I2C_Mem_Read_IT:0000000000000000 HAL_I2C_Mem_Read_IT
     /tmp/ccpQQaSN.s:4692   .text.HAL_I2C_Mem_Read_IT:00000000000000e8 $d
     /tmp/ccpQQaSN.s:4699   .text.HAL_I2C_Mem_Write_DMA:0000000000000000 $t
     /tmp/ccpQQaSN.s:4706   .text.HAL_I2C_Mem_Write_DMA:0000000000000000 HAL_I2C_Mem_Write_DMA
     /tmp/ccpQQaSN.s:4945   .text.HAL_I2C_Mem_Write_DMA:0000000000000178 $d
     /tmp/ccpQQaSN.s:4953   .text.HAL_I2C_Mem_Read_DMA:0000000000000000 $t
     /tmp/ccpQQaSN.s:4960   .text.HAL_I2C_Mem_Read_DMA:0000000000000000 HAL_I2C_Mem_Read_DMA
     /tmp/ccpQQaSN.s:5200   .text.HAL_I2C_Mem_Read_DMA:000000000000017c $d
     /tmp/ccpQQaSN.s:5209   .text.HAL_I2C_IsDeviceReady:0000000000000000 $t
     /tmp/ccpQQaSN.s:5216   .text.HAL_I2C_IsDeviceReady:0000000000000000 HAL_I2C_IsDeviceReady
     /tmp/ccpQQaSN.s:5488   .text.HAL_I2C_Master_Sequential_Transmit_IT:0000000000000000 $t
     /tmp/ccpQQaSN.s:5495   .text.HAL_I2C_Master_Sequential_Transmit_IT:0000000000000000 HAL_I2C_Master_Sequential_Transmit_IT
     /tmp/ccpQQaSN.s:5666   .text.HAL_I2C_Master_Sequential_Transmit_IT:00000000000000bc $d
     /tmp/ccpQQaSN.s:5672   .text.HAL_I2C_Master_Sequential_Transmit_DMA:0000000000000000 $t
     /tmp/ccpQQaSN.s:5679   .text.HAL_I2C_Master_Sequential_Transmit_DMA:0000000000000000 HAL_I2C_Master_Sequential_Transmit_DMA
     /tmp/ccpQQaSN.s:5956   .text.HAL_I2C_Master_Sequential_Transmit_DMA:0000000000000168 $d
     /tmp/ccpQQaSN.s:5965   .text.HAL_I2C_Master_Sequential_Receive_IT:0000000000000000 $t
     /tmp/ccpQQaSN.s:5972   .text.HAL_I2C_Master_Sequential_Receive_IT:0000000000000000 HAL_I2C_Master_Sequential_Receive_IT
     /tmp/ccpQQaSN.s:6143   .text.HAL_I2C_Master_Sequential_Receive_IT:00000000000000bc $d
     /tmp/ccpQQaSN.s:6149   .text.HAL_I2C_Master_Sequential_Receive_DMA:0000000000000000 $t
     /tmp/ccpQQaSN.s:6156   .text.HAL_I2C_Master_Sequential_Receive_DMA:0000000000000000 HAL_I2C_Master_Sequential_Receive_DMA
     /tmp/ccpQQaSN.s:6433   .text.HAL_I2C_Master_Sequential_Receive_DMA:0000000000000168 $d
     /tmp/ccpQQaSN.s:6442   .text.HAL_I2C_Slave_Sequential_Transmit_IT:0000000000000000 $t
     /tmp/ccpQQaSN.s:6449   .text.HAL_I2C_Slave_Sequential_Transmit_IT:0000000000000000 HAL_I2C_Slave_Sequential_Transmit_IT
     /tmp/ccpQQaSN.s:6604   .text.HAL_I2C_Slave_Sequential_Transmit_IT:00000000000000c8 $d
ARM GAS  /tmp/ccpQQaSN.s 			page 327


     /tmp/ccpQQaSN.s:10136  .text.I2C_DMAAbort:0000000000000000 I2C_DMAAbort
     /tmp/ccpQQaSN.s:6610   .text.HAL_I2C_Slave_Sequential_Transmit_DMA:0000000000000000 $t
     /tmp/ccpQQaSN.s:6617   .text.HAL_I2C_Slave_Sequential_Transmit_DMA:0000000000000000 HAL_I2C_Slave_Sequential_Transmit_DMA
     /tmp/ccpQQaSN.s:6887   .text.HAL_I2C_Slave_Sequential_Transmit_DMA:0000000000000184 $d
     /tmp/ccpQQaSN.s:6895   .text.HAL_I2C_Slave_Sequential_Receive_IT:0000000000000000 $t
     /tmp/ccpQQaSN.s:6902   .text.HAL_I2C_Slave_Sequential_Receive_IT:0000000000000000 HAL_I2C_Slave_Sequential_Receive_IT
     /tmp/ccpQQaSN.s:7057   .text.HAL_I2C_Slave_Sequential_Receive_IT:00000000000000c8 $d
     /tmp/ccpQQaSN.s:7063   .text.HAL_I2C_Slave_Sequential_Receive_DMA:0000000000000000 $t
     /tmp/ccpQQaSN.s:7070   .text.HAL_I2C_Slave_Sequential_Receive_DMA:0000000000000000 HAL_I2C_Slave_Sequential_Receive_DMA
     /tmp/ccpQQaSN.s:7343   .text.HAL_I2C_Slave_Sequential_Receive_DMA:0000000000000188 $d
     /tmp/ccpQQaSN.s:7351   .text.HAL_I2C_EnableListen_IT:0000000000000000 $t
     /tmp/ccpQQaSN.s:7358   .text.HAL_I2C_EnableListen_IT:0000000000000000 HAL_I2C_EnableListen_IT
     /tmp/ccpQQaSN.s:7398   .text.HAL_I2C_EnableListen_IT:0000000000000024 $d
     /tmp/ccpQQaSN.s:7403   .text.HAL_I2C_DisableListen_IT:0000000000000000 $t
     /tmp/ccpQQaSN.s:7410   .text.HAL_I2C_DisableListen_IT:0000000000000000 HAL_I2C_DisableListen_IT
     /tmp/ccpQQaSN.s:7462   .text.HAL_I2C_Master_Abort_IT:0000000000000000 $t
     /tmp/ccpQQaSN.s:7469   .text.HAL_I2C_Master_Abort_IT:0000000000000000 HAL_I2C_Master_Abort_IT
     /tmp/ccpQQaSN.s:7554   .text.HAL_I2C_Master_Abort_IT:0000000000000064 $d
     /tmp/ccpQQaSN.s:7559   .text.HAL_I2C_EV_IRQHandler:0000000000000000 $t
     /tmp/ccpQQaSN.s:7566   .text.HAL_I2C_EV_IRQHandler:0000000000000000 HAL_I2C_EV_IRQHandler
     /tmp/ccpQQaSN.s:7597   .text.HAL_I2C_MasterTxCpltCallback:0000000000000000 $t
     /tmp/ccpQQaSN.s:7604   .text.HAL_I2C_MasterTxCpltCallback:0000000000000000 HAL_I2C_MasterTxCpltCallback
     /tmp/ccpQQaSN.s:7617   .text.HAL_I2C_MasterRxCpltCallback:0000000000000000 $t
     /tmp/ccpQQaSN.s:7624   .text.HAL_I2C_MasterRxCpltCallback:0000000000000000 HAL_I2C_MasterRxCpltCallback
     /tmp/ccpQQaSN.s:7637   .text.I2C_ITMasterSequentialCplt:0000000000000000 $t
     /tmp/ccpQQaSN.s:7643   .text.I2C_ITMasterSequentialCplt:0000000000000000 I2C_ITMasterSequentialCplt
     /tmp/ccpQQaSN.s:7713   .text.HAL_I2C_SlaveTxCpltCallback:0000000000000000 $t
     /tmp/ccpQQaSN.s:7720   .text.HAL_I2C_SlaveTxCpltCallback:0000000000000000 HAL_I2C_SlaveTxCpltCallback
     /tmp/ccpQQaSN.s:7733   .text.HAL_I2C_SlaveRxCpltCallback:0000000000000000 $t
     /tmp/ccpQQaSN.s:7740   .text.HAL_I2C_SlaveRxCpltCallback:0000000000000000 HAL_I2C_SlaveRxCpltCallback
     /tmp/ccpQQaSN.s:7753   .text.I2C_ITSlaveSequentialCplt:0000000000000000 $t
     /tmp/ccpQQaSN.s:7759   .text.I2C_ITSlaveSequentialCplt:0000000000000000 I2C_ITSlaveSequentialCplt
     /tmp/ccpQQaSN.s:7834   .text.I2C_DMASlaveTransmitCplt:0000000000000000 $t
     /tmp/ccpQQaSN.s:7879   .text.I2C_DMASlaveReceiveCplt:0000000000000000 $t
     /tmp/ccpQQaSN.s:7926   .text.HAL_I2C_AddrCallback:0000000000000000 $t
     /tmp/ccpQQaSN.s:7933   .text.HAL_I2C_AddrCallback:0000000000000000 HAL_I2C_AddrCallback
     /tmp/ccpQQaSN.s:7946   .text.I2C_ITAddrCplt:0000000000000000 $t
     /tmp/ccpQQaSN.s:7952   .text.I2C_ITAddrCplt:0000000000000000 I2C_ITAddrCplt
     /tmp/ccpQQaSN.s:8075   .text.HAL_I2C_ListenCpltCallback:0000000000000000 $t
     /tmp/ccpQQaSN.s:8082   .text.HAL_I2C_ListenCpltCallback:0000000000000000 HAL_I2C_ListenCpltCallback
     /tmp/ccpQQaSN.s:8095   .text.I2C_ITListenCplt:0000000000000000 $t
     /tmp/ccpQQaSN.s:8101   .text.I2C_ITListenCplt:0000000000000000 I2C_ITListenCplt
     /tmp/ccpQQaSN.s:8180   .text.I2C_ITListenCplt:0000000000000064 $d
     /tmp/ccpQQaSN.s:8185   .text.HAL_I2C_MemTxCpltCallback:0000000000000000 $t
     /tmp/ccpQQaSN.s:8192   .text.HAL_I2C_MemTxCpltCallback:0000000000000000 HAL_I2C_MemTxCpltCallback
     /tmp/ccpQQaSN.s:8205   .text.HAL_I2C_MemRxCpltCallback:0000000000000000 $t
     /tmp/ccpQQaSN.s:8212   .text.HAL_I2C_MemRxCpltCallback:0000000000000000 HAL_I2C_MemRxCpltCallback
     /tmp/ccpQQaSN.s:8225   .text.HAL_I2C_ErrorCallback:0000000000000000 $t
     /tmp/ccpQQaSN.s:8232   .text.HAL_I2C_ErrorCallback:0000000000000000 HAL_I2C_ErrorCallback
     /tmp/ccpQQaSN.s:8245   .text.HAL_I2C_AbortCpltCallback:0000000000000000 $t
     /tmp/ccpQQaSN.s:8252   .text.HAL_I2C_AbortCpltCallback:0000000000000000 HAL_I2C_AbortCpltCallback
     /tmp/ccpQQaSN.s:8265   .text.I2C_ITError:0000000000000000 $t
     /tmp/ccpQQaSN.s:8271   .text.I2C_ITError:0000000000000000 I2C_ITError
     /tmp/ccpQQaSN.s:8442   .text.I2C_ITError:00000000000000e8 $d
     /tmp/ccpQQaSN.s:8449   .text.I2C_ITSlaveCplt:0000000000000000 $t
     /tmp/ccpQQaSN.s:8455   .text.I2C_ITSlaveCplt:0000000000000000 I2C_ITSlaveCplt
     /tmp/ccpQQaSN.s:8646   .text.I2C_ITSlaveCplt:0000000000000118 $d
ARM GAS  /tmp/ccpQQaSN.s 			page 328


     /tmp/ccpQQaSN.s:8651   .text.I2C_Slave_ISR_IT:0000000000000000 $t
     /tmp/ccpQQaSN.s:8911   .text.I2C_ITMasterCplt:0000000000000000 $t
     /tmp/ccpQQaSN.s:8917   .text.I2C_ITMasterCplt:0000000000000000 I2C_ITMasterCplt
     /tmp/ccpQQaSN.s:9072   .text.I2C_Master_ISR_IT:0000000000000000 $t
     /tmp/ccpQQaSN.s:9367   .text.I2C_Slave_ISR_DMA:0000000000000000 $t
     /tmp/ccpQQaSN.s:9574   .text.I2C_Master_ISR_DMA:0000000000000000 $t
     /tmp/ccpQQaSN.s:9832   .text.I2C_DMAError:0000000000000000 $t
     /tmp/ccpQQaSN.s:9867   .text.I2C_DMAMasterTransmitCplt:0000000000000000 $t
     /tmp/ccpQQaSN.s:9953   .text.I2C_DMAMasterReceiveCplt:0000000000000000 $t
     /tmp/ccpQQaSN.s:10039  .text.HAL_I2C_ER_IRQHandler:0000000000000000 $t
     /tmp/ccpQQaSN.s:10046  .text.HAL_I2C_ER_IRQHandler:0000000000000000 HAL_I2C_ER_IRQHandler
     /tmp/ccpQQaSN.s:10130  .text.I2C_DMAAbort:0000000000000000 $t
     /tmp/ccpQQaSN.s:10180  .text.HAL_I2C_GetState:0000000000000000 $t
     /tmp/ccpQQaSN.s:10187  .text.HAL_I2C_GetState:0000000000000000 HAL_I2C_GetState
     /tmp/ccpQQaSN.s:10204  .text.HAL_I2C_GetMode:0000000000000000 $t
     /tmp/ccpQQaSN.s:10211  .text.HAL_I2C_GetMode:0000000000000000 HAL_I2C_GetMode
     /tmp/ccpQQaSN.s:10228  .text.HAL_I2C_GetError:0000000000000000 $t
     /tmp/ccpQQaSN.s:10235  .text.HAL_I2C_GetError:0000000000000000 HAL_I2C_GetError
                     .debug_frame:0000000000000010 $d

UNDEFINED SYMBOLS
HAL_GetTick
HAL_DMA_Start_IT
HAL_DMA_Abort_IT
