Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab10_behav xil_defaultlib.lab10 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 18 for port 'addr1' [D:/DLab/Lab/lab10_for_student/Lab10/lab10/lab10.srcs/sources_1/lab10.v:124]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 18 for port 'addr2' [D:/DLab/Lab/lab10_for_student/Lab10/lab10/lab10.srcs/sources_1/lab10.v:125]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 18 for port 'addr1' [D:/DLab/Lab/lab10_for_student/Lab10/lab10/lab10.srcs/sources_1/lab10.v:129]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 18 for port 'addr2' [D:/DLab/Lab/lab10_for_student/Lab10/lab10/lab10.srcs/sources_1/lab10.v:130]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.vga_sync
Compiling module xil_defaultlib.clk_divider(divider=2)
Compiling module xil_defaultlib.sram(DATA_WIDTH=12,ADDR_WIDTH=18...
Compiling module xil_defaultlib.sram(DATA_WIDTH=12,ADDR_WIDTH=18...
Compiling module xil_defaultlib.lab10
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab10_behav
