
Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: RD-LAPTOP

Implementation : impl1

# Written on Fri Apr 29 14:30:28 2022

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      "C:\Users\reeve\git\EEE5117,8Z\Projects\Counter\Counter.fdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



Constraints with issues
***********************

set_false_path -from [get_registers *] - - to [get_ports bp*]
	@E::"c:/users/reeve/git/eee5117,8z/projects/counter/counter.fdc":9:0:9:0|Duplicate parameter "-syn_tdm" and "-disable" for param "-". Check if any short form of the parameter is specified. This could cause incorrect CC result. Constraint will be disabled.
set_false_path -from [get_registers *] - - to [get_ports op*]
	@E::"c:/users/reeve/git/eee5117,8z/projects/counter/counter.fdc":7:0:7:0|Duplicate parameter "-syn_tdm" and "-disable" for param "-". Check if any short form of the parameter is specified. This could cause incorrect CC result. Constraint will be disabled.
set_false_path -to [get_registers *] - - from [get_ports bp*]
	@E::"c:/users/reeve/git/eee5117,8z/projects/counter/counter.fdc":8:0:8:0|Duplicate parameter "-syn_tdm" and "-disable" for param "-". Check if any short form of the parameter is specified. This could cause incorrect CC result. Constraint will be disabled.
set_false_path -to [get_registers *] - - from [get_ports ip*]
	@E::"c:/users/reeve/git/eee5117,8z/projects/counter/counter.fdc":6:0:6:0|Duplicate parameter "-syn_tdm" and "-disable" for param "-". Check if any short form of the parameter is specified. This could cause incorrect CC result. Constraint will be disabled.



Clock Summary
*************

          Start                                     Requested     Requested     Clock        Clock                   Clock
Level     Clock                                     Frequency     Period        Type         Group                   Load 
--------------------------------------------------------------------------------------------------------------------------
0 -       ipClk                                     50.0 MHz      20.000        declared     default_clkgroup        192  
                                                                                                                          
0 -       System                                    200.0 MHz     5.000         system       system_clkgroup         0    
                                                                                                                          
0 -       reveal_coretop|jtck_inferred_clock[0]     200.0 MHz     5.000         inferred     Inferred_clkgroup_0     166  
==========================================================================================================================


Clock Load Summary
******************

                                          Clock     Source                                                                 Clock Pin                                                                    Non-clock Pin     Non-clock Pin                                                                      
Clock                                     Load      Pin                                                                    Seq Example                                                                  Seq Example       Comb Example                                                                       
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ipClk                                     192       ipClk(port)                                                            UART_TxSend.C                                                                -                 -                                                                                  
                                                                                                                                                                                                                                                                                                             
System                                    0         -                                                                      -                                                                            -                 -                                                                                  
                                                                                                                                                                                                                                                                                                             
reveal_coretop|jtck_inferred_clock[0]     166       Counter_reveal_coretop_instance.jtagconn16_inst_0.jtck(jtagconn16)     Counter_reveal_coretop_instance.counter_la0_inst_0.tm_u.tm_first_rd_d1.C     -                 Counter_reveal_coretop_instance.counter_la0_inst_0.tm_u.genblk4\.un1_jtck.I[0](inv)
=============================================================================================================================================================================================================================================================================================================
