#Build: Synplify Pro H-2013.03-1 , Build 274R, Mar  1 2013
#install: C:\FPGAtools\Synopsys\fpga_H2013031
#OS: Windows 7 6.1
#Hostname: TSTEZELBERG-S25

#Implementation: rev_1

$ Start of Compile
#Thu May 29 07:11:05 2014

Synopsys HDL Compiler, version comp201303rc, Build 036R, built Feb 25 2013
@N|Running in 64-bit mode
Copyright (C) 1994-2013 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.

Synopsys VHDL Compiler, version comp201303rc, Build 036R, built Feb 25 2013
@N|Running in 64-bit mode
Copyright (C) 1994-2013 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.

@N: CD720 :"C:\FPGAtools\Synopsys\fpga_H2013031\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\shiftreg.vhd":42:7:42:14|Top entity is set to shiftreg.
VHDL syntax check successful!
File C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd changed - recompiling

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 75MB peak: 76MB)

# Thu May 29 07:11:06 2014

###########################################################]
Synopsys Verilog Compiler, version comp201303rc, Build 045R, built Feb 28 2013
@N|Running in 64-bit mode
Copyright (C) 1994-2013 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.

@I::"C:\FPGAtools\Synopsys\fpga_H2013031\lib\altera\altera.v"
@I::"C:\FPGAtools\Synopsys\fpga_H2013031\lib\altera\quartus_II101\cycloneiii.v"
@I::"C:\FPGAtools\Synopsys\fpga_H2013031\lib\altera\quartus_II101\altera_mf.v"
@I::"C:\FPGAtools\Synopsys\fpga_H2013031\lib\altera\quartus_II101\altera_lpm.v"
@I::"C:\FPGAtools\Synopsys\fpga_H2013031\lib\altera\quartus_II101\altera_primitives.v"
@I::"C:\FPGAtools\Synopsys\fpga_H2013031\lib\vlog\umr_capim.v"
@I::"C:\FPGAtools\Synopsys\fpga_H2013031\lib\vlog\scemi_objects.v"
@I::"C:\FPGAtools\Synopsys\fpga_H2013031\lib\vlog\scemi_pipes.svh"
@I::"C:\FPGAtools\Synopsys\fpga_H2013031\lib\vlog\hypermods.v"
@I::"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\C__altera_10_0_quartus_eda_fv_lib_verilog\cycloneiii_crcblock.v"
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

# Thu May 29 07:11:06 2014

###########################################################]
@N: CD720 :"C:\FPGAtools\Synopsys\fpga_H2013031\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":136:7:136:17|Top entity is set to ladder_fpga.
File C:\FPGAtools\Synopsys\fpga_H2013031\lib\altera\quartus_II81\altera_mf.vhd changed - recompiling
File C:\FPGAtools\Synopsys\fpga_H2013031\lib\vhdl_sim\synplify.vhd changed - recompiling
File C:\FPGAtools\Synopsys\fpga_H2013031\lib\vhd\synattr.vhd changed - recompiling
File C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\header_star_ssdU.vhd changed - recompiling
File C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\br_cell_1clk.vhd changed - recompiling
File C:\FPGAtools\Synopsys\fpga_H2013031\lib\vhd\signed.vhd changed - recompiling
File C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd changed - recompiling
File C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\mesure_temperature.vhd changed - recompiling
File C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\comptage_temperature.vhd changed - recompiling
File C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\dr_cell_avec_pulse.vhd changed - recompiling
File C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\mega_func_pll_40MHz_switchover_cycloneIII.vhd changed - recompiling
File C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\ir_cell.vhd changed - recompiling
File C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\mux_2_1.vhd changed - recompiling
File C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\mux_tdo.vhd changed - recompiling
File C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\tap_control.vhd changed - recompiling
File C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\filtre_latchup.vhd changed - recompiling
File C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\memoire_latchup.vhd changed - recompiling
File C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\memoire_tokenout_echelle.vhd changed - recompiling
File C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\signaux_hybrides.vhd changed - recompiling
File C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\mega_func_fifo8x256_cycloneIII.vhd changed - recompiling
File C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\mega_func_fifo21x32_cycloneIII.vhd changed - recompiling
File C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\date_stamp.vhd changed - recompiling
File C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\shiftreg.vhd changed - recompiling
File C:\FPGAtools\Synopsys\fpga_H2013031\lib\vhd\lpm.vhd changed - recompiling
File C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\ir_5_bits.vhd changed - recompiling
File C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\dr_x_bits.vhd changed - recompiling
File C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd changed - recompiling
File C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_avec_pulse.vhd changed - recompiling
File C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\identificateur_8bits.vhd changed - recompiling
File C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\memoire_latchup_general.vhd changed - recompiling
File C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\gestion_hybrides_v4.vhd changed - recompiling
File C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd changed - recompiling
VHDL syntax check successful!
File C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd changed - recompiling
@N: CD630 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":136:7:136:17|Synthesizing work.ladder_fpga.ladder_fpga_arch 
@N: CD231 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":232:30:232:31|Using onehot encoding for type state_event_controller (st_ev_ctrl_wait4hold="100000")
@N: CD231 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":236:31:236:32|Using onehot encoding for type state_level_shifter_dac (st_lev_shft_pre_cs="1000000")
@N: CD231 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":240:26:240:27|Using onehot encoding for type acquire_state_type (acq_idle="10000000000000000000")
@N: CD231 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":653:25:653:26|Using onehot encoding for type state_readout_type (wait4hold="1000000")
@W: CD604 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":1363:6:1363:19|OTHERS clause is not synthesized 
@W: CD434 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":1330:67:1330:100|Signal ladder_fpga_event_controller_state in the sensitivity list is not used in the process
@W: CD604 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":1439:6:1439:19|OTHERS clause is not synthesized 
@W: CD434 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":1387:93:1387:110|Signal tst_holdin_echelle in the sensitivity list is not used in the process
@W: CD434 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":1387:130:1387:148|Signal tst_tokenin_echelle in the sensitivity list is not used in the process
@W: CD434 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":1541:72:1541:107|Signal ladder_fpga_adc_bit_count_cs_integer in the sensitivity list is not used in the process
@W: CD434 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":1541:110:1541:143|Signal ladder_fpga_event_controller_state in the sensitivity list is not used in the process
@W: CD434 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":1541:146:1541:156|Signal usb_ready_n in the sensitivity list is not used in the process
@W: CD434 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":1815:111:1815:144|Signal ladder_fpga_event_controller_state in the sensitivity list is not used in the process
@W: CD604 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":2206:6:2206:19|OTHERS clause is not synthesized 
@W: CD638 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":228:9:228:19|Signal adc_results is undriven 
@W: CD638 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":243:9:243:21|Signal acquire_state is undriven 
@W: CD638 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":247:9:247:26|Signal tst_holdin_echelle is undriven 
@W: CD638 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":247:29:247:47|Signal tst_tokenin_echelle is undriven 
@W: CD638 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":250:9:250:18|Signal switch_val is undriven 
@W: CD638 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":334:9:334:32|Signal ladder_fpga_sc_reg_debug is undriven 
@W: CD638 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":560:7:560:33|Signal ladder_fpga_fifo21_rd_debug is undriven 
@W: CD638 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":590:7:590:36|Signal ladder_fpga_fifo8_to_usb_input is undriven 
@W: CD638 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":591:7:591:33|Signal ladder_fpga_fifo8_to_usb_wr is undriven 
@W: CD638 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":592:7:592:35|Signal ladder_fpga_fifo8_to_usb_wr_d is undriven 
@W: CD638 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":593:7:593:36|Signal ladder_fpga_fifo8_to_usb_wr_dd is undriven 
@W: CD638 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":594:7:594:36|Signal ladder_fpga_fifo8_to_usb_empty is undriven 
@W: CD638 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":595:7:595:35|Signal ladder_fpga_fifo8_to_usb_full is undriven 
@W: CD638 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":596:7:596:35|Signal ladder_fpga_fifo8_from_usb_rd is undriven 
@W: CD638 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":597:7:597:39|Signal ladder_fpga_fifo8_from_usb_output is undriven 
@W: CD638 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":598:7:598:38|Signal ladder_fpga_fifo8_from_usb_empty is undriven 
@W: CD638 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":599:7:599:37|Signal ladder_fpga_fifo8_from_usb_full is undriven 
@W: CD638 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":600:7:600:19|Signal usb_read_n_in is undriven 
@W: CD638 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":601:7:601:20|Signal usb_write_n_in is undriven 
@W: CD638 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":602:7:602:17|Signal usb_tx_data is undriven 
@W: CD638 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":648:8:648:23|Signal usb_write_n_in_n is undriven 
@W: CD638 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":649:8:649:22|Signal usb_read_n_in_n is undriven 
@N: CD630 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\ddr_out.vhd":42:7:42:13|Synthesizing work.ddr_out.syn 
Post processing for work.ddr_out.syn
@N: CD630 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\mega_func_fifo21x32_cycloneIII.vhd":42:7:42:36|Synthesizing work.mega_func_fifo21x32_cycloneiii.syn 
Post processing for work.mega_func_fifo21x32_cycloneiii.syn
@N: CD630 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\mesure_temperature.vhd":7:7:7:24|Synthesizing work.mesure_temperature.structurel 
@N: CD231 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\mesure_temperature.vhd":21:19:21:20|Using onehot encoding for type state_type (rst_max6575="1000000000000")
Post processing for work.mesure_temperature.structurel
@W: CL169 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\mesure_temperature.vhd":53:6:53:7|Pruning register temperature_out_cl  
@A: CL282 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\mesure_temperature.vhd":53:6:53:7|Feedback mux created for signal temperature3[11:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\mesure_temperature.vhd":53:6:53:7|Feedback mux created for signal temperature2[11:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\mesure_temperature.vhd":53:6:53:7|Feedback mux created for signal temperature1[11:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\mesure_temperature.vhd":53:6:53:7|Feedback mux created for signal temperature0[11:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\mesure_temperature.vhd":53:6:53:7|Feedback mux created for signal temperature_in_sync -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\mesure_temperature.vhd":53:6:53:7|Feedback mux created for signal sTemp_in -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@W: CL111 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\mesure_temperature.vhd":53:6:53:7|All reachable assignments to temperature_out assign '0'; register removed by optimization
@N: CD630 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\gestion_hybrides_v4.vhd":37:7:37:25|Synthesizing work.gestion_hybrides_v4.gestion_hybrides_v4_arch 
@N: CD630 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\memoire_tokenout_echelle.vhd":22:7:22:30|Synthesizing work.memoire_tokenout_echelle.bascule_16_rs_asynchrone 
Post processing for work.memoire_tokenout_echelle.bascule_16_rs_asynchrone
@N: CD630 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\signaux_hybrides.vhd":54:7:54:22|Synthesizing work.signaux_hybrides.signaux_hybrides_arch 
Post processing for work.signaux_hybrides.signaux_hybrides_arch
@N: CD630 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\memoire_latchup_general.vhd":21:7:21:29|Synthesizing work.memoire_latchup_general.a 
@N: CD630 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\memoire_latchup.vhd":39:7:39:21|Synthesizing work.memoire_latchup.pilotage_alim 
Post processing for work.memoire_latchup.pilotage_alim
Post processing for work.memoire_latchup_general.a
@N: CD630 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\filtre_latchup.vhd":42:7:42:20|Synthesizing work.filtre_latchup.ignore_courant_de_demarrage 
Post processing for work.filtre_latchup.ignore_courant_de_demarrage
Post processing for work.gestion_hybrides_v4.gestion_hybrides_v4_arch
@N: CD630 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\dr_x_bits.vhd":25:7:25:15|Synthesizing work.dr_x_bits.structural 
@N: CD630 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":26:7:26:13|Synthesizing work.dr_cell.behavioral 
Post processing for work.dr_cell.behavioral
Post processing for work.dr_x_bits.structural
@N: CD630 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\dr_x_bits.vhd":25:7:25:15|Synthesizing work.dr_x_bits.structural 
Post processing for work.dr_x_bits.structural
@N: CD630 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\dr_x_bits.vhd":25:7:25:15|Synthesizing work.dr_x_bits.structural 
Post processing for work.dr_x_bits.structural
@N: CD630 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_avec_pulse.vhd":25:7:25:26|Synthesizing work.dr_x_bits_avec_pulse.structural 
@N: CD630 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\dr_cell_avec_pulse.vhd":23:7:23:24|Synthesizing work.dr_cell_avec_pulse.behavioral 
Post processing for work.dr_cell_avec_pulse.behavioral
Post processing for work.dr_x_bits_avec_pulse.structural
@N: CD630 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\mux_2_1.vhd":16:7:16:13|Synthesizing work.mux_2_1.behavioral 
Post processing for work.mux_2_1.behavioral
@N: CD630 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\mux_tdo.vhd":31:7:31:13|Synthesizing work.mux_tdo.behavioral 
Post processing for work.mux_tdo.behavioral
@N: CD630 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd":27:7:27:20|Synthesizing work.dr_x_bits_init.structural 
Post processing for work.dr_x_bits_init.structural
@N: CD630 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd":27:7:27:20|Synthesizing work.dr_x_bits_init.structural 
Post processing for work.dr_x_bits_init.structural
@N: CD630 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd":27:7:27:20|Synthesizing work.dr_x_bits_init.structural 
Post processing for work.dr_x_bits_init.structural
@N: CD630 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\dr_x_bits.vhd":25:7:25:15|Synthesizing work.dr_x_bits.structural 
Post processing for work.dr_x_bits.structural
@N: CD630 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\dr_x_bits.vhd":25:7:25:15|Synthesizing work.dr_x_bits.structural 
Post processing for work.dr_x_bits.structural
@N: CD630 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\dr_x_bits.vhd":25:7:25:15|Synthesizing work.dr_x_bits.structural 
Post processing for work.dr_x_bits.structural
@N: CD630 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\ir_5_bits.vhd":27:7:27:15|Synthesizing work.ir_5_bits.structural 
@N: CD630 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\ir_cell.vhd":24:7:24:13|Synthesizing work.ir_cell.behavioral 
Post processing for work.ir_cell.behavioral
Post processing for work.ir_5_bits.structural
@N: CD630 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\tap_control.vhd":38:7:38:17|Synthesizing work.tap_control.a 
@N: CD231 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\tap_control.vhd":61:13:61:14|Using onehot encoding for type state (test_logic_reset="1000000000000000")
@W: CD604 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\tap_control.vhd":200:1:200:14|OTHERS clause is not synthesized 
Post processing for work.tap_control.a
@N: CD630 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\mega_func_pll_40MHz_switchover_cycloneIII.vhd":42:7:42:47|Synthesizing work.mega_func_pll_40mhz_switchover_cycloneiii.syn 
Post processing for work.mega_func_pll_40mhz_switchover_cycloneiii.syn
Post processing for work.ladder_fpga.ladder_fpga_arch
@W: CL240 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":601:7:601:20|usb_write_n_in is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":202:4:202:13|usb_read_n is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL169 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":1543:2:1543:3|Pruning register shiftreg_clr  
@W: CL169 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":1543:2:1543:3|Pruning register ladder_fpga_usb_wr  
@W: CL169 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":1543:2:1543:3|Pruning register ladder_fpga_flux_compactor_status(4 downto 0)  
@W: CL245 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":907:2:907:30|Bit 0 of input data_in of instance COMP_ladder_fpga_SC_DEBUG_REG is floating
@W: CL245 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":907:2:907:30|Bit 1 of input data_in of instance COMP_ladder_fpga_SC_DEBUG_REG is floating
@W: CL245 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":907:2:907:30|Bit 2 of input data_in of instance COMP_ladder_fpga_SC_DEBUG_REG is floating
@W: CL245 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":907:2:907:30|Bit 3 of input data_in of instance COMP_ladder_fpga_SC_DEBUG_REG is floating
@W: CL245 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":907:2:907:30|Bit 4 of input data_in of instance COMP_ladder_fpga_SC_DEBUG_REG is floating
@W: CL245 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":907:2:907:30|Bit 5 of input data_in of instance COMP_ladder_fpga_SC_DEBUG_REG is floating
@W: CL245 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":907:2:907:30|Bit 6 of input data_in of instance COMP_ladder_fpga_SC_DEBUG_REG is floating
@W: CL245 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":907:2:907:30|Bit 7 of input data_in of instance COMP_ladder_fpga_SC_DEBUG_REG is floating
@W: CL245 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":907:2:907:30|Bit 8 of input data_in of instance COMP_ladder_fpga_SC_DEBUG_REG is floating
@W: CL245 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":907:2:907:30|Bit 9 of input data_in of instance COMP_ladder_fpga_SC_DEBUG_REG is floating
@W: CL245 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":907:2:907:30|Bit 10 of input data_in of instance COMP_ladder_fpga_SC_DEBUG_REG is floating
@W: CL245 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":907:2:907:30|Bit 11 of input data_in of instance COMP_ladder_fpga_SC_DEBUG_REG is floating
@W: CL245 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":907:2:907:30|Bit 12 of input data_in of instance COMP_ladder_fpga_SC_DEBUG_REG is floating
@W: CL245 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":907:2:907:30|Bit 13 of input data_in of instance COMP_ladder_fpga_SC_DEBUG_REG is floating
@W: CL245 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":907:2:907:30|Bit 14 of input data_in of instance COMP_ladder_fpga_SC_DEBUG_REG is floating
@W: CL245 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":907:2:907:30|Bit 15 of input data_in of instance COMP_ladder_fpga_SC_DEBUG_REG is floating
@W: CL245 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":907:2:907:30|Bit 16 of input data_in of instance COMP_ladder_fpga_SC_DEBUG_REG is floating
@W: CL245 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":907:2:907:30|Bit 17 of input data_in of instance COMP_ladder_fpga_SC_DEBUG_REG is floating
@W: CL245 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":907:2:907:30|Bit 18 of input data_in of instance COMP_ladder_fpga_SC_DEBUG_REG is floating
@W: CL245 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":907:2:907:30|Bit 19 of input data_in of instance COMP_ladder_fpga_SC_DEBUG_REG is floating
@W: CL245 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":907:2:907:30|Bit 20 of input data_in of instance COMP_ladder_fpga_SC_DEBUG_REG is floating
@W: CL245 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":907:2:907:30|Bit 21 of input data_in of instance COMP_ladder_fpga_SC_DEBUG_REG is floating
@A: CL282 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":1453:3:1453:4|Feedback mux created for signal cnt_readout[9:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":1453:3:1453:4|Feedback mux created for signal cnt_rclk[3:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@W: CL250 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":1955:2:1955:3|All reachable assignments to ladder_fpga_nbr_token(11 downto 0) assign 0, register removed by optimization
@W: CL250 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":1964:2:1964:3|All reachable assignments to ladder_fpga_nbr_abort(11 downto 0) assign 0, register removed by optimization
@N: CL201 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\tap_control.vhd":75:4:75:5|Trying to extract state machine for register etat_present
Extracted state machine for register etat_present
State machine has 16 reachable states with original encodings of:
   0000000000000001
   0000000000000010
   0000000000000100
   0000000000001000
   0000000000010000
   0000000000100000
   0000000001000000
   0000000010000000
   0000000100000000
   0000001000000000
   0000010000000000
   0000100000000000
   0001000000000000
   0010000000000000
   0100000000000000
   1000000000000000
@W: CL249 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\tap_control.vhd":75:4:75:5|Initial value is not supported on state machine etat_present
@N: CL201 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\mesure_temperature.vhd":53:6:53:7|Trying to extract state machine for register state
Extracted state machine for register state
State machine has 13 reachable states with original encodings of:
   0000000000001
   0000000000010
   0000000000100
   0000000001000
   0000000010000
   0000000100000
   0000001000000
   0000010000000
   0000100000000
   0001000000000
   0010000000000
   0100000000000
   1000000000000
@W: CL249 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\mesure_temperature.vhd":53:6:53:7|Initial value is not supported on state machine state
@W: CL279 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":1373:3:1373:4|Pruning register bits 7 to 1 of adc_cs_n(7 downto 0)  
@N: CL201 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":2149:2:2149:3|Trying to extract state machine for register ladder_fpga_level_shifter_dac_state
Extracted state machine for register ladder_fpga_level_shifter_dac_state
State machine has 7 reachable states with original encodings of:
   0000001
   0000010
   0000100
   0001000
   0010000
   0100000
   1000000
@N: CL201 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":1453:3:1453:4|Trying to extract state machine for register state_readout
Extracted state machine for register state_readout
State machine has 6 reachable states with original encodings of:
   0000001
   0000010
   0000100
   0001000
   0010000
   1000000
@N: CL201 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":1389:2:1389:3|Trying to extract state machine for register ladder_fpga_event_controller_state
Extracted state machine for register ladder_fpga_event_controller_state
State machine has 6 reachable states with original encodings of:
   000001
   000010
   000100
   001000
   010000
   100000
@W: CL159 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":160:1:160:13|Input rdo_to_ladder is unused
@W: CL159 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":174:4:174:19|Input fibre_mod_absent is unused
@W: CL158 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":175:4:175:16|Inout fibre_mod_scl is unused
@W: CL158 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":176:4:176:16|Inout fibre_mod_sda is unused
@W: CL159 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":177:4:177:16|Input fibre_rx_loss is unused
@W: CL159 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":179:4:179:17|Input fibre_tx_fault is unused
@W: CL158 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":199:4:199:11|Inout usb_data is unused
@W: CL159 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":204:4:204:15|Input usb_rx_empty is unused
@W: CL159 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":205:4:205:14|Input usb_tx_full is unused
@W: CL159 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":211:4:211:15|Input spare_switch is unused

At c_vhdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 96MB peak: 102MB)

# Thu May 29 07:11:07 2014

###########################################################]
@W:| Multiple cells (name:cycloneiii_crcblock) exist across languages, picking work.cycloneiii_crcblock, ignoring work.cycloneiii_crcblock@I::"C:\FPGAtools\Synopsys\fpga_H2013031\lib\altera\altera.v"
@I::"C:\FPGAtools\Synopsys\fpga_H2013031\lib\altera\quartus_II101\cycloneiii.v"
@I::"C:\FPGAtools\Synopsys\fpga_H2013031\lib\altera\quartus_II101\altera_mf.v"
@I::"C:\FPGAtools\Synopsys\fpga_H2013031\lib\altera\quartus_II101\altera_lpm.v"
@I::"C:\FPGAtools\Synopsys\fpga_H2013031\lib\altera\quartus_II101\altera_primitives.v"
@I::"C:\FPGAtools\Synopsys\fpga_H2013031\lib\vlog\umr_capim.v"
@I::"C:\FPGAtools\Synopsys\fpga_H2013031\lib\vlog\scemi_objects.v"
@I::"C:\FPGAtools\Synopsys\fpga_H2013031\lib\vlog\scemi_pipes.svh"
@I::"C:\FPGAtools\Synopsys\fpga_H2013031\lib\vlog\hypermods.v"
@I::"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\C__altera_10_0_quartus_eda_fv_lib_verilog\cycloneiii_crcblock.v"
Verilog syntax check successful!
@N: CG364 :"C:\FPGAtools\Synopsys\fpga_H2013031\lib\altera\quartus_II101\altera_mf.v":2494:7:2494:12|Synthesizing module altpll

	bandwidth=32'b00000000000000000000000000000000
	bandwidth_type=32'b01000001010101010101010001001111
	c0_high=32'b00000000000000000000000000000000
	c0_initial=32'b00000000000000000000000000000000
	c0_low=32'b00000000000000000000000000000000
	c0_mode=48'b010000100101100101010000010000010101001101010011
	c0_ph=32'b00000000000000000000000000000000
	c0_test_source=32'b00000000000000000000000000000101
	c1_high=32'b00000000000000000000000000000000
	c1_initial=32'b00000000000000000000000000000000
	c1_low=32'b00000000000000000000000000000000
	c1_mode=48'b010000100101100101010000010000010101001101010011
	c1_ph=32'b00000000000000000000000000000000
	c1_test_source=32'b00000000000000000000000000000101
	c1_use_casc_in=24'b010011110100011001000110
	c2_high=32'b00000000000000000000000000000000
	c2_initial=32'b00000000000000000000000000000000
	c2_low=32'b00000000000000000000000000000000
	c2_mode=48'b010000100101100101010000010000010101001101010011
	c2_ph=32'b00000000000000000000000000000000
	c2_test_source=32'b00000000000000000000000000000101
	c2_use_casc_in=24'b010011110100011001000110
	c3_high=32'b00000000000000000000000000000000
	c3_initial=32'b00000000000000000000000000000000
	c3_low=32'b00000000000000000000000000000000
	c3_mode=48'b010000100101100101010000010000010101001101010011
	c3_ph=32'b00000000000000000000000000000000
	c3_test_source=32'b00000000000000000000000000000101
	c3_use_casc_in=24'b010011110100011001000110
	c4_high=32'b00000000000000000000000000000000
	c4_initial=32'b00000000000000000000000000000000
	c4_low=32'b00000000000000000000000000000000
	c4_mode=48'b010000100101100101010000010000010101001101010011
	c4_ph=32'b00000000000000000000000000000000
	c4_test_source=32'b00000000000000000000000000000101
	c4_use_casc_in=24'b010011110100011001000110
	c5_high=32'b00000000000000000000000000000000
	c5_initial=32'b00000000000000000000000000000000
	c5_low=32'b00000000000000000000000000000000
	c5_mode=48'b010000100101100101010000010000010101001101010011
	c5_ph=32'b00000000000000000000000000000000
	c5_test_source=32'b00000000000000000000000000000101
	c5_use_casc_in=24'b010011110100011001000110
	c6_high=32'b00000000000000000000000000000000
	c6_initial=32'b00000000000000000000000000000000
	c6_low=32'b00000000000000000000000000000000
	c6_mode=48'b010000100101100101010000010000010101001101010011
	c6_ph=32'b00000000000000000000000000000000
	c6_test_source=32'b00000000000000000000000000000101
	c6_use_casc_in=24'b010011110100011001000110
	c7_high=32'b00000000000000000000000000000000
	c7_initial=32'b00000000000000000000000000000000
	c7_low=32'b00000000000000000000000000000000
	c7_mode=48'b010000100101100101010000010000010101001101010011
	c7_ph=32'b00000000000000000000000000000000
	c7_test_source=32'b00000000000000000000000000000101
	c7_use_casc_in=24'b010011110100011001000110
	c8_high=32'b00000000000000000000000000000000
	c8_initial=32'b00000000000000000000000000000000
	c8_low=32'b00000000000000000000000000000000
	c8_mode=48'b010000100101100101010000010000010101001101010011
	c8_ph=32'b00000000000000000000000000000000
	c8_test_source=32'b00000000000000000000000000000101
	c8_use_casc_in=24'b010011110100011001000110
	c9_high=32'b00000000000000000000000000000000
	c9_initial=32'b00000000000000000000000000000000
	c9_low=32'b00000000000000000000000000000000
	c9_mode=48'b010000100101100101010000010000010101001101010011
	c9_ph=32'b00000000000000000000000000000000
	c9_test_source=32'b00000000000000000000000000000101
	c9_use_casc_in=24'b010011110100011001000110
	charge_pump_current=32'b00000000000000000000000000000010
	charge_pump_current_bits=32'b00000000000000000010011100001111
	clk0_counter=16'b0100011100110000
	clk0_divide_by=32'b00000000000000000000000000000001
	clk0_duty_cycle=32'b00000000000000000000000000110010
	clk0_multiply_by=32'b00000000000000000000000000000001
	clk0_output_frequency=32'b00000000000000000000000000000000
	clk0_phase_shift=8'b00110000
	clk0_time_delay=8'b00110000
	clk0_use_even_counter_mode=24'b010011110100011001000110
	clk0_use_even_counter_value=24'b010011110100011001000110
	clk1_counter=16'b0100011100110000
	clk1_divide_by=32'b00000000000000000000000000000001
	clk1_duty_cycle=32'b00000000000000000000000000110010
	clk1_multiply_by=32'b00000000000000000000000000000010
	clk1_output_frequency=32'b00000000000000000000000000000000
	clk1_phase_shift=8'b00110000
	clk1_time_delay=8'b00110000
	clk1_use_even_counter_mode=24'b010011110100011001000110
	clk1_use_even_counter_value=24'b010011110100011001000110
	clk2_counter=16'b0100011100110000
	clk2_divide_by=32'b00000000000000000000000000001010
	clk2_duty_cycle=32'b00000000000000000000000000110010
	clk2_multiply_by=32'b00000000000000000000000000000001
	clk2_output_frequency=32'b00000000000000000000000000000000
	clk2_phase_shift=8'b00110000
	clk2_time_delay=8'b00110000
	clk2_use_even_counter_mode=24'b010011110100011001000110
	clk2_use_even_counter_value=24'b010011110100011001000110
	clk3_counter=16'b0100011100110000
	clk3_divide_by=32'b00000000000000000000000000101000
	clk3_duty_cycle=32'b00000000000000000000000000110010
	clk3_multiply_by=32'b00000000000000000000000000000001
	clk3_phase_shift=8'b00110000
	clk3_time_delay=8'b00110000
	clk3_use_even_counter_mode=24'b010011110100011001000110
	clk3_use_even_counter_value=24'b010011110100011001000110
	clk4_counter=16'b0100011100110000
	clk4_divide_by=32'b00000000000000000000000000000001
	clk4_duty_cycle=32'b00000000000000000000000000110010
	clk4_multiply_by=32'b00000000000000000000000000000001
	clk4_phase_shift=8'b00110000
	clk4_time_delay=8'b00110000
	clk4_use_even_counter_mode=24'b010011110100011001000110
	clk4_use_even_counter_value=24'b010011110100011001000110
	clk5_counter=16'b0100011100110000
	clk5_divide_by=32'b00000000000000000000000000000001
	clk5_duty_cycle=32'b00000000000000000000000000110010
	clk5_multiply_by=32'b00000000000000000000000000000001
	clk5_phase_shift=8'b00110000
	clk5_time_delay=8'b00110000
	clk5_use_even_counter_mode=24'b010011110100011001000110
	clk5_use_even_counter_value=24'b010011110100011001000110
	clk6_counter=16'b0100010100110000
	clk6_divide_by=32'b00000000000000000000000000000000
	clk6_duty_cycle=32'b00000000000000000000000000110010
	clk6_multiply_by=32'b00000000000000000000000000000000
	clk6_phase_shift=8'b00110000
	clk6_use_even_counter_mode=24'b010011110100011001000110
	clk6_use_even_counter_value=24'b010011110100011001000110
	clk7_counter=16'b0100010100110001
	clk7_divide_by=32'b00000000000000000000000000000000
	clk7_duty_cycle=32'b00000000000000000000000000110010
	clk7_multiply_by=32'b00000000000000000000000000000000
	clk7_phase_shift=8'b00110000
	clk7_use_even_counter_mode=24'b010011110100011001000110
	clk7_use_even_counter_value=24'b010011110100011001000110
	clk8_counter=16'b0100010100110010
	clk8_divide_by=32'b00000000000000000000000000000000
	clk8_duty_cycle=32'b00000000000000000000000000110010
	clk8_multiply_by=32'b00000000000000000000000000000000
	clk8_phase_shift=8'b00110000
	clk8_use_even_counter_mode=24'b010011110100011001000110
	clk8_use_even_counter_value=24'b010011110100011001000110
	clk9_counter=16'b0100010100110011
	clk9_divide_by=32'b00000000000000000000000000000000
	clk9_duty_cycle=32'b00000000000000000000000000110010
	clk9_multiply_by=32'b00000000000000000000000000000000
	clk9_phase_shift=8'b00110000
	clk9_use_even_counter_mode=24'b010011110100011001000110
	clk9_use_even_counter_value=24'b010011110100011001000110
	compensate_clock=32'b01000011010011000100101100110000
	down_spread=8'b00110000
	dpa_divide_by=32'b00000000000000000000000000000001
	dpa_divider=32'b00000000000000000000000000000000
	dpa_multiply_by=32'b00000000000000000000000000000000
	e0_high=32'b00000000000000000000000000000001
	e0_initial=32'b00000000000000000000000000000001
	e0_low=32'b00000000000000000000000000000001
	e0_mode=48'b010000100101100101010000010000010101001101010011
	e0_ph=32'b00000000000000000000000000000000
	e0_time_delay=32'b00000000000000000000000000000000
	e1_high=32'b00000000000000000000000000000001
	e1_initial=32'b00000000000000000000000000000001
	e1_low=32'b00000000000000000000000000000001
	e1_mode=48'b010000100101100101010000010000010101001101010011
	e1_ph=32'b00000000000000000000000000000000
	e1_time_delay=32'b00000000000000000000000000000000
	e2_high=32'b00000000000000000000000000000001
	e2_initial=32'b00000000000000000000000000000001
	e2_low=32'b00000000000000000000000000000001
	e2_mode=48'b010000100101100101010000010000010101001101010011
	e2_ph=32'b00000000000000000000000000000000
	e2_time_delay=32'b00000000000000000000000000000000
	e3_high=32'b00000000000000000000000000000001
	e3_initial=32'b00000000000000000000000000000001
	e3_low=32'b00000000000000000000000000000001
	e3_mode=48'b010000100101100101010000010000010101001101010011
	e3_ph=32'b00000000000000000000000000000000
	e3_time_delay=32'b00000000000000000000000000000000
	enable0_counter=16'b0100110000110000
	enable1_counter=16'b0100110000110000
	enable_switch_over_counter=24'b010011110100011001000110
	extclk0_counter=16'b0100010100110000
	extclk0_divide_by=32'b00000000000000000000000000000001
	extclk0_duty_cycle=32'b00000000000000000000000000110010
	extclk0_multiply_by=32'b00000000000000000000000000000001
	extclk0_phase_shift=8'b00110000
	extclk0_time_delay=8'b00110000
	extclk1_counter=16'b0100010100110001
	extclk1_divide_by=32'b00000000000000000000000000000001
	extclk1_duty_cycle=32'b00000000000000000000000000110010
	extclk1_multiply_by=32'b00000000000000000000000000000001
	extclk1_phase_shift=8'b00110000
	extclk1_time_delay=8'b00110000
	extclk2_counter=16'b0100010100110010
	extclk2_divide_by=32'b00000000000000000000000000000001
	extclk2_duty_cycle=32'b00000000000000000000000000110010
	extclk2_multiply_by=32'b00000000000000000000000000000001
	extclk2_phase_shift=8'b00110000
	extclk2_time_delay=8'b00110000
	extclk3_counter=16'b0100010100110011
	extclk3_divide_by=32'b00000000000000000000000000000001
	extclk3_duty_cycle=32'b00000000000000000000000000110010
	extclk3_multiply_by=32'b00000000000000000000000000000001
	extclk3_phase_shift=8'b00110000
	extclk3_time_delay=8'b00110000
	feedback_source=56'b01000101010110000101010001000011010011000100101100110000
	g0_high=32'b00000000000000000000000000000001
	g0_initial=32'b00000000000000000000000000000001
	g0_low=32'b00000000000000000000000000000001
	g0_mode=48'b010000100101100101010000010000010101001101010011
	g0_ph=32'b00000000000000000000000000000000
	g0_time_delay=32'b00000000000000000000000000000000
	g1_high=32'b00000000000000000000000000000001
	g1_initial=32'b00000000000000000000000000000001
	g1_low=32'b00000000000000000000000000000001
	g1_mode=48'b010000100101100101010000010000010101001101010011
	g1_ph=32'b00000000000000000000000000000000
	g1_time_delay=32'b00000000000000000000000000000000
	g2_high=32'b00000000000000000000000000000001
	g2_initial=32'b00000000000000000000000000000001
	g2_low=32'b00000000000000000000000000000001
	g2_mode=48'b010000100101100101010000010000010101001101010011
	g2_ph=32'b00000000000000000000000000000000
	g2_time_delay=32'b00000000000000000000000000000000
	g3_high=32'b00000000000000000000000000000001
	g3_initial=32'b00000000000000000000000000000001
	g3_low=32'b00000000000000000000000000000001
	g3_mode=48'b010000100101100101010000010000010101001101010011
	g3_ph=32'b00000000000000000000000000000000
	g3_time_delay=32'b00000000000000000000000000000000
	gate_lock_counter=32'b00000000000000000000000000000000
	gate_lock_signal=16'b0100111001001111
	inclk0_input_frequency=32'b00000000000000000110000110101000
	inclk1_input_frequency=32'b00000000000000000110000110101000
	intended_device_family=88'b0100001101111001011000110110110001101111011011100110010100100000010010010100100101001001
	invalid_lock_multiplier=32'b00000000000000000000000000000101
	l0_high=32'b00000000000000000000000000000001
	l0_initial=32'b00000000000000000000000000000001
	l0_low=32'b00000000000000000000000000000001
	l0_mode=48'b010000100101100101010000010000010101001101010011
	l0_ph=32'b00000000000000000000000000000000
	l0_time_delay=32'b00000000000000000000000000000000
	l1_high=32'b00000000000000000000000000000001
	l1_initial=32'b00000000000000000000000000000001
	l1_low=32'b00000000000000000000000000000001
	l1_mode=48'b010000100101100101010000010000010101001101010011
	l1_ph=32'b00000000000000000000000000000000
	l1_time_delay=32'b00000000000000000000000000000000
	lock_high=32'b00000000000000000000000000000001
	lock_low=32'b00000000000000000000000000000001
	lock_window_ui=40'b0010000000110000001011100011000000110101
	lock_window_ui_bits=48'b010101010100111001010101010100110100010101000100
	loop_filter_c=32'b00000000000000000000000000000101
	loop_filter_c_bits=32'b00000000000000000010011100001111
	loop_filter_r=72'b001000000011000100101110001100000011000000110000001100000011000000110000
	loop_filter_r_bits=32'b00000000000000000010011100001111
	lpm_hint=472'b0100001101000010010110000101111101001101010011110100010001010101010011000100010101011111010100000101001001000101010001100100100101011000001111010110110101100101011001110110000101011111011001100111010101101110011000110101111101110000011011000110110001011111001101000011000001001101010010000111101001011111011100110111011101101001011101000110001101101000011011110111011001100101011100100101111101100011011110010110001101101100011011110110111001100101010010010100100101001001
	lpm_type=48'b011000010110110001110100011100000110110001101100
	m=32'b00000000000000000000000000000000
	m2=32'b00000000000000000000000000000001
	m_initial=32'b00000000000000000000000000000000
	m_ph=32'b00000000000000000000000000000000
	m_test_source=32'b00000000000000000000000000000101
	m_time_delay=32'b00000000000000000000000000000000
	n=32'b00000000000000000000000000000001
	n2=32'b00000000000000000000000000000001
	n_time_delay=32'b00000000000000000000000000000000
	operation_mode=48'b010011100100111101010010010011010100000101001100
	pfd_max=32'b00000000000000000000000000000000
	pfd_min=32'b00000000000000000000000000000000
	pll_type=32'b01000001010101010101010001001111
	port_activeclock=72'b010100000100111101010010010101000101111101010101010100110100010101000100
	port_areset=72'b010100000100111101010010010101000101111101010101010100110100010101000100
	port_clk0=72'b010100000100111101010010010101000101111101010101010100110100010101000100
	port_clk1=72'b010100000100111101010010010101000101111101010101010100110100010101000100
	port_clk2=72'b010100000100111101010010010101000101111101010101010100110100010101000100
	port_clk3=72'b010100000100111101010010010101000101111101010101010100110100010101000100
	port_clk4=88'b0101000001001111010100100101010001011111010101010100111001010101010100110100010101000100
	port_clk5=88'b0101000001001111010100100101010001011111010101010100111001010101010100110100010101000100
	port_clk6=88'b0101000001001111010100100101010001011111010101010100111001010101010100110100010101000100
	port_clk7=88'b0101000001001111010100100101010001011111010101010100111001010101010100110100010101000100
	port_clk8=88'b0101000001001111010100100101010001011111010101010100111001010101010100110100010101000100
	port_clk9=88'b0101000001001111010100100101010001011111010101010100111001010101010100110100010101000100
	port_clkbad0=72'b010100000100111101010010010101000101111101010101010100110100010101000100
	port_clkbad1=72'b010100000100111101010010010101000101111101010101010100110100010101000100
	port_clkena0=88'b0101000001001111010100100101010001011111010101010100111001010101010100110100010101000100
	port_clkena1=88'b0101000001001111010100100101010001011111010101010100111001010101010100110100010101000100
	port_clkena2=88'b0101000001001111010100100101010001011111010101010100111001010101010100110100010101000100
	port_clkena3=88'b0101000001001111010100100101010001011111010101010100111001010101010100110100010101000100
	port_clkena4=88'b0101000001001111010100100101010001011111010101010100111001010101010100110100010101000100
	port_clkena5=88'b0101000001001111010100100101010001011111010101010100111001010101010100110100010101000100
	port_clkloss=88'b0101000001001111010100100101010001011111010101010100111001010101010100110100010101000100
	port_clkswitch=72'b010100000100111101010010010101000101111101010101010100110100010101000100
	port_configupdate=88'b0101000001001111010100100101010001011111010101010100111001010101010100110100010101000100
	port_enable0=136'b0101000001001111010100100101010001011111010000110100111101001110010011100100010101000011010101000100100101010110010010010101010001011001
	port_enable1=136'b0101000001001111010100100101010001011111010000110100111101001110010011100100010101000011010101000100100101010110010010010101010001011001
	port_extclk0=88'b0101000001001111010100100101010001011111010101010100111001010101010100110100010101000100
	port_extclk1=88'b0101000001001111010100100101010001011111010101010100111001010101010100110100010101000100
	port_extclk2=88'b0101000001001111010100100101010001011111010101010100111001010101010100110100010101000100
	port_extclk3=88'b0101000001001111010100100101010001011111010101010100111001010101010100110100010101000100
	port_extclkena0=136'b0101000001001111010100100101010001011111010000110100111101001110010011100100010101000011010101000100100101010110010010010101010001011001
	port_extclkena1=136'b0101000001001111010100100101010001011111010000110100111101001110010011100100010101000011010101000100100101010110010010010101010001011001
	port_extclkena2=136'b0101000001001111010100100101010001011111010000110100111101001110010011100100010101000011010101000100100101010110010010010101010001011001
	port_extclkena3=136'b0101000001001111010100100101010001011111010000110100111101001110010011100100010101000011010101000100100101010110010010010101010001011001
	port_fbin=88'b0101000001001111010100100101010001011111010101010100111001010101010100110100010101000100
	port_fbout=136'b0101000001001111010100100101010001011111010000110100111101001110010011100100010101000011010101000100100101010110010010010101010001011001
	port_inclk0=72'b010100000100111101010010010101000101111101010101010100110100010101000100
	port_inclk1=72'b010100000100111101010010010101000101111101010101010100110100010101000100
	port_locked=72'b010100000100111101010010010101000101111101010101010100110100010101000100
	port_pfdena=88'b0101000001001111010100100101010001011111010101010100111001010101010100110100010101000100
	port_phasecounterselect=88'b0101000001001111010100100101010001011111010101010100111001010101010100110100010101000100
	port_phasedone=88'b0101000001001111010100100101010001011111010101010100111001010101010100110100010101000100
	port_phasestep=88'b0101000001001111010100100101010001011111010101010100111001010101010100110100010101000100
	port_phaseupdown=88'b0101000001001111010100100101010001011111010101010100111001010101010100110100010101000100
	port_pllena=88'b0101000001001111010100100101010001011111010101010100111001010101010100110100010101000100
	port_scanaclr=88'b0101000001001111010100100101010001011111010101010100111001010101010100110100010101000100
	port_scanclk=88'b0101000001001111010100100101010001011111010101010100111001010101010100110100010101000100
	port_scanclkena=88'b0101000001001111010100100101010001011111010101010100111001010101010100110100010101000100
	port_scandata=88'b0101000001001111010100100101010001011111010101010100111001010101010100110100010101000100
	port_scandataout=88'b0101000001001111010100100101010001011111010101010100111001010101010100110100010101000100
	port_scandone=88'b0101000001001111010100100101010001011111010101010100111001010101010100110100010101000100
	port_scanread=88'b0101000001001111010100100101010001011111010101010100111001010101010100110100010101000100
	port_scanwrite=88'b0101000001001111010100100101010001011111010101010100111001010101010100110100010101000100
	port_sclkout0=136'b0101000001001111010100100101010001011111010000110100111101001110010011100100010101000011010101000100100101010110010010010101010001011001
	port_sclkout1=136'b0101000001001111010100100101010001011111010000110100111101001110010011100100010101000011010101000100100101010110010010010101010001011001
	port_vcooverrange=136'b0101000001001111010100100101010001011111010000110100111101001110010011100100010101000011010101000100100101010110010010010101010001011001
	port_vcounderrange=136'b0101000001001111010100100101010001011111010000110100111101001110010011100100010101000011010101000100100101010110010010010101010001011001
	primary_clock=48'b011010010110111001100011011011000110101100110000
	qualify_conf_done=24'b010011110100011001000110
	scan_chain=32'b01001100010011110100111001000111
	scan_chain_mif_file=48'b010101010100111001010101010100110100010101000100
	sclkout0_phase_shift=8'b00110000
	sclkout1_phase_shift=8'b00110000
	self_reset_on_gated_loss_lock=24'b010011110100011001000110
	self_reset_on_loss_lock=24'b010011110100011001000110
	sim_gate_lock_device_behavior=24'b010011110100011001000110
	skip_vco=24'b010011110100011001000110
	spread_frequency=32'b00000000000000000000000000000000
	ss=32'b00000000000000000000000000000001
	switch_over_counter=32'b00000000000000000000000000000000
	switch_over_on_gated_lock=24'b010011110100011001000110
	switch_over_on_lossclk=24'b010011110100011001000110
	switch_over_type=32'b01000001010101010101010001001111
	using_fbmimicbidir_port=24'b010011110100011001000110
	valid_lock_multiplier=32'b00000000000000000000000000000001
	vco_center=32'b00000000000000000000000000000000
	vco_divide_by=32'b00000000000000000000000000000000
	vco_frequency_control=32'b01000001010101010101010001001111
	vco_max=32'b00000000000000000000000000000000
	vco_min=32'b00000000000000000000000000000000
	vco_multiply_by=32'b00000000000000000000000000000000
	vco_phase_shift_step=32'b00000000000000000000000000000000
	vco_post_scale=32'b00000000000000000000000000000000
	vco_range_detector_high_bits=48'b010101010100111001010101010100110100010101000100
	vco_range_detector_low_bits=48'b010101010100111001010101010100110100010101000100
	width_clock=32'b00000000000000000000000000000101
	width_phasecounterselect=32'b00000000000000000000000000000100
   Generated name = altpll_Z1_layer1

@N: CG364 :"C:\FPGAtools\Synopsys\fpga_H2013031\lib\altera\quartus_II101\altera_mf.v":913:7:913:12|Synthesizing module dcfifo

	add_ram_output_register=24'b010011110100011001000110
	add_usedw_msb_bit=24'b010011110100011001000110
	clocks_are_synchronized=40'b0100011001000001010011000101001101000101
	delay_rdusedw=32'b00000000000000000000000000000001
	delay_wrusedw=32'b00000000000000000000000000000001
	intended_device_family=88'b0100001101111001011000110110110001101111011011100110010100100000010010010100100101001001
	lpm_numwords=32'b00000000000000000000000000100000
	lpm_showahead=24'b010011110100011001000110
	lpm_width=32'b00000000000000000000000000010101
	lpm_widthu=32'b00000000000000000000000000000101
	overflow_checking=24'b010011110100011001000110
	rdsync_delaypipe=32'b00000000000000000000000000000101
	underflow_checking=24'b010011110100011001000110
	use_eab=16'b0100111101001110
	write_aclr_synch=24'b010011110100011001000110
	wrsync_delaypipe=32'b00000000000000000000000000000101
	lpm_type=48'b011001000110001101100110011010010110011001101111
	lpm_hint=48'b011101010110111001110101011100110110010101100100
   Generated name = dcfifo_Z2_layer1

@N: CG364 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\C__altera_10_0_quartus_eda_fv_lib_verilog\cycloneiii_crcblock.v":14:8:14:26|Synthesizing module cycloneiii_crcblock

	oscillator_divider=32'b00000000000000000000000000000001
	lpm_type=152'b01100011011110010110001101101100011011110110111001100101011010010110100101101001010111110110001101110010011000110110001001101100011011110110001101101011
   Generated name = cycloneiii_crcblock_1s_cycloneiii_crcblock


At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 73MB)

# Thu May 29 07:11:07 2014

###########################################################]
Synopsys Netlist Linker, version comp201303rc, Build 036R, built Feb 25 2013
@N|Running in 64-bit mode
File layer0.srs changed - recompiling
File layer1.srs changed - recompiling
@N: NF117 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\mega_func_pll_40MHz_switchover_cycloneIII.vhd":182:1:182:16|Number of passed parameters/generics from instance altpll_component does not match cell altpll_Z1_layer1 
@N: NF117 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\mega_func_fifo21x32_cycloneIII.vhd":99:1:99:16|Number of passed parameters/generics from instance dcfifo_component does not match cell dcfifo_Z2_layer1 
@W: Z198 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":699:2:699:25|Unbound component cycloneiii_crcblock_1s_cycloneiii_crcblock of instance comp_cycloneiii_crcblock 
@W: Z198 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\mega_func_pll_40MHz_switchover_cycloneIII.vhd":182:1:182:16|Unbound component altpll_work_ladder_fpga_ladder_fpga_arch_1 of instance altpll_component 
@W: Z198 :"C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\mega_func_fifo21x32_cycloneIII.vhd":99:1:99:16|Unbound component dcfifo_work_ladder_fpga_ladder_fpga_arch_1 of instance dcfifo_component 

=======================================================================================
For a summary of linker messages for components that did not bind, please see log file:
@L: C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\synwork\ladder_fpga_compiler.linkerlog
=======================================================================================


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu May 29 07:11:07 2014

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Thu May 29 07:11:07 2014

###########################################################]
Premap Report

Synopsys Altera Technology Pre-mapping, Version maprc, Build 1512R, Built Mar 13 2013 22:04:50
Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.
Product Version H-2013.03-1 

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.sdc
Adding property syn_pad_type_input, value "LVCMOS_33" to view:work.ladder_fpga(ladder_fpga_arch)
Adding property syn_pad_type_output, value "LVCMOS_33" to view:work.ladder_fpga(ladder_fpga_arch)
Reading constraint file: C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\pin_assign.sdc
Reading constraint file: C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\ladder_fpga_fsm.sdc
@L: C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\ladder_fpga_scck.rpt 
@W: MF499 |Found issues with constraints. Please check report file C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\ladder_fpga_scck.rpt.
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)

Adding property syn_output_delay7, value "r=0.0,f=0.0,rs=0.0,fs=0.0,improve=0.00,route=0.00,ref=ladder_fpga_clock80MHz:f", to port adc_cs_n[7:0]
Adding property syn_pad_type, value "LVCMOS_33", to port adc_cs_n[7:0]
Adding property syn_input_delay8, value "r=0.0,f=0.0,rs=0.0,fs=0.0,improve=0.00,route=0.00,ref=ladder_fpga_clock80MHz:f", to port data_serial[15:0]
Adding property altera_chip_pin_lc, value "@A11", to port bit reset_n
Adding property altera_chip_pin_lc, value "@A3", to port bit card_ser_num[0]
Adding property altera_chip_pin_lc, value "@A4", to port bit card_ser_num[1]
Adding property altera_chip_pin_lc, value "@E1", to port bit card_ser_num[2]
Adding property altera_chip_pin_lc, value "@H1", to port bit card_ser_num[3]
Adding property altera_chip_pin_lc, value "@L7", to port bit card_ser_num[4]
Adding property altera_chip_pin_lc, value "@V1", to port bit card_ser_num[5]
Adding property altera_chip_pin_lc, value "@L21", to port bit crc_error
Adding property altera_chip_pin_lc, value "@G2", to port bit clock40mhz_fpga
Adding property altera_chip_pin_lc, value "@G1", to port bit clock40mhz_xtal
Adding property altera_chip_pin_lc, value "@AA3", to port bit clock80mhz_adc
Adding property altera_chip_pin_lc, value "@C2", to port bit roboclock_horloge40_phase[0]
Adding property altera_chip_pin_lc, value "@C1", to port bit roboclock_horloge40_phase[1]
Adding property altera_chip_pin_lc, value "@B1", to port bit roboclock_horloge40_phase[2]
Adding property altera_chip_pin_lc, value "@B2", to port bit roboclock_horloge40_phase[3]
Adding property altera_chip_pin_lc, value "@G15", to port bit roboclock_adc_phase[0]
Adding property altera_chip_pin_lc, value "@G14", to port bit roboclock_adc_phase[1]
Adding property altera_chip_pin_lc, value "@K19", to port bit roboclock_adc_phase[2]
Adding property altera_chip_pin_lc, value "@K15", to port bit roboclock_adc_phase[3]
Adding property altera_chip_pin_lc, value "@W15", to port bit roboclock_adc_phase[4]
Adding property altera_chip_pin_lc, value "@U15", to port bit roboclock_adc_phase[5]
Adding property altera_chip_pin_lc, value "@T17", to port bit roboclock_adc_phase[6]
Adding property altera_chip_pin_lc, value "@V15", to port bit roboclock_adc_phase[7]
Adding property altera_chip_pin_lc, value "@B4", to port bit adc_cs_n[0]
Adding property altera_chip_pin_lc, value "@B7", to port bit adc_cs_n[1]
Adding property altera_chip_pin_lc, value "@H9", to port bit adc_cs_n[2]
Adding property altera_chip_pin_lc, value "@G9", to port bit adc_cs_n[3]
Adding property altera_chip_pin_lc, value "@B5", to port bit adc_cs_n[4]
Adding property altera_chip_pin_lc, value "@C7", to port bit adc_cs_n[5]
Adding property altera_chip_pin_lc, value "@C8", to port bit adc_cs_n[6]
Adding property altera_chip_pin_lc, value "@G10", to port bit adc_cs_n[7]
Adding property altera_chip_pin_lc, value "@AA8", to port bit data_serial[0]
Adding property altera_chip_pin_lc, value "@M6", to port bit data_serial[1]
Adding property altera_chip_pin_lc, value "@AA9", to port bit data_serial[2]
Adding property altera_chip_pin_lc, value "@E11", to port bit data_serial[3]
Adding property altera_chip_pin_lc, value "@AB13", to port bit data_serial[4]
Adding property altera_chip_pin_lc, value "@V12", to port bit data_serial[5]
Adding property altera_chip_pin_lc, value "@R22", to port bit data_serial[6]
Adding property altera_chip_pin_lc, value "@G22", to port bit data_serial[7]
Adding property altera_chip_pin_lc, value "@M2", to port bit data_serial[8]
Adding property altera_chip_pin_lc, value "@N5", to port bit data_serial[9]
Adding property altera_chip_pin_lc, value "@B8", to port bit data_serial[10]
Adding property altera_chip_pin_lc, value "@A9", to port bit data_serial[11]
Adding property altera_chip_pin_lc, value "@AB10", to port bit data_serial[12]
Adding property altera_chip_pin_lc, value "@V11", to port bit data_serial[13]
Adding property altera_chip_pin_lc, value "@AA13", to port bit data_serial[14]
Adding property altera_chip_pin_lc, value "@P20", to port bit data_serial[15]
Adding property altera_chip_pin_lc, value "@U9", to port bit level_shifter_dac_ld_cs_n
Adding property altera_chip_pin_lc, value "@V9", to port bit level_shifter_dac_sdi
Adding property altera_chip_pin_lc, value "@T10", to port bit level_shifter_dac_sck
Adding property altera_chip_pin_lc, value "@K8", to port bit pilotage_magnd_hybride[0]
Adding property altera_chip_pin_lc, value "@G13", to port bit pilotage_magnd_hybride[1]
Adding property altera_chip_pin_lc, value "@C15", to port bit pilotage_magnd_hybride[2]
Adding property altera_chip_pin_lc, value "@B14", to port bit pilotage_magnd_hybride[3]
Adding property altera_chip_pin_lc, value "@B13", to port bit pilotage_magnd_hybride[4]
Adding property altera_chip_pin_lc, value "@F21", to port bit pilotage_magnd_hybride[5]
Adding property altera_chip_pin_lc, value "@B15", to port bit pilotage_magnd_hybride[6]
Adding property altera_chip_pin_lc, value "@D15", to port bit pilotage_magnd_hybride[7]
Adding property altera_chip_pin_lc, value "@L16", to port bit pilotage_magnd_hybride[8]
Adding property altera_chip_pin_lc, value "@V22", to port bit pilotage_magnd_hybride[9]
Adding property altera_chip_pin_lc, value "@AB19", to port bit pilotage_magnd_hybride[10]
Adding property altera_chip_pin_lc, value "@AA20", to port bit pilotage_magnd_hybride[11]
Adding property altera_chip_pin_lc, value "@AB20", to port bit pilotage_magnd_hybride[12]
Adding property altera_chip_pin_lc, value "@AA4", to port bit pilotage_magnd_hybride[13]
Adding property altera_chip_pin_lc, value "@AA2", to port bit pilotage_magnd_hybride[14]
Adding property altera_chip_pin_lc, value "@AA16", to port bit pilotage_magnd_hybride[15]
Adding property altera_chip_pin_lc, value "@K7", to port bit pilotage_mvdd_hybride[0]
Adding property altera_chip_pin_lc, value "@J7", to port bit pilotage_mvdd_hybride[1]
Adding property altera_chip_pin_lc, value "@J21", to port bit pilotage_mvdd_hybride[2]
Adding property altera_chip_pin_lc, value "@G11", to port bit pilotage_mvdd_hybride[3]
Adding property altera_chip_pin_lc, value "@E13", to port bit pilotage_mvdd_hybride[4]
Adding property altera_chip_pin_lc, value "@J22", to port bit pilotage_mvdd_hybride[5]
Adding property altera_chip_pin_lc, value "@U22", to port bit pilotage_mvdd_hybride[6]
Adding property altera_chip_pin_lc, value "@L22", to port bit pilotage_mvdd_hybride[7]
Adding property altera_chip_pin_lc, value "@U21", to port bit pilotage_mvdd_hybride[8]
Adding property altera_chip_pin_lc, value "@Y22", to port bit pilotage_mvdd_hybride[9]
Adding property altera_chip_pin_lc, value "@AB8", to port bit pilotage_mvdd_hybride[10]
Adding property altera_chip_pin_lc, value "@AB4", to port bit pilotage_mvdd_hybride[11]
Adding property altera_chip_pin_lc, value "@C21", to port bit pilotage_mvdd_hybride[12]
Adding property altera_chip_pin_lc, value "@AB15", to port bit pilotage_mvdd_hybride[13]
Adding property altera_chip_pin_lc, value "@V21", to port bit pilotage_mvdd_hybride[14]
Adding property altera_chip_pin_lc, value "@AA7", to port bit pilotage_mvdd_hybride[15]
Adding property altera_chip_pin_lc, value "@V2", to port bit des_lock
Adding property altera_chip_pin_lc, value "@J2", to port bit rdo_to_ladder[10]
Adding property altera_chip_pin_lc, value "@V16", to port bit rdo_to_ladder[11]
Adding property altera_chip_pin_lc, value "@P4", to port bit rdo_to_ladder[12]
Adding property altera_chip_pin_lc, value "@AA5", to port bit rdo_to_ladder[13]
Adding property altera_chip_pin_lc, value "@N17", to port bit rdo_to_ladder[14]
Adding property altera_chip_pin_lc, value "@AB5", to port bit rdo_to_ladder[15]
Adding property altera_chip_pin_lc, value "@AB16", to port bit rdo_to_ladder[16]
Adding property altera_chip_pin_lc, value "@P3", to port bit rdo_to_ladder[17]
Adding property altera_chip_pin_lc, value "@T1", to port bit rdo_to_ladder[18]
Adding property altera_chip_pin_lc, value "@V5", to port bit rdo_to_ladder[19]
Adding property altera_chip_pin_lc, value "@U14", to port bit rdo_to_ladder[20]
Adding property altera_chip_pin_lc, value "@P2", to port bit ladder_addr[0]
Adding property altera_chip_pin_lc, value "@R1", to port bit ladder_addr[1]
Adding property altera_chip_pin_lc, value "@U2", to port bit ladder_addr[2]
Adding property altera_chip_pin_lc, value "@AB12", to port bit tokenin_echelle
Adding property altera_chip_pin_lc, value "@AA11", to port bit testin_echelle
Adding property altera_chip_pin_lc, value "@V8", to port bit holdin_echelle
Adding property altera_chip_pin_lc, value "@T2", to port bit ladder_fpga_sc_tck
Adding property altera_chip_pin_lc, value "@G3", to port bit ladder_fpga_sc_tms
Adding property altera_chip_pin_lc, value "@AB11", to port bit ladder_fpga_sc_trstb
Adding property altera_chip_pin_lc, value "@Y7", to port bit ladder_fpga_sc_tdi
Adding property altera_chip_pin_lc, value "@W2", to port bit des_bist_pass
Adding property altera_chip_pin_lc, value "@B9", to port bit ladder_to_rdo[0]
Adding property altera_chip_pin_lc, value "@U1", to port bit ladder_to_rdo[1]
Adding property altera_chip_pin_lc, value "@R2", to port bit ladder_to_rdo[2]
Adding property altera_chip_pin_lc, value "@F2", to port bit ladder_to_rdo[3]
Adding property altera_chip_pin_lc, value "@R7", to port bit ladder_to_rdo[4]
Adding property altera_chip_pin_lc, value "@N2", to port bit ladder_to_rdo[5]
Adding property altera_chip_pin_lc, value "@E6", to port bit ladder_to_rdo[6]
Adding property altera_chip_pin_lc, value "@W13", to port bit ladder_to_rdo[7]
Adding property altera_chip_pin_lc, value "@N1", to port bit ladder_to_rdo[8]
Adding property altera_chip_pin_lc, value "@M8", to port bit ladder_to_rdo[9]
Adding property altera_chip_pin_lc, value "@M1", to port bit ladder_to_rdo[10]
Adding property altera_chip_pin_lc, value "@J3", to port bit ladder_to_rdo[11]
Adding property altera_chip_pin_lc, value "@Y10", to port bit ladder_to_rdo[12]
Adding property altera_chip_pin_lc, value "@J1", to port bit ladder_to_rdo[13]
Adding property altera_chip_pin_lc, value "@H10", to port bit ladder_to_rdo[14]
Adding property altera_chip_pin_lc, value "@F1", to port bit ladder_to_rdo[15]
Adding property altera_chip_pin_lc, value "@AA10", to port bit ladder_to_rdo[16]
Adding property altera_chip_pin_lc, value "@J4", to port bit ladder_to_rdo[17]
Adding property altera_chip_pin_lc, value "@M5", to port bit ladder_to_rdo[18]
Adding property altera_chip_pin_lc, value "@M3", to port bit ladder_to_rdo[19]
Adding property altera_chip_pin_lc, value "@D2", to port bit ladder_to_rdo[20]
Adding property altera_chip_pin_lc, value "@C4", to port bit ladder_to_rdo[21]
Adding property altera_chip_pin_lc, value "@AA1", to port bit ladder_fpga_sc_tdo
Adding property altera_chip_pin_lc, value "@W1", to port bit fibre_mod_absent
Adding property altera_chip_pin_lc, value "@G4", to port bit fibre_mod_scl
Adding property altera_chip_pin_lc, value "@B10", to port bit fibre_mod_sda
Adding property altera_chip_pin_lc, value "@D6", to port bit fibre_rx_loss
Adding property altera_chip_pin_lc, value "@Y1", to port bit fibre_tx_disable
Adding property altera_chip_pin_lc, value "@H2", to port bit fibre_tx_fault
Adding property altera_chip_pin_lc, value "@T15", to port bit latchup_hybride[0]
Adding property altera_chip_pin_lc, value "@R19", to port bit latchup_hybride[1]
Adding property altera_chip_pin_lc, value "@F17", to port bit latchup_hybride[2]
Adding property altera_chip_pin_lc, value "@W19", to port bit latchup_hybride[3]
Adding property altera_chip_pin_lc, value "@E15", to port bit latchup_hybride[4]
Adding property altera_chip_pin_lc, value "@H11", to port bit latchup_hybride[5]
Adding property altera_chip_pin_lc, value "@B18", to port bit latchup_hybride[6]
Adding property altera_chip_pin_lc, value "@K21", to port bit latchup_hybride[7]
Adding property altera_chip_pin_lc, value "@U7", to port bit latchup_hybride[8]
Adding property altera_chip_pin_lc, value "@F15", to port bit latchup_hybride[9]
Adding property altera_chip_pin_lc, value "@H6", to port bit latchup_hybride[10]
Adding property altera_chip_pin_lc, value "@V13", to port bit latchup_hybride[11]
Adding property altera_chip_pin_lc, value "@W22", to port bit latchup_hybride[12]
Adding property altera_chip_pin_lc, value "@M15", to port bit latchup_hybride[13]
Adding property altera_chip_pin_lc, value "@Y21", to port bit latchup_hybride[14]
Adding property altera_chip_pin_lc, value "@W21", to port bit latchup_hybride[15]
Adding property altera_chip_pin_lc, value "@U11", to port bit mux_ref_latchup[0]
Adding property altera_chip_pin_lc, value "@B17", to port bit mux_ref_latchup[1]
Adding property altera_chip_pin_lc, value "@F13", to port bit test_16hybrides
Adding property altera_chip_pin_lc, value "@K18", to port bit hold_16hybrides
Adding property altera_chip_pin_lc, value "@A15", to port bit ladder_fpga_rclk_16hybrides
Adding property altera_chip_pin_lc, value "@D10", to port bit tokenin_hybride[0]
Adding property altera_chip_pin_lc, value "@D13", to port bit tokenin_hybride[1]
Adding property altera_chip_pin_lc, value "@H12", to port bit tokenin_hybride[2]
Adding property altera_chip_pin_lc, value "@J15", to port bit tokenin_hybride[3]
Adding property altera_chip_pin_lc, value "@J17", to port bit tokenin_hybride[4]
Adding property altera_chip_pin_lc, value "@F9", to port bit tokenin_hybride[5]
Adding property altera_chip_pin_lc, value "@H17", to port bit tokenin_hybride[6]
Adding property altera_chip_pin_lc, value "@J18", to port bit tokenin_hybride[7]
Adding property altera_chip_pin_lc, value "@A20", to port bit tokenin_hybride[8]
Adding property altera_chip_pin_lc, value "@E21", to port bit tokenin_hybride[9]
Adding property altera_chip_pin_lc, value "@B19", to port bit tokenin_hybride[10]
Adding property altera_chip_pin_lc, value "@M16", to port bit tokenin_hybride[11]
Adding property altera_chip_pin_lc, value "@F19", to port bit tokenin_hybride[12]
Adding property altera_chip_pin_lc, value "@N14", to port bit tokenin_hybride[13]
Adding property altera_chip_pin_lc, value "@L8", to port bit tokenin_hybride[14]
Adding property altera_chip_pin_lc, value "@AA14", to port bit tokenin_hybride[15]
Adding property altera_chip_pin_lc, value "@B6", to port bit tokenout_hybride[0]
Adding property altera_chip_pin_lc, value "@F10", to port bit tokenout_hybride[1]
Adding property altera_chip_pin_lc, value "@N21", to port bit tokenout_hybride[2]
Adding property altera_chip_pin_lc, value "@N6", to port bit tokenout_hybride[3]
Adding property altera_chip_pin_lc, value "@E22", to port bit tokenout_hybride[4]
Adding property altera_chip_pin_lc, value "@E9", to port bit tokenout_hybride[5]
Adding property altera_chip_pin_lc, value "@A16", to port bit tokenout_hybride[6]
Adding property altera_chip_pin_lc, value "@AA15", to port bit tokenout_hybride[7]
Adding property altera_chip_pin_lc, value "@E12", to port bit tokenout_hybride[8]
Adding property altera_chip_pin_lc, value "@AA17", to port bit tokenout_hybride[9]
Adding property altera_chip_pin_lc, value "@N18", to port bit tokenout_hybride[10]
Adding property altera_chip_pin_lc, value "@U20", to port bit tokenout_hybride[11]
Adding property altera_chip_pin_lc, value "@Y17", to port bit tokenout_hybride[12]
Adding property altera_chip_pin_lc, value "@R21", to port bit tokenout_hybride[13]
Adding property altera_chip_pin_lc, value "@F22", to port bit tokenout_hybride[14]
Adding property altera_chip_pin_lc, value "@AA12", to port bit tokenout_hybride[15]
Adding property altera_chip_pin_lc, value "@E3", to port bit temperature
Adding property altera_chip_pin_lc, value "@D22", to port bit sc_tck_hybride[0]
Adding property altera_chip_pin_lc, value "@A10", to port bit sc_tck_hybride[1]
Adding property altera_chip_pin_lc, value "@A14", to port bit sc_tck_hybride[2]
Adding property altera_chip_pin_lc, value "@A13", to port bit sc_tck_hybride[3]
Adding property altera_chip_pin_lc, value "@C22", to port bit sc_tck_hybride[4]
Adding property altera_chip_pin_lc, value "@H22", to port bit sc_tck_hybride[5]
Adding property altera_chip_pin_lc, value "@C13", to port bit sc_tck_hybride[6]
Adding property altera_chip_pin_lc, value "@E16", to port bit sc_tck_hybride[7]
Adding property altera_chip_pin_lc, value "@F20", to port bit sc_tck_hybride[8]
Adding property altera_chip_pin_lc, value "@AA19", to port bit sc_tck_hybride[9]
Adding property altera_chip_pin_lc, value "@B21", to port bit sc_tck_hybride[10]
Adding property altera_chip_pin_lc, value "@R14", to port bit sc_tck_hybride[11]
Adding property altera_chip_pin_lc, value "@P22", to port bit sc_tck_hybride[12]
Adding property altera_chip_pin_lc, value "@H7", to port bit sc_tck_hybride[13]
Adding property altera_chip_pin_lc, value "@Y13", to port bit sc_tck_hybride[14]
Adding property altera_chip_pin_lc, value "@T11", to port bit sc_tck_hybride[15]
Adding property altera_chip_pin_lc, value "@T9", to port bit sc_tms_hybride[0]
Adding property altera_chip_pin_lc, value "@P5", to port bit sc_tms_hybride[1]
Adding property altera_chip_pin_lc, value "@F16", to port bit sc_tms_hybride[2]
Adding property altera_chip_pin_lc, value "@J16", to port bit sc_tms_hybride[3]
Adding property altera_chip_pin_lc, value "@K16", to port bit sc_tms_hybride[4]
Adding property altera_chip_pin_lc, value "@R5", to port bit sc_tms_hybride[5]
Adding property altera_chip_pin_lc, value "@H19", to port bit sc_tms_hybride[6]
Adding property altera_chip_pin_lc, value "@A19", to port bit sc_tms_hybride[7]
Adding property altera_chip_pin_lc, value "@B16", to port bit sc_tms_hybride[8]
Adding property altera_chip_pin_lc, value "@AA18", to port bit sc_tms_hybride[9]
Adding property altera_chip_pin_lc, value "@AB18", to port bit sc_tms_hybride[10]
Adding property altera_chip_pin_lc, value "@E7", to port bit sc_tms_hybride[11]
Adding property altera_chip_pin_lc, value "@W10", to port bit sc_tms_hybride[12]
Adding property altera_chip_pin_lc, value "@W17", to port bit sc_tms_hybride[13]
Adding property altera_chip_pin_lc, value "@T12", to port bit sc_tms_hybride[14]
Adding property altera_chip_pin_lc, value "@E10", to port bit sc_tms_hybride[15]
Adding property altera_chip_pin_lc, value "@F12", to port bit sc_trstb_hybride[0]
Adding property altera_chip_pin_lc, value "@C19", to port bit sc_trstb_hybride[1]
Adding property altera_chip_pin_lc, value "@D19", to port bit sc_trstb_hybride[2]
Adding property altera_chip_pin_lc, value "@B22", to port bit sc_trstb_hybride[3]
Adding property altera_chip_pin_lc, value "@W20", to port bit sc_trstb_hybride[4]
Adding property altera_chip_pin_lc, value "@U13", to port bit sc_trstb_hybride[5]
Adding property altera_chip_pin_lc, value "@M19", to port bit sc_trstb_hybride[6]
Adding property altera_chip_pin_lc, value "@R16", to port bit sc_trstb_hybride[7]
Adding property altera_chip_pin_lc, value "@N15", to port bit sc_trstb_hybride[8]
Adding property altera_chip_pin_lc, value "@M21", to port bit sc_trstb_hybride[9]
Adding property altera_chip_pin_lc, value "@R15", to port bit sc_trstb_hybride[10]
Adding property altera_chip_pin_lc, value "@AB7", to port bit sc_trstb_hybride[11]
Adding property altera_chip_pin_lc, value "@H20", to port bit sc_trstb_hybride[12]
Adding property altera_chip_pin_lc, value "@P21", to port bit sc_trstb_hybride[13]
Adding property altera_chip_pin_lc, value "@L6", to port bit sc_trstb_hybride[14]
Adding property altera_chip_pin_lc, value "@J6", to port bit sc_trstb_hybride[15]
Adding property altera_chip_pin_lc, value "@M4", to port bit sc_tdi_hybride[0]
Adding property altera_chip_pin_lc, value "@F11", to port bit sc_tdi_hybride[1]
Adding property altera_chip_pin_lc, value "@H16", to port bit sc_tdi_hybride[2]
Adding property altera_chip_pin_lc, value "@K17", to port bit sc_tdi_hybride[3]
Adding property altera_chip_pin_lc, value "@M20", to port bit sc_tdi_hybride[4]
Adding property altera_chip_pin_lc, value "@AB9", to port bit sc_tdi_hybride[5]
Adding property altera_chip_pin_lc, value "@D21", to port bit sc_tdi_hybride[6]
Adding property altera_chip_pin_lc, value "@AB17", to port bit sc_tdi_hybride[7]
Adding property altera_chip_pin_lc, value "@N20", to port bit sc_tdi_hybride[8]
Adding property altera_chip_pin_lc, value "@A17", to port bit sc_tdi_hybride[9]
Adding property altera_chip_pin_lc, value "@D20", to port bit sc_tdi_hybride[10]
Adding property altera_chip_pin_lc, value "@C17", to port bit sc_tdi_hybride[11]
Adding property altera_chip_pin_lc, value "@N22", to port bit sc_tdi_hybride[12]
Adding property altera_chip_pin_lc, value "@R17", to port bit sc_tdi_hybride[13]
Adding property altera_chip_pin_lc, value "@C6", to port bit sc_tdi_hybride[14]
Adding property altera_chip_pin_lc, value "@R11", to port bit sc_tdi_hybride[15]
Adding property altera_chip_pin_lc, value "@A5", to port bit sc_tdo_hybride[0]
Adding property altera_chip_pin_lc, value "@B11", to port bit sc_tdo_hybride[1]
Adding property altera_chip_pin_lc, value "@A18", to port bit sc_tdo_hybride[2]
Adding property altera_chip_pin_lc, value "@A12", to port bit sc_tdo_hybride[3]
Adding property altera_chip_pin_lc, value "@G21", to port bit sc_tdo_hybride[4]
Adding property altera_chip_pin_lc, value "@B12", to port bit sc_tdo_hybride[5]
Adding property altera_chip_pin_lc, value "@T21", to port bit sc_tdo_hybride[6]
Adding property altera_chip_pin_lc, value "@H15", to port bit sc_tdo_hybride[7]
Adding property altera_chip_pin_lc, value "@G18", to port bit sc_tdo_hybride[8]
Adding property altera_chip_pin_lc, value "@H21", to port bit sc_tdo_hybride[9]
Adding property altera_chip_pin_lc, value "@B20", to port bit sc_tdo_hybride[10]
Adding property altera_chip_pin_lc, value "@V14", to port bit sc_tdo_hybride[11]
Adding property altera_chip_pin_lc, value "@R12", to port bit sc_tdo_hybride[12]
Adding property altera_chip_pin_lc, value "@P15", to port bit sc_tdo_hybride[13]
Adding property altera_chip_pin_lc, value "@R13", to port bit sc_tdo_hybride[14]
Adding property altera_chip_pin_lc, value "@U12", to port bit sc_tdo_hybride[15]
Adding property altera_chip_pin_lc, value "@P1", to port bit usb_data[0]
Adding property altera_chip_pin_lc, value "@AB3", to port bit usb_data[1]
Adding property altera_chip_pin_lc, value "@C3", to port bit usb_data[2]
Adding property altera_chip_pin_lc, value "@T8", to port bit usb_data[3]
Adding property altera_chip_pin_lc, value "@M7", to port bit usb_data[4]
Adding property altera_chip_pin_lc, value "@AA21", to port bit usb_data[5]
Adding property altera_chip_pin_lc, value "@Y6", to port bit usb_data[6]
Adding property altera_chip_pin_lc, value "@N8", to port bit usb_data[7]
Adding property altera_chip_pin_lc, value "@Y2", to port bit usb_present
Adding property altera_chip_pin_lc, value "@AB14", to port bit usb_ready_n
Adding property altera_chip_pin_lc, value "@T4", to port bit usb_read_n
Adding property altera_chip_pin_lc, value "@A7", to port bit usb_reset_n
Adding property altera_chip_pin_lc, value "@M22", to port bit usb_rx_empty
Adding property altera_chip_pin_lc, value "@A6", to port bit usb_tx_full
Adding property altera_chip_pin_lc, value "@AA22", to port bit usb_write
Adding property altera_chip_pin_lc, value "@B3", to port bit debug_present_n
Adding property altera_chip_pin_lc, value "@D17", to port bit xtal_en
Adding property altera_chip_pin_lc, value "@A8", to port bit sc_serdes_ou_connec
Adding property altera_chip_pin_lc, value "@C10", to port bit fpga_serdes_ou_connec
Adding property altera_chip_pin_lc, value "@E4", to port bit spare_switch
@W: FA279 |Inconsistent Quartus device library version: Verilog/VHDL compiled using quartus_II101 device library, but clearbox version is quartus_II121.

Finished Clear Box Flow. (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 116MB peak: 118MB)

@W: FA401 |Found flip-flop with unsupported asynchronous set. Implemented set functionality by creating a latch.
@W: BN393 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":749:2:749:32|Resolving multiple drivers on net fibre_tx_disable, connecting output pin:sc_updateDR_bypass inst:COMP_ladder_fpga_SC_TAP_CONTROL of work.tap_control(a) to fibre_tx_disable
@W: BN393 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":749:2:749:32|Resolving multiple drivers on net fibre_tx_disable, connecting output pin:sc_updateDR_0x1e inst:COMP_ladder_fpga_SC_TAP_CONTROL of work.tap_control(a) to fibre_tx_disable
@W: BN393 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":749:2:749:32|Resolving multiple drivers on net fibre_tx_disable, connecting output pin:sc_updateDR_0x1d inst:COMP_ladder_fpga_SC_TAP_CONTROL of work.tap_control(a) to fibre_tx_disable
@W: BN393 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":749:2:749:32|Resolving multiple drivers on net fibre_tx_disable, connecting output pin:sc_updateDR_0x1c inst:COMP_ladder_fpga_SC_TAP_CONTROL of work.tap_control(a) to fibre_tx_disable
@W: BN393 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":749:2:749:32|Resolving multiple drivers on net fibre_tx_disable, connecting output pin:sc_updateDR_0x1b inst:COMP_ladder_fpga_SC_TAP_CONTROL of work.tap_control(a) to fibre_tx_disable
@W: BN393 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":749:2:749:32|Resolving multiple drivers on net fibre_tx_disable, connecting output pin:sc_updateDR_0x1a inst:COMP_ladder_fpga_SC_TAP_CONTROL of work.tap_control(a) to fibre_tx_disable
@W: BN393 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":749:2:749:32|Resolving multiple drivers on net fibre_tx_disable, connecting output pin:sc_updateDR_0x19 inst:COMP_ladder_fpga_SC_TAP_CONTROL of work.tap_control(a) to fibre_tx_disable
@W: BN393 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":749:2:749:32|Resolving multiple drivers on net fibre_tx_disable, connecting output pin:sc_updateDR_0x18 inst:COMP_ladder_fpga_SC_TAP_CONTROL of work.tap_control(a) to fibre_tx_disable
@W: BN393 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":749:2:749:32|Resolving multiple drivers on net fibre_tx_disable, connecting output pin:sc_updateDR_0x17 inst:COMP_ladder_fpga_SC_TAP_CONTROL of work.tap_control(a) to fibre_tx_disable
@W: BN393 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":749:2:749:32|Resolving multiple drivers on net fibre_tx_disable, connecting output pin:sc_updateDR_0x16 inst:COMP_ladder_fpga_SC_TAP_CONTROL of work.tap_control(a) to fibre_tx_disable
@W: BN393 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":749:2:749:32|Resolving multiple drivers on net fibre_tx_disable, connecting output pin:sc_updateDR_0x15 inst:COMP_ladder_fpga_SC_TAP_CONTROL of work.tap_control(a) to fibre_tx_disable
@W: BN393 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":749:2:749:32|Resolving multiple drivers on net fibre_tx_disable, connecting output pin:sc_updateDR_0x14 inst:COMP_ladder_fpga_SC_TAP_CONTROL of work.tap_control(a) to fibre_tx_disable
@W: BN393 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":749:2:749:32|Resolving multiple drivers on net fibre_tx_disable, connecting output pin:sc_updateDR_0x13 inst:COMP_ladder_fpga_SC_TAP_CONTROL of work.tap_control(a) to fibre_tx_disable
@W: BN393 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":749:2:749:32|Resolving multiple drivers on net fibre_tx_disable, connecting output pin:sc_updateDR_0x12 inst:COMP_ladder_fpga_SC_TAP_CONTROL of work.tap_control(a) to fibre_tx_disable
@W: BN393 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":749:2:749:32|Resolving multiple drivers on net fibre_tx_disable, connecting output pin:sc_updateDR_0x11 inst:COMP_ladder_fpga_SC_TAP_CONTROL of work.tap_control(a) to fibre_tx_disable
@W: BN393 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":749:2:749:32|Resolving multiple drivers on net fibre_tx_disable, connecting output pin:sc_updateDR_0x10 inst:COMP_ladder_fpga_SC_TAP_CONTROL of work.tap_control(a) to fibre_tx_disable
@W: BN393 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":749:2:749:32|Resolving multiple drivers on net fibre_tx_disable, connecting output pin:sc_updateDR_0x0f inst:COMP_ladder_fpga_SC_TAP_CONTROL of work.tap_control(a) to fibre_tx_disable
@W: BN393 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":749:2:749:32|Resolving multiple drivers on net fibre_tx_disable, connecting output pin:sc_updateDR_0x0e inst:COMP_ladder_fpga_SC_TAP_CONTROL of work.tap_control(a) to fibre_tx_disable
@W: BN393 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":749:2:749:32|Resolving multiple drivers on net fibre_tx_disable, connecting output pin:sc_updateDR_0x0d inst:COMP_ladder_fpga_SC_TAP_CONTROL of work.tap_control(a) to fibre_tx_disable
@W: BN393 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":749:2:749:32|Resolving multiple drivers on net fibre_tx_disable, connecting output pin:sc_updateDR_0x0c inst:COMP_ladder_fpga_SC_TAP_CONTROL of work.tap_control(a) to fibre_tx_disable
@W: BN393 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":749:2:749:32|Resolving multiple drivers on net fibre_tx_disable, connecting output pin:sc_updateDR_0x0a inst:COMP_ladder_fpga_SC_TAP_CONTROL of work.tap_control(a) to fibre_tx_disable
@W: BN393 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":749:2:749:32|Resolving multiple drivers on net fibre_tx_disable, connecting output pin:sc_updateDR_0x07 inst:COMP_ladder_fpga_SC_TAP_CONTROL of work.tap_control(a) to fibre_tx_disable
@W: BN393 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":749:2:749:32|Resolving multiple drivers on net fibre_tx_disable, connecting output pin:sc_updateDR_0x06 inst:COMP_ladder_fpga_SC_TAP_CONTROL of work.tap_control(a) to fibre_tx_disable
@W: BN393 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":749:2:749:32|Resolving multiple drivers on net fibre_tx_disable, connecting output pin:sc_updateDR_0x05 inst:COMP_ladder_fpga_SC_TAP_CONTROL of work.tap_control(a) to fibre_tx_disable
@W: BN393 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":749:2:749:32|Resolving multiple drivers on net fibre_tx_disable, connecting output pin:sc_updateDR_0x02 inst:COMP_ladder_fpga_SC_TAP_CONTROL of work.tap_control(a) to fibre_tx_disable
@W: BN393 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":749:2:749:32|Resolving multiple drivers on net fibre_tx_disable, connecting output pin:sc_updateDR_0x00 inst:COMP_ladder_fpga_SC_TAP_CONTROL of work.tap_control(a) to fibre_tx_disable
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\tap_control.vhd":216:2:216:3|Removing sequential instance enable of view:PrimLib.dff(prim) in hierarchy view:work.tap_control(a) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\tap_control.vhd":216:2:216:3|Removing sequential instance sc_updateDR_0x00 of view:PrimLib.sdffse(prim) in hierarchy view:work.tap_control(a) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\tap_control.vhd":216:2:216:3|Removing sequential instance sc_updateDR_0x02 of view:PrimLib.dffe(prim) in hierarchy view:work.tap_control(a) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\tap_control.vhd":216:2:216:3|Removing sequential instance sc_updateDR_0x05 of view:PrimLib.dffe(prim) in hierarchy view:work.tap_control(a) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\tap_control.vhd":216:2:216:3|Removing sequential instance sc_updateDR_0x06 of view:PrimLib.dffe(prim) in hierarchy view:work.tap_control(a) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\tap_control.vhd":216:2:216:3|Removing sequential instance sc_updateDR_0x07 of view:PrimLib.dffe(prim) in hierarchy view:work.tap_control(a) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\tap_control.vhd":216:2:216:3|Removing sequential instance sc_updateDR_0x0a of view:PrimLib.dffe(prim) in hierarchy view:work.tap_control(a) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\tap_control.vhd":216:2:216:3|Removing sequential instance sc_updateDR_0x0c of view:PrimLib.dffe(prim) in hierarchy view:work.tap_control(a) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\tap_control.vhd":216:2:216:3|Removing sequential instance sc_updateDR_0x0d of view:PrimLib.dffe(prim) in hierarchy view:work.tap_control(a) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\tap_control.vhd":216:2:216:3|Removing sequential instance sc_updateDR_0x0e of view:PrimLib.dffe(prim) in hierarchy view:work.tap_control(a) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\tap_control.vhd":216:2:216:3|Removing sequential instance sc_updateDR_0x0f of view:PrimLib.dffe(prim) in hierarchy view:work.tap_control(a) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\tap_control.vhd":216:2:216:3|Removing sequential instance sc_updateDR_0x10 of view:PrimLib.dffe(prim) in hierarchy view:work.tap_control(a) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\tap_control.vhd":216:2:216:3|Removing sequential instance sc_updateDR_0x11 of view:PrimLib.dffe(prim) in hierarchy view:work.tap_control(a) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\tap_control.vhd":216:2:216:3|Removing sequential instance sc_updateDR_0x12 of view:PrimLib.dffe(prim) in hierarchy view:work.tap_control(a) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\tap_control.vhd":216:2:216:3|Removing sequential instance sc_updateDR_0x13 of view:PrimLib.dffe(prim) in hierarchy view:work.tap_control(a) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\tap_control.vhd":216:2:216:3|Removing sequential instance sc_updateDR_0x14 of view:PrimLib.dffe(prim) in hierarchy view:work.tap_control(a) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\tap_control.vhd":216:2:216:3|Removing sequential instance sc_updateDR_0x15 of view:PrimLib.dffe(prim) in hierarchy view:work.tap_control(a) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\tap_control.vhd":216:2:216:3|Removing sequential instance sc_updateDR_0x16 of view:PrimLib.dffe(prim) in hierarchy view:work.tap_control(a) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\tap_control.vhd":216:2:216:3|Removing sequential instance sc_updateDR_0x17 of view:PrimLib.dffe(prim) in hierarchy view:work.tap_control(a) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\tap_control.vhd":216:2:216:3|Removing sequential instance sc_updateDR_0x18 of view:PrimLib.dffe(prim) in hierarchy view:work.tap_control(a) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\tap_control.vhd":216:2:216:3|Removing sequential instance sc_updateDR_0x19 of view:PrimLib.dffe(prim) in hierarchy view:work.tap_control(a) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\tap_control.vhd":216:2:216:3|Removing sequential instance sc_updateDR_0x1a of view:PrimLib.dffe(prim) in hierarchy view:work.tap_control(a) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\tap_control.vhd":216:2:216:3|Removing sequential instance sc_updateDR_0x1b of view:PrimLib.dffe(prim) in hierarchy view:work.tap_control(a) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\tap_control.vhd":216:2:216:3|Removing sequential instance sc_updateDR_0x1c of view:PrimLib.dffe(prim) in hierarchy view:work.tap_control(a) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\tap_control.vhd":216:2:216:3|Removing sequential instance sc_updateDR_0x1d of view:PrimLib.dffe(prim) in hierarchy view:work.tap_control(a) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\tap_control.vhd":216:2:216:3|Removing sequential instance sc_updateDR_0x1e of view:PrimLib.dffe(prim) in hierarchy view:work.tap_control(a) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\tap_control.vhd":216:2:216:3|Removing sequential instance sc_updateDR_bypass of view:PrimLib.dffe(prim) in hierarchy view:work.tap_control(a) because there are no references to its outputs 
@N: BN115 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\gestion_hybrides_v4.vhd":349:3:349:15|Removing instance stokage_token of view:work.memoire_tokenOut_echelle(bascule_16_rs_asynchrone) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\memoire_tokenout_echelle.vhd":46:22:46:23|Removing sequential instance memoire_tokenout_1[0] of view:PrimLib.latr(prim) in hierarchy view:work.memoire_tokenOut_echelle(bascule_16_rs_asynchrone) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\memoire_tokenout_echelle.vhd":48:22:48:23|Removing sequential instance memoire_tokenout_1[1] of view:PrimLib.latr(prim) in hierarchy view:work.memoire_tokenOut_echelle(bascule_16_rs_asynchrone) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\memoire_tokenout_echelle.vhd":50:22:50:23|Removing sequential instance memoire_tokenout_1[2] of view:PrimLib.latr(prim) in hierarchy view:work.memoire_tokenOut_echelle(bascule_16_rs_asynchrone) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\memoire_tokenout_echelle.vhd":52:22:52:23|Removing sequential instance memoire_tokenout_1[3] of view:PrimLib.latr(prim) in hierarchy view:work.memoire_tokenOut_echelle(bascule_16_rs_asynchrone) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\memoire_tokenout_echelle.vhd":54:22:54:23|Removing sequential instance memoire_tokenout_1[4] of view:PrimLib.latr(prim) in hierarchy view:work.memoire_tokenOut_echelle(bascule_16_rs_asynchrone) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\memoire_tokenout_echelle.vhd":56:22:56:23|Removing sequential instance memoire_tokenout_1[5] of view:PrimLib.latr(prim) in hierarchy view:work.memoire_tokenOut_echelle(bascule_16_rs_asynchrone) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\memoire_tokenout_echelle.vhd":58:22:58:23|Removing sequential instance memoire_tokenout_1[6] of view:PrimLib.latr(prim) in hierarchy view:work.memoire_tokenOut_echelle(bascule_16_rs_asynchrone) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\memoire_tokenout_echelle.vhd":60:22:60:23|Removing sequential instance memoire_tokenout_1[7] of view:PrimLib.latr(prim) in hierarchy view:work.memoire_tokenOut_echelle(bascule_16_rs_asynchrone) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\memoire_tokenout_echelle.vhd":62:22:62:23|Removing sequential instance memoire_tokenout_1[8] of view:PrimLib.latr(prim) in hierarchy view:work.memoire_tokenOut_echelle(bascule_16_rs_asynchrone) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\memoire_tokenout_echelle.vhd":64:22:64:23|Removing sequential instance memoire_tokenout_1[9] of view:PrimLib.latr(prim) in hierarchy view:work.memoire_tokenOut_echelle(bascule_16_rs_asynchrone) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\memoire_tokenout_echelle.vhd":66:22:66:23|Removing sequential instance memoire_tokenout_1[10] of view:PrimLib.latr(prim) in hierarchy view:work.memoire_tokenOut_echelle(bascule_16_rs_asynchrone) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\memoire_tokenout_echelle.vhd":68:22:68:23|Removing sequential instance memoire_tokenout_1[11] of view:PrimLib.latr(prim) in hierarchy view:work.memoire_tokenOut_echelle(bascule_16_rs_asynchrone) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\memoire_tokenout_echelle.vhd":70:22:70:23|Removing sequential instance memoire_tokenout_1[12] of view:PrimLib.latr(prim) in hierarchy view:work.memoire_tokenOut_echelle(bascule_16_rs_asynchrone) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\memoire_tokenout_echelle.vhd":72:22:72:23|Removing sequential instance memoire_tokenout_1[13] of view:PrimLib.latr(prim) in hierarchy view:work.memoire_tokenOut_echelle(bascule_16_rs_asynchrone) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\memoire_tokenout_echelle.vhd":74:22:74:23|Removing sequential instance memoire_tokenout_1[14] of view:PrimLib.latr(prim) in hierarchy view:work.memoire_tokenOut_echelle(bascule_16_rs_asynchrone) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\memoire_tokenout_echelle.vhd":76:22:76:23|Removing sequential instance memoire_tokenout_1[15] of view:PrimLib.latr(prim) in hierarchy view:work.memoire_tokenOut_echelle(bascule_16_rs_asynchrone) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.0\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.1\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.2\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.3\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.4\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.5\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.6\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.7\.b\.c(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.0\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.1\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.2\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.3\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.4\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.5\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.6\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.7\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.8\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.9\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.10\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.11\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.12\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.13\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.14\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.15\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.16\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.17\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.18\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.19\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.20\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.21\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.22\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.23\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.24\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.25\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.26\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.27\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.28\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.29\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.30\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.31\.b\.c(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.0\.d\.e_1(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.1\.d\.e_1(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.2\.d\.e_1(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.3\.d\.e_1(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.4\.d\.e_1(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.5\.d\.e_1(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.6\.d\.e_1(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.7\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.8\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.9\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.10\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.11\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.12\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.13\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.14\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.15\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.16\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.17\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.18\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.19\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.20\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.21\.b\.c(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_a\.0\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_a\.1\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_a\.2\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_a\.3\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_a\.4\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_a\.5\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_a\.6\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_a\.7\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_a\.8\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_a\.9\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_a\.10\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_a\.11\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_a\.12\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_a\.13\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_a\.14\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_a\.15\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_a\.16\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_a\.17\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_a\.18\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_a\.19\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_a\.20\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_a\.21\.b\.c(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_a\.0\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_a\.1\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_a\.2\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_a\.3\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_a\.4\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_a\.5\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_a\.6\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_a\.7\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_a\.8\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_a\.9\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_a\.10\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_a\.11\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_a\.12\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_a\.13\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_a\.14\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_a\.15\.b\.c(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.0\.d\.e_7(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.1\.d\.e_6(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.2\.d\.e_6(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.3\.d\.e_6(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.4\.d\.e_6(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.5\.d\.e_6(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.6\.d\.e_6(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.7\.d\.e_5(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.8\.d\.e_5(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.9\.d\.e_5(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.10\.d\.e_5(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.11\.d\.e_5(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.12\.d\.e_5(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.13\.d\.e_5(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.14\.d\.e_5(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.15\.d\.e_3(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.16\.d\.e_3(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.17\.d\.e_3(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.18\.d\.e_3(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.19\.d\.e_2(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.20\.d\.e_2(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.21\.d\.e_1(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.22\.d\.e_1(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.23\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.24\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.25\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.26\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.27\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.28\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.29\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.30\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.31\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.32\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.33\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.34\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.35\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.36\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.37\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.38\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.39\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.40\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.41\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.42\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.43\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.44\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.45\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.46\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance data_out of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.47\.b\.c(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_a\.0\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_a\.1\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_a\.2\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_a\.3\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_a\.4\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_a\.5\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_a\.6\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_a\.7\.b\.c(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_a\.0\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_a\.1\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_a\.2\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_a\.3\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_a\.4\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_a\.5\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_a\.6\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_a\.7\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_a\.8\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_a\.9\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_a\.10\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_a\.11\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_a\.12\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_a\.13\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_a\.14\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_a\.15\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_a\.16\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_a\.17\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_a\.18\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_a\.19\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_a\.20\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_a\.21\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_a\.22\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_a\.23\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_a\.24\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_a\.25\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_a\.26\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_a\.27\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_a\.28\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_a\.29\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_a\.30\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_a\.31\.b\.c(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_a\.0\.d\.e_1(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_a\.1\.d\.e_1(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_a\.2\.d\.e_1(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_a\.3\.d\.e_1(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_a\.4\.d\.e_1(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_a\.5\.d\.e_1(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_a\.6\.d\.e_1(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_a\.7\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_a\.8\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_a\.9\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_a\.10\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_a\.11\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_a\.12\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_a\.13\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_a\.14\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_a\.15\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_a\.16\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_a\.17\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_a\.18\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_a\.19\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_a\.20\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_a\.21\.b\.c(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_a\.0\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_a\.1\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_a\.2\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_a\.3\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_a\.4\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_a\.5\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_a\.6\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_a\.7\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_a\.8\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_a\.9\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_a\.10\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_a\.11\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_a\.12\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_a\.13\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_a\.14\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_a\.15\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_a\.16\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_a\.17\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_a\.18\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_a\.19\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_a\.20\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_a\.21\.b\.c(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_a\.0\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_a\.1\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_a\.2\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_a\.3\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_a\.4\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_a\.5\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_a\.6\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_a\.7\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_a\.8\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_a\.9\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_a\.10\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_a\.11\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_a\.12\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_a\.13\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_a\.14\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_a\.15\.b\.c(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_a\.0\.d\.e_7(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_a\.1\.d\.e_6(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_a\.2\.d\.e_6(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_a\.3\.d\.e_6(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_a\.4\.d\.e_6(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_a\.5\.d\.e_6(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_a\.6\.d\.e_6(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_a\.7\.d\.e_5(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_a\.8\.d\.e_5(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_a\.9\.d\.e_5(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_a\.10\.d\.e_5(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_a\.11\.d\.e_5(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_a\.12\.d\.e_5(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_a\.13\.d\.e_5(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_a\.14\.d\.e_5(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_a\.15\.d\.e_3(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_a\.16\.d\.e_3(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_a\.17\.d\.e_3(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_a\.18\.d\.e_3(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_a\.19\.d\.e_2(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_a\.20\.d\.e_2(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_a\.21\.d\.e_1(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_a\.22\.d\.e_1(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_a\.23\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_a\.24\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_a\.25\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_a\.26\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_a\.27\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_a\.28\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_a\.29\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_a\.30\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_a\.31\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_a\.32\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_a\.33\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_a\.34\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_a\.35\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_a\.36\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_a\.37\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_a\.38\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_a\.39\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_a\.40\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_a\.41\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_a\.42\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_a\.43\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_a\.44\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_a\.45\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_a\.46\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_cell_a\.47\.b\.c(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.0\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.1\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.2\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.3\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.4\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.5\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.6\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.7\.b\.c(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.0\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.1\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.2\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.3\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.4\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.5\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.6\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.7\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.8\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.9\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.10\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.11\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.12\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.13\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.14\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.15\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.16\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.17\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.18\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.19\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.20\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.21\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.22\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.23\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.24\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.25\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.26\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.27\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.28\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.29\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.30\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.31\.b\.c(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.0\.d\.e_1(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.1\.d\.e_1(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.2\.d\.e_1(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.3\.d\.e_1(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.4\.d\.e_1(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.5\.d\.e_1(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.6\.d\.e_1(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.7\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.8\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.9\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.10\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.11\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.12\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.13\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.14\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.15\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.16\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.17\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.18\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.19\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.20\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.21\.b\.c(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_a\.0\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_a\.1\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_a\.2\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_a\.3\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_a\.4\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_a\.5\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_a\.6\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_a\.7\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_a\.8\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_a\.9\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_a\.10\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_a\.11\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_a\.12\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_a\.13\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_a\.14\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_a\.15\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_a\.16\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_a\.17\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_a\.18\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_a\.19\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_a\.20\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_a\.21\.b\.c(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_a\.0\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_a\.1\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_a\.2\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_a\.3\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_a\.4\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_a\.5\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_a\.6\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_a\.7\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_a\.8\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_a\.9\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_a\.10\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_a\.11\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_a\.12\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_a\.13\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_a\.14\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_a\.15\.b\.c(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.0\.d\.e_7(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.1\.d\.e_6(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.2\.d\.e_6(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.3\.d\.e_6(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.4\.d\.e_6(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.5\.d\.e_6(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.6\.d\.e_6(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.7\.d\.e_5(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.8\.d\.e_5(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.9\.d\.e_5(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.10\.d\.e_5(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.11\.d\.e_5(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.12\.d\.e_5(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.13\.d\.e_5(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.14\.d\.e_5(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.15\.d\.e_3(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.16\.d\.e_3(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.17\.d\.e_3(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.18\.d\.e_3(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.19\.d\.e_2(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.20\.d\.e_2(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.21\.d\.e_1(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.22\.d\.e_1(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.23\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.24\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.25\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.26\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.27\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.28\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.29\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.30\.d\.e_0(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.31\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.32\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.33\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.34\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.35\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.36\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.37\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.38\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.39\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.40\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.41\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.42\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.43\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.44\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.45\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.46\.d\.e(behavioral) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance data_out_1 of view:PrimLib.dffr(prim) in hierarchy view:work.dr_cell_a\.47\.b\.c(behavioral) because there are no references to its outputs 
@W: MT462 :|Net COMP_LADDER_FPGA_SC_CONFIG.a\.6\.d\.e.data_out appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell_avec_pulse.vhd":70:13:70:48|Net allumage_hybride.a\.15\.b\.c.pulse_out appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell_avec_pulse.vhd":70:13:70:48|Net allumage_hybride.a\.14\.d\.e.pulse_out appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell_avec_pulse.vhd":70:13:70:48|Net allumage_hybride.a\.13\.d\.e.pulse_out appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell_avec_pulse.vhd":70:13:70:48|Net allumage_hybride.a\.12\.d\.e.pulse_out appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell_avec_pulse.vhd":70:13:70:48|Net allumage_hybride.a\.11\.d\.e.pulse_out appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell_avec_pulse.vhd":70:13:70:48|Net allumage_hybride.a\.10\.d\.e.pulse_out appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell_avec_pulse.vhd":70:13:70:48|Net allumage_hybride.a\.9\.d\.e.pulse_out appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell_avec_pulse.vhd":70:13:70:48|Net allumage_hybride.a\.8\.d\.e.pulse_out appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell_avec_pulse.vhd":70:13:70:48|Net allumage_hybride.a\.7\.d\.e.pulse_out appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell_avec_pulse.vhd":70:13:70:48|Net allumage_hybride.a\.6\.d\.e.pulse_out appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell_avec_pulse.vhd":70:13:70:48|Net allumage_hybride.a\.5\.d\.e.pulse_out appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell_avec_pulse.vhd":70:13:70:48|Net allumage_hybride.a\.4\.d\.e.pulse_out appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell_avec_pulse.vhd":70:13:70:48|Net allumage_hybride.a\.3\.d\.e.pulse_out appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell_avec_pulse.vhd":70:13:70:48|Net allumage_hybride.a\.2\.d\.e.pulse_out appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell_avec_pulse.vhd":70:13:70:48|Net allumage_hybride.a\.1\.d\.e.pulse_out appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell_avec_pulse.vhd":70:13:70:48|Net allumage_hybride.a\.0\.d\.e.pulse_out appears to be an unidentified clock source. Assuming default frequency. 



Clock Summary
**************

Start                                                               Requested     Requested     Clock                              Clock              
Clock                                                               Frequency     Period        Type                               Group              
------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                              1.0 MHz       1000.000      system                             system_clkgroup    
sc_tck                                                              10.0 MHz      100.000       declared                           default_clkgroup_0 
clockIR                                                             10.0 MHz      100.000       declared                           default_clkgroup_0 
clockDR                                                             10.0 MHz      100.000       declared                           default_clkgroup_0 
temperature                                                         10.0 MHz      100.000       declared                           default_clkgroup_1 
switchover                                                          40.0 MHz      25.000        declared                           default_clkgroup_2 
tempclk4M                                                           4.0 MHz       250.000       declared                           default_clkgroup_1 
clock40mhz_fpga                                                     40.0 MHz      25.000        declared                           default_clkgroup_3 
clock40mhz_xtal                                                     40.0 MHz      25.000        declared                           default_clkgroup_4 
ladder_fpga_clock80MHz                                              80.0 MHz      12.500        declared                           default_clkgroup_2 
updateIR                                                            10.0 MHz      100.000       declared                           default_clkgroup_0 
updateDR                                                            10.0 MHz      100.000       declared                           default_clkgroup_0 
mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock          40.0 MHz      25.000        derived (from clock40mhz_fpga)     default_clkgroup_3 
mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock          80.0 MHz      12.500        derived (from clock40mhz_fpga)     default_clkgroup_3 
mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock          4.0 MHz       250.000       derived (from clock40mhz_fpga)     default_clkgroup_3 
mega_func_pll_40MHz_switchover_cycloneIII|clkbad0_derived_clock     40.0 MHz      25.000        derived (from clock40mhz_fpga)     default_clkgroup_3 
mega_func_pll_40MHz_switchover_cycloneIII|clkbad1_derived_clock     80.0 MHz      12.500        derived (from clock40mhz_fpga)     default_clkgroup_3 
ladder_fpga|holdin_echelle                                          1.0 MHz       1000.000      inferred                           Inferred_clkgroup_0
ladder_fpga|testin_echelle                                          1.0 MHz       1000.000      inferred                           Inferred_clkgroup_1
tap_control|sc_updateDR_0x01_derived_clock                          10.0 MHz      100.000       derived (from sc_tck)              default_clkgroup_0 
tap_control|sc_updateDR_0x03_derived_clock                          10.0 MHz      100.000       derived (from sc_tck)              default_clkgroup_0 
tap_control|sc_updateDR_0x04_derived_clock                          10.0 MHz      100.000       derived (from sc_tck)              default_clkgroup_0 
tap_control|sc_updateDR_0x08_derived_clock                          10.0 MHz      100.000       derived (from sc_tck)              default_clkgroup_0 
tap_control|sc_updateDR_0x09_derived_clock                          10.0 MHz      100.000       derived (from sc_tck)              default_clkgroup_0 
tap_control|sc_updateDR_0x0b_derived_clock                          10.0 MHz      100.000       derived (from sc_tck)              default_clkgroup_0 
======================================================================================================================================================

@W: MT531 :|Found signal identified as System clock which controls 120 sequential elements including COM_LADDER_SC_INSTRUC_REG.a\.4\.b\.c.data_out_2.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":42:4:42:5|Found inferred clock ladder_fpga|holdin_echelle which controls 46 sequential elements including COMP_ladder_fpga_SC_ETAT_REG.a\.14\.d\.e.ff1. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":42:4:42:5|Found inferred clock ladder_fpga|testin_echelle which controls 34 sequential elements including COMP_ladder_fpga_SC_ETAT_REG.a\.13\.d\.e.ff1. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.@W: BN105 :"C:/work/SSD/laddercard/fpga/ladder_fpga_v0e/rev_1/pin_assign.sdc":117:0:117:0|Cannot apply constraint altera_chip_pin_lc to ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT
@W: BN105 :"C:/work/SSD/laddercard/fpga/ladder_fpga_v0e/rev_1/pin_assign.sdc":129:0:129:0|Cannot apply constraint altera_chip_pin_lc to ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT
@W: BN105 :"C:/work/SSD/laddercard/fpga/ladder_fpga_v0e/rev_1/pin_assign.sdc":200:0:200:0|Cannot apply constraint altera_chip_pin_lc to ~ALTERA_DATA0~ / RESERVED_INPUT
@W: BN105 :"C:/work/SSD/laddercard/fpga/ladder_fpga_v0e/rev_1/pin_assign.sdc":201:0:201:0|Cannot apply constraint altera_chip_pin_lc to ~ALTERA_DCLK~ / RESERVED_INPUT
@W: BN105 :"C:/work/SSD/laddercard/fpga/ladder_fpga_v0e/rev_1/pin_assign.sdc":210:0:210:0|Cannot apply constraint altera_chip_pin_lc to ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN
@N: BN225 |Writing default property annotation file C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\ladder_fpga.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 60MB peak: 125MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu May 29 07:11:10 2014

###########################################################]
Map & Optimize Report

Synopsys Altera Technology Mapper, Version maprc, Build 1512R, Built Mar 13 2013 22:04:50
Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.
Product Version H-2013.03-1 

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)

@W: FA279 |Inconsistent Quartus device library version: Verilog/VHDL compiled using quartus_II101 device library, but clearbox version is quartus_II121.


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 115MB peak: 116MB)

@W: MO171 :|Sequential instance COMP_ladder_fpga_SC_BYPASS_REG.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COM_LADDER_SC_INSTRUC_REG.a.2.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COM_LADDER_SC_INSTRUC_REG.a.3.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COM_LADDER_SC_INSTRUC_REG.a.0.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COM_LADDER_SC_INSTRUC_REG.a.1.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COM_LADDER_SC_INSTRUC_REG.a.4.b.c.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_ladder_fpga_SC_REF_LATCHUP.a.0.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_ladder_fpga_SC_REF_LATCHUP.a.1.b.c.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_ladder_fpga_SC_REF_LATCHUP.a.0.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_ladder_fpga_SC_REF_LATCHUP.a.1.b.c.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a.6.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a.8.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a.14.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a.3.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a.2.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a.4.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a.9.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a.13.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a.11.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a.10.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a.1.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a.5.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a.0.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a.12.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a.7.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a.15.b.c.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance allumage_hybride.a.13.d.e.ff2_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance allumage_hybride.a.3.d.e.ff2_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance allumage_hybride.a.6.d.e.ff2_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance allumage_hybride.a.9.d.e.ff2_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance allumage_hybride.a.12.d.e.ff2_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance allumage_hybride.a.10.d.e.ff2_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance allumage_hybride.a.0.d.e.ff2_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance allumage_hybride.a.5.d.e.ff2_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance allumage_hybride.a.8.d.e.ff2_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance allumage_hybride.a.11.d.e.ff2_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance allumage_hybride.a.1.d.e.ff2_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance allumage_hybride.a.4.d.e.ff2_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance allumage_hybride.a.7.d.e.ff2_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance allumage_hybride.a.2.d.e.ff2_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance allumage_hybride.a.14.d.e.ff2_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance allumage_hybride.a.15.b.c.ff2_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance allumage_hybride.a.13.d.e.ff2_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance allumage_hybride.a.3.d.e.ff2_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance allumage_hybride.a.6.d.e.ff2_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance allumage_hybride.a.9.d.e.ff2_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance allumage_hybride.a.12.d.e.ff2_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance allumage_hybride.a.10.d.e.ff2_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance allumage_hybride.a.0.d.e.ff2_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance allumage_hybride.a.5.d.e.ff2_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance allumage_hybride.a.8.d.e.ff2_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance allumage_hybride.a.11.d.e.ff2_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance allumage_hybride.a.1.d.e.ff2_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance allumage_hybride.a.4.d.e.ff2_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance allumage_hybride.a.7.d.e.ff2_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance allumage_hybride.a.2.d.e.ff2_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance allumage_hybride.a.14.d.e.ff2_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance allumage_hybride.a.15.b.c.ff2_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.16.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.3.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.9.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.18.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.14.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.10.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.1.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.5.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.7.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.12.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.11.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.2.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.0.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.6.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.13.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.4.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.8.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.15.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.17.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.19.b.c.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_LADDER_FPGA_SC_CONFIG.a.6.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_LADDER_FPGA_SC_CONFIG.a.8.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_LADDER_FPGA_SC_CONFIG.a.14.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_LADDER_FPGA_SC_CONFIG.a.3.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_LADDER_FPGA_SC_CONFIG.a.2.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_LADDER_FPGA_SC_CONFIG.a.4.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_LADDER_FPGA_SC_CONFIG.a.9.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_LADDER_FPGA_SC_CONFIG.a.13.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_LADDER_FPGA_SC_CONFIG.a.11.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_LADDER_FPGA_SC_CONFIG.a.10.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_LADDER_FPGA_SC_CONFIG.a.1.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_LADDER_FPGA_SC_CONFIG.a.5.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_LADDER_FPGA_SC_CONFIG.a.0.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_LADDER_FPGA_SC_CONFIG.a.12.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_LADDER_FPGA_SC_CONFIG.a.7.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_LADDER_FPGA_SC_CONFIG.a.15.b.c.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.10.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.14.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.18.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.2.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.22.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.12.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.0.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.4.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.16.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.20.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.6.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.8.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.13.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.1.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.15.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.9.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.3.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.7.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.19.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.17.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.5.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.11.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.21.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.23.b.c.data_out_2 reduced to a combinational gate by constant propagation 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.10\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_24(structural) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.14\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_24(structural) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.18\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_24(structural) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.2\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_24(structural) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.22\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_24(structural) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.12\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_24(structural) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.0\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_24(structural) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.4\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_24(structural) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.16\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_24(structural) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.20\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_24(structural) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.6\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_24(structural) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.8\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_24(structural) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.6\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_16(structural) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.8\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_16(structural) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.14\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_16(structural) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.3\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_16(structural) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.2\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_16(structural) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.4\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_16(structural) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.9\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_16(structural) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.13\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_16(structural) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.11\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_16(structural) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.10\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_16(structural) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.1\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_16(structural) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.5\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_16(structural) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.0\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_16(structural) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.12\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_16(structural) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.7\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_16(structural) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd":59:6:59:6|Removing sequential instance a\.15\.b\.c.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_16(structural) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.16\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_20(structural) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.3\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_20(structural) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.9\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_20(structural) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.18\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_20(structural) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.14\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_20(structural) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.10\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_20(structural) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.1\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_20(structural) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.5\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_20(structural) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.7\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_20(structural) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.12\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_20(structural) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.6\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE(structural) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.8\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE(structural) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.14\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE(structural) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.3\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE(structural) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.2\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE(structural) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.4\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE(structural) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.9\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE(structural) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.13\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE(structural) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.11\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE(structural) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.10\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE(structural) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.1\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE(structural) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.5\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE(structural) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.0\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE(structural) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.12\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE(structural) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.7\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE(structural) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits.vhd":57:6:57:6|Removing sequential instance a\.15\.b\.c.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE(structural) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":814:2:814:31|Removing sequential instance COMP_ladder_fpga_SC_BYPASS_REG.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@W: BN132 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":42:4:42:5|Removing sequential instance COMP_ladder_fpga_SC_VERSION_REG.a.31.b.c.ff1,  because it is equivalent to instance COMP_ladder_fpga_SC_ETAT_REG.a.21.b.c.ff1
@W: BN132 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":42:4:42:5|Removing sequential instance COMP_ladder_fpga_SC_DEBUG_REG.a.21.b.c.ff1,  because it is equivalent to instance COMP_ladder_fpga_SC_ETAT_REG.a.21.b.c.ff1
@W: BN132 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":54:4:54:5|Removing sequential instance COMP_ladder_fpga_SC_VERSION_REG.a.31.b.c.scan_out,  because it is equivalent to instance COMP_ladder_fpga_SC_DEBUG_REG.a.21.b.c.scan_out
@W: BN132 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":54:4:54:5|Removing sequential instance COMP_ladder_fpga_SC_ETAT_REG.a.21.b.c.scan_out,  because it is equivalent to instance COMP_ladder_fpga_SC_DEBUG_REG.a.21.b.c.scan_out
@W: BN132 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ir_5_bits.vhd":65:6:65:6|Removing sequential instance COM_LADDER_SC_INSTRUC_REG.a.3.d.e.data_out_1,  because it is equivalent to instance COM_LADDER_SC_INSTRUC_REG.a.2.d.e.data_out_1
@W: BN132 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ir_5_bits.vhd":65:6:65:6|Removing sequential instance COM_LADDER_SC_INSTRUC_REG.a.2.d.e.data_out_1,  because it is equivalent to instance COM_LADDER_SC_INSTRUC_REG.a.0.d.e.data_out_1
@W: BN132 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ir_5_bits.vhd":65:6:65:6|Removing sequential instance COM_LADDER_SC_INSTRUC_REG.a.1.d.e.data_out_1,  because it is equivalent to instance COM_LADDER_SC_INSTRUC_REG.a.0.d.e.data_out_1
@W: BN132 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ir_5_bits.vhd":54:6:54:6|Removing sequential instance COM_LADDER_SC_INSTRUC_REG.a.4.b.c.data_out_1,  because it is equivalent to instance COM_LADDER_SC_INSTRUC_REG.a.0.d.e.data_out_1
@W: BN132 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.1.d.e.data_out_1,  because it is equivalent to instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.13.d.e.data_out_1
@W: BN132 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.15.d.e.data_out_1,  because it is equivalent to instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.13.d.e.data_out_1
@W: BN132 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.9.d.e.data_out_1,  because it is equivalent to instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.13.d.e.data_out_1
@W: BN132 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.3.d.e.data_out_1,  because it is equivalent to instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.13.d.e.data_out_1
@W: BN132 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.7.d.e.data_out_1,  because it is equivalent to instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.13.d.e.data_out_1
@W: BN132 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.19.d.e.data_out_1,  because it is equivalent to instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.13.d.e.data_out_1
@W: BN132 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.17.d.e.data_out_1,  because it is equivalent to instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.13.d.e.data_out_1
@W: BN132 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.5.d.e.data_out_1,  because it is equivalent to instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.13.d.e.data_out_1
@W: BN132 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.13.d.e.data_out_1,  because it is equivalent to instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.11.d.e.data_out_1
@W: BN132 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.21.d.e.data_out_1,  because it is equivalent to instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.11.d.e.data_out_1
@W: BN132 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd":59:6:59:6|Removing sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.23.b.c.data_out_1,  because it is equivalent to instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.11.d.e.data_out_1
@W: BN132 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.2.d.e.data_out_1,  because it is equivalent to instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.11.d.e.data_out_1
@W: BN132 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.11.d.e.data_out_1,  because it is equivalent to instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.0.d.e.data_out_1
@W: BN132 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.6.d.e.data_out_1,  because it is equivalent to instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.0.d.e.data_out_1
@W: BN132 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.13.d.e.data_out_1,  because it is equivalent to instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.0.d.e.data_out_1
@W: BN132 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.4.d.e.data_out_1,  because it is equivalent to instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.0.d.e.data_out_1
@W: BN132 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.8.d.e.data_out_1,  because it is equivalent to instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.0.d.e.data_out_1
@W: BN132 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.15.d.e.data_out_1,  because it is equivalent to instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.0.d.e.data_out_1
@W: BN132 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.17.d.e.data_out_1,  because it is equivalent to instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.0.d.e.data_out_1
@W: BN132 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd":59:6:59:6|Removing sequential instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.19.b.c.data_out_1,  because it is equivalent to instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.0.d.e.data_out_1
@W: BN132 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":42:4:42:5|Removing sequential instance COMP_ladder_fpga_SC_VERSION_REG.a.30.d.e.ff1,  because it is equivalent to instance COMP_ladder_fpga_SC_DEBUG_REG.a.20.d.e.ff1
@W: BN132 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":54:4:54:5|Removing sequential instance COMP_ladder_fpga_SC_VERSION_REG.a.30.d.e.scan_out,  because it is equivalent to instance COMP_ladder_fpga_SC_DEBUG_REG.a.20.d.e.scan_out

Available hyper_sources - for debug and ip models
	None Found

@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_BYPASS_REG.data_out of view:PrimLib.dffr(prim) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@W: BN132 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":42:4:42:5|Removing sequential instance COMP_ladder_fpga_SC_ETAT_REG.a.21.b.c.ff1,  because it is equivalent to instance COMP_ladder_fpga_SC_BYPASS_REG.ff1
@W: BN132 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":54:4:54:5|Removing sequential instance COMP_ladder_fpga_SC_DEBUG_REG.a.21.b.c.scan_out,  because it is equivalent to instance COMP_ladder_fpga_SC_BYPASS_REG.scan_out
@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            sc_tck
            clockIR
            clockDR
            temperature
            switchover
            tempclk4M
            clock40mhz_fpga
            clock40mhz_xtal
            ladder_fpga_clock80MHz
            updateIR
            updateDR

@N: FA239 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":1820:4:1820:7|ROM proc_ladder_fpga_rclk_echelle\.ladder_fpga_rclk_echelle_1 mapped in logic.
@N: FA239 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":1820:4:1820:7|ROM proc_ladder_fpga_rclk_echelle\.ladder_fpga_rclk_echelle_1 mapped in logic.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 120MB peak: 121MB)

@N:"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":1453:3:1453:4|Found counter in view:work.ladder_fpga(ladder_fpga_arch) inst cnt_rclk[3:0]
@N:"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":2029:2:2029:3|Found counter in view:work.ladder_fpga(ladder_fpga_arch) inst ladder_fpga_nbr_rclk_echelle[13:0]
@N:"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":1453:3:1453:4|Found counter in view:work.ladder_fpga(ladder_fpga_arch) inst cnt_readout[9:0]
@N:"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":2149:2:2149:3|Found counter in view:work.ladder_fpga(ladder_fpga_arch) inst level_shifter_dac_load_indice[3:0]
@N:"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":2114:2:2114:3|Found counter in view:work.ladder_fpga(ladder_fpga_arch) inst tokenin_pulse_duration[3:0]
@N:"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":1946:2:1946:3|Found counter in view:work.ladder_fpga(ladder_fpga_arch) inst ladder_fpga_nbr_test[11:0]
@N:"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":1937:2:1937:3|Found counter in view:work.ladder_fpga(ladder_fpga_arch) inst ladder_fpga_nbr_hold[11:0]
@N:"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":1888:2:1888:3|Found counter in view:work.ladder_fpga(ladder_fpga_arch) inst ladder_fpga_mux_status_count_integer[2:0]
Encoding state machine state_readout[0:5] (view:work.ladder_fpga(ladder_fpga_arch))
original code -> new code
   0000001 -> 000001
   0000010 -> 000010
   0000100 -> 000100
   0001000 -> 001000
   0010000 -> 010000
   1000000 -> 100000
Encoding state machine ladder_fpga_level_shifter_dac_state[0:6] (view:work.ladder_fpga(ladder_fpga_arch))
original code -> new code
   0000001 -> 0000001
   0000010 -> 0000010
   0000100 -> 0000100
   0001000 -> 0001000
   0010000 -> 0010000
   0100000 -> 0100000
   1000000 -> 1000000
@N: MO195 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":2149:2:2149:3|Building reset logic for illegal states.  
Encoding state machine ladder_fpga_event_controller_state[0:5] (view:work.ladder_fpga(ladder_fpga_arch))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
@N: MO195 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":1389:2:1389:3|Building reset logic for illegal states.  
Encoding state machine etat_present[0:15] (view:work.tap_control(a))
original code -> new code
   0000000000000001 -> 0000000000000001
   0000000000000010 -> 0000000000000010
   0000000000000100 -> 0000000000000100
   0000000000001000 -> 0000000000001000
   0000000000010000 -> 0000000000010000
   0000000000100000 -> 0000000000100000
   0000000001000000 -> 0000000001000000
   0000000010000000 -> 0000000010000000
   0000000100000000 -> 0000000100000000
   0000001000000000 -> 0000001000000000
   0000010000000000 -> 0000010000000000
   0000100000000000 -> 0000100000000000
   0001000000000000 -> 0001000000000000
   0010000000000000 -> 0010000000000000
   0100000000000000 -> 0100000000000000
   1000000000000000 -> 1000000000000000
@N:"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\mesure_temperature.vhd":53:6:53:7|Found counter in view:work.mesure_temperature(structurel) inst cnt[21:0]
Encoding state machine state[0:12] (view:work.mesure_temperature(structurel))
original code -> new code
   0000000000001 -> 0000000000001
   0000000000010 -> 0000000000010
   0000000000100 -> 0000000000100
   0000000001000 -> 0000000001000
   0000000010000 -> 0000000010000
   0000000100000 -> 0000000100000
   0000001000000 -> 0000001000000
   0000010000000 -> 0000010000000
   0000100000000 -> 0000100000000
   0001000000000 -> 0001000000000
   0010000000000 -> 0010000000000
   0100000000000 -> 0100000000000
   1000000000000 -> 1000000000000

Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 123MB peak: 125MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 124MB peak: 125MB)

@N: MO106 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":1820:4:1820:7|Found ROM, 'proc_ladder_fpga_rclk_echelle\.ladder_fpga_rclk_echelle_1', 12 words by 1 bits 
Auto Dissolve of COMP_ladder_fpga_SC_MUX_TDO (inst of view:work.mux_tdo(behavioral))

Finished factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 125MB peak: 130MB)

@N: MF578 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":2140:4:2140:37|Incompatible asynchronous control logic preventing generated clock conversion of proc_ladder_fpga_level_shifter_dac_val\.level_shifter_dac_b[2] (view:work.ladder_fpga(ladder_fpga_arch)).
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\tap_control.vhd":216:2:216:3|Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09 of view:ALTERA_APEX.S_DFF_N(PRIM) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell_avec_pulse.vhd":57:4:57:5|Removing sequential instance allumage_hybride.a\.0\.d\.e.ff2 of view:ALTERA_APEX.S_DFFE_N(PRIM) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\tap_control.vhd":216:2:216:3|Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_0 of view:ALTERA_APEX.S_DFF_N(PRIM) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell_avec_pulse.vhd":57:4:57:5|Removing sequential instance allumage_hybride.a\.1\.d\.e.ff2 of view:ALTERA_APEX.S_DFFE_N(PRIM) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\tap_control.vhd":216:2:216:3|Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_1 of view:ALTERA_APEX.S_DFF_N(PRIM) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell_avec_pulse.vhd":57:4:57:5|Removing sequential instance allumage_hybride.a\.2\.d\.e.ff2 of view:ALTERA_APEX.S_DFFE_N(PRIM) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\tap_control.vhd":216:2:216:3|Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_2 of view:ALTERA_APEX.S_DFF_N(PRIM) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell_avec_pulse.vhd":57:4:57:5|Removing sequential instance allumage_hybride.a\.3\.d\.e.ff2 of view:ALTERA_APEX.S_DFFE_N(PRIM) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\tap_control.vhd":216:2:216:3|Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_3 of view:ALTERA_APEX.S_DFF_N(PRIM) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell_avec_pulse.vhd":57:4:57:5|Removing sequential instance allumage_hybride.a\.4\.d\.e.ff2 of view:ALTERA_APEX.S_DFFE_N(PRIM) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\tap_control.vhd":216:2:216:3|Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_4 of view:ALTERA_APEX.S_DFF_N(PRIM) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell_avec_pulse.vhd":57:4:57:5|Removing sequential instance allumage_hybride.a\.5\.d\.e.ff2 of view:ALTERA_APEX.S_DFFE_N(PRIM) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\tap_control.vhd":216:2:216:3|Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_5 of view:ALTERA_APEX.S_DFF_N(PRIM) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell_avec_pulse.vhd":57:4:57:5|Removing sequential instance allumage_hybride.a\.6\.d\.e.ff2 of view:ALTERA_APEX.S_DFFE_N(PRIM) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\tap_control.vhd":216:2:216:3|Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_6 of view:ALTERA_APEX.S_DFF_N(PRIM) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell_avec_pulse.vhd":57:4:57:5|Removing sequential instance allumage_hybride.a\.7\.d\.e.ff2 of view:ALTERA_APEX.S_DFFE_N(PRIM) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\tap_control.vhd":216:2:216:3|Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_7 of view:ALTERA_APEX.S_DFF_N(PRIM) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell_avec_pulse.vhd":57:4:57:5|Removing sequential instance allumage_hybride.a\.8\.d\.e.ff2 of view:ALTERA_APEX.S_DFFE_N(PRIM) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\tap_control.vhd":216:2:216:3|Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_8 of view:ALTERA_APEX.S_DFF_N(PRIM) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell_avec_pulse.vhd":57:4:57:5|Removing sequential instance allumage_hybride.a\.9\.d\.e.ff2 of view:ALTERA_APEX.S_DFFE_N(PRIM) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\tap_control.vhd":216:2:216:3|Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_9 of view:ALTERA_APEX.S_DFF_N(PRIM) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell_avec_pulse.vhd":57:4:57:5|Removing sequential instance allumage_hybride.a\.10\.d\.e.ff2 of view:ALTERA_APEX.S_DFFE_N(PRIM) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\tap_control.vhd":216:2:216:3|Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_10 of view:ALTERA_APEX.S_DFF_N(PRIM) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell_avec_pulse.vhd":57:4:57:5|Removing sequential instance allumage_hybride.a\.11\.d\.e.ff2 of view:ALTERA_APEX.S_DFFE_N(PRIM) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\tap_control.vhd":216:2:216:3|Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_11 of view:ALTERA_APEX.S_DFF_N(PRIM) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell_avec_pulse.vhd":57:4:57:5|Removing sequential instance allumage_hybride.a\.12\.d\.e.ff2 of view:ALTERA_APEX.S_DFFE_N(PRIM) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\tap_control.vhd":216:2:216:3|Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_12 of view:ALTERA_APEX.S_DFF_N(PRIM) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell_avec_pulse.vhd":57:4:57:5|Removing sequential instance allumage_hybride.a\.13\.d\.e.ff2 of view:ALTERA_APEX.S_DFFE_N(PRIM) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\tap_control.vhd":216:2:216:3|Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_13 of view:ALTERA_APEX.S_DFF_N(PRIM) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell_avec_pulse.vhd":57:4:57:5|Removing sequential instance allumage_hybride.a\.14\.d\.e.ff2 of view:ALTERA_APEX.S_DFFE_N(PRIM) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\tap_control.vhd":216:2:216:3|Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_14 of view:ALTERA_APEX.S_DFF_N(PRIM) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell_avec_pulse.vhd":57:4:57:5|Removing sequential instance allumage_hybride.a\.15\.b\.c.ff2 of view:ALTERA_APEX.S_DFFE_N(PRIM) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 125MB peak: 130MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 125MB peak: 130MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 126MB peak: 130MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 126MB peak: 130MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 125MB peak: 130MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 126MB peak: 130MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 126MB peak: 130MB)


Finished preparing to map (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 126MB peak: 130MB)


Finished technology mapping (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 144MB peak: 150MB)

@N: MF321 |19 registers to be packed into RAMs/DSPs blocks 
		COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_0[3]
		COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_0[4]
		COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_0[10]
		COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_0[11]
		COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_0
		COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_1
		COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_2
		COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_3
		COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_4
		COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_5
		COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_6
		COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_7
		COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_8
		COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_9
		COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_10
		COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_11
		COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_12
		COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_13
		COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_14

New registers created by packing :
		COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ret
		COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ret_0
		allumage_hybride.a\.0\.d\.e.sc_updateDR_0x09_ret
		allumage_hybride.a\.1\.d\.e.sc_updateDR_0x09_0_ret
		allumage_hybride.a\.2\.d\.e.sc_updateDR_0x09_1_ret
		allumage_hybride.a\.3\.d\.e.sc_updateDR_0x09_2_ret
		allumage_hybride.a\.4\.d\.e.sc_updateDR_0x09_3_ret
		allumage_hybride.a\.5\.d\.e.sc_updateDR_0x09_4_ret
		allumage_hybride.a\.6\.d\.e.sc_updateDR_0x09_5_ret
		allumage_hybride.a\.7\.d\.e.sc_updateDR_0x09_6_ret
		allumage_hybride.a\.8\.d\.e.sc_updateDR_0x09_7_ret
		allumage_hybride.a\.9\.d\.e.sc_updateDR_0x09_8_ret
		allumage_hybride.a\.10\.d\.e.sc_updateDR_0x09_9_ret
		allumage_hybride.a\.11\.d\.e.sc_updateDR_0x09_10_ret
		allumage_hybride.a\.12\.d\.e.sc_updateDR_0x09_11_ret
		allumage_hybride.a\.13\.d\.e.sc_updateDR_0x09_12_ret
		allumage_hybride.a\.14\.d\.e.sc_updateDR_0x09_13_ret
		allumage_hybride.a\.15\.b\.c.sc_updateDR_0x09_14_ret

@N: MF322 |Retiming summary: 19 registers retimed to 18 

		#####  BEGIN RETIMING REPORT  #####

Retiming summary : 19 registers retimed to 18

Original and Pipelined registers replaced by retiming :

New registers created by retiming :


		#####   END RETIMING REPORT  #####


Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 145MB peak: 150MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 148MB peak: 151MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

6 non-gated/non-generated clock tree(s) driving 961 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 20 clock pin(s) of sequential element(s)
606 @K:conv_instances converted, 20 sequential instances remain driven by gated/generated clocks

========================================================================= Non-Gated/Non-Generated Clocks =========================================================================
Clock Tree ID     Driving Element                                                     Drive Element Type                             Fanout     Sample Instance                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0002       ladder_fpga_sc_tck_in                                               cycloneiii_io_ibuf                             666        COMP_ladder_fpga_SC_BYPASS_REG.ff1
@K:CKID0003       holdin_echelle_in                                                   cycloneiii_io_ibuf                             12         ladder_fpga_nbr_hold[10]          
@K:CKID0004       testin_echelle_in                                                   cycloneiii_io_ibuf                             12         ladder_fpga_nbr_test[10]          
@K:CKID0005       comp_mega_func_pll_40MHz_switchover_cycloneIII.altpll_component     altpll_work_ladder_fpga_ladder_fpga_arch_1     121        ladder_fpga_nbr_rclk_echelle[10]  
@K:CKID0006       comp_mega_func_pll_40MHz_switchover_cycloneIII.altpll_component     altpll_work_ladder_fpga_ladder_fpga_arch_1     102        level_shifter_dac_sck_en          
@K:CKID0007       comp_mega_func_pll_40MHz_switchover_cycloneIII.altpll_component     altpll_work_ladder_fpga_ladder_fpga_arch_1     48         ladder_fpga_fifo21_empty_pipe     
==================================================================================================================================================================================
======================================================================================================== Gated/Generated Clocks =========================================================================================================
Clock Tree ID     Driving Element                                 Drive Element Type     Fanout     Sample Instance                                                   Explanation                                                        
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       COMP_LADDER_FPGA_SC_CONFIG.a.6.d.e.data_out     dffeas                 20         proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b[2]     Asynchronous set/reset mismatch prevents generated clock conversion
=========================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Writing Analyst data base C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\ladder_fpga.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:10s; Memory used current: 148MB peak: 151MB)

Writing Verilog Netlist and constraint files
Writing .vqm output for Quartus

Writing scf file... (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 149MB peak: 151MB)

@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 

Finished Writing Verilog Netlist and constraint files (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 148MB peak: 151MB)

Writing VHDL Simulation files

Finished Writing VHDL Simulation files (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:12s; Memory used current: 148MB peak: 151MB)

@W: MT246 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":699:2:699:25|Blackbox cycloneiii_crcblock_1s_cycloneiii_crcblock is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\mega_func_fifo21x32_cycloneiii.vhd":99:1:99:16|Blackbox dcfifo_work_ladder_fpga_ladder_fpga_arch_1 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT534 :"c:/work/ssd/laddercard/fpga/ladder_fpga_v0e/ladder_fpga.sdc":17:0:17:0|command define_clock cannot be applied to instance comp_mega_func_pll_40MHz_switchover_cycloneIII.altpll_component with more than one output 
@W: MT403 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\mega_func_pll_40mhz_switchover_cycloneiii.vhd":182:1:182:16|Ignoring clock definition because instance has more than one output
Found clock clock40mhz_fpga with period 25.00ns 
Found clock clock40mhz_xtal with period 25.00ns 
@W: MT420 |Found inferred clock ladder_fpga|testin_echelle with period 1000.00ns. Please declare a user-defined clock on object "p:testin_echelle"

@W: MT420 |Found inferred clock ladder_fpga|holdin_echelle with period 1000.00ns. Please declare a user-defined clock on object "p:holdin_echelle"

Found clock sc_tck with period 100.00ns 
Found clock temperature with period 100.00ns 
Found clock ladder_fpga|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock with period 100.00ns 
Found clock updateIR with period 100.00ns 
Found clock mega_func_pll_40MHz_switchover_cycloneIII|clkbad1_derived_clock with period 12.50ns 
Found clock mega_func_pll_40MHz_switchover_cycloneIII|clkbad0_derived_clock with period 25.00ns 
Found clock mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock with period 250.00ns 
Found clock mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock with period 12.50ns 
Found clock mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock with period 25.00ns 
Port adc_cs_n[7:0] - has output constraint of 0.00ns w.r.t. clock ladder_fpga_clock80MHz:f 
Port data_serial[15:0] - has input  constraint of 0.00ns w.r.t. clock ladder_fpga_clock80MHz:f 
@N: MT535 |Writing timing correlation to file C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\ladder_fpga_ctd.txt 


##### START OF TIMING REPORT #####[
# Timing Report written on Thu May 29 07:11:24 2014
#


Top view:               ladder_fpga
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        10
Constraint File(s):    C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.sdc
                       C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\pin_assign.sdc
                       C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\ladder_fpga_fsm.sdc
                       
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.


Performance Summary 
*******************


Worst slack in design: 3.209

                                                                                        Requested     Estimated      Requested     Estimated                 Clock                              Clock              
Starting Clock                                                                          Frequency     Frequency      Period        Period        Slack       Type                               Group              
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock40mhz_fpga                                                                         40.0 MHz      NA             25.000        NA            DCM/PLL     declared                           default_clkgroup_3 
clock40mhz_xtal                                                                         40.0 MHz      NA             25.000        NA            NA          declared                           default_clkgroup_4 
clockDR                                                                                 10.0 MHz      NA             100.000       NA            NA          declared                           default_clkgroup_0 
clockIR                                                                                 10.0 MHz      NA             100.000       NA            NA          declared                           default_clkgroup_0 
ladder_fpga_clock80MHz                                                                  80.0 MHz      NA             12.500        NA            NA          declared                           default_clkgroup_2 
ladder_fpga|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock     10.0 MHz      441.3 MHz      100.000       2.266         NA          derived (from sc_tck)              default_clkgroup_0 
ladder_fpga|holdin_echelle                                                              1.0 MHz       648.1 MHz      1000.000      1.543         998.457     inferred                           Inferred_clkgroup_0
ladder_fpga|testin_echelle                                                              1.0 MHz       648.1 MHz      1000.000      1.543         998.457     inferred                           Inferred_clkgroup_1
mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock                              40.0 MHz      161.9 MHz      25.000        6.176         11.427      derived (from clock40mhz_fpga)     default_clkgroup_3 
mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock                              80.0 MHz      164.4 MHz      12.500        6.082         3.209       derived (from clock40mhz_fpga)     default_clkgroup_3 
mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock                              4.0 MHz       34.7 MHz       250.000       28.796        11.060      derived (from clock40mhz_fpga)     default_clkgroup_3 
sc_tck                                                                                  10.0 MHz      148.0 MHz      100.000       6.756         46.622      declared                           default_clkgroup_0 
switchover                                                                              40.0 MHz      NA             25.000        NA            NA          declared                           default_clkgroup_2 
tempclk4M                                                                               4.0 MHz       NA             250.000       NA            NA          declared                           default_clkgroup_1 
temperature                                                                             10.0 MHz      NA             100.000       NA            NA          declared                           default_clkgroup_1 
updateDR                                                                                10.0 MHz      NA             100.000       NA            NA          declared                           default_clkgroup_0 
updateIR                                                                                10.0 MHz      NA             100.000       NA            NA          declared                           default_clkgroup_0 
System                                                                                  1.0 MHz       3968.3 MHz     1000.000      0.252         999.748     system                             system_clkgroup    
===================================================================================================================================================================================================================
@W: MT548 :"c:/work/ssd/laddercard/fpga/ladder_fpga_v0e/ladder_fpga.sdc":14:0:14:0|Source for clock clockIR not found in netlist
@W: MT548 :"c:/work/ssd/laddercard/fpga/ladder_fpga_v0e/ladder_fpga.sdc":15:0:15:0|Source for clock clockDR not found in netlist
@W: MT548 :"c:/work/ssd/laddercard/fpga/ladder_fpga_v0e/ladder_fpga.sdc":17:0:17:0|Source for clock switchover not found in netlist
@W: MT548 :"c:/work/ssd/laddercard/fpga/ladder_fpga_v0e/ladder_fpga.sdc":18:0:18:0|Source for clock tempclk4M not found in netlist
@W: MT548 :"c:/work/ssd/laddercard/fpga/ladder_fpga_v0e/ladder_fpga.sdc":21:0:21:0|Source for clock ladder_fpga_clock80MHz not found in netlist
@W: MT548 :"c:/work/ssd/laddercard/fpga/ladder_fpga_v0e/ladder_fpga.sdc":23:0:23:0|Source for clock updateDR not found in netlist





Clock Relationships
*******************

Clocks                                                                                                                                                                    |    rise  to  rise     |    fall  to  fall    |    rise  to  fall     |    fall  to  rise  
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                                                             Ending                                                                               |  constraint  slack    |  constraint  slack   |  constraint  slack    |  constraint  slack 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                                               System                                                                               |  1000.000    999.748  |  No paths    -       |  No paths    -        |  No paths    -     
System                                                                               sc_tck                                                                               |  100.000     100.297  |  No paths    -       |  No paths    -        |  No paths    -     
System                                                                               mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock                           |  25.000      25.206   |  No paths    -       |  25.000      24.293   |  No paths    -     
sc_tck                                                                               System                                                                               |  No paths    -        |  No paths    -       |  No paths    -        |  100.000     99.009
sc_tck                                                                               sc_tck                                                                               |  100.000     95.944   |  100.000     95.601  |  50.000      46.622   |  50.000      48.303
sc_tck                                                                               mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock                           |  No paths    -        |  Diff grp    -       |  No paths    -        |  No paths    -     
sc_tck                                                                               mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock                           |  No paths    -        |  No paths    -       |  No paths    -        |  Diff grp    -     
sc_tck                                                                               ladder_fpga|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock  |  No paths    -        |  No paths    -       |  No paths    -        |  50.000      48.867
ladder_fpga_clock80MHz                                                               mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock                           |  No paths    -        |  No paths    -       |  No paths    -        |  Diff grp    -     
mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock                           mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock                           |  No paths    -        |  25.000      22.602  |  12.500      11.427   |  No paths    -     
mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock                           System                                                                               |  No paths    -        |  No paths    -       |  No paths    -        |  12.500      11.509
mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock                           ladder_fpga_clock80MHz                                                               |  No paths    -        |  Diff grp    -       |  No paths    -        |  No paths    -     
mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock                           mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock                           |  No paths    -        |  6.250       4.706   |  12.500      11.956   |  No paths    -     
mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock                           mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock                           |  12.500      8.683    |  12.500      8.739   |  6.250       3.694    |  6.250       3.209 
mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock                           sc_tck                                                                               |  Diff grp    -        |  No paths    -       |  No paths    -        |  No paths    -     
mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock                           mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock                           |  No paths    -        |  No paths    -       |  12.500      11.060   |  No paths    -     
mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock                           mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock                           |  250.000     245.299  |  No paths    -       |  125.000     122.059  |  No paths    -     
ladder_fpga|holdin_echelle                                                           mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock                           |  No paths    -        |  No paths    -       |  Diff grp    -        |  No paths    -     
ladder_fpga|holdin_echelle                                                           ladder_fpga|holdin_echelle                                                           |  1000.000    998.457  |  No paths    -       |  No paths    -        |  No paths    -     
ladder_fpga|testin_echelle                                                           mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock                           |  No paths    -        |  No paths    -       |  Diff grp    -        |  No paths    -     
ladder_fpga|testin_echelle                                                           ladder_fpga|testin_echelle                                                           |  1000.000    998.457  |  No paths    -       |  No paths    -        |  No paths    -     
ladder_fpga|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock  mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock                           |  No paths    -        |  No paths    -       |  Diff grp    -        |  No paths    -     
======================================================================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************



Input Ports: 

Port                Starting                             User           Arrival     Required          
Name                Reference                            Constraint     Time        Time         Slack
                    Clock                                                                             
------------------------------------------------------------------------------------------------------
data_serial[0]      ladder_fpga_clock80MHz (falling)     0.000          NA          NA           NA   
data_serial[1]      ladder_fpga_clock80MHz (falling)     0.000          NA          NA           NA   
data_serial[2]      ladder_fpga_clock80MHz (falling)     0.000          NA          NA           NA   
data_serial[3]      ladder_fpga_clock80MHz (falling)     0.000          NA          NA           NA   
data_serial[4]      ladder_fpga_clock80MHz (falling)     0.000          NA          NA           NA   
data_serial[5]      ladder_fpga_clock80MHz (falling)     0.000          NA          NA           NA   
data_serial[6]      ladder_fpga_clock80MHz (falling)     0.000          NA          NA           NA   
data_serial[7]      ladder_fpga_clock80MHz (falling)     0.000          NA          NA           NA   
data_serial[8]      ladder_fpga_clock80MHz (falling)     0.000          NA          NA           NA   
data_serial[9]      ladder_fpga_clock80MHz (falling)     0.000          NA          NA           NA   
data_serial[10]     ladder_fpga_clock80MHz (falling)     0.000          NA          NA           NA   
data_serial[11]     ladder_fpga_clock80MHz (falling)     0.000          NA          NA           NA   
data_serial[12]     ladder_fpga_clock80MHz (falling)     0.000          NA          NA           NA   
data_serial[13]     ladder_fpga_clock80MHz (falling)     0.000          NA          NA           NA   
data_serial[14]     ladder_fpga_clock80MHz (falling)     0.000          NA          NA           NA   
data_serial[15]     ladder_fpga_clock80MHz (falling)     0.000          NA          NA           NA   
======================================================================================================


Output Ports: 

Port            Starting                                                                 User                                      Arrival     Required          
Name            Reference                                                                Constraint                                Time        Time         Slack
                Clock                                                                                                                                            
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
adc_cs_n[0]     mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock (falling)     0.000(ladder_fpga_clock80MHz falling)     3.817       NA           NA   
adc_cs_n[1]     mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock (falling)     0.000(ladder_fpga_clock80MHz falling)     3.817       NA           NA   
adc_cs_n[2]     mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock (falling)     0.000(ladder_fpga_clock80MHz falling)     3.817       NA           NA   
adc_cs_n[3]     mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock (falling)     0.000(ladder_fpga_clock80MHz falling)     3.817       NA           NA   
adc_cs_n[4]     mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock (falling)     0.000(ladder_fpga_clock80MHz falling)     3.817       NA           NA   
adc_cs_n[5]     mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock (falling)     0.000(ladder_fpga_clock80MHz falling)     3.817       NA           NA   
adc_cs_n[6]     mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock (falling)     0.000(ladder_fpga_clock80MHz falling)     3.817       NA           NA   
adc_cs_n[7]     mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock (falling)     0.000(ladder_fpga_clock80MHz falling)     3.817       NA           NA   
=================================================================================================================================================================



====================================
Detailed Report for Clock: ladder_fpga|holdin_echelle
====================================



Starting Points with Worst Slack
********************************

                            Starting                                                                      Arrival            
Instance                    Reference                      Type       Pin     Net                         Time        Slack  
                            Clock                                                                                            
-----------------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_hold[0]     ladder_fpga|holdin_echelle     dffeas     q       ladder_fpga_nbr_hold[0]     0.733       998.457
ladder_fpga_nbr_hold[1]     ladder_fpga|holdin_echelle     dffeas     q       ladder_fpga_nbr_hold[1]     0.733       998.515
ladder_fpga_nbr_hold[2]     ladder_fpga|holdin_echelle     dffeas     q       ladder_fpga_nbr_hold[2]     0.733       998.573
ladder_fpga_nbr_hold[3]     ladder_fpga|holdin_echelle     dffeas     q       ladder_fpga_nbr_hold[3]     0.733       998.631
ladder_fpga_nbr_hold[4]     ladder_fpga|holdin_echelle     dffeas     q       ladder_fpga_nbr_hold[4]     0.733       998.689
ladder_fpga_nbr_hold[5]     ladder_fpga|holdin_echelle     dffeas     q       ladder_fpga_nbr_hold[5]     0.733       998.747
ladder_fpga_nbr_hold[6]     ladder_fpga|holdin_echelle     dffeas     q       ladder_fpga_nbr_hold[6]     0.733       998.805
ladder_fpga_nbr_hold[7]     ladder_fpga|holdin_echelle     dffeas     q       ladder_fpga_nbr_hold[7]     0.733       998.863
ladder_fpga_nbr_hold[8]     ladder_fpga|holdin_echelle     dffeas     q       ladder_fpga_nbr_hold[8]     0.733       998.921
ladder_fpga_nbr_hold[9]     ladder_fpga|holdin_echelle     dffeas     q       ladder_fpga_nbr_hold[9]     0.733       998.979
=============================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                                                               Required            
Instance                     Reference                      Type       Pin     Net                                  Time         Slack  
                             Clock                                                                                                      
----------------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_hold[11]     ladder_fpga|holdin_echelle     dffeas     d       ladder_fpga_nbr_hold_c11_combout     1000.458     998.457
ladder_fpga_nbr_hold[10]     ladder_fpga|holdin_echelle     dffeas     d       ladder_fpga_nbr_hold_c10_combout     1000.458     998.515
ladder_fpga_nbr_hold[9]      ladder_fpga|holdin_echelle     dffeas     d       ladder_fpga_nbr_hold_c9_combout      1000.458     998.573
ladder_fpga_nbr_hold[8]      ladder_fpga|holdin_echelle     dffeas     d       ladder_fpga_nbr_hold_c8_combout      1000.458     998.631
ladder_fpga_nbr_hold[7]      ladder_fpga|holdin_echelle     dffeas     d       ladder_fpga_nbr_hold_c7_combout      1000.458     998.689
ladder_fpga_nbr_hold[6]      ladder_fpga|holdin_echelle     dffeas     d       ladder_fpga_nbr_hold_c6_combout      1000.458     998.747
ladder_fpga_nbr_hold[5]      ladder_fpga|holdin_echelle     dffeas     d       ladder_fpga_nbr_hold_c5_combout      1000.458     998.805
ladder_fpga_nbr_hold[4]      ladder_fpga|holdin_echelle     dffeas     d       ladder_fpga_nbr_hold_c4_combout      1000.458     998.863
ladder_fpga_nbr_hold[3]      ladder_fpga|holdin_echelle     dffeas     d       ladder_fpga_nbr_hold_c3_combout      1000.458     998.921
ladder_fpga_nbr_hold[2]      ladder_fpga|holdin_echelle     dffeas     d       ladder_fpga_nbr_hold_c2_combout      1000.458     998.979
========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.467
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.457

    Number of logic level(s):                12
    Starting point:                          ladder_fpga_nbr_hold[0] / q
    Ending point:                            ladder_fpga_nbr_hold[11] / d
    The start point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk

Instance / Net                                                 Pin         Pin               Arrival     No. of    
Name                                 Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_hold[0]              dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_nbr_hold[0]              Net                       -           -       0.252     -           2         
ladder_fpga_nbr_hold_c0              cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_nbr_hold_c0              cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
ladder_fpga_nbr_hold_c0_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c1              cycloneiii_lcell_comb     cin         In      -         1.421       -         
ladder_fpga_nbr_hold_c1              cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
ladder_fpga_nbr_hold_c1_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c2              cycloneiii_lcell_comb     cin         In      -         1.479       -         
ladder_fpga_nbr_hold_c2              cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
ladder_fpga_nbr_hold_c2_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c3              cycloneiii_lcell_comb     cin         In      -         1.537       -         
ladder_fpga_nbr_hold_c3              cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
ladder_fpga_nbr_hold_c3_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c4              cycloneiii_lcell_comb     cin         In      -         1.595       -         
ladder_fpga_nbr_hold_c4              cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
ladder_fpga_nbr_hold_c4_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c5              cycloneiii_lcell_comb     cin         In      -         1.653       -         
ladder_fpga_nbr_hold_c5              cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
ladder_fpga_nbr_hold_c5_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c6              cycloneiii_lcell_comb     cin         In      -         1.711       -         
ladder_fpga_nbr_hold_c6              cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
ladder_fpga_nbr_hold_c6_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c7              cycloneiii_lcell_comb     cin         In      -         1.769       -         
ladder_fpga_nbr_hold_c7              cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
ladder_fpga_nbr_hold_c7_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c8              cycloneiii_lcell_comb     cin         In      -         1.827       -         
ladder_fpga_nbr_hold_c8              cycloneiii_lcell_comb     cout        Out     0.058     1.885       -         
ladder_fpga_nbr_hold_c8_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c9              cycloneiii_lcell_comb     cin         In      -         1.885       -         
ladder_fpga_nbr_hold_c9              cycloneiii_lcell_comb     cout        Out     0.058     1.943       -         
ladder_fpga_nbr_hold_c9_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c10             cycloneiii_lcell_comb     cin         In      -         1.943       -         
ladder_fpga_nbr_hold_c10             cycloneiii_lcell_comb     cout        Out     0.058     2.001       -         
ladder_fpga_nbr_hold_c10_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c11             cycloneiii_lcell_comb     cin         In      -         2.001       -         
ladder_fpga_nbr_hold_c11             cycloneiii_lcell_comb     combout     Out     0.000     2.001       -         
ladder_fpga_nbr_hold_c11_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold[11]             dffeas                    d           In      -         2.001       -         
===================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.543 is 1.291(83.7%) logic and 0.252(16.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 2: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.409
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.515

    Number of logic level(s):                11
    Starting point:                          ladder_fpga_nbr_hold[1] / q
    Ending point:                            ladder_fpga_nbr_hold[11] / d
    The start point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk

Instance / Net                                                 Pin         Pin               Arrival     No. of    
Name                                 Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_hold[1]              dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_nbr_hold[1]              Net                       -           -       0.252     -           2         
ladder_fpga_nbr_hold_c1              cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_nbr_hold_c1              cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
ladder_fpga_nbr_hold_c1_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c2              cycloneiii_lcell_comb     cin         In      -         1.421       -         
ladder_fpga_nbr_hold_c2              cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
ladder_fpga_nbr_hold_c2_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c3              cycloneiii_lcell_comb     cin         In      -         1.479       -         
ladder_fpga_nbr_hold_c3              cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
ladder_fpga_nbr_hold_c3_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c4              cycloneiii_lcell_comb     cin         In      -         1.537       -         
ladder_fpga_nbr_hold_c4              cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
ladder_fpga_nbr_hold_c4_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c5              cycloneiii_lcell_comb     cin         In      -         1.595       -         
ladder_fpga_nbr_hold_c5              cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
ladder_fpga_nbr_hold_c5_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c6              cycloneiii_lcell_comb     cin         In      -         1.653       -         
ladder_fpga_nbr_hold_c6              cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
ladder_fpga_nbr_hold_c6_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c7              cycloneiii_lcell_comb     cin         In      -         1.711       -         
ladder_fpga_nbr_hold_c7              cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
ladder_fpga_nbr_hold_c7_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c8              cycloneiii_lcell_comb     cin         In      -         1.769       -         
ladder_fpga_nbr_hold_c8              cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
ladder_fpga_nbr_hold_c8_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c9              cycloneiii_lcell_comb     cin         In      -         1.827       -         
ladder_fpga_nbr_hold_c9              cycloneiii_lcell_comb     cout        Out     0.058     1.885       -         
ladder_fpga_nbr_hold_c9_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c10             cycloneiii_lcell_comb     cin         In      -         1.885       -         
ladder_fpga_nbr_hold_c10             cycloneiii_lcell_comb     cout        Out     0.058     1.943       -         
ladder_fpga_nbr_hold_c10_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c11             cycloneiii_lcell_comb     cin         In      -         1.943       -         
ladder_fpga_nbr_hold_c11             cycloneiii_lcell_comb     combout     Out     0.000     1.943       -         
ladder_fpga_nbr_hold_c11_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold[11]             dffeas                    d           In      -         1.943       -         
===================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.485 is 1.233(83.0%) logic and 0.252(17.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 3: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.409
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.515

    Number of logic level(s):                11
    Starting point:                          ladder_fpga_nbr_hold[0] / q
    Ending point:                            ladder_fpga_nbr_hold[10] / d
    The start point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk

Instance / Net                                                 Pin         Pin               Arrival     No. of    
Name                                 Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_hold[0]              dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_nbr_hold[0]              Net                       -           -       0.252     -           2         
ladder_fpga_nbr_hold_c0              cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_nbr_hold_c0              cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
ladder_fpga_nbr_hold_c0_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c1              cycloneiii_lcell_comb     cin         In      -         1.421       -         
ladder_fpga_nbr_hold_c1              cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
ladder_fpga_nbr_hold_c1_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c2              cycloneiii_lcell_comb     cin         In      -         1.479       -         
ladder_fpga_nbr_hold_c2              cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
ladder_fpga_nbr_hold_c2_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c3              cycloneiii_lcell_comb     cin         In      -         1.537       -         
ladder_fpga_nbr_hold_c3              cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
ladder_fpga_nbr_hold_c3_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c4              cycloneiii_lcell_comb     cin         In      -         1.595       -         
ladder_fpga_nbr_hold_c4              cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
ladder_fpga_nbr_hold_c4_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c5              cycloneiii_lcell_comb     cin         In      -         1.653       -         
ladder_fpga_nbr_hold_c5              cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
ladder_fpga_nbr_hold_c5_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c6              cycloneiii_lcell_comb     cin         In      -         1.711       -         
ladder_fpga_nbr_hold_c6              cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
ladder_fpga_nbr_hold_c6_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c7              cycloneiii_lcell_comb     cin         In      -         1.769       -         
ladder_fpga_nbr_hold_c7              cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
ladder_fpga_nbr_hold_c7_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c8              cycloneiii_lcell_comb     cin         In      -         1.827       -         
ladder_fpga_nbr_hold_c8              cycloneiii_lcell_comb     cout        Out     0.058     1.885       -         
ladder_fpga_nbr_hold_c8_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c9              cycloneiii_lcell_comb     cin         In      -         1.885       -         
ladder_fpga_nbr_hold_c9              cycloneiii_lcell_comb     cout        Out     0.058     1.943       -         
ladder_fpga_nbr_hold_c9_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c10             cycloneiii_lcell_comb     cin         In      -         1.943       -         
ladder_fpga_nbr_hold_c10             cycloneiii_lcell_comb     combout     Out     0.000     1.943       -         
ladder_fpga_nbr_hold_c10_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold[10]             dffeas                    d           In      -         1.943       -         
===================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.485 is 1.233(83.0%) logic and 0.252(17.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 4: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.351
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.573

    Number of logic level(s):                10
    Starting point:                          ladder_fpga_nbr_hold[2] / q
    Ending point:                            ladder_fpga_nbr_hold[11] / d
    The start point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk

Instance / Net                                                 Pin         Pin               Arrival     No. of    
Name                                 Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_hold[2]              dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_nbr_hold[2]              Net                       -           -       0.252     -           2         
ladder_fpga_nbr_hold_c2              cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_nbr_hold_c2              cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
ladder_fpga_nbr_hold_c2_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c3              cycloneiii_lcell_comb     cin         In      -         1.421       -         
ladder_fpga_nbr_hold_c3              cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
ladder_fpga_nbr_hold_c3_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c4              cycloneiii_lcell_comb     cin         In      -         1.479       -         
ladder_fpga_nbr_hold_c4              cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
ladder_fpga_nbr_hold_c4_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c5              cycloneiii_lcell_comb     cin         In      -         1.537       -         
ladder_fpga_nbr_hold_c5              cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
ladder_fpga_nbr_hold_c5_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c6              cycloneiii_lcell_comb     cin         In      -         1.595       -         
ladder_fpga_nbr_hold_c6              cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
ladder_fpga_nbr_hold_c6_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c7              cycloneiii_lcell_comb     cin         In      -         1.653       -         
ladder_fpga_nbr_hold_c7              cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
ladder_fpga_nbr_hold_c7_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c8              cycloneiii_lcell_comb     cin         In      -         1.711       -         
ladder_fpga_nbr_hold_c8              cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
ladder_fpga_nbr_hold_c8_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c9              cycloneiii_lcell_comb     cin         In      -         1.769       -         
ladder_fpga_nbr_hold_c9              cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
ladder_fpga_nbr_hold_c9_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c10             cycloneiii_lcell_comb     cin         In      -         1.827       -         
ladder_fpga_nbr_hold_c10             cycloneiii_lcell_comb     cout        Out     0.058     1.885       -         
ladder_fpga_nbr_hold_c10_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c11             cycloneiii_lcell_comb     cin         In      -         1.885       -         
ladder_fpga_nbr_hold_c11             cycloneiii_lcell_comb     combout     Out     0.000     1.885       -         
ladder_fpga_nbr_hold_c11_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold[11]             dffeas                    d           In      -         1.885       -         
===================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.427 is 1.175(82.3%) logic and 0.252(17.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 5: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.351
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.573

    Number of logic level(s):                10
    Starting point:                          ladder_fpga_nbr_hold[0] / q
    Ending point:                            ladder_fpga_nbr_hold[9] / d
    The start point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk

Instance / Net                                                Pin         Pin               Arrival     No. of    
Name                                Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_hold[0]             dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_nbr_hold[0]             Net                       -           -       0.252     -           2         
ladder_fpga_nbr_hold_c0             cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_nbr_hold_c0             cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
ladder_fpga_nbr_hold_c0_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c1             cycloneiii_lcell_comb     cin         In      -         1.421       -         
ladder_fpga_nbr_hold_c1             cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
ladder_fpga_nbr_hold_c1_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c2             cycloneiii_lcell_comb     cin         In      -         1.479       -         
ladder_fpga_nbr_hold_c2             cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
ladder_fpga_nbr_hold_c2_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c3             cycloneiii_lcell_comb     cin         In      -         1.537       -         
ladder_fpga_nbr_hold_c3             cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
ladder_fpga_nbr_hold_c3_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c4             cycloneiii_lcell_comb     cin         In      -         1.595       -         
ladder_fpga_nbr_hold_c4             cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
ladder_fpga_nbr_hold_c4_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c5             cycloneiii_lcell_comb     cin         In      -         1.653       -         
ladder_fpga_nbr_hold_c5             cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
ladder_fpga_nbr_hold_c5_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c6             cycloneiii_lcell_comb     cin         In      -         1.711       -         
ladder_fpga_nbr_hold_c6             cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
ladder_fpga_nbr_hold_c6_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c7             cycloneiii_lcell_comb     cin         In      -         1.769       -         
ladder_fpga_nbr_hold_c7             cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
ladder_fpga_nbr_hold_c7_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c8             cycloneiii_lcell_comb     cin         In      -         1.827       -         
ladder_fpga_nbr_hold_c8             cycloneiii_lcell_comb     cout        Out     0.058     1.885       -         
ladder_fpga_nbr_hold_c8_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c9             cycloneiii_lcell_comb     cin         In      -         1.885       -         
ladder_fpga_nbr_hold_c9             cycloneiii_lcell_comb     combout     Out     0.000     1.885       -         
ladder_fpga_nbr_hold_c9_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold[9]             dffeas                    d           In      -         1.885       -         
==================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.427 is 1.175(82.3%) logic and 0.252(17.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 6: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.351
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.573

    Number of logic level(s):                10
    Starting point:                          ladder_fpga_nbr_hold[1] / q
    Ending point:                            ladder_fpga_nbr_hold[10] / d
    The start point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk

Instance / Net                                                 Pin         Pin               Arrival     No. of    
Name                                 Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_hold[1]              dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_nbr_hold[1]              Net                       -           -       0.252     -           2         
ladder_fpga_nbr_hold_c1              cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_nbr_hold_c1              cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
ladder_fpga_nbr_hold_c1_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c2              cycloneiii_lcell_comb     cin         In      -         1.421       -         
ladder_fpga_nbr_hold_c2              cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
ladder_fpga_nbr_hold_c2_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c3              cycloneiii_lcell_comb     cin         In      -         1.479       -         
ladder_fpga_nbr_hold_c3              cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
ladder_fpga_nbr_hold_c3_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c4              cycloneiii_lcell_comb     cin         In      -         1.537       -         
ladder_fpga_nbr_hold_c4              cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
ladder_fpga_nbr_hold_c4_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c5              cycloneiii_lcell_comb     cin         In      -         1.595       -         
ladder_fpga_nbr_hold_c5              cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
ladder_fpga_nbr_hold_c5_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c6              cycloneiii_lcell_comb     cin         In      -         1.653       -         
ladder_fpga_nbr_hold_c6              cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
ladder_fpga_nbr_hold_c6_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c7              cycloneiii_lcell_comb     cin         In      -         1.711       -         
ladder_fpga_nbr_hold_c7              cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
ladder_fpga_nbr_hold_c7_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c8              cycloneiii_lcell_comb     cin         In      -         1.769       -         
ladder_fpga_nbr_hold_c8              cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
ladder_fpga_nbr_hold_c8_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c9              cycloneiii_lcell_comb     cin         In      -         1.827       -         
ladder_fpga_nbr_hold_c9              cycloneiii_lcell_comb     cout        Out     0.058     1.885       -         
ladder_fpga_nbr_hold_c9_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c10             cycloneiii_lcell_comb     cin         In      -         1.885       -         
ladder_fpga_nbr_hold_c10             cycloneiii_lcell_comb     combout     Out     0.000     1.885       -         
ladder_fpga_nbr_hold_c10_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold[10]             dffeas                    d           In      -         1.885       -         
===================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.427 is 1.175(82.3%) logic and 0.252(17.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 7: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.293
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.631

    Number of logic level(s):                9
    Starting point:                          ladder_fpga_nbr_hold[3] / q
    Ending point:                            ladder_fpga_nbr_hold[11] / d
    The start point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk

Instance / Net                                                 Pin         Pin               Arrival     No. of    
Name                                 Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_hold[3]              dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_nbr_hold[3]              Net                       -           -       0.252     -           2         
ladder_fpga_nbr_hold_c3              cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_nbr_hold_c3              cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
ladder_fpga_nbr_hold_c3_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c4              cycloneiii_lcell_comb     cin         In      -         1.421       -         
ladder_fpga_nbr_hold_c4              cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
ladder_fpga_nbr_hold_c4_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c5              cycloneiii_lcell_comb     cin         In      -         1.479       -         
ladder_fpga_nbr_hold_c5              cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
ladder_fpga_nbr_hold_c5_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c6              cycloneiii_lcell_comb     cin         In      -         1.537       -         
ladder_fpga_nbr_hold_c6              cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
ladder_fpga_nbr_hold_c6_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c7              cycloneiii_lcell_comb     cin         In      -         1.595       -         
ladder_fpga_nbr_hold_c7              cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
ladder_fpga_nbr_hold_c7_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c8              cycloneiii_lcell_comb     cin         In      -         1.653       -         
ladder_fpga_nbr_hold_c8              cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
ladder_fpga_nbr_hold_c8_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c9              cycloneiii_lcell_comb     cin         In      -         1.711       -         
ladder_fpga_nbr_hold_c9              cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
ladder_fpga_nbr_hold_c9_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c10             cycloneiii_lcell_comb     cin         In      -         1.769       -         
ladder_fpga_nbr_hold_c10             cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
ladder_fpga_nbr_hold_c10_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c11             cycloneiii_lcell_comb     cin         In      -         1.827       -         
ladder_fpga_nbr_hold_c11             cycloneiii_lcell_comb     combout     Out     0.000     1.827       -         
ladder_fpga_nbr_hold_c11_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold[11]             dffeas                    d           In      -         1.827       -         
===================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.369 is 1.117(81.6%) logic and 0.252(18.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 8: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.293
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.631

    Number of logic level(s):                9
    Starting point:                          ladder_fpga_nbr_hold[0] / q
    Ending point:                            ladder_fpga_nbr_hold[8] / d
    The start point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk

Instance / Net                                                Pin         Pin               Arrival     No. of    
Name                                Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_hold[0]             dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_nbr_hold[0]             Net                       -           -       0.252     -           2         
ladder_fpga_nbr_hold_c0             cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_nbr_hold_c0             cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
ladder_fpga_nbr_hold_c0_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c1             cycloneiii_lcell_comb     cin         In      -         1.421       -         
ladder_fpga_nbr_hold_c1             cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
ladder_fpga_nbr_hold_c1_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c2             cycloneiii_lcell_comb     cin         In      -         1.479       -         
ladder_fpga_nbr_hold_c2             cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
ladder_fpga_nbr_hold_c2_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c3             cycloneiii_lcell_comb     cin         In      -         1.537       -         
ladder_fpga_nbr_hold_c3             cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
ladder_fpga_nbr_hold_c3_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c4             cycloneiii_lcell_comb     cin         In      -         1.595       -         
ladder_fpga_nbr_hold_c4             cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
ladder_fpga_nbr_hold_c4_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c5             cycloneiii_lcell_comb     cin         In      -         1.653       -         
ladder_fpga_nbr_hold_c5             cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
ladder_fpga_nbr_hold_c5_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c6             cycloneiii_lcell_comb     cin         In      -         1.711       -         
ladder_fpga_nbr_hold_c6             cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
ladder_fpga_nbr_hold_c6_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c7             cycloneiii_lcell_comb     cin         In      -         1.769       -         
ladder_fpga_nbr_hold_c7             cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
ladder_fpga_nbr_hold_c7_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c8             cycloneiii_lcell_comb     cin         In      -         1.827       -         
ladder_fpga_nbr_hold_c8             cycloneiii_lcell_comb     combout     Out     0.000     1.827       -         
ladder_fpga_nbr_hold_c8_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold[8]             dffeas                    d           In      -         1.827       -         
==================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.369 is 1.117(81.6%) logic and 0.252(18.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 9: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.293
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.631

    Number of logic level(s):                9
    Starting point:                          ladder_fpga_nbr_hold[1] / q
    Ending point:                            ladder_fpga_nbr_hold[9] / d
    The start point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk

Instance / Net                                                Pin         Pin               Arrival     No. of    
Name                                Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_hold[1]             dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_nbr_hold[1]             Net                       -           -       0.252     -           2         
ladder_fpga_nbr_hold_c1             cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_nbr_hold_c1             cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
ladder_fpga_nbr_hold_c1_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c2             cycloneiii_lcell_comb     cin         In      -         1.421       -         
ladder_fpga_nbr_hold_c2             cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
ladder_fpga_nbr_hold_c2_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c3             cycloneiii_lcell_comb     cin         In      -         1.479       -         
ladder_fpga_nbr_hold_c3             cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
ladder_fpga_nbr_hold_c3_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c4             cycloneiii_lcell_comb     cin         In      -         1.537       -         
ladder_fpga_nbr_hold_c4             cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
ladder_fpga_nbr_hold_c4_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c5             cycloneiii_lcell_comb     cin         In      -         1.595       -         
ladder_fpga_nbr_hold_c5             cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
ladder_fpga_nbr_hold_c5_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c6             cycloneiii_lcell_comb     cin         In      -         1.653       -         
ladder_fpga_nbr_hold_c6             cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
ladder_fpga_nbr_hold_c6_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c7             cycloneiii_lcell_comb     cin         In      -         1.711       -         
ladder_fpga_nbr_hold_c7             cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
ladder_fpga_nbr_hold_c7_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c8             cycloneiii_lcell_comb     cin         In      -         1.769       -         
ladder_fpga_nbr_hold_c8             cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
ladder_fpga_nbr_hold_c8_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c9             cycloneiii_lcell_comb     cin         In      -         1.827       -         
ladder_fpga_nbr_hold_c9             cycloneiii_lcell_comb     combout     Out     0.000     1.827       -         
ladder_fpga_nbr_hold_c9_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold[9]             dffeas                    d           In      -         1.827       -         
==================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.369 is 1.117(81.6%) logic and 0.252(18.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 10: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.293
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.631

    Number of logic level(s):                9
    Starting point:                          ladder_fpga_nbr_hold[2] / q
    Ending point:                            ladder_fpga_nbr_hold[10] / d
    The start point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk

Instance / Net                                                 Pin         Pin               Arrival     No. of    
Name                                 Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_hold[2]              dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_nbr_hold[2]              Net                       -           -       0.252     -           2         
ladder_fpga_nbr_hold_c2              cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_nbr_hold_c2              cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
ladder_fpga_nbr_hold_c2_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c3              cycloneiii_lcell_comb     cin         In      -         1.421       -         
ladder_fpga_nbr_hold_c3              cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
ladder_fpga_nbr_hold_c3_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c4              cycloneiii_lcell_comb     cin         In      -         1.479       -         
ladder_fpga_nbr_hold_c4              cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
ladder_fpga_nbr_hold_c4_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c5              cycloneiii_lcell_comb     cin         In      -         1.537       -         
ladder_fpga_nbr_hold_c5              cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
ladder_fpga_nbr_hold_c5_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c6              cycloneiii_lcell_comb     cin         In      -         1.595       -         
ladder_fpga_nbr_hold_c6              cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
ladder_fpga_nbr_hold_c6_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c7              cycloneiii_lcell_comb     cin         In      -         1.653       -         
ladder_fpga_nbr_hold_c7              cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
ladder_fpga_nbr_hold_c7_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c8              cycloneiii_lcell_comb     cin         In      -         1.711       -         
ladder_fpga_nbr_hold_c8              cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
ladder_fpga_nbr_hold_c8_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c9              cycloneiii_lcell_comb     cin         In      -         1.769       -         
ladder_fpga_nbr_hold_c9              cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
ladder_fpga_nbr_hold_c9_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c10             cycloneiii_lcell_comb     cin         In      -         1.827       -         
ladder_fpga_nbr_hold_c10             cycloneiii_lcell_comb     combout     Out     0.000     1.827       -         
ladder_fpga_nbr_hold_c10_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold[10]             dffeas                    d           In      -         1.827       -         
===================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.369 is 1.117(81.6%) logic and 0.252(18.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint




====================================
Detailed Report for Clock: ladder_fpga|testin_echelle
====================================



Starting Points with Worst Slack
********************************

                            Starting                                                                      Arrival            
Instance                    Reference                      Type       Pin     Net                         Time        Slack  
                            Clock                                                                                            
-----------------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_test[0]     ladder_fpga|testin_echelle     dffeas     q       ladder_fpga_nbr_test[0]     0.733       998.457
ladder_fpga_nbr_test[1]     ladder_fpga|testin_echelle     dffeas     q       ladder_fpga_nbr_test[1]     0.733       998.515
ladder_fpga_nbr_test[2]     ladder_fpga|testin_echelle     dffeas     q       ladder_fpga_nbr_test[2]     0.733       998.573
ladder_fpga_nbr_test[3]     ladder_fpga|testin_echelle     dffeas     q       ladder_fpga_nbr_test[3]     0.733       998.631
ladder_fpga_nbr_test[4]     ladder_fpga|testin_echelle     dffeas     q       ladder_fpga_nbr_test[4]     0.733       998.689
ladder_fpga_nbr_test[5]     ladder_fpga|testin_echelle     dffeas     q       ladder_fpga_nbr_test[5]     0.733       998.747
ladder_fpga_nbr_test[6]     ladder_fpga|testin_echelle     dffeas     q       ladder_fpga_nbr_test[6]     0.733       998.805
ladder_fpga_nbr_test[7]     ladder_fpga|testin_echelle     dffeas     q       ladder_fpga_nbr_test[7]     0.733       998.863
ladder_fpga_nbr_test[8]     ladder_fpga|testin_echelle     dffeas     q       ladder_fpga_nbr_test[8]     0.733       998.921
ladder_fpga_nbr_test[9]     ladder_fpga|testin_echelle     dffeas     q       ladder_fpga_nbr_test[9]     0.733       998.979
=============================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                                                               Required            
Instance                     Reference                      Type       Pin     Net                                  Time         Slack  
                             Clock                                                                                                      
----------------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_test[11]     ladder_fpga|testin_echelle     dffeas     d       ladder_fpga_nbr_test_c11_combout     1000.458     998.457
ladder_fpga_nbr_test[10]     ladder_fpga|testin_echelle     dffeas     d       ladder_fpga_nbr_test_c10_combout     1000.458     998.515
ladder_fpga_nbr_test[9]      ladder_fpga|testin_echelle     dffeas     d       ladder_fpga_nbr_test_c9_combout      1000.458     998.573
ladder_fpga_nbr_test[8]      ladder_fpga|testin_echelle     dffeas     d       ladder_fpga_nbr_test_c8_combout      1000.458     998.631
ladder_fpga_nbr_test[7]      ladder_fpga|testin_echelle     dffeas     d       ladder_fpga_nbr_test_c7_combout      1000.458     998.689
ladder_fpga_nbr_test[6]      ladder_fpga|testin_echelle     dffeas     d       ladder_fpga_nbr_test_c6_combout      1000.458     998.747
ladder_fpga_nbr_test[5]      ladder_fpga|testin_echelle     dffeas     d       ladder_fpga_nbr_test_c5_combout      1000.458     998.805
ladder_fpga_nbr_test[4]      ladder_fpga|testin_echelle     dffeas     d       ladder_fpga_nbr_test_c4_combout      1000.458     998.863
ladder_fpga_nbr_test[3]      ladder_fpga|testin_echelle     dffeas     d       ladder_fpga_nbr_test_c3_combout      1000.458     998.921
ladder_fpga_nbr_test[2]      ladder_fpga|testin_echelle     dffeas     d       ladder_fpga_nbr_test_c2_combout      1000.458     998.979
========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.467
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.457

    Number of logic level(s):                12
    Starting point:                          ladder_fpga_nbr_test[0] / q
    Ending point:                            ladder_fpga_nbr_test[11] / d
    The start point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk

Instance / Net                                                 Pin         Pin               Arrival     No. of    
Name                                 Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_test[0]              dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_nbr_test[0]              Net                       -           -       0.252     -           2         
ladder_fpga_nbr_test_c0              cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_nbr_test_c0              cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
ladder_fpga_nbr_test_c0_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c1              cycloneiii_lcell_comb     cin         In      -         1.421       -         
ladder_fpga_nbr_test_c1              cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
ladder_fpga_nbr_test_c1_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c2              cycloneiii_lcell_comb     cin         In      -         1.479       -         
ladder_fpga_nbr_test_c2              cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
ladder_fpga_nbr_test_c2_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c3              cycloneiii_lcell_comb     cin         In      -         1.537       -         
ladder_fpga_nbr_test_c3              cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
ladder_fpga_nbr_test_c3_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c4              cycloneiii_lcell_comb     cin         In      -         1.595       -         
ladder_fpga_nbr_test_c4              cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
ladder_fpga_nbr_test_c4_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c5              cycloneiii_lcell_comb     cin         In      -         1.653       -         
ladder_fpga_nbr_test_c5              cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
ladder_fpga_nbr_test_c5_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c6              cycloneiii_lcell_comb     cin         In      -         1.711       -         
ladder_fpga_nbr_test_c6              cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
ladder_fpga_nbr_test_c6_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c7              cycloneiii_lcell_comb     cin         In      -         1.769       -         
ladder_fpga_nbr_test_c7              cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
ladder_fpga_nbr_test_c7_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c8              cycloneiii_lcell_comb     cin         In      -         1.827       -         
ladder_fpga_nbr_test_c8              cycloneiii_lcell_comb     cout        Out     0.058     1.885       -         
ladder_fpga_nbr_test_c8_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c9              cycloneiii_lcell_comb     cin         In      -         1.885       -         
ladder_fpga_nbr_test_c9              cycloneiii_lcell_comb     cout        Out     0.058     1.943       -         
ladder_fpga_nbr_test_c9_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c10             cycloneiii_lcell_comb     cin         In      -         1.943       -         
ladder_fpga_nbr_test_c10             cycloneiii_lcell_comb     cout        Out     0.058     2.001       -         
ladder_fpga_nbr_test_c10_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c11             cycloneiii_lcell_comb     cin         In      -         2.001       -         
ladder_fpga_nbr_test_c11             cycloneiii_lcell_comb     combout     Out     0.000     2.001       -         
ladder_fpga_nbr_test_c11_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test[11]             dffeas                    d           In      -         2.001       -         
===================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.543 is 1.291(83.7%) logic and 0.252(16.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 2: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.409
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.515

    Number of logic level(s):                11
    Starting point:                          ladder_fpga_nbr_test[1] / q
    Ending point:                            ladder_fpga_nbr_test[11] / d
    The start point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk

Instance / Net                                                 Pin         Pin               Arrival     No. of    
Name                                 Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_test[1]              dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_nbr_test[1]              Net                       -           -       0.252     -           2         
ladder_fpga_nbr_test_c1              cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_nbr_test_c1              cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
ladder_fpga_nbr_test_c1_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c2              cycloneiii_lcell_comb     cin         In      -         1.421       -         
ladder_fpga_nbr_test_c2              cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
ladder_fpga_nbr_test_c2_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c3              cycloneiii_lcell_comb     cin         In      -         1.479       -         
ladder_fpga_nbr_test_c3              cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
ladder_fpga_nbr_test_c3_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c4              cycloneiii_lcell_comb     cin         In      -         1.537       -         
ladder_fpga_nbr_test_c4              cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
ladder_fpga_nbr_test_c4_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c5              cycloneiii_lcell_comb     cin         In      -         1.595       -         
ladder_fpga_nbr_test_c5              cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
ladder_fpga_nbr_test_c5_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c6              cycloneiii_lcell_comb     cin         In      -         1.653       -         
ladder_fpga_nbr_test_c6              cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
ladder_fpga_nbr_test_c6_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c7              cycloneiii_lcell_comb     cin         In      -         1.711       -         
ladder_fpga_nbr_test_c7              cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
ladder_fpga_nbr_test_c7_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c8              cycloneiii_lcell_comb     cin         In      -         1.769       -         
ladder_fpga_nbr_test_c8              cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
ladder_fpga_nbr_test_c8_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c9              cycloneiii_lcell_comb     cin         In      -         1.827       -         
ladder_fpga_nbr_test_c9              cycloneiii_lcell_comb     cout        Out     0.058     1.885       -         
ladder_fpga_nbr_test_c9_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c10             cycloneiii_lcell_comb     cin         In      -         1.885       -         
ladder_fpga_nbr_test_c10             cycloneiii_lcell_comb     cout        Out     0.058     1.943       -         
ladder_fpga_nbr_test_c10_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c11             cycloneiii_lcell_comb     cin         In      -         1.943       -         
ladder_fpga_nbr_test_c11             cycloneiii_lcell_comb     combout     Out     0.000     1.943       -         
ladder_fpga_nbr_test_c11_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test[11]             dffeas                    d           In      -         1.943       -         
===================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.485 is 1.233(83.0%) logic and 0.252(17.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 3: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.409
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.515

    Number of logic level(s):                11
    Starting point:                          ladder_fpga_nbr_test[0] / q
    Ending point:                            ladder_fpga_nbr_test[10] / d
    The start point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk

Instance / Net                                                 Pin         Pin               Arrival     No. of    
Name                                 Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_test[0]              dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_nbr_test[0]              Net                       -           -       0.252     -           2         
ladder_fpga_nbr_test_c0              cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_nbr_test_c0              cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
ladder_fpga_nbr_test_c0_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c1              cycloneiii_lcell_comb     cin         In      -         1.421       -         
ladder_fpga_nbr_test_c1              cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
ladder_fpga_nbr_test_c1_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c2              cycloneiii_lcell_comb     cin         In      -         1.479       -         
ladder_fpga_nbr_test_c2              cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
ladder_fpga_nbr_test_c2_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c3              cycloneiii_lcell_comb     cin         In      -         1.537       -         
ladder_fpga_nbr_test_c3              cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
ladder_fpga_nbr_test_c3_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c4              cycloneiii_lcell_comb     cin         In      -         1.595       -         
ladder_fpga_nbr_test_c4              cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
ladder_fpga_nbr_test_c4_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c5              cycloneiii_lcell_comb     cin         In      -         1.653       -         
ladder_fpga_nbr_test_c5              cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
ladder_fpga_nbr_test_c5_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c6              cycloneiii_lcell_comb     cin         In      -         1.711       -         
ladder_fpga_nbr_test_c6              cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
ladder_fpga_nbr_test_c6_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c7              cycloneiii_lcell_comb     cin         In      -         1.769       -         
ladder_fpga_nbr_test_c7              cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
ladder_fpga_nbr_test_c7_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c8              cycloneiii_lcell_comb     cin         In      -         1.827       -         
ladder_fpga_nbr_test_c8              cycloneiii_lcell_comb     cout        Out     0.058     1.885       -         
ladder_fpga_nbr_test_c8_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c9              cycloneiii_lcell_comb     cin         In      -         1.885       -         
ladder_fpga_nbr_test_c9              cycloneiii_lcell_comb     cout        Out     0.058     1.943       -         
ladder_fpga_nbr_test_c9_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c10             cycloneiii_lcell_comb     cin         In      -         1.943       -         
ladder_fpga_nbr_test_c10             cycloneiii_lcell_comb     combout     Out     0.000     1.943       -         
ladder_fpga_nbr_test_c10_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test[10]             dffeas                    d           In      -         1.943       -         
===================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.485 is 1.233(83.0%) logic and 0.252(17.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 4: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.351
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.573

    Number of logic level(s):                10
    Starting point:                          ladder_fpga_nbr_test[2] / q
    Ending point:                            ladder_fpga_nbr_test[11] / d
    The start point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk

Instance / Net                                                 Pin         Pin               Arrival     No. of    
Name                                 Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_test[2]              dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_nbr_test[2]              Net                       -           -       0.252     -           2         
ladder_fpga_nbr_test_c2              cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_nbr_test_c2              cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
ladder_fpga_nbr_test_c2_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c3              cycloneiii_lcell_comb     cin         In      -         1.421       -         
ladder_fpga_nbr_test_c3              cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
ladder_fpga_nbr_test_c3_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c4              cycloneiii_lcell_comb     cin         In      -         1.479       -         
ladder_fpga_nbr_test_c4              cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
ladder_fpga_nbr_test_c4_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c5              cycloneiii_lcell_comb     cin         In      -         1.537       -         
ladder_fpga_nbr_test_c5              cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
ladder_fpga_nbr_test_c5_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c6              cycloneiii_lcell_comb     cin         In      -         1.595       -         
ladder_fpga_nbr_test_c6              cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
ladder_fpga_nbr_test_c6_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c7              cycloneiii_lcell_comb     cin         In      -         1.653       -         
ladder_fpga_nbr_test_c7              cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
ladder_fpga_nbr_test_c7_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c8              cycloneiii_lcell_comb     cin         In      -         1.711       -         
ladder_fpga_nbr_test_c8              cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
ladder_fpga_nbr_test_c8_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c9              cycloneiii_lcell_comb     cin         In      -         1.769       -         
ladder_fpga_nbr_test_c9              cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
ladder_fpga_nbr_test_c9_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c10             cycloneiii_lcell_comb     cin         In      -         1.827       -         
ladder_fpga_nbr_test_c10             cycloneiii_lcell_comb     cout        Out     0.058     1.885       -         
ladder_fpga_nbr_test_c10_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c11             cycloneiii_lcell_comb     cin         In      -         1.885       -         
ladder_fpga_nbr_test_c11             cycloneiii_lcell_comb     combout     Out     0.000     1.885       -         
ladder_fpga_nbr_test_c11_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test[11]             dffeas                    d           In      -         1.885       -         
===================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.427 is 1.175(82.3%) logic and 0.252(17.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 5: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.351
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.573

    Number of logic level(s):                10
    Starting point:                          ladder_fpga_nbr_test[0] / q
    Ending point:                            ladder_fpga_nbr_test[9] / d
    The start point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk

Instance / Net                                                Pin         Pin               Arrival     No. of    
Name                                Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_test[0]             dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_nbr_test[0]             Net                       -           -       0.252     -           2         
ladder_fpga_nbr_test_c0             cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_nbr_test_c0             cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
ladder_fpga_nbr_test_c0_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c1             cycloneiii_lcell_comb     cin         In      -         1.421       -         
ladder_fpga_nbr_test_c1             cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
ladder_fpga_nbr_test_c1_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c2             cycloneiii_lcell_comb     cin         In      -         1.479       -         
ladder_fpga_nbr_test_c2             cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
ladder_fpga_nbr_test_c2_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c3             cycloneiii_lcell_comb     cin         In      -         1.537       -         
ladder_fpga_nbr_test_c3             cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
ladder_fpga_nbr_test_c3_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c4             cycloneiii_lcell_comb     cin         In      -         1.595       -         
ladder_fpga_nbr_test_c4             cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
ladder_fpga_nbr_test_c4_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c5             cycloneiii_lcell_comb     cin         In      -         1.653       -         
ladder_fpga_nbr_test_c5             cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
ladder_fpga_nbr_test_c5_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c6             cycloneiii_lcell_comb     cin         In      -         1.711       -         
ladder_fpga_nbr_test_c6             cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
ladder_fpga_nbr_test_c6_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c7             cycloneiii_lcell_comb     cin         In      -         1.769       -         
ladder_fpga_nbr_test_c7             cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
ladder_fpga_nbr_test_c7_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c8             cycloneiii_lcell_comb     cin         In      -         1.827       -         
ladder_fpga_nbr_test_c8             cycloneiii_lcell_comb     cout        Out     0.058     1.885       -         
ladder_fpga_nbr_test_c8_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c9             cycloneiii_lcell_comb     cin         In      -         1.885       -         
ladder_fpga_nbr_test_c9             cycloneiii_lcell_comb     combout     Out     0.000     1.885       -         
ladder_fpga_nbr_test_c9_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test[9]             dffeas                    d           In      -         1.885       -         
==================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.427 is 1.175(82.3%) logic and 0.252(17.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 6: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.351
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.573

    Number of logic level(s):                10
    Starting point:                          ladder_fpga_nbr_test[1] / q
    Ending point:                            ladder_fpga_nbr_test[10] / d
    The start point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk

Instance / Net                                                 Pin         Pin               Arrival     No. of    
Name                                 Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_test[1]              dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_nbr_test[1]              Net                       -           -       0.252     -           2         
ladder_fpga_nbr_test_c1              cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_nbr_test_c1              cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
ladder_fpga_nbr_test_c1_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c2              cycloneiii_lcell_comb     cin         In      -         1.421       -         
ladder_fpga_nbr_test_c2              cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
ladder_fpga_nbr_test_c2_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c3              cycloneiii_lcell_comb     cin         In      -         1.479       -         
ladder_fpga_nbr_test_c3              cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
ladder_fpga_nbr_test_c3_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c4              cycloneiii_lcell_comb     cin         In      -         1.537       -         
ladder_fpga_nbr_test_c4              cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
ladder_fpga_nbr_test_c4_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c5              cycloneiii_lcell_comb     cin         In      -         1.595       -         
ladder_fpga_nbr_test_c5              cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
ladder_fpga_nbr_test_c5_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c6              cycloneiii_lcell_comb     cin         In      -         1.653       -         
ladder_fpga_nbr_test_c6              cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
ladder_fpga_nbr_test_c6_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c7              cycloneiii_lcell_comb     cin         In      -         1.711       -         
ladder_fpga_nbr_test_c7              cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
ladder_fpga_nbr_test_c7_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c8              cycloneiii_lcell_comb     cin         In      -         1.769       -         
ladder_fpga_nbr_test_c8              cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
ladder_fpga_nbr_test_c8_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c9              cycloneiii_lcell_comb     cin         In      -         1.827       -         
ladder_fpga_nbr_test_c9              cycloneiii_lcell_comb     cout        Out     0.058     1.885       -         
ladder_fpga_nbr_test_c9_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c10             cycloneiii_lcell_comb     cin         In      -         1.885       -         
ladder_fpga_nbr_test_c10             cycloneiii_lcell_comb     combout     Out     0.000     1.885       -         
ladder_fpga_nbr_test_c10_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test[10]             dffeas                    d           In      -         1.885       -         
===================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.427 is 1.175(82.3%) logic and 0.252(17.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 7: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.293
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.631

    Number of logic level(s):                9
    Starting point:                          ladder_fpga_nbr_test[3] / q
    Ending point:                            ladder_fpga_nbr_test[11] / d
    The start point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk

Instance / Net                                                 Pin         Pin               Arrival     No. of    
Name                                 Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_test[3]              dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_nbr_test[3]              Net                       -           -       0.252     -           2         
ladder_fpga_nbr_test_c3              cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_nbr_test_c3              cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
ladder_fpga_nbr_test_c3_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c4              cycloneiii_lcell_comb     cin         In      -         1.421       -         
ladder_fpga_nbr_test_c4              cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
ladder_fpga_nbr_test_c4_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c5              cycloneiii_lcell_comb     cin         In      -         1.479       -         
ladder_fpga_nbr_test_c5              cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
ladder_fpga_nbr_test_c5_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c6              cycloneiii_lcell_comb     cin         In      -         1.537       -         
ladder_fpga_nbr_test_c6              cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
ladder_fpga_nbr_test_c6_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c7              cycloneiii_lcell_comb     cin         In      -         1.595       -         
ladder_fpga_nbr_test_c7              cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
ladder_fpga_nbr_test_c7_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c8              cycloneiii_lcell_comb     cin         In      -         1.653       -         
ladder_fpga_nbr_test_c8              cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
ladder_fpga_nbr_test_c8_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c9              cycloneiii_lcell_comb     cin         In      -         1.711       -         
ladder_fpga_nbr_test_c9              cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
ladder_fpga_nbr_test_c9_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c10             cycloneiii_lcell_comb     cin         In      -         1.769       -         
ladder_fpga_nbr_test_c10             cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
ladder_fpga_nbr_test_c10_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c11             cycloneiii_lcell_comb     cin         In      -         1.827       -         
ladder_fpga_nbr_test_c11             cycloneiii_lcell_comb     combout     Out     0.000     1.827       -         
ladder_fpga_nbr_test_c11_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test[11]             dffeas                    d           In      -         1.827       -         
===================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.369 is 1.117(81.6%) logic and 0.252(18.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 8: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.293
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.631

    Number of logic level(s):                9
    Starting point:                          ladder_fpga_nbr_test[0] / q
    Ending point:                            ladder_fpga_nbr_test[8] / d
    The start point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk

Instance / Net                                                Pin         Pin               Arrival     No. of    
Name                                Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_test[0]             dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_nbr_test[0]             Net                       -           -       0.252     -           2         
ladder_fpga_nbr_test_c0             cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_nbr_test_c0             cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
ladder_fpga_nbr_test_c0_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c1             cycloneiii_lcell_comb     cin         In      -         1.421       -         
ladder_fpga_nbr_test_c1             cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
ladder_fpga_nbr_test_c1_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c2             cycloneiii_lcell_comb     cin         In      -         1.479       -         
ladder_fpga_nbr_test_c2             cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
ladder_fpga_nbr_test_c2_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c3             cycloneiii_lcell_comb     cin         In      -         1.537       -         
ladder_fpga_nbr_test_c3             cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
ladder_fpga_nbr_test_c3_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c4             cycloneiii_lcell_comb     cin         In      -         1.595       -         
ladder_fpga_nbr_test_c4             cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
ladder_fpga_nbr_test_c4_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c5             cycloneiii_lcell_comb     cin         In      -         1.653       -         
ladder_fpga_nbr_test_c5             cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
ladder_fpga_nbr_test_c5_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c6             cycloneiii_lcell_comb     cin         In      -         1.711       -         
ladder_fpga_nbr_test_c6             cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
ladder_fpga_nbr_test_c6_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c7             cycloneiii_lcell_comb     cin         In      -         1.769       -         
ladder_fpga_nbr_test_c7             cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
ladder_fpga_nbr_test_c7_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c8             cycloneiii_lcell_comb     cin         In      -         1.827       -         
ladder_fpga_nbr_test_c8             cycloneiii_lcell_comb     combout     Out     0.000     1.827       -         
ladder_fpga_nbr_test_c8_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test[8]             dffeas                    d           In      -         1.827       -         
==================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.369 is 1.117(81.6%) logic and 0.252(18.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 9: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.293
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.631

    Number of logic level(s):                9
    Starting point:                          ladder_fpga_nbr_test[1] / q
    Ending point:                            ladder_fpga_nbr_test[9] / d
    The start point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk

Instance / Net                                                Pin         Pin               Arrival     No. of    
Name                                Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_test[1]             dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_nbr_test[1]             Net                       -           -       0.252     -           2         
ladder_fpga_nbr_test_c1             cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_nbr_test_c1             cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
ladder_fpga_nbr_test_c1_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c2             cycloneiii_lcell_comb     cin         In      -         1.421       -         
ladder_fpga_nbr_test_c2             cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
ladder_fpga_nbr_test_c2_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c3             cycloneiii_lcell_comb     cin         In      -         1.479       -         
ladder_fpga_nbr_test_c3             cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
ladder_fpga_nbr_test_c3_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c4             cycloneiii_lcell_comb     cin         In      -         1.537       -         
ladder_fpga_nbr_test_c4             cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
ladder_fpga_nbr_test_c4_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c5             cycloneiii_lcell_comb     cin         In      -         1.595       -         
ladder_fpga_nbr_test_c5             cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
ladder_fpga_nbr_test_c5_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c6             cycloneiii_lcell_comb     cin         In      -         1.653       -         
ladder_fpga_nbr_test_c6             cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
ladder_fpga_nbr_test_c6_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c7             cycloneiii_lcell_comb     cin         In      -         1.711       -         
ladder_fpga_nbr_test_c7             cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
ladder_fpga_nbr_test_c7_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c8             cycloneiii_lcell_comb     cin         In      -         1.769       -         
ladder_fpga_nbr_test_c8             cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
ladder_fpga_nbr_test_c8_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c9             cycloneiii_lcell_comb     cin         In      -         1.827       -         
ladder_fpga_nbr_test_c9             cycloneiii_lcell_comb     combout     Out     0.000     1.827       -         
ladder_fpga_nbr_test_c9_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test[9]             dffeas                    d           In      -         1.827       -         
==================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.369 is 1.117(81.6%) logic and 0.252(18.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 10: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.293
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.631

    Number of logic level(s):                9
    Starting point:                          ladder_fpga_nbr_test[2] / q
    Ending point:                            ladder_fpga_nbr_test[10] / d
    The start point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk

Instance / Net                                                 Pin         Pin               Arrival     No. of    
Name                                 Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_test[2]              dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_nbr_test[2]              Net                       -           -       0.252     -           2         
ladder_fpga_nbr_test_c2              cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_nbr_test_c2              cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
ladder_fpga_nbr_test_c2_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c3              cycloneiii_lcell_comb     cin         In      -         1.421       -         
ladder_fpga_nbr_test_c3              cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
ladder_fpga_nbr_test_c3_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c4              cycloneiii_lcell_comb     cin         In      -         1.479       -         
ladder_fpga_nbr_test_c4              cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
ladder_fpga_nbr_test_c4_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c5              cycloneiii_lcell_comb     cin         In      -         1.537       -         
ladder_fpga_nbr_test_c5              cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
ladder_fpga_nbr_test_c5_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c6              cycloneiii_lcell_comb     cin         In      -         1.595       -         
ladder_fpga_nbr_test_c6              cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
ladder_fpga_nbr_test_c6_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c7              cycloneiii_lcell_comb     cin         In      -         1.653       -         
ladder_fpga_nbr_test_c7              cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
ladder_fpga_nbr_test_c7_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c8              cycloneiii_lcell_comb     cin         In      -         1.711       -         
ladder_fpga_nbr_test_c8              cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
ladder_fpga_nbr_test_c8_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c9              cycloneiii_lcell_comb     cin         In      -         1.769       -         
ladder_fpga_nbr_test_c9              cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
ladder_fpga_nbr_test_c9_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c10             cycloneiii_lcell_comb     cin         In      -         1.827       -         
ladder_fpga_nbr_test_c10             cycloneiii_lcell_comb     combout     Out     0.000     1.827       -         
ladder_fpga_nbr_test_c10_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test[10]             dffeas                    d           In      -         1.827       -         
===================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.369 is 1.117(81.6%) logic and 0.252(18.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint




====================================
Detailed Report for Clock: mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                            Starting                                                                                                                      Arrival           
Instance                                    Reference                                                      Type       Pin     Net                                         Time        Slack 
                                            Clock                                                                                                                                           
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_fifo21_empty_pipe               mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     q       ladder_fpga_fifo21_empty_pipe               0.733       11.427
ladder_fpga_mux_status_count_integer[0]     mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     q       ladder_fpga_mux_status_count_integer[0]     0.733       22.602
ladder_fpga_mux_status_count_integer[1]     mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     q       ladder_fpga_mux_status_count_integer[1]     0.733       22.898
ladder_fpga_mux_status_count_integer[2]     mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     q       ladder_fpga_mux_status_count_integer[2]     0.733       23.927
ladder_fpga_mux_statusout[0]                mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     q       ladder_fpga_mux_statusout[0]                0.733       24.570
ladder_fpga_mux_statusout[1]                mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     q       ladder_fpga_mux_statusout[1]                0.733       24.570
ladder_fpga_mux_statusout[2]                mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     q       ladder_fpga_mux_statusout[2]                0.733       24.570
ladder_fpga_mux_statusout[3]                mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     q       ladder_fpga_mux_statusout[3]                0.733       24.570
ladder_fpga_mux_statusout[4]                mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     q       ladder_fpga_mux_statusout[4]                0.733       24.570
ladder_fpga_mux_statusout[5]                mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     q       ladder_fpga_mux_statusout[5]                0.733       24.570
============================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                               Starting                                                                                                              Required           
Instance                       Reference                                                      Type       Pin       Net                               Time         Slack 
                               Clock                                                                                                                                    
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_mux_dataout[0]     mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     sload     ladder_fpga_fifo21_empty_pipe     12.440       11.427
ladder_fpga_mux_dataout[1]     mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     sload     ladder_fpga_fifo21_empty_pipe     12.440       11.427
ladder_fpga_mux_dataout[2]     mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     sload     ladder_fpga_fifo21_empty_pipe     12.440       11.427
ladder_fpga_mux_dataout[3]     mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     sload     ladder_fpga_fifo21_empty_pipe     12.440       11.427
ladder_fpga_mux_dataout[4]     mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     sload     ladder_fpga_fifo21_empty_pipe     12.440       11.427
ladder_fpga_mux_dataout[5]     mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     sload     ladder_fpga_fifo21_empty_pipe     12.440       11.427
ladder_fpga_mux_dataout[6]     mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     sload     ladder_fpga_fifo21_empty_pipe     12.440       11.427
ladder_fpga_mux_dataout[7]     mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     sload     ladder_fpga_fifo21_empty_pipe     12.440       11.427
ladder_fpga_mux_dataout[8]     mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     sload     ladder_fpga_fifo21_empty_pipe     12.440       11.427
ladder_fpga_mux_dataout[9]     mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     sload     ladder_fpga_fifo21_empty_pipe     12.440       11.427
========================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.594
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.440

    - Propagation time:                      0.479
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 11.427

    Number of logic level(s):                0
    Starting point:                          ladder_fpga_fifo21_empty_pipe / q
    Ending point:                            ladder_fpga_mux_dataout[0] / sload
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                               Pin       Pin               Arrival     No. of    
Name                              Type       Name      Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
ladder_fpga_fifo21_empty_pipe     dffeas     q         Out     0.199     0.733       -         
ladder_fpga_fifo21_empty_pipe     Net        -         -       0.280     -           22(6)     
ladder_fpga_mux_dataout[0]        dffeas     sload     In      -         1.013       -         
===============================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.073 is 0.793(73.9%) logic and 0.280(26.1%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 2: 
      Requested Period:                      12.500
    - Setup time:                            0.594
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.440

    - Propagation time:                      0.479
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 11.427

    Number of logic level(s):                0
    Starting point:                          ladder_fpga_fifo21_empty_pipe / q
    Ending point:                            ladder_fpga_mux_dataout[1] / sload
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                               Pin       Pin               Arrival     No. of    
Name                              Type       Name      Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
ladder_fpga_fifo21_empty_pipe     dffeas     q         Out     0.199     0.733       -         
ladder_fpga_fifo21_empty_pipe     Net        -         -       0.280     -           22(6)     
ladder_fpga_mux_dataout[1]        dffeas     sload     In      -         1.013       -         
===============================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.073 is 0.793(73.9%) logic and 0.280(26.1%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 3: 
      Requested Period:                      12.500
    - Setup time:                            0.594
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.440

    - Propagation time:                      0.479
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 11.427

    Number of logic level(s):                0
    Starting point:                          ladder_fpga_fifo21_empty_pipe / q
    Ending point:                            ladder_fpga_mux_dataout[2] / sload
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                               Pin       Pin               Arrival     No. of    
Name                              Type       Name      Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
ladder_fpga_fifo21_empty_pipe     dffeas     q         Out     0.199     0.733       -         
ladder_fpga_fifo21_empty_pipe     Net        -         -       0.280     -           22(6)     
ladder_fpga_mux_dataout[2]        dffeas     sload     In      -         1.013       -         
===============================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.073 is 0.793(73.9%) logic and 0.280(26.1%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 4: 
      Requested Period:                      12.500
    - Setup time:                            0.594
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.440

    - Propagation time:                      0.479
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 11.427

    Number of logic level(s):                0
    Starting point:                          ladder_fpga_fifo21_empty_pipe / q
    Ending point:                            ladder_fpga_mux_dataout[3] / sload
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                               Pin       Pin               Arrival     No. of    
Name                              Type       Name      Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
ladder_fpga_fifo21_empty_pipe     dffeas     q         Out     0.199     0.733       -         
ladder_fpga_fifo21_empty_pipe     Net        -         -       0.280     -           22(6)     
ladder_fpga_mux_dataout[3]        dffeas     sload     In      -         1.013       -         
===============================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.073 is 0.793(73.9%) logic and 0.280(26.1%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 5: 
      Requested Period:                      12.500
    - Setup time:                            0.594
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.440

    - Propagation time:                      0.479
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 11.427

    Number of logic level(s):                0
    Starting point:                          ladder_fpga_fifo21_empty_pipe / q
    Ending point:                            ladder_fpga_mux_dataout[4] / sload
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                               Pin       Pin               Arrival     No. of    
Name                              Type       Name      Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
ladder_fpga_fifo21_empty_pipe     dffeas     q         Out     0.199     0.733       -         
ladder_fpga_fifo21_empty_pipe     Net        -         -       0.280     -           22(6)     
ladder_fpga_mux_dataout[4]        dffeas     sload     In      -         1.013       -         
===============================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.073 is 0.793(73.9%) logic and 0.280(26.1%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 6: 
      Requested Period:                      12.500
    - Setup time:                            0.594
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.440

    - Propagation time:                      0.479
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 11.427

    Number of logic level(s):                0
    Starting point:                          ladder_fpga_fifo21_empty_pipe / q
    Ending point:                            ladder_fpga_mux_dataout[5] / sload
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                               Pin       Pin               Arrival     No. of    
Name                              Type       Name      Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
ladder_fpga_fifo21_empty_pipe     dffeas     q         Out     0.199     0.733       -         
ladder_fpga_fifo21_empty_pipe     Net        -         -       0.280     -           22(6)     
ladder_fpga_mux_dataout[5]        dffeas     sload     In      -         1.013       -         
===============================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.073 is 0.793(73.9%) logic and 0.280(26.1%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 7: 
      Requested Period:                      12.500
    - Setup time:                            0.594
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.440

    - Propagation time:                      0.479
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 11.427

    Number of logic level(s):                0
    Starting point:                          ladder_fpga_fifo21_empty_pipe / q
    Ending point:                            ladder_fpga_mux_dataout[6] / sload
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                               Pin       Pin               Arrival     No. of    
Name                              Type       Name      Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
ladder_fpga_fifo21_empty_pipe     dffeas     q         Out     0.199     0.733       -         
ladder_fpga_fifo21_empty_pipe     Net        -         -       0.280     -           22(6)     
ladder_fpga_mux_dataout[6]        dffeas     sload     In      -         1.013       -         
===============================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.073 is 0.793(73.9%) logic and 0.280(26.1%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 8: 
      Requested Period:                      12.500
    - Setup time:                            0.594
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.440

    - Propagation time:                      0.479
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 11.427

    Number of logic level(s):                0
    Starting point:                          ladder_fpga_fifo21_empty_pipe / q
    Ending point:                            ladder_fpga_mux_dataout[7] / sload
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                               Pin       Pin               Arrival     No. of    
Name                              Type       Name      Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
ladder_fpga_fifo21_empty_pipe     dffeas     q         Out     0.199     0.733       -         
ladder_fpga_fifo21_empty_pipe     Net        -         -       0.280     -           22(6)     
ladder_fpga_mux_dataout[7]        dffeas     sload     In      -         1.013       -         
===============================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.073 is 0.793(73.9%) logic and 0.280(26.1%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 9: 
      Requested Period:                      12.500
    - Setup time:                            0.594
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.440

    - Propagation time:                      0.479
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 11.427

    Number of logic level(s):                0
    Starting point:                          ladder_fpga_fifo21_empty_pipe / q
    Ending point:                            ladder_fpga_mux_dataout[8] / sload
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                               Pin       Pin               Arrival     No. of    
Name                              Type       Name      Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
ladder_fpga_fifo21_empty_pipe     dffeas     q         Out     0.199     0.733       -         
ladder_fpga_fifo21_empty_pipe     Net        -         -       0.280     -           22(6)     
ladder_fpga_mux_dataout[8]        dffeas     sload     In      -         1.013       -         
===============================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.073 is 0.793(73.9%) logic and 0.280(26.1%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 10: 
      Requested Period:                      12.500
    - Setup time:                            0.594
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.440

    - Propagation time:                      0.479
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 11.427

    Number of logic level(s):                0
    Starting point:                          ladder_fpga_fifo21_empty_pipe / q
    Ending point:                            ladder_fpga_mux_dataout[9] / sload
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                               Pin       Pin               Arrival     No. of    
Name                              Type       Name      Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
ladder_fpga_fifo21_empty_pipe     dffeas     q         Out     0.199     0.733       -         
ladder_fpga_fifo21_empty_pipe     Net        -         -       0.280     -           22(6)     
ladder_fpga_mux_dataout[9]        dffeas     sload     In      -         1.013       -         
===============================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.073 is 0.793(73.9%) logic and 0.280(26.1%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint




====================================
Detailed Report for Clock: mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                          Starting                                                                                                                    Arrival          
Instance                                  Reference                                                      Type       Pin     Net                                       Time        Slack
                                          Clock                                                                                                                                        
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_event_controller_state[0]     mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     q       ladder_fpga_event_controller_state[0]     0.733       3.209
data_serial_m[0]                          mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     q       data_serial_m[0]                          0.733       3.694
data_serial_m[1]                          mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     q       data_serial_m[1]                          0.733       3.694
data_serial_m[2]                          mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     q       data_serial_m[2]                          0.733       3.694
data_serial_m[3]                          mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     q       data_serial_m[3]                          0.733       3.694
data_serial_m[4]                          mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     q       data_serial_m[4]                          0.733       3.700
data_serial_m[5]                          mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     q       data_serial_m[5]                          0.733       3.700
data_serial_m[6]                          mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     q       data_serial_m[6]                          0.733       3.700
data_serial_m[7]                          mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     q       data_serial_m[7]                          0.733       3.700
data_serial_m[8]                          mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     q       data_serial_m[8]                          0.733       3.722
=======================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                    Starting                                                                                                              Required          
Instance                            Reference                                                      Type       Pin     Net                                 Time         Slack
                                    Clock                                                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_rclk_echelle[0]     mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     ena     ladder_fpga_nbr_rclk_echellelde     6.189        3.209
ladder_fpga_nbr_rclk_echelle[1]     mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     ena     ladder_fpga_nbr_rclk_echellelde     6.189        3.209
ladder_fpga_nbr_rclk_echelle[2]     mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     ena     ladder_fpga_nbr_rclk_echellelde     6.189        3.209
ladder_fpga_nbr_rclk_echelle[3]     mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     ena     ladder_fpga_nbr_rclk_echellelde     6.189        3.209
ladder_fpga_nbr_rclk_echelle[4]     mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     ena     ladder_fpga_nbr_rclk_echellelde     6.189        3.209
ladder_fpga_nbr_rclk_echelle[5]     mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     ena     ladder_fpga_nbr_rclk_echellelde     6.189        3.209
ladder_fpga_nbr_rclk_echelle[6]     mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     ena     ladder_fpga_nbr_rclk_echellelde     6.189        3.209
ladder_fpga_nbr_rclk_echelle[7]     mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     ena     ladder_fpga_nbr_rclk_echellelde     6.189        3.209
ladder_fpga_nbr_rclk_echelle[8]     mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     ena     ladder_fpga_nbr_rclk_echellelde     6.189        3.209
ladder_fpga_nbr_rclk_echelle[9]     mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     ena     ladder_fpga_nbr_rclk_echellelde     6.189        3.209
============================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.250
    - Setup time:                            0.595
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.189

    - Propagation time:                      2.446
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     3.209

    Number of logic level(s):                3
    Starting point:                          ladder_fpga_event_controller_state[0] / q
    Ending point:                            ladder_fpga_nbr_rclk_echelle[0] / ena
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [rising] on pin clk

Instance / Net                                                                                                  Pin         Pin               Arrival     No. of    
Name                                                                                  Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_event_controller_state[0]                                                 dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_event_controller_state[0]                                                 Net                       -           -       0.263     -           4         
proc_ladder_fpga_nbr_rclk_echelle\.un19_ladder_fpga_nbr_rclk_echelle                  cycloneiii_lcell_comb     datac       In      -         0.996       -         
proc_ladder_fpga_nbr_rclk_echelle\.un19_ladder_fpga_nbr_rclk_echelle                  cycloneiii_lcell_comb     combout     Out     0.369     1.365       -         
proc_ladder_fpga_nbr_rclk_echelle\.un19_ladder_fpga_nbr_rclk_echelle                  Net                       -           -       0.356     -           12        
un1_ladder_fpga_event_controller_state_2                                              cycloneiii_lcell_comb     datac       In      -         1.721       -         
un1_ladder_fpga_event_controller_state_2                                              cycloneiii_lcell_comb     combout     Out     0.369     2.090       -         
un1_ladder_fpga_event_controller_state_2                                              Net                       -           -       0.263     -           15(4)     
proc_ladder_fpga_nbr_rclk_echelle\.un8_ladder_fpga_nbr_rclk_echellelto13_RNIQGQ61     cycloneiii_lcell_comb     datac       In      -         2.354       -         
proc_ladder_fpga_nbr_rclk_echelle\.un8_ladder_fpga_nbr_rclk_echellelto13_RNIQGQ61     cycloneiii_lcell_comb     combout     Out     0.369     2.723       -         
ladder_fpga_nbr_rclk_echellelde                                                       Net                       -           -       0.258     -           14(3)     
ladder_fpga_nbr_rclk_echelle[0]                                                       dffeas                    ena         In      -         2.980       -         
====================================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 3.041 is 1.901(62.5%) logic and 1.140(37.5%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 2: 
      Requested Period:                      6.250
    - Setup time:                            0.595
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.189

    - Propagation time:                      2.446
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     3.209

    Number of logic level(s):                3
    Starting point:                          ladder_fpga_event_controller_state[0] / q
    Ending point:                            ladder_fpga_nbr_rclk_echelle[13] / ena
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [rising] on pin clk

Instance / Net                                                                                                  Pin         Pin               Arrival     No. of    
Name                                                                                  Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_event_controller_state[0]                                                 dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_event_controller_state[0]                                                 Net                       -           -       0.263     -           4         
proc_ladder_fpga_nbr_rclk_echelle\.un19_ladder_fpga_nbr_rclk_echelle                  cycloneiii_lcell_comb     datac       In      -         0.996       -         
proc_ladder_fpga_nbr_rclk_echelle\.un19_ladder_fpga_nbr_rclk_echelle                  cycloneiii_lcell_comb     combout     Out     0.369     1.365       -         
proc_ladder_fpga_nbr_rclk_echelle\.un19_ladder_fpga_nbr_rclk_echelle                  Net                       -           -       0.356     -           12        
un1_ladder_fpga_event_controller_state_2                                              cycloneiii_lcell_comb     datac       In      -         1.721       -         
un1_ladder_fpga_event_controller_state_2                                              cycloneiii_lcell_comb     combout     Out     0.369     2.090       -         
un1_ladder_fpga_event_controller_state_2                                              Net                       -           -       0.263     -           15(4)     
proc_ladder_fpga_nbr_rclk_echelle\.un8_ladder_fpga_nbr_rclk_echellelto13_RNIQGQ61     cycloneiii_lcell_comb     datac       In      -         2.354       -         
proc_ladder_fpga_nbr_rclk_echelle\.un8_ladder_fpga_nbr_rclk_echellelto13_RNIQGQ61     cycloneiii_lcell_comb     combout     Out     0.369     2.723       -         
ladder_fpga_nbr_rclk_echellelde                                                       Net                       -           -       0.258     -           14(3)     
ladder_fpga_nbr_rclk_echelle[13]                                                      dffeas                    ena         In      -         2.980       -         
====================================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 3.041 is 1.901(62.5%) logic and 1.140(37.5%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 3: 
      Requested Period:                      6.250
    - Setup time:                            0.595
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.189

    - Propagation time:                      2.446
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     3.209

    Number of logic level(s):                3
    Starting point:                          ladder_fpga_event_controller_state[0] / q
    Ending point:                            ladder_fpga_nbr_rclk_echelle[12] / ena
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [rising] on pin clk

Instance / Net                                                                                                  Pin         Pin               Arrival     No. of    
Name                                                                                  Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_event_controller_state[0]                                                 dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_event_controller_state[0]                                                 Net                       -           -       0.263     -           4         
proc_ladder_fpga_nbr_rclk_echelle\.un19_ladder_fpga_nbr_rclk_echelle                  cycloneiii_lcell_comb     datac       In      -         0.996       -         
proc_ladder_fpga_nbr_rclk_echelle\.un19_ladder_fpga_nbr_rclk_echelle                  cycloneiii_lcell_comb     combout     Out     0.369     1.365       -         
proc_ladder_fpga_nbr_rclk_echelle\.un19_ladder_fpga_nbr_rclk_echelle                  Net                       -           -       0.356     -           12        
un1_ladder_fpga_event_controller_state_2                                              cycloneiii_lcell_comb     datac       In      -         1.721       -         
un1_ladder_fpga_event_controller_state_2                                              cycloneiii_lcell_comb     combout     Out     0.369     2.090       -         
un1_ladder_fpga_event_controller_state_2                                              Net                       -           -       0.263     -           15(4)     
proc_ladder_fpga_nbr_rclk_echelle\.un8_ladder_fpga_nbr_rclk_echellelto13_RNIQGQ61     cycloneiii_lcell_comb     datac       In      -         2.354       -         
proc_ladder_fpga_nbr_rclk_echelle\.un8_ladder_fpga_nbr_rclk_echellelto13_RNIQGQ61     cycloneiii_lcell_comb     combout     Out     0.369     2.723       -         
ladder_fpga_nbr_rclk_echellelde                                                       Net                       -           -       0.258     -           14(3)     
ladder_fpga_nbr_rclk_echelle[12]                                                      dffeas                    ena         In      -         2.980       -         
====================================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 3.041 is 1.901(62.5%) logic and 1.140(37.5%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 4: 
      Requested Period:                      6.250
    - Setup time:                            0.595
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.189

    - Propagation time:                      2.446
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     3.209

    Number of logic level(s):                3
    Starting point:                          ladder_fpga_event_controller_state[0] / q
    Ending point:                            ladder_fpga_nbr_rclk_echelle[11] / ena
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [rising] on pin clk

Instance / Net                                                                                                  Pin         Pin               Arrival     No. of    
Name                                                                                  Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_event_controller_state[0]                                                 dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_event_controller_state[0]                                                 Net                       -           -       0.263     -           4         
proc_ladder_fpga_nbr_rclk_echelle\.un19_ladder_fpga_nbr_rclk_echelle                  cycloneiii_lcell_comb     datac       In      -         0.996       -         
proc_ladder_fpga_nbr_rclk_echelle\.un19_ladder_fpga_nbr_rclk_echelle                  cycloneiii_lcell_comb     combout     Out     0.369     1.365       -         
proc_ladder_fpga_nbr_rclk_echelle\.un19_ladder_fpga_nbr_rclk_echelle                  Net                       -           -       0.356     -           12        
un1_ladder_fpga_event_controller_state_2                                              cycloneiii_lcell_comb     datac       In      -         1.721       -         
un1_ladder_fpga_event_controller_state_2                                              cycloneiii_lcell_comb     combout     Out     0.369     2.090       -         
un1_ladder_fpga_event_controller_state_2                                              Net                       -           -       0.263     -           15(4)     
proc_ladder_fpga_nbr_rclk_echelle\.un8_ladder_fpga_nbr_rclk_echellelto13_RNIQGQ61     cycloneiii_lcell_comb     datac       In      -         2.354       -         
proc_ladder_fpga_nbr_rclk_echelle\.un8_ladder_fpga_nbr_rclk_echellelto13_RNIQGQ61     cycloneiii_lcell_comb     combout     Out     0.369     2.723       -         
ladder_fpga_nbr_rclk_echellelde                                                       Net                       -           -       0.258     -           14(3)     
ladder_fpga_nbr_rclk_echelle[11]                                                      dffeas                    ena         In      -         2.980       -         
====================================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 3.041 is 1.901(62.5%) logic and 1.140(37.5%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 5: 
      Requested Period:                      6.250
    - Setup time:                            0.595
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.189

    - Propagation time:                      2.446
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     3.209

    Number of logic level(s):                3
    Starting point:                          ladder_fpga_event_controller_state[0] / q
    Ending point:                            ladder_fpga_nbr_rclk_echelle[10] / ena
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [rising] on pin clk

Instance / Net                                                                                                  Pin         Pin               Arrival     No. of    
Name                                                                                  Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_event_controller_state[0]                                                 dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_event_controller_state[0]                                                 Net                       -           -       0.263     -           4         
proc_ladder_fpga_nbr_rclk_echelle\.un19_ladder_fpga_nbr_rclk_echelle                  cycloneiii_lcell_comb     datac       In      -         0.996       -         
proc_ladder_fpga_nbr_rclk_echelle\.un19_ladder_fpga_nbr_rclk_echelle                  cycloneiii_lcell_comb     combout     Out     0.369     1.365       -         
proc_ladder_fpga_nbr_rclk_echelle\.un19_ladder_fpga_nbr_rclk_echelle                  Net                       -           -       0.356     -           12        
un1_ladder_fpga_event_controller_state_2                                              cycloneiii_lcell_comb     datac       In      -         1.721       -         
un1_ladder_fpga_event_controller_state_2                                              cycloneiii_lcell_comb     combout     Out     0.369     2.090       -         
un1_ladder_fpga_event_controller_state_2                                              Net                       -           -       0.263     -           15(4)     
proc_ladder_fpga_nbr_rclk_echelle\.un8_ladder_fpga_nbr_rclk_echellelto13_RNIQGQ61     cycloneiii_lcell_comb     datac       In      -         2.354       -         
proc_ladder_fpga_nbr_rclk_echelle\.un8_ladder_fpga_nbr_rclk_echellelto13_RNIQGQ61     cycloneiii_lcell_comb     combout     Out     0.369     2.723       -         
ladder_fpga_nbr_rclk_echellelde                                                       Net                       -           -       0.258     -           14(3)     
ladder_fpga_nbr_rclk_echelle[10]                                                      dffeas                    ena         In      -         2.980       -         
====================================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 3.041 is 1.901(62.5%) logic and 1.140(37.5%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 6: 
      Requested Period:                      6.250
    - Setup time:                            0.595
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.189

    - Propagation time:                      2.446
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     3.209

    Number of logic level(s):                3
    Starting point:                          ladder_fpga_event_controller_state[0] / q
    Ending point:                            ladder_fpga_nbr_rclk_echelle[9] / ena
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [rising] on pin clk

Instance / Net                                                                                                  Pin         Pin               Arrival     No. of    
Name                                                                                  Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_event_controller_state[0]                                                 dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_event_controller_state[0]                                                 Net                       -           -       0.263     -           4         
proc_ladder_fpga_nbr_rclk_echelle\.un19_ladder_fpga_nbr_rclk_echelle                  cycloneiii_lcell_comb     datac       In      -         0.996       -         
proc_ladder_fpga_nbr_rclk_echelle\.un19_ladder_fpga_nbr_rclk_echelle                  cycloneiii_lcell_comb     combout     Out     0.369     1.365       -         
proc_ladder_fpga_nbr_rclk_echelle\.un19_ladder_fpga_nbr_rclk_echelle                  Net                       -           -       0.356     -           12        
un1_ladder_fpga_event_controller_state_2                                              cycloneiii_lcell_comb     datac       In      -         1.721       -         
un1_ladder_fpga_event_controller_state_2                                              cycloneiii_lcell_comb     combout     Out     0.369     2.090       -         
un1_ladder_fpga_event_controller_state_2                                              Net                       -           -       0.263     -           15(4)     
proc_ladder_fpga_nbr_rclk_echelle\.un8_ladder_fpga_nbr_rclk_echellelto13_RNIQGQ61     cycloneiii_lcell_comb     datac       In      -         2.354       -         
proc_ladder_fpga_nbr_rclk_echelle\.un8_ladder_fpga_nbr_rclk_echellelto13_RNIQGQ61     cycloneiii_lcell_comb     combout     Out     0.369     2.723       -         
ladder_fpga_nbr_rclk_echellelde                                                       Net                       -           -       0.258     -           14(3)     
ladder_fpga_nbr_rclk_echelle[9]                                                       dffeas                    ena         In      -         2.980       -         
====================================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 3.041 is 1.901(62.5%) logic and 1.140(37.5%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 7: 
      Requested Period:                      6.250
    - Setup time:                            0.595
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.189

    - Propagation time:                      2.446
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     3.209

    Number of logic level(s):                3
    Starting point:                          ladder_fpga_event_controller_state[0] / q
    Ending point:                            ladder_fpga_nbr_rclk_echelle[8] / ena
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [rising] on pin clk

Instance / Net                                                                                                  Pin         Pin               Arrival     No. of    
Name                                                                                  Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_event_controller_state[0]                                                 dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_event_controller_state[0]                                                 Net                       -           -       0.263     -           4         
proc_ladder_fpga_nbr_rclk_echelle\.un19_ladder_fpga_nbr_rclk_echelle                  cycloneiii_lcell_comb     datac       In      -         0.996       -         
proc_ladder_fpga_nbr_rclk_echelle\.un19_ladder_fpga_nbr_rclk_echelle                  cycloneiii_lcell_comb     combout     Out     0.369     1.365       -         
proc_ladder_fpga_nbr_rclk_echelle\.un19_ladder_fpga_nbr_rclk_echelle                  Net                       -           -       0.356     -           12        
un1_ladder_fpga_event_controller_state_2                                              cycloneiii_lcell_comb     datac       In      -         1.721       -         
un1_ladder_fpga_event_controller_state_2                                              cycloneiii_lcell_comb     combout     Out     0.369     2.090       -         
un1_ladder_fpga_event_controller_state_2                                              Net                       -           -       0.263     -           15(4)     
proc_ladder_fpga_nbr_rclk_echelle\.un8_ladder_fpga_nbr_rclk_echellelto13_RNIQGQ61     cycloneiii_lcell_comb     datac       In      -         2.354       -         
proc_ladder_fpga_nbr_rclk_echelle\.un8_ladder_fpga_nbr_rclk_echellelto13_RNIQGQ61     cycloneiii_lcell_comb     combout     Out     0.369     2.723       -         
ladder_fpga_nbr_rclk_echellelde                                                       Net                       -           -       0.258     -           14(3)     
ladder_fpga_nbr_rclk_echelle[8]                                                       dffeas                    ena         In      -         2.980       -         
====================================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 3.041 is 1.901(62.5%) logic and 1.140(37.5%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 8: 
      Requested Period:                      6.250
    - Setup time:                            0.595
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.189

    - Propagation time:                      2.446
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     3.209

    Number of logic level(s):                3
    Starting point:                          ladder_fpga_event_controller_state[0] / q
    Ending point:                            ladder_fpga_nbr_rclk_echelle[7] / ena
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [rising] on pin clk

Instance / Net                                                                                                  Pin         Pin               Arrival     No. of    
Name                                                                                  Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_event_controller_state[0]                                                 dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_event_controller_state[0]                                                 Net                       -           -       0.263     -           4         
proc_ladder_fpga_nbr_rclk_echelle\.un19_ladder_fpga_nbr_rclk_echelle                  cycloneiii_lcell_comb     datac       In      -         0.996       -         
proc_ladder_fpga_nbr_rclk_echelle\.un19_ladder_fpga_nbr_rclk_echelle                  cycloneiii_lcell_comb     combout     Out     0.369     1.365       -         
proc_ladder_fpga_nbr_rclk_echelle\.un19_ladder_fpga_nbr_rclk_echelle                  Net                       -           -       0.356     -           12        
un1_ladder_fpga_event_controller_state_2                                              cycloneiii_lcell_comb     datac       In      -         1.721       -         
un1_ladder_fpga_event_controller_state_2                                              cycloneiii_lcell_comb     combout     Out     0.369     2.090       -         
un1_ladder_fpga_event_controller_state_2                                              Net                       -           -       0.263     -           15(4)     
proc_ladder_fpga_nbr_rclk_echelle\.un8_ladder_fpga_nbr_rclk_echellelto13_RNIQGQ61     cycloneiii_lcell_comb     datac       In      -         2.354       -         
proc_ladder_fpga_nbr_rclk_echelle\.un8_ladder_fpga_nbr_rclk_echellelto13_RNIQGQ61     cycloneiii_lcell_comb     combout     Out     0.369     2.723       -         
ladder_fpga_nbr_rclk_echellelde                                                       Net                       -           -       0.258     -           14(3)     
ladder_fpga_nbr_rclk_echelle[7]                                                       dffeas                    ena         In      -         2.980       -         
====================================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 3.041 is 1.901(62.5%) logic and 1.140(37.5%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 9: 
      Requested Period:                      6.250
    - Setup time:                            0.595
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.189

    - Propagation time:                      2.446
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     3.209

    Number of logic level(s):                3
    Starting point:                          ladder_fpga_event_controller_state[0] / q
    Ending point:                            ladder_fpga_nbr_rclk_echelle[6] / ena
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [rising] on pin clk

Instance / Net                                                                                                  Pin         Pin               Arrival     No. of    
Name                                                                                  Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_event_controller_state[0]                                                 dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_event_controller_state[0]                                                 Net                       -           -       0.263     -           4         
proc_ladder_fpga_nbr_rclk_echelle\.un19_ladder_fpga_nbr_rclk_echelle                  cycloneiii_lcell_comb     datac       In      -         0.996       -         
proc_ladder_fpga_nbr_rclk_echelle\.un19_ladder_fpga_nbr_rclk_echelle                  cycloneiii_lcell_comb     combout     Out     0.369     1.365       -         
proc_ladder_fpga_nbr_rclk_echelle\.un19_ladder_fpga_nbr_rclk_echelle                  Net                       -           -       0.356     -           12        
un1_ladder_fpga_event_controller_state_2                                              cycloneiii_lcell_comb     datac       In      -         1.721       -         
un1_ladder_fpga_event_controller_state_2                                              cycloneiii_lcell_comb     combout     Out     0.369     2.090       -         
un1_ladder_fpga_event_controller_state_2                                              Net                       -           -       0.263     -           15(4)     
proc_ladder_fpga_nbr_rclk_echelle\.un8_ladder_fpga_nbr_rclk_echellelto13_RNIQGQ61     cycloneiii_lcell_comb     datac       In      -         2.354       -         
proc_ladder_fpga_nbr_rclk_echelle\.un8_ladder_fpga_nbr_rclk_echellelto13_RNIQGQ61     cycloneiii_lcell_comb     combout     Out     0.369     2.723       -         
ladder_fpga_nbr_rclk_echellelde                                                       Net                       -           -       0.258     -           14(3)     
ladder_fpga_nbr_rclk_echelle[6]                                                       dffeas                    ena         In      -         2.980       -         
====================================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 3.041 is 1.901(62.5%) logic and 1.140(37.5%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 10: 
      Requested Period:                      6.250
    - Setup time:                            0.595
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.189

    - Propagation time:                      2.446
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     3.209

    Number of logic level(s):                3
    Starting point:                          ladder_fpga_event_controller_state[0] / q
    Ending point:                            ladder_fpga_nbr_rclk_echelle[5] / ena
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [rising] on pin clk

Instance / Net                                                                                                  Pin         Pin               Arrival     No. of    
Name                                                                                  Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_event_controller_state[0]                                                 dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_event_controller_state[0]                                                 Net                       -           -       0.263     -           4         
proc_ladder_fpga_nbr_rclk_echelle\.un19_ladder_fpga_nbr_rclk_echelle                  cycloneiii_lcell_comb     datac       In      -         0.996       -         
proc_ladder_fpga_nbr_rclk_echelle\.un19_ladder_fpga_nbr_rclk_echelle                  cycloneiii_lcell_comb     combout     Out     0.369     1.365       -         
proc_ladder_fpga_nbr_rclk_echelle\.un19_ladder_fpga_nbr_rclk_echelle                  Net                       -           -       0.356     -           12        
un1_ladder_fpga_event_controller_state_2                                              cycloneiii_lcell_comb     datac       In      -         1.721       -         
un1_ladder_fpga_event_controller_state_2                                              cycloneiii_lcell_comb     combout     Out     0.369     2.090       -         
un1_ladder_fpga_event_controller_state_2                                              Net                       -           -       0.263     -           15(4)     
proc_ladder_fpga_nbr_rclk_echelle\.un8_ladder_fpga_nbr_rclk_echellelto13_RNIQGQ61     cycloneiii_lcell_comb     datac       In      -         2.354       -         
proc_ladder_fpga_nbr_rclk_echelle\.un8_ladder_fpga_nbr_rclk_echellelto13_RNIQGQ61     cycloneiii_lcell_comb     combout     Out     0.369     2.723       -         
ladder_fpga_nbr_rclk_echellelde                                                       Net                       -           -       0.258     -           14(3)     
ladder_fpga_nbr_rclk_echelle[5]                                                       dffeas                    ena         In      -         2.980       -         
====================================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 3.041 is 1.901(62.5%) logic and 1.140(37.5%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint




====================================
Detailed Report for Clock: mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                            Starting                                                                                             Arrival           
Instance                                    Reference                                                      Type       Pin     Net                Time        Slack 
                                            Clock                                                                                                                  
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.temperature3[0]     mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     q       temperature3_0     0.733       11.060
comp_mesure_temperature.temperature3[1]     mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     q       temperature3_1     0.733       11.060
comp_mesure_temperature.temperature3[2]     mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     q       temperature3_2     0.733       11.060
comp_mesure_temperature.temperature3[3]     mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     q       temperature3_3     0.733       11.060
comp_mesure_temperature.temperature3[4]     mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     q       temperature3_4     0.733       11.060
comp_mesure_temperature.temperature3[5]     mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     q       temperature3_5     0.733       11.060
comp_mesure_temperature.temperature3[6]     mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     q       temperature3_6     0.733       11.060
comp_mesure_temperature.temperature3[7]     mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     q       temperature3_7     0.733       11.060
comp_mesure_temperature.temperature3[8]     mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     q       temperature3_8     0.733       11.060
comp_mesure_temperature.temperature3[9]     mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     q       temperature3_9     0.733       11.060
===================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                 Starting                                                                                                                 Required           
Instance                         Reference                                                      Type       Pin        Net                                 Time         Slack 
                                 Clock                                                                                                                                       
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_mux_statusout[0]     mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     asdata     ladder_fpga_mux_statusin_3_3[0]     13.049       11.060
ladder_fpga_mux_statusout[1]     mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     asdata     ladder_fpga_mux_statusin_3_3[1]     13.049       11.060
ladder_fpga_mux_statusout[2]     mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     asdata     ladder_fpga_mux_statusin_3_3[2]     13.049       11.060
ladder_fpga_mux_statusout[3]     mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     asdata     ladder_fpga_mux_statusin_3_3[3]     13.049       11.060
ladder_fpga_mux_statusout[4]     mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     asdata     ladder_fpga_mux_statusin_3_3[4]     13.049       11.060
ladder_fpga_mux_statusout[5]     mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     asdata     ladder_fpga_mux_statusin_3_3[5]     13.049       11.060
ladder_fpga_mux_statusout[6]     mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     asdata     ladder_fpga_mux_statusin_3_3[6]     13.049       11.060
ladder_fpga_mux_statusout[7]     mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     asdata     ladder_fpga_mux_statusin_3_3[7]     13.049       11.060
ladder_fpga_mux_statusout[8]     mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     asdata     ladder_fpga_mux_statusin_3_3[8]     13.049       11.060
ladder_fpga_mux_statusout[9]     mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     asdata     ladder_fpga_mux_statusin_3_3[9]     13.049       11.060
=============================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            -0.015
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.049

    - Propagation time:                      1.455
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 11.060

    Number of logic level(s):                2
    Starting point:                          comp_mesure_temperature.temperature3[0] / q
    Ending point:                            ladder_fpga_mux_statusout[0] / asdata
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                        Pin         Pin               Arrival     No. of    
Name                                        Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.temperature3[0]     dffeas                    q           Out     0.199     0.733       -         
temperature3_0                              Net                       -           -       0.252     -           2         
ladder_fpga_mux_statusin_3_3_a[0]           cycloneiii_lcell_comb     datab       In      -         0.985       -         
ladder_fpga_mux_statusin_3_3_a[0]           cycloneiii_lcell_comb     combout     Out     0.381     1.366       -         
ladder_fpga_mux_statusin_3_3_a[0]           Net                       -           -       0.246     -           1         
ladder_fpga_mux_statusin_3_3[0]             cycloneiii_lcell_comb     datad       In      -         1.612       -         
ladder_fpga_mux_statusin_3_3[0]             cycloneiii_lcell_comb     combout     Out     0.130     1.742       -         
ladder_fpga_mux_statusin_3_3[0]             Net                       -           -       0.246     -           1         
ladder_fpga_mux_statusout[0]                dffeas                    asdata      In      -         1.989       -         
==========================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.440 is 0.695(48.3%) logic and 0.745(51.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 2: 
      Requested Period:                      12.500
    - Setup time:                            -0.015
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.049

    - Propagation time:                      1.455
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 11.060

    Number of logic level(s):                2
    Starting point:                          comp_mesure_temperature.temperature3[1] / q
    Ending point:                            ladder_fpga_mux_statusout[1] / asdata
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                        Pin         Pin               Arrival     No. of    
Name                                        Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.temperature3[1]     dffeas                    q           Out     0.199     0.733       -         
temperature3_1                              Net                       -           -       0.252     -           2         
ladder_fpga_mux_statusin_3_3_a[1]           cycloneiii_lcell_comb     datab       In      -         0.985       -         
ladder_fpga_mux_statusin_3_3_a[1]           cycloneiii_lcell_comb     combout     Out     0.381     1.366       -         
ladder_fpga_mux_statusin_3_3_a[1]           Net                       -           -       0.246     -           1         
ladder_fpga_mux_statusin_3_3[1]             cycloneiii_lcell_comb     datad       In      -         1.612       -         
ladder_fpga_mux_statusin_3_3[1]             cycloneiii_lcell_comb     combout     Out     0.130     1.742       -         
ladder_fpga_mux_statusin_3_3[1]             Net                       -           -       0.246     -           1         
ladder_fpga_mux_statusout[1]                dffeas                    asdata      In      -         1.989       -         
==========================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.440 is 0.695(48.3%) logic and 0.745(51.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 3: 
      Requested Period:                      12.500
    - Setup time:                            -0.015
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.049

    - Propagation time:                      1.455
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 11.060

    Number of logic level(s):                2
    Starting point:                          comp_mesure_temperature.temperature3[2] / q
    Ending point:                            ladder_fpga_mux_statusout[2] / asdata
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                        Pin         Pin               Arrival     No. of    
Name                                        Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.temperature3[2]     dffeas                    q           Out     0.199     0.733       -         
temperature3_2                              Net                       -           -       0.252     -           2         
ladder_fpga_mux_statusin_3_3_a[2]           cycloneiii_lcell_comb     datab       In      -         0.985       -         
ladder_fpga_mux_statusin_3_3_a[2]           cycloneiii_lcell_comb     combout     Out     0.381     1.366       -         
ladder_fpga_mux_statusin_3_3_a[2]           Net                       -           -       0.246     -           1         
ladder_fpga_mux_statusin_3_3[2]             cycloneiii_lcell_comb     datad       In      -         1.612       -         
ladder_fpga_mux_statusin_3_3[2]             cycloneiii_lcell_comb     combout     Out     0.130     1.742       -         
ladder_fpga_mux_statusin_3_3[2]             Net                       -           -       0.246     -           1         
ladder_fpga_mux_statusout[2]                dffeas                    asdata      In      -         1.989       -         
==========================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.440 is 0.695(48.3%) logic and 0.745(51.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 4: 
      Requested Period:                      12.500
    - Setup time:                            -0.015
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.049

    - Propagation time:                      1.455
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 11.060

    Number of logic level(s):                2
    Starting point:                          comp_mesure_temperature.temperature3[3] / q
    Ending point:                            ladder_fpga_mux_statusout[3] / asdata
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                        Pin         Pin               Arrival     No. of    
Name                                        Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.temperature3[3]     dffeas                    q           Out     0.199     0.733       -         
temperature3_3                              Net                       -           -       0.252     -           2         
ladder_fpga_mux_statusin_3_3_a[3]           cycloneiii_lcell_comb     datab       In      -         0.985       -         
ladder_fpga_mux_statusin_3_3_a[3]           cycloneiii_lcell_comb     combout     Out     0.381     1.366       -         
ladder_fpga_mux_statusin_3_3_a[3]           Net                       -           -       0.246     -           1         
ladder_fpga_mux_statusin_3_3[3]             cycloneiii_lcell_comb     datad       In      -         1.612       -         
ladder_fpga_mux_statusin_3_3[3]             cycloneiii_lcell_comb     combout     Out     0.130     1.742       -         
ladder_fpga_mux_statusin_3_3[3]             Net                       -           -       0.246     -           1         
ladder_fpga_mux_statusout[3]                dffeas                    asdata      In      -         1.989       -         
==========================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.440 is 0.695(48.3%) logic and 0.745(51.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 5: 
      Requested Period:                      12.500
    - Setup time:                            -0.015
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.049

    - Propagation time:                      1.455
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 11.060

    Number of logic level(s):                2
    Starting point:                          comp_mesure_temperature.temperature3[4] / q
    Ending point:                            ladder_fpga_mux_statusout[4] / asdata
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                        Pin         Pin               Arrival     No. of    
Name                                        Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.temperature3[4]     dffeas                    q           Out     0.199     0.733       -         
temperature3_4                              Net                       -           -       0.252     -           2         
ladder_fpga_mux_statusin_3_3_a[4]           cycloneiii_lcell_comb     datab       In      -         0.985       -         
ladder_fpga_mux_statusin_3_3_a[4]           cycloneiii_lcell_comb     combout     Out     0.381     1.366       -         
ladder_fpga_mux_statusin_3_3_a[4]           Net                       -           -       0.246     -           1         
ladder_fpga_mux_statusin_3_3[4]             cycloneiii_lcell_comb     datad       In      -         1.612       -         
ladder_fpga_mux_statusin_3_3[4]             cycloneiii_lcell_comb     combout     Out     0.130     1.742       -         
ladder_fpga_mux_statusin_3_3[4]             Net                       -           -       0.246     -           1         
ladder_fpga_mux_statusout[4]                dffeas                    asdata      In      -         1.989       -         
==========================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.440 is 0.695(48.3%) logic and 0.745(51.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 6: 
      Requested Period:                      12.500
    - Setup time:                            -0.015
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.049

    - Propagation time:                      1.455
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 11.060

    Number of logic level(s):                2
    Starting point:                          comp_mesure_temperature.temperature3[5] / q
    Ending point:                            ladder_fpga_mux_statusout[5] / asdata
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                        Pin         Pin               Arrival     No. of    
Name                                        Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.temperature3[5]     dffeas                    q           Out     0.199     0.733       -         
temperature3_5                              Net                       -           -       0.252     -           2         
ladder_fpga_mux_statusin_3_3_a[5]           cycloneiii_lcell_comb     datab       In      -         0.985       -         
ladder_fpga_mux_statusin_3_3_a[5]           cycloneiii_lcell_comb     combout     Out     0.381     1.366       -         
ladder_fpga_mux_statusin_3_3_a[5]           Net                       -           -       0.246     -           1         
ladder_fpga_mux_statusin_3_3[5]             cycloneiii_lcell_comb     datad       In      -         1.612       -         
ladder_fpga_mux_statusin_3_3[5]             cycloneiii_lcell_comb     combout     Out     0.130     1.742       -         
ladder_fpga_mux_statusin_3_3[5]             Net                       -           -       0.246     -           1         
ladder_fpga_mux_statusout[5]                dffeas                    asdata      In      -         1.989       -         
==========================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.440 is 0.695(48.3%) logic and 0.745(51.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 7: 
      Requested Period:                      12.500
    - Setup time:                            -0.015
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.049

    - Propagation time:                      1.455
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 11.060

    Number of logic level(s):                2
    Starting point:                          comp_mesure_temperature.temperature3[6] / q
    Ending point:                            ladder_fpga_mux_statusout[6] / asdata
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                        Pin         Pin               Arrival     No. of    
Name                                        Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.temperature3[6]     dffeas                    q           Out     0.199     0.733       -         
temperature3_6                              Net                       -           -       0.252     -           2         
ladder_fpga_mux_statusin_3_3_a[6]           cycloneiii_lcell_comb     datab       In      -         0.985       -         
ladder_fpga_mux_statusin_3_3_a[6]           cycloneiii_lcell_comb     combout     Out     0.381     1.366       -         
ladder_fpga_mux_statusin_3_3_a[6]           Net                       -           -       0.246     -           1         
ladder_fpga_mux_statusin_3_3[6]             cycloneiii_lcell_comb     datad       In      -         1.612       -         
ladder_fpga_mux_statusin_3_3[6]             cycloneiii_lcell_comb     combout     Out     0.130     1.742       -         
ladder_fpga_mux_statusin_3_3[6]             Net                       -           -       0.246     -           1         
ladder_fpga_mux_statusout[6]                dffeas                    asdata      In      -         1.989       -         
==========================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.440 is 0.695(48.3%) logic and 0.745(51.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 8: 
      Requested Period:                      12.500
    - Setup time:                            -0.015
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.049

    - Propagation time:                      1.455
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 11.060

    Number of logic level(s):                2
    Starting point:                          comp_mesure_temperature.temperature3[7] / q
    Ending point:                            ladder_fpga_mux_statusout[7] / asdata
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                        Pin         Pin               Arrival     No. of    
Name                                        Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.temperature3[7]     dffeas                    q           Out     0.199     0.733       -         
temperature3_7                              Net                       -           -       0.252     -           2         
ladder_fpga_mux_statusin_3_3_a[7]           cycloneiii_lcell_comb     datab       In      -         0.985       -         
ladder_fpga_mux_statusin_3_3_a[7]           cycloneiii_lcell_comb     combout     Out     0.381     1.366       -         
ladder_fpga_mux_statusin_3_3_a[7]           Net                       -           -       0.246     -           1         
ladder_fpga_mux_statusin_3_3[7]             cycloneiii_lcell_comb     datad       In      -         1.612       -         
ladder_fpga_mux_statusin_3_3[7]             cycloneiii_lcell_comb     combout     Out     0.130     1.742       -         
ladder_fpga_mux_statusin_3_3[7]             Net                       -           -       0.246     -           1         
ladder_fpga_mux_statusout[7]                dffeas                    asdata      In      -         1.989       -         
==========================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.440 is 0.695(48.3%) logic and 0.745(51.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 9: 
      Requested Period:                      12.500
    - Setup time:                            -0.015
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.049

    - Propagation time:                      1.455
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 11.060

    Number of logic level(s):                2
    Starting point:                          comp_mesure_temperature.temperature3[8] / q
    Ending point:                            ladder_fpga_mux_statusout[8] / asdata
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                        Pin         Pin               Arrival     No. of    
Name                                        Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.temperature3[8]     dffeas                    q           Out     0.199     0.733       -         
temperature3_8                              Net                       -           -       0.252     -           2         
ladder_fpga_mux_statusin_3_3_a[8]           cycloneiii_lcell_comb     datab       In      -         0.985       -         
ladder_fpga_mux_statusin_3_3_a[8]           cycloneiii_lcell_comb     combout     Out     0.381     1.366       -         
ladder_fpga_mux_statusin_3_3_a[8]           Net                       -           -       0.246     -           1         
ladder_fpga_mux_statusin_3_3[8]             cycloneiii_lcell_comb     datad       In      -         1.612       -         
ladder_fpga_mux_statusin_3_3[8]             cycloneiii_lcell_comb     combout     Out     0.130     1.742       -         
ladder_fpga_mux_statusin_3_3[8]             Net                       -           -       0.246     -           1         
ladder_fpga_mux_statusout[8]                dffeas                    asdata      In      -         1.989       -         
==========================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.440 is 0.695(48.3%) logic and 0.745(51.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 10: 
      Requested Period:                      12.500
    - Setup time:                            -0.015
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.049

    - Propagation time:                      1.455
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 11.060

    Number of logic level(s):                2
    Starting point:                          comp_mesure_temperature.temperature3[9] / q
    Ending point:                            ladder_fpga_mux_statusout[9] / asdata
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                        Pin         Pin               Arrival     No. of    
Name                                        Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.temperature3[9]     dffeas                    q           Out     0.199     0.733       -         
temperature3_9                              Net                       -           -       0.252     -           2         
ladder_fpga_mux_statusin_3_3_a[9]           cycloneiii_lcell_comb     datab       In      -         0.985       -         
ladder_fpga_mux_statusin_3_3_a[9]           cycloneiii_lcell_comb     combout     Out     0.381     1.366       -         
ladder_fpga_mux_statusin_3_3_a[9]           Net                       -           -       0.246     -           1         
ladder_fpga_mux_statusin_3_3[9]             cycloneiii_lcell_comb     datad       In      -         1.612       -         
ladder_fpga_mux_statusin_3_3[9]             cycloneiii_lcell_comb     combout     Out     0.130     1.742       -         
ladder_fpga_mux_statusin_3_3[9]             Net                       -           -       0.246     -           1         
ladder_fpga_mux_statusout[9]                dffeas                    asdata      In      -         1.989       -         
==========================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.440 is 0.695(48.3%) logic and 0.745(51.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint




====================================
Detailed Report for Clock: sc_tck
====================================



Starting Points with Worst Slack
********************************

                                                    Starting                                             Arrival           
Instance                                            Reference     Type       Pin     Net                 Time        Slack 
                                                    Clock                                                                  
---------------------------------------------------------------------------------------------------------------------------
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[8]     sc_tck        dffeas     q       etat_present[8]     0.733       46.622
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[4]     sc_tck        dffeas     q       etat_present[4]     0.733       47.612
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[3]     sc_tck        dffeas     q       etat_present[3]     0.733       47.619
allumage_hybride.a\.4\.d\.e.ff1                     sc_tck        dffeas     q       ff1                 0.733       47.700
allumage_hybride.a\.15\.b\.c.ff1                    sc_tck        dffeas     q       ff1                 0.733       47.700
allumage_hybride.a\.7\.d\.e.ff1                     sc_tck        dffeas     q       ff1                 0.733       47.700
allumage_hybride.a\.3\.d\.e.ff1                     sc_tck        dffeas     q       ff1                 0.733       47.700
allumage_hybride.a\.13\.d\.e.ff1                    sc_tck        dffeas     q       ff1                 0.733       47.700
allumage_hybride.a\.2\.d\.e.ff1                     sc_tck        dffeas     q       ff1                 0.733       47.700
allumage_hybride.a\.1\.d\.e.ff1                     sc_tck        dffeas     q       ff1                 0.733       47.700
===========================================================================================================================


Ending Points with Worst Slack
******************************

                                                                      Starting                                   Required           
Instance                                                              Reference     Type       Pin     Net       Time         Slack 
                                                                      Clock                                                         
------------------------------------------------------------------------------------------------------------------------------------
comp_gestion_hybrides_v4.control_alim.gen\.10\.latch_n.pilotage_n     sc_tck        dffeas     ena     G_709     49.939       46.622
comp_gestion_hybrides_v4.control_alim.gen\.9\.latch_n.pilotage_n      sc_tck        dffeas     ena     G_705     49.939       46.622
comp_gestion_hybrides_v4.control_alim.gen\.8\.latch_n.pilotage_n      sc_tck        dffeas     ena     G_701     49.939       46.622
comp_gestion_hybrides_v4.control_alim.gen\.7\.latch_n.pilotage_n      sc_tck        dffeas     ena     G_697     49.939       46.622
comp_gestion_hybrides_v4.control_alim.gen\.6\.latch_n.pilotage_n      sc_tck        dffeas     ena     G_693     49.939       46.622
comp_gestion_hybrides_v4.control_alim.gen\.5\.latch_n.pilotage_n      sc_tck        dffeas     ena     G_689     49.939       46.622
comp_gestion_hybrides_v4.control_alim.gen\.4\.latch_n.pilotage_n      sc_tck        dffeas     ena     G_685     49.939       46.622
comp_gestion_hybrides_v4.control_alim.gen\.3\.latch_n.pilotage_n      sc_tck        dffeas     ena     G_681     49.939       46.622
comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.pilotage_n     sc_tck        dffeas     ena     G_730     49.939       46.622
comp_gestion_hybrides_v4.control_alim.gen\.14\.latch_n.pilotage_n     sc_tck        dffeas     ena     G_725     49.939       46.622
====================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      50.000
    - Setup time:                            0.595
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         49.939

    - Propagation time:                      2.783
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 46.622

    Number of logic level(s):                3
    Starting point:                          COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[8] / q
    Ending point:                            comp_gestion_hybrides_v4.control_alim.gen\.13\.latch_n.pilotage_n / ena
    The start point is clocked by            sc_tck [rising] on pin clk
    The end   point is clocked by            sc_tck [falling] on pin clk

Instance / Net                                                                                      Pin         Pin               Arrival     No. of    
Name                                                                      Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[8]                           dffeas                    q           Out     0.199     0.733       -         
etat_present[8]                                                           Net                       -           -       0.314     -           9         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_RNIVK8T[8]                   cycloneiii_lcell_comb     datac       In      -         1.047       -         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_RNIVK8T[8]                   cycloneiii_lcell_comb     combout     Out     0.369     1.416       -         
sc_updateDR_0x09_0_0_g0                                                   Net                       -           -       0.904     -           49        
allumage_hybride.a\.13\.d\.e.ff2en                                        cycloneiii_lcell_comb     datad       In      -         2.320       -         
allumage_hybride.a\.13\.d\.e.ff2en                                        cycloneiii_lcell_comb     combout     Out     0.130     2.450       -         
ff2en                                                                     Net                       -           -       0.252     -           2         
comp_gestion_hybrides_v4.control_alim.gen\.13\.latch_n.pilotage_n_RNO     cycloneiii_lcell_comb     datac       In      -         2.702       -         
comp_gestion_hybrides_v4.control_alim.gen\.13\.latch_n.pilotage_n_RNO     cycloneiii_lcell_comb     combout     Out     0.369     3.071       -         
G_721                                                                     Net                       -           -       0.246     -           1         
comp_gestion_hybrides_v4.control_alim.gen\.13\.latch_n.pilotage_n         dffeas                    ena         In      -         3.317       -         
========================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 3.378 is 1.662(49.2%) logic and 1.716(50.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 2: 
      Requested Period:                      50.000
    - Setup time:                            0.595
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         49.939

    - Propagation time:                      2.783
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 46.622

    Number of logic level(s):                3
    Starting point:                          COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[8] / q
    Ending point:                            comp_gestion_hybrides_v4.control_alim.gen\.3\.latch_n.pilotage_n / ena
    The start point is clocked by            sc_tck [rising] on pin clk
    The end   point is clocked by            sc_tck [falling] on pin clk

Instance / Net                                                                                     Pin         Pin               Arrival     No. of    
Name                                                                     Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[8]                          dffeas                    q           Out     0.199     0.733       -         
etat_present[8]                                                          Net                       -           -       0.314     -           9         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_RNIVK8T[8]                  cycloneiii_lcell_comb     datac       In      -         1.047       -         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_RNIVK8T[8]                  cycloneiii_lcell_comb     combout     Out     0.369     1.416       -         
sc_updateDR_0x09_0_0_g0                                                  Net                       -           -       0.904     -           49        
allumage_hybride.a\.3\.d\.e.ff2en                                        cycloneiii_lcell_comb     datad       In      -         2.320       -         
allumage_hybride.a\.3\.d\.e.ff2en                                        cycloneiii_lcell_comb     combout     Out     0.130     2.450       -         
ff2en                                                                    Net                       -           -       0.252     -           2         
comp_gestion_hybrides_v4.control_alim.gen\.3\.latch_n.pilotage_n_RNO     cycloneiii_lcell_comb     datac       In      -         2.702       -         
comp_gestion_hybrides_v4.control_alim.gen\.3\.latch_n.pilotage_n_RNO     cycloneiii_lcell_comb     combout     Out     0.369     3.071       -         
G_681                                                                    Net                       -           -       0.246     -           1         
comp_gestion_hybrides_v4.control_alim.gen\.3\.latch_n.pilotage_n         dffeas                    ena         In      -         3.317       -         
=======================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 3.378 is 1.662(49.2%) logic and 1.716(50.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 3: 
      Requested Period:                      50.000
    - Setup time:                            0.595
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         49.939

    - Propagation time:                      2.783
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 46.622

    Number of logic level(s):                3
    Starting point:                          COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[8] / q
    Ending point:                            comp_gestion_hybrides_v4.control_alim.gen\.6\.latch_n.pilotage_n / ena
    The start point is clocked by            sc_tck [rising] on pin clk
    The end   point is clocked by            sc_tck [falling] on pin clk

Instance / Net                                                                                     Pin         Pin               Arrival     No. of    
Name                                                                     Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[8]                          dffeas                    q           Out     0.199     0.733       -         
etat_present[8]                                                          Net                       -           -       0.314     -           9         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_RNIVK8T[8]                  cycloneiii_lcell_comb     datac       In      -         1.047       -         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_RNIVK8T[8]                  cycloneiii_lcell_comb     combout     Out     0.369     1.416       -         
sc_updateDR_0x09_0_0_g0                                                  Net                       -           -       0.904     -           49        
allumage_hybride.a\.6\.d\.e.ff2en                                        cycloneiii_lcell_comb     datad       In      -         2.320       -         
allumage_hybride.a\.6\.d\.e.ff2en                                        cycloneiii_lcell_comb     combout     Out     0.130     2.450       -         
ff2en                                                                    Net                       -           -       0.252     -           2         
comp_gestion_hybrides_v4.control_alim.gen\.6\.latch_n.pilotage_n_RNO     cycloneiii_lcell_comb     datac       In      -         2.702       -         
comp_gestion_hybrides_v4.control_alim.gen\.6\.latch_n.pilotage_n_RNO     cycloneiii_lcell_comb     combout     Out     0.369     3.071       -         
G_693                                                                    Net                       -           -       0.246     -           1         
comp_gestion_hybrides_v4.control_alim.gen\.6\.latch_n.pilotage_n         dffeas                    ena         In      -         3.317       -         
=======================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 3.378 is 1.662(49.2%) logic and 1.716(50.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 4: 
      Requested Period:                      50.000
    - Setup time:                            0.595
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         49.939

    - Propagation time:                      2.783
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 46.622

    Number of logic level(s):                3
    Starting point:                          COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[8] / q
    Ending point:                            comp_gestion_hybrides_v4.control_alim.gen\.9\.latch_n.pilotage_n / ena
    The start point is clocked by            sc_tck [rising] on pin clk
    The end   point is clocked by            sc_tck [falling] on pin clk

Instance / Net                                                                                     Pin         Pin               Arrival     No. of    
Name                                                                     Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[8]                          dffeas                    q           Out     0.199     0.733       -         
etat_present[8]                                                          Net                       -           -       0.314     -           9         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_RNIVK8T[8]                  cycloneiii_lcell_comb     datac       In      -         1.047       -         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_RNIVK8T[8]                  cycloneiii_lcell_comb     combout     Out     0.369     1.416       -         
sc_updateDR_0x09_0_0_g0                                                  Net                       -           -       0.904     -           49        
allumage_hybride.a\.9\.d\.e.ff2en                                        cycloneiii_lcell_comb     datad       In      -         2.320       -         
allumage_hybride.a\.9\.d\.e.ff2en                                        cycloneiii_lcell_comb     combout     Out     0.130     2.450       -         
ff2en                                                                    Net                       -           -       0.252     -           2         
comp_gestion_hybrides_v4.control_alim.gen\.9\.latch_n.pilotage_n_RNO     cycloneiii_lcell_comb     datac       In      -         2.702       -         
comp_gestion_hybrides_v4.control_alim.gen\.9\.latch_n.pilotage_n_RNO     cycloneiii_lcell_comb     combout     Out     0.369     3.071       -         
G_705                                                                    Net                       -           -       0.246     -           1         
comp_gestion_hybrides_v4.control_alim.gen\.9\.latch_n.pilotage_n         dffeas                    ena         In      -         3.317       -         
=======================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 3.378 is 1.662(49.2%) logic and 1.716(50.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 5: 
      Requested Period:                      50.000
    - Setup time:                            0.595
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         49.939

    - Propagation time:                      2.783
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 46.622

    Number of logic level(s):                3
    Starting point:                          COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[8] / q
    Ending point:                            comp_gestion_hybrides_v4.control_alim.gen\.12\.latch_n.pilotage_n / ena
    The start point is clocked by            sc_tck [rising] on pin clk
    The end   point is clocked by            sc_tck [falling] on pin clk

Instance / Net                                                                                      Pin         Pin               Arrival     No. of    
Name                                                                      Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[8]                           dffeas                    q           Out     0.199     0.733       -         
etat_present[8]                                                           Net                       -           -       0.314     -           9         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_RNIVK8T[8]                   cycloneiii_lcell_comb     datac       In      -         1.047       -         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_RNIVK8T[8]                   cycloneiii_lcell_comb     combout     Out     0.369     1.416       -         
sc_updateDR_0x09_0_0_g0                                                   Net                       -           -       0.904     -           49        
allumage_hybride.a\.12\.d\.e.ff2en                                        cycloneiii_lcell_comb     datad       In      -         2.320       -         
allumage_hybride.a\.12\.d\.e.ff2en                                        cycloneiii_lcell_comb     combout     Out     0.130     2.450       -         
ff2en                                                                     Net                       -           -       0.252     -           2         
comp_gestion_hybrides_v4.control_alim.gen\.12\.latch_n.pilotage_n_RNO     cycloneiii_lcell_comb     datac       In      -         2.702       -         
comp_gestion_hybrides_v4.control_alim.gen\.12\.latch_n.pilotage_n_RNO     cycloneiii_lcell_comb     combout     Out     0.369     3.071       -         
G_717                                                                     Net                       -           -       0.246     -           1         
comp_gestion_hybrides_v4.control_alim.gen\.12\.latch_n.pilotage_n         dffeas                    ena         In      -         3.317       -         
========================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 3.378 is 1.662(49.2%) logic and 1.716(50.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 6: 
      Requested Period:                      50.000
    - Setup time:                            0.595
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         49.939

    - Propagation time:                      2.783
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 46.622

    Number of logic level(s):                3
    Starting point:                          COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[8] / q
    Ending point:                            comp_gestion_hybrides_v4.control_alim.gen\.10\.latch_n.pilotage_n / ena
    The start point is clocked by            sc_tck [rising] on pin clk
    The end   point is clocked by            sc_tck [falling] on pin clk

Instance / Net                                                                                      Pin         Pin               Arrival     No. of    
Name                                                                      Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[8]                           dffeas                    q           Out     0.199     0.733       -         
etat_present[8]                                                           Net                       -           -       0.314     -           9         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_RNIVK8T[8]                   cycloneiii_lcell_comb     datac       In      -         1.047       -         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_RNIVK8T[8]                   cycloneiii_lcell_comb     combout     Out     0.369     1.416       -         
sc_updateDR_0x09_0_0_g0                                                   Net                       -           -       0.904     -           49        
allumage_hybride.a\.10\.d\.e.ff2en                                        cycloneiii_lcell_comb     datad       In      -         2.320       -         
allumage_hybride.a\.10\.d\.e.ff2en                                        cycloneiii_lcell_comb     combout     Out     0.130     2.450       -         
ff2en                                                                     Net                       -           -       0.252     -           2         
comp_gestion_hybrides_v4.control_alim.gen\.10\.latch_n.pilotage_n_RNO     cycloneiii_lcell_comb     datac       In      -         2.702       -         
comp_gestion_hybrides_v4.control_alim.gen\.10\.latch_n.pilotage_n_RNO     cycloneiii_lcell_comb     combout     Out     0.369     3.071       -         
G_709                                                                     Net                       -           -       0.246     -           1         
comp_gestion_hybrides_v4.control_alim.gen\.10\.latch_n.pilotage_n         dffeas                    ena         In      -         3.317       -         
========================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 3.378 is 1.662(49.2%) logic and 1.716(50.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 7: 
      Requested Period:                      50.000
    - Setup time:                            0.595
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         49.939

    - Propagation time:                      2.783
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 46.622

    Number of logic level(s):                3
    Starting point:                          COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[8] / q
    Ending point:                            comp_gestion_hybrides_v4.control_alim.gen\.0\.latch_n.pilotage_n / ena
    The start point is clocked by            sc_tck [rising] on pin clk
    The end   point is clocked by            sc_tck [falling] on pin clk

Instance / Net                                                                                     Pin         Pin               Arrival     No. of    
Name                                                                     Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[8]                          dffeas                    q           Out     0.199     0.733       -         
etat_present[8]                                                          Net                       -           -       0.314     -           9         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_RNIVK8T[8]                  cycloneiii_lcell_comb     datac       In      -         1.047       -         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_RNIVK8T[8]                  cycloneiii_lcell_comb     combout     Out     0.369     1.416       -         
sc_updateDR_0x09_0_0_g0                                                  Net                       -           -       0.904     -           49        
allumage_hybride.a\.0\.d\.e.ff2en                                        cycloneiii_lcell_comb     datad       In      -         2.320       -         
allumage_hybride.a\.0\.d\.e.ff2en                                        cycloneiii_lcell_comb     combout     Out     0.130     2.450       -         
ff2en                                                                    Net                       -           -       0.252     -           2         
comp_gestion_hybrides_v4.control_alim.gen\.0\.latch_n.pilotage_n_RNO     cycloneiii_lcell_comb     datac       In      -         2.702       -         
comp_gestion_hybrides_v4.control_alim.gen\.0\.latch_n.pilotage_n_RNO     cycloneiii_lcell_comb     combout     Out     0.369     3.071       -         
G_669                                                                    Net                       -           -       0.246     -           1         
comp_gestion_hybrides_v4.control_alim.gen\.0\.latch_n.pilotage_n         dffeas                    ena         In      -         3.317       -         
=======================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 3.378 is 1.662(49.2%) logic and 1.716(50.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 8: 
      Requested Period:                      50.000
    - Setup time:                            0.595
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         49.939

    - Propagation time:                      2.783
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 46.622

    Number of logic level(s):                3
    Starting point:                          COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[8] / q
    Ending point:                            comp_gestion_hybrides_v4.control_alim.gen\.5\.latch_n.pilotage_n / ena
    The start point is clocked by            sc_tck [rising] on pin clk
    The end   point is clocked by            sc_tck [falling] on pin clk

Instance / Net                                                                                     Pin         Pin               Arrival     No. of    
Name                                                                     Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[8]                          dffeas                    q           Out     0.199     0.733       -         
etat_present[8]                                                          Net                       -           -       0.314     -           9         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_RNIVK8T[8]                  cycloneiii_lcell_comb     datac       In      -         1.047       -         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_RNIVK8T[8]                  cycloneiii_lcell_comb     combout     Out     0.369     1.416       -         
sc_updateDR_0x09_0_0_g0                                                  Net                       -           -       0.904     -           49        
allumage_hybride.a\.5\.d\.e.ff2en                                        cycloneiii_lcell_comb     datad       In      -         2.320       -         
allumage_hybride.a\.5\.d\.e.ff2en                                        cycloneiii_lcell_comb     combout     Out     0.130     2.450       -         
ff2en                                                                    Net                       -           -       0.252     -           2         
comp_gestion_hybrides_v4.control_alim.gen\.5\.latch_n.pilotage_n_RNO     cycloneiii_lcell_comb     datac       In      -         2.702       -         
comp_gestion_hybrides_v4.control_alim.gen\.5\.latch_n.pilotage_n_RNO     cycloneiii_lcell_comb     combout     Out     0.369     3.071       -         
G_689                                                                    Net                       -           -       0.246     -           1         
comp_gestion_hybrides_v4.control_alim.gen\.5\.latch_n.pilotage_n         dffeas                    ena         In      -         3.317       -         
=======================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 3.378 is 1.662(49.2%) logic and 1.716(50.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 9: 
      Requested Period:                      50.000
    - Setup time:                            0.595
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         49.939

    - Propagation time:                      2.783
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 46.622

    Number of logic level(s):                3
    Starting point:                          COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[8] / q
    Ending point:                            comp_gestion_hybrides_v4.control_alim.gen\.8\.latch_n.pilotage_n / ena
    The start point is clocked by            sc_tck [rising] on pin clk
    The end   point is clocked by            sc_tck [falling] on pin clk

Instance / Net                                                                                     Pin         Pin               Arrival     No. of    
Name                                                                     Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[8]                          dffeas                    q           Out     0.199     0.733       -         
etat_present[8]                                                          Net                       -           -       0.314     -           9         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_RNIVK8T[8]                  cycloneiii_lcell_comb     datac       In      -         1.047       -         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_RNIVK8T[8]                  cycloneiii_lcell_comb     combout     Out     0.369     1.416       -         
sc_updateDR_0x09_0_0_g0                                                  Net                       -           -       0.904     -           49        
allumage_hybride.a\.8\.d\.e.ff2en                                        cycloneiii_lcell_comb     datad       In      -         2.320       -         
allumage_hybride.a\.8\.d\.e.ff2en                                        cycloneiii_lcell_comb     combout     Out     0.130     2.450       -         
ff2en                                                                    Net                       -           -       0.252     -           2         
comp_gestion_hybrides_v4.control_alim.gen\.8\.latch_n.pilotage_n_RNO     cycloneiii_lcell_comb     datac       In      -         2.702       -         
comp_gestion_hybrides_v4.control_alim.gen\.8\.latch_n.pilotage_n_RNO     cycloneiii_lcell_comb     combout     Out     0.369     3.071       -         
G_701                                                                    Net                       -           -       0.246     -           1         
comp_gestion_hybrides_v4.control_alim.gen\.8\.latch_n.pilotage_n         dffeas                    ena         In      -         3.317       -         
=======================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 3.378 is 1.662(49.2%) logic and 1.716(50.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 10: 
      Requested Period:                      50.000
    - Setup time:                            0.595
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         49.939

    - Propagation time:                      2.783
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 46.622

    Number of logic level(s):                3
    Starting point:                          COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[8] / q
    Ending point:                            comp_gestion_hybrides_v4.control_alim.gen\.11\.latch_n.pilotage_n / ena
    The start point is clocked by            sc_tck [rising] on pin clk
    The end   point is clocked by            sc_tck [falling] on pin clk

Instance / Net                                                                                      Pin         Pin               Arrival     No. of    
Name                                                                      Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[8]                           dffeas                    q           Out     0.199     0.733       -         
etat_present[8]                                                           Net                       -           -       0.314     -           9         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_RNIVK8T[8]                   cycloneiii_lcell_comb     datac       In      -         1.047       -         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_RNIVK8T[8]                   cycloneiii_lcell_comb     combout     Out     0.369     1.416       -         
sc_updateDR_0x09_0_0_g0                                                   Net                       -           -       0.904     -           49        
allumage_hybride.a\.11\.d\.e.ff2en                                        cycloneiii_lcell_comb     datad       In      -         2.320       -         
allumage_hybride.a\.11\.d\.e.ff2en                                        cycloneiii_lcell_comb     combout     Out     0.130     2.450       -         
ff2en                                                                     Net                       -           -       0.252     -           2         
comp_gestion_hybrides_v4.control_alim.gen\.11\.latch_n.pilotage_n_RNO     cycloneiii_lcell_comb     datac       In      -         2.702       -         
comp_gestion_hybrides_v4.control_alim.gen\.11\.latch_n.pilotage_n_RNO     cycloneiii_lcell_comb     combout     Out     0.369     3.071       -         
G_713                                                                     Net                       -           -       0.246     -           1         
comp_gestion_hybrides_v4.control_alim.gen\.11\.latch_n.pilotage_n         dffeas                    ena         In      -         3.317       -         
========================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 3.378 is 1.662(49.2%) logic and 1.716(50.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                                    Starting                                                                                                      Arrival           
Instance                                                            Reference     Type                                           Pin             Net                              Time        Slack 
                                                                    Clock                                                                                                                           
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
comp_mega_func_pll_40MHz_switchover_cycloneIII.altpll_component     System        altpll_work_ladder_fpga_ladder_fpga_arch_1     activeclock     ladder_fpga_activeclock          0.000       24.293
comp_mega_func_fifo21x32_cycloneIII.dcfifo_component                System        dcfifo_work_ladder_fpga_ladder_fpga_arch_1     rdempty         ladder_fpga_fifo21_empty         0.000       25.206
comp_mega_func_fifo21x32_cycloneIII.dcfifo_component                System        dcfifo_work_ladder_fpga_ladder_fpga_arch_1     q[0]            ladder_fpga_packer_dataout_0     0.000       25.212
comp_mega_func_fifo21x32_cycloneIII.dcfifo_component                System        dcfifo_work_ladder_fpga_ladder_fpga_arch_1     q[1]            ladder_fpga_packer_dataout_1     0.000       25.212
comp_mega_func_fifo21x32_cycloneIII.dcfifo_component                System        dcfifo_work_ladder_fpga_ladder_fpga_arch_1     q[2]            ladder_fpga_packer_dataout_2     0.000       25.212
comp_mega_func_fifo21x32_cycloneIII.dcfifo_component                System        dcfifo_work_ladder_fpga_ladder_fpga_arch_1     q[3]            ladder_fpga_packer_dataout_3     0.000       25.212
comp_mega_func_fifo21x32_cycloneIII.dcfifo_component                System        dcfifo_work_ladder_fpga_ladder_fpga_arch_1     q[4]            ladder_fpga_packer_dataout_4     0.000       25.212
comp_mega_func_fifo21x32_cycloneIII.dcfifo_component                System        dcfifo_work_ladder_fpga_ladder_fpga_arch_1     q[5]            ladder_fpga_packer_dataout_5     0.000       25.212
comp_mega_func_fifo21x32_cycloneIII.dcfifo_component                System        dcfifo_work_ladder_fpga_ladder_fpga_arch_1     q[6]            ladder_fpga_packer_dataout_6     0.000       25.212
comp_mega_func_fifo21x32_cycloneIII.dcfifo_component                System        dcfifo_work_ladder_fpga_ladder_fpga_arch_1     q[7]            ladder_fpga_packer_dataout_7     0.000       25.212
====================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                  Starting                                                                                                 Required           
Instance                          Reference     Type       Pin        Net                                                                  Time         Slack 
                                  Clock                                                                                                                       
--------------------------------------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_mux_statusout[12]     System        dffeas     asdata     COMP_ladder_fpga_SC_TAP_CONTROL.ladder_fpga_mux_statusin_3_3[12]     25.549       24.293
ladder_fpga_fifo21_empty_pipe     System        dffeas     d          dcfifo_component_RNI8V0A                                             25.458       25.206
ladder_fpga_mux_dataout[0]        System        dffeas     d          ladder_fpga_packer_dataout[0]                                        25.458       25.212
ladder_fpga_mux_dataout[1]        System        dffeas     d          ladder_fpga_packer_dataout[1]                                        25.458       25.212
ladder_fpga_mux_dataout[2]        System        dffeas     d          ladder_fpga_packer_dataout[2]                                        25.458       25.212
ladder_fpga_mux_dataout[3]        System        dffeas     d          ladder_fpga_packer_dataout[3]                                        25.458       25.212
ladder_fpga_mux_dataout[4]        System        dffeas     d          ladder_fpga_packer_dataout[4]                                        25.458       25.212
ladder_fpga_mux_dataout[5]        System        dffeas     d          ladder_fpga_packer_dataout[5]                                        25.458       25.212
ladder_fpga_mux_dataout[6]        System        dffeas     d          ladder_fpga_packer_dataout[6]                                        25.458       25.212
ladder_fpga_mux_dataout[7]        System        dffeas     d          ladder_fpga_packer_dataout[7]                                        25.458       25.212
==============================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      25.000
    - Setup time:                            -0.015
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         25.549

    - Propagation time:                      1.256
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 24.293

    Number of logic level(s):                2
    Starting point:                          comp_mega_func_pll_40MHz_switchover_cycloneIII.altpll_component / activeclock
    Ending point:                            ladder_fpga_mux_statusout[12] / asdata
    The start point is clocked by            System [rising]
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                                                                        Pin             Pin               Arrival     No. of    
Name                                                                   Type                                           Name            Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
comp_mega_func_pll_40MHz_switchover_cycloneIII.altpll_component        altpll_work_ladder_fpga_ladder_fpga_arch_1     activeclock     Out     0.000     0.000       -         
ladder_fpga_activeclock                                                Net                                            -               -       0.252     -           2         
COMP_ladder_fpga_SC_TAP_CONTROL.ladder_fpga_mux_statusin_3_3_a[12]     cycloneiii_lcell_comb                          datab           In      -         0.252       -         
COMP_ladder_fpga_SC_TAP_CONTROL.ladder_fpga_mux_statusin_3_3_a[12]     cycloneiii_lcell_comb                          combout         Out     0.381     0.633       -         
ladder_fpga_mux_statusin_3_3_a[12]                                     Net                                            -               -       0.246     -           1         
COMP_ladder_fpga_SC_TAP_CONTROL.ladder_fpga_mux_statusin_3_3[12]       cycloneiii_lcell_comb                          datad           In      -         0.879       -         
COMP_ladder_fpga_SC_TAP_CONTROL.ladder_fpga_mux_statusin_3_3[12]       cycloneiii_lcell_comb                          combout         Out     0.130     1.009       -         
ladder_fpga_mux_statusin_3_3_0                                         Net                                            -               -       0.246     -           1         
ladder_fpga_mux_statusout[12]                                          dffeas                                         asdata          In      -         1.256       -         
==============================================================================================================================================================================
Total path delay (propagation time + setup - ICD at endpoint) of 0.707 is -0.038(-5.4%) logic and 0.745(105.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      25.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         25.458

    - Propagation time:                      0.252
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 25.206

    Number of logic level(s):                1
    Starting point:                          comp_mega_func_fifo21x32_cycloneIII.dcfifo_component / rdempty
    Ending point:                            ladder_fpga_fifo21_empty_pipe / d
    The start point is clocked by            System [rising]
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [rising] on pin clk

Instance / Net                                                                                                  Pin         Pin               Arrival     No. of    
Name                                                             Type                                           Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
comp_mega_func_fifo21x32_cycloneIII.dcfifo_component             dcfifo_work_ladder_fpga_ladder_fpga_arch_1     rdempty     Out     0.000     0.000       -         
ladder_fpga_fifo21_empty                                         Net                                            -           -       0.000     -           2         
comp_mega_func_fifo21x32_cycloneIII.dcfifo_component_RNI8V0A     inv                                            I[0]        In      -         0.000       -         
comp_mega_func_fifo21x32_cycloneIII.dcfifo_component_RNI8V0A     inv                                            OUT[0]      Out     0.000     0.000       -         
dcfifo_component_RNI8V0A                                         Net                                            -           -       0.252     -           2         
ladder_fpga_fifo21_empty_pipe                                    dffeas                                         d           In      -         0.252       -         
====================================================================================================================================================================
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      25.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         25.458

    - Propagation time:                      0.246
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 25.212

    Number of logic level(s):                0
    Starting point:                          comp_mega_func_fifo21x32_cycloneIII.dcfifo_component / q[0]
    Ending point:                            ladder_fpga_mux_dataout[0] / d
    The start point is clocked by            System [rising]
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                                                          Pin      Pin               Arrival     No. of    
Name                                                     Type                                           Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------
comp_mega_func_fifo21x32_cycloneIII.dcfifo_component     dcfifo_work_ladder_fpga_ladder_fpga_arch_1     q[0]     Out     0.000     0.000       -         
ladder_fpga_packer_dataout_0                             Net                                            -        -       0.246     -           1         
ladder_fpga_mux_dataout[0]                               dffeas                                         d        In      -         0.246       -         
=========================================================================================================================================================
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      25.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         25.458

    - Propagation time:                      0.246
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 25.212

    Number of logic level(s):                0
    Starting point:                          comp_mega_func_fifo21x32_cycloneIII.dcfifo_component / q[1]
    Ending point:                            ladder_fpga_mux_dataout[1] / d
    The start point is clocked by            System [rising]
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                                                          Pin      Pin               Arrival     No. of    
Name                                                     Type                                           Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------
comp_mega_func_fifo21x32_cycloneIII.dcfifo_component     dcfifo_work_ladder_fpga_ladder_fpga_arch_1     q[1]     Out     0.000     0.000       -         
ladder_fpga_packer_dataout_1                             Net                                            -        -       0.246     -           1         
ladder_fpga_mux_dataout[1]                               dffeas                                         d        In      -         0.246       -         
=========================================================================================================================================================
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      25.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         25.458

    - Propagation time:                      0.246
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 25.212

    Number of logic level(s):                0
    Starting point:                          comp_mega_func_fifo21x32_cycloneIII.dcfifo_component / q[2]
    Ending point:                            ladder_fpga_mux_dataout[2] / d
    The start point is clocked by            System [rising]
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                                                          Pin      Pin               Arrival     No. of    
Name                                                     Type                                           Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------
comp_mega_func_fifo21x32_cycloneIII.dcfifo_component     dcfifo_work_ladder_fpga_ladder_fpga_arch_1     q[2]     Out     0.000     0.000       -         
ladder_fpga_packer_dataout_2                             Net                                            -        -       0.246     -           1         
ladder_fpga_mux_dataout[2]                               dffeas                                         d        In      -         0.246       -         
=========================================================================================================================================================
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 6: 
      Requested Period:                      25.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         25.458

    - Propagation time:                      0.246
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 25.212

    Number of logic level(s):                0
    Starting point:                          comp_mega_func_fifo21x32_cycloneIII.dcfifo_component / q[3]
    Ending point:                            ladder_fpga_mux_dataout[3] / d
    The start point is clocked by            System [rising]
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                                                          Pin      Pin               Arrival     No. of    
Name                                                     Type                                           Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------
comp_mega_func_fifo21x32_cycloneIII.dcfifo_component     dcfifo_work_ladder_fpga_ladder_fpga_arch_1     q[3]     Out     0.000     0.000       -         
ladder_fpga_packer_dataout_3                             Net                                            -        -       0.246     -           1         
ladder_fpga_mux_dataout[3]                               dffeas                                         d        In      -         0.246       -         
=========================================================================================================================================================
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 7: 
      Requested Period:                      25.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         25.458

    - Propagation time:                      0.246
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 25.212

    Number of logic level(s):                0
    Starting point:                          comp_mega_func_fifo21x32_cycloneIII.dcfifo_component / q[4]
    Ending point:                            ladder_fpga_mux_dataout[4] / d
    The start point is clocked by            System [rising]
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                                                          Pin      Pin               Arrival     No. of    
Name                                                     Type                                           Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------
comp_mega_func_fifo21x32_cycloneIII.dcfifo_component     dcfifo_work_ladder_fpga_ladder_fpga_arch_1     q[4]     Out     0.000     0.000       -         
ladder_fpga_packer_dataout_4                             Net                                            -        -       0.246     -           1         
ladder_fpga_mux_dataout[4]                               dffeas                                         d        In      -         0.246       -         
=========================================================================================================================================================
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 8: 
      Requested Period:                      25.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         25.458

    - Propagation time:                      0.246
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 25.212

    Number of logic level(s):                0
    Starting point:                          comp_mega_func_fifo21x32_cycloneIII.dcfifo_component / q[5]
    Ending point:                            ladder_fpga_mux_dataout[5] / d
    The start point is clocked by            System [rising]
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                                                          Pin      Pin               Arrival     No. of    
Name                                                     Type                                           Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------
comp_mega_func_fifo21x32_cycloneIII.dcfifo_component     dcfifo_work_ladder_fpga_ladder_fpga_arch_1     q[5]     Out     0.000     0.000       -         
ladder_fpga_packer_dataout_5                             Net                                            -        -       0.246     -           1         
ladder_fpga_mux_dataout[5]                               dffeas                                         d        In      -         0.246       -         
=========================================================================================================================================================
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 9: 
      Requested Period:                      25.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         25.458

    - Propagation time:                      0.246
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 25.212

    Number of logic level(s):                0
    Starting point:                          comp_mega_func_fifo21x32_cycloneIII.dcfifo_component / q[6]
    Ending point:                            ladder_fpga_mux_dataout[6] / d
    The start point is clocked by            System [rising]
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                                                          Pin      Pin               Arrival     No. of    
Name                                                     Type                                           Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------
comp_mega_func_fifo21x32_cycloneIII.dcfifo_component     dcfifo_work_ladder_fpga_ladder_fpga_arch_1     q[6]     Out     0.000     0.000       -         
ladder_fpga_packer_dataout_6                             Net                                            -        -       0.246     -           1         
ladder_fpga_mux_dataout[6]                               dffeas                                         d        In      -         0.246       -         
=========================================================================================================================================================
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 10: 
      Requested Period:                      25.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         25.458

    - Propagation time:                      0.246
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 25.212

    Number of logic level(s):                0
    Starting point:                          comp_mega_func_fifo21x32_cycloneIII.dcfifo_component / q[7]
    Ending point:                            ladder_fpga_mux_dataout[7] / d
    The start point is clocked by            System [rising]
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                                                          Pin      Pin               Arrival     No. of    
Name                                                     Type                                           Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------
comp_mega_func_fifo21x32_cycloneIII.dcfifo_component     dcfifo_work_ladder_fpga_ladder_fpga_arch_1     q[7]     Out     0.000     0.000       -         
ladder_fpga_packer_dataout_7                             Net                                            -        -       0.246     -           1         
ladder_fpga_mux_dataout[7]                               dffeas                                         d        In      -         0.246       -         
=========================================================================================================================================================
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

@W: MT447 :"c:/work/ssd/laddercard/fpga/ladder_fpga_v0e/rev_1/pin_assign.sdc":29:0:29:0|Timing constraint (from p:reset_n to all_registers) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
##### START OF AREA REPORT #####[
Design view:work.ladder_fpga(ladder_fpga_arch)
Selecting part EP3C16F484C6
@N: FA174 |The following device usage report estimates place and route data. Please look at the place and route report for final resource usage.

Total combinational functions 791 of 15408 ( 5%)
Logic element usage by number of inputs
		  4 input functions 	 347
		  3 input functions 	 221
		  <=2 input functions 	 223
Logic elements by mode
		  normal mode            708
		  arithmetic mode        83
Total registers 979 of 16490 ( 5%)
I/O pins 293 of 161 (182%), total I/O based on largest package of this part.

Number of I/O registers
			Input DDRs    :0
			Output DDRs   :2

DSP Blocks:     0  (0 nine-bit DSP elements).
DSP Utilization: 0.00% of available 56 blocks (112 nine-bit).
ShiftTap:       0  (0 registers)
Ena:             702
Sload:           253
Sclr:            96
Total ESB:      0 bits 

##### END OF AREA REPORT #####]

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:13s; Memory used current: 55MB peak: 151MB)

Process took 0h:00m:13s realtime, 0h:00m:13s cputime
# Thu May 29 07:11:25 2014

###########################################################]
