0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/MJ/Documents/Vivado/pipelined-RV32IMC/pipelined-RV32IMC.sim/sim_1/impl/timing/xsim/tb_top_time_impl.v,1580045882,verilog,,C:/Users/MJ/Documents/Vivado/pipelined-RV32IMC/pipelined-RV32IMC.srcs/sim_1/new/tb_top.v,,glbl;pc;pipereg_exe_mem;pipereg_id_exe;pipereg_if_id;pipereg_mem_wb;top,,,,,,,,
C:/Users/MJ/Documents/Vivado/pipelined-RV32IMC/pipelined-RV32IMC.srcs/sim_1/new/tb_top.v,1580039785,verilog,,,,answerkey;tb_top,,,,,,,,
