<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog>
        <logs message="ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***" projectName="serialization_HLS" solutionName="solution1" date="2022-11-13T23:11:31.790+0800"/>
        <logs message="ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***" projectName="serialization_HLS" solutionName="solution1" date="2022-11-13T23:11:31.723+0800"/>
        <logs message="ERROR: [COSIM 212-366] Cannot delete directory  'sim/verilog': it is being used by another program. Please close the program and try again.&#xD;&#xA;error deleting &quot;sim/verilog&quot;: permission denied" projectName="serialization_HLS" solutionName="solution1" date="2022-11-13T23:11:31.715+0800"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="serialization_HLS" solutionName="solution1" date="2022-11-13T23:03:30.484+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'dut_Pipeline_VITIS_LOOP_231_20/m_axi_gmem_BREADY' to 0." projectName="serialization_HLS" solutionName="solution1" date="2022-11-13T23:03:30.232+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'dut_Pipeline_VITIS_LOOP_231_20/m_axi_gmem_AWUSER' to 0." projectName="serialization_HLS" solutionName="solution1" date="2022-11-13T23:03:30.217+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'dut_Pipeline_VITIS_LOOP_231_20/m_axi_gmem_AWREGION' to 0." projectName="serialization_HLS" solutionName="solution1" date="2022-11-13T23:03:30.202+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'dut_Pipeline_VITIS_LOOP_231_20/m_axi_gmem_AWQOS' to 0." projectName="serialization_HLS" solutionName="solution1" date="2022-11-13T23:03:30.190+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'dut_Pipeline_VITIS_LOOP_231_20/m_axi_gmem_AWPROT' to 0." projectName="serialization_HLS" solutionName="solution1" date="2022-11-13T23:03:30.174+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'dut_Pipeline_VITIS_LOOP_231_20/m_axi_gmem_AWCACHE' to 0." projectName="serialization_HLS" solutionName="solution1" date="2022-11-13T23:03:30.159+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'dut_Pipeline_VITIS_LOOP_231_20/m_axi_gmem_AWLOCK' to 0." projectName="serialization_HLS" solutionName="solution1" date="2022-11-13T23:03:30.148+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'dut_Pipeline_VITIS_LOOP_231_20/m_axi_gmem_AWBURST' to 0." projectName="serialization_HLS" solutionName="solution1" date="2022-11-13T23:03:30.130+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'dut_Pipeline_VITIS_LOOP_231_20/m_axi_gmem_AWSIZE' to 0." projectName="serialization_HLS" solutionName="solution1" date="2022-11-13T23:03:30.119+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'dut_Pipeline_VITIS_LOOP_231_20/m_axi_gmem_AWLEN' to 0." projectName="serialization_HLS" solutionName="solution1" date="2022-11-13T23:03:30.105+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'dut_Pipeline_VITIS_LOOP_231_20/m_axi_gmem_AWID' to 0." projectName="serialization_HLS" solutionName="solution1" date="2022-11-13T23:03:30.089+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'dut_Pipeline_VITIS_LOOP_231_20/m_axi_gmem_AWADDR' to 0." projectName="serialization_HLS" solutionName="solution1" date="2022-11-13T23:03:30.078+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'dut_Pipeline_VITIS_LOOP_231_20/m_axi_gmem_AWVALID' to 0." projectName="serialization_HLS" solutionName="solution1" date="2022-11-13T23:03:30.068+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'dut_Pipeline_VITIS_LOOP_177_14/m_axi_gmem_BREADY' to 0." projectName="serialization_HLS" solutionName="solution1" date="2022-11-13T23:03:29.391+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'dut_Pipeline_VITIS_LOOP_177_14/m_axi_gmem_AWUSER' to 0." projectName="serialization_HLS" solutionName="solution1" date="2022-11-13T23:03:29.381+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'dut_Pipeline_VITIS_LOOP_177_14/m_axi_gmem_AWREGION' to 0." projectName="serialization_HLS" solutionName="solution1" date="2022-11-13T23:03:29.371+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'dut_Pipeline_VITIS_LOOP_177_14/m_axi_gmem_AWQOS' to 0." projectName="serialization_HLS" solutionName="solution1" date="2022-11-13T23:03:29.361+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'dut_Pipeline_VITIS_LOOP_177_14/m_axi_gmem_AWPROT' to 0." projectName="serialization_HLS" solutionName="solution1" date="2022-11-13T23:03:29.351+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'dut_Pipeline_VITIS_LOOP_177_14/m_axi_gmem_AWCACHE' to 0." projectName="serialization_HLS" solutionName="solution1" date="2022-11-13T23:03:29.340+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'dut_Pipeline_VITIS_LOOP_177_14/m_axi_gmem_AWLOCK' to 0." projectName="serialization_HLS" solutionName="solution1" date="2022-11-13T23:03:29.330+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'dut_Pipeline_VITIS_LOOP_177_14/m_axi_gmem_AWBURST' to 0." projectName="serialization_HLS" solutionName="solution1" date="2022-11-13T23:03:29.319+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'dut_Pipeline_VITIS_LOOP_177_14/m_axi_gmem_AWSIZE' to 0." projectName="serialization_HLS" solutionName="solution1" date="2022-11-13T23:03:29.308+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'dut_Pipeline_VITIS_LOOP_177_14/m_axi_gmem_AWLEN' to 0." projectName="serialization_HLS" solutionName="solution1" date="2022-11-13T23:03:29.299+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'dut_Pipeline_VITIS_LOOP_177_14/m_axi_gmem_AWID' to 0." projectName="serialization_HLS" solutionName="solution1" date="2022-11-13T23:03:29.291+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'dut_Pipeline_VITIS_LOOP_177_14/m_axi_gmem_AWADDR' to 0." projectName="serialization_HLS" solutionName="solution1" date="2022-11-13T23:03:29.272+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'dut_Pipeline_VITIS_LOOP_177_14/m_axi_gmem_AWVALID' to 0." projectName="serialization_HLS" solutionName="solution1" date="2022-11-13T23:03:29.263+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln40', top.cpp:40)) in the first pipeline iteration (II = 9 cycles).&#xD;&#xA;Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-878.html" projectName="serialization_HLS" solutionName="solution1" date="2022-11-13T23:03:24.205+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln40', top.cpp:40)) in the first pipeline iteration (II = 7 cycles).&#xD;&#xA;Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-878.html" projectName="serialization_HLS" solutionName="solution1" date="2022-11-13T23:03:24.195+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln40', top.cpp:40)) in the first pipeline iteration (II = 4 cycles).&#xD;&#xA;Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-878.html" projectName="serialization_HLS" solutionName="solution1" date="2022-11-13T23:03:24.183+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln40', top.cpp:40)) in the first pipeline iteration (II = 3 cycles).&#xD;&#xA;Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-878.html" projectName="serialization_HLS" solutionName="solution1" date="2022-11-13T23:03:24.172+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln40', top.cpp:40)) in the first pipeline iteration (II = 2 cycles).&#xD;&#xA;Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-878.html" projectName="serialization_HLS" solutionName="solution1" date="2022-11-13T23:03:24.163+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln40', top.cpp:40)) in the first pipeline iteration (II = 1 cycles).&#xD;&#xA;Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-878.html" projectName="serialization_HLS" solutionName="solution1" date="2022-11-13T23:03:24.151+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_223_18' (top.cpp:223:39) in function 'dut' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.&#xD;&#xA;Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html" projectName="serialization_HLS" solutionName="solution1" date="2022-11-13T23:03:23.845+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_225_19' (top.cpp:226:11) in function 'dut' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.&#xD;&#xA;Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html" projectName="serialization_HLS" solutionName="solution1" date="2022-11-13T23:03:23.804+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_37_1' (top.cpp:24:15) in function 'dut' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.&#xD;&#xA;Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html" projectName="serialization_HLS" solutionName="solution1" date="2022-11-13T23:03:23.746+0800" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).&#xD;&#xA;## set designtopgroup [add_wave_group &quot;Design Top Signals&quot;]&#xD;&#xA;## set cinoutgroup [add_wave_group &quot;C InOuts&quot; -into $designtopgroup]&#xD;&#xA;## set src_buff__dst_buff_group [add_wave_group src_buff__dst_buff(axi_master) -into $cinoutgroup]&#xD;&#xA;## set rdata_group [add_wave_group &quot;Read Channel&quot; -into $src_buff__dst_buff_group]&#xD;&#xA;## set wdata_group [add_wave_group &quot;Write Channel&quot; -into $src_buff__dst_buff_group]&#xD;&#xA;## set ctrl_group [add_wave_group &quot;Handshakes&quot; -into $src_buff__dst_buff_group]&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_BUSER -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_BID -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_BRESP -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_BREADY -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_BVALID -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_RRESP -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_RUSER -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_RID -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_RLAST -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_RDATA -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_RREADY -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_RVALID -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_ARUSER -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_ARREGION -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_ARQOS -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_ARPROT -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_ARCACHE -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_ARLOCK -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_ARBURST -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_ARSIZE -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_ARLEN -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_ARID -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_ARADDR -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_ARREADY -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_ARVALID -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_WUSER -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_WID -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_WLAST -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_WSTRB -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_WDATA -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_WREADY -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_WVALID -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_AWUSER -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_AWREGION -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_AWQOS -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_AWPROT -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_AWCACHE -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_AWLOCK -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_AWBURST -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_AWSIZE -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_AWLEN -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_AWID -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_AWADDR -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_AWREADY -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_AWVALID -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## set cinputgroup [add_wave_group &quot;C Inputs&quot; -into $designtopgroup]&#xD;&#xA;## set return_group [add_wave_group return(wire) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/src_sz -into $return_group -radix hex&#xD;&#xA;## set src_buff__dst_buff_group [add_wave_group src_buff__dst_buff(axi_slave) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_BRESP -into $src_buff__dst_buff_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_BREADY -into $src_buff__dst_buff_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_BVALID -into $src_buff__dst_buff_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_RRESP -into $src_buff__dst_buff_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_RDATA -into $src_buff__dst_buff_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_RREADY -into $src_buff__dst_buff_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_RVALID -into $src_buff__dst_buff_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_ARREADY -into $src_buff__dst_buff_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_ARVALID -into $src_buff__dst_buff_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_ARADDR -into $src_buff__dst_buff_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_WSTRB -into $src_buff__dst_buff_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_WDATA -into $src_buff__dst_buff_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_WREADY -into $src_buff__dst_buff_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_WVALID -into $src_buff__dst_buff_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_AWREADY -into $src_buff__dst_buff_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_AWVALID -into $src_buff__dst_buff_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_AWADDR -into $src_buff__dst_buff_group -radix hex&#xD;&#xA;## set blocksiggroup [add_wave_group &quot;Block-level IO Handshake&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/ap_start -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/ap_done -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/ap_idle -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/ap_ready -into $blocksiggroup&#xD;&#xA;## set resetgroup [add_wave_group &quot;Reset&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/ap_rst_n -into $resetgroup&#xD;&#xA;## set clockgroup [add_wave_group &quot;Clock&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/ap_clk -into $clockgroup&#xD;&#xA;## set testbenchgroup [add_wave_group &quot;Test Bench Signals&quot;]&#xD;&#xA;## set tbinternalsiggroup [add_wave_group &quot;Internal Signals&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_simstatus_group [add_wave_group &quot;Simulation Status&quot; -into $tbinternalsiggroup]&#xD;&#xA;## set tb_portdepth_group [add_wave_group &quot;Port Depth&quot; -into $tbinternalsiggroup]&#xD;&#xA;## add_wave /apatb_dut_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/ready_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/done_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/LENGTH_src_buff -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/LENGTH_src_sz -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/LENGTH_dst_buff -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/LENGTH_gmem -into $tb_portdepth_group -radix hex&#xD;&#xA;## set tbcinoutgroup [add_wave_group &quot;C InOuts&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_src_buff__dst_buff_group [add_wave_group src_buff__dst_buff(axi_master) -into $tbcinoutgroup]&#xD;&#xA;## set rdata_group [add_wave_group &quot;Read Channel&quot; -into $tb_src_buff__dst_buff_group]&#xD;&#xA;## set wdata_group [add_wave_group &quot;Write Channel&quot; -into $tb_src_buff__dst_buff_group]&#xD;&#xA;## set ctrl_group [add_wave_group &quot;Handshakes&quot; -into $tb_src_buff__dst_buff_group]&#xD;&#xA;## add_wave /apatb_dut_top/gmem_BUSER -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_BID -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_BRESP -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_BREADY -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_BVALID -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_RRESP -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_RUSER -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_RID -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_RLAST -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_RDATA -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_RREADY -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_RVALID -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_ARUSER -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_ARREGION -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_ARQOS -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_ARPROT -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_ARCACHE -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_ARLOCK -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_ARBURST -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_ARSIZE -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_ARLEN -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_ARID -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_ARADDR -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_ARREADY -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_ARVALID -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_WUSER -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_WID -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_WLAST -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_WSTRB -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_WDATA -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_WREADY -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_WVALID -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_AWUSER -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_AWREGION -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_AWQOS -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_AWPROT -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_AWCACHE -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_AWLOCK -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_AWBURST -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_AWSIZE -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_AWLEN -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_AWID -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_AWADDR -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_AWREADY -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_AWVALID -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## set tbcinputgroup [add_wave_group &quot;C Inputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_return_group [add_wave_group return(wire) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_dut_top/src_sz -into $tb_return_group -radix hex&#xD;&#xA;## set tb_src_buff__dst_buff_group [add_wave_group src_buff__dst_buff(axi_slave) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_dut_top/control_BRESP -into $tb_src_buff__dst_buff_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_BREADY -into $tb_src_buff__dst_buff_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_BVALID -into $tb_src_buff__dst_buff_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_RRESP -into $tb_src_buff__dst_buff_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_RDATA -into $tb_src_buff__dst_buff_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_RREADY -into $tb_src_buff__dst_buff_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_RVALID -into $tb_src_buff__dst_buff_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_ARREADY -into $tb_src_buff__dst_buff_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_ARVALID -into $tb_src_buff__dst_buff_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_ARADDR -into $tb_src_buff__dst_buff_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_WSTRB -into $tb_src_buff__dst_buff_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_WDATA -into $tb_src_buff__dst_buff_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_WREADY -into $tb_src_buff__dst_buff_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_WVALID -into $tb_src_buff__dst_buff_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_AWREADY -into $tb_src_buff__dst_buff_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_AWVALID -into $tb_src_buff__dst_buff_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_AWADDR -into $tb_src_buff__dst_buff_group -radix hex&#xD;&#xA;## save_wave_config dut.wcfg&#xD;&#xA;## run all&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xD;&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xD;&#xA;//&#xD;&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// RTL Simulation : 0 / 1 [n/a] @ &quot;116000&quot;&#xD;&#xA;// RTL Simulation : 1 / 1 [n/a] @ &quot;2738540000&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;$finish called at time : 2738588 ns : File &quot;C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/sim/verilog/dut.autotb.v&quot; Line 546&#xD;&#xA;run: Time (s): cpu = 00:02:35 ; elapsed = 00:02:37 . Memory (MB): peak = 1229.484 ; gain = 0.000&#xD;&#xA;## quit" projectName="serialization_HLS" solutionName="solution1" date="2022-11-13T23:22:10.691+0800" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).&#xD;&#xA;## set designtopgroup [add_wave_group &quot;Design Top Signals&quot;]&#xD;&#xA;## set cinoutgroup [add_wave_group &quot;C InOuts&quot; -into $designtopgroup]&#xD;&#xA;## set src_buff__dst_buff_group [add_wave_group src_buff__dst_buff(axi_master) -into $cinoutgroup]&#xD;&#xA;## set rdata_group [add_wave_group &quot;Read Channel&quot; -into $src_buff__dst_buff_group]&#xD;&#xA;## set wdata_group [add_wave_group &quot;Write Channel&quot; -into $src_buff__dst_buff_group]&#xD;&#xA;## set ctrl_group [add_wave_group &quot;Handshakes&quot; -into $src_buff__dst_buff_group]&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_BUSER -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_BID -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_BRESP -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_BREADY -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_BVALID -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_RRESP -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_RUSER -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_RID -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_RLAST -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_RDATA -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_RREADY -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_RVALID -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_ARUSER -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_ARREGION -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_ARQOS -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_ARPROT -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_ARCACHE -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_ARLOCK -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_ARBURST -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_ARSIZE -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_ARLEN -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_ARID -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_ARADDR -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_ARREADY -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_ARVALID -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_WUSER -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_WID -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_WLAST -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_WSTRB -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_WDATA -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_WREADY -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_WVALID -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_AWUSER -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_AWREGION -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_AWQOS -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_AWPROT -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_AWCACHE -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_AWLOCK -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_AWBURST -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_AWSIZE -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_AWLEN -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_AWID -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_AWADDR -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_AWREADY -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_AWVALID -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## set cinputgroup [add_wave_group &quot;C Inputs&quot; -into $designtopgroup]&#xD;&#xA;## set return_group [add_wave_group return(wire) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/src_sz -into $return_group -radix hex&#xD;&#xA;## set src_buff__dst_buff_group [add_wave_group src_buff__dst_buff(axi_slave) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_BRESP -into $src_buff__dst_buff_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_BREADY -into $src_buff__dst_buff_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_BVALID -into $src_buff__dst_buff_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_RRESP -into $src_buff__dst_buff_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_RDATA -into $src_buff__dst_buff_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_RREADY -into $src_buff__dst_buff_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_RVALID -into $src_buff__dst_buff_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_ARREADY -into $src_buff__dst_buff_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_ARVALID -into $src_buff__dst_buff_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_ARADDR -into $src_buff__dst_buff_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_WSTRB -into $src_buff__dst_buff_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_WDATA -into $src_buff__dst_buff_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_WREADY -into $src_buff__dst_buff_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_WVALID -into $src_buff__dst_buff_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_AWREADY -into $src_buff__dst_buff_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_AWVALID -into $src_buff__dst_buff_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_AWADDR -into $src_buff__dst_buff_group -radix hex&#xD;&#xA;## set blocksiggroup [add_wave_group &quot;Block-level IO Handshake&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/ap_start -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/ap_done -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/ap_idle -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/ap_ready -into $blocksiggroup&#xD;&#xA;## set resetgroup [add_wave_group &quot;Reset&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/ap_rst_n -into $resetgroup&#xD;&#xA;## set clockgroup [add_wave_group &quot;Clock&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/ap_clk -into $clockgroup&#xD;&#xA;## set testbenchgroup [add_wave_group &quot;Test Bench Signals&quot;]&#xD;&#xA;## set tbinternalsiggroup [add_wave_group &quot;Internal Signals&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_simstatus_group [add_wave_group &quot;Simulation Status&quot; -into $tbinternalsiggroup]&#xD;&#xA;## set tb_portdepth_group [add_wave_group &quot;Port Depth&quot; -into $tbinternalsiggroup]&#xD;&#xA;## add_wave /apatb_dut_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/ready_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/done_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/LENGTH_src_buff -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/LENGTH_src_sz -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/LENGTH_dst_buff -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/LENGTH_gmem -into $tb_portdepth_group -radix hex&#xD;&#xA;## set tbcinoutgroup [add_wave_group &quot;C InOuts&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_src_buff__dst_buff_group [add_wave_group src_buff__dst_buff(axi_master) -into $tbcinoutgroup]&#xD;&#xA;## set rdata_group [add_wave_group &quot;Read Channel&quot; -into $tb_src_buff__dst_buff_group]&#xD;&#xA;## set wdata_group [add_wave_group &quot;Write Channel&quot; -into $tb_src_buff__dst_buff_group]&#xD;&#xA;## set ctrl_group [add_wave_group &quot;Handshakes&quot; -into $tb_src_buff__dst_buff_group]&#xD;&#xA;## add_wave /apatb_dut_top/gmem_BUSER -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_BID -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_BRESP -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_BREADY -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_BVALID -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_RRESP -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_RUSER -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_RID -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_RLAST -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_RDATA -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_RREADY -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_RVALID -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_ARUSER -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_ARREGION -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_ARQOS -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_ARPROT -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_ARCACHE -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_ARLOCK -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_ARBURST -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_ARSIZE -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_ARLEN -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_ARID -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_ARADDR -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_ARREADY -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_ARVALID -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_WUSER -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_WID -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_WLAST -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_WSTRB -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_WDATA -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_WREADY -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_WVALID -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_AWUSER -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_AWREGION -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_AWQOS -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_AWPROT -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_AWCACHE -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_AWLOCK -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_AWBURST -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_AWSIZE -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_AWLEN -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_AWID -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_AWADDR -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_AWREADY -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_AWVALID -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## set tbcinputgroup [add_wave_group &quot;C Inputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_return_group [add_wave_group return(wire) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_dut_top/src_sz -into $tb_return_group -radix hex&#xD;&#xA;## set tb_src_buff__dst_buff_group [add_wave_group src_buff__dst_buff(axi_slave) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_dut_top/control_BRESP -into $tb_src_buff__dst_buff_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_BREADY -into $tb_src_buff__dst_buff_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_BVALID -into $tb_src_buff__dst_buff_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_RRESP -into $tb_src_buff__dst_buff_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_RDATA -into $tb_src_buff__dst_buff_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_RREADY -into $tb_src_buff__dst_buff_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_RVALID -into $tb_src_buff__dst_buff_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_ARREADY -into $tb_src_buff__dst_buff_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_ARVALID -into $tb_src_buff__dst_buff_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_ARADDR -into $tb_src_buff__dst_buff_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_WSTRB -into $tb_src_buff__dst_buff_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_WDATA -into $tb_src_buff__dst_buff_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_WREADY -into $tb_src_buff__dst_buff_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_WVALID -into $tb_src_buff__dst_buff_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_AWREADY -into $tb_src_buff__dst_buff_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_AWVALID -into $tb_src_buff__dst_buff_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_AWADDR -into $tb_src_buff__dst_buff_group -radix hex&#xD;&#xA;## save_wave_config dut.wcfg&#xD;&#xA;## run all&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xD;&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xD;&#xA;//&#xD;&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// RTL Simulation : 0 / 1 [n/a] @ &quot;116000&quot;&#xD;&#xA;// RTL Simulation : 1 / 1 [n/a] @ &quot;2012132000&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;$finish called at time : 2012180 ns : File &quot;C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/sim/verilog/dut.autotb.v&quot; Line 546&#xD;&#xA;run: Time (s): cpu = 00:01:48 ; elapsed = 00:01:50 . Memory (MB): peak = 1233.156 ; gain = 0.000&#xD;&#xA;## quit" projectName="serialization_HLS" solutionName="solution1" date="2022-11-13T23:14:05.201+0800" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).&#xD;&#xA;## set designtopgroup [add_wave_group &quot;Design Top Signals&quot;]&#xD;&#xA;## set cinoutgroup [add_wave_group &quot;C InOuts&quot; -into $designtopgroup]&#xD;&#xA;## set src_buff__dst_buff_group [add_wave_group src_buff__dst_buff(axi_master) -into $cinoutgroup]&#xD;&#xA;## set rdata_group [add_wave_group &quot;Read Channel&quot; -into $src_buff__dst_buff_group]&#xD;&#xA;## set wdata_group [add_wave_group &quot;Write Channel&quot; -into $src_buff__dst_buff_group]&#xD;&#xA;## set ctrl_group [add_wave_group &quot;Handshakes&quot; -into $src_buff__dst_buff_group]&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_BUSER -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_BID -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_BRESP -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_BREADY -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_BVALID -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_RRESP -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_RUSER -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_RID -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_RLAST -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_RDATA -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_RREADY -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_RVALID -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_ARUSER -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_ARREGION -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_ARQOS -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_ARPROT -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_ARCACHE -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_ARLOCK -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_ARBURST -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_ARSIZE -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_ARLEN -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_ARID -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_ARADDR -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_ARREADY -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_ARVALID -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_WUSER -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_WID -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_WLAST -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_WSTRB -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_WDATA -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_WREADY -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_WVALID -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_AWUSER -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_AWREGION -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_AWQOS -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_AWPROT -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_AWCACHE -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_AWLOCK -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_AWBURST -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_AWSIZE -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_AWLEN -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_AWID -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_AWADDR -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_AWREADY -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_AWVALID -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## set cinputgroup [add_wave_group &quot;C Inputs&quot; -into $designtopgroup]&#xD;&#xA;## set return_group [add_wave_group return(wire) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/src_sz -into $return_group -radix hex&#xD;&#xA;## set src_buff__dst_buff_group [add_wave_group src_buff__dst_buff(axi_slave) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_BRESP -into $src_buff__dst_buff_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_BREADY -into $src_buff__dst_buff_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_BVALID -into $src_buff__dst_buff_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_RRESP -into $src_buff__dst_buff_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_RDATA -into $src_buff__dst_buff_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_RREADY -into $src_buff__dst_buff_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_RVALID -into $src_buff__dst_buff_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_ARREADY -into $src_buff__dst_buff_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_ARVALID -into $src_buff__dst_buff_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_ARADDR -into $src_buff__dst_buff_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_WSTRB -into $src_buff__dst_buff_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_WDATA -into $src_buff__dst_buff_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_WREADY -into $src_buff__dst_buff_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_WVALID -into $src_buff__dst_buff_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_AWREADY -into $src_buff__dst_buff_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_AWVALID -into $src_buff__dst_buff_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_AWADDR -into $src_buff__dst_buff_group -radix hex&#xD;&#xA;## set blocksiggroup [add_wave_group &quot;Block-level IO Handshake&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/ap_start -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/ap_done -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/ap_idle -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/ap_ready -into $blocksiggroup&#xD;&#xA;## set resetgroup [add_wave_group &quot;Reset&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/ap_rst_n -into $resetgroup&#xD;&#xA;## set clockgroup [add_wave_group &quot;Clock&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/ap_clk -into $clockgroup&#xD;&#xA;## set testbenchgroup [add_wave_group &quot;Test Bench Signals&quot;]&#xD;&#xA;## set tbinternalsiggroup [add_wave_group &quot;Internal Signals&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_simstatus_group [add_wave_group &quot;Simulation Status&quot; -into $tbinternalsiggroup]&#xD;&#xA;## set tb_portdepth_group [add_wave_group &quot;Port Depth&quot; -into $tbinternalsiggroup]&#xD;&#xA;## add_wave /apatb_dut_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/ready_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/done_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/LENGTH_src_buff -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/LENGTH_src_sz -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/LENGTH_dst_buff -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/LENGTH_gmem -into $tb_portdepth_group -radix hex&#xD;&#xA;## set tbcinoutgroup [add_wave_group &quot;C InOuts&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_src_buff__dst_buff_group [add_wave_group src_buff__dst_buff(axi_master) -into $tbcinoutgroup]&#xD;&#xA;## set rdata_group [add_wave_group &quot;Read Channel&quot; -into $tb_src_buff__dst_buff_group]&#xD;&#xA;## set wdata_group [add_wave_group &quot;Write Channel&quot; -into $tb_src_buff__dst_buff_group]&#xD;&#xA;## set ctrl_group [add_wave_group &quot;Handshakes&quot; -into $tb_src_buff__dst_buff_group]&#xD;&#xA;## add_wave /apatb_dut_top/gmem_BUSER -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_BID -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_BRESP -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_BREADY -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_BVALID -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_RRESP -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_RUSER -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_RID -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_RLAST -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_RDATA -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_RREADY -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_RVALID -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_ARUSER -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_ARREGION -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_ARQOS -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_ARPROT -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_ARCACHE -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_ARLOCK -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_ARBURST -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_ARSIZE -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_ARLEN -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_ARID -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_ARADDR -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_ARREADY -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_ARVALID -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_WUSER -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_WID -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_WLAST -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_WSTRB -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_WDATA -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_WREADY -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_WVALID -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_AWUSER -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_AWREGION -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_AWQOS -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_AWPROT -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_AWCACHE -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_AWLOCK -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_AWBURST -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_AWSIZE -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_AWLEN -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_AWID -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_AWADDR -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_AWREADY -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/gmem_AWVALID -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## set tbcinputgroup [add_wave_group &quot;C Inputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_return_group [add_wave_group return(wire) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_dut_top/src_sz -into $tb_return_group -radix hex&#xD;&#xA;## set tb_src_buff__dst_buff_group [add_wave_group src_buff__dst_buff(axi_slave) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_dut_top/control_BRESP -into $tb_src_buff__dst_buff_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_BREADY -into $tb_src_buff__dst_buff_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_BVALID -into $tb_src_buff__dst_buff_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_RRESP -into $tb_src_buff__dst_buff_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_RDATA -into $tb_src_buff__dst_buff_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_RREADY -into $tb_src_buff__dst_buff_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_RVALID -into $tb_src_buff__dst_buff_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_ARREADY -into $tb_src_buff__dst_buff_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_ARVALID -into $tb_src_buff__dst_buff_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_ARADDR -into $tb_src_buff__dst_buff_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_WSTRB -into $tb_src_buff__dst_buff_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_WDATA -into $tb_src_buff__dst_buff_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_WREADY -into $tb_src_buff__dst_buff_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_WVALID -into $tb_src_buff__dst_buff_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_AWREADY -into $tb_src_buff__dst_buff_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_AWVALID -into $tb_src_buff__dst_buff_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_AWADDR -into $tb_src_buff__dst_buff_group -radix hex&#xD;&#xA;## save_wave_config dut.wcfg&#xD;&#xA;## run all&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xD;&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xD;&#xA;//&#xD;&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// RTL Simulation : 0 / 1 [n/a] @ &quot;116000&quot;&#xD;&#xA;// RTL Simulation : 1 / 1 [n/a] @ &quot;726732000&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;$finish called at time : 726780 ns : File &quot;C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/sim/verilog/dut.autotb.v&quot; Line 546&#xD;&#xA;run: Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1229.387 ; gain = 0.000&#xD;&#xA;## quit" projectName="serialization_HLS" solutionName="solution1" date="2022-11-13T23:07:16.993+0800" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
