/* ============================================================================ 
 * Copyright (c) Texas Instruments Inc 2008 Use of this software is
 * controlled by the terms and conditions found in the license agreement
 * under which this software has been supplied.
 * =========================================================================== */
/** ============================================================================
 *   @file  cslr_iss_regs.h
 *
 *   @path  $(CSLPATH)\inc
 *
 *   @desc  This file contains the Register Descriptions for the instances of component ISS_REGS
 *          
 *  ============================================================================
*/
#ifndef _CSLR_ISS_REGS_H_
#ifdef __cplusplus
extern "C" {
#endif /* __cplusplus */
#define _CSLR_ISS_REGS_H_

#include <ti/psp/iss/hal/iss/common/csl_utils/csl_types.h>

/** Number of Serializers */
#define CSL_ISS_REGS_NUM_OF_SERIALIZERS 10

/* Minimum unit = 1 byte */

/**************************************************************************\
* Register Overlay Structure for instance ISS_REGS of component ISS_REGS
\**************************************************************************/
typedef struct {
    volatile Uint32 ISS_HL_REVISION;
    volatile Uint32 ISS_HL_HWINFO;
    volatile Uint8 RSVD0[8];
    volatile Uint32 ISS_HL_SYSCONFIG;
    volatile Uint8 RSVD1[8];
    volatile Uint32 ISS_HL_IRQ_EOI;
    volatile Uint32 ISS_HL_IRQSTATUS_RAW_0;
    volatile Uint32 ISS_HL_IRQSTATUS_0;
    volatile Uint32 ISS_HL_IRQENABLE_SET_0;
    volatile Uint32 ISS_HL_IRQENABLE_CLR_0;
    volatile Uint32 ISS_HL_IRQSTATUS_RAW_1;
    volatile Uint32 ISS_HL_IRQSTATUS_1;
    volatile Uint32 ISS_HL_IRQENABLE_SET_1;
    volatile Uint32 ISS_HL_IRQENABLE_CLR_1;
    volatile Uint32 ISS_HL_IRQSTATUS_RAW_2;
    volatile Uint32 ISS_HL_IRQSTATUS_2;
    volatile Uint32 ISS_HL_IRQENABLE_SET_2;
    volatile Uint32 ISS_HL_IRQENABLE_CLR_2;
    volatile Uint32 ISS_HL_IRQSTATUS_RAW_3;
    volatile Uint32 ISS_HL_IRQSTATUS_3;
    volatile Uint32 ISS_HL_IRQENABLE_SET_3;
    volatile Uint32 ISS_HL_IRQENABLE_CLR_3;
    volatile Uint32 ISS_HL_IRQSTATUS_RAW_4;
    volatile Uint32 ISS_HL_IRQSTATUS_4;
    volatile Uint32 ISS_HL_IRQENABLE_SET_4;
    volatile Uint32 ISS_HL_IRQENABLE_CLR_4;
    volatile Uint32 ISS_HL_IRQSTATUS_RAW_5;
    volatile Uint32 ISS_HL_IRQSTATUS_5;
    volatile Uint32 ISS_HL_IRQENABLE_SET_5;
    volatile Uint32 ISS_HL_IRQENABLE_CLR_5;
    volatile Uint32 ISS_CTRL;
    volatile Uint32 ISS_CLKCTRL;
    volatile Uint32 ISS_CLKSTAT;
    volatile Uint32 ISS_PM_STATUS;
} CSL_Iss_regs_Regs;

/**************************************************************************\
* Overlay structure typedef definition
\**************************************************************************/
typedef volatile CSL_Iss_regs_Regs *CSL_Iss_regs_RegsOvly;

/**************************************************************************\
* Field Definition Macros
\**************************************************************************/

/* ISS_HL_REVISION */

#define CSL_ISS_REGS_ISS_HL_REVISION_Y_MINOR_MASK (0x0000003Fu)
#define CSL_ISS_REGS_ISS_HL_REVISION_Y_MINOR_SHIFT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_REVISION_Y_MINOR_RESETVAL (0x00000000u)

#define CSL_ISS_REGS_ISS_HL_REVISION_CUSTOM_MASK (0x000000C0u)
#define CSL_ISS_REGS_ISS_HL_REVISION_CUSTOM_SHIFT (0x00000006u)
#define CSL_ISS_REGS_ISS_HL_REVISION_CUSTOM_RESETVAL (0x00000000u)
/*----CUSTOM Tokens----*/
#define CSL_ISS_REGS_ISS_HL_REVISION_CUSTOM_STANDARD (0x00000000u)

#define CSL_ISS_REGS_ISS_HL_REVISION_X_MAJOR_MASK (0x00000700u)
#define CSL_ISS_REGS_ISS_HL_REVISION_X_MAJOR_SHIFT (0x00000008u)
#define CSL_ISS_REGS_ISS_HL_REVISION_X_MAJOR_RESETVAL (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_REVISION_R_RTL_MASK (0x0000F800u)
#define CSL_ISS_REGS_ISS_HL_REVISION_R_RTL_SHIFT (0x0000000Bu)
#define CSL_ISS_REGS_ISS_HL_REVISION_R_RTL_RESETVAL (0x00000000u)

#define CSL_ISS_REGS_ISS_HL_REVISION_FUNC_MASK (0x0FFF0000u)
#define CSL_ISS_REGS_ISS_HL_REVISION_FUNC_SHIFT (0x00000010u)
#define CSL_ISS_REGS_ISS_HL_REVISION_FUNC_RESETVAL (0x00000000u)

#define CSL_ISS_REGS_ISS_HL_REVISION_SCHEME_MASK (0xC0000000u)
#define CSL_ISS_REGS_ISS_HL_REVISION_SCHEME_SHIFT (0x0000001Eu)
#define CSL_ISS_REGS_ISS_HL_REVISION_SCHEME_RESETVAL (0x00000001u)
/*----SCHEME Tokens----*/
#define CSL_ISS_REGS_ISS_HL_REVISION_SCHEME_LEGACY (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_REVISION_SCHEME_H08 (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_REVISION_RESETVAL (0x40000100u)

/* ISS_HL_HWINFO */

#define CSL_ISS_REGS_ISS_HL_HWINFO_BRIDGE_BUFF_MASK (0x00000007u)
#define CSL_ISS_REGS_ISS_HL_HWINFO_BRIDGE_BUFF_SHIFT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_HWINFO_BRIDGE_BUFF_RESETVAL (0x00000003u)
/*----BRIDGE_BUFF Tokens----*/
#define CSL_ISS_REGS_ISS_HL_HWINFO_BRIDGE_BUFF_S8 (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_HWINFO_BRIDGE_BUFF_S16 (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_HWINFO_BRIDGE_BUFF_S32 (0x00000002u)
#define CSL_ISS_REGS_ISS_HL_HWINFO_BRIDGE_BUFF_S64 (0x00000003u)
#define CSL_ISS_REGS_ISS_HL_HWINFO_BRIDGE_BUFF_S128 (0x00000004u)

#define CSL_ISS_REGS_ISS_HL_HWINFO_RESETVAL (0x00000003u)

/* ISS_HL_SYSCONFIG */

#define CSL_ISS_REGS_ISS_HL_SYSCONFIG_SOFTRESET_MASK (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_SYSCONFIG_SOFTRESET_SHIFT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_SYSCONFIG_SOFTRESET_RESETVAL (0x00000000u)
/*----SOFTRESET Tokens----*/
#define CSL_ISS_REGS_ISS_HL_SYSCONFIG_SOFTRESET_DONE (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_SYSCONFIG_SOFTRESET_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_SYSCONFIG_SOFTRESET_RESET (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_SYSCONFIG_SOFTRESET_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_SYSCONFIG_IDLEMODE_MASK (0x0000000Cu)
#define CSL_ISS_REGS_ISS_HL_SYSCONFIG_IDLEMODE_SHIFT (0x00000002u)
#define CSL_ISS_REGS_ISS_HL_SYSCONFIG_IDLEMODE_RESETVAL (0x00000002u)
/*----IDLEMODE Tokens----*/
#define CSL_ISS_REGS_ISS_HL_SYSCONFIG_IDLEMODE_FORCE (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_SYSCONFIG_IDLEMODE_NO (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_SYSCONFIG_IDLEMODE_SMART1 (0x00000002u)
#define CSL_ISS_REGS_ISS_HL_SYSCONFIG_IDLEMODE_SMART2 (0x00000003u)

#define CSL_ISS_REGS_ISS_HL_SYSCONFIG_STANDBYMODE_MASK (0x00000030u)
#define CSL_ISS_REGS_ISS_HL_SYSCONFIG_STANDBYMODE_SHIFT (0x00000004u)
#define CSL_ISS_REGS_ISS_HL_SYSCONFIG_STANDBYMODE_RESETVAL (0x00000002u)
/*----STANDBYMODE Tokens----*/
#define CSL_ISS_REGS_ISS_HL_SYSCONFIG_STANDBYMODE_FORCE (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_SYSCONFIG_STANDBYMODE_NO (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_SYSCONFIG_STANDBYMODE_SMART1 (0x00000002u)
#define CSL_ISS_REGS_ISS_HL_SYSCONFIG_STANDBYMODE_SMART2 (0x00000003u)

#define CSL_ISS_REGS_ISS_HL_SYSCONFIG_RESETVAL (0x00000028u)

/* ISS_HL_IRQ_EOI */

#define CSL_ISS_REGS_ISS_HL_IRQ_EOI_LINE_NUMBER_MASK (0x00000007u)
#define CSL_ISS_REGS_ISS_HL_IRQ_EOI_LINE_NUMBER_SHIFT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQ_EOI_LINE_NUMBER_RESETVAL (0x00000000u)
/*----LINE_NUMBER Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQ_EOI_LINE_NUMBER_READ0 (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQ_EOI_LINE_NUMBER_EOI0 (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQ_EOI_LINE_NUMBER_EOI1 (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQ_EOI_LINE_NUMBER_EOI2 (0x00000002u)
#define CSL_ISS_REGS_ISS_HL_IRQ_EOI_LINE_NUMBER_EOI3 (0x00000003u)
#define CSL_ISS_REGS_ISS_HL_IRQ_EOI_LINE_NUMBER_EOI4 (0x00000004u)
#define CSL_ISS_REGS_ISS_HL_IRQ_EOI_LINE_NUMBER_EOI5 (0x00000005u)

#define CSL_ISS_REGS_ISS_HL_IRQ_EOI_RESETVAL (0x00000000u)

/* ISS_HL_IRQSTATUS_RAW_0 */

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_0_ISP_IRQ0_MASK (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_0_ISP_IRQ0_SHIFT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_0_ISP_IRQ0_RESETVAL (0x00000000u)
/*----ISP_IRQ0 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_0_ISP_IRQ0_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_0_ISP_IRQ0_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_0_ISP_IRQ1_MASK (0x00000002u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_0_ISP_IRQ1_SHIFT (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_0_ISP_IRQ1_RESETVAL (0x00000000u)
/*----ISP_IRQ1 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_0_ISP_IRQ1_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_0_ISP_IRQ1_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_0_ISP_IRQ2_MASK (0x00000004u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_0_ISP_IRQ2_SHIFT (0x00000002u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_0_ISP_IRQ2_RESETVAL (0x00000000u)
/*----ISP_IRQ2 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_0_ISP_IRQ2_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_0_ISP_IRQ2_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_0_ISP_IRQ3_MASK (0x00000008u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_0_ISP_IRQ3_SHIFT (0x00000003u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_0_ISP_IRQ3_RESETVAL (0x00000000u)
/*----ISP_IRQ3 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_0_ISP_IRQ3_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_0_ISP_IRQ3_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_0_CSIA_IRQ_MASK (0x00000010u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_0_CSIA_IRQ_SHIFT (0x00000004u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_0_CSIA_IRQ_RESETVAL (0x00000000u)
/*----CSIA_IRQ Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_0_CSIA_IRQ_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_0_CSIA_IRQ_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_0_CSIB_IRQ_MASK (0x00000020u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_0_CSIB_IRQ_SHIFT (0x00000005u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_0_CSIB_IRQ_RESETVAL (0x00000000u)
/*----CSIB_IRQ Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_0_CSIB_IRQ_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_0_CSIB_IRQ_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_0_CCP2_IRQ0_MASK (0x00000040u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_0_CCP2_IRQ0_SHIFT (0x00000006u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_0_CCP2_IRQ0_RESETVAL (0x00000000u)
/*----CCP2_IRQ0 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_0_CCP2_IRQ0_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_0_CCP2_IRQ0_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_0_CCP2_IRQ1_MASK (0x00000080u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_0_CCP2_IRQ1_SHIFT (0x00000007u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_0_CCP2_IRQ1_RESETVAL (0x00000000u)
/*----CCP2_IRQ1 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_0_CCP2_IRQ1_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_0_CCP2_IRQ1_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_0_CCP2_IRQ2_MASK (0x00000100u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_0_CCP2_IRQ2_SHIFT (0x00000008u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_0_CCP2_IRQ2_RESETVAL (0x00000000u)
/*----CCP2_IRQ2 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_0_CCP2_IRQ2_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_0_CCP2_IRQ2_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_0_CCP2_IRQ3_MASK (0x00000200u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_0_CCP2_IRQ3_SHIFT (0x00000009u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_0_CCP2_IRQ3_RESETVAL (0x00000000u)
/*----CCP2_IRQ3 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_0_CCP2_IRQ3_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_0_CCP2_IRQ3_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_0_CBUFF_IRQ_MASK (0x00000400u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_0_CBUFF_IRQ_SHIFT (0x0000000Au)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_0_CBUFF_IRQ_RESETVAL (0x00000000u)
/*----CBUFF_IRQ Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_0_CBUFF_IRQ_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_0_CBUFF_IRQ_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_0_BTE_IRQ_MASK (0x00000800u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_0_BTE_IRQ_SHIFT (0x0000000Bu)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_0_BTE_IRQ_RESETVAL (0x00000000u)
/*----BTE_IRQ Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_0_BTE_IRQ_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_0_BTE_IRQ_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_0_SIMCOP_IRQ0_MASK (0x00001000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_0_SIMCOP_IRQ0_SHIFT (0x0000000Cu)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_0_SIMCOP_IRQ0_RESETVAL (0x00000000u)
/*----SIMCOP_IRQ0 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_0_SIMCOP_IRQ0_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_0_SIMCOP_IRQ0_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_0_SIMCOP_IRQ1_MASK (0x00002000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_0_SIMCOP_IRQ1_SHIFT (0x0000000Du)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_0_SIMCOP_IRQ1_RESETVAL (0x00000000u)
/*----SIMCOP_IRQ1 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_0_SIMCOP_IRQ1_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_0_SIMCOP_IRQ1_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_0_SIMCOP_IRQ2_MASK (0x00004000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_0_SIMCOP_IRQ2_SHIFT (0x0000000Eu)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_0_SIMCOP_IRQ2_RESETVAL (0x00000000u)
/*----SIMCOP_IRQ2 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_0_SIMCOP_IRQ2_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_0_SIMCOP_IRQ2_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_0_SIMCOP_IRQ3_MASK (0x00008000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_0_SIMCOP_IRQ3_SHIFT (0x0000000Fu)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_0_SIMCOP_IRQ3_RESETVAL (0x00000000u)
/*----SIMCOP_IRQ3 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_0_SIMCOP_IRQ3_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_0_SIMCOP_IRQ3_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_0_HS_VS_IRQ_MASK (0x00020000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_0_HS_VS_IRQ_SHIFT (0x00000011u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_0_HS_VS_IRQ_RESETVAL (0x00000000u)
/*----HS_VS_IRQ Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_0_HS_VS_IRQ_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_0_HS_VS_IRQ_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_0_HS_VS_IRQ_PENDING (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_0_HS_VS_IRQ_SET (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_0_RESETVAL (0x00000000u)

/* ISS_HL_IRQSTATUS_0 */

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_0_ISP_IRQ0_MASK (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_0_ISP_IRQ0_SHIFT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_0_ISP_IRQ0_RESETVAL (0x00000000u)
/*----ISP_IRQ0 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_0_ISP_IRQ0_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_0_ISP_IRQ0_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_0_ISP_IRQ1_MASK (0x00000002u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_0_ISP_IRQ1_SHIFT (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_0_ISP_IRQ1_RESETVAL (0x00000000u)
/*----ISP_IRQ1 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_0_ISP_IRQ1_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_0_ISP_IRQ1_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_0_ISP_IRQ2_MASK (0x00000004u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_0_ISP_IRQ2_SHIFT (0x00000002u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_0_ISP_IRQ2_RESETVAL (0x00000000u)
/*----ISP_IRQ2 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_0_ISP_IRQ2_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_0_ISP_IRQ2_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_0_ISP_IRQ3_MASK (0x00000008u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_0_ISP_IRQ3_SHIFT (0x00000003u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_0_ISP_IRQ3_RESETVAL (0x00000000u)
/*----ISP_IRQ3 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_0_ISP_IRQ3_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_0_ISP_IRQ3_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_0_CSIA_IRQ_MASK (0x00000010u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_0_CSIA_IRQ_SHIFT (0x00000004u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_0_CSIA_IRQ_RESETVAL (0x00000000u)
/*----CSIA_IRQ Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_0_CSIA_IRQ_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_0_CSIA_IRQ_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_0_CSIB_IRQ_MASK (0x00000020u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_0_CSIB_IRQ_SHIFT (0x00000005u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_0_CSIB_IRQ_RESETVAL (0x00000000u)
/*----CSIB_IRQ Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_0_CSIB_IRQ_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_0_CSIB_IRQ_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_0_CCP2_IRQ0_MASK (0x00000040u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_0_CCP2_IRQ0_SHIFT (0x00000006u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_0_CCP2_IRQ0_RESETVAL (0x00000000u)
/*----CCP2_IRQ0 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_0_CCP2_IRQ0_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_0_CCP2_IRQ0_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_0_CCP2_IRQ1_MASK (0x00000080u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_0_CCP2_IRQ1_SHIFT (0x00000007u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_0_CCP2_IRQ1_RESETVAL (0x00000000u)
/*----CCP2_IRQ1 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_0_CCP2_IRQ1_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_0_CCP2_IRQ1_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_0_CCP2_IRQ2_MASK (0x00000100u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_0_CCP2_IRQ2_SHIFT (0x00000008u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_0_CCP2_IRQ2_RESETVAL (0x00000000u)
/*----CCP2_IRQ2 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_0_CCP2_IRQ2_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_0_CCP2_IRQ2_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_0_CCP2_IRQ3_MASK (0x00000200u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_0_CCP2_IRQ3_SHIFT (0x00000009u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_0_CCP2_IRQ3_RESETVAL (0x00000000u)
/*----CCP2_IRQ3 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_0_CCP2_IRQ3_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_0_CCP2_IRQ3_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_0_CBUFF_IRQ_MASK (0x00000400u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_0_CBUFF_IRQ_SHIFT (0x0000000Au)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_0_CBUFF_IRQ_RESETVAL (0x00000000u)
/*----CBUFF_IRQ Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_0_CBUFF_IRQ_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_0_CBUFF_IRQ_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_0_BTE_IRQ_MASK (0x00000800u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_0_BTE_IRQ_SHIFT (0x0000000Bu)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_0_BTE_IRQ_RESETVAL (0x00000000u)
/*----BTE_IRQ Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_0_BTE_IRQ_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_0_BTE_IRQ_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_0_SIMCOP_IRQ0_MASK (0x00001000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_0_SIMCOP_IRQ0_SHIFT (0x0000000Cu)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_0_SIMCOP_IRQ0_RESETVAL (0x00000000u)
/*----SIMCOP_IRQ0 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_0_SIMCOP_IRQ0_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_0_SIMCOP_IRQ0_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_0_SIMCOP_IRQ1_MASK (0x00002000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_0_SIMCOP_IRQ1_SHIFT (0x0000000Du)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_0_SIMCOP_IRQ1_RESETVAL (0x00000000u)
/*----SIMCOP_IRQ1 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_0_SIMCOP_IRQ1_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_0_SIMCOP_IRQ1_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_0_SIMCOP_IRQ2_MASK (0x00004000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_0_SIMCOP_IRQ2_SHIFT (0x0000000Eu)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_0_SIMCOP_IRQ2_RESETVAL (0x00000000u)
/*----SIMCOP_IRQ2 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_0_SIMCOP_IRQ2_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_0_SIMCOP_IRQ2_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_0_SIMCOP_IRQ3_MASK (0x00008000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_0_SIMCOP_IRQ3_SHIFT (0x0000000Fu)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_0_SIMCOP_IRQ3_RESETVAL (0x00000000u)
/*----SIMCOP_IRQ3 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_0_SIMCOP_IRQ3_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_0_SIMCOP_IRQ3_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_0_HS_VS_IRQ_MASK (0x00020000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_0_HS_VS_IRQ_SHIFT (0x00000011u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_0_HS_VS_IRQ_RESETVAL (0x00000000u)
/*----HS_VS_IRQ Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_0_HS_VS_IRQ_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_0_HS_VS_IRQ_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_0_HS_VS_IRQ_PENDING (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_0_HS_VS_IRQ_CLEAR (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_0_RESETVAL (0x00000000u)

/* ISS_HL_IRQENABLE_SET_0 */

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_0_ISP_IRQ0_MASK (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_0_ISP_IRQ0_SHIFT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_0_ISP_IRQ0_RESETVAL (0x00000000u)
/*----ISP_IRQ0 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_0_ISP_IRQ0_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_0_ISP_IRQ0_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_0_ISP_IRQ0_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_0_ISP_IRQ0_ENABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_0_ISP_IRQ1_MASK (0x00000002u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_0_ISP_IRQ1_SHIFT (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_0_ISP_IRQ1_RESETVAL (0x00000000u)
/*----ISP_IRQ1 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_0_ISP_IRQ1_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_0_ISP_IRQ1_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_0_ISP_IRQ1_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_0_ISP_IRQ1_ENABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_0_ISP_IRQ2_MASK (0x00000004u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_0_ISP_IRQ2_SHIFT (0x00000002u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_0_ISP_IRQ2_RESETVAL (0x00000000u)
/*----ISP_IRQ2 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_0_ISP_IRQ2_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_0_ISP_IRQ2_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_0_ISP_IRQ2_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_0_ISP_IRQ2_ENABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_0_ISP_IRQ3_MASK (0x00000008u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_0_ISP_IRQ3_SHIFT (0x00000003u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_0_ISP_IRQ3_RESETVAL (0x00000000u)
/*----ISP_IRQ3 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_0_ISP_IRQ3_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_0_ISP_IRQ3_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_0_ISP_IRQ3_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_0_ISP_IRQ3_ENABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_0_CSIA_IRQ_MASK (0x00000010u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_0_CSIA_IRQ_SHIFT (0x00000004u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_0_CSIA_IRQ_RESETVAL (0x00000000u)
/*----CSIA_IRQ Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_0_CSIA_IRQ_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_0_CSIA_IRQ_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_0_CSIA_IRQ_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_0_CSIA_IRQ_ENABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_0_CSIB_IRQ_MASK (0x00000020u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_0_CSIB_IRQ_SHIFT (0x00000005u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_0_CSIB_IRQ_RESETVAL (0x00000000u)
/*----CSIB_IRQ Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_0_CSIB_IRQ_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_0_CSIB_IRQ_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_0_CSIB_IRQ_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_0_CSIB_IRQ_ENABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_0_CCP2_IRQ0_MASK (0x00000040u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_0_CCP2_IRQ0_SHIFT (0x00000006u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_0_CCP2_IRQ0_RESETVAL (0x00000000u)
/*----CCP2_IRQ0 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_0_CCP2_IRQ0_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_0_CCP2_IRQ0_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_0_CCP2_IRQ0_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_0_CCP2_IRQ0_ENABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_0_CCP2_IRQ1_MASK (0x00000080u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_0_CCP2_IRQ1_SHIFT (0x00000007u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_0_CCP2_IRQ1_RESETVAL (0x00000000u)
/*----CCP2_IRQ1 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_0_CCP2_IRQ1_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_0_CCP2_IRQ1_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_0_CCP2_IRQ1_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_0_CCP2_IRQ1_ENABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_0_CCP2_IRQ2_MASK (0x00000100u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_0_CCP2_IRQ2_SHIFT (0x00000008u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_0_CCP2_IRQ2_RESETVAL (0x00000000u)
/*----CCP2_IRQ2 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_0_CCP2_IRQ2_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_0_CCP2_IRQ2_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_0_CCP2_IRQ2_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_0_CCP2_IRQ2_ENABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_0_CCP2_IRQ3_MASK (0x00000200u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_0_CCP2_IRQ3_SHIFT (0x00000009u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_0_CCP2_IRQ3_RESETVAL (0x00000000u)
/*----CCP2_IRQ3 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_0_CCP2_IRQ3_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_0_CCP2_IRQ3_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_0_CCP2_IRQ3_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_0_CCP2_IRQ3_ENABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_0_CBUFF_IRQ_MASK (0x00000400u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_0_CBUFF_IRQ_SHIFT (0x0000000Au)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_0_CBUFF_IRQ_RESETVAL (0x00000000u)
/*----CBUFF_IRQ Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_0_CBUFF_IRQ_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_0_CBUFF_IRQ_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_0_CBUFF_IRQ_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_0_CBUFF_IRQ_ENABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_0_BTE_IRQ_MASK (0x00000800u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_0_BTE_IRQ_SHIFT (0x0000000Bu)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_0_BTE_IRQ_RESETVAL (0x00000000u)
/*----BTE_IRQ Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_0_BTE_IRQ_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_0_BTE_IRQ_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_0_BTE_IRQ_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_0_BTE_IRQ_ENABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_0_SIMCOP_IRQ0_MASK (0x00001000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_0_SIMCOP_IRQ0_SHIFT (0x0000000Cu)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_0_SIMCOP_IRQ0_RESETVAL (0x00000000u)
/*----SIMCOP_IRQ0 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_0_SIMCOP_IRQ0_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_0_SIMCOP_IRQ0_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_0_SIMCOP_IRQ0_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_0_SIMCOP_IRQ0_ENABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_0_SIMCOP_IRQ1_MASK (0x00002000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_0_SIMCOP_IRQ1_SHIFT (0x0000000Du)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_0_SIMCOP_IRQ1_RESETVAL (0x00000000u)
/*----SIMCOP_IRQ1 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_0_SIMCOP_IRQ1_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_0_SIMCOP_IRQ1_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_0_SIMCOP_IRQ1_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_0_SIMCOP_IRQ1_ENABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_0_SIMCOP_IRQ2_MASK (0x00004000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_0_SIMCOP_IRQ2_SHIFT (0x0000000Eu)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_0_SIMCOP_IRQ2_RESETVAL (0x00000000u)
/*----SIMCOP_IRQ2 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_0_SIMCOP_IRQ2_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_0_SIMCOP_IRQ2_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_0_SIMCOP_IRQ2_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_0_SIMCOP_IRQ2_ENABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_0_SIMCOP_IRQ3_MASK (0x00008000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_0_SIMCOP_IRQ3_SHIFT (0x0000000Fu)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_0_SIMCOP_IRQ3_RESETVAL (0x00000000u)
/*----SIMCOP_IRQ3 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_0_SIMCOP_IRQ3_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_0_SIMCOP_IRQ3_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_0_SIMCOP_IRQ3_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_0_SIMCOP_IRQ3_ENABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_0_HS_VS_IRQ_MASK (0x00020000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_0_HS_VS_IRQ_SHIFT (0x00000011u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_0_HS_VS_IRQ_RESETVAL (0x00000000u)
/*----HS_VS_IRQ Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_0_HS_VS_IRQ_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_0_HS_VS_IRQ_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_0_HS_VS_IRQ_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_0_HS_VS_IRQ_ENABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_0_RESETVAL (0x00000000u)

/* ISS_HL_IRQENABLE_CLR_0 */

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_0_ISP_IRQ0_MASK (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_0_ISP_IRQ0_SHIFT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_0_ISP_IRQ0_RESETVAL (0x00000000u)
/*----ISP_IRQ0 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_0_ISP_IRQ0_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_0_ISP_IRQ0_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_0_ISP_IRQ0_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_0_ISP_IRQ0_DISABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_0_ISP_IRQ1_MASK (0x00000002u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_0_ISP_IRQ1_SHIFT (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_0_ISP_IRQ1_RESETVAL (0x00000000u)
/*----ISP_IRQ1 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_0_ISP_IRQ1_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_0_ISP_IRQ1_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_0_ISP_IRQ1_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_0_ISP_IRQ1_DISABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_0_ISP_IRQ2_MASK (0x00000004u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_0_ISP_IRQ2_SHIFT (0x00000002u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_0_ISP_IRQ2_RESETVAL (0x00000000u)
/*----ISP_IRQ2 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_0_ISP_IRQ2_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_0_ISP_IRQ2_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_0_ISP_IRQ2_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_0_ISP_IRQ2_DISABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_0_ISP_IRQ3_MASK (0x00000008u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_0_ISP_IRQ3_SHIFT (0x00000003u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_0_ISP_IRQ3_RESETVAL (0x00000000u)
/*----ISP_IRQ3 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_0_ISP_IRQ3_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_0_ISP_IRQ3_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_0_ISP_IRQ3_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_0_ISP_IRQ3_DISABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_0_CSIA_IRQ_MASK (0x00000010u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_0_CSIA_IRQ_SHIFT (0x00000004u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_0_CSIA_IRQ_RESETVAL (0x00000000u)
/*----CSIA_IRQ Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_0_CSIA_IRQ_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_0_CSIA_IRQ_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_0_CSIA_IRQ_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_0_CSIA_IRQ_DISABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_0_CSIB_IRQ_MASK (0x00000020u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_0_CSIB_IRQ_SHIFT (0x00000005u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_0_CSIB_IRQ_RESETVAL (0x00000000u)
/*----CSIB_IRQ Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_0_CSIB_IRQ_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_0_CSIB_IRQ_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_0_CSIB_IRQ_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_0_CSIB_IRQ_DISABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_0_CCP2_IRQ0_MASK (0x00000040u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_0_CCP2_IRQ0_SHIFT (0x00000006u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_0_CCP2_IRQ0_RESETVAL (0x00000000u)
/*----CCP2_IRQ0 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_0_CCP2_IRQ0_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_0_CCP2_IRQ0_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_0_CCP2_IRQ0_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_0_CCP2_IRQ0_DISABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_0_CCP2_IRQ1_MASK (0x00000080u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_0_CCP2_IRQ1_SHIFT (0x00000007u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_0_CCP2_IRQ1_RESETVAL (0x00000000u)
/*----CCP2_IRQ1 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_0_CCP2_IRQ1_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_0_CCP2_IRQ1_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_0_CCP2_IRQ1_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_0_CCP2_IRQ1_DISABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_0_CCP2_IRQ2_MASK (0x00000100u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_0_CCP2_IRQ2_SHIFT (0x00000008u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_0_CCP2_IRQ2_RESETVAL (0x00000000u)
/*----CCP2_IRQ2 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_0_CCP2_IRQ2_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_0_CCP2_IRQ2_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_0_CCP2_IRQ2_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_0_CCP2_IRQ2_DISABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_0_CCP2_IRQ3_MASK (0x00000200u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_0_CCP2_IRQ3_SHIFT (0x00000009u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_0_CCP2_IRQ3_RESETVAL (0x00000000u)
/*----CCP2_IRQ3 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_0_CCP2_IRQ3_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_0_CCP2_IRQ3_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_0_CCP2_IRQ3_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_0_CCP2_IRQ3_DISABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_0_CBUFF_IRQ_MASK (0x00000400u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_0_CBUFF_IRQ_SHIFT (0x0000000Au)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_0_CBUFF_IRQ_RESETVAL (0x00000000u)
/*----CBUFF_IRQ Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_0_CBUFF_IRQ_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_0_CBUFF_IRQ_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_0_CBUFF_IRQ_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_0_CBUFF_IRQ_DISABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_0_BTE_IRQ_MASK (0x00000800u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_0_BTE_IRQ_SHIFT (0x0000000Bu)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_0_BTE_IRQ_RESETVAL (0x00000000u)
/*----BTE_IRQ Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_0_BTE_IRQ_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_0_BTE_IRQ_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_0_BTE_IRQ_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_0_BTE_IRQ_DISABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_0_SIMCOP_IRQ0_MASK (0x00001000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_0_SIMCOP_IRQ0_SHIFT (0x0000000Cu)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_0_SIMCOP_IRQ0_RESETVAL (0x00000000u)
/*----SIMCOP_IRQ0 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_0_SIMCOP_IRQ0_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_0_SIMCOP_IRQ0_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_0_SIMCOP_IRQ0_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_0_SIMCOP_IRQ0_DISABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_0_SIMCOP_IRQ1_MASK (0x00002000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_0_SIMCOP_IRQ1_SHIFT (0x0000000Du)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_0_SIMCOP_IRQ1_RESETVAL (0x00000000u)
/*----SIMCOP_IRQ1 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_0_SIMCOP_IRQ1_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_0_SIMCOP_IRQ1_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_0_SIMCOP_IRQ1_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_0_SIMCOP_IRQ1_DISABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_0_SIMCOP_IRQ2_MASK (0x00004000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_0_SIMCOP_IRQ2_SHIFT (0x0000000Eu)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_0_SIMCOP_IRQ2_RESETVAL (0x00000000u)
/*----SIMCOP_IRQ2 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_0_SIMCOP_IRQ2_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_0_SIMCOP_IRQ2_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_0_SIMCOP_IRQ2_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_0_SIMCOP_IRQ2_DISABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_0_SIMCOP_IRQ3_MASK (0x00008000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_0_SIMCOP_IRQ3_SHIFT (0x0000000Fu)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_0_SIMCOP_IRQ3_RESETVAL (0x00000000u)
/*----SIMCOP_IRQ3 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_0_SIMCOP_IRQ3_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_0_SIMCOP_IRQ3_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_0_SIMCOP_IRQ3_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_0_SIMCOP_IRQ3_DISABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_0_HS_VS_IRQ_MASK (0x00020000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_0_HS_VS_IRQ_SHIFT (0x00000011u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_0_HS_VS_IRQ_RESETVAL (0x00000000u)
/*----HS_VS_IRQ Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_0_HS_VS_IRQ_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_0_HS_VS_IRQ_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_0_HS_VS_IRQ_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_0_HS_VS_IRQ_DISABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_0_RESETVAL (0x00000000u)

/* ISS_HL_IRQSTATUS_RAW_1 */

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_1_ISP_IRQ0_MASK (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_1_ISP_IRQ0_SHIFT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_1_ISP_IRQ0_RESETVAL (0x00000000u)
/*----ISP_IRQ0 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_1_ISP_IRQ0_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_1_ISP_IRQ0_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_1_ISP_IRQ1_MASK (0x00000002u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_1_ISP_IRQ1_SHIFT (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_1_ISP_IRQ1_RESETVAL (0x00000000u)
/*----ISP_IRQ1 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_1_ISP_IRQ1_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_1_ISP_IRQ1_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_1_ISP_IRQ2_MASK (0x00000004u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_1_ISP_IRQ2_SHIFT (0x00000002u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_1_ISP_IRQ2_RESETVAL (0x00000000u)
/*----ISP_IRQ2 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_1_ISP_IRQ2_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_1_ISP_IRQ2_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_1_ISP_IRQ3_MASK (0x00000008u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_1_ISP_IRQ3_SHIFT (0x00000003u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_1_ISP_IRQ3_RESETVAL (0x00000000u)
/*----ISP_IRQ3 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_1_ISP_IRQ3_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_1_ISP_IRQ3_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_1_CSIA_IRQ_MASK (0x00000010u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_1_CSIA_IRQ_SHIFT (0x00000004u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_1_CSIA_IRQ_RESETVAL (0x00000000u)
/*----CSIA_IRQ Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_1_CSIA_IRQ_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_1_CSIA_IRQ_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_1_CSIB_IRQ_MASK (0x00000020u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_1_CSIB_IRQ_SHIFT (0x00000005u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_1_CSIB_IRQ_RESETVAL (0x00000000u)
/*----CSIB_IRQ Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_1_CSIB_IRQ_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_1_CSIB_IRQ_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_1_CCP2_IRQ0_MASK (0x00000040u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_1_CCP2_IRQ0_SHIFT (0x00000006u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_1_CCP2_IRQ0_RESETVAL (0x00000000u)
/*----CCP2_IRQ0 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_1_CCP2_IRQ0_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_1_CCP2_IRQ0_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_1_CCP2_IRQ1_MASK (0x00000080u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_1_CCP2_IRQ1_SHIFT (0x00000007u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_1_CCP2_IRQ1_RESETVAL (0x00000000u)
/*----CCP2_IRQ1 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_1_CCP2_IRQ1_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_1_CCP2_IRQ1_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_1_CCP2_IRQ2_MASK (0x00000100u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_1_CCP2_IRQ2_SHIFT (0x00000008u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_1_CCP2_IRQ2_RESETVAL (0x00000000u)
/*----CCP2_IRQ2 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_1_CCP2_IRQ2_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_1_CCP2_IRQ2_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_1_CCP2_IRQ3_MASK (0x00000200u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_1_CCP2_IRQ3_SHIFT (0x00000009u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_1_CCP2_IRQ3_RESETVAL (0x00000000u)
/*----CCP2_IRQ3 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_1_CCP2_IRQ3_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_1_CCP2_IRQ3_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_1_CBUFF_IRQ_MASK (0x00000400u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_1_CBUFF_IRQ_SHIFT (0x0000000Au)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_1_CBUFF_IRQ_RESETVAL (0x00000000u)
/*----CBUFF_IRQ Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_1_CBUFF_IRQ_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_1_CBUFF_IRQ_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_1_BTE_IRQ_MASK (0x00000800u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_1_BTE_IRQ_SHIFT (0x0000000Bu)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_1_BTE_IRQ_RESETVAL (0x00000000u)
/*----BTE_IRQ Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_1_BTE_IRQ_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_1_BTE_IRQ_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_1_SIMCOP_IRQ0_MASK (0x00001000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_1_SIMCOP_IRQ0_SHIFT (0x0000000Cu)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_1_SIMCOP_IRQ0_RESETVAL (0x00000000u)
/*----SIMCOP_IRQ0 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_1_SIMCOP_IRQ0_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_1_SIMCOP_IRQ0_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_1_SIMCOP_IRQ1_MASK (0x00002000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_1_SIMCOP_IRQ1_SHIFT (0x0000000Du)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_1_SIMCOP_IRQ1_RESETVAL (0x00000000u)
/*----SIMCOP_IRQ1 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_1_SIMCOP_IRQ1_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_1_SIMCOP_IRQ1_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_1_SIMCOP_IRQ2_MASK (0x00004000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_1_SIMCOP_IRQ2_SHIFT (0x0000000Eu)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_1_SIMCOP_IRQ2_RESETVAL (0x00000000u)
/*----SIMCOP_IRQ2 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_1_SIMCOP_IRQ2_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_1_SIMCOP_IRQ2_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_1_SIMCOP_IRQ3_MASK (0x00008000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_1_SIMCOP_IRQ3_SHIFT (0x0000000Fu)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_1_SIMCOP_IRQ3_RESETVAL (0x00000000u)
/*----SIMCOP_IRQ3 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_1_SIMCOP_IRQ3_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_1_SIMCOP_IRQ3_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_1_HS_VS_IRQ_MASK (0x00020000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_1_HS_VS_IRQ_SHIFT (0x00000011u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_1_HS_VS_IRQ_RESETVAL (0x00000000u)
/*----HS_VS_IRQ Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_1_HS_VS_IRQ_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_1_HS_VS_IRQ_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_1_HS_VS_IRQ_PENDING (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_1_HS_VS_IRQ_SET (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_1_RESETVAL (0x00000000u)

/* ISS_HL_IRQSTATUS_1 */

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_1_ISP_IRQ0_MASK (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_1_ISP_IRQ0_SHIFT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_1_ISP_IRQ0_RESETVAL (0x00000000u)
/*----ISP_IRQ0 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_1_ISP_IRQ0_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_1_ISP_IRQ0_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_1_ISP_IRQ1_MASK (0x00000002u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_1_ISP_IRQ1_SHIFT (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_1_ISP_IRQ1_RESETVAL (0x00000000u)
/*----ISP_IRQ1 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_1_ISP_IRQ1_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_1_ISP_IRQ1_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_1_ISP_IRQ2_MASK (0x00000004u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_1_ISP_IRQ2_SHIFT (0x00000002u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_1_ISP_IRQ2_RESETVAL (0x00000000u)
/*----ISP_IRQ2 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_1_ISP_IRQ2_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_1_ISP_IRQ2_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_1_ISP_IRQ3_MASK (0x00000008u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_1_ISP_IRQ3_SHIFT (0x00000003u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_1_ISP_IRQ3_RESETVAL (0x00000000u)
/*----ISP_IRQ3 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_1_ISP_IRQ3_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_1_ISP_IRQ3_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_1_CSIA_IRQ_MASK (0x00000010u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_1_CSIA_IRQ_SHIFT (0x00000004u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_1_CSIA_IRQ_RESETVAL (0x00000000u)
/*----CSIA_IRQ Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_1_CSIA_IRQ_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_1_CSIA_IRQ_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_1_CSIB_IRQ_MASK (0x00000020u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_1_CSIB_IRQ_SHIFT (0x00000005u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_1_CSIB_IRQ_RESETVAL (0x00000000u)
/*----CSIB_IRQ Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_1_CSIB_IRQ_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_1_CSIB_IRQ_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_1_CCP2_IRQ0_MASK (0x00000040u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_1_CCP2_IRQ0_SHIFT (0x00000006u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_1_CCP2_IRQ0_RESETVAL (0x00000000u)
/*----CCP2_IRQ0 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_1_CCP2_IRQ0_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_1_CCP2_IRQ0_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_1_CCP2_IRQ1_MASK (0x00000080u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_1_CCP2_IRQ1_SHIFT (0x00000007u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_1_CCP2_IRQ1_RESETVAL (0x00000000u)
/*----CCP2_IRQ1 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_1_CCP2_IRQ1_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_1_CCP2_IRQ1_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_1_CCP2_IRQ2_MASK (0x00000100u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_1_CCP2_IRQ2_SHIFT (0x00000008u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_1_CCP2_IRQ2_RESETVAL (0x00000000u)
/*----CCP2_IRQ2 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_1_CCP2_IRQ2_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_1_CCP2_IRQ2_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_1_CCP2_IRQ3_MASK (0x00000200u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_1_CCP2_IRQ3_SHIFT (0x00000009u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_1_CCP2_IRQ3_RESETVAL (0x00000000u)
/*----CCP2_IRQ3 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_1_CCP2_IRQ3_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_1_CCP2_IRQ3_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_1_CBUFF_IRQ_MASK (0x00000400u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_1_CBUFF_IRQ_SHIFT (0x0000000Au)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_1_CBUFF_IRQ_RESETVAL (0x00000000u)
/*----CBUFF_IRQ Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_1_CBUFF_IRQ_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_1_CBUFF_IRQ_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_1_BTE_IRQ_MASK (0x00000800u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_1_BTE_IRQ_SHIFT (0x0000000Bu)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_1_BTE_IRQ_RESETVAL (0x00000000u)
/*----BTE_IRQ Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_1_BTE_IRQ_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_1_BTE_IRQ_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_1_SIMCOP_IRQ0_MASK (0x00001000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_1_SIMCOP_IRQ0_SHIFT (0x0000000Cu)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_1_SIMCOP_IRQ0_RESETVAL (0x00000000u)
/*----SIMCOP_IRQ0 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_1_SIMCOP_IRQ0_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_1_SIMCOP_IRQ0_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_1_SIMCOP_IRQ1_MASK (0x00002000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_1_SIMCOP_IRQ1_SHIFT (0x0000000Du)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_1_SIMCOP_IRQ1_RESETVAL (0x00000000u)
/*----SIMCOP_IRQ1 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_1_SIMCOP_IRQ1_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_1_SIMCOP_IRQ1_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_1_SIMCOP_IRQ2_MASK (0x00004000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_1_SIMCOP_IRQ2_SHIFT (0x0000000Eu)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_1_SIMCOP_IRQ2_RESETVAL (0x00000000u)
/*----SIMCOP_IRQ2 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_1_SIMCOP_IRQ2_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_1_SIMCOP_IRQ2_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_1_SIMCOP_IRQ3_MASK (0x00008000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_1_SIMCOP_IRQ3_SHIFT (0x0000000Fu)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_1_SIMCOP_IRQ3_RESETVAL (0x00000000u)
/*----SIMCOP_IRQ3 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_1_SIMCOP_IRQ3_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_1_SIMCOP_IRQ3_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_1_HS_VS_IRQ_MASK (0x00020000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_1_HS_VS_IRQ_SHIFT (0x00000011u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_1_HS_VS_IRQ_RESETVAL (0x00000000u)
/*----HS_VS_IRQ Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_1_HS_VS_IRQ_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_1_HS_VS_IRQ_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_1_HS_VS_IRQ_PENDING (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_1_HS_VS_IRQ_CLEAR (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_1_RESETVAL (0x00000000u)

/* ISS_HL_IRQENABLE_SET_1 */

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_1_ISP_IRQ0_MASK (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_1_ISP_IRQ0_SHIFT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_1_ISP_IRQ0_RESETVAL (0x00000000u)
/*----ISP_IRQ0 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_1_ISP_IRQ0_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_1_ISP_IRQ0_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_1_ISP_IRQ0_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_1_ISP_IRQ0_ENABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_1_ISP_IRQ1_MASK (0x00000002u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_1_ISP_IRQ1_SHIFT (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_1_ISP_IRQ1_RESETVAL (0x00000000u)
/*----ISP_IRQ1 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_1_ISP_IRQ1_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_1_ISP_IRQ1_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_1_ISP_IRQ1_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_1_ISP_IRQ1_ENABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_1_ISP_IRQ2_MASK (0x00000004u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_1_ISP_IRQ2_SHIFT (0x00000002u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_1_ISP_IRQ2_RESETVAL (0x00000000u)
/*----ISP_IRQ2 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_1_ISP_IRQ2_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_1_ISP_IRQ2_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_1_ISP_IRQ2_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_1_ISP_IRQ2_ENABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_1_ISP_IRQ3_MASK (0x00000008u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_1_ISP_IRQ3_SHIFT (0x00000003u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_1_ISP_IRQ3_RESETVAL (0x00000000u)
/*----ISP_IRQ3 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_1_ISP_IRQ3_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_1_ISP_IRQ3_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_1_ISP_IRQ3_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_1_ISP_IRQ3_ENABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_1_CSIA_IRQ_MASK (0x00000010u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_1_CSIA_IRQ_SHIFT (0x00000004u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_1_CSIA_IRQ_RESETVAL (0x00000000u)
/*----CSIA_IRQ Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_1_CSIA_IRQ_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_1_CSIA_IRQ_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_1_CSIA_IRQ_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_1_CSIA_IRQ_ENABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_1_CSIB_IRQ_MASK (0x00000020u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_1_CSIB_IRQ_SHIFT (0x00000005u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_1_CSIB_IRQ_RESETVAL (0x00000000u)
/*----CSIB_IRQ Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_1_CSIB_IRQ_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_1_CSIB_IRQ_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_1_CSIB_IRQ_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_1_CSIB_IRQ_ENABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_1_CCP2_IRQ0_MASK (0x00000040u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_1_CCP2_IRQ0_SHIFT (0x00000006u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_1_CCP2_IRQ0_RESETVAL (0x00000000u)
/*----CCP2_IRQ0 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_1_CCP2_IRQ0_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_1_CCP2_IRQ0_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_1_CCP2_IRQ0_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_1_CCP2_IRQ0_ENABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_1_CCP2_IRQ1_MASK (0x00000080u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_1_CCP2_IRQ1_SHIFT (0x00000007u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_1_CCP2_IRQ1_RESETVAL (0x00000000u)
/*----CCP2_IRQ1 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_1_CCP2_IRQ1_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_1_CCP2_IRQ1_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_1_CCP2_IRQ1_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_1_CCP2_IRQ1_ENABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_1_CCP2_IRQ2_MASK (0x00000100u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_1_CCP2_IRQ2_SHIFT (0x00000008u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_1_CCP2_IRQ2_RESETVAL (0x00000000u)
/*----CCP2_IRQ2 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_1_CCP2_IRQ2_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_1_CCP2_IRQ2_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_1_CCP2_IRQ2_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_1_CCP2_IRQ2_ENABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_1_CCP2_IRQ3_MASK (0x00000200u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_1_CCP2_IRQ3_SHIFT (0x00000009u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_1_CCP2_IRQ3_RESETVAL (0x00000000u)
/*----CCP2_IRQ3 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_1_CCP2_IRQ3_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_1_CCP2_IRQ3_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_1_CCP2_IRQ3_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_1_CCP2_IRQ3_ENABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_1_CBUFF_IRQ_MASK (0x00000400u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_1_CBUFF_IRQ_SHIFT (0x0000000Au)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_1_CBUFF_IRQ_RESETVAL (0x00000000u)
/*----CBUFF_IRQ Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_1_CBUFF_IRQ_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_1_CBUFF_IRQ_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_1_CBUFF_IRQ_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_1_CBUFF_IRQ_ENABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_1_BTE_IRQ_MASK (0x00000800u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_1_BTE_IRQ_SHIFT (0x0000000Bu)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_1_BTE_IRQ_RESETVAL (0x00000000u)
/*----BTE_IRQ Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_1_BTE_IRQ_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_1_BTE_IRQ_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_1_BTE_IRQ_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_1_BTE_IRQ_ENABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_1_SIMCOP_IRQ0_MASK (0x00001000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_1_SIMCOP_IRQ0_SHIFT (0x0000000Cu)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_1_SIMCOP_IRQ0_RESETVAL (0x00000000u)
/*----SIMCOP_IRQ0 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_1_SIMCOP_IRQ0_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_1_SIMCOP_IRQ0_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_1_SIMCOP_IRQ0_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_1_SIMCOP_IRQ0_ENABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_1_SIMCOP_IRQ1_MASK (0x00002000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_1_SIMCOP_IRQ1_SHIFT (0x0000000Du)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_1_SIMCOP_IRQ1_RESETVAL (0x00000000u)
/*----SIMCOP_IRQ1 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_1_SIMCOP_IRQ1_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_1_SIMCOP_IRQ1_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_1_SIMCOP_IRQ1_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_1_SIMCOP_IRQ1_ENABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_1_SIMCOP_IRQ2_MASK (0x00004000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_1_SIMCOP_IRQ2_SHIFT (0x0000000Eu)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_1_SIMCOP_IRQ2_RESETVAL (0x00000000u)
/*----SIMCOP_IRQ2 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_1_SIMCOP_IRQ2_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_1_SIMCOP_IRQ2_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_1_SIMCOP_IRQ2_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_1_SIMCOP_IRQ2_ENABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_1_SIMCOP_IRQ3_MASK (0x00008000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_1_SIMCOP_IRQ3_SHIFT (0x0000000Fu)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_1_SIMCOP_IRQ3_RESETVAL (0x00000000u)
/*----SIMCOP_IRQ3 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_1_SIMCOP_IRQ3_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_1_SIMCOP_IRQ3_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_1_SIMCOP_IRQ3_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_1_SIMCOP_IRQ3_ENABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_1_HS_VS_IRQ_MASK (0x00020000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_1_HS_VS_IRQ_SHIFT (0x00000011u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_1_HS_VS_IRQ_RESETVAL (0x00000000u)
/*----HS_VS_IRQ Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_1_HS_VS_IRQ_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_1_HS_VS_IRQ_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_1_HS_VS_IRQ_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_1_HS_VS_IRQ_ENABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_1_RESETVAL (0x00000000u)

/* ISS_HL_IRQENABLE_CLR_1 */

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_1_ISP_IRQ0_MASK (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_1_ISP_IRQ0_SHIFT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_1_ISP_IRQ0_RESETVAL (0x00000000u)
/*----ISP_IRQ0 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_1_ISP_IRQ0_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_1_ISP_IRQ0_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_1_ISP_IRQ0_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_1_ISP_IRQ0_DISABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_1_ISP_IRQ1_MASK (0x00000002u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_1_ISP_IRQ1_SHIFT (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_1_ISP_IRQ1_RESETVAL (0x00000000u)
/*----ISP_IRQ1 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_1_ISP_IRQ1_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_1_ISP_IRQ1_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_1_ISP_IRQ1_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_1_ISP_IRQ1_DISABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_1_ISP_IRQ2_MASK (0x00000004u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_1_ISP_IRQ2_SHIFT (0x00000002u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_1_ISP_IRQ2_RESETVAL (0x00000000u)
/*----ISP_IRQ2 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_1_ISP_IRQ2_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_1_ISP_IRQ2_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_1_ISP_IRQ2_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_1_ISP_IRQ2_DISABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_1_ISP_IRQ3_MASK (0x00000008u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_1_ISP_IRQ3_SHIFT (0x00000003u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_1_ISP_IRQ3_RESETVAL (0x00000000u)
/*----ISP_IRQ3 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_1_ISP_IRQ3_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_1_ISP_IRQ3_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_1_ISP_IRQ3_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_1_ISP_IRQ3_DISABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_1_CSIA_IRQ_MASK (0x00000010u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_1_CSIA_IRQ_SHIFT (0x00000004u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_1_CSIA_IRQ_RESETVAL (0x00000000u)
/*----CSIA_IRQ Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_1_CSIA_IRQ_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_1_CSIA_IRQ_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_1_CSIA_IRQ_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_1_CSIA_IRQ_DISABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_1_CSIB_IRQ_MASK (0x00000020u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_1_CSIB_IRQ_SHIFT (0x00000005u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_1_CSIB_IRQ_RESETVAL (0x00000000u)
/*----CSIB_IRQ Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_1_CSIB_IRQ_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_1_CSIB_IRQ_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_1_CSIB_IRQ_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_1_CSIB_IRQ_DISABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_1_CCP2_IRQ0_MASK (0x00000040u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_1_CCP2_IRQ0_SHIFT (0x00000006u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_1_CCP2_IRQ0_RESETVAL (0x00000000u)
/*----CCP2_IRQ0 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_1_CCP2_IRQ0_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_1_CCP2_IRQ0_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_1_CCP2_IRQ0_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_1_CCP2_IRQ0_DISABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_1_CCP2_IRQ1_MASK (0x00000080u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_1_CCP2_IRQ1_SHIFT (0x00000007u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_1_CCP2_IRQ1_RESETVAL (0x00000000u)
/*----CCP2_IRQ1 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_1_CCP2_IRQ1_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_1_CCP2_IRQ1_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_1_CCP2_IRQ1_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_1_CCP2_IRQ1_DISABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_1_CCP2_IRQ2_MASK (0x00000100u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_1_CCP2_IRQ2_SHIFT (0x00000008u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_1_CCP2_IRQ2_RESETVAL (0x00000000u)
/*----CCP2_IRQ2 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_1_CCP2_IRQ2_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_1_CCP2_IRQ2_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_1_CCP2_IRQ2_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_1_CCP2_IRQ2_DISABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_1_CCP2_IRQ3_MASK (0x00000200u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_1_CCP2_IRQ3_SHIFT (0x00000009u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_1_CCP2_IRQ3_RESETVAL (0x00000000u)
/*----CCP2_IRQ3 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_1_CCP2_IRQ3_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_1_CCP2_IRQ3_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_1_CCP2_IRQ3_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_1_CCP2_IRQ3_DISABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_1_CBUFF_IRQ_MASK (0x00000400u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_1_CBUFF_IRQ_SHIFT (0x0000000Au)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_1_CBUFF_IRQ_RESETVAL (0x00000000u)
/*----CBUFF_IRQ Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_1_CBUFF_IRQ_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_1_CBUFF_IRQ_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_1_CBUFF_IRQ_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_1_CBUFF_IRQ_DISABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_1_BTE_IRQ_MASK (0x00000800u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_1_BTE_IRQ_SHIFT (0x0000000Bu)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_1_BTE_IRQ_RESETVAL (0x00000000u)
/*----BTE_IRQ Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_1_BTE_IRQ_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_1_BTE_IRQ_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_1_BTE_IRQ_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_1_BTE_IRQ_DISABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_1_SIMCOP_IRQ0_MASK (0x00001000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_1_SIMCOP_IRQ0_SHIFT (0x0000000Cu)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_1_SIMCOP_IRQ0_RESETVAL (0x00000000u)
/*----SIMCOP_IRQ0 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_1_SIMCOP_IRQ0_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_1_SIMCOP_IRQ0_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_1_SIMCOP_IRQ0_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_1_SIMCOP_IRQ0_DISABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_1_SIMCOP_IRQ1_MASK (0x00002000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_1_SIMCOP_IRQ1_SHIFT (0x0000000Du)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_1_SIMCOP_IRQ1_RESETVAL (0x00000000u)
/*----SIMCOP_IRQ1 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_1_SIMCOP_IRQ1_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_1_SIMCOP_IRQ1_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_1_SIMCOP_IRQ1_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_1_SIMCOP_IRQ1_DISABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_1_SIMCOP_IRQ2_MASK (0x00004000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_1_SIMCOP_IRQ2_SHIFT (0x0000000Eu)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_1_SIMCOP_IRQ2_RESETVAL (0x00000000u)
/*----SIMCOP_IRQ2 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_1_SIMCOP_IRQ2_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_1_SIMCOP_IRQ2_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_1_SIMCOP_IRQ2_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_1_SIMCOP_IRQ2_DISABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_1_SIMCOP_IRQ3_MASK (0x00008000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_1_SIMCOP_IRQ3_SHIFT (0x0000000Fu)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_1_SIMCOP_IRQ3_RESETVAL (0x00000000u)
/*----SIMCOP_IRQ3 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_1_SIMCOP_IRQ3_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_1_SIMCOP_IRQ3_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_1_SIMCOP_IRQ3_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_1_SIMCOP_IRQ3_DISABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_1_HS_VS_IRQ_MASK (0x00020000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_1_HS_VS_IRQ_SHIFT (0x00000011u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_1_HS_VS_IRQ_RESETVAL (0x00000000u)
/*----HS_VS_IRQ Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_1_HS_VS_IRQ_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_1_HS_VS_IRQ_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_1_HS_VS_IRQ_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_1_HS_VS_IRQ_DISABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_1_RESETVAL (0x00000000u)

/* ISS_HL_IRQSTATUS_RAW_2 */

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_2_ISP_IRQ0_MASK (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_2_ISP_IRQ0_SHIFT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_2_ISP_IRQ0_RESETVAL (0x00000000u)
/*----ISP_IRQ0 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_2_ISP_IRQ0_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_2_ISP_IRQ0_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_2_ISP_IRQ1_MASK (0x00000002u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_2_ISP_IRQ1_SHIFT (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_2_ISP_IRQ1_RESETVAL (0x00000000u)
/*----ISP_IRQ1 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_2_ISP_IRQ1_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_2_ISP_IRQ1_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_2_ISP_IRQ2_MASK (0x00000004u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_2_ISP_IRQ2_SHIFT (0x00000002u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_2_ISP_IRQ2_RESETVAL (0x00000000u)
/*----ISP_IRQ2 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_2_ISP_IRQ2_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_2_ISP_IRQ2_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_2_ISP_IRQ3_MASK (0x00000008u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_2_ISP_IRQ3_SHIFT (0x00000003u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_2_ISP_IRQ3_RESETVAL (0x00000000u)
/*----ISP_IRQ3 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_2_ISP_IRQ3_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_2_ISP_IRQ3_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_2_CSIA_IRQ_MASK (0x00000010u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_2_CSIA_IRQ_SHIFT (0x00000004u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_2_CSIA_IRQ_RESETVAL (0x00000000u)
/*----CSIA_IRQ Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_2_CSIA_IRQ_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_2_CSIA_IRQ_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_2_CSIB_IRQ_MASK (0x00000020u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_2_CSIB_IRQ_SHIFT (0x00000005u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_2_CSIB_IRQ_RESETVAL (0x00000000u)
/*----CSIB_IRQ Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_2_CSIB_IRQ_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_2_CSIB_IRQ_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_2_CCP2_IRQ0_MASK (0x00000040u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_2_CCP2_IRQ0_SHIFT (0x00000006u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_2_CCP2_IRQ0_RESETVAL (0x00000000u)
/*----CCP2_IRQ0 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_2_CCP2_IRQ0_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_2_CCP2_IRQ0_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_2_CCP2_IRQ1_MASK (0x00000080u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_2_CCP2_IRQ1_SHIFT (0x00000007u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_2_CCP2_IRQ1_RESETVAL (0x00000000u)
/*----CCP2_IRQ1 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_2_CCP2_IRQ1_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_2_CCP2_IRQ1_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_2_CCP2_IRQ2_MASK (0x00000100u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_2_CCP2_IRQ2_SHIFT (0x00000008u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_2_CCP2_IRQ2_RESETVAL (0x00000000u)
/*----CCP2_IRQ2 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_2_CCP2_IRQ2_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_2_CCP2_IRQ2_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_2_CCP2_IRQ3_MASK (0x00000200u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_2_CCP2_IRQ3_SHIFT (0x00000009u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_2_CCP2_IRQ3_RESETVAL (0x00000000u)
/*----CCP2_IRQ3 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_2_CCP2_IRQ3_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_2_CCP2_IRQ3_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_2_CBUFF_IRQ_MASK (0x00000400u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_2_CBUFF_IRQ_SHIFT (0x0000000Au)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_2_CBUFF_IRQ_RESETVAL (0x00000000u)
/*----CBUFF_IRQ Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_2_CBUFF_IRQ_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_2_CBUFF_IRQ_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_2_BTE_IRQ_MASK (0x00000800u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_2_BTE_IRQ_SHIFT (0x0000000Bu)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_2_BTE_IRQ_RESETVAL (0x00000000u)
/*----BTE_IRQ Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_2_BTE_IRQ_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_2_BTE_IRQ_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_2_SIMCOP_IRQ0_MASK (0x00001000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_2_SIMCOP_IRQ0_SHIFT (0x0000000Cu)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_2_SIMCOP_IRQ0_RESETVAL (0x00000000u)
/*----SIMCOP_IRQ0 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_2_SIMCOP_IRQ0_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_2_SIMCOP_IRQ0_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_2_SIMCOP_IRQ1_MASK (0x00002000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_2_SIMCOP_IRQ1_SHIFT (0x0000000Du)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_2_SIMCOP_IRQ1_RESETVAL (0x00000000u)
/*----SIMCOP_IRQ1 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_2_SIMCOP_IRQ1_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_2_SIMCOP_IRQ1_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_2_SIMCOP_IRQ2_MASK (0x00004000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_2_SIMCOP_IRQ2_SHIFT (0x0000000Eu)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_2_SIMCOP_IRQ2_RESETVAL (0x00000000u)
/*----SIMCOP_IRQ2 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_2_SIMCOP_IRQ2_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_2_SIMCOP_IRQ2_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_2_SIMCOP_IRQ3_MASK (0x00008000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_2_SIMCOP_IRQ3_SHIFT (0x0000000Fu)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_2_SIMCOP_IRQ3_RESETVAL (0x00000000u)
/*----SIMCOP_IRQ3 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_2_SIMCOP_IRQ3_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_2_SIMCOP_IRQ3_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_2_HS_VS_IRQ_MASK (0x00020000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_2_HS_VS_IRQ_SHIFT (0x00000011u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_2_HS_VS_IRQ_RESETVAL (0x00000000u)
/*----HS_VS_IRQ Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_2_HS_VS_IRQ_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_2_HS_VS_IRQ_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_2_HS_VS_IRQ_PENDING (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_2_HS_VS_IRQ_SET (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_2_RESETVAL (0x00000000u)

/* ISS_HL_IRQSTATUS_2 */

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_2_ISP_IRQ0_MASK (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_2_ISP_IRQ0_SHIFT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_2_ISP_IRQ0_RESETVAL (0x00000000u)
/*----ISP_IRQ0 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_2_ISP_IRQ0_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_2_ISP_IRQ0_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_2_ISP_IRQ1_MASK (0x00000002u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_2_ISP_IRQ1_SHIFT (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_2_ISP_IRQ1_RESETVAL (0x00000000u)
/*----ISP_IRQ1 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_2_ISP_IRQ1_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_2_ISP_IRQ1_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_2_ISP_IRQ2_MASK (0x00000004u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_2_ISP_IRQ2_SHIFT (0x00000002u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_2_ISP_IRQ2_RESETVAL (0x00000000u)
/*----ISP_IRQ2 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_2_ISP_IRQ2_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_2_ISP_IRQ2_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_2_ISP_IRQ3_MASK (0x00000008u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_2_ISP_IRQ3_SHIFT (0x00000003u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_2_ISP_IRQ3_RESETVAL (0x00000000u)
/*----ISP_IRQ3 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_2_ISP_IRQ3_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_2_ISP_IRQ3_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_2_CSIA_IRQ_MASK (0x00000010u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_2_CSIA_IRQ_SHIFT (0x00000004u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_2_CSIA_IRQ_RESETVAL (0x00000000u)
/*----CSIA_IRQ Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_2_CSIA_IRQ_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_2_CSIA_IRQ_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_2_CSIB_IRQ_MASK (0x00000020u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_2_CSIB_IRQ_SHIFT (0x00000005u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_2_CSIB_IRQ_RESETVAL (0x00000000u)
/*----CSIB_IRQ Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_2_CSIB_IRQ_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_2_CSIB_IRQ_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_2_CCP2_IRQ0_MASK (0x00000040u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_2_CCP2_IRQ0_SHIFT (0x00000006u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_2_CCP2_IRQ0_RESETVAL (0x00000000u)
/*----CCP2_IRQ0 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_2_CCP2_IRQ0_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_2_CCP2_IRQ0_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_2_CCP2_IRQ1_MASK (0x00000080u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_2_CCP2_IRQ1_SHIFT (0x00000007u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_2_CCP2_IRQ1_RESETVAL (0x00000000u)
/*----CCP2_IRQ1 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_2_CCP2_IRQ1_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_2_CCP2_IRQ1_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_2_CCP2_IRQ2_MASK (0x00000100u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_2_CCP2_IRQ2_SHIFT (0x00000008u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_2_CCP2_IRQ2_RESETVAL (0x00000000u)
/*----CCP2_IRQ2 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_2_CCP2_IRQ2_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_2_CCP2_IRQ2_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_2_CCP2_IRQ3_MASK (0x00000200u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_2_CCP2_IRQ3_SHIFT (0x00000009u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_2_CCP2_IRQ3_RESETVAL (0x00000000u)
/*----CCP2_IRQ3 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_2_CCP2_IRQ3_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_2_CCP2_IRQ3_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_2_CBUFF_IRQ_MASK (0x00000400u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_2_CBUFF_IRQ_SHIFT (0x0000000Au)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_2_CBUFF_IRQ_RESETVAL (0x00000000u)
/*----CBUFF_IRQ Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_2_CBUFF_IRQ_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_2_CBUFF_IRQ_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_2_BTE_IRQ_MASK (0x00000800u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_2_BTE_IRQ_SHIFT (0x0000000Bu)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_2_BTE_IRQ_RESETVAL (0x00000000u)
/*----BTE_IRQ Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_2_BTE_IRQ_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_2_BTE_IRQ_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_2_SIMCOP_IRQ0_MASK (0x00001000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_2_SIMCOP_IRQ0_SHIFT (0x0000000Cu)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_2_SIMCOP_IRQ0_RESETVAL (0x00000000u)
/*----SIMCOP_IRQ0 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_2_SIMCOP_IRQ0_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_2_SIMCOP_IRQ0_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_2_SIMCOP_IRQ1_MASK (0x00002000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_2_SIMCOP_IRQ1_SHIFT (0x0000000Du)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_2_SIMCOP_IRQ1_RESETVAL (0x00000000u)
/*----SIMCOP_IRQ1 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_2_SIMCOP_IRQ1_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_2_SIMCOP_IRQ1_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_2_SIMCOP_IRQ2_MASK (0x00004000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_2_SIMCOP_IRQ2_SHIFT (0x0000000Eu)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_2_SIMCOP_IRQ2_RESETVAL (0x00000000u)
/*----SIMCOP_IRQ2 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_2_SIMCOP_IRQ2_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_2_SIMCOP_IRQ2_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_2_SIMCOP_IRQ3_MASK (0x00008000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_2_SIMCOP_IRQ3_SHIFT (0x0000000Fu)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_2_SIMCOP_IRQ3_RESETVAL (0x00000000u)
/*----SIMCOP_IRQ3 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_2_SIMCOP_IRQ3_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_2_SIMCOP_IRQ3_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_2_HS_VS_IRQ_MASK (0x00020000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_2_HS_VS_IRQ_SHIFT (0x00000011u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_2_HS_VS_IRQ_RESETVAL (0x00000000u)
/*----HS_VS_IRQ Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_2_HS_VS_IRQ_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_2_HS_VS_IRQ_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_2_HS_VS_IRQ_PENDING (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_2_HS_VS_IRQ_CLEAR (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_2_RESETVAL (0x00000000u)

/* ISS_HL_IRQENABLE_SET_2 */

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_2_ISP_IRQ0_MASK (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_2_ISP_IRQ0_SHIFT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_2_ISP_IRQ0_RESETVAL (0x00000000u)
/*----ISP_IRQ0 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_2_ISP_IRQ0_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_2_ISP_IRQ0_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_2_ISP_IRQ0_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_2_ISP_IRQ0_ENABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_2_ISP_IRQ1_MASK (0x00000002u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_2_ISP_IRQ1_SHIFT (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_2_ISP_IRQ1_RESETVAL (0x00000000u)
/*----ISP_IRQ1 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_2_ISP_IRQ1_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_2_ISP_IRQ1_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_2_ISP_IRQ1_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_2_ISP_IRQ1_ENABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_2_ISP_IRQ2_MASK (0x00000004u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_2_ISP_IRQ2_SHIFT (0x00000002u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_2_ISP_IRQ2_RESETVAL (0x00000000u)
/*----ISP_IRQ2 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_2_ISP_IRQ2_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_2_ISP_IRQ2_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_2_ISP_IRQ2_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_2_ISP_IRQ2_ENABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_2_ISP_IRQ3_MASK (0x00000008u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_2_ISP_IRQ3_SHIFT (0x00000003u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_2_ISP_IRQ3_RESETVAL (0x00000000u)
/*----ISP_IRQ3 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_2_ISP_IRQ3_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_2_ISP_IRQ3_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_2_ISP_IRQ3_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_2_ISP_IRQ3_ENABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_2_CSIA_IRQ_MASK (0x00000010u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_2_CSIA_IRQ_SHIFT (0x00000004u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_2_CSIA_IRQ_RESETVAL (0x00000000u)
/*----CSIA_IRQ Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_2_CSIA_IRQ_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_2_CSIA_IRQ_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_2_CSIA_IRQ_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_2_CSIA_IRQ_ENABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_2_CSIB_IRQ_MASK (0x00000020u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_2_CSIB_IRQ_SHIFT (0x00000005u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_2_CSIB_IRQ_RESETVAL (0x00000000u)
/*----CSIB_IRQ Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_2_CSIB_IRQ_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_2_CSIB_IRQ_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_2_CSIB_IRQ_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_2_CSIB_IRQ_ENABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_2_CCP2_IRQ0_MASK (0x00000040u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_2_CCP2_IRQ0_SHIFT (0x00000006u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_2_CCP2_IRQ0_RESETVAL (0x00000000u)
/*----CCP2_IRQ0 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_2_CCP2_IRQ0_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_2_CCP2_IRQ0_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_2_CCP2_IRQ0_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_2_CCP2_IRQ0_ENABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_2_CCP2_IRQ1_MASK (0x00000080u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_2_CCP2_IRQ1_SHIFT (0x00000007u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_2_CCP2_IRQ1_RESETVAL (0x00000000u)
/*----CCP2_IRQ1 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_2_CCP2_IRQ1_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_2_CCP2_IRQ1_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_2_CCP2_IRQ1_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_2_CCP2_IRQ1_ENABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_2_CCP2_IRQ2_MASK (0x00000100u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_2_CCP2_IRQ2_SHIFT (0x00000008u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_2_CCP2_IRQ2_RESETVAL (0x00000000u)
/*----CCP2_IRQ2 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_2_CCP2_IRQ2_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_2_CCP2_IRQ2_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_2_CCP2_IRQ2_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_2_CCP2_IRQ2_ENABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_2_CCP2_IRQ3_MASK (0x00000200u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_2_CCP2_IRQ3_SHIFT (0x00000009u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_2_CCP2_IRQ3_RESETVAL (0x00000000u)
/*----CCP2_IRQ3 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_2_CCP2_IRQ3_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_2_CCP2_IRQ3_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_2_CCP2_IRQ3_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_2_CCP2_IRQ3_ENABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_2_CBUFF_IRQ_MASK (0x00000400u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_2_CBUFF_IRQ_SHIFT (0x0000000Au)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_2_CBUFF_IRQ_RESETVAL (0x00000000u)
/*----CBUFF_IRQ Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_2_CBUFF_IRQ_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_2_CBUFF_IRQ_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_2_CBUFF_IRQ_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_2_CBUFF_IRQ_ENABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_2_BTE_IRQ_MASK (0x00000800u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_2_BTE_IRQ_SHIFT (0x0000000Bu)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_2_BTE_IRQ_RESETVAL (0x00000000u)
/*----BTE_IRQ Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_2_BTE_IRQ_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_2_BTE_IRQ_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_2_BTE_IRQ_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_2_BTE_IRQ_ENABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_2_SIMCOP_IRQ0_MASK (0x00001000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_2_SIMCOP_IRQ0_SHIFT (0x0000000Cu)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_2_SIMCOP_IRQ0_RESETVAL (0x00000000u)
/*----SIMCOP_IRQ0 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_2_SIMCOP_IRQ0_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_2_SIMCOP_IRQ0_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_2_SIMCOP_IRQ0_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_2_SIMCOP_IRQ0_ENABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_2_SIMCOP_IRQ1_MASK (0x00002000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_2_SIMCOP_IRQ1_SHIFT (0x0000000Du)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_2_SIMCOP_IRQ1_RESETVAL (0x00000000u)
/*----SIMCOP_IRQ1 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_2_SIMCOP_IRQ1_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_2_SIMCOP_IRQ1_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_2_SIMCOP_IRQ1_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_2_SIMCOP_IRQ1_ENABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_2_SIMCOP_IRQ2_MASK (0x00004000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_2_SIMCOP_IRQ2_SHIFT (0x0000000Eu)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_2_SIMCOP_IRQ2_RESETVAL (0x00000000u)
/*----SIMCOP_IRQ2 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_2_SIMCOP_IRQ2_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_2_SIMCOP_IRQ2_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_2_SIMCOP_IRQ2_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_2_SIMCOP_IRQ2_ENABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_2_SIMCOP_IRQ3_MASK (0x00008000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_2_SIMCOP_IRQ3_SHIFT (0x0000000Fu)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_2_SIMCOP_IRQ3_RESETVAL (0x00000000u)
/*----SIMCOP_IRQ3 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_2_SIMCOP_IRQ3_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_2_SIMCOP_IRQ3_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_2_SIMCOP_IRQ3_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_2_SIMCOP_IRQ3_ENABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_2_HS_VS_IRQ_MASK (0x00020000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_2_HS_VS_IRQ_SHIFT (0x00000011u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_2_HS_VS_IRQ_RESETVAL (0x00000000u)
/*----HS_VS_IRQ Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_2_HS_VS_IRQ_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_2_HS_VS_IRQ_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_2_HS_VS_IRQ_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_2_HS_VS_IRQ_ENABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_2_RESETVAL (0x00000000u)

/* ISS_HL_IRQENABLE_CLR_2 */

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_2_ISP_IRQ0_MASK (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_2_ISP_IRQ0_SHIFT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_2_ISP_IRQ0_RESETVAL (0x00000000u)
/*----ISP_IRQ0 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_2_ISP_IRQ0_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_2_ISP_IRQ0_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_2_ISP_IRQ0_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_2_ISP_IRQ0_DISABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_2_ISP_IRQ1_MASK (0x00000002u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_2_ISP_IRQ1_SHIFT (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_2_ISP_IRQ1_RESETVAL (0x00000000u)
/*----ISP_IRQ1 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_2_ISP_IRQ1_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_2_ISP_IRQ1_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_2_ISP_IRQ1_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_2_ISP_IRQ1_DISABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_2_ISP_IRQ2_MASK (0x00000004u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_2_ISP_IRQ2_SHIFT (0x00000002u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_2_ISP_IRQ2_RESETVAL (0x00000000u)
/*----ISP_IRQ2 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_2_ISP_IRQ2_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_2_ISP_IRQ2_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_2_ISP_IRQ2_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_2_ISP_IRQ2_DISABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_2_ISP_IRQ3_MASK (0x00000008u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_2_ISP_IRQ3_SHIFT (0x00000003u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_2_ISP_IRQ3_RESETVAL (0x00000000u)
/*----ISP_IRQ3 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_2_ISP_IRQ3_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_2_ISP_IRQ3_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_2_ISP_IRQ3_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_2_ISP_IRQ3_DISABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_2_CSIA_IRQ_MASK (0x00000010u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_2_CSIA_IRQ_SHIFT (0x00000004u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_2_CSIA_IRQ_RESETVAL (0x00000000u)
/*----CSIA_IRQ Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_2_CSIA_IRQ_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_2_CSIA_IRQ_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_2_CSIA_IRQ_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_2_CSIA_IRQ_DISABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_2_CSIB_IRQ_MASK (0x00000020u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_2_CSIB_IRQ_SHIFT (0x00000005u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_2_CSIB_IRQ_RESETVAL (0x00000000u)
/*----CSIB_IRQ Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_2_CSIB_IRQ_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_2_CSIB_IRQ_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_2_CSIB_IRQ_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_2_CSIB_IRQ_DISABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_2_CCP2_IRQ0_MASK (0x00000040u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_2_CCP2_IRQ0_SHIFT (0x00000006u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_2_CCP2_IRQ0_RESETVAL (0x00000000u)
/*----CCP2_IRQ0 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_2_CCP2_IRQ0_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_2_CCP2_IRQ0_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_2_CCP2_IRQ0_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_2_CCP2_IRQ0_DISABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_2_CCP2_IRQ1_MASK (0x00000080u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_2_CCP2_IRQ1_SHIFT (0x00000007u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_2_CCP2_IRQ1_RESETVAL (0x00000000u)
/*----CCP2_IRQ1 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_2_CCP2_IRQ1_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_2_CCP2_IRQ1_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_2_CCP2_IRQ1_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_2_CCP2_IRQ1_DISABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_2_CCP2_IRQ2_MASK (0x00000100u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_2_CCP2_IRQ2_SHIFT (0x00000008u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_2_CCP2_IRQ2_RESETVAL (0x00000000u)
/*----CCP2_IRQ2 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_2_CCP2_IRQ2_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_2_CCP2_IRQ2_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_2_CCP2_IRQ2_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_2_CCP2_IRQ2_DISABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_2_CCP2_IRQ3_MASK (0x00000200u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_2_CCP2_IRQ3_SHIFT (0x00000009u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_2_CCP2_IRQ3_RESETVAL (0x00000000u)
/*----CCP2_IRQ3 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_2_CCP2_IRQ3_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_2_CCP2_IRQ3_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_2_CCP2_IRQ3_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_2_CCP2_IRQ3_DISABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_2_CBUFF_IRQ_MASK (0x00000400u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_2_CBUFF_IRQ_SHIFT (0x0000000Au)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_2_CBUFF_IRQ_RESETVAL (0x00000000u)
/*----CBUFF_IRQ Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_2_CBUFF_IRQ_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_2_CBUFF_IRQ_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_2_CBUFF_IRQ_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_2_CBUFF_IRQ_DISABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_2_BTE_IRQ_MASK (0x00000800u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_2_BTE_IRQ_SHIFT (0x0000000Bu)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_2_BTE_IRQ_RESETVAL (0x00000000u)
/*----BTE_IRQ Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_2_BTE_IRQ_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_2_BTE_IRQ_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_2_BTE_IRQ_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_2_BTE_IRQ_DISABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_2_SIMCOP_IRQ0_MASK (0x00001000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_2_SIMCOP_IRQ0_SHIFT (0x0000000Cu)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_2_SIMCOP_IRQ0_RESETVAL (0x00000000u)
/*----SIMCOP_IRQ0 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_2_SIMCOP_IRQ0_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_2_SIMCOP_IRQ0_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_2_SIMCOP_IRQ0_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_2_SIMCOP_IRQ0_DISABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_2_SIMCOP_IRQ1_MASK (0x00002000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_2_SIMCOP_IRQ1_SHIFT (0x0000000Du)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_2_SIMCOP_IRQ1_RESETVAL (0x00000000u)
/*----SIMCOP_IRQ1 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_2_SIMCOP_IRQ1_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_2_SIMCOP_IRQ1_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_2_SIMCOP_IRQ1_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_2_SIMCOP_IRQ1_DISABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_2_SIMCOP_IRQ2_MASK (0x00004000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_2_SIMCOP_IRQ2_SHIFT (0x0000000Eu)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_2_SIMCOP_IRQ2_RESETVAL (0x00000000u)
/*----SIMCOP_IRQ2 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_2_SIMCOP_IRQ2_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_2_SIMCOP_IRQ2_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_2_SIMCOP_IRQ2_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_2_SIMCOP_IRQ2_DISABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_2_SIMCOP_IRQ3_MASK (0x00008000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_2_SIMCOP_IRQ3_SHIFT (0x0000000Fu)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_2_SIMCOP_IRQ3_RESETVAL (0x00000000u)
/*----SIMCOP_IRQ3 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_2_SIMCOP_IRQ3_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_2_SIMCOP_IRQ3_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_2_SIMCOP_IRQ3_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_2_SIMCOP_IRQ3_DISABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_2_HS_VS_IRQ_MASK (0x00020000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_2_HS_VS_IRQ_SHIFT (0x00000011u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_2_HS_VS_IRQ_RESETVAL (0x00000000u)
/*----HS_VS_IRQ Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_2_HS_VS_IRQ_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_2_HS_VS_IRQ_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_2_HS_VS_IRQ_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_2_HS_VS_IRQ_DISABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_2_RESETVAL (0x00000000u)

/* ISS_HL_IRQSTATUS_RAW_3 */

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_3_ISP_IRQ0_MASK (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_3_ISP_IRQ0_SHIFT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_3_ISP_IRQ0_RESETVAL (0x00000000u)
/*----ISP_IRQ0 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_3_ISP_IRQ0_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_3_ISP_IRQ0_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_3_ISP_IRQ1_MASK (0x00000002u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_3_ISP_IRQ1_SHIFT (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_3_ISP_IRQ1_RESETVAL (0x00000000u)
/*----ISP_IRQ1 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_3_ISP_IRQ1_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_3_ISP_IRQ1_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_3_ISP_IRQ2_MASK (0x00000004u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_3_ISP_IRQ2_SHIFT (0x00000002u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_3_ISP_IRQ2_RESETVAL (0x00000000u)
/*----ISP_IRQ2 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_3_ISP_IRQ2_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_3_ISP_IRQ2_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_3_ISP_IRQ3_MASK (0x00000008u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_3_ISP_IRQ3_SHIFT (0x00000003u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_3_ISP_IRQ3_RESETVAL (0x00000000u)
/*----ISP_IRQ3 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_3_ISP_IRQ3_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_3_ISP_IRQ3_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_3_CSIA_IRQ_MASK (0x00000010u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_3_CSIA_IRQ_SHIFT (0x00000004u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_3_CSIA_IRQ_RESETVAL (0x00000000u)
/*----CSIA_IRQ Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_3_CSIA_IRQ_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_3_CSIA_IRQ_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_3_CSIB_IRQ_MASK (0x00000020u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_3_CSIB_IRQ_SHIFT (0x00000005u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_3_CSIB_IRQ_RESETVAL (0x00000000u)
/*----CSIB_IRQ Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_3_CSIB_IRQ_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_3_CSIB_IRQ_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_3_CCP2_IRQ0_MASK (0x00000040u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_3_CCP2_IRQ0_SHIFT (0x00000006u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_3_CCP2_IRQ0_RESETVAL (0x00000000u)
/*----CCP2_IRQ0 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_3_CCP2_IRQ0_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_3_CCP2_IRQ0_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_3_CCP2_IRQ1_MASK (0x00000080u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_3_CCP2_IRQ1_SHIFT (0x00000007u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_3_CCP2_IRQ1_RESETVAL (0x00000000u)
/*----CCP2_IRQ1 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_3_CCP2_IRQ1_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_3_CCP2_IRQ1_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_3_CCP2_IRQ2_MASK (0x00000100u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_3_CCP2_IRQ2_SHIFT (0x00000008u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_3_CCP2_IRQ2_RESETVAL (0x00000000u)
/*----CCP2_IRQ2 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_3_CCP2_IRQ2_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_3_CCP2_IRQ2_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_3_CCP2_IRQ3_MASK (0x00000200u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_3_CCP2_IRQ3_SHIFT (0x00000009u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_3_CCP2_IRQ3_RESETVAL (0x00000000u)
/*----CCP2_IRQ3 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_3_CCP2_IRQ3_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_3_CCP2_IRQ3_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_3_CBUFF_IRQ_MASK (0x00000400u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_3_CBUFF_IRQ_SHIFT (0x0000000Au)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_3_CBUFF_IRQ_RESETVAL (0x00000000u)
/*----CBUFF_IRQ Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_3_CBUFF_IRQ_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_3_CBUFF_IRQ_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_3_BTE_IRQ_MASK (0x00000800u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_3_BTE_IRQ_SHIFT (0x0000000Bu)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_3_BTE_IRQ_RESETVAL (0x00000000u)
/*----BTE_IRQ Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_3_BTE_IRQ_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_3_BTE_IRQ_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_3_SIMCOP_IRQ0_MASK (0x00001000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_3_SIMCOP_IRQ0_SHIFT (0x0000000Cu)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_3_SIMCOP_IRQ0_RESETVAL (0x00000000u)
/*----SIMCOP_IRQ0 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_3_SIMCOP_IRQ0_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_3_SIMCOP_IRQ0_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_3_SIMCOP_IRQ1_MASK (0x00002000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_3_SIMCOP_IRQ1_SHIFT (0x0000000Du)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_3_SIMCOP_IRQ1_RESETVAL (0x00000000u)
/*----SIMCOP_IRQ1 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_3_SIMCOP_IRQ1_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_3_SIMCOP_IRQ1_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_3_SIMCOP_IRQ2_MASK (0x00004000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_3_SIMCOP_IRQ2_SHIFT (0x0000000Eu)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_3_SIMCOP_IRQ2_RESETVAL (0x00000000u)
/*----SIMCOP_IRQ2 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_3_SIMCOP_IRQ2_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_3_SIMCOP_IRQ2_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_3_SIMCOP_IRQ3_MASK (0x00008000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_3_SIMCOP_IRQ3_SHIFT (0x0000000Fu)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_3_SIMCOP_IRQ3_RESETVAL (0x00000000u)
/*----SIMCOP_IRQ3 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_3_SIMCOP_IRQ3_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_3_SIMCOP_IRQ3_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_3_HS_VS_IRQ_MASK (0x00020000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_3_HS_VS_IRQ_SHIFT (0x00000011u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_3_HS_VS_IRQ_RESETVAL (0x00000000u)
/*----HS_VS_IRQ Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_3_HS_VS_IRQ_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_3_HS_VS_IRQ_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_3_HS_VS_IRQ_PENDING (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_3_HS_VS_IRQ_SET (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_3_RESETVAL (0x00000000u)

/* ISS_HL_IRQSTATUS_3 */

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_3_ISP_IRQ0_MASK (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_3_ISP_IRQ0_SHIFT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_3_ISP_IRQ0_RESETVAL (0x00000000u)
/*----ISP_IRQ0 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_3_ISP_IRQ0_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_3_ISP_IRQ0_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_3_ISP_IRQ1_MASK (0x00000002u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_3_ISP_IRQ1_SHIFT (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_3_ISP_IRQ1_RESETVAL (0x00000000u)
/*----ISP_IRQ1 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_3_ISP_IRQ1_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_3_ISP_IRQ1_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_3_ISP_IRQ2_MASK (0x00000004u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_3_ISP_IRQ2_SHIFT (0x00000002u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_3_ISP_IRQ2_RESETVAL (0x00000000u)
/*----ISP_IRQ2 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_3_ISP_IRQ2_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_3_ISP_IRQ2_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_3_ISP_IRQ3_MASK (0x00000008u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_3_ISP_IRQ3_SHIFT (0x00000003u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_3_ISP_IRQ3_RESETVAL (0x00000000u)
/*----ISP_IRQ3 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_3_ISP_IRQ3_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_3_ISP_IRQ3_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_3_CSIA_IRQ_MASK (0x00000010u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_3_CSIA_IRQ_SHIFT (0x00000004u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_3_CSIA_IRQ_RESETVAL (0x00000000u)
/*----CSIA_IRQ Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_3_CSIA_IRQ_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_3_CSIA_IRQ_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_3_CSIB_IRQ_MASK (0x00000020u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_3_CSIB_IRQ_SHIFT (0x00000005u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_3_CSIB_IRQ_RESETVAL (0x00000000u)
/*----CSIB_IRQ Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_3_CSIB_IRQ_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_3_CSIB_IRQ_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_3_CCP2_IRQ0_MASK (0x00000040u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_3_CCP2_IRQ0_SHIFT (0x00000006u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_3_CCP2_IRQ0_RESETVAL (0x00000000u)
/*----CCP2_IRQ0 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_3_CCP2_IRQ0_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_3_CCP2_IRQ0_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_3_CCP2_IRQ1_MASK (0x00000080u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_3_CCP2_IRQ1_SHIFT (0x00000007u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_3_CCP2_IRQ1_RESETVAL (0x00000000u)
/*----CCP2_IRQ1 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_3_CCP2_IRQ1_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_3_CCP2_IRQ1_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_3_CCP2_IRQ2_MASK (0x00000100u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_3_CCP2_IRQ2_SHIFT (0x00000008u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_3_CCP2_IRQ2_RESETVAL (0x00000000u)
/*----CCP2_IRQ2 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_3_CCP2_IRQ2_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_3_CCP2_IRQ2_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_3_CCP2_IRQ3_MASK (0x00000200u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_3_CCP2_IRQ3_SHIFT (0x00000009u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_3_CCP2_IRQ3_RESETVAL (0x00000000u)
/*----CCP2_IRQ3 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_3_CCP2_IRQ3_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_3_CCP2_IRQ3_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_3_CBUFF_IRQ_MASK (0x00000400u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_3_CBUFF_IRQ_SHIFT (0x0000000Au)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_3_CBUFF_IRQ_RESETVAL (0x00000000u)
/*----CBUFF_IRQ Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_3_CBUFF_IRQ_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_3_CBUFF_IRQ_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_3_BTE_IRQ_MASK (0x00000800u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_3_BTE_IRQ_SHIFT (0x0000000Bu)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_3_BTE_IRQ_RESETVAL (0x00000000u)
/*----BTE_IRQ Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_3_BTE_IRQ_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_3_BTE_IRQ_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_3_SIMCOP_IRQ0_MASK (0x00001000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_3_SIMCOP_IRQ0_SHIFT (0x0000000Cu)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_3_SIMCOP_IRQ0_RESETVAL (0x00000000u)
/*----SIMCOP_IRQ0 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_3_SIMCOP_IRQ0_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_3_SIMCOP_IRQ0_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_3_SIMCOP_IRQ1_MASK (0x00002000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_3_SIMCOP_IRQ1_SHIFT (0x0000000Du)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_3_SIMCOP_IRQ1_RESETVAL (0x00000000u)
/*----SIMCOP_IRQ1 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_3_SIMCOP_IRQ1_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_3_SIMCOP_IRQ1_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_3_SIMCOP_IRQ2_MASK (0x00004000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_3_SIMCOP_IRQ2_SHIFT (0x0000000Eu)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_3_SIMCOP_IRQ2_RESETVAL (0x00000000u)
/*----SIMCOP_IRQ2 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_3_SIMCOP_IRQ2_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_3_SIMCOP_IRQ2_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_3_SIMCOP_IRQ3_MASK (0x00008000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_3_SIMCOP_IRQ3_SHIFT (0x0000000Fu)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_3_SIMCOP_IRQ3_RESETVAL (0x00000000u)
/*----SIMCOP_IRQ3 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_3_SIMCOP_IRQ3_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_3_SIMCOP_IRQ3_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_3_HS_VS_IRQ_MASK (0x00020000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_3_HS_VS_IRQ_SHIFT (0x00000011u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_3_HS_VS_IRQ_RESETVAL (0x00000000u)
/*----HS_VS_IRQ Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_3_HS_VS_IRQ_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_3_HS_VS_IRQ_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_3_HS_VS_IRQ_PENDING (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_3_HS_VS_IRQ_CLEAR (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_3_RESETVAL (0x00000000u)

/* ISS_HL_IRQENABLE_SET_3 */

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_3_ISP_IRQ0_MASK (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_3_ISP_IRQ0_SHIFT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_3_ISP_IRQ0_RESETVAL (0x00000000u)
/*----ISP_IRQ0 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_3_ISP_IRQ0_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_3_ISP_IRQ0_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_3_ISP_IRQ0_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_3_ISP_IRQ0_ENABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_3_ISP_IRQ1_MASK (0x00000002u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_3_ISP_IRQ1_SHIFT (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_3_ISP_IRQ1_RESETVAL (0x00000000u)
/*----ISP_IRQ1 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_3_ISP_IRQ1_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_3_ISP_IRQ1_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_3_ISP_IRQ1_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_3_ISP_IRQ1_ENABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_3_ISP_IRQ2_MASK (0x00000004u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_3_ISP_IRQ2_SHIFT (0x00000002u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_3_ISP_IRQ2_RESETVAL (0x00000000u)
/*----ISP_IRQ2 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_3_ISP_IRQ2_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_3_ISP_IRQ2_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_3_ISP_IRQ2_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_3_ISP_IRQ2_ENABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_3_ISP_IRQ3_MASK (0x00000008u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_3_ISP_IRQ3_SHIFT (0x00000003u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_3_ISP_IRQ3_RESETVAL (0x00000000u)
/*----ISP_IRQ3 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_3_ISP_IRQ3_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_3_ISP_IRQ3_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_3_ISP_IRQ3_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_3_ISP_IRQ3_ENABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_3_CSIA_IRQ_MASK (0x00000010u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_3_CSIA_IRQ_SHIFT (0x00000004u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_3_CSIA_IRQ_RESETVAL (0x00000000u)
/*----CSIA_IRQ Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_3_CSIA_IRQ_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_3_CSIA_IRQ_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_3_CSIA_IRQ_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_3_CSIA_IRQ_ENABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_3_CSIB_IRQ_MASK (0x00000020u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_3_CSIB_IRQ_SHIFT (0x00000005u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_3_CSIB_IRQ_RESETVAL (0x00000000u)
/*----CSIB_IRQ Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_3_CSIB_IRQ_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_3_CSIB_IRQ_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_3_CSIB_IRQ_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_3_CSIB_IRQ_ENABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_3_CCP2_IRQ0_MASK (0x00000040u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_3_CCP2_IRQ0_SHIFT (0x00000006u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_3_CCP2_IRQ0_RESETVAL (0x00000000u)
/*----CCP2_IRQ0 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_3_CCP2_IRQ0_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_3_CCP2_IRQ0_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_3_CCP2_IRQ0_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_3_CCP2_IRQ0_ENABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_3_CCP2_IRQ1_MASK (0x00000080u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_3_CCP2_IRQ1_SHIFT (0x00000007u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_3_CCP2_IRQ1_RESETVAL (0x00000000u)
/*----CCP2_IRQ1 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_3_CCP2_IRQ1_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_3_CCP2_IRQ1_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_3_CCP2_IRQ1_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_3_CCP2_IRQ1_ENABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_3_CCP2_IRQ2_MASK (0x00000100u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_3_CCP2_IRQ2_SHIFT (0x00000008u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_3_CCP2_IRQ2_RESETVAL (0x00000000u)
/*----CCP2_IRQ2 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_3_CCP2_IRQ2_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_3_CCP2_IRQ2_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_3_CCP2_IRQ2_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_3_CCP2_IRQ2_ENABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_3_CCP2_IRQ3_MASK (0x00000200u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_3_CCP2_IRQ3_SHIFT (0x00000009u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_3_CCP2_IRQ3_RESETVAL (0x00000000u)
/*----CCP2_IRQ3 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_3_CCP2_IRQ3_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_3_CCP2_IRQ3_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_3_CCP2_IRQ3_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_3_CCP2_IRQ3_ENABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_3_CBUFF_IRQ_MASK (0x00000400u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_3_CBUFF_IRQ_SHIFT (0x0000000Au)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_3_CBUFF_IRQ_RESETVAL (0x00000000u)
/*----CBUFF_IRQ Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_3_CBUFF_IRQ_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_3_CBUFF_IRQ_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_3_CBUFF_IRQ_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_3_CBUFF_IRQ_ENABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_3_BTE_IRQ_MASK (0x00000800u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_3_BTE_IRQ_SHIFT (0x0000000Bu)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_3_BTE_IRQ_RESETVAL (0x00000000u)
/*----BTE_IRQ Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_3_BTE_IRQ_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_3_BTE_IRQ_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_3_BTE_IRQ_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_3_BTE_IRQ_ENABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_3_SIMCOP_IRQ0_MASK (0x00001000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_3_SIMCOP_IRQ0_SHIFT (0x0000000Cu)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_3_SIMCOP_IRQ0_RESETVAL (0x00000000u)
/*----SIMCOP_IRQ0 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_3_SIMCOP_IRQ0_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_3_SIMCOP_IRQ0_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_3_SIMCOP_IRQ0_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_3_SIMCOP_IRQ0_ENABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_3_SIMCOP_IRQ1_MASK (0x00002000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_3_SIMCOP_IRQ1_SHIFT (0x0000000Du)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_3_SIMCOP_IRQ1_RESETVAL (0x00000000u)
/*----SIMCOP_IRQ1 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_3_SIMCOP_IRQ1_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_3_SIMCOP_IRQ1_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_3_SIMCOP_IRQ1_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_3_SIMCOP_IRQ1_ENABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_3_SIMCOP_IRQ2_MASK (0x00004000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_3_SIMCOP_IRQ2_SHIFT (0x0000000Eu)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_3_SIMCOP_IRQ2_RESETVAL (0x00000000u)
/*----SIMCOP_IRQ2 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_3_SIMCOP_IRQ2_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_3_SIMCOP_IRQ2_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_3_SIMCOP_IRQ2_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_3_SIMCOP_IRQ2_ENABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_3_SIMCOP_IRQ3_MASK (0x00008000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_3_SIMCOP_IRQ3_SHIFT (0x0000000Fu)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_3_SIMCOP_IRQ3_RESETVAL (0x00000000u)
/*----SIMCOP_IRQ3 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_3_SIMCOP_IRQ3_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_3_SIMCOP_IRQ3_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_3_SIMCOP_IRQ3_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_3_SIMCOP_IRQ3_ENABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_3_HS_VS_IRQ_MASK (0x00020000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_3_HS_VS_IRQ_SHIFT (0x00000011u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_3_HS_VS_IRQ_RESETVAL (0x00000000u)
/*----HS_VS_IRQ Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_3_HS_VS_IRQ_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_3_HS_VS_IRQ_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_3_HS_VS_IRQ_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_3_HS_VS_IRQ_ENABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_3_RESETVAL (0x00000000u)

/* ISS_HL_IRQENABLE_CLR_3 */

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_3_ISP_IRQ0_MASK (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_3_ISP_IRQ0_SHIFT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_3_ISP_IRQ0_RESETVAL (0x00000000u)
/*----ISP_IRQ0 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_3_ISP_IRQ0_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_3_ISP_IRQ0_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_3_ISP_IRQ0_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_3_ISP_IRQ0_DISABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_3_ISP_IRQ1_MASK (0x00000002u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_3_ISP_IRQ1_SHIFT (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_3_ISP_IRQ1_RESETVAL (0x00000000u)
/*----ISP_IRQ1 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_3_ISP_IRQ1_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_3_ISP_IRQ1_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_3_ISP_IRQ1_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_3_ISP_IRQ1_DISABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_3_ISP_IRQ2_MASK (0x00000004u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_3_ISP_IRQ2_SHIFT (0x00000002u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_3_ISP_IRQ2_RESETVAL (0x00000000u)
/*----ISP_IRQ2 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_3_ISP_IRQ2_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_3_ISP_IRQ2_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_3_ISP_IRQ2_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_3_ISP_IRQ2_DISABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_3_ISP_IRQ3_MASK (0x00000008u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_3_ISP_IRQ3_SHIFT (0x00000003u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_3_ISP_IRQ3_RESETVAL (0x00000000u)
/*----ISP_IRQ3 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_3_ISP_IRQ3_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_3_ISP_IRQ3_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_3_ISP_IRQ3_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_3_ISP_IRQ3_DISABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_3_CSIA_IRQ_MASK (0x00000010u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_3_CSIA_IRQ_SHIFT (0x00000004u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_3_CSIA_IRQ_RESETVAL (0x00000000u)
/*----CSIA_IRQ Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_3_CSIA_IRQ_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_3_CSIA_IRQ_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_3_CSIA_IRQ_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_3_CSIA_IRQ_DISABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_3_CSIB_IRQ_MASK (0x00000020u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_3_CSIB_IRQ_SHIFT (0x00000005u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_3_CSIB_IRQ_RESETVAL (0x00000000u)
/*----CSIB_IRQ Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_3_CSIB_IRQ_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_3_CSIB_IRQ_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_3_CSIB_IRQ_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_3_CSIB_IRQ_DISABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_3_CCP2_IRQ0_MASK (0x00000040u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_3_CCP2_IRQ0_SHIFT (0x00000006u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_3_CCP2_IRQ0_RESETVAL (0x00000000u)
/*----CCP2_IRQ0 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_3_CCP2_IRQ0_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_3_CCP2_IRQ0_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_3_CCP2_IRQ0_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_3_CCP2_IRQ0_DISABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_3_CCP2_IRQ1_MASK (0x00000080u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_3_CCP2_IRQ1_SHIFT (0x00000007u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_3_CCP2_IRQ1_RESETVAL (0x00000000u)
/*----CCP2_IRQ1 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_3_CCP2_IRQ1_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_3_CCP2_IRQ1_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_3_CCP2_IRQ1_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_3_CCP2_IRQ1_DISABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_3_CCP2_IRQ2_MASK (0x00000100u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_3_CCP2_IRQ2_SHIFT (0x00000008u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_3_CCP2_IRQ2_RESETVAL (0x00000000u)
/*----CCP2_IRQ2 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_3_CCP2_IRQ2_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_3_CCP2_IRQ2_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_3_CCP2_IRQ2_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_3_CCP2_IRQ2_DISABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_3_CCP2_IRQ3_MASK (0x00000200u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_3_CCP2_IRQ3_SHIFT (0x00000009u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_3_CCP2_IRQ3_RESETVAL (0x00000000u)
/*----CCP2_IRQ3 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_3_CCP2_IRQ3_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_3_CCP2_IRQ3_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_3_CCP2_IRQ3_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_3_CCP2_IRQ3_DISABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_3_CBUFF_IRQ_MASK (0x00000400u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_3_CBUFF_IRQ_SHIFT (0x0000000Au)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_3_CBUFF_IRQ_RESETVAL (0x00000000u)
/*----CBUFF_IRQ Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_3_CBUFF_IRQ_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_3_CBUFF_IRQ_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_3_CBUFF_IRQ_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_3_CBUFF_IRQ_DISABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_3_BTE_IRQ_MASK (0x00000800u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_3_BTE_IRQ_SHIFT (0x0000000Bu)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_3_BTE_IRQ_RESETVAL (0x00000000u)
/*----BTE_IRQ Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_3_BTE_IRQ_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_3_BTE_IRQ_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_3_BTE_IRQ_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_3_BTE_IRQ_DISABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_3_SIMCOP_IRQ0_MASK (0x00001000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_3_SIMCOP_IRQ0_SHIFT (0x0000000Cu)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_3_SIMCOP_IRQ0_RESETVAL (0x00000000u)
/*----SIMCOP_IRQ0 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_3_SIMCOP_IRQ0_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_3_SIMCOP_IRQ0_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_3_SIMCOP_IRQ0_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_3_SIMCOP_IRQ0_DISABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_3_SIMCOP_IRQ1_MASK (0x00002000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_3_SIMCOP_IRQ1_SHIFT (0x0000000Du)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_3_SIMCOP_IRQ1_RESETVAL (0x00000000u)
/*----SIMCOP_IRQ1 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_3_SIMCOP_IRQ1_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_3_SIMCOP_IRQ1_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_3_SIMCOP_IRQ1_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_3_SIMCOP_IRQ1_DISABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_3_SIMCOP_IRQ2_MASK (0x00004000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_3_SIMCOP_IRQ2_SHIFT (0x0000000Eu)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_3_SIMCOP_IRQ2_RESETVAL (0x00000000u)
/*----SIMCOP_IRQ2 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_3_SIMCOP_IRQ2_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_3_SIMCOP_IRQ2_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_3_SIMCOP_IRQ2_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_3_SIMCOP_IRQ2_DISABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_3_SIMCOP_IRQ3_MASK (0x00008000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_3_SIMCOP_IRQ3_SHIFT (0x0000000Fu)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_3_SIMCOP_IRQ3_RESETVAL (0x00000000u)
/*----SIMCOP_IRQ3 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_3_SIMCOP_IRQ3_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_3_SIMCOP_IRQ3_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_3_SIMCOP_IRQ3_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_3_SIMCOP_IRQ3_DISABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_3_HS_VS_IRQ_MASK (0x00020000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_3_HS_VS_IRQ_SHIFT (0x00000011u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_3_HS_VS_IRQ_RESETVAL (0x00000000u)
/*----HS_VS_IRQ Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_3_HS_VS_IRQ_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_3_HS_VS_IRQ_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_3_HS_VS_IRQ_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_3_HS_VS_IRQ_DISABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_3_RESETVAL (0x00000000u)

/* ISS_HL_IRQSTATUS_RAW_4 */

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_4_ISP_IRQ0_MASK (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_4_ISP_IRQ0_SHIFT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_4_ISP_IRQ0_RESETVAL (0x00000000u)
/*----ISP_IRQ0 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_4_ISP_IRQ0_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_4_ISP_IRQ0_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_4_ISP_IRQ1_MASK (0x00000002u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_4_ISP_IRQ1_SHIFT (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_4_ISP_IRQ1_RESETVAL (0x00000000u)
/*----ISP_IRQ1 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_4_ISP_IRQ1_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_4_ISP_IRQ1_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_4_ISP_IRQ2_MASK (0x00000004u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_4_ISP_IRQ2_SHIFT (0x00000002u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_4_ISP_IRQ2_RESETVAL (0x00000000u)
/*----ISP_IRQ2 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_4_ISP_IRQ2_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_4_ISP_IRQ2_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_4_ISP_IRQ3_MASK (0x00000008u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_4_ISP_IRQ3_SHIFT (0x00000003u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_4_ISP_IRQ3_RESETVAL (0x00000000u)
/*----ISP_IRQ3 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_4_ISP_IRQ3_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_4_ISP_IRQ3_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_4_CSIA_IRQ_MASK (0x00000010u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_4_CSIA_IRQ_SHIFT (0x00000004u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_4_CSIA_IRQ_RESETVAL (0x00000000u)
/*----CSIA_IRQ Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_4_CSIA_IRQ_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_4_CSIA_IRQ_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_4_CSIB_IRQ_MASK (0x00000020u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_4_CSIB_IRQ_SHIFT (0x00000005u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_4_CSIB_IRQ_RESETVAL (0x00000000u)
/*----CSIB_IRQ Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_4_CSIB_IRQ_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_4_CSIB_IRQ_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_4_CCP2_IRQ0_MASK (0x00000040u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_4_CCP2_IRQ0_SHIFT (0x00000006u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_4_CCP2_IRQ0_RESETVAL (0x00000000u)
/*----CCP2_IRQ0 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_4_CCP2_IRQ0_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_4_CCP2_IRQ0_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_4_CCP2_IRQ1_MASK (0x00000080u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_4_CCP2_IRQ1_SHIFT (0x00000007u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_4_CCP2_IRQ1_RESETVAL (0x00000000u)
/*----CCP2_IRQ1 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_4_CCP2_IRQ1_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_4_CCP2_IRQ1_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_4_CCP2_IRQ2_MASK (0x00000100u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_4_CCP2_IRQ2_SHIFT (0x00000008u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_4_CCP2_IRQ2_RESETVAL (0x00000000u)
/*----CCP2_IRQ2 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_4_CCP2_IRQ2_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_4_CCP2_IRQ2_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_4_CCP2_IRQ3_MASK (0x00000200u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_4_CCP2_IRQ3_SHIFT (0x00000009u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_4_CCP2_IRQ3_RESETVAL (0x00000000u)
/*----CCP2_IRQ3 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_4_CCP2_IRQ3_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_4_CCP2_IRQ3_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_4_CBUFF_IRQ_MASK (0x00000400u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_4_CBUFF_IRQ_SHIFT (0x0000000Au)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_4_CBUFF_IRQ_RESETVAL (0x00000000u)
/*----CBUFF_IRQ Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_4_CBUFF_IRQ_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_4_CBUFF_IRQ_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_4_BTE_IRQ_MASK (0x00000800u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_4_BTE_IRQ_SHIFT (0x0000000Bu)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_4_BTE_IRQ_RESETVAL (0x00000000u)
/*----BTE_IRQ Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_4_BTE_IRQ_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_4_BTE_IRQ_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_4_SIMCOP_IRQ0_MASK (0x00001000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_4_SIMCOP_IRQ0_SHIFT (0x0000000Cu)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_4_SIMCOP_IRQ0_RESETVAL (0x00000000u)
/*----SIMCOP_IRQ0 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_4_SIMCOP_IRQ0_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_4_SIMCOP_IRQ0_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_4_SIMCOP_IRQ1_MASK (0x00002000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_4_SIMCOP_IRQ1_SHIFT (0x0000000Du)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_4_SIMCOP_IRQ1_RESETVAL (0x00000000u)
/*----SIMCOP_IRQ1 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_4_SIMCOP_IRQ1_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_4_SIMCOP_IRQ1_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_4_SIMCOP_IRQ2_MASK (0x00004000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_4_SIMCOP_IRQ2_SHIFT (0x0000000Eu)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_4_SIMCOP_IRQ2_RESETVAL (0x00000000u)
/*----SIMCOP_IRQ2 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_4_SIMCOP_IRQ2_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_4_SIMCOP_IRQ2_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_4_SIMCOP_IRQ3_MASK (0x00008000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_4_SIMCOP_IRQ3_SHIFT (0x0000000Fu)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_4_SIMCOP_IRQ3_RESETVAL (0x00000000u)
/*----SIMCOP_IRQ3 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_4_SIMCOP_IRQ3_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_4_SIMCOP_IRQ3_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_4_HS_VS_IRQ_MASK (0x00020000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_4_HS_VS_IRQ_SHIFT (0x00000011u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_4_HS_VS_IRQ_RESETVAL (0x00000000u)
/*----HS_VS_IRQ Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_4_HS_VS_IRQ_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_4_HS_VS_IRQ_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_4_HS_VS_IRQ_PENDING (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_4_HS_VS_IRQ_SET (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_4_RESETVAL (0x00000000u)

/* ISS_HL_IRQSTATUS_4 */

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_4_ISP_IRQ0_MASK (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_4_ISP_IRQ0_SHIFT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_4_ISP_IRQ0_RESETVAL (0x00000000u)
/*----ISP_IRQ0 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_4_ISP_IRQ0_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_4_ISP_IRQ0_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_4_ISP_IRQ1_MASK (0x00000002u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_4_ISP_IRQ1_SHIFT (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_4_ISP_IRQ1_RESETVAL (0x00000000u)
/*----ISP_IRQ1 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_4_ISP_IRQ1_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_4_ISP_IRQ1_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_4_ISP_IRQ2_MASK (0x00000004u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_4_ISP_IRQ2_SHIFT (0x00000002u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_4_ISP_IRQ2_RESETVAL (0x00000000u)
/*----ISP_IRQ2 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_4_ISP_IRQ2_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_4_ISP_IRQ2_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_4_ISP_IRQ3_MASK (0x00000008u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_4_ISP_IRQ3_SHIFT (0x00000003u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_4_ISP_IRQ3_RESETVAL (0x00000000u)
/*----ISP_IRQ3 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_4_ISP_IRQ3_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_4_ISP_IRQ3_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_4_CSIA_IRQ_MASK (0x00000010u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_4_CSIA_IRQ_SHIFT (0x00000004u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_4_CSIA_IRQ_RESETVAL (0x00000000u)
/*----CSIA_IRQ Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_4_CSIA_IRQ_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_4_CSIA_IRQ_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_4_CSIB_IRQ_MASK (0x00000020u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_4_CSIB_IRQ_SHIFT (0x00000005u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_4_CSIB_IRQ_RESETVAL (0x00000000u)
/*----CSIB_IRQ Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_4_CSIB_IRQ_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_4_CSIB_IRQ_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_4_CCP2_IRQ0_MASK (0x00000040u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_4_CCP2_IRQ0_SHIFT (0x00000006u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_4_CCP2_IRQ0_RESETVAL (0x00000000u)
/*----CCP2_IRQ0 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_4_CCP2_IRQ0_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_4_CCP2_IRQ0_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_4_CCP2_IRQ1_MASK (0x00000080u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_4_CCP2_IRQ1_SHIFT (0x00000007u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_4_CCP2_IRQ1_RESETVAL (0x00000000u)
/*----CCP2_IRQ1 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_4_CCP2_IRQ1_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_4_CCP2_IRQ1_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_4_CCP2_IRQ2_MASK (0x00000100u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_4_CCP2_IRQ2_SHIFT (0x00000008u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_4_CCP2_IRQ2_RESETVAL (0x00000000u)
/*----CCP2_IRQ2 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_4_CCP2_IRQ2_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_4_CCP2_IRQ2_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_4_CCP2_IRQ3_MASK (0x00000200u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_4_CCP2_IRQ3_SHIFT (0x00000009u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_4_CCP2_IRQ3_RESETVAL (0x00000000u)
/*----CCP2_IRQ3 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_4_CCP2_IRQ3_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_4_CCP2_IRQ3_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_4_CBUFF_IRQ_MASK (0x00000400u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_4_CBUFF_IRQ_SHIFT (0x0000000Au)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_4_CBUFF_IRQ_RESETVAL (0x00000000u)
/*----CBUFF_IRQ Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_4_CBUFF_IRQ_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_4_CBUFF_IRQ_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_4_BTE_IRQ_MASK (0x00000800u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_4_BTE_IRQ_SHIFT (0x0000000Bu)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_4_BTE_IRQ_RESETVAL (0x00000000u)
/*----BTE_IRQ Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_4_BTE_IRQ_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_4_BTE_IRQ_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_4_SIMCOP_IRQ0_MASK (0x00001000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_4_SIMCOP_IRQ0_SHIFT (0x0000000Cu)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_4_SIMCOP_IRQ0_RESETVAL (0x00000000u)
/*----SIMCOP_IRQ0 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_4_SIMCOP_IRQ0_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_4_SIMCOP_IRQ0_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_4_SIMCOP_IRQ1_MASK (0x00002000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_4_SIMCOP_IRQ1_SHIFT (0x0000000Du)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_4_SIMCOP_IRQ1_RESETVAL (0x00000000u)
/*----SIMCOP_IRQ1 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_4_SIMCOP_IRQ1_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_4_SIMCOP_IRQ1_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_4_SIMCOP_IRQ2_MASK (0x00004000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_4_SIMCOP_IRQ2_SHIFT (0x0000000Eu)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_4_SIMCOP_IRQ2_RESETVAL (0x00000000u)
/*----SIMCOP_IRQ2 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_4_SIMCOP_IRQ2_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_4_SIMCOP_IRQ2_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_4_SIMCOP_IRQ3_MASK (0x00008000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_4_SIMCOP_IRQ3_SHIFT (0x0000000Fu)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_4_SIMCOP_IRQ3_RESETVAL (0x00000000u)
/*----SIMCOP_IRQ3 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_4_SIMCOP_IRQ3_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_4_SIMCOP_IRQ3_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_4_HS_VS_IRQ_MASK (0x00020000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_4_HS_VS_IRQ_SHIFT (0x00000011u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_4_HS_VS_IRQ_RESETVAL (0x00000000u)
/*----HS_VS_IRQ Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_4_HS_VS_IRQ_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_4_HS_VS_IRQ_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_4_HS_VS_IRQ_PENDING (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_4_HS_VS_IRQ_CLEAR (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_4_RESETVAL (0x00000000u)

/* ISS_HL_IRQENABLE_SET_4 */

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_4_ISP_IRQ0_MASK (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_4_ISP_IRQ0_SHIFT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_4_ISP_IRQ0_RESETVAL (0x00000000u)
/*----ISP_IRQ0 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_4_ISP_IRQ0_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_4_ISP_IRQ0_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_4_ISP_IRQ0_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_4_ISP_IRQ0_ENABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_4_ISP_IRQ1_MASK (0x00000002u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_4_ISP_IRQ1_SHIFT (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_4_ISP_IRQ1_RESETVAL (0x00000000u)
/*----ISP_IRQ1 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_4_ISP_IRQ1_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_4_ISP_IRQ1_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_4_ISP_IRQ1_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_4_ISP_IRQ1_ENABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_4_ISP_IRQ2_MASK (0x00000004u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_4_ISP_IRQ2_SHIFT (0x00000002u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_4_ISP_IRQ2_RESETVAL (0x00000000u)
/*----ISP_IRQ2 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_4_ISP_IRQ2_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_4_ISP_IRQ2_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_4_ISP_IRQ2_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_4_ISP_IRQ2_ENABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_4_ISP_IRQ3_MASK (0x00000008u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_4_ISP_IRQ3_SHIFT (0x00000003u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_4_ISP_IRQ3_RESETVAL (0x00000000u)
/*----ISP_IRQ3 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_4_ISP_IRQ3_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_4_ISP_IRQ3_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_4_ISP_IRQ3_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_4_ISP_IRQ3_ENABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_4_CSIA_IRQ_MASK (0x00000010u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_4_CSIA_IRQ_SHIFT (0x00000004u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_4_CSIA_IRQ_RESETVAL (0x00000000u)
/*----CSIA_IRQ Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_4_CSIA_IRQ_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_4_CSIA_IRQ_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_4_CSIA_IRQ_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_4_CSIA_IRQ_ENABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_4_CSIB_IRQ_MASK (0x00000020u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_4_CSIB_IRQ_SHIFT (0x00000005u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_4_CSIB_IRQ_RESETVAL (0x00000000u)
/*----CSIB_IRQ Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_4_CSIB_IRQ_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_4_CSIB_IRQ_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_4_CSIB_IRQ_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_4_CSIB_IRQ_ENABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_4_CCP2_IRQ0_MASK (0x00000040u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_4_CCP2_IRQ0_SHIFT (0x00000006u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_4_CCP2_IRQ0_RESETVAL (0x00000000u)
/*----CCP2_IRQ0 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_4_CCP2_IRQ0_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_4_CCP2_IRQ0_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_4_CCP2_IRQ0_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_4_CCP2_IRQ0_ENABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_4_CCP2_IRQ1_MASK (0x00000080u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_4_CCP2_IRQ1_SHIFT (0x00000007u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_4_CCP2_IRQ1_RESETVAL (0x00000000u)
/*----CCP2_IRQ1 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_4_CCP2_IRQ1_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_4_CCP2_IRQ1_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_4_CCP2_IRQ1_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_4_CCP2_IRQ1_ENABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_4_CCP2_IRQ2_MASK (0x00000100u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_4_CCP2_IRQ2_SHIFT (0x00000008u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_4_CCP2_IRQ2_RESETVAL (0x00000000u)
/*----CCP2_IRQ2 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_4_CCP2_IRQ2_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_4_CCP2_IRQ2_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_4_CCP2_IRQ2_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_4_CCP2_IRQ2_ENABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_4_CCP2_IRQ3_MASK (0x00000200u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_4_CCP2_IRQ3_SHIFT (0x00000009u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_4_CCP2_IRQ3_RESETVAL (0x00000000u)
/*----CCP2_IRQ3 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_4_CCP2_IRQ3_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_4_CCP2_IRQ3_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_4_CCP2_IRQ3_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_4_CCP2_IRQ3_ENABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_4_CBUFF_IRQ_MASK (0x00000400u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_4_CBUFF_IRQ_SHIFT (0x0000000Au)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_4_CBUFF_IRQ_RESETVAL (0x00000000u)
/*----CBUFF_IRQ Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_4_CBUFF_IRQ_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_4_CBUFF_IRQ_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_4_CBUFF_IRQ_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_4_CBUFF_IRQ_ENABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_4_BTE_IRQ_MASK (0x00000800u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_4_BTE_IRQ_SHIFT (0x0000000Bu)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_4_BTE_IRQ_RESETVAL (0x00000000u)
/*----BTE_IRQ Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_4_BTE_IRQ_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_4_BTE_IRQ_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_4_BTE_IRQ_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_4_BTE_IRQ_ENABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_4_SIMCOP_IRQ0_MASK (0x00001000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_4_SIMCOP_IRQ0_SHIFT (0x0000000Cu)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_4_SIMCOP_IRQ0_RESETVAL (0x00000000u)
/*----SIMCOP_IRQ0 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_4_SIMCOP_IRQ0_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_4_SIMCOP_IRQ0_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_4_SIMCOP_IRQ0_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_4_SIMCOP_IRQ0_ENABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_4_SIMCOP_IRQ1_MASK (0x00002000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_4_SIMCOP_IRQ1_SHIFT (0x0000000Du)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_4_SIMCOP_IRQ1_RESETVAL (0x00000000u)
/*----SIMCOP_IRQ1 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_4_SIMCOP_IRQ1_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_4_SIMCOP_IRQ1_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_4_SIMCOP_IRQ1_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_4_SIMCOP_IRQ1_ENABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_4_SIMCOP_IRQ2_MASK (0x00004000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_4_SIMCOP_IRQ2_SHIFT (0x0000000Eu)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_4_SIMCOP_IRQ2_RESETVAL (0x00000000u)
/*----SIMCOP_IRQ2 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_4_SIMCOP_IRQ2_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_4_SIMCOP_IRQ2_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_4_SIMCOP_IRQ2_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_4_SIMCOP_IRQ2_ENABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_4_SIMCOP_IRQ3_MASK (0x00008000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_4_SIMCOP_IRQ3_SHIFT (0x0000000Fu)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_4_SIMCOP_IRQ3_RESETVAL (0x00000000u)
/*----SIMCOP_IRQ3 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_4_SIMCOP_IRQ3_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_4_SIMCOP_IRQ3_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_4_SIMCOP_IRQ3_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_4_SIMCOP_IRQ3_ENABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_4_HS_VS_IRQ_MASK (0x00020000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_4_HS_VS_IRQ_SHIFT (0x00000011u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_4_HS_VS_IRQ_RESETVAL (0x00000000u)
/*----HS_VS_IRQ Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_4_HS_VS_IRQ_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_4_HS_VS_IRQ_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_4_HS_VS_IRQ_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_4_HS_VS_IRQ_ENABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_4_RESETVAL (0x00000000u)

/* ISS_HL_IRQENABLE_CLR_4 */

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_4_ISP_IRQ0_MASK (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_4_ISP_IRQ0_SHIFT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_4_ISP_IRQ0_RESETVAL (0x00000000u)
/*----ISP_IRQ0 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_4_ISP_IRQ0_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_4_ISP_IRQ0_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_4_ISP_IRQ0_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_4_ISP_IRQ0_DISABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_4_ISP_IRQ1_MASK (0x00000002u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_4_ISP_IRQ1_SHIFT (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_4_ISP_IRQ1_RESETVAL (0x00000000u)
/*----ISP_IRQ1 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_4_ISP_IRQ1_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_4_ISP_IRQ1_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_4_ISP_IRQ1_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_4_ISP_IRQ1_DISABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_4_ISP_IRQ2_MASK (0x00000004u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_4_ISP_IRQ2_SHIFT (0x00000002u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_4_ISP_IRQ2_RESETVAL (0x00000000u)
/*----ISP_IRQ2 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_4_ISP_IRQ2_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_4_ISP_IRQ2_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_4_ISP_IRQ2_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_4_ISP_IRQ2_DISABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_4_ISP_IRQ3_MASK (0x00000008u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_4_ISP_IRQ3_SHIFT (0x00000003u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_4_ISP_IRQ3_RESETVAL (0x00000000u)
/*----ISP_IRQ3 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_4_ISP_IRQ3_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_4_ISP_IRQ3_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_4_ISP_IRQ3_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_4_ISP_IRQ3_DISABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_4_CSIA_IRQ_MASK (0x00000010u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_4_CSIA_IRQ_SHIFT (0x00000004u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_4_CSIA_IRQ_RESETVAL (0x00000000u)
/*----CSIA_IRQ Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_4_CSIA_IRQ_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_4_CSIA_IRQ_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_4_CSIA_IRQ_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_4_CSIA_IRQ_DISABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_4_CSIB_IRQ_MASK (0x00000020u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_4_CSIB_IRQ_SHIFT (0x00000005u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_4_CSIB_IRQ_RESETVAL (0x00000000u)
/*----CSIB_IRQ Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_4_CSIB_IRQ_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_4_CSIB_IRQ_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_4_CSIB_IRQ_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_4_CSIB_IRQ_DISABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_4_CCP2_IRQ0_MASK (0x00000040u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_4_CCP2_IRQ0_SHIFT (0x00000006u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_4_CCP2_IRQ0_RESETVAL (0x00000000u)
/*----CCP2_IRQ0 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_4_CCP2_IRQ0_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_4_CCP2_IRQ0_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_4_CCP2_IRQ0_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_4_CCP2_IRQ0_DISABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_4_CCP2_IRQ1_MASK (0x00000080u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_4_CCP2_IRQ1_SHIFT (0x00000007u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_4_CCP2_IRQ1_RESETVAL (0x00000000u)
/*----CCP2_IRQ1 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_4_CCP2_IRQ1_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_4_CCP2_IRQ1_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_4_CCP2_IRQ1_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_4_CCP2_IRQ1_DISABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_4_CCP2_IRQ2_MASK (0x00000100u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_4_CCP2_IRQ2_SHIFT (0x00000008u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_4_CCP2_IRQ2_RESETVAL (0x00000000u)
/*----CCP2_IRQ2 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_4_CCP2_IRQ2_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_4_CCP2_IRQ2_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_4_CCP2_IRQ2_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_4_CCP2_IRQ2_DISABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_4_CCP2_IRQ3_MASK (0x00000200u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_4_CCP2_IRQ3_SHIFT (0x00000009u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_4_CCP2_IRQ3_RESETVAL (0x00000000u)
/*----CCP2_IRQ3 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_4_CCP2_IRQ3_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_4_CCP2_IRQ3_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_4_CCP2_IRQ3_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_4_CCP2_IRQ3_DISABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_4_CBUFF_IRQ_MASK (0x00000400u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_4_CBUFF_IRQ_SHIFT (0x0000000Au)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_4_CBUFF_IRQ_RESETVAL (0x00000000u)
/*----CBUFF_IRQ Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_4_CBUFF_IRQ_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_4_CBUFF_IRQ_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_4_CBUFF_IRQ_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_4_CBUFF_IRQ_DISABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_4_BTE_IRQ_MASK (0x00000800u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_4_BTE_IRQ_SHIFT (0x0000000Bu)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_4_BTE_IRQ_RESETVAL (0x00000000u)
/*----BTE_IRQ Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_4_BTE_IRQ_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_4_BTE_IRQ_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_4_BTE_IRQ_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_4_BTE_IRQ_DISABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_4_SIMCOP_IRQ0_MASK (0x00001000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_4_SIMCOP_IRQ0_SHIFT (0x0000000Cu)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_4_SIMCOP_IRQ0_RESETVAL (0x00000000u)
/*----SIMCOP_IRQ0 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_4_SIMCOP_IRQ0_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_4_SIMCOP_IRQ0_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_4_SIMCOP_IRQ0_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_4_SIMCOP_IRQ0_DISABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_4_SIMCOP_IRQ1_MASK (0x00002000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_4_SIMCOP_IRQ1_SHIFT (0x0000000Du)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_4_SIMCOP_IRQ1_RESETVAL (0x00000000u)
/*----SIMCOP_IRQ1 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_4_SIMCOP_IRQ1_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_4_SIMCOP_IRQ1_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_4_SIMCOP_IRQ1_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_4_SIMCOP_IRQ1_DISABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_4_SIMCOP_IRQ2_MASK (0x00004000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_4_SIMCOP_IRQ2_SHIFT (0x0000000Eu)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_4_SIMCOP_IRQ2_RESETVAL (0x00000000u)
/*----SIMCOP_IRQ2 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_4_SIMCOP_IRQ2_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_4_SIMCOP_IRQ2_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_4_SIMCOP_IRQ2_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_4_SIMCOP_IRQ2_DISABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_4_SIMCOP_IRQ3_MASK (0x00008000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_4_SIMCOP_IRQ3_SHIFT (0x0000000Fu)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_4_SIMCOP_IRQ3_RESETVAL (0x00000000u)
/*----SIMCOP_IRQ3 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_4_SIMCOP_IRQ3_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_4_SIMCOP_IRQ3_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_4_SIMCOP_IRQ3_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_4_SIMCOP_IRQ3_DISABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_4_HS_VS_IRQ_MASK (0x00020000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_4_HS_VS_IRQ_SHIFT (0x00000011u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_4_HS_VS_IRQ_RESETVAL (0x00000000u)
/*----HS_VS_IRQ Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_4_HS_VS_IRQ_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_4_HS_VS_IRQ_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_4_HS_VS_IRQ_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_4_HS_VS_IRQ_DISABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_4_RESETVAL (0x00000000u)

/* ISS_HL_IRQSTATUS_RAW_5 */

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_5_ISP_IRQ0_MASK (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_5_ISP_IRQ0_SHIFT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_5_ISP_IRQ0_RESETVAL (0x00000000u)
/*----ISP_IRQ0 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_5_ISP_IRQ0_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_5_ISP_IRQ0_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_5_ISP_IRQ1_MASK (0x00000002u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_5_ISP_IRQ1_SHIFT (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_5_ISP_IRQ1_RESETVAL (0x00000000u)
/*----ISP_IRQ1 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_5_ISP_IRQ1_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_5_ISP_IRQ1_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_5_ISP_IRQ2_MASK (0x00000004u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_5_ISP_IRQ2_SHIFT (0x00000002u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_5_ISP_IRQ2_RESETVAL (0x00000000u)
/*----ISP_IRQ2 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_5_ISP_IRQ2_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_5_ISP_IRQ2_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_5_ISP_IRQ3_MASK (0x00000008u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_5_ISP_IRQ3_SHIFT (0x00000003u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_5_ISP_IRQ3_RESETVAL (0x00000000u)
/*----ISP_IRQ3 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_5_ISP_IRQ3_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_5_ISP_IRQ3_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_5_CSIA_IRQ_MASK (0x00000010u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_5_CSIA_IRQ_SHIFT (0x00000004u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_5_CSIA_IRQ_RESETVAL (0x00000000u)
/*----CSIA_IRQ Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_5_CSIA_IRQ_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_5_CSIA_IRQ_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_5_CSIB_IRQ_MASK (0x00000020u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_5_CSIB_IRQ_SHIFT (0x00000005u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_5_CSIB_IRQ_RESETVAL (0x00000000u)
/*----CSIB_IRQ Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_5_CSIB_IRQ_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_5_CSIB_IRQ_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_5_CCP2_IRQ0_MASK (0x00000040u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_5_CCP2_IRQ0_SHIFT (0x00000006u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_5_CCP2_IRQ0_RESETVAL (0x00000000u)
/*----CCP2_IRQ0 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_5_CCP2_IRQ0_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_5_CCP2_IRQ0_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_5_CCP2_IRQ1_MASK (0x00000080u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_5_CCP2_IRQ1_SHIFT (0x00000007u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_5_CCP2_IRQ1_RESETVAL (0x00000000u)
/*----CCP2_IRQ1 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_5_CCP2_IRQ1_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_5_CCP2_IRQ1_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_5_CCP2_IRQ2_MASK (0x00000100u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_5_CCP2_IRQ2_SHIFT (0x00000008u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_5_CCP2_IRQ2_RESETVAL (0x00000000u)
/*----CCP2_IRQ2 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_5_CCP2_IRQ2_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_5_CCP2_IRQ2_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_5_CCP2_IRQ3_MASK (0x00000200u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_5_CCP2_IRQ3_SHIFT (0x00000009u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_5_CCP2_IRQ3_RESETVAL (0x00000000u)
/*----CCP2_IRQ3 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_5_CCP2_IRQ3_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_5_CCP2_IRQ3_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_5_CBUFF_IRQ_MASK (0x00000400u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_5_CBUFF_IRQ_SHIFT (0x0000000Au)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_5_CBUFF_IRQ_RESETVAL (0x00000000u)
/*----CBUFF_IRQ Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_5_CBUFF_IRQ_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_5_CBUFF_IRQ_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_5_BTE_IRQ_MASK (0x00000800u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_5_BTE_IRQ_SHIFT (0x0000000Bu)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_5_BTE_IRQ_RESETVAL (0x00000000u)
/*----BTE_IRQ Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_5_BTE_IRQ_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_5_BTE_IRQ_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_5_SIMCOP_IRQ0_MASK (0x00001000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_5_SIMCOP_IRQ0_SHIFT (0x0000000Cu)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_5_SIMCOP_IRQ0_RESETVAL (0x00000000u)
/*----SIMCOP_IRQ0 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_5_SIMCOP_IRQ0_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_5_SIMCOP_IRQ0_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_5_SIMCOP_IRQ1_MASK (0x00002000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_5_SIMCOP_IRQ1_SHIFT (0x0000000Du)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_5_SIMCOP_IRQ1_RESETVAL (0x00000000u)
/*----SIMCOP_IRQ1 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_5_SIMCOP_IRQ1_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_5_SIMCOP_IRQ1_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_5_SIMCOP_IRQ2_MASK (0x00004000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_5_SIMCOP_IRQ2_SHIFT (0x0000000Eu)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_5_SIMCOP_IRQ2_RESETVAL (0x00000000u)
/*----SIMCOP_IRQ2 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_5_SIMCOP_IRQ2_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_5_SIMCOP_IRQ2_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_5_SIMCOP_IRQ3_MASK (0x00008000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_5_SIMCOP_IRQ3_SHIFT (0x0000000Fu)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_5_SIMCOP_IRQ3_RESETVAL (0x00000000u)
/*----SIMCOP_IRQ3 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_5_SIMCOP_IRQ3_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_5_SIMCOP_IRQ3_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_5_HS_VS_IRQ_MASK (0x00020000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_5_HS_VS_IRQ_SHIFT (0x00000011u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_5_HS_VS_IRQ_RESETVAL (0x00000000u)
/*----HS_VS_IRQ Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_5_HS_VS_IRQ_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_5_HS_VS_IRQ_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_5_HS_VS_IRQ_PENDING (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_5_HS_VS_IRQ_SET (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_RAW_5_RESETVAL (0x00000000u)

/* ISS_HL_IRQSTATUS_5 */

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_5_ISP_IRQ0_MASK (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_5_ISP_IRQ0_SHIFT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_5_ISP_IRQ0_RESETVAL (0x00000000u)
/*----ISP_IRQ0 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_5_ISP_IRQ0_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_5_ISP_IRQ0_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_5_ISP_IRQ1_MASK (0x00000002u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_5_ISP_IRQ1_SHIFT (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_5_ISP_IRQ1_RESETVAL (0x00000000u)
/*----ISP_IRQ1 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_5_ISP_IRQ1_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_5_ISP_IRQ1_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_5_ISP_IRQ2_MASK (0x00000004u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_5_ISP_IRQ2_SHIFT (0x00000002u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_5_ISP_IRQ2_RESETVAL (0x00000000u)
/*----ISP_IRQ2 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_5_ISP_IRQ2_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_5_ISP_IRQ2_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_5_ISP_IRQ3_MASK (0x00000008u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_5_ISP_IRQ3_SHIFT (0x00000003u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_5_ISP_IRQ3_RESETVAL (0x00000000u)
/*----ISP_IRQ3 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_5_ISP_IRQ3_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_5_ISP_IRQ3_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_5_CSIA_IRQ_MASK (0x00000010u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_5_CSIA_IRQ_SHIFT (0x00000004u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_5_CSIA_IRQ_RESETVAL (0x00000000u)
/*----CSIA_IRQ Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_5_CSIA_IRQ_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_5_CSIA_IRQ_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_5_CSIB_IRQ_MASK (0x00000020u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_5_CSIB_IRQ_SHIFT (0x00000005u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_5_CSIB_IRQ_RESETVAL (0x00000000u)
/*----CSIB_IRQ Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_5_CSIB_IRQ_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_5_CSIB_IRQ_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_5_CCP2_IRQ0_MASK (0x00000040u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_5_CCP2_IRQ0_SHIFT (0x00000006u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_5_CCP2_IRQ0_RESETVAL (0x00000000u)
/*----CCP2_IRQ0 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_5_CCP2_IRQ0_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_5_CCP2_IRQ0_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_5_CCP2_IRQ1_MASK (0x00000080u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_5_CCP2_IRQ1_SHIFT (0x00000007u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_5_CCP2_IRQ1_RESETVAL (0x00000000u)
/*----CCP2_IRQ1 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_5_CCP2_IRQ1_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_5_CCP2_IRQ1_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_5_CCP2_IRQ2_MASK (0x00000100u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_5_CCP2_IRQ2_SHIFT (0x00000008u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_5_CCP2_IRQ2_RESETVAL (0x00000000u)
/*----CCP2_IRQ2 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_5_CCP2_IRQ2_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_5_CCP2_IRQ2_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_5_CCP2_IRQ3_MASK (0x00000200u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_5_CCP2_IRQ3_SHIFT (0x00000009u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_5_CCP2_IRQ3_RESETVAL (0x00000000u)
/*----CCP2_IRQ3 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_5_CCP2_IRQ3_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_5_CCP2_IRQ3_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_5_CBUFF_IRQ_MASK (0x00000400u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_5_CBUFF_IRQ_SHIFT (0x0000000Au)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_5_CBUFF_IRQ_RESETVAL (0x00000000u)
/*----CBUFF_IRQ Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_5_CBUFF_IRQ_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_5_CBUFF_IRQ_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_5_BTE_IRQ_MASK (0x00000800u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_5_BTE_IRQ_SHIFT (0x0000000Bu)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_5_BTE_IRQ_RESETVAL (0x00000000u)
/*----BTE_IRQ Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_5_BTE_IRQ_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_5_BTE_IRQ_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_5_SIMCOP_IRQ0_MASK (0x00001000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_5_SIMCOP_IRQ0_SHIFT (0x0000000Cu)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_5_SIMCOP_IRQ0_RESETVAL (0x00000000u)
/*----SIMCOP_IRQ0 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_5_SIMCOP_IRQ0_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_5_SIMCOP_IRQ0_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_5_SIMCOP_IRQ1_MASK (0x00002000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_5_SIMCOP_IRQ1_SHIFT (0x0000000Du)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_5_SIMCOP_IRQ1_RESETVAL (0x00000000u)
/*----SIMCOP_IRQ1 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_5_SIMCOP_IRQ1_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_5_SIMCOP_IRQ1_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_5_SIMCOP_IRQ2_MASK (0x00004000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_5_SIMCOP_IRQ2_SHIFT (0x0000000Eu)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_5_SIMCOP_IRQ2_RESETVAL (0x00000000u)
/*----SIMCOP_IRQ2 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_5_SIMCOP_IRQ2_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_5_SIMCOP_IRQ2_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_5_SIMCOP_IRQ3_MASK (0x00008000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_5_SIMCOP_IRQ3_SHIFT (0x0000000Fu)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_5_SIMCOP_IRQ3_RESETVAL (0x00000000u)
/*----SIMCOP_IRQ3 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_5_SIMCOP_IRQ3_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_5_SIMCOP_IRQ3_PENDING (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_5_HS_VS_IRQ_MASK (0x00020000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_5_HS_VS_IRQ_SHIFT (0x00000011u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_5_HS_VS_IRQ_RESETVAL (0x00000000u)
/*----HS_VS_IRQ Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_5_HS_VS_IRQ_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_5_HS_VS_IRQ_NOEVENT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_5_HS_VS_IRQ_PENDING (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_5_HS_VS_IRQ_CLEAR (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQSTATUS_5_RESETVAL (0x00000000u)

/* ISS_HL_IRQENABLE_SET_5 */

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_5_ISP_IRQ0_MASK (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_5_ISP_IRQ0_SHIFT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_5_ISP_IRQ0_RESETVAL (0x00000000u)
/*----ISP_IRQ0 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_5_ISP_IRQ0_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_5_ISP_IRQ0_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_5_ISP_IRQ0_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_5_ISP_IRQ0_ENABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_5_ISP_IRQ1_MASK (0x00000002u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_5_ISP_IRQ1_SHIFT (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_5_ISP_IRQ1_RESETVAL (0x00000000u)
/*----ISP_IRQ1 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_5_ISP_IRQ1_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_5_ISP_IRQ1_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_5_ISP_IRQ1_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_5_ISP_IRQ1_ENABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_5_ISP_IRQ2_MASK (0x00000004u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_5_ISP_IRQ2_SHIFT (0x00000002u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_5_ISP_IRQ2_RESETVAL (0x00000000u)
/*----ISP_IRQ2 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_5_ISP_IRQ2_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_5_ISP_IRQ2_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_5_ISP_IRQ2_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_5_ISP_IRQ2_ENABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_5_ISP_IRQ3_MASK (0x00000008u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_5_ISP_IRQ3_SHIFT (0x00000003u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_5_ISP_IRQ3_RESETVAL (0x00000000u)
/*----ISP_IRQ3 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_5_ISP_IRQ3_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_5_ISP_IRQ3_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_5_ISP_IRQ3_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_5_ISP_IRQ3_ENABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_5_CSIA_IRQ_MASK (0x00000010u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_5_CSIA_IRQ_SHIFT (0x00000004u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_5_CSIA_IRQ_RESETVAL (0x00000000u)
/*----CSIA_IRQ Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_5_CSIA_IRQ_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_5_CSIA_IRQ_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_5_CSIA_IRQ_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_5_CSIA_IRQ_ENABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_5_CSIB_IRQ_MASK (0x00000020u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_5_CSIB_IRQ_SHIFT (0x00000005u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_5_CSIB_IRQ_RESETVAL (0x00000000u)
/*----CSIB_IRQ Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_5_CSIB_IRQ_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_5_CSIB_IRQ_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_5_CSIB_IRQ_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_5_CSIB_IRQ_ENABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_5_CCP2_IRQ0_MASK (0x00000040u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_5_CCP2_IRQ0_SHIFT (0x00000006u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_5_CCP2_IRQ0_RESETVAL (0x00000000u)
/*----CCP2_IRQ0 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_5_CCP2_IRQ0_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_5_CCP2_IRQ0_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_5_CCP2_IRQ0_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_5_CCP2_IRQ0_ENABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_5_CCP2_IRQ1_MASK (0x00000080u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_5_CCP2_IRQ1_SHIFT (0x00000007u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_5_CCP2_IRQ1_RESETVAL (0x00000000u)
/*----CCP2_IRQ1 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_5_CCP2_IRQ1_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_5_CCP2_IRQ1_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_5_CCP2_IRQ1_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_5_CCP2_IRQ1_ENABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_5_CCP2_IRQ2_MASK (0x00000100u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_5_CCP2_IRQ2_SHIFT (0x00000008u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_5_CCP2_IRQ2_RESETVAL (0x00000000u)
/*----CCP2_IRQ2 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_5_CCP2_IRQ2_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_5_CCP2_IRQ2_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_5_CCP2_IRQ2_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_5_CCP2_IRQ2_ENABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_5_CCP2_IRQ3_MASK (0x00000200u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_5_CCP2_IRQ3_SHIFT (0x00000009u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_5_CCP2_IRQ3_RESETVAL (0x00000000u)
/*----CCP2_IRQ3 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_5_CCP2_IRQ3_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_5_CCP2_IRQ3_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_5_CCP2_IRQ3_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_5_CCP2_IRQ3_ENABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_5_CBUFF_IRQ_MASK (0x00000400u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_5_CBUFF_IRQ_SHIFT (0x0000000Au)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_5_CBUFF_IRQ_RESETVAL (0x00000000u)
/*----CBUFF_IRQ Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_5_CBUFF_IRQ_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_5_CBUFF_IRQ_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_5_CBUFF_IRQ_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_5_CBUFF_IRQ_ENABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_5_BTE_IRQ_MASK (0x00000800u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_5_BTE_IRQ_SHIFT (0x0000000Bu)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_5_BTE_IRQ_RESETVAL (0x00000000u)
/*----BTE_IRQ Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_5_BTE_IRQ_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_5_BTE_IRQ_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_5_BTE_IRQ_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_5_BTE_IRQ_ENABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_5_SIMCOP_IRQ0_MASK (0x00001000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_5_SIMCOP_IRQ0_SHIFT (0x0000000Cu)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_5_SIMCOP_IRQ0_RESETVAL (0x00000000u)
/*----SIMCOP_IRQ0 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_5_SIMCOP_IRQ0_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_5_SIMCOP_IRQ0_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_5_SIMCOP_IRQ0_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_5_SIMCOP_IRQ0_ENABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_5_SIMCOP_IRQ1_MASK (0x00002000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_5_SIMCOP_IRQ1_SHIFT (0x0000000Du)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_5_SIMCOP_IRQ1_RESETVAL (0x00000000u)
/*----SIMCOP_IRQ1 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_5_SIMCOP_IRQ1_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_5_SIMCOP_IRQ1_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_5_SIMCOP_IRQ1_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_5_SIMCOP_IRQ1_ENABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_5_SIMCOP_IRQ2_MASK (0x00004000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_5_SIMCOP_IRQ2_SHIFT (0x0000000Eu)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_5_SIMCOP_IRQ2_RESETVAL (0x00000000u)
/*----SIMCOP_IRQ2 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_5_SIMCOP_IRQ2_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_5_SIMCOP_IRQ2_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_5_SIMCOP_IRQ2_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_5_SIMCOP_IRQ2_ENABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_5_SIMCOP_IRQ3_MASK (0x00008000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_5_SIMCOP_IRQ3_SHIFT (0x0000000Fu)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_5_SIMCOP_IRQ3_RESETVAL (0x00000000u)
/*----SIMCOP_IRQ3 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_5_SIMCOP_IRQ3_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_5_SIMCOP_IRQ3_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_5_SIMCOP_IRQ3_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_5_SIMCOP_IRQ3_ENABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_5_HS_VS_IRQ_MASK (0x00020000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_5_HS_VS_IRQ_SHIFT (0x00000011u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_5_HS_VS_IRQ_RESETVAL (0x00000000u)
/*----HS_VS_IRQ Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_5_HS_VS_IRQ_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_5_HS_VS_IRQ_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_5_HS_VS_IRQ_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_5_HS_VS_IRQ_ENABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_SET_5_RESETVAL (0x00000000u)

/* ISS_HL_IRQENABLE_CLR_5 */

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_5_ISP_IRQ0_MASK (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_5_ISP_IRQ0_SHIFT (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_5_ISP_IRQ0_RESETVAL (0x00000000u)
/*----ISP_IRQ0 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_5_ISP_IRQ0_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_5_ISP_IRQ0_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_5_ISP_IRQ0_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_5_ISP_IRQ0_DISABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_5_ISP_IRQ1_MASK (0x00000002u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_5_ISP_IRQ1_SHIFT (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_5_ISP_IRQ1_RESETVAL (0x00000000u)
/*----ISP_IRQ1 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_5_ISP_IRQ1_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_5_ISP_IRQ1_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_5_ISP_IRQ1_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_5_ISP_IRQ1_DISABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_5_ISP_IRQ2_MASK (0x00000004u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_5_ISP_IRQ2_SHIFT (0x00000002u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_5_ISP_IRQ2_RESETVAL (0x00000000u)
/*----ISP_IRQ2 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_5_ISP_IRQ2_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_5_ISP_IRQ2_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_5_ISP_IRQ2_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_5_ISP_IRQ2_DISABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_5_ISP_IRQ3_MASK (0x00000008u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_5_ISP_IRQ3_SHIFT (0x00000003u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_5_ISP_IRQ3_RESETVAL (0x00000000u)
/*----ISP_IRQ3 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_5_ISP_IRQ3_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_5_ISP_IRQ3_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_5_ISP_IRQ3_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_5_ISP_IRQ3_DISABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_5_CSIA_IRQ_MASK (0x00000010u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_5_CSIA_IRQ_SHIFT (0x00000004u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_5_CSIA_IRQ_RESETVAL (0x00000000u)
/*----CSIA_IRQ Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_5_CSIA_IRQ_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_5_CSIA_IRQ_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_5_CSIA_IRQ_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_5_CSIA_IRQ_DISABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_5_CSIB_IRQ_MASK (0x00000020u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_5_CSIB_IRQ_SHIFT (0x00000005u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_5_CSIB_IRQ_RESETVAL (0x00000000u)
/*----CSIB_IRQ Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_5_CSIB_IRQ_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_5_CSIB_IRQ_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_5_CSIB_IRQ_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_5_CSIB_IRQ_DISABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_5_CCP2_IRQ0_MASK (0x00000040u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_5_CCP2_IRQ0_SHIFT (0x00000006u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_5_CCP2_IRQ0_RESETVAL (0x00000000u)
/*----CCP2_IRQ0 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_5_CCP2_IRQ0_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_5_CCP2_IRQ0_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_5_CCP2_IRQ0_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_5_CCP2_IRQ0_DISABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_5_CCP2_IRQ1_MASK (0x00000080u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_5_CCP2_IRQ1_SHIFT (0x00000007u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_5_CCP2_IRQ1_RESETVAL (0x00000000u)
/*----CCP2_IRQ1 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_5_CCP2_IRQ1_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_5_CCP2_IRQ1_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_5_CCP2_IRQ1_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_5_CCP2_IRQ1_DISABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_5_CCP2_IRQ2_MASK (0x00000100u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_5_CCP2_IRQ2_SHIFT (0x00000008u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_5_CCP2_IRQ2_RESETVAL (0x00000000u)
/*----CCP2_IRQ2 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_5_CCP2_IRQ2_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_5_CCP2_IRQ2_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_5_CCP2_IRQ2_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_5_CCP2_IRQ2_DISABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_5_CCP2_IRQ3_MASK (0x00000200u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_5_CCP2_IRQ3_SHIFT (0x00000009u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_5_CCP2_IRQ3_RESETVAL (0x00000000u)
/*----CCP2_IRQ3 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_5_CCP2_IRQ3_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_5_CCP2_IRQ3_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_5_CCP2_IRQ3_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_5_CCP2_IRQ3_DISABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_5_CBUFF_IRQ_MASK (0x00000400u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_5_CBUFF_IRQ_SHIFT (0x0000000Au)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_5_CBUFF_IRQ_RESETVAL (0x00000000u)
/*----CBUFF_IRQ Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_5_CBUFF_IRQ_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_5_CBUFF_IRQ_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_5_CBUFF_IRQ_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_5_CBUFF_IRQ_DISABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_5_BTE_IRQ_MASK (0x00000800u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_5_BTE_IRQ_SHIFT (0x0000000Bu)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_5_BTE_IRQ_RESETVAL (0x00000000u)
/*----BTE_IRQ Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_5_BTE_IRQ_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_5_BTE_IRQ_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_5_BTE_IRQ_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_5_BTE_IRQ_DISABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_5_SIMCOP_IRQ0_MASK (0x00001000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_5_SIMCOP_IRQ0_SHIFT (0x0000000Cu)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_5_SIMCOP_IRQ0_RESETVAL (0x00000000u)
/*----SIMCOP_IRQ0 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_5_SIMCOP_IRQ0_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_5_SIMCOP_IRQ0_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_5_SIMCOP_IRQ0_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_5_SIMCOP_IRQ0_DISABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_5_SIMCOP_IRQ1_MASK (0x00002000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_5_SIMCOP_IRQ1_SHIFT (0x0000000Du)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_5_SIMCOP_IRQ1_RESETVAL (0x00000000u)
/*----SIMCOP_IRQ1 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_5_SIMCOP_IRQ1_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_5_SIMCOP_IRQ1_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_5_SIMCOP_IRQ1_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_5_SIMCOP_IRQ1_DISABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_5_SIMCOP_IRQ2_MASK (0x00004000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_5_SIMCOP_IRQ2_SHIFT (0x0000000Eu)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_5_SIMCOP_IRQ2_RESETVAL (0x00000000u)
/*----SIMCOP_IRQ2 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_5_SIMCOP_IRQ2_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_5_SIMCOP_IRQ2_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_5_SIMCOP_IRQ2_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_5_SIMCOP_IRQ2_DISABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_5_SIMCOP_IRQ3_MASK (0x00008000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_5_SIMCOP_IRQ3_SHIFT (0x0000000Fu)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_5_SIMCOP_IRQ3_RESETVAL (0x00000000u)
/*----SIMCOP_IRQ3 Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_5_SIMCOP_IRQ3_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_5_SIMCOP_IRQ3_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_5_SIMCOP_IRQ3_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_5_SIMCOP_IRQ3_DISABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_5_HS_VS_IRQ_MASK (0x00020000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_5_HS_VS_IRQ_SHIFT (0x00000011u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_5_HS_VS_IRQ_RESETVAL (0x00000000u)
/*----HS_VS_IRQ Tokens----*/
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_5_HS_VS_IRQ_NOACTION (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_5_HS_VS_IRQ_DISABLED (0x00000000u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_5_HS_VS_IRQ_ENABLED (0x00000001u)
#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_5_HS_VS_IRQ_DISABLE (0x00000001u)

#define CSL_ISS_REGS_ISS_HL_IRQENABLE_CLR_5_RESETVAL (0x00000000u)

/* ISS_CTRL */

#define CSL_ISS_REGS_ISS_CTRL_SYNC_DETECT_MASK (0x00000003u)
#define CSL_ISS_REGS_ISS_CTRL_SYNC_DETECT_SHIFT (0x00000000u)
#define CSL_ISS_REGS_ISS_CTRL_SYNC_DETECT_RESETVAL (0x00000000u)
/*----SYNC_DETECT Tokens----*/
#define CSL_ISS_REGS_ISS_CTRL_SYNC_DETECT_HSF (0x00000000u)
#define CSL_ISS_REGS_ISS_CTRL_SYNC_DETECT_HSR (0x00000001u)
#define CSL_ISS_REGS_ISS_CTRL_SYNC_DETECT_VSF (0x00000002u)
#define CSL_ISS_REGS_ISS_CTRL_SYNC_DETECT_VSR (0x00000003u)

#define CSL_ISS_REGS_ISS_CTRL_INPUT_SEL_MASK (0x0000000Cu)
#define CSL_ISS_REGS_ISS_CTRL_INPUT_SEL_SHIFT (0x00000002u)
#define CSL_ISS_REGS_ISS_CTRL_INPUT_SEL_RESETVAL (0x00000000u)
/*----INPUT_SEL Tokens----*/
#define CSL_ISS_REGS_ISS_CTRL_INPUT_SEL_CSI2_A (0x00000000u)
#define CSL_ISS_REGS_ISS_CTRL_INPUT_SEL_CSI2_B (0x00000001u)
#define CSL_ISS_REGS_ISS_CTRL_INPUT_SEL_CCP2 (0x00000002u)
#define CSL_ISS_REGS_ISS_CTRL_INPUT_SEL_PAR (0x00000003u)

#define CSL_ISS_REGS_ISS_CTRL_ISS_CLK_DIV_MASK (0x00000030u)
#define CSL_ISS_REGS_ISS_CTRL_ISS_CLK_DIV_SHIFT (0x00000004u)
#define CSL_ISS_REGS_ISS_CTRL_ISS_CLK_DIV_RESETVAL (0x00000000u)
/*----ISS_CLK_DIV Tokens----*/
#define CSL_ISS_REGS_ISS_CTRL_ISS_CLK_DIV_NONE (0x00000000u)
#define CSL_ISS_REGS_ISS_CTRL_ISS_CLK_DIV_DIV2 (0x00000001u)
#define CSL_ISS_REGS_ISS_CTRL_ISS_CLK_DIV_DIV4 (0x00000002u)
#define CSL_ISS_REGS_ISS_CTRL_ISS_CLK_DIV_RSZ (0x00000003u)

#define CSL_ISS_REGS_ISS_CTRL_CCP2R_TAG_CNT_MASK (0x000F0000u)
#define CSL_ISS_REGS_ISS_CTRL_CCP2R_TAG_CNT_SHIFT (0x00000010u)
#define CSL_ISS_REGS_ISS_CTRL_CCP2R_TAG_CNT_RESETVAL (0x00000000u)

#define CSL_ISS_REGS_ISS_CTRL_CCP2W_TAG_CNT_MASK (0x00F00000u)
#define CSL_ISS_REGS_ISS_CTRL_CCP2W_TAG_CNT_SHIFT (0x00000014u)
#define CSL_ISS_REGS_ISS_CTRL_CCP2W_TAG_CNT_RESETVAL (0x00000000u)

#define CSL_ISS_REGS_ISS_CTRL_CSI2_A_TAG_CNT_MASK (0x0F000000u)
#define CSL_ISS_REGS_ISS_CTRL_CSI2_A_TAG_CNT_SHIFT (0x00000018u)
#define CSL_ISS_REGS_ISS_CTRL_CSI2_A_TAG_CNT_RESETVAL (0x00000000u)

#define CSL_ISS_REGS_ISS_CTRL_CSI2_B_TAG_CNT_MASK (0xF0000000u)
#define CSL_ISS_REGS_ISS_CTRL_CSI2_B_TAG_CNT_SHIFT (0x0000001Cu)
#define CSL_ISS_REGS_ISS_CTRL_CSI2_B_TAG_CNT_RESETVAL (0x00000000u)

#define CSL_ISS_REGS_ISS_CTRL_RESETVAL (0x00000000u)

/* ISS_CLKCTRL */

#define CSL_ISS_REGS_ISS_CLKCTRL_SIMCOP_MASK (0x00000001u)
#define CSL_ISS_REGS_ISS_CLKCTRL_SIMCOP_SHIFT (0x00000000u)
#define CSL_ISS_REGS_ISS_CLKCTRL_SIMCOP_RESETVAL (0x00000000u)
/*----SIMCOP Tokens----*/
#define CSL_ISS_REGS_ISS_CLKCTRL_SIMCOP_OFF (0x00000000u)
#define CSL_ISS_REGS_ISS_CLKCTRL_SIMCOP_ON (0x00000001u)

#define CSL_ISS_REGS_ISS_CLKCTRL_ISP_MASK (0x00000002u)
#define CSL_ISS_REGS_ISS_CLKCTRL_ISP_SHIFT (0x00000001u)
#define CSL_ISS_REGS_ISS_CLKCTRL_ISP_RESETVAL (0x00000000u)
/*----ISP Tokens----*/
#define CSL_ISS_REGS_ISS_CLKCTRL_ISP_OFF (0x00000000u)
#define CSL_ISS_REGS_ISS_CLKCTRL_ISP_ON (0x00000001u)

#define CSL_ISS_REGS_ISS_CLKCTRL_CSI2_A_MASK (0x00000004u)
#define CSL_ISS_REGS_ISS_CLKCTRL_CSI2_A_SHIFT (0x00000002u)
#define CSL_ISS_REGS_ISS_CLKCTRL_CSI2_A_RESETVAL (0x00000000u)
/*----CSI2_A Tokens----*/
#define CSL_ISS_REGS_ISS_CLKCTRL_CSI2_A_OFF (0x00000000u)
#define CSL_ISS_REGS_ISS_CLKCTRL_CSI2_A_ON (0x00000001u)

#define CSL_ISS_REGS_ISS_CLKCTRL_CSI2_B_MASK (0x00000008u)
#define CSL_ISS_REGS_ISS_CLKCTRL_CSI2_B_SHIFT (0x00000003u)
#define CSL_ISS_REGS_ISS_CLKCTRL_CSI2_B_RESETVAL (0x00000000u)
/*----CSI2_B Tokens----*/
#define CSL_ISS_REGS_ISS_CLKCTRL_CSI2_B_OFF (0x00000000u)
#define CSL_ISS_REGS_ISS_CLKCTRL_CSI2_B_ON (0x00000001u)

#define CSL_ISS_REGS_ISS_CLKCTRL_CCP2_MASK (0x00000010u)
#define CSL_ISS_REGS_ISS_CLKCTRL_CCP2_SHIFT (0x00000004u)
#define CSL_ISS_REGS_ISS_CLKCTRL_CCP2_RESETVAL (0x00000000u)
/*----CCP2 Tokens----*/
#define CSL_ISS_REGS_ISS_CLKCTRL_CCP2_OFF (0x00000000u)
#define CSL_ISS_REGS_ISS_CLKCTRL_CCP2_ON (0x00000001u)

#define CSL_ISS_REGS_ISS_CLKCTRL_RESETVAL (0x00000000u)

/* ISS_CLKSTAT */

#define CSL_ISS_REGS_ISS_CLKSTAT_SIMCOP_MASK (0x00000001u)
#define CSL_ISS_REGS_ISS_CLKSTAT_SIMCOP_SHIFT (0x00000000u)
#define CSL_ISS_REGS_ISS_CLKSTAT_SIMCOP_RESETVAL (0x00000000u)
/*----SIMCOP Tokens----*/
#define CSL_ISS_REGS_ISS_CLKSTAT_SIMCOP_OFF (0x00000000u)
#define CSL_ISS_REGS_ISS_CLKSTAT_SIMCOP_ON (0x00000001u)

#define CSL_ISS_REGS_ISS_CLKSTAT_ISP_MASK (0x00000002u)
#define CSL_ISS_REGS_ISS_CLKSTAT_ISP_SHIFT (0x00000001u)
#define CSL_ISS_REGS_ISS_CLKSTAT_ISP_RESETVAL (0x00000000u)
/*----ISP Tokens----*/
#define CSL_ISS_REGS_ISS_CLKSTAT_ISP_OFF (0x00000000u)
#define CSL_ISS_REGS_ISS_CLKSTAT_ISP_ON (0x00000001u)

#define CSL_ISS_REGS_ISS_CLKSTAT_CSI2_A_MASK (0x00000004u)
#define CSL_ISS_REGS_ISS_CLKSTAT_CSI2_A_SHIFT (0x00000002u)
#define CSL_ISS_REGS_ISS_CLKSTAT_CSI2_A_RESETVAL (0x00000000u)
/*----CSI2_A Tokens----*/
#define CSL_ISS_REGS_ISS_CLKSTAT_CSI2_A_OFF (0x00000000u)
#define CSL_ISS_REGS_ISS_CLKSTAT_CSI2_A_ON (0x00000001u)

#define CSL_ISS_REGS_ISS_CLKSTAT_CSI2_B_MASK (0x00000008u)
#define CSL_ISS_REGS_ISS_CLKSTAT_CSI2_B_SHIFT (0x00000003u)
#define CSL_ISS_REGS_ISS_CLKSTAT_CSI2_B_RESETVAL (0x00000000u)
/*----CSI2_B Tokens----*/
#define CSL_ISS_REGS_ISS_CLKSTAT_CSI2_B_OFF (0x00000000u)
#define CSL_ISS_REGS_ISS_CLKSTAT_CSI2_B_ON (0x00000001u)

#define CSL_ISS_REGS_ISS_CLKSTAT_CCP2_MASK (0x00000010u)
#define CSL_ISS_REGS_ISS_CLKSTAT_CCP2_SHIFT (0x00000004u)
#define CSL_ISS_REGS_ISS_CLKSTAT_CCP2_RESETVAL (0x00000000u)
/*----CCP2 Tokens----*/
#define CSL_ISS_REGS_ISS_CLKSTAT_CCP2_OFF (0x00000000u)
#define CSL_ISS_REGS_ISS_CLKSTAT_CCP2_ON (0x00000001u)

#define CSL_ISS_REGS_ISS_CLKSTAT_RESETVAL (0x00000000u)

/* ISS_PM_STATUS */

#define CSL_ISS_REGS_ISS_PM_STATUS_CSI2_A_PM_MASK (0x00000003u)
#define CSL_ISS_REGS_ISS_PM_STATUS_CSI2_A_PM_SHIFT (0x00000000u)
#define CSL_ISS_REGS_ISS_PM_STATUS_CSI2_A_PM_RESETVAL (0x00000000u)
/*----CSI2_A_PM Tokens----*/
#define CSL_ISS_REGS_ISS_PM_STATUS_CSI2_A_PM_STANDBY (0x00000000u)
#define CSL_ISS_REGS_ISS_PM_STATUS_CSI2_A_PM_TRANS (0x00000001u)
#define CSL_ISS_REGS_ISS_PM_STATUS_CSI2_A_PM_FUNC (0x00000002u)

#define CSL_ISS_REGS_ISS_PM_STATUS_CSI2_B_PM_MASK (0x0000000Cu)
#define CSL_ISS_REGS_ISS_PM_STATUS_CSI2_B_PM_SHIFT (0x00000002u)
#define CSL_ISS_REGS_ISS_PM_STATUS_CSI2_B_PM_RESETVAL (0x00000000u)
/*----CSI2_B_PM Tokens----*/
#define CSL_ISS_REGS_ISS_PM_STATUS_CSI2_B_PM_STANDBY (0x00000000u)
#define CSL_ISS_REGS_ISS_PM_STATUS_CSI2_B_PM_TRANS (0x00000001u)
#define CSL_ISS_REGS_ISS_PM_STATUS_CSI2_B_PM_FUNC (0x00000002u)

#define CSL_ISS_REGS_ISS_PM_STATUS_CCP2_PM_MASK (0x00000030u)
#define CSL_ISS_REGS_ISS_PM_STATUS_CCP2_PM_SHIFT (0x00000004u)
#define CSL_ISS_REGS_ISS_PM_STATUS_CCP2_PM_RESETVAL (0x00000000u)
/*----CCP2_PM Tokens----*/
#define CSL_ISS_REGS_ISS_PM_STATUS_CCP2_PM_STANDBY (0x00000000u)
#define CSL_ISS_REGS_ISS_PM_STATUS_CCP2_PM_TRANS (0x00000001u)
#define CSL_ISS_REGS_ISS_PM_STATUS_CCP2_PM_FUNC (0x00000002u)

#define CSL_ISS_REGS_ISS_PM_STATUS_ISP_PM_MASK (0x000000C0u)
#define CSL_ISS_REGS_ISS_PM_STATUS_ISP_PM_SHIFT (0x00000006u)
#define CSL_ISS_REGS_ISS_PM_STATUS_ISP_PM_RESETVAL (0x00000000u)
/*----ISP_PM Tokens----*/
#define CSL_ISS_REGS_ISS_PM_STATUS_ISP_PM_STANDBY (0x00000000u)
#define CSL_ISS_REGS_ISS_PM_STATUS_ISP_PM_TRANS (0x00000001u)
#define CSL_ISS_REGS_ISS_PM_STATUS_ISP_PM_FUNC (0x00000002u)

#define CSL_ISS_REGS_ISS_PM_STATUS_SIMCOP_PM_MASK (0x00000300u)
#define CSL_ISS_REGS_ISS_PM_STATUS_SIMCOP_PM_SHIFT (0x00000008u)
#define CSL_ISS_REGS_ISS_PM_STATUS_SIMCOP_PM_RESETVAL (0x00000000u)
/*----SIMCOP_PM Tokens----*/
#define CSL_ISS_REGS_ISS_PM_STATUS_SIMCOP_PM_STANDBY (0x00000000u)
#define CSL_ISS_REGS_ISS_PM_STATUS_SIMCOP_PM_TRANS (0x00000001u)
#define CSL_ISS_REGS_ISS_PM_STATUS_SIMCOP_PM_FUNC (0x00000002u)

#define CSL_ISS_REGS_ISS_PM_STATUS_BTE_PM_MASK (0x00000C00u)
#define CSL_ISS_REGS_ISS_PM_STATUS_BTE_PM_SHIFT (0x0000000Au)
#define CSL_ISS_REGS_ISS_PM_STATUS_BTE_PM_RESETVAL (0x00000000u)
/*----BTE_PM Tokens----*/
#define CSL_ISS_REGS_ISS_PM_STATUS_BTE_PM_IDLE (0x00000000u)
#define CSL_ISS_REGS_ISS_PM_STATUS_BTE_PM_TRANS (0x00000001u)
#define CSL_ISS_REGS_ISS_PM_STATUS_BTE_PM_FUNC (0x00000002u)

#define CSL_ISS_REGS_ISS_PM_STATUS_CBUFF_PM_MASK (0x00003000u)
#define CSL_ISS_REGS_ISS_PM_STATUS_CBUFF_PM_SHIFT (0x0000000Cu)
#define CSL_ISS_REGS_ISS_PM_STATUS_CBUFF_PM_RESETVAL (0x00000000u)
/*----CBUFF_PM Tokens----*/
#define CSL_ISS_REGS_ISS_PM_STATUS_CBUFF_PM_IDLE (0x00000000u)
#define CSL_ISS_REGS_ISS_PM_STATUS_CBUFF_PM_TRANS (0x00000001u)
#define CSL_ISS_REGS_ISS_PM_STATUS_CBUFF_PM_FUNC (0x00000002u)

#define CSL_ISS_REGS_ISS_PM_STATUS_RESETVAL (0x00000000u)

#ifdef __cplusplus
}
#endif /* __cplusplus */
#endif
