{
    "code": "module TopModule(\n    input logic clk,\n    input logic reset,\n    input logic in,\n    output logic disc,\n    output logic flag,\n    output logic err\n);\n\n    typedef enum logic [2:0] {\n        S0, S1, S2, S3, S4, S5, S6, S7\n    } state_t;\n\n    state_t current_state, next_state;\n\n    // State transition logic\n    always_ff @(posedge clk) begin\n        if (reset) begin\n            current_state <= S0;\n        end else begin\n            current_state <= next_state;\n        end\n    end\n\n    // Next state logic and output logic\n    always_comb begin\n        // Default outputs\n        disc = 1'b0;\n        flag = 1'b0;\n        err = 1'b0;\n        \n        case (current_state)\n            S0: begin\n                if (in) next_state = S1;\n                else next_state = S0;\n            end\n            S1: begin\n                if (in) next_state = S2;\n                else next_state = S0;\n            end\n            S2: begin\n                if (in) next_state = S3;\n                else next_state = S0;\n            end\n            S3: begin\n                if (in) next_state = S4;\n                else next_state = S0;\n            end\n            S4: begin\n                if (in) next_state = S5;\n                else next_state = S0;\n            end\n            S5: begin\n                if (in) next_state = S6;\n                else begin\n                    next_state = S0;\n                    disc = 1'b1;\n                end\n            end\n            S6: begin\n                if (in) next_state = S7;\n                else begin\n                    next_state = S0;\n                    flag = 1'b1;\n                end\n            end\n            S7: begin\n                if (in) next_state = S7;\n                else next_state = S0;\n                err = 1'b1;\n            end\n            default: next_state = S0;\n        endcase\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 29,
        "passfail": "R"
    }
}